<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml rt21_top.twx rt21_top.ncd -o rt21_top.twr rt21_top.pcf

</twCmdLine><twDesign>rt21_top.ncd</twDesign><twDesignPath>rt21_top.ncd</twDesignPath><twPCF>rt21_top.pcf</twPCF><twPcfPath>rt21_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_Path_A_B = MAXDELAY FROM TIMEGRP &quot;GRP_A&quot; TO TIMEGRP &quot;GRP_B&quot; 12 ns        DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.608</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>8.488</twDel><twSUTime>0.085</twSUTime><twTotPathDel>8.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y7.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.699</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.818</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>8.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X4Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.466</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>8.082</twDel><twSUTime>0.349</twSUTime><twTotPathDel>8.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y7.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.699</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.719</twLogDel><twRouteDel>6.712</twRouteDel><twTotDel>8.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y60.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.581</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>5.197</twDel><twSUTime>0.349</twSUTime><twTotPathDel>5.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y7.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.699</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>4.699</twRouteDel><twTotDel>5.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y60.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>2.945</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.790</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>2.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y7.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.427</twLogDel><twRouteDel>2.553</twRouteDel><twTotDel>2.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X4Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>4.476</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.321</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>4.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y7.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.563</twRouteDel><twTotDel>4.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>4.724</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>4.718</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>4.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y7.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>4.339</twRouteDel><twTotDel>4.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y7.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.759</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>12.759</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.213</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>11.716</twRouteDel><twTotDel>12.759</twTotDel><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.026</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>10.026</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.213</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>9.078</twRouteDel><twTotDel>10.026</twTotDel><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.317</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>9.317</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new1&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.213</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>8.369</twRouteDel><twTotDel>9.317</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y7.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>-1.552</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>2.885</twDel><twSUTime>0.130</twSUTime><twTotPathDel>3.015</twTotPathDel><twClkSkew dest = "4.641" src = "-0.263">-4.904</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.208" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X16Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.015</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y7.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>-8.557</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>4.667</twDel><twSUTime>-0.166</twSUTime><twTotPathDel>4.833</twTotPathDel><twClkSkew dest = "12.759" src = "-0.294">-13.053</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.208" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X16Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.218</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.615</twLogDel><twRouteDel>4.218</twRouteDel><twTotDel>4.833</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>1798</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>310</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.655</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (SLICE_X6Y7.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.345</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twTotPathDel>12.620</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.526</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>11.264</twRouteDel><twTotDel>12.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.232</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twTotPathDel>11.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>10.384</twRouteDel><twTotDel>11.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.537</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twTotPathDel>11.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>10.079</twRouteDel><twTotDel>11.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X6Y7.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.389</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>12.576</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.526</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>11.264</twRouteDel><twTotDel>12.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.276</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>11.689</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>10.384</twRouteDel><twTotDel>11.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.581</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>11.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>10.079</twRouteDel><twTotDel>11.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X6Y7.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.392</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twTotPathDel>12.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.526</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twLogDel>1.309</twLogDel><twRouteDel>11.264</twRouteDel><twTotDel>12.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.279</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twTotPathDel>11.686</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>10.384</twRouteDel><twTotDel>11.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.584</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twTotPathDel>11.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">4.334</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>10.079</twRouteDel><twTotDel>11.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X11Y25.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X6Y22.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X6Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X6Y7.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X6Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" locationPin="RAMB8_X0Y15.CLKAWRCLK" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tbcper_I" slack="27.334" period="30.000" constraintValue="30.000" deviceLimit="2.666" freqLimit="375.094" physResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" logResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tcp" slack="28.601" period="30.000" constraintValue="30.000" deviceLimit="1.399" freqLimit="714.796" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK" locationPin="SLICE_X26Y49.CLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.615</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X14Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>9.385</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>5.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.285</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>4.463</twRouteDel><twTotDel>5.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X11Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>11.485</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twTotPathDel>3.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X11Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>11.510</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>3.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X23Y51.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="68"><twSlack>1.225</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>1.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X23Y51.CE), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>1.226</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>1.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X23Y51.CE), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>1.231</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>1.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.995</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>14.005</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>83.6</twPctLog><twPctRoute>16.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y53.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>0.441</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>251</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>89</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X1Y11.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.541</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>13.239</twDel><twSUTime>0.267</twSUTime><twTotPathDel>13.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.854</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>11.937</twRouteDel><twTotDel>13.506</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.936</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>10.634</twDel><twSUTime>0.267</twSUTime><twTotPathDel>10.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.854</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>9.427</twRouteDel><twTotDel>10.901</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.999</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>9.697</twDel><twSUTime>0.267</twSUTime><twTotPathDel>9.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.854</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>8.490</twRouteDel><twTotDel>9.964</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X10Y3.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.470</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>12.256</twDel><twSUTime>0.179</twSUTime><twTotPathDel>12.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>10.954</twRouteDel><twTotDel>12.435</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.737</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>9.523</twDel><twSUTime>0.179</twSUTime><twTotPathDel>9.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>8.316</twRouteDel><twTotDel>9.702</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.028</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>8.814</twDel><twSUTime>0.179</twSUTime><twTotPathDel>8.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new1&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>7.607</twRouteDel><twTotDel>8.993</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X9Y14.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.868</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>11.563</twDel><twSUTime>0.270</twSUTime><twTotPathDel>11.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>10.261</twRouteDel><twTotDel>11.833</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.135</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>8.830</twDel><twSUTime>0.270</twSUTime><twTotPathDel>9.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>7.623</twRouteDel><twTotDel>9.100</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.426</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>8.121</twDel><twSUTime>0.270</twSUTime><twTotPathDel>8.391</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new1&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>6.914</twRouteDel><twTotDel>8.391</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X11Y24.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>0.726</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.546</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>0.761</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X11Y24.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>0.732</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.552</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.767</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X11Y24.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>0.732</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.552</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.767</twTotDel><twDestClk twEdge ="twRising">clk_ebi_3x</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>197</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>182</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X4Y58.A5), 7 paths
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.726</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>8.342</twDel><twSUTime>0.349</twSUTime><twTotPathDel>8.691</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X13Y1.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.023</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>7.274</twRouteDel><twTotDel>8.691</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.879</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.495</twDel><twSUTime>0.349</twSUTime><twTotPathDel>5.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>4.382</twRouteDel><twTotDel>5.844</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.436</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.052</twDel><twSUTime>0.349</twSUTime><twTotPathDel>5.401</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X15Y51.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new2&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>4.040</twRouteDel><twTotDel>5.401</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X6Y53.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.137</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.137</twTotPathDel><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X22Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">5.612</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>5.612</twRouteDel><twTotDel>6.137</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X34Y50.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.884</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.884</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X22Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">5.359</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>5.884</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;</twConstName><twItemCnt>775</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_0 (SLICE_X20Y17.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.939</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_8</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_0</twDest><twTotPathDel>3.607</twTotPathDel><twClkSkew dest = "0.119" src = "0.575">0.456</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_8</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_cbus_demux/filter_cbus_addr&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_0</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>3.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.016</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_21</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_0</twDest><twTotPathDel>2.862</twTotPathDel><twClkSkew dest = "0.119" src = "1.243">1.124</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_21</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/pid_i_1dly&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_0</twBEL></twPathDel><twLogDel>1.308</twLogDel><twRouteDel>1.554</twRouteDel><twTotDel>2.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.026</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_0</twDest><twTotPathDel>2.852</twTotPathDel><twClkSkew dest = "0.119" src = "1.243">1.124</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/pid_i_1dly&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_0</twBEL></twPathDel><twLogDel>1.308</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_3 (SLICE_X20Y17.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.962</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_8</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twDest><twTotPathDel>3.584</twTotPathDel><twClkSkew dest = "0.119" src = "0.575">0.456</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_8</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_cbus_demux/filter_cbus_addr&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>3.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.039</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_21</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twDest><twTotPathDel>2.839</twTotPathDel><twClkSkew dest = "0.119" src = "1.243">1.124</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_21</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/pid_i_1dly&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>1.554</twRouteDel><twTotDel>2.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.049</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twDest><twTotPathDel>2.829</twTotPathDel><twClkSkew dest = "0.119" src = "1.243">1.124</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/pid_i_1dly&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_2 (SLICE_X20Y17.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.964</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_8</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_2</twDest><twTotPathDel>3.582</twTotPathDel><twClkSkew dest = "0.119" src = "0.575">0.456</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_8</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_cbus_demux/filter_cbus_addr&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_2</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>3.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.041</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_21</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_2</twDest><twTotPathDel>2.837</twTotPathDel><twClkSkew dest = "0.119" src = "1.243">1.124</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_21</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/pid_i_1dly&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_2</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>1.554</twRouteDel><twTotDel>2.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.051</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_2</twDest><twTotPathDel>2.827</twTotPathDel><twClkSkew dest = "0.119" src = "1.243">1.124</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/pid_i_1dly&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/rst_o</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_2</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_20 (SLICE_X20Y22.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_20</twDest><twTotPathDel>0.784</twTotPathDel><twClkSkew dest = "0.681" src = "0.000">-0.681</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_20</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_6</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_20</twDest><twTotPathDel>0.683</twTotPathDel><twClkSkew dest = "0.681" src = "0.101">-0.580</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_6</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_20</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;6&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_20</twBEL></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_20</twDest><twTotPathDel>0.827</twTotPathDel><twClkSkew dest = "0.681" src = "0.000">-0.681</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_20</twBEL></twPathDel><twLogDel>0.630</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_22 (SLICE_X20Y22.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_22</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew dest = "0.681" src = "0.000">-0.681</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_22</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_6</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_22</twDest><twTotPathDel>0.705</twTotPathDel><twClkSkew dest = "0.681" src = "0.101">-0.580</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_6</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_22</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;6&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_22</twBEL></twPathDel><twLogDel>0.634</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_22</twDest><twTotPathDel>0.849</twTotPathDel><twClkSkew dest = "0.681" src = "0.000">-0.681</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_22</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_clk_rst/u0_gen_rst/counter_23 (SLICE_X20Y22.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twDest><twTotPathDel>0.811</twTotPathDel><twClkSkew dest = "0.681" src = "0.000">-0.681</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_1</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;1&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twLogDel>0.735</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_6</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twDest><twTotPathDel>0.710</twTotPathDel><twClkSkew dest = "0.681" src = "0.101">-0.580</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_6</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;6&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">u0_clk_rst/u0_gen_rst/counter_3</twSrc><twDest BELType="FF">u0_clk_rst/u0_gen_rst/counter_23</twDest><twTotPathDel>0.854</twTotPathDel><twClkSkew dest = "0.681" src = "0.000">-0.681</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_gen_rst/counter_3</twSrc><twDest BELType='FF'>u0_clk_rst/u0_gen_rst/counter_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/counter&lt;3&gt;_rt</twBEL><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;7&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;11&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;15&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;19&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>u0_clk_rst/u0_gen_rst/counter&lt;23&gt;</twComp><twBEL>u0_clk_rst/u0_gen_rst/Mcount_counter_xor&lt;23&gt;</twBEL><twBEL>u0_clk_rst/u0_gen_rst/counter_23</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk30m_bufg</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="5.564" period="8.230" constraintValue="8.230" deviceLimit="2.666" freqLimit="375.094" physResource="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT3" logResource="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="u0_clk_rst/u0_pll_60m/clkout3"/><twPinLimit anchorID="150" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="15.409" period="16.461" constraintValue="16.461" deviceLimit="1.052" freqLimit="950.570" physResource="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT1" logResource="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="u0_clk_rst/u0_pll_60m/clkout1"/><twPinLimit anchorID="151" type="MAXPERIOD" name="Tpllper_CLKIN" slack="15.593" period="37.037" constraintValue="37.037" deviceLimit="52.630" freqLimit="19.001" physResource="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKIN1" logResource="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_tuner1_tsclk = PERIOD TIMEGRP &quot;tuner1_tsclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>853</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>305</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.409</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (SLICE_X12Y21.A3), 20 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.591</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>4.192</twRouteDel><twTotDel>6.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.692</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>5.974</twTotPathDel><twClkSkew dest = "0.511" src = "0.810">0.299</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y20.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.224</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>5.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.071</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>5.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>3.712</twRouteDel><twTotDel>5.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (SLICE_X12Y21.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.835</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.147</twLogDel><twRouteDel>3.983</twRouteDel><twTotDel>6.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.936</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>5.730</twTotPathDel><twClkSkew dest = "0.511" src = "0.810">0.299</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y20.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.189</twLogDel><twRouteDel>3.541</twRouteDel><twTotDel>5.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.315</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>5.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.147</twLogDel><twRouteDel>3.503</twRouteDel><twTotDel>5.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6 (SLICE_X12Y21.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.846</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twDest><twTotPathDel>6.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twBEL></twPathDel><twLogDel>2.136</twLogDel><twRouteDel>3.983</twRouteDel><twTotDel>6.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.947</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twDest><twTotPathDel>5.719</twTotPathDel><twClkSkew dest = "0.511" src = "0.810">0.299</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y20.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.541</twRouteDel><twTotDel>5.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.326</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twDest><twTotPathDel>5.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6</twBEL></twPathDel><twLogDel>2.136</twLogDel><twRouteDel>3.503</twRouteDel><twTotDel>5.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tuner1_tsclk = PERIOD TIMEGRP &quot;tuner1_tsclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end (SLICE_X10Y21.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twDest><twTotPathDel>0.870</twTotPathDel><twClkSkew dest = "0.814" src = "0.109">-0.705</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/GND_35_o_valid_out_buf_AND_81_o1</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y6.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_3</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.641</twTotPathDel><twClkSkew dest = "1.162" src = "0.713">-0.449</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_3</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y6.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y6.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.494</twRouteDel><twTotDel>0.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y6.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_7</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.629</twTotPathDel><twClkSkew dest = "1.162" src = "0.731">-0.431</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_7</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_7</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y6.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.484</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y6.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;0&gt;</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="177"><twPinLimitBanner>Component Switching Limit Checks: TS_tuner1_tsclk = PERIOD TIMEGRP &quot;tuner1_tsclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y6.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;0&gt;"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y5.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;0&gt;"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tcp" slack="9.520" period="10.000" constraintValue="10.000" deviceLimit="0.480" freqLimit="2083.333" physResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ram_waddr&lt;3&gt;/CLK" logResource="u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ram_waddr_0/CK" locationPin="SLICE_X10Y6.CLK" clockNet="tuner_tsclk_bufg&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_tuner2_tsclk = PERIOD TIMEGRP &quot;tuner2_tsclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>855</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>307</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.336</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (SLICE_X5Y31.B3), 20 paths
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.664</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>7.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>5.173</twRouteDel><twTotDel>7.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.138</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>6.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>4.699</twRouteDel><twTotDel>6.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.357</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>6.597</twTotPathDel><twClkSkew dest = "0.196" src = "0.207">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y30.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/n0119&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>4.364</twRouteDel><twTotDel>6.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (SLICE_X5Y31.A3), 20 paths
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.675</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>7.290</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>7.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.149</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>4.688</twRouteDel><twTotDel>6.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.368</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.586</twTotPathDel><twClkSkew dest = "0.196" src = "0.207">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y30.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/n0119&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>4.353</twRouteDel><twTotDel>6.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7 (SLICE_X5Y31.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.725</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twDest><twTotPathDel>7.240</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/n0119&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twBEL></twPathDel><twLogDel>2.139</twLogDel><twRouteDel>5.101</twRouteDel><twTotDel>7.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.199</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twDest><twTotPathDel>6.766</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/n0119&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twBEL></twPathDel><twLogDel>2.139</twLogDel><twRouteDel>4.627</twRouteDel><twTotDel>6.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.418</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twDest><twTotPathDel>6.536</twTotPathDel><twClkSkew dest = "0.196" src = "0.207">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y30.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/n0119&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/n0119&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>4.292</twRouteDel><twTotDel>6.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tuner2_tsclk = PERIOD TIMEGRP &quot;tuner2_tsclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (SLICE_X15Y30.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "3.531" src = "3.051">-0.480</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0_rstpot</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y9.ADDRAWRADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.227</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr_7</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>1.548</twTotPathDel><twClkSkew dest = "4.351" src = "3.065">-1.286</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr_7</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr_7</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y9.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.414</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y9.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>1.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (SLICE_X15Y30.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twTotPathDel>0.694</twTotPathDel><twClkSkew dest = "0.702" src = "0.263">-0.439</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0_rstpot</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;1&gt;</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="206"><twPinLimitBanner>Component Switching Limit Checks: TS_tuner2_tsclk = PERIOD TIMEGRP &quot;tuner2_tsclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="207" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y9.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;1&gt;"/><twPinLimit anchorID="208" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y11.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;1&gt;"/><twPinLimit anchorID="209" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="tuner_tsclk_bufg&lt;1&gt;_BUFG/I0" logResource="tuner_tsclk_bufg&lt;1&gt;_BUFG/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="tuner_tsclk_bufg&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="210" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_tuner3_tsclk = PERIOD TIMEGRP &quot;tuner3_tsclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>855</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>307</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.470</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (SLICE_X13Y26.A5), 20 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.530</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>4.269</twRouteDel><twTotDel>6.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.621</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.323</twTotPathDel><twClkSkew dest = "0.301" src = "0.322">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>4.011</twRouteDel><twTotDel>6.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.730</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twTotPathDel>6.235</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT51</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>4.069</twRouteDel><twTotDel>6.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (SLICE_X10Y26.CE), 26 paths
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twDest><twTotPathDel>6.342</twTotPathDel><twClkSkew dest = "0.305" src = "0.318">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twLogDel>2.076</twLogDel><twRouteDel>4.266</twRouteDel><twTotDel>6.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.735</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twDest><twTotPathDel>6.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twLogDel>2.222</twLogDel><twRouteDel>4.008</twRouteDel><twTotDel>6.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.810</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twDest><twTotPathDel>6.142</twTotPathDel><twClkSkew dest = "0.305" src = "0.318">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twLogDel>2.076</twLogDel><twRouteDel>4.066</twRouteDel><twTotDel>6.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (SLICE_X13Y26.B6), 20 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.617</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>6.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>4.182</twRouteDel><twTotDel>6.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.708</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>6.236</twTotPathDel><twClkSkew dest = "0.301" src = "0.322">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>3.924</twRouteDel><twTotDel>6.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.817</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twDest><twTotPathDel>6.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt&lt;7&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT6</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>3.982</twRouteDel><twTotDel>6.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tuner3_tsclk = PERIOD TIMEGRP &quot;tuner3_tsclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y8.WEAWEL0), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>1.120</twTotPathDel><twClkSkew dest = "4.145" src = "3.153">-0.992</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y8.WEAWEL0</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.973</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y8.CLKAWRCLK</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y8.WEAWEL1), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twSrc><twDest BELType="RAM">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>1.120</twTotPathDel><twClkSkew dest = "4.145" src = "3.153">-0.992</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twSrc><twDest BELType='RAM'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y8.WEAWEL1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.973</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y8.CLKAWRCLK</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (SLICE_X17Y37.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1</twSrc><twDest BELType="FF">u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew dest = "0.268" src = "0.000">-0.268</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1</twSrc><twDest BELType='FF'>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twSrcClk><twPathDel><twSite>SLICE_X17Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.170</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;3&gt;</twComp><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_131_xo&lt;0&gt;1</twBEL><twBEL>u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">tuner_tsclk_bufg&lt;2&gt;</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_tuner3_tsclk = PERIOD TIMEGRP &quot;tuner3_tsclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="236" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y8.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;2&gt;"/><twPinLimit anchorID="237" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y10.CLKAWRCLK" clockNet="tuner_tsclk_bufg&lt;2&gt;"/><twPinLimit anchorID="238" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="tuner_tsclk_bufg&lt;2&gt;_BUFG/I0" logResource="tuner_tsclk_bufg&lt;2&gt;_BUFG/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="tuner_tsclk_bufg&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="239" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_Path_A_B = MAXDELAY FROM TIMEGRP &quot;GRP_A&quot; TO TIMEGRP &quot;GRP_B&quot; 12 ns         DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="240" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout3&quot; TS_clk_27m / 4.5 HIGH 50%;</twConstName><twItemCnt>5380</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1506</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.950</twMinPer></twConstHead><twPathRptBanner iPaths="74" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/err_code_1 (SLICE_X21Y32.CE), 74 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">u0_clk_rst/u3_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/err_code_1</twDest><twTotPathDel>7.797</twTotPathDel><twClkSkew dest = "0.510" src = "0.541">0.031</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u3_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/err_code_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X24Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi_4x</twComp><twBEL>u0_clk_rst/u3_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">3.330</twDelInfo><twComp>rst_ebi_4x</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/err_code_1</twBEL></twPathDel><twLogDel>1.721</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>7.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_slave/s_sel_2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/err_code_1</twDest><twTotPathDel>7.273</twTotPathDel><twClkSkew dest = "0.510" src = "0.539">0.029</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_slave/s_sel_2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/err_code_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X10Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;2&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/s_sel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_cnt&lt;0&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/end_o&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>u0_spi_if/spi_rx_eof</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/err_code_1</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>5.177</twRouteDel><twTotDel>7.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.898</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_slave/s_sel_1</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/err_code_1</twDest><twTotPathDel>7.181</twTotPathDel><twClkSkew dest = "0.510" src = "0.539">0.029</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_slave/s_sel_1</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/err_code_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X10Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;2&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/s_sel_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_cnt&lt;0&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/end_o&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>u0_spi_if/spi_rx_eof</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/err_code_1</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>5.085</twRouteDel><twTotDel>7.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="74" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/err_code_0 (SLICE_X21Y32.CE), 74 paths
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">u0_clk_rst/u3_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/err_code_0</twDest><twTotPathDel>7.772</twTotPathDel><twClkSkew dest = "0.510" src = "0.541">0.031</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u3_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/err_code_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X24Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi_4x</twComp><twBEL>u0_clk_rst/u3_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">3.330</twDelInfo><twComp>rst_ebi_4x</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/err_code_0</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>7.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.831</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_slave/s_sel_2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/err_code_0</twDest><twTotPathDel>7.248</twTotPathDel><twClkSkew dest = "0.510" src = "0.539">0.029</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_slave/s_sel_2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/err_code_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X10Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;2&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/s_sel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_cnt&lt;0&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/end_o&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>u0_spi_if/spi_rx_eof</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/err_code_0</twBEL></twPathDel><twLogDel>2.071</twLogDel><twRouteDel>5.177</twRouteDel><twTotDel>7.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.923</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_slave/s_sel_1</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/err_code_0</twDest><twTotPathDel>7.156</twTotPathDel><twClkSkew dest = "0.510" src = "0.539">0.029</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_slave/s_sel_1</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/err_code_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X10Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;2&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/s_sel_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_spi_if/u_spi_slave/s_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u0_spi_if/u_spi_slave/tx_cnt&lt;0&gt;</twComp><twBEL>u0_spi_if/u_spi_slave/end_o&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>u0_spi_if/spi_rx_eof</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_encrypt_pro/keyb_buf&lt;127&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1027_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1027_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>u0_spi_if/u_spi_cmd/err_code&lt;1&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/err_code_0</twBEL></twPathDel><twLogDel>2.071</twLogDel><twRouteDel>5.085</twRouteDel><twTotDel>7.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/rec_buf_wr (SLICE_X15Y36.A1), 25 paths
</twPathRptBanner><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/addr_len_1</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/rec_buf_wr</twDest><twTotPathDel>7.708</twTotPathDel><twClkSkew dest = "0.419" src = "0.442">0.023</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/addr_len_1</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/rec_buf_wr</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X23Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/addr_len_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_spi_if/u_spi_cmd/u_crc/c&lt;12&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1070_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1070_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4&lt;19&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_spi_if/u_spi_cmd/rec_buf_wr</twComp><twBEL>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o1</twBEL><twBEL>u0_spi_if/u_spi_cmd/rec_buf_wr</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>5.791</twRouteDel><twTotDel>7.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.966</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/len_count_6</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/rec_buf_wr</twDest><twTotPathDel>7.124</twTotPathDel><twClkSkew dest = "0.419" src = "0.437">0.018</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/len_count_6</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/rec_buf_wr</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X20Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_spi_if/u_spi_cmd/u_crc/c&lt;12&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1070_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1070_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4&lt;19&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_spi_if/u_spi_cmd/rec_buf_wr</twComp><twBEL>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o1</twBEL><twBEL>u0_spi_if/u_spi_cmd/rec_buf_wr</twBEL></twPathDel><twLogDel>1.963</twLogDel><twRouteDel>5.161</twRouteDel><twTotDel>7.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/addr_len_4</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/rec_buf_wr</twDest><twTotPathDel>7.117</twTotPathDel><twClkSkew dest = "0.419" src = "0.442">0.023</twClkSkew><twDelConst>8.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/addr_len_4</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/rec_buf_wr</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X23Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/addr_len_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_spi_if/u_spi_cmd/addr_len&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_spi_if/u_spi_cmd/u_crc/c&lt;12&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/_n1070_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u0_spi_if/u_spi_cmd/_n1070_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4&lt;19&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u0_spi_if/u_spi_cmd/rec_buf_wr</twComp><twBEL>u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o1</twBEL><twBEL>u0_spi_if/u_spi_cmd/rec_buf_wr</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>5.200</twRouteDel><twTotDel>7.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.230">clk_ebi_4x</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout3&quot; TS_clk_27m / 4.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2 (SLICE_X25Y25.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew dest = "0.808" src = "0.601">-0.207</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X24Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5 (SLICE_X21Y25.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.799" src = "0.601">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X24Y25.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;7&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5</twBEL></twPathDel><twLogDel>0.297</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1 (SLICE_X25Y25.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1</twDest><twTotPathDel>0.566</twTotPathDel><twClkSkew dest = "0.808" src = "0.601">-0.207</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X24Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1</twBEL></twPathDel><twLogDel>0.297</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_4x</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="265"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout3&quot; TS_clk_27m / 4.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="266" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.660" period="8.230" constraintValue="8.230" deviceLimit="3.570" freqLimit="280.112" physResource="u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y7.CLKBRDCLK" clockNet="clk_ebi_4x"/><twPinLimit anchorID="267" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.660" period="8.230" constraintValue="8.230" deviceLimit="3.570" freqLimit="280.112" physResource="u0_spi_if/u_spi_cmd/recv_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="u0_spi_if/u_spi_cmd/recv_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_ebi_4x"/><twPinLimit anchorID="268" type="MINPERIOD" name="Tbcper_I" slack="5.564" period="8.230" constraintValue="8.230" deviceLimit="2.666" freqLimit="375.094" physResource="u0_clk_rst/u0_pll_60m/clkout4_buf/I0" logResource="u0_clk_rst/u0_pll_60m/clkout4_buf/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="u0_clk_rst/u0_pll_60m/clkout3"/></twPinLimitRpt></twConst><twConst anchorID="269" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout1&quot; TS_clk_27m / 2.25 HIGH 50%;</twConstName><twItemCnt>753</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>396</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.027</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X9Y60.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.433</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>6.450</twTotPathDel><twClkSkew dest = "1.479" src = "1.783">0.304</twClkSkew><twDelConst>16.460</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X20Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>1096</twFanCnt><twDelInfo twEdge="twRising">5.625</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>5.625</twRouteDel><twTotDel>6.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.460">clk_if_OBUF</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pktmux_slfifo/div_cnt_1 (SLICE_X20Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.286</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_pktmux_slfifo/div_cnt_1</twDest><twTotPathDel>5.571</twTotPathDel><twClkSkew dest = "1.453" src = "1.783">0.330</twClkSkew><twDelConst>16.460</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_pktmux_slfifo/div_cnt_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X20Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1096</twFanCnt><twDelInfo twEdge="twRising">4.858</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>u0_pktmux_slfifo/div_cnt&lt;2&gt;</twComp><twBEL>u0_pktmux_slfifo/div_cnt_1</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>4.858</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.460">clk_if_OBUF</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pktmux_slfifo/div_cnt_2 (SLICE_X20Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.290</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_pktmux_slfifo/div_cnt_2</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.453" src = "1.783">0.330</twClkSkew><twDelConst>16.460</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_pktmux_slfifo/div_cnt_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X20Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1096</twFanCnt><twDelInfo twEdge="twRising">4.858</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>u0_pktmux_slfifo/div_cnt&lt;2&gt;</twComp><twBEL>u0_pktmux_slfifo/div_cnt_2</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>4.858</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.460">clk_if_OBUF</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout1&quot; TS_clk_27m / 2.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X14Y59.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twTotPathDel>0.946</twTotPathDel><twClkSkew dest = "0.805" src = "0.593">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X19Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.564</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;11&gt;</twComp><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;_rt</twBEL><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_if_OBUF</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12 (SLICE_X12Y63.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12</twSrc><twDest BELType="FF">u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12</twSrc><twDest BELType='FF'>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_if_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;12&gt;</twComp><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;12&gt;</twComp><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;12&gt;_rt</twBEL><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[12]_GND_171_o_add_0_OUT_xor&lt;12&gt;</twBEL><twBEL>u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_if_OBUF</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_pktmux_slfifo/div_cnt_2 (SLICE_X20Y55.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">u0_pktmux_slfifo/div_cnt_2</twSrc><twDest BELType="FF">u0_pktmux_slfifo/div_cnt_2</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_pktmux_slfifo/div_cnt_2</twSrc><twDest BELType='FF'>u0_pktmux_slfifo/div_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_if_OBUF</twSrcClk><twPathDel><twSite>SLICE_X20Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_pktmux_slfifo/div_cnt&lt;2&gt;</twComp><twBEL>u0_pktmux_slfifo/div_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>u0_pktmux_slfifo/div_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u0_pktmux_slfifo/div_cnt&lt;2&gt;</twComp><twBEL>u0_pktmux_slfifo/Mcount_div_cnt_xor&lt;2&gt;11</twBEL><twBEL>u0_pktmux_slfifo/div_cnt_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_if_OBUF</twDestClk><twPctLog>83.3</twPctLog><twPctRoute>16.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="282"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout1&quot; TS_clk_27m / 2.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="283" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="12.890" period="16.460" constraintValue="16.460" deviceLimit="3.570" freqLimit="280.112" physResource="u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="clk_if_OBUF"/><twPinLimit anchorID="284" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="12.890" period="16.460" constraintValue="16.460" deviceLimit="3.570" freqLimit="280.112" physResource="u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y30.CLKB" clockNet="clk_if_OBUF"/><twPinLimit anchorID="285" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="12.890" period="16.460" constraintValue="16.460" deviceLimit="3.570" freqLimit="280.112" physResource="u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="clk_if_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="286" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout0&quot; TS_clk_27m / 1.125 HIGH 50%;</twConstName><twItemCnt>180576652</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31004</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.485</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_bus_read_buf/payload_out_rst_d2 (SLICE_X1Y3.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.812</twSlack><twSrc BELType="FF">u0_clk_rst/u2_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twTotPathDel>7.612</twTotPathDel><twClkSkew dest = "1.506" src = "1.783">0.277</twClkSkew><twDelConst>10.974</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u2_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="21.947">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X13Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_ebi_3x</twComp><twBEL>u0_clk_rst/u2_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>400</twFanCnt><twDelInfo twEdge="twRising">3.404</twDelInfo><twComp>rst_ebi_3x</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>6.498</twRouteDel><twTotDel>7.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.455</twSlack><twSrc BELType="FF">u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twTotPathDel>4.941</twTotPathDel><twClkSkew dest = "1.506" src = "1.811">0.305</twClkSkew><twDelConst>10.974</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="21.947">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/clear_fifo_tgl_d2_tclk</twComp><twBEL>u0_psi_filter/clear_fifo_valid_tclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>u0_psi_filter/clear_fifo_valid_tclk</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>3.827</twRouteDel><twTotDel>4.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.731</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twTotPathDel>8.052</twTotPathDel><twClkSkew dest = "0.464" src = "0.449">-0.015</twClkSkew><twDelConst>32.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.153</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X20Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1096</twFanCnt><twDelInfo twEdge="twRising">3.798</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_d2</twBEL></twPathDel><twLogDel>1.160</twLogDel><twRouteDel>6.892</twRouteDel><twTotDel>8.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_bus_read_buf/payload_out_rst_syn (SLICE_X1Y3.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.819</twSlack><twSrc BELType="FF">u0_clk_rst/u2_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twTotPathDel>7.605</twTotPathDel><twClkSkew dest = "1.506" src = "1.783">0.277</twClkSkew><twDelConst>10.974</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u2_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="21.947">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X13Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_ebi_3x</twComp><twBEL>u0_clk_rst/u2_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>400</twFanCnt><twDelInfo twEdge="twRising">3.404</twDelInfo><twComp>rst_ebi_3x</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>6.498</twRouteDel><twTotDel>7.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.462</twSlack><twSrc BELType="FF">u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twTotPathDel>4.934</twTotPathDel><twClkSkew dest = "1.506" src = "1.811">0.305</twClkSkew><twDelConst>10.974</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/clear_fifo_valid_tclk</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="21.947">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/clear_fifo_tgl_d2_tclk</twComp><twBEL>u0_psi_filter/clear_fifo_valid_tclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>u0_psi_filter/clear_fifo_valid_tclk</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>3.827</twRouteDel><twTotDel>4.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.738</twSlack><twSrc BELType="FF">u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twTotPathDel>8.045</twTotPathDel><twClkSkew dest = "0.464" src = "0.449">-0.015</twClkSkew><twDelConst>32.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.153</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_clk_rst/u0_rst30m_sync/reset_sync2</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X20Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rst_ebi</twComp><twBEL>u0_clk_rst/u0_rst30m_sync/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1096</twFanCnt><twDelInfo twEdge="twRising">3.798</twDelInfo><twComp>rst_ebi</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_d1</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twComp><twBEL>u0_psi_filter/u_bus_read_buf/payload_out_rst_syn</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>6.892</twRouteDel><twTotDel>8.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1 (SLICE_X29Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.362</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1</twDest><twTotPathDel>3.291</twTotPathDel><twClkSkew dest = "1.486" src = "1.791">0.305</twClkSkew><twDelConst>8.231</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="90.534">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X27Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.747</twRouteDel><twTotDel>3.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="98.765">clk_ebi</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout0&quot; TS_clk_27m / 1.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9 (SLICE_X21Y24.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u0_ts_descramble/u0_descramble_ctl/except_idx_1</twSrc><twDest BELType="FF">u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "0.797" src = "0.588">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_descramble/u0_descramble_ctl/except_idx_1</twSrc><twDest BELType='FF'>u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X21Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/except_idx_3</twComp><twBEL>u0_ts_descramble/u0_descramble_ctl/except_idx_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/except_idx_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i&lt;11&gt;</twComp><twBEL>u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10 (SLICE_X21Y24.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">u0_ts_descramble/u0_descramble_ctl/except_idx_2</twSrc><twDest BELType="FF">u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew dest = "0.797" src = "0.588">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_ts_descramble/u0_descramble_ctl/except_idx_2</twSrc><twDest BELType='FF'>u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X21Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/except_idx_3</twComp><twBEL>u0_ts_descramble/u0_descramble_ctl/except_idx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>u0_ts_descramble/u0_descramble_ctl/except_idx_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i&lt;11&gt;</twComp><twBEL>u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.921">clk_ebi</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 (SLICE_X29Y27.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew dest = "0.830" src = "0.610">-0.220</twClkSkew><twDelConst>-0.001</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="98.764">clk_ebi_4x</twSrcClk><twPathDel><twSite>SLICE_X27Y27.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;6&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;0&gt;&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;3&gt;</twComp><twBEL>u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="98.765">clk_ebi</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="307"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout0&quot; TS_clk_27m / 1.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="308" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.351" period="32.921" constraintValue="32.921" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y20.CLKAWRCLK" clockNet="clk_ebi"/><twPinLimit anchorID="309" type="MINPERIOD" name="Trper_CLKB" slack="29.351" period="32.921" constraintValue="32.921" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y20.CLKBRDCLK" clockNet="clk_ebi"/><twPinLimit anchorID="310" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.351" period="32.921" constraintValue="32.921" deviceLimit="3.570" freqLimit="280.112" physResource="u0_encrypt_pro/u0_keyram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_encrypt_pro/u0_keyram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y23.CLKAWRCLK" clockNet="clk_ebi"/></twPinLimitRpt></twConst><twConst anchorID="311" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout2&quot; TS_clk_27m / 3.375 HIGH 50%;</twConstName><twItemCnt>42562</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7295</twEndPtCnt><twPathErrCnt>7</twPathErrCnt><twMinPer>11.542</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="7" sType="EndPoint">Paths for end point u0_psi_filter/u_psi_section/data_buf_waddr_13 (SLICE_X4Y12.DX), 21 paths
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.569</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/pid_filt_index_1</twSrc><twDest BELType="FF">u0_psi_filter/u_psi_section/data_buf_waddr_13</twDest><twTotPathDel>11.410</twTotPathDel><twClkSkew dest = "0.543" src = "0.547">0.004</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/pid_filt_index_1</twSrc><twDest BELType='FF'>u0_psi_filter/u_psi_section/data_buf_waddr_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X8Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_psi_filter/u_psi_section/pid_filt_index&lt;3&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/pid_filt_index_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u0_psi_filter/u_psi_section/pid_filt_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.596</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_waddr&lt;13&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/data_buf_waddr_13</twBEL></twPathDel><twLogDel>7.966</twLogDel><twRouteDel>3.444</twRouteDel><twTotDel>11.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.403</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/pid_filt_index_3</twSrc><twDest BELType="FF">u0_psi_filter/u_psi_section/data_buf_waddr_13</twDest><twTotPathDel>11.244</twTotPathDel><twClkSkew dest = "0.543" src = "0.547">0.004</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/pid_filt_index_3</twSrc><twDest BELType='FF'>u0_psi_filter/u_psi_section/data_buf_waddr_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X8Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_psi_filter/u_psi_section/pid_filt_index&lt;3&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/pid_filt_index_3</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>u0_psi_filter/u_psi_section/pid_filt_index&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.596</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_waddr&lt;13&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/data_buf_waddr_13</twBEL></twPathDel><twLogDel>7.966</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>11.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.379</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/pid_filt_index_4</twSrc><twDest BELType="FF">u0_psi_filter/u_psi_section/data_buf_waddr_13</twDest><twTotPathDel>11.207</twTotPathDel><twClkSkew dest = "0.543" src = "0.560">0.017</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/pid_filt_index_4</twSrc><twDest BELType='FF'>u0_psi_filter/u_psi_section/data_buf_waddr_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X6Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u0_psi_filter/u_psi_section/pid_filt_index&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/pid_filt_index_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>u0_psi_filter/u_psi_section/pid_filt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.596</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_waddr&lt;13&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/data_buf_waddr_13</twBEL></twPathDel><twLogDel>8.015</twLogDel><twRouteDel>3.192</twRouteDel><twTotDel>11.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y18.ADDRB8), 6 paths
</twPathRptBanner><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.745</twTotPathDel><twClkSkew dest = "0.456" src = "0.478">0.022</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y48.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P7</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.294</twLogDel><twRouteDel>2.451</twRouteDel><twTotDel>10.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_3</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.691</twTotPathDel><twClkSkew dest = "0.456" src = "0.478">0.022</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_3</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_3</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P7</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.294</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>10.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.403</twTotPathDel><twClkSkew dest = "0.456" src = "0.478">0.022</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_2</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P7</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.206</twLogDel><twRouteDel>2.197</twRouteDel><twTotDel>10.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.ENB), 12 paths
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.715</twTotPathDel><twClkSkew dest = "0.462" src = "0.478">0.016</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y48.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/rem_sect_len&lt;7&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y22.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.481</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>10.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.692</twTotPathDel><twClkSkew dest = "0.462" src = "0.478">0.016</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_1</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y48.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P12</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/rem_sect_len&lt;7&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y22.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.481</twLogDel><twRouteDel>2.211</twRouteDel><twTotDel>10.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">u0_psi_filter/u_psi_section/check_address_3</twSrc><twDest BELType="RAM">u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.661</twTotPathDel><twClkSkew dest = "0.462" src = "0.478">0.016</twClkSkew><twDelConst>10.973</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.245" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.128</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_psi_section/check_address_3</twSrc><twDest BELType='RAM'>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twSrcClk><twPathDel><twSite>SLICE_X7Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;4&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/check_address_3</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>u0_psi_filter/u_psi_section/check_address&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P13</twSite><twDelType>Tdspdo_D_P</twDelType><twDelInfo twEdge="twRising">7.376</twDelInfo><twComp>u0_psi_filter/u_psi_section/Maddsub_n06261</twComp><twBEL>u0_psi_filter/u_psi_section/Maddsub_n06261</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>u0_psi_filter/u_psi_section/data_buf_raddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_psi_filter/u_psi_section/rem_sect_len&lt;7&gt;</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ENB</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y22.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>8.481</twLogDel><twRouteDel>2.180</twRouteDel><twTotDel>10.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.973">clk_ebi_3x</twDestClk><twPctLog>79.6</twPctLog><twPctRoute>20.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout2&quot; TS_clk_27m / 3.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_filter/all_pid_cfg_1dly_0 (SLICE_X17Y19.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">u0_cpu_if/all_pid_cfg_b_0</twSrc><twDest BELType="FF">u0_ts_filter/all_pid_cfg_1dly_0</twDest><twTotPathDel>0.673</twTotPathDel><twClkSkew dest = "0.803" src = "0.587">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_cpu_if/all_pid_cfg_b_0</twSrc><twDest BELType='FF'>u0_ts_filter/all_pid_cfg_1dly_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X17Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_cpu_if/all_pid_cfg_b&lt;2&gt;</twComp><twBEL>u0_cpu_if/all_pid_cfg_b_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.416</twDelInfo><twComp>u0_cpu_if/all_pid_cfg_b&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_ts_filter/all_pid_cfg_1dly&lt;2&gt;</twComp><twBEL>u0_ts_filter/all_pid_cfg_1dly_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1 (SLICE_X7Y35.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="FF">u0_psi_filter/u_bus_read_buf/entry_read_tgl</twSrc><twDest BELType="FF">u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1</twDest><twTotPathDel>0.698</twTotPathDel><twClkSkew dest = "0.837" src = "0.631">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_psi_filter/u_bus_read_buf/entry_read_tgl</twSrc><twDest BELType='FF'>u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X4Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/entry_read_tgl</twComp><twBEL>u0_psi_filter/u_bus_read_buf/entry_read_tgl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/entry_read_tgl</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u0_psi_filter/u_bus_read_buf/entry_read_tgl_d2</twComp><twBEL>u0_psi_filter/u_bus_read_buf/entry_read_tgl_rt</twBEL><twBEL>u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_ts_filter/all_pid_cfg_1dly_1 (SLICE_X17Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">u0_cpu_if/all_pid_cfg_b_1</twSrc><twDest BELType="FF">u0_ts_filter/all_pid_cfg_1dly_1</twDest><twTotPathDel>0.733</twTotPathDel><twClkSkew dest = "0.803" src = "0.587">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.296" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_cpu_if/all_pid_cfg_b_1</twSrc><twDest BELType='FF'>u0_ts_filter/all_pid_cfg_1dly_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi</twSrcClk><twPathDel><twSite>SLICE_X17Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u0_cpu_if/all_pid_cfg_b&lt;2&gt;</twComp><twBEL>u0_cpu_if/all_pid_cfg_b_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>u0_cpu_if/all_pid_cfg_b&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u0_ts_filter/all_pid_cfg_1dly&lt;2&gt;</twComp><twBEL>u0_ts_filter/all_pid_cfg_1dly_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ebi_3x</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="336"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP
        &quot;u0_clk_rst_u0_pll_60m_clkout2&quot; TS_clk_27m / 3.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="337" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="7.403" period="10.973" constraintValue="10.973" deviceLimit="3.570" freqLimit="280.112" physResource="u0_ts_descramble/u0_descram_dram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_ts_descramble/u0_descram_dram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y6.CLKAWRCLK" clockNet="clk_ebi_3x"/><twPinLimit anchorID="338" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="7.403" period="10.973" constraintValue="10.973" deviceLimit="3.570" freqLimit="280.112" physResource="u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y14.CLKAWRCLK" clockNet="clk_ebi_3x"/><twPinLimit anchorID="339" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="7.403" period="10.973" constraintValue="10.973" deviceLimit="3.570" freqLimit="280.112" physResource="u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y7.CLKAWRCLK" clockNet="clk_ebi_3x"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="340"><twConstRollup name="TS_clk_27m" fullName="TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="10.000" actualRollup="38.954" errors="0" errorRollup="1" items="775" itemsRollup="180625347"/><twConstRollup name="TS_u0_clk_rst_u0_pll_60m_clkout3" fullName="TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout3&quot; TS_clk_27m / 4.5 HIGH 50%;" type="child" depth="1" requirement="8.230" prefType="period" actual="7.950" actualRollup="N/A" errors="0" errorRollup="0" items="5380" itemsRollup="0"/><twConstRollup name="TS_u0_clk_rst_u0_pll_60m_clkout1" fullName="TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout1&quot; TS_clk_27m / 2.25 HIGH 50%;" type="child" depth="1" requirement="16.461" prefType="period" actual="7.027" actualRollup="N/A" errors="0" errorRollup="0" items="753" itemsRollup="0"/><twConstRollup name="TS_u0_clk_rst_u0_pll_60m_clkout0" fullName="TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout0&quot; TS_clk_27m / 1.125 HIGH 50%;" type="child" depth="1" requirement="32.922" prefType="period" actual="24.485" actualRollup="N/A" errors="0" errorRollup="0" items="180576652" itemsRollup="0"/><twConstRollup name="TS_u0_clk_rst_u0_pll_60m_clkout2" fullName="TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP         &quot;u0_clk_rst_u0_pll_60m_clkout2&quot; TS_clk_27m / 3.375 HIGH 50%;" type="child" depth="1" requirement="10.974" prefType="period" actual="11.542" actualRollup="N/A" errors="1" errorRollup="0" items="42562" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="341">1</twUnmetConstCnt><twDataSheet anchorID="342" twNameLen="15"><twClk2SUList anchorID="343" twDestWidth="7"><twDest>clk_27m</twDest><twClk2SU><twSrc>clk_27m</twSrc><twRiseRise>16.674</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="344" twDestWidth="14"><twDest>tuner_tsclk&lt;0&gt;</twDest><twClk2SU><twSrc>tuner_tsclk&lt;0&gt;</twSrc><twRiseRise>6.409</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="345" twDestWidth="14"><twDest>tuner_tsclk&lt;1&gt;</twDest><twClk2SU><twSrc>tuner_tsclk&lt;1&gt;</twSrc><twRiseRise>7.336</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="346" twDestWidth="14"><twDest>tuner_tsclk&lt;2&gt;</twDest><twClk2SU><twSrc>tuner_tsclk&lt;2&gt;</twSrc><twRiseRise>6.470</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="347"><twErrCnt>1</twErrCnt><twScore>569</twScore><twSetupScore>569</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>180630965</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37708</twConnCnt></twConstCov><twStats anchorID="348"><twMinPer>24.485</twMinPer><twFootnote number="1" /><twMaxFreq>40.841</twMaxFreq><twMaxFromToDel>5.615</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 19 11:12:49 2016 </twTimestamp></twFoot><twClientInfo anchorID="349"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 436 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
