verilog xil_defaultlib --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/depthwise_conv2d_fix.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/depthwise_conv2d_fix_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/depthwise_conv2d_fix_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/max_pooling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_AXILiteS_s_axi.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_9ns_5ns_9s_13_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_MemBank_A.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_MemBank_B.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_MemBank_Out.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mul_16s_32s_32_5_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mul_32s_16s_32_5_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mul_mul_10ns_5ns_15_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_83_16_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_83_16_1_1_x.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_164_16_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_164_16_1_1_x.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_164_16_1_1_x0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_164_32_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_646_16_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_1287_16_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_mux_1287_16_1_1_x.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_SeparableConv2D_1_b_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_SeparableConv2D_1_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_SeparableConv2D_2_b_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_SeparableConv2D_2_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_SeparableConv2D_3_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_SeparableConv2D_4_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_sig_buffer_keep_V.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network_sig_buffer_user_V.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/padding2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/pointwise_conv2d_fix.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/pointwise_conv2d_fix_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/pointwise_conv2d_fix_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/pointwise_conv2d_fix_3.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/pointwise_conv2d_fix_4.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/up_sampling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/2aa0/hdl/verilog/network.v" \
"../../../bd/design_1/ip/design_1_network_0_0/sim/design_1_network_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
