{"files":[{"patch":"@@ -36,1 +36,1 @@\n-  return 13 * 4;\n+  return 5 * NativeInstruction::instruction_size;\n@@ -48,0 +48,1 @@\n+    \/\/ emits auipc + addi for address inside code cache\n@@ -51,0 +52,1 @@\n+  \/\/ emits auipc + jr for address inside code cache\n@@ -56,1 +58,1 @@\n-  return 8 * 4 + 4;\n+  return 3 * NativeInstruction::instruction_size + 4 + 4;\n@@ -61,1 +63,2 @@\n-  __ rt_call(StubRoutines::method_entry_barrier());\n+  \/\/ emits auipc + jalr for address inside code cache\n+  __ far_call(StubRoutines::method_entry_barrier());\n@@ -65,1 +68,1 @@\n-  \/\/ make guard value 4-byte aligned so that it can be accessed by atomic instructions on RISC-V\n+  \/\/ make guard value 4-byte aligned so that it can be accessed atomically\n","filename":"src\/hotspot\/cpu\/riscv\/c2_CodeStubs_riscv.cpp","additions":7,"deletions":4,"binary":false,"changes":11,"status":"modified"}]}