// Seed: 886972235
module module_0 (
    input  wor  id_0,
    output wire id_1
);
  wire id_3, id_4;
  supply0 id_5 = id_0;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    output wor id_10,
    output tri0 id_11,
    output uwire id_12,
    output wor id_13,
    input tri0 id_14,
    output wire id_15,
    input wire id_16,
    input tri id_17,
    inout wor id_18,
    input wor id_19,
    input uwire id_20,
    input wire id_21,
    input tri id_22,
    input tri id_23,
    input wand id_24,
    input wire id_25,
    input logic id_26,
    input tri1 id_27,
    output tri0 id_28,
    input wire id_29,
    input tri id_30,
    output tri0 id_31,
    input tri id_32,
    input uwire void id_33,
    input tri1 id_34,
    output supply1 id_35,
    input tri0 id_36,
    input wor id_37,
    input wire id_38,
    input wire id_39,
    input wire id_40,
    output tri0 id_41,
    output logic id_42,
    output supply0 id_43,
    inout tri1 id_44,
    input wand id_45,
    output uwire id_46
);
  tri0 id_48;
  module_0(
      id_4, id_11
  );
  initial begin
    if (1) if (id_24);
  end
  assign id_11 = id_17;
  always
    if (1);
    else id_42 <= id_26;
  initial begin
    deassign id_0;
    @(*) $display(id_16, 1, id_5);
  end
  assign id_18 = 1'b0;
  wire id_49, id_50;
  wor  id_51 = 1;
  wire id_52;
  always id_48 = 1 + 1'b0;
endmodule
