
init.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c0001f 	bic	r0, r0, #31
   8:	e38000d3 	orr	r0, r0, #211	; 0xd3
   c:	e129f000 	msr	CPSR_fc, r0
  10:	e3a00453 	mov	r0, #1392508928	; 0x53000000
  14:	e3a01000 	mov	r1, #0
  18:	e5801000 	str	r1, [r0]
  1c:	e3e01000 	mvn	r1, #0
  20:	e59f00dc 	ldr	r0, [pc, #220]	; 104 <mem_cfg_val+0x34>
  24:	e5801000 	str	r1, [r0]
  28:	e59f10d8 	ldr	r1, [pc, #216]	; 108 <mem_cfg_val+0x38>
  2c:	e59f00d8 	ldr	r0, [pc, #216]	; 10c <mem_cfg_val+0x3c>
  30:	e5801000 	str	r1, [r0]
  34:	e3a00000 	mov	r0, #0
  38:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
  3c:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
  40:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  44:	e3c00c23 	bic	r0, r0, #8960	; 0x2300
  48:	e3c00087 	bic	r0, r0, #135	; 0x87
  4c:	e3800002 	orr	r0, r0, #2
  50:	e3800a01 	orr	r0, r0, #4096	; 0x1000
  54:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  58:	e3a01312 	mov	r1, #1207959552	; 0x48000000
  5c:	e28f206c 	add	r2, pc, #108	; 0x6c
  60:	e1a00000 	nop			; (mov r0, r0)
  64:	e2813034 	add	r3, r1, #52	; 0x34
  68:	e4924004 	ldr	r4, [r2], #4
  6c:	e4814004 	str	r4, [r1], #4
  70:	e1510003 	cmp	r1, r3
  74:	1afffffb 	bne	68 <_start+0x68>
  78:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
  7c:	e3811103 	orr	r1, r1, #-1073741824	; 0xc0000000
  80:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

00000084 <leds_flicker>:
  84:	e59f2084 	ldr	r2, [pc, #132]	; 110 <mem_cfg_val+0x40>
  88:	e3a03b55 	mov	r3, #87040	; 0x15400
  8c:	e5823000 	str	r3, [r2]
  90:	e59f507c 	ldr	r5, [pc, #124]	; 114 <mem_cfg_val+0x44>
  94:	e3a04000 	mov	r4, #0

00000098 <led_loop>:
  98:	e59f0078 	ldr	r0, [pc, #120]	; 118 <mem_cfg_val+0x48>
  9c:	eb000005 	bl	b8 <wait>
  a0:	e1e03284 	mvn	r3, r4, lsl #5
  a4:	e2844001 	add	r4, r4, #1
  a8:	e3540010 	cmp	r4, #16
  ac:	02444010 	subeq	r4, r4, #16
  b0:	e5853000 	str	r3, [r5]
  b4:	eafffff7 	b	98 <led_loop>

000000b8 <wait>:
  b8:	e2500001 	subs	r0, r0, #1
  bc:	1afffffd 	bne	b8 <wait>
  c0:	e1a0f00e 	mov	pc, lr
  c4:	e1a00000 	nop			; (mov r0, r0)
  c8:	e1a00000 	nop			; (mov r0, r0)
  cc:	e1a00000 	nop			; (mov r0, r0)

000000d0 <mem_cfg_val>:
  d0:	2201d110 	andcs	sp, r1, #16, 2
  d4:	00000700 	andeq	r0, r0, r0, lsl #14
  d8:	00000700 	andeq	r0, r0, r0, lsl #14
  dc:	00000700 	andeq	r0, r0, r0, lsl #14
  e0:	00001f4c 	andeq	r1, r0, ip, asr #30
  e4:	00000700 	andeq	r0, r0, r0, lsl #14
  e8:	00000700 	andeq	r0, r0, r0, lsl #14
  ec:	00018005 	andeq	r8, r1, r5
  f0:	00018005 	andeq	r8, r1, r5
  f4:	008c04f4 	strdeq	r0, [ip], r4
  f8:	000000b1 	strheq	r0, [r0], -r1
  fc:	00000030 	andeq	r0, r0, r0, lsr r0
 100:	00000030 	andeq	r0, r0, r0, lsr r0
 104:	4a000008 	bmi	12c <mem_cfg_val+0x5c>
 108:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 10c:	4a00001c 	bmi	184 <mem_cfg_val+0xb4>
 110:	56000010 			; <UNDEFINED> instruction: 0x56000010
 114:	56000014 			; <UNDEFINED> instruction: 0x56000014
 118:	000aae60 	andeq	sl, sl, r0, ror #28
 11c:	e1a00000 	nop			; (mov r0, r0)

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000057 	andeq	r0, r0, r7, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
  18:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
  1c:	2f00532e 	svccs	0x0000532e
  20:	756c6f56 	strbvc	r6, [ip, #-3926]!	; 0xf56
  24:	2f73656d 	svccs	0x0073656d
  28:	72646e61 	rsbvc	r6, r4, #1552	; 0x610
  2c:	2f64696f 	svccs	0x0064696f
  30:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
  34:	622d752f 	eorvs	r7, sp, #197132288	; 0xbc00000
  38:	2f746f6f 	svccs	0x00746f6f
  3c:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; fffffe74 <_stack+0xfff7fe74>
  40:	6e692f73 	mcrvs	15, 3, r2, cr9, cr3, {3}
  44:	445f7469 	ldrbmi	r7, [pc], #-1129	; 4c <_start+0x4c>
  48:	47005244 	strmi	r5, [r0, -r4, asr #4]
  4c:	4120554e 	teqmi	r0, lr, asr #10
  50:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  54:	322e3332 	eorcc	r3, lr, #-939524096	; 0xc8000000
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_stack+0x180c14>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000006d 	andeq	r0, r0, sp, rrx
   4:	001d0002 	andseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
  20:	0000532e 	andeq	r5, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	00000205 	andeq	r0, r0, r5, lsl #4
  2c:	0c030000 	stceq	0, cr0, [r3], {-0}
  30:	2f2f2f01 	svccs	0x002f2f01
  34:	302f2f30 	eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>
  38:	2f2f2f2f 	svccs	0x002f2f2f
  3c:	2f2f302f 	svccs	0x002f302f
  40:	33322f2f 	teqcc	r2, #47, 30	; 0xbc
  44:	2f312f2f 	svccs	0x00312f2f
  48:	2f2f2f4b 	svccs	0x002f2f4b
  4c:	2f2f302f 	svccs	0x002f302f
  50:	302f2f32 	eorcc	r2, pc, r2, lsr pc	; <UNPREDICTABLE>
  54:	302f312f 	eorcc	r3, pc, pc, lsr #2
  58:	2f2f2f2f 	svccs	0x002f2f2f
  5c:	2f2f312f 	svccs	0x002f312f
  60:	22024503 	andcs	r4, r2, #12582912	; 0xc00000
  64:	032f3001 	teqeq	pc, #1
  68:	32322e23 	eorscc	r2, r2, #560	; 0x230
  6c:	01000202 	tsteq	r0, r2, lsl #4
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <_stack-0x80000>:
   0:	00001341 	andeq	r1, r0, r1, asr #6
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000009 	andeq	r0, r0, r9
  10:	01080106 	tsteq	r8, r6, lsl #2
