<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ICC_MGRPEN1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICC_MGRPEN1, Interrupt Controller Monitor Interrupt Group 1 Enable register</h1><p>The ICC_MGRPEN1 characteristics are:</p><h2>Purpose</h2><p>Controls whether Group 1 interrupts are enabled or not.</p><h2>Configuration</h2><p>AArch32 System register ICC_MGRPEN1 bits [31:0]
            
            can be mapped to
            AArch64 System register <a href="AArch64-icc_igrpen1_el3.html">ICC_IGRPEN1_EL3[31:0]
            </a>, but this is not architecturally mandated.
          </p><p><ins>This</ins><del>Some</del> <del>or all RW fields of this </del>register <ins>is</ins><del>have</del> <ins>present</ins><del>defined</del> <del>reset values.
                
        These apply
      
                  </del>only<ins>
    when</ins> <ins>AArch32</ins><del>if</del> <ins>is</ins><del>the</del> <ins>supported</ins><del>PE</del> <ins>at</ins><del>resets</del> <ins>any</ins><del>into</del> <del>an </del>Exception <ins>level.
      
    </ins><del>level that is using AArch32.
                
                </del>Otherwise,<del>
                
                RW</del> <ins>direct</ins><del>fields</del> <ins>accesses</ins><del>in</del> <del>this register reset </del>to <ins>ICC_MGRPEN1 are</ins><del>architecturally</del> <span class="arm-defined-word">UNKNOWN</span><ins>.</ins><del>values.</del></p><h2>Attributes</h2><p>ICC_MGRPEN1 is a 32-bit register.</p><h2>Field descriptions</h2><p>The ICC_MGRPEN1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="30"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#EnableGrp1S_1">EnableGrp1S</a></td><td class="lr" colspan="1"><a href="#EnableGrp1NS_0">EnableGrp1NS</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:2]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="EnableGrp1S_1">EnableGrp1S, bit [1]
              </h4><p>Enables Group 1 interrupts for the Secure state.</p><table class="valuetable"><tr><th>EnableGrp1S</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Secure Group 1 interrupts are disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Secure Group 1 interrupts are enabled.</p></td></tr></table><p>The Secure <a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a>.Enable bit is a read/write alias of the ICC_MGRPEN1.EnableGrp1S bit.</p><p>If the highest priority pending interrupt for that PE is a Group 1 interrupt using 1 of N model, then the interrupt will target another PE as a result of the Enable bit changing from 1 to 0.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="EnableGrp1NS_0">EnableGrp1NS, bit [0]
              </h4><p>Enables Group 1 interrupts for the Non-secure state.</p><table class="valuetable"><tr><th>EnableGrp1NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Non-secure Group 1 interrupts are disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Non-secure Group 1 interrupts are enabled.</p></td></tr></table><p>The Non-secure <a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a>.Enable bit is a read/write alias of the ICC_MGRPEN1.EnableGrp1NS bit.</p><p>If the highest priority pending interrupt for that PE is a Group 1 interrupt using 1 of N model, then the interrupt will target another PE as a result of the Enable bit changing from 1 to 0.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ICC_MGRPEN1</h2><p>If an interrupt is pending within the CPU interface when an Enable bit becomes 0, the interrupt must be released to allow the Distributor to forward the interrupt to a different PE.</p><p>This register is only accessible when executing in Monitor mode.</p><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b110</td><td>0b1100</td><td>0b1100</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ICC_MSRE.SRE == '0' then
        UNDEFINED;
    else
        return ICC_MGRPEN1;
              </p><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b110</td><td>0b1100</td><td>0b1100</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ICC_MSRE.SRE == '0' then
        UNDEFINED;
    else
        ICC_MGRPEN1 = R[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>