/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Peridot based on SM8635";
	compatible = "qcom,cliffs-mtp\0qcom,cliffs\0qcom,mtp";
	qcom,msm-id = <0x266 0x10000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x08 0x00>;

	memory {
		ddr_manufacturer_id = <0x01>;
		ddr_device_type = <0x08>;
		ufs_ffu_batterystatus = <0x00>;
		ufs_ffu_bootreason = <0x20>;
		ddr_size = <0x0c>;
		device_type = "memory";
		reg = <0x00 0x816e0800 0x00 0x31f800 0x00 0x81a40000 0x00 0x1c0000 0x00 0x81cf5000 0x00 0xa000 0x00 0x81f20000 0x00 0x580000 0x00 0xd8800000 0x00 0x00 0x00 0xe34b0000 0x00 0x1c350000 0x00 0xffb80000 0x00 0x480000 0x08 0x80000000 0x00 0x2f900000 0x08 0xb0000000 0x00 0xa300000 0x09 0x80000000 0x01 0x80000000 0x08 0xc0000000 0x00 0xc0000000 0x08 0xba500000 0x00 0x1e00000 0x00 0x82800000 0x00 0x2200000 0x00 0x84c00000 0x00 0x1f00000 0x00 0x8a200000 0x00 0x1a00000 0x00 0x9989c000 0x00 0x64000 0x00 0x9ad80000 0x00 0x580000 0x00 0xa0c80000 0x00 0x5780000 0x00 0xa7000000 0x00 0x31000000>;

		ebuff {
		};
	};

	chosen {
		linux,initrd-end = <0x00 0xb7ffe618>;
		linux,initrd-start = <0x00 0xb6871000>;
		kaslr-seed = <0x00 0x00>;
		bootargs = "loglevel=6 kpti=0 log_buf_len=256K swiotlb=noforce loop.max_part=7 pcie_ports=compat irqaffinity=0-2 cpufreq.default_governor=performance sysctl.kernel.sched_pelt_multiplier=4 kasan=off cgroup.memory=nokmem,nosocket disable_dma32=on kernel.panic_on_rcu_stall=1 fw_devlink.strict=1 service_locator.enable=1 rcupdate.rcu_expedited=1 rcu_nocbs=0-7 no-steal-acc printk.console_no_auto_verbose=0 can.stats_timer=0 ftrace_dump_on_oops firmware_class.path=/vendor/firmware_mnt/image,/vendor/firmware_mnt/image/kiwi,/vendor/vm-system/oemvm/boot,/vendor/vm-system/trustedvm/boot,/vendor/firmware,/vendor/firmware/wlan/qca_cld/kiwi_v2 pci-msm-drv.pcie_sm_regs=0x1D07000,0x1040,0x1048,0x3000,0x1 video=vfb:640x400,bpp=32,memsize=3072000 swinfo.fingerprint=peridot:RisingOS-5.0-FINAL-20240824-CORE-OFFICIAL-peridot mtdoops.fingerprint=peridot:RisingOS-5.0-FINAL-20240824-CORE-OFFICIAL-peridot bootconfig  bootinfo.pureason=0x40001 bootinfo.pdreason=0x2 msm_sharedmem.cma_already_panic=0 debug_ext.initrd_size=24116 spidev.bufsiz=16384 hwid.hwid_value=2686976 hwid.project=8 hwid.build_adc=10097 hwid.project_adc=4571 msm_drm.dsi_display0=qcom,mdss_dsi_n16t_42_02_0a_dsc_vid: msm_drm.oled_wp=01f3030003030104 msm_drm.debugpolicy=0x20 msm_drm.cell_id=AEW541U0HMBF9 rootwait ro init=/init silent_boot.mode=nonsilent log_buf_len=2M loglevel=6 console=ttynull block2mtd.block2mtd=/dev/block/sda25,2097152 mtdoops.mtddev=0 mtdoops.record_size=2097152 mtdoops.dump_oops=1 printk.always_kmsg_dump=1 mtdoops.boot_mode=0 mtdoops.boot_index=318";
		stdout-path = "/soc/qcom,qupv3_0_geni_se@ac0000/qcom,qup_uart@a94000:115200n8";
		phandle = <0x287>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x288>;

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1800000>;
			phandle = <0x144>;
		};

		cdsp_eva_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x289>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
			phandle = <0x191>;
		};

		adsp_heap_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0x15b>;
		};

		secure_cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2800000>;
			phandle = <0x1c2>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1800000>;
			phandle = <0x19e>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x3400000>;
			phandle = <0x19f>;
		};

		debug_kinfo_region {
			alloc-ranges = <0x00 0x00 0xffffffff 0xffffffff>;
			size = <0x00 0x1000>;
			no-map;
			phandle = <0x19c>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			size = <0x00 0xa400000>;
			alignment = <0x00 0x400000>;
			phandle = <0x1c3>;
		};

		ramoops_region {
			compatible = "ramoops";
			reg = <0x00 0xa7000000 0x00 0x400000>;
			console-size = <0x200000>;
			pmsg-size = <0x200000>;
			mem-type = <0x02>;
			phandle = <0x28a>;
		};

		va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			phandle = <0x159>;
		};

		gunyah_hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0xe00000>;
			phandle = <0x28b>;
		};

		cpusys_vm_region@80e00000 {
			no-map;
			reg = <0x00 0x80e00000 0x00 0x400000>;
			phandle = <0x164>;
		};

		tags_region@81200000 {
			no-map;
			reg = <0x00 0x81200000 0x00 0x4e0000>;
			phandle = <0x28c>;
		};

		dump_display_region@816e0000 {
			no-map;
			reg = <0x00 0x816e0000 0x00 0x800>;
			phandle = <0x28d>;
		};

		xbl_dtlog_region@81a00000 {
			no-map;
			reg = <0x00 0x81a00000 0x00 0x40000>;
			phandle = <0x28e>;
		};

		xbl_ramdump_region@84a00000 {
			no-map;
			reg = <0x00 0x84a00000 0x00 0x200000>;
			phandle = <0x28f>;
		};

		aop_image_region@81c00000 {
			no-map;
			reg = <0x00 0x81c00000 0x00 0x60000>;
			phandle = <0x290>;
		};

		aop_cmd_db_region@81c60000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x81c60000 0x00 0x20000>;
			phandle = <0x291>;
		};

		aop_config_region@81c80000 {
			no-map;
			reg = <0x00 0x81c80000 0x00 0x20000>;
			phandle = <0x292>;
		};

		tme_crash_dump_region@81ca0000 {
			no-map;
			reg = <0x00 0x81ca0000 0x00 0x40000>;
			phandle = <0x293>;
		};

		tme_log_region@81ce0000 {
			no-map;
			reg = <0x00 0x81ce0000 0x00 0x4000>;
			phandle = <0x294>;
		};

		uefi_log_region@81ce4000 {
			no-map;
			reg = <0x00 0x81ce4000 0x00 0x10000>;
			phandle = <0x295>;
		};

		chipinfo_region@81cf4000 {
			no-map;
			reg = <0x00 0x81cf4000 0x00 0x1000>;
			phandle = <0x165>;
		};

		secdata_apss_region@81cff000 {
			no-map;
			reg = <0x00 0x81cff000 0x00 0x1000>;
			phandle = <0x296>;
		};

		smem_region@81d00000 {
			compatible = "qcom,smem";
			reg = <0x00 0x81d00000 0x00 0x200000>;
			hwlocks = <0x02 0x03>;
			no-map;
			phandle = <0x297>;
		};

		adsp_mhi_region@81f00000 {
			no-map;
			reg = <0x00 0x81f00000 0x00 0x20000>;
			phandle = <0x298>;
		};

		pvm_fw_region@824a0000 {
			no-map;
			reg = <0x00 0x824a0000 0x00 0x100000>;
			phandle = <0x299>;
		};

		hyp_mem_database_region@825a0000 {
			no-map;
			reg = <0x00 0x825a0000 0x00 0x60000>;
			phandle = <0x29a>;
		};

		global_sync_region@82600000 {
			no-map;
			reg = <0x00 0x82600000 0x00 0x100000>;
			phandle = <0x198>;
		};

		tz_stat_region@82700000 {
			no-map;
			reg = <0x00 0x82700000 0x00 0x100000>;
			phandle = <0x29b>;
		};

		qdss_apps_region@82800000 {
			compatible = "shared-dma-pool";
			reg = <0x00 0x82800000 0x00 0x2000000>;
			reusable;
			phandle = <0x126>;
		};

		dsm_partition_1_region@86b00000 {
			no-map;
			reg = <0x00 0x86b00000 0x00 0x3700000>;
			phandle = <0x192>;
		};

		mpss_region@8bc00000 {
			no-map;
			reg = <0x00 0x8bc00000 0x00 0xcd00000>;
			phandle = <0x18f>;
		};

		q6_mpss_dtb_region@98900000 {
			no-map;
			reg = <0x00 0x98900000 0x00 0x80000>;
			phandle = <0x190>;
		};

		ipa_fw_region@98980000 {
			no-map;
			reg = <0x00 0x98980000 0x00 0x10000>;
			phandle = <0x29c>;
		};

		ipa_gsi_region@98990000 {
			no-map;
			reg = <0x00 0x98990000 0x00 0xa000>;
			phandle = <0x29d>;
		};

		gpu_microcode_region@9899a000 {
			no-map;
			reg = <0x00 0x9899a000 0x00 0x2000>;
			phandle = <0x29e>;
		};

		video_region@9899c000 {
			no-map;
			reg = <0x00 0x9899c000 0x00 0x800000>;
			phandle = <0x29f>;
		};

		cvp_region@9919c000 {
			no-map;
			reg = <0x00 0x9919c000 0x00 0x700000>;
			phandle = <0x2a0>;
		};

		cdsp_region@99900000 {
			no-map;
			reg = <0x00 0x99900000 0x00 0x1400000>;
			phandle = <0x196>;
		};

		q6_cdsp_dtb_region@9ad00000 {
			no-map;
			reg = <0x00 0x9ad00000 0x00 0x80000>;
			phandle = <0x197>;
		};

		camera_region@9b300000 {
			no-map;
			reg = <0x00 0x9b300000 0x00 0x800000>;
			phandle = <0x2a1>;
		};

		wpss_region@9bb00000 {
			no-map;
			reg = <0x00 0x9bb00000 0x00 0x1900000>;
			phandle = <0x181>;
		};

		adspslpi_region@9d400000 {
			no-map;
			reg = <0x00 0x9d400000 0x00 0x3800000>;
			phandle = <0x18a>;
		};

		q6_adsp_dtb_region@a0c00000 {
			no-map;
			reg = <0x00 0xa0c00000 0x00 0x80000>;
			phandle = <0x18b>;
		};

		wlan_msa_region@a6400000 {
			no-map;
			reg = <0x00 0xa6400000 0x00 0xc00000>;
			phandle = <0x2a2>;
		};

		xbl_sc_region@d8000000 {
			no-map;
			reg = <0x00 0xd8000000 0x00 0x40000>;
			phandle = <0x2a3>;
		};

		cpucp_fw_region@d8040000 {
			no-map;
			reg = <0x00 0xd8040000 0x00 0x1c0000>;
			phandle = <0x2a4>;
		};

		reserved_region@d8200000 {
			no-map;
			reg = <0x00 0xd8200000 0x00 0xe0000>;
			phandle = <0x2a5>;
		};

		qtee_region@d82e0000 {
			no-map;
			reg = <0x00 0xd82e0000 0x00 0x520000>;
			phandle = <0x2a6>;
		};

		tatags_region@d8800000 {
			no-map;
			reg = <0x00 0xd8800000 0x00 0x93b0000>;
			phandle = <0x2a7>;
		};

		reserved_region@e1bb0000 {
			no-map;
			reg = <0x00 0xe1bb0000 0x00 0x190000>;
			phandle = <0x2a8>;
		};

		vm_comm_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x161>;
		};

		trust_ui_vm_region@f3800000 {
			compatible = "shared-dma-pool";
			reg = <0x00 0xf3800000 0x00 0x4400000>;
			reusable;
			alignment = <0x00 0x400000>;
			phandle = <0x160>;
		};

		oem_vm_region@f7c00000 {
			compatible = "shared-dma-pool";
			reg = <0x00 0xf7c00000 0x00 0x4c00000>;
			reusable;
			alignment = <0x00 0x400000>;
			phandle = <0x169>;
		};

		llcc_lpi_region@ff800000 {
			no-map;
			reg = <0x00 0xff800000 0x00 0x380000>;
			phandle = <0x2a9>;
		};

		splash_region {
			phandle = <0x5f7>;
			label = "cont_splash_region";
			reg = <0x00 0xe3940000 0x00 0x2b00000>;
		};

		demura_region_0 {
			phandle = <0x5f8>;
			label = "demura hfc region 0";
			reg = <0x00 0x00 0x00 0x00>;
		};

		demura_region_1 {
			phandle = <0x5f9>;
			label = "demura hfc region 1";
			reg = <0x00 0x00 0x00 0x00>;
		};
	};

	ddr-regions {
		region2 = <0x09 0x80000000 0x01 0x80000000 0x00 0x00 0x00 0x08 0x00 0x400>;
		region1 = <0x08 0x80000000 0x01 0x00 0x00 0x00 0x00 0x02 0x00 0x400>;
		region0 = <0x00 0x80000000 0x00 0x80000000 0x00 0x00 0x00 0x00 0x00 0x400>;
	};

	firmware {
		phandle = <0x2aa>;

		qcom_scm {
			compatible = "qcom,scm-v1.1\0qcom,scm";
			qcom,dload-mode = <0x03 0x19000>;
			qcom,max-queues = <0x02>;
			interrupts = <0x00 0x3a2 0x01>;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};
	};

	aliases {
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@6D44000/va_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000/rx_swr_master";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000/wsa_swr_master";
		serial0 = "/soc/qcom,qupv3_0_geni_se@ac0000/qcom,qup_uart@a94000";
		hsuart0 = "/soc/qcom,qupv3_1_geni_se@8c0000/qcom,qup_uart@888000";
		mmc1 = "/soc/sdhci@8804000";
		ufshc1 = "/soc/ufshc@1d84000";
		i2c2 = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a80000";
		i2c4 = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@88c000";
		phandle = <0x2ab>;
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x06>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x08>;
			#cooling-cells = <0x02>;
			phandle = <0x1b>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x08>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x09>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0a>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x08>;
			#cooling-cells = <0x02>;
			phandle = <0x1c>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			enable-method = "psci";
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0b>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x0c>;
			#cooling-cells = <0x02>;
			phandle = <0x1d>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x0c>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			enable-method = "psci";
			cpu-idle-states = <0x0d 0x0e>;
			power-domains = <0x0f>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01>;
			capacity-dmips-mhz = <0x69a>;
			dynamic-power-coefficient = <0x11f>;
			next-level-cache = <0x10>;
			#cooling-cells = <0x02>;
			phandle = <0x1e>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x10>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			enable-method = "psci";
			cpu-idle-states = <0x0d 0x0e>;
			power-domains = <0x11>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01>;
			capacity-dmips-mhz = <0x69a>;
			dynamic-power-coefficient = <0x11f>;
			next-level-cache = <0x12>;
			#cooling-cells = <0x02>;
			phandle = <0x1f>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x12>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			enable-method = "psci";
			cpu-idle-states = <0x0d 0x0e>;
			power-domains = <0x13>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01>;
			capacity-dmips-mhz = <0x69a>;
			dynamic-power-coefficient = <0x11f>;
			next-level-cache = <0x14>;
			#cooling-cells = <0x02>;
			phandle = <0x20>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x14>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			enable-method = "psci";
			cpu-idle-states = <0x0d 0x0e>;
			power-domains = <0x15>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01>;
			capacity-dmips-mhz = <0x69a>;
			dynamic-power-coefficient = <0x11f>;
			next-level-cache = <0x16>;
			#cooling-cells = <0x02>;
			phandle = <0x21>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x16>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			enable-method = "psci";
			cpu-idle-states = <0x17 0x18>;
			power-domains = <0x19>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x02>;
			capacity-dmips-mhz = <0x733>;
			dynamic-power-coefficient = <0x298>;
			next-level-cache = <0x1a>;
			#cooling-cells = <0x02>;
			phandle = <0x22>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x09>;
				phandle = <0x1a>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1b>;
				};

				core1 {
					cpu = <0x1c>;
				};

				core2 {
					cpu = <0x1d>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x1e>;
				};

				core1 {
					cpu = <0x1f>;
				};

				core2 {
					cpu = <0x20>;
				};

				core3 {
					cpu = <0x21>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x22>;
				};
			};
		};
	};

	idle-states {
		entry-method = "psci";

		silver-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0xfa>;
			exit-latency-us = <0x384>;
			min-residency-us = <0xc80>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x04>;
		};

		silver-cluster0-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x226>;
			exit-latency-us = <0x2ee>;
			min-residency-us = <0x1a2c>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x05>;
		};

		gold-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x44c>;
			min-residency-us = <0xfab>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x0d>;
		};

		gold-cluster1-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x226>;
			exit-latency-us = <0x41a>;
			min-residency-us = <0x1f0f>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x0e>;
		};

		gold-plus-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x1c2>;
			exit-latency-us = <0x4b0>;
			min-residency-us = <0x1856>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x17>;
		};

		gold-plus-cluster3-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x1f4>;
			exit-latency-us = <0x546>;
			min-residency-us = <0x1d38>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x18>;
		};

		cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <0x2ee>;
			exit-latency-us = <0x92e>;
			min-residency-us = <0x23b8>;
			arm,psci-suspend-param = <0x41000044>;
			phandle = <0x178>;
		};

		cx-ret {
			compatible = "domain-idle-state";
			idle-state-name = "cx-ret";
			entry-latency-us = <0x619>;
			exit-latency-us = <0xaf1>;
			min-residency-us = <0x2166>;
			arm,psci-suspend-param = <0x41001344>;
			phandle = <0x179>;
		};

		cluster-e3 {
			compatible = "domain-idle-state";
			idle-state-name = "llcc-off";
			entry-latency-us = <0xaf0>;
			exit-latency-us = <0x1130>;
			min-residency-us = <0x27a6>;
			arm,psci-suspend-param = <0x4100b344>;
			phandle = <0x17a>;
		};
	};

	soc {
		interrupt-parent = <0x01>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2ac>;

		stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			atid = <0x10>;
			coresight-name = "coresight-stm";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2ad>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x24>;
						phandle = <0x109>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;
			atid = <0x28 0x29>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x25>;
						phandle = <0x2f>;
					};
				};
			};
		};

		tpdm@109a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-wpss-dsb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x8d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x26>;
						phandle = <0x89>;
					};
				};
			};
		};

		tpdm@109a1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109a1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4f>;
			coresight-name = "coresight-tpdm-wpss-cmb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x8f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x27>;
						phandle = <0x8a>;
					};
				};
			};
		};

		wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <0x03>;
			atid = <0x2c>;
			phandle = <0x91>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x28>;
						phandle = <0x8b>;
					};
				};
			};
		};

		tpdm@10b30000 {
			compatible = "qcom,coresight-dummy";
			qcom,dummy-source;
			atid = <0x1b>;
			coresight-name = "coresight-tpdm-ddr-lpi";
			phandle = <0x2ae>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x29>;
						phandle = <0x6c>;
					};
				};
			};
		};

		tpdm@10b46000 {
			compatible = "qcom,coresight-dummy";
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-lpass-lpi";
			atid = <0x1a>;
			phandle = <0x2af>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x2a>;
						phandle = <0x2d>;
					};
				};
			};
		};

		lpass_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			qcom,dummy-source;
			atid = <0x19>;
			phandle = <0x2b0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x2b>;
						phandle = <0x2c>;
					};
				};
			};
		};

		funnel@10b50000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi_1";
			phandle = <0x2b1>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x2c>;
						phandle = <0x2b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x2d>;
						phandle = <0x2a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x2e>;
						phandle = <0x30>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi_0";
			phandle = <0x2b2>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x2f>;
						phandle = <0x25>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x30>;
						phandle = <0x2e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x31>;
						phandle = <0x115>;
					};
				};
			};
		};

		tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x47>;
			phandle = <0x2b3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x32>;
						phandle = <0x10e>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x47>;
			phandle = <0x2b4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x33>;
						phandle = <0x10f>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x47>;
			phandle = <0x2b5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x34>;
						phandle = <0x110>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x47>;
			phandle = <0x2b6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x35>;
						phandle = <0x111>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x47>;
			phandle = <0x2b7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x36>;
						phandle = <0x112>;
					};
				};
			};
		};

		tpdm@10844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2b8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x37>;
						phandle = <0x92>;
					};
				};
			};
		};

		tpdm@10d20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch02";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xa7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x38>;
						phandle = <0x94>;
					};
				};
			};
		};

		tpdm@10d30000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d30000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch13";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xa9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x39>;
						phandle = <0x96>;
					};
				};
			};
		};

		tpdm@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr0";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xab>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x3a>;
						phandle = <0xa3>;
					};
				};
			};
		};

		tpdm@10d01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr1";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xad>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x3b>;
						phandle = <0xa4>;
					};
				};
			};
		};

		tpdm@10830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-video";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2b9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x3c>;
						phandle = <0x74>;
					};
				};
			};
		};

		tpdm@10c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x51>;
			phandle = <0x2ba>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x3d>;
						phandle = <0x80>;
					};
				};
			};
		};

		tpdm@10c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlmm-dsb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x51>;
			phandle = <0x2bb>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x3e>;
						phandle = <0x82>;
					};
				};
			};
		};

		tpdm@10c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlmm_cmb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x51>;
			phandle = <0x2bc>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x3f>;
						phandle = <0x83>;
					};
				};
			};
		};

		tpdm@10c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-cx";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xcc>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x40>;
						phandle = <0xc8>;
					};
				};
			};
		};

		tpdm@10c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c39000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-mxc";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xce>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x41>;
						phandle = <0xc9>;
					};
				};
			};
		};

		tpdm@10c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-rdpm-mxa";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0xd0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x42>;
						phandle = <0xca>;
					};
				};
			};
		};

		tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x72>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x43>;
						phandle = <0x6f>;
					};
				};
			};
		};

		tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2bd>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x44>;
						phandle = <0xf8>;
					};
				};
			};
		};

		tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2be>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x45>;
						phandle = <0xf9>;
					};
				};
			};
		};

		tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2bf>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x46>;
						phandle = <0xfa>;
					};
				};
			};
		};

		tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2c0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x47>;
						phandle = <0xfb>;
					};
				};
			};
		};

		tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-ipa";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2c1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x48>;
						phandle = <0xfc>;
					};
				};
			};
		};

		tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2c2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x49>;
						phandle = <0xfd>;
					};
				};
			};
		};

		tpdm@10c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x2c3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4a>;
						phandle = <0xfe>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2c4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4b>;
						phandle = <0x105>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x41>;
			phandle = <0x2c5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4c>;
						phandle = <0x106>;
					};
				};
			};
		};

		tpdm@10d40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d40000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddrss-llcc0";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x63>;
			phandle = <0x2c6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4d>;
						phandle = <0x98>;
					};
				};
			};
		};

		tpdm@10d41000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d41000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddrss-llcc1";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x63>;
			phandle = <0x2c7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4e>;
						phandle = <0x99>;
					};
				};
			};
		};

		tpdm@10d42000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d42000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddrss-llcc2";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x63>;
			phandle = <0x2c8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x4f>;
						phandle = <0x9a>;
					};
				};
			};
		};

		tpdm@10d43000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d43000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-ddrss-llcc3";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x63>;
			phandle = <0x2c9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x50>;
						phandle = <0x9b>;
					};
				};
			};
		};

		tpdm@10c16000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c16000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-titan";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x56>;
			phandle = <0x2ca>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x51>;
						phandle = <0x76>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-prng";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x64>;
			phandle = <0x2cb>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x52>;
						phandle = <0x7a>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-tmess0";
			clocks = <0x23>;
			status = "disabled";
			clock-names = "apb_pclk";
			qcom,hw-enable-check;
			atid = <0x64>;
			phandle = <0x2cc>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x53>;
						phandle = <0x7b>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-tmess1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x64>;
			qcom,hw-enable-check;
			phandle = <0x2cd>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x54>;
						phandle = <0x7c>;
					};
				};
			};
		};

		tpdm@10980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4f>;
			phandle = <0xb8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x55>;
						phandle = <0xb4>;
					};
				};
			};
		};

		tpdm@10981000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			atid = <0x4f>;
			phandle = <0xba>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x56>;
						phandle = <0xb5>;
					};
				};
			};
		};

		tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc2";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x61>;
			phandle = <0x2ce>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x57>;
						phandle = <0x66>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-dl-north-dsb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x61>;
			phandle = <0x2cf>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x58>;
						phandle = <0x67>;
					};
				};
			};
		};

		tpdm@10ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-dl-north-cmb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x61>;
			phandle = <0x2d0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x59>;
						phandle = <0x68>;
					};
				};
			};
		};

		tpdm@10c23000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c23000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ufs";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4b>;
			phandle = <0x2d1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5a>;
						phandle = <0x65>;
					};
				};
			};
		};

		tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south-dsb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4b>;
			phandle = <0x2d2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5b>;
						phandle = <0xd1>;
					};
				};
			};
		};

		tpdm@109c1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south-cmb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4b>;
			phandle = <0x2d3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5c>;
						phandle = <0xd2>;
					};
				};
			};
		};

		tpdm@138a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x42>;
			phandle = <0x2d4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5d>;
						phandle = <0xe6>;
					};
				};
			};
		};

		tpdm@138b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x42>;
			phandle = <0x2d5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5e>;
						phandle = <0xe7>;
					};
				};
			};
		};

		tpdm@138c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-ext";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x42>;
			phandle = <0x2d6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x5f>;
						phandle = <0xe8>;
					};
				};
			};
		};

		tpdm@13860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x42>;
			phandle = <0x2d7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x60>;
						phandle = <0xe9>;
					};
				};
			};
		};

		tpdm@13862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13862000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss2";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x42>;
			phandle = <0x2d8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x61>;
						phandle = <0xea>;
					};
				};
			};
		};

		tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x43>;
			phandle = <0x2d9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x62>;
						phandle = <0xd9>;
					};
				};
			};
		};

		tpdm@10801000 {
			compatible = "qcom,coresight-dummy";
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-modem-1";
			atid = <0x43>;
			phandle = <0x2da>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x63>;
						phandle = <0xda>;
					};
				};
			};
		};

		tpdm@1080d000 {
			compatible = "qcom,coresight-dummy";
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-modem-rscc";
			atid = <0x62>;
			phandle = <0x2db>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x64>;
						phandle = <0xe0>;
					};
				};
			};
		};

		tpda@10ac3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10ac3000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-north";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2dc>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x65>;
						phandle = <0x5a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x66>;
						phandle = <0x57>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x67>;
						phandle = <0x58>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x68>;
						phandle = <0x59>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x69>;
						phandle = <0x6a>;
					};
				};
			};
		};

		funnel@10ac4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10ac4000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2dd>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6a>;
						phandle = <0x69>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6b>;
						phandle = <0x87>;
					};
				};
			};
		};

		funnel@10b33000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ddr_lpi";
			phandle = <0x2de>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6c>;
						phandle = <0x29>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6d>;
						phandle = <0x114>;
					};
				};
			};
		};

		funnel@10963000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10963000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2df>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x6e>;
						phandle = <0x70>;
					};
				};
			};

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x464>;
						remote-endpoint = <0x465>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						phandle = <0x463>;
						remote-endpoint = <0x466>;
					};
				};
			};
		};

		funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e0>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6f>;
						phandle = <0x43>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x70>;
						phandle = <0x6e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x71>;
						source = <0x72>;
						phandle = <0xf7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x73>;
						phandle = <0x102>;
					};
				};
			};
		};

		funnel@10832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e1>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x74>;
						phandle = <0x3c>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x75>;
						phandle = <0x81>;
					};
				};
			};
		};

		tpda@10c17000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c17000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x56>;
			qcom,cmb-elem-size = <0x00 0x40>;
			coresight-name = "coresight-tpda-titan";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e2>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x76>;
						phandle = <0x51>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x77>;
						phandle = <0x78>;
					};
				};
			};
		};

		funnel@10c14000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c14000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";
			coresight-name = "coresight-funnel-titan";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e3>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x78>;
						phandle = <0x77>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x79>;
						phandle = <0x86>;
					};
				};
			};
		};

		tpda@10cc4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc4000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x64>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x40>;
			coresight-name = "coresight-tpda-tmess";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e4>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x7a>;
						phandle = <0x52>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x7b>;
						phandle = <0x53>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x7c>;
						phandle = <0x54>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x7d>;
						phandle = <0x7e>;
					};
				};
			};
		};

		funnel@10cc5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc5000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e5>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x7e>;
						phandle = <0x7d>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x7f>;
						phandle = <0x13f>;
					};
				};
			};
		};

		tpda@10c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c0b000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x51>;
			qcom,cmb-elem-size = <0x05 0x20>;
			coresight-name = "coresight-tpda-dlmm";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e6>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x80>;
						phandle = <0x3d>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x81>;
						phandle = <0x75>;
					};
				};

				port@26 {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x82>;
						phandle = <0x3e>;
					};
				};

				port@27 {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x83>;
						phandle = <0x3f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x84>;
						phandle = <0x85>;
					};
				};
			};
		};

		funnel@10c0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c0c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlmm";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e7>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x85>;
						phandle = <0x84>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x86>;
						phandle = <0x79>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x87>;
						phandle = <0x6b>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x88>;
						phandle = <0x103>;
					};
				};
			};
		};

		funnel@109a3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109a3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e8>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x89>;
						phandle = <0x26>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x8a>;
						phandle = <0x27>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x8b>;
						phandle = <0x28>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x8c>;
						source = <0x8d>;
						phandle = <0xbc>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x8e>;
						source = <0x8f>;
						phandle = <0xbd>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x90>;
						source = <0x91>;
						phandle = <0xc4>;
					};
				};
			};
		};

		funnel@10846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2e9>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x92>;
						phandle = <0x37>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x93>;
						phandle = <0xef>;
					};
				};
			};
		};

		funnel@10d22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch02";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2ea>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x94>;
						phandle = <0x38>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x95>;
						phandle = <0xa1>;
					};
				};
			};
		};

		funnel@10d32000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d32000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch13";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2eb>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x96>;
						phandle = <0x39>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x97>;
						phandle = <0xa2>;
					};
				};
			};
		};

		tpda@10d09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <0x63>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x20 0x03 0x20>;
			reg = <0x10d09000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llcc";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2ec>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x98>;
						phandle = <0x4d>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x99>;
						phandle = <0x4e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x9a>;
						phandle = <0x4f>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x9b>;
						phandle = <0x50>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x9c>;
						phandle = <0x9e>;
					};
				};
			};
		};

		gladiator {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-gladiator";
			qcom,dummy-source;
			atid = <0x60>;
			phandle = <0x2ed>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x9d>;
						phandle = <0x9f>;
					};
				};
			};
		};

		funnel@10d0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d0a000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2ee>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x9e>;
						phandle = <0x9c>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x9f>;
						phandle = <0x9d>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xa0>;
						phandle = <0xa5>;
					};
				};
			};
		};

		funnel@10d03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d03000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl0";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2ef>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xa1>;
						phandle = <0x95>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xa2>;
						phandle = <0x97>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xa3>;
						phandle = <0x3a>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xa4>;
						phandle = <0x3b>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xa5>;
						phandle = <0xa0>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xa6>;
						source = <0xa7>;
						phandle = <0xf0>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xa8>;
						source = <0xa9>;
						phandle = <0xf1>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xaa>;
						source = <0xab>;
						phandle = <0xf2>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xac>;
						source = <0xad>;
						phandle = <0xf3>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xae>;
						phandle = <0x101>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;
			atid = <0x26 0x27>;
			phandle = <0x2f0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xaf>;
						phandle = <0xb2>;
					};
				};
			};
		};

		tpdm@109b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct1-dsb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4f>;
			phandle = <0x2f1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb0>;
						phandle = <0xc0>;
					};
				};
			};
		};

		tpdm@109b1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109b1000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct1-cmb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			atid = <0x4f>;
			phandle = <0x2f2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb1>;
						phandle = <0xc1>;
					};
				};
			};
		};

		funnel@10984000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10984000 0x1000 0x10983000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			qcom,duplicate-funnel;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f3>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xb2>;
						phandle = <0xaf>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb3>;
						phandle = <0xb6>;
					};
				};
			};
		};

		funnel@10983000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10983000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f4>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xb4>;
						phandle = <0x55>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xb5>;
						phandle = <0x56>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xb6>;
						phandle = <0xb3>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xb7>;
						source = <0xb8>;
						phandle = <0xbe>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xb9>;
						source = <0xba>;
						phandle = <0xbf>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xbb>;
						phandle = <0xc5>;
					};
				};
			};
		};

		tpda@109b3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <0x4f>;
			qcom,dsb-elem-size = <0x05 0x20 0x0f 0x20 0x1a 0x20>;
			qcom,cmb-elem-size = <0x06 0x20 0x10 0x20 0x1b 0x20>;
			reg = <0x109b3000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-center1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f5>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xbc>;
						phandle = <0x8c>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xbd>;
						phandle = <0x8e>;
					};
				};

				port@15 {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0xbe>;
						phandle = <0xb7>;
					};
				};

				port@16 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0xbf>;
						phandle = <0xb9>;
					};
				};

				port@26 {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0xc0>;
						phandle = <0xb0>;
					};
				};

				port@27 {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0xc1>;
						phandle = <0xb1>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xc2>;
						phandle = <0xc3>;
					};
				};
			};
		};

		funnel@109b4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109b4000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-center1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f6>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xc3>;
						phandle = <0xc2>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xc4>;
						phandle = <0x90>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xc5>;
						phandle = <0xbb>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xc6>;
						phandle = <0x104>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xc7>;
						phandle = <0x13d>;
					};
				};
			};
		};

		funnel@10c3b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c3b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_west";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f7>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xc8>;
						phandle = <0x40>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xc9>;
						phandle = <0x41>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xca>;
						phandle = <0x42>;
					};
				};
			};

			out-ports {

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xcb>;
						source = <0xcc>;
						phandle = <0xf4>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xcd>;
						source = <0xce>;
						phandle = <0xf5>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xcf>;
						source = <0xd0>;
						phandle = <0xf6>;
					};
				};
			};
		};

		tpda@109c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x109c3000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4b>;
			qcom,dsb-elem-size = <0x03 0x20>;
			qcom,cmb-elem-size = <0x04 0x20>;
			coresight-name = "coresight-tpda-dl_south";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f8>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xd1>;
						phandle = <0x5b>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xd2>;
						phandle = <0x5c>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd3>;
						phandle = <0xd4>;
					};
				};
			};
		};

		funnel@109c4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109c4000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_south";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2f9>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd4>;
						phandle = <0xd3>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd5>;
						phandle = <0x13e>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;
			qcom,secure-component;
			atid = <0x24 0x25>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd6>;
						phandle = <0xdc>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;
			atid = <0x27>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd7>;
						phandle = <0xe3>;
					};
				};
			};
		};

		modem_diag {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			atid = <0x32>;
			phandle = <0x2fa>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd8>;
						phandle = <0xdf>;
					};
				};
			};
		};

		tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			coresight-name = "coresight-tpda-modem";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2fb>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xd9>;
						phandle = <0x62>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xda>;
						phandle = <0x63>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdb>;
						phandle = <0xe2>;
					};
				};
			};
		};

		funnel@1080f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080f000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x2fc>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xdc>;
						phandle = <0xd6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0xde>;
					};
				};
			};
		};

		funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2fd>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xde>;
						phandle = <0xdd>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xdf>;
						phandle = <0xd8>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xe0>;
						phandle = <0x64>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe1>;
						phandle = <0xe4>;
					};
				};
			};
		};

		funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_dl";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2fe>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe2>;
						phandle = <0xdb>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xe3>;
						phandle = <0xd7>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xe4>;
						phandle = <0xe1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe5>;
						phandle = <0x141>;
					};
				};
			};
		};

		tpda@13864000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x13864000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x02 0x20 0x08 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x06 0x40>;
			coresight-name = "coresight-tpda-apss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x2ff>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe6>;
						phandle = <0x5d>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xe7>;
						phandle = <0x5e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xe8>;
						phandle = <0x5f>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xe9>;
						phandle = <0x60>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0xea>;
						phandle = <0x61>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xeb>;
						phandle = <0xec>;
					};
				};
			};
		};

		funnel@13810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x300>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xec>;
						phandle = <0xeb>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xed>;
						phandle = <0x134>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xee>;
						phandle = <0x140>;
					};
				};
			};
		};

		tpda@10c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2c000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x00 0x20 0x04 0x20 0x05 0x20 0x06 0x20 0x16 0x20 0x17 0x20 0x1d 0x20>;
			qcom,cmb-elem-size = <0x07 0x40 0x0d 0x40 0x0e 0x40 0x0f 0x40 0x15 0x40 0x18 0x20 0x1a 0x40 0x1e 0x40>;
			coresight-name = "coresight-tpda-dl_center";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x301>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xef>;
						phandle = <0x93>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xf0>;
						phandle = <0xa6>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xf1>;
						phandle = <0xa8>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xf2>;
						phandle = <0xaa>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xf3>;
						phandle = <0xac>;
					};
				};

				port@13 {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0xf4>;
						phandle = <0xcb>;
					};
				};

				port@14 {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0xf5>;
						phandle = <0xcd>;
					};
				};

				port@15 {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0xf6>;
						phandle = <0xcf>;
					};
				};

				port@19 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0x71>;
					};
				};

				port@21 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0x44>;
					};
				};

				port@22 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0x45>;
					};
				};

				port@23 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0x46>;
					};
				};

				port@24 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0x47>;
					};
				};

				port@26 {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0x48>;
					};
				};

				port@29 {
					reg = <0x1d>;

					endpoint {
						remote-endpoint = <0xfd>;
						phandle = <0x49>;
					};
				};

				port@30 {
					reg = <0x1e>;

					endpoint {
						remote-endpoint = <0xfe>;
						phandle = <0x4a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0x100>;
					};
				};
			};
		};

		funnel@10c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_center";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x302>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0xff>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0xae>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x102>;
						phandle = <0x73>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0x88>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0xc6>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x41>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20>;
			coresight-name = "coresight-tpda-qdss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x303>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0x4b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0x4c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0x108>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x304>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x107>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x24>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x10b>;
					};
				};
			};
		};

		funnel@10045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qdss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x305>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x10a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x142>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x117>;
					};
				};
			};
		};

		tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			coresight-name = "coresight-tpda-aoss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x306>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x32>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x33>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x34>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x35>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x36>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x116>;
					};
				};
			};
		};

		funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x307>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x6d>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x31>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x113>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0x10d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x119>;
					};
				};
			};
		};

		tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x308>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x118>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x11b>;
					};
				};
			};
		};

		replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x309>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x11a>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x11e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x143>;
					};
				};
			};
		};

		replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x30a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x11c>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x120>;
					};
				};
			};
		};

		replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x30b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x11f>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0x12a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0x123>;
					};
				};
			};
		};

		dummy_replicator {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-replicator-dummy";
			qcom,dummy-link;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x122>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x128>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x12b>;
					};
				};
			};
		};

		tmc_modem {
			compatible = "qcom,coresight-secure-etr";
			coresight-name = "coresight-modem-etr1";
			real-name = "coresight-tmc-etr1";
			qdss,support-remote-etm = <0x02>;
			memory-region = <0x126>;
			qdss,buffer-size = <0x2000000>;
			qcom,secure-component;
			coresight-csr = <0x127>;
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x30c>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x124>;
					};
				};
			};
		};

		tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000>;
			reg-names = "tmc-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x129 0x4e0 0x20 0x129 0x4c0 0x20>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			qcom,sw-usb;
			dma-coherent;
			coresight-name = "coresight-tmc-etr";
			coresight-csr = <0x127>;
			csr-atid-offset = <0xf8>;
			csr-irqctrl-offset = <0x6c>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x30d>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x121>;
					};
				};
			};
		};

		tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <0x129 0x500 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			coresight-csr = <0x127>;
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			memory-region = <0x126>;
			interrupts = <0x00 0x10d 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x30e>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x125>;
					};
				};
			};
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x127>;
		};

		csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 0x6c>;
			reg-names = "csr-base\0msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x30f>;
		};

		ete0 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1b>;
			coresight-name = "coresight-ete0";
			qcom,skip-power-up;
			atid = <0x01>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x135>;
					};
				};
			};
		};

		ete1 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1c>;
			coresight-name = "coresight-ete1";
			qcom,skip-power-up;
			atid = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0x136>;
					};
				};
			};
		};

		ete2 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1d>;
			coresight-name = "coresight-ete2";
			qcom,skip-power-up;
			atid = <0x03>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0x137>;
					};
				};
			};
		};

		ete3 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1e>;
			coresight-name = "coresight-ete3";
			qcom,skip-power-up;
			atid = <0x04>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x138>;
					};
				};
			};
		};

		ete4 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1f>;
			coresight-name = "coresight-ete4";
			qcom,skip-power-up;
			atid = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x139>;
					};
				};
			};
		};

		ete5 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x20>;
			coresight-name = "coresight-ete5";
			qcom,skip-power-up;
			atid = <0x06>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x13a>;
					};
				};
			};
		};

		ete6 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x21>;
			coresight-name = "coresight-ete6";
			qcom,skip-power-up;
			atid = <0x07>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x13b>;
					};
				};
			};
		};

		ete7 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x22>;
			coresight-name = "coresight-ete7";
			qcom,skip-power-up;
			atid = <0x08>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x13c>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0xed>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x12c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x12d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x12e>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x12f>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x130>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x131>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x132>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x133>;
					};
				};
			};
		};

		funnel@10042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x310>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0xc7>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0xd5>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x7f>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0xee>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0xe5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x10c>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x311>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x11d>;
					};
				};
			};
		};

		cti@10010000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qdss_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x312>;
		};

		cti@10c2a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x313>;
		};

		cti@10c0a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c0a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dlmm_cti0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x314>;
		};

		cti@10d02000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d02000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x315>;
		};

		cti@10d08000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d08000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x316>;
		};

		cti@10d21000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x317>;
		};

		cti@10d31000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d31000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x318>;
		};

		cti@10d11000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d11000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddrss_shrm2";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x319>;
		};

		cti@10b31000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b31000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl2_lpi";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x31a>;
		};

		cti@10845000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10845000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x31b>;
		};

		cti@10b41000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b41000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti1";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x31c>;
		};

		cti@10b51000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b51000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti3";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x31d>;
		};

		cti@10b42000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b42000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_ssc_sdc";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x31e>;
		};

		cti@10b4b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b4b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x31f>;
		};

		cti@138e0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x138e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x320>;
		};

		cti@138f0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x138f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x321>;
		};

		cti@13900000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x13900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x322>;
		};

		cti@1382b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1382b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_cti";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x323>;
		};

		cti@1382e000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1382e000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_sifive_cti";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x324>;
		};

		cti@13863000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x13863000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x325>;
		};

		cti@10961000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10961000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_isdb_cti";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x326>;
		};

		cti@10962000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10962000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_cortex_m3";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x327>;
		};

		cti@10901000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10901000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_dl";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x328>;
		};

		cti@10831000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10831000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-iris_dl_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x329>;
		};

		cti@10c61000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c61000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x32a>;
		};

		cti@10982000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10982000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x32b>;
		};

		cti@10c15000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c15000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-camera_dl";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x32c>;
		};

		cti@10b00000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x32d>;
		};

		cti@10b21000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-aop_rvss";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x32e>;
		};

		cti@1080b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x32f>;
		};

		cti@10813000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10813000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vq6_cti";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x330>;
		};

		cti@10802000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10802000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-modem_tp_cti";
			qcom,extended_cti;
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x331>;
		};

		cti@10cc2000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_0";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x332>;
		};

		cti@10cc3000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_1";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x333>;
		};

		cti@10cd1000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cpu";
			status = "disabled";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x334>;
		};

		tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x335>;
		};

		tgu@10b0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x09>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-spmi0";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x336>;
		};

		tgu@10b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x09>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-spmi1";
			clocks = <0x23>;
			clock-names = "apb_pclk";
			phandle = <0x337>;
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10086000 0x12000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			phandle = <0x338>;

			link_list_0 {
				qcom,curr-link-list = <0x06>;
				qcom,data-sink = "sram";
				qcom,ap-qad-override;
				qcom,link-list = <0x00 0x17421000 0x02 0x00 0x00 0x68c020c 0x02 0x00 0x00 0x68c0228 0x03 0x00 0x00 0x68c0248 0x03 0x00 0x00 0x68c0268 0x03 0x00 0x00 0x68c0288 0x03 0x00 0x00 0x68c02a8 0x03 0x00 0x00 0x68c0404 0x02 0x00 0x00 0x720020c 0x02 0x00 0x00 0x7200228 0x03 0x00 0x00 0x7200248 0x03 0x00 0x00 0x7200268 0x03 0x00 0x00 0x7200288 0x03 0x00 0x00 0x72002a8 0x03 0x00 0x00 0x68c0110 0x01 0x00 0x00 0x68c011c 0x01 0x00 0x00 0x68c0208 0x01 0x00 0x00 0x7200208 0x01 0x00 0x00 0x320a4110 0x01 0x00 0x00 0x320a411c 0x01 0x00 0x00 0x320a4208 0x02 0x00 0x00 0x320a4228 0x03 0x00 0x00 0x320a4248 0x03 0x00 0x00 0x320a4268 0x03 0x00 0x00 0x320a4288 0x03 0x00 0x00 0x320a42a8 0x03 0x00 0x00 0x320a4400 0x03 0x00 0x00 0x32302028 0x01 0x00 0x00 0x323c0208 0x03 0x00 0x00 0x323c0228 0x03 0x00 0x00 0x323c0248 0x03 0x00 0x00 0x323c0268 0x03 0x00 0x00 0x323c0288 0x03 0x00 0x00 0x323c02a8 0x03 0x00 0x00 0x323c0400 0x03 0x00 0x00 0x4080304 0x01 0x00 0x00 0x4082028 0x01 0x00 0x00 0x4140110 0x01 0x00 0x00 0x414011c 0x01 0x00 0x00 0x4140208 0x03 0x00 0x00 0x4140228 0x03 0x00 0x00 0x4140248 0x03 0x00 0x00 0x4140268 0x03 0x00 0x00 0x4140288 0x03 0x00 0x00 0x41402a8 0x03 0x00 0x00 0x4140400 0x03 0x00 0x00 0x4200208 0x03 0x00 0x00 0x4200228 0x03 0x00 0x00 0x4200248 0x03 0x00 0x00 0x4200268 0x03 0x00 0x00 0x4200288 0x03 0x00 0x00 0x42002a8 0x03 0x00 0x00 0x4200400 0x03 0x00 0x00 0x8a00304 0x01 0x00 0x00 0x8a02028 0x01 0x00 0x00 0x8ac011c 0x01 0x00 0x00 0x8ac0208 0x03 0x00 0x00 0x8ac0228 0x03 0x00 0x00 0x8ac0248 0x03 0x00 0x00 0x8ac0268 0x03 0x00 0x00 0x8ac0288 0x03 0x00 0x00 0x8ac02ac 0x02 0x00 0x00 0x8ac02a8 0x01 0x00 0x00 0x8ac0400 0x03 0x00 0x00 0x8b00110 0x01 0x00 0x00 0x6e0a100 0x01 0x00 0x00 0x6e0a0ac 0x01 0x00 0x00 0x6e0a0b0 0x01 0x00 0x00 0x6e21104 0x01 0x00 0x00 0x6e21108 0x01 0x00 0x00 0x6e212ac 0x01 0x00 0x00 0x6e212b0 0x01 0x00 0x00 0x6e21300 0x01 0x00 0x00 0x6e0a000 0x01 0x00 0x00 0x7402048 0x01 0x00 0x00 0x7402040 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600274 0x01 0x00 0x00 0x17600530 0x01 0x00 0x00 0x1760051c 0x01 0x00 0x00 0x17600524 0x01 0x00 0x00 0x1760052c 0x01 0x00 0x00 0x17600518 0x01 0x00 0x00 0x17600520 0x01 0x00 0x00 0x17600528 0x01 0x00 0x00 0x17600404 0x04 0x00 0x00 0x1760041c 0x04 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x221c209c 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17b90810 0x03 0x00 0x00 0x17b90c50 0x03 0x00 0x00 0x17b93a04 0x02 0x00 0x00 0x17ba0810 0x03 0x00 0x00 0x17ba0c50 0x03 0x00 0x00 0x17ba3a04 0x02 0x00 0x00 0x17b93000 0x50 0x00 0x00 0x17ba3000 0x50 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a94030 0x01 0x00 0x00 0x17a9408c 0x01 0x00 0x01 0x17a9409c 0x78 0x00 0x01 0x17a9409c 0x00 0x00 0x01 0x17a94048 0x01 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x01 0x17a94048 0x1d 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x00 0x17a90030 0x01 0x00 0x00 0x17a9008c 0x01 0x00 0x01 0x17a9009c 0x78 0x00 0x01 0x17a9009c 0x00 0x00 0x01 0x17a90048 0x01 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x01 0x17a90048 0x1d 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x00 0x17a92030 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a96030 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x17d98024 0x01 0x00 0x00 0x13822000 0x01 0x01 0x00 0x221c20a4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x24183040 0x01 0x00 0x00 0x24183048 0x01 0x00 0x00 0x24102010 0x01 0x00 0x00 0x24102020 0x06 0x00 0x00 0x24102410 0x01 0x00 0x00 0x24102420 0x06 0x00 0x00 0x24142010 0x01 0x00 0x00 0x24142020 0x06 0x00 0x00 0x24142410 0x01 0x00 0x00 0x24142420 0x06 0x00 0x00 0x24182010 0x01 0x00 0x00 0x24182020 0x06 0x00 0x00 0x24182410 0x01 0x00 0x00 0x24182420 0x06 0x00 0x00 0x24102810 0x01 0x00 0x00 0x24102820 0x01 0x00 0x00 0x24102828 0x02 0x00 0x00 0x24102c10 0x01 0x00 0x00 0x24102c20 0x01 0x00 0x00 0x24102c28 0x02 0x00 0x00 0x24142810 0x01 0x00 0x00 0x24142820 0x01 0x00 0x00 0x24142828 0x02 0x00 0x00 0x24142c10 0x01 0x00 0x00 0x24142c20 0x01 0x00 0x00 0x24142c28 0x02 0x00 0x00 0x24100810 0x01 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100808 0x02 0x00 0x00 0x24100c10 0x01 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c08 0x02 0x00 0x00 0x24140810 0x01 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140808 0x02 0x00 0x00 0x24140c10 0x01 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c08 0x02 0x00 0x00 0x24180010 0x01 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180008 0x02 0x00 0x00 0x24180410 0x01 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180408 0x02 0x00 0x00 0x24101000 0x03 0x00 0x00 0x24101010 0x02 0x00 0x00 0x24101010 0x02 0x00 0x00 0x24101018 0x01 0x00 0x00 0x24101080 0x01 0x00 0x00 0x24101084 0x02 0x00 0x02 0x05 0x00 0x00 0x00 0x24101090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x24101098 0x01 0x00 0x00 0x24141000 0x01 0x00 0x00 0x24141004 0x02 0x00 0x00 0x24141010 0x02 0x00 0x00 0x24141010 0x02 0x00 0x00 0x24141018 0x01 0x00 0x00 0x24141080 0x01 0x00 0x00 0x24141084 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x24141090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x24141098 0x01 0x00 0x00 0x24181000 0x01 0x00 0x00 0x24181004 0x02 0x00 0x00 0x24181010 0x02 0x00 0x00 0x24181010 0x02 0x00 0x00 0x24181018 0x01 0x00 0x00 0x24181080 0x01 0x00 0x00 0x24181084 0x02 0x00 0x02 0x0b 0x00 0x00 0x00 0x24181090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x24181098 0x01 0x00 0x00 0x24131010 0x01 0x00 0x00 0x24133010 0x01 0x00 0x00 0x24135010 0x01 0x00 0x00 0x24137010 0x01 0x00 0x00 0x24138010 0x01 0x00 0x00 0x24139010 0x01 0x00 0x00 0x24171010 0x01 0x00 0x00 0x24173010 0x01 0x00 0x00 0x24175010 0x01 0x00 0x00 0x24177010 0x01 0x00 0x00 0x24178010 0x01 0x00 0x00 0x24179010 0x01 0x00 0x00 0x241b1010 0x01 0x00 0x00 0x241b3010 0x01 0x00 0x00 0x241b5010 0x01 0x00 0x00 0x241b7010 0x01 0x00 0x00 0x241b9010 0x01 0x00 0x00 0x241bb010 0x01 0x00 0x00 0x241bc010 0x01 0x00 0x00 0x241bd010 0x01 0x00 0x00 0x241bf010 0x01 0x00 0x00 0x241c1010 0x01 0x00 0x00 0x241c3010 0x01 0x00 0x01 0x24100828 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24100828 0x01 0x00 0x01 0x24100c28 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24100c28 0x01 0x00 0x01 0x24140828 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24140828 0x01 0x00 0x01 0x24140c28 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24140c28 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x06 0x00 0x00 0x17810058 0x04 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x02 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x06 0x00 0x00 0x17820058 0x04 0x00 0x00 0x178200f0 0x02 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x06 0x00 0x00 0x17830058 0x04 0x00 0x00 0x178300f0 0x02 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x06 0x00 0x00 0x17840058 0x04 0x00 0x00 0x178400f0 0x02 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x06 0x00 0x00 0x17850058 0x04 0x00 0x00 0x178500f0 0x02 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x06 0x00 0x00 0x17860058 0x04 0x00 0x00 0x178600f0 0x02 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x06 0x00 0x00 0x17870058 0x04 0x00 0x00 0x178700f0 0x02 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x06 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x06 0x00 0x00 0x178b0010 0x01 0x00 0x00 0x178b0024 0x01 0x00 0x00 0x178b0038 0x06 0x00 0x00 0x178b006c 0x05 0x00 0x00 0x178b0084 0x01 0x00 0x00 0x178b00f4 0x05 0x00 0x00 0x178b0118 0x09 0x00 0x00 0x178b0158 0x05 0x00 0x00 0x178b0170 0x02 0x00 0x00 0x178b0188 0x05 0x00 0x00 0x178b01ac 0x06 0x00 0x00 0x178b01c8 0x01 0x00 0x00 0x178b0204 0x01 0x00 0x00 0x178b0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x2407701c 0x01 0x00 0x00 0x24077030 0x01 0x00 0x00 0x2408005c 0x01 0x00 0x00 0x240800c8 0x01 0x00 0x00 0x240800d4 0x01 0x00 0x00 0x240800e0 0x01 0x00 0x00 0x240800ec 0x01 0x00 0x00 0x240800f8 0x01 0x00 0x00 0x240801b4 0x01 0x00 0x00 0x240a8120 0x05 0x00 0x00 0x240a8144 0x02 0x00 0x00 0x240a81d0 0x04 0x00 0x00 0x240a81f0 0x01 0x00 0x00 0x240a81fc 0x01 0x00 0x00 0x240a8208 0x01 0x00 0x00 0x240a8214 0x01 0x00 0x00 0x240a8264 0x01 0x00 0x00 0x240a8284 0x01 0x00 0x00 0x240a82fc 0x01 0x00 0x00 0x240a8860 0x03 0x00 0x00 0x240aa034 0x03 0x00 0x00 0x240ba28c 0x01 0x00 0x00 0x240ba294 0x01 0x00 0x00 0x240ba29c 0x01 0x00 0x00 0x24185100 0x04 0x00 0x00 0x24187100 0x01 0x00 0x00 0x2418c100 0x01 0x00 0x00 0x24401e64 0x01 0x00 0x00 0x24401ea0 0x01 0x00 0x00 0x24403e64 0x01 0x00 0x00 0x24403ea0 0x01 0x00 0x00 0x2440527c 0x01 0x00 0x00 0x24405290 0x01 0x00 0x00 0x244054ec 0x01 0x00 0x00 0x244054f4 0x01 0x00 0x00 0x24405514 0x01 0x00 0x00 0x2440551c 0x01 0x00 0x00 0x24405524 0x01 0x00 0x00 0x24405548 0x01 0x00 0x00 0x24405550 0x01 0x00 0x00 0x24405558 0x01 0x00 0x00 0x244055b8 0x01 0x00 0x00 0x244055c0 0x01 0x00 0x00 0x244055ec 0x01 0x00 0x00 0x24405870 0x01 0x00 0x00 0x244058a0 0x01 0x00 0x00 0x244058a8 0x01 0x00 0x00 0x244058b0 0x01 0x00 0x00 0x244058b8 0x01 0x00 0x00 0x244058d8 0x02 0x00 0x00 0x244058f4 0x01 0x00 0x00 0x244058fc 0x01 0x00 0x00 0x24405920 0x01 0x00 0x00 0x24405928 0x01 0x00 0x00 0x24405944 0x01 0x00 0x00 0x24406604 0x01 0x00 0x00 0x2440660c 0x01 0x00 0x00 0x24440310 0x01 0x00 0x00 0x24440400 0x02 0x00 0x00 0x24440410 0x03 0x00 0x00 0x24440428 0x01 0x00 0x00 0x24440430 0x01 0x00 0x00 0x24440440 0x01 0x00 0x00 0x24440448 0x01 0x00 0x00 0x244404a0 0x01 0x00 0x00 0x244404b0 0x03 0x00 0x00 0x244404d0 0x02 0x00 0x00 0x2444341c 0x01 0x00 0x00 0x24445804 0x01 0x00 0x00 0x2444590c 0x01 0x00 0x00 0x24445a14 0x01 0x00 0x00 0x24445c1c 0x01 0x00 0x00 0x24445c38 0x01 0x00 0x00 0x24449100 0x01 0x00 0x00 0x24449110 0x01 0x00 0x00 0x24449120 0x01 0x00 0x00 0x24449180 0x02 0x00 0x00 0x24460618 0x01 0x00 0x00 0x24460684 0x01 0x00 0x00 0x2446068c 0x01 0x00 0x00 0x24481e64 0x01 0x00 0x00 0x24481ea0 0x01 0x00 0x00 0x24483e64 0x01 0x00 0x00 0x24483ea0 0x01 0x00 0x00 0x2448527c 0x01 0x00 0x00 0x24485290 0x01 0x00 0x00 0x244854ec 0x01 0x00 0x00 0x244854f4 0x01 0x00 0x00 0x24485514 0x01 0x00 0x00 0x2448551c 0x01 0x00 0x00 0x24485524 0x01 0x00 0x00 0x24485548 0x01 0x00 0x00 0x24485550 0x01 0x00 0x00 0x24485558 0x01 0x00 0x00 0x244855b8 0x01 0x00 0x00 0x244855c0 0x01 0x00 0x00 0x244855ec 0x01 0x00 0x00 0x24485870 0x01 0x00 0x00 0x244858a0 0x01 0x00 0x00 0x244858a8 0x01 0x00 0x00 0x244858b0 0x01 0x00 0x00 0x244858b8 0x01 0x00 0x00 0x244858d8 0x02 0x00 0x00 0x244858f4 0x01 0x00 0x00 0x244858fc 0x01 0x00 0x00 0x24485920 0x01 0x00 0x00 0x24485928 0x01 0x00 0x00 0x24485944 0x01 0x00 0x00 0x24486604 0x01 0x00 0x00 0x2448660c 0x01 0x00 0x00 0x244c0310 0x01 0x00 0x00 0x244c0400 0x02 0x00 0x00 0x244c0410 0x03 0x00 0x00 0x244c0428 0x01 0x00 0x00 0x244c0430 0x01 0x00 0x00 0x244c0440 0x01 0x00 0x00 0x244c0448 0x01 0x00 0x00 0x244c04a0 0x01 0x00 0x00 0x244c04b0 0x03 0x00 0x00 0x244c04d0 0x02 0x00 0x00 0x244c341c 0x01 0x00 0x00 0x244c5804 0x01 0x00 0x00 0x244c590c 0x01 0x00 0x00 0x244c5a14 0x01 0x00 0x00 0x244c5c1c 0x01 0x00 0x00 0x244c5c38 0x01 0x00 0x00 0x244c9100 0x01 0x00 0x00 0x244c9110 0x01 0x00 0x00 0x244c9120 0x01 0x00 0x00 0x244c9180 0x02 0x00 0x00 0x244e0618 0x01 0x00 0x00 0x244e0684 0x01 0x00 0x00 0x244e068c 0x01 0x00 0x00 0x24601e64 0x01 0x00 0x00 0x24601ea0 0x01 0x00 0x00 0x24603e64 0x01 0x00 0x00 0x24603ea0 0x01 0x00 0x00 0x2460527c 0x01 0x00 0x00 0x24605290 0x01 0x00 0x00 0x246054ec 0x01 0x00 0x00 0x246054f4 0x01 0x00 0x00 0x24605514 0x01 0x00 0x00 0x2460551c 0x01 0x00 0x00 0x24605524 0x01 0x00 0x00 0x24605548 0x01 0x00 0x00 0x24605550 0x01 0x00 0x00 0x24605558 0x01 0x00 0x00 0x246055b8 0x01 0x00 0x00 0x246055c0 0x01 0x00 0x00 0x246055ec 0x01 0x00 0x00 0x24605870 0x01 0x00 0x00 0x246058a0 0x01 0x00 0x00 0x246058a8 0x01 0x00 0x00 0x246058b0 0x01 0x00 0x00 0x246058b8 0x01 0x00 0x00 0x246058d8 0x02 0x00 0x00 0x246058f4 0x01 0x00 0x00 0x246058fc 0x01 0x00 0x00 0x24605920 0x01 0x00 0x00 0x24605928 0x01 0x00 0x00 0x24605944 0x01 0x00 0x00 0x24606604 0x01 0x00 0x00 0x2460660c 0x01 0x00 0x00 0x24640310 0x01 0x00 0x00 0x24640400 0x02 0x00 0x00 0x24640410 0x03 0x00 0x00 0x24640428 0x01 0x00 0x00 0x24640430 0x01 0x00 0x00 0x24640440 0x01 0x00 0x00 0x24640448 0x01 0x00 0x00 0x246404a0 0x01 0x00 0x00 0x246404b0 0x03 0x00 0x00 0x246404d0 0x02 0x00 0x00 0x2464341c 0x01 0x00 0x00 0x24645804 0x01 0x00 0x00 0x2464590c 0x01 0x00 0x00 0x24645a14 0x01 0x00 0x00 0x24645c1c 0x01 0x00 0x00 0x24645c38 0x01 0x00 0x00 0x24649100 0x01 0x00 0x00 0x24649110 0x01 0x00 0x00 0x24649120 0x01 0x00 0x00 0x24649180 0x02 0x00 0x00 0x24660618 0x01 0x00 0x00 0x24660684 0x01 0x00 0x00 0x2466068c 0x01 0x00 0x00 0x24681e64 0x01 0x00 0x00 0x24681ea0 0x01 0x00 0x00 0x24683e64 0x01 0x00 0x00 0x24683ea0 0x01 0x00 0x00 0x2468527c 0x01 0x00 0x00 0x24685290 0x01 0x00 0x00 0x246854ec 0x01 0x00 0x00 0x246854f4 0x01 0x00 0x00 0x24685514 0x01 0x00 0x00 0x2468551c 0x01 0x00 0x00 0x24685524 0x01 0x00 0x00 0x24685548 0x01 0x00 0x00 0x24685550 0x01 0x00 0x00 0x24685558 0x01 0x00 0x00 0x246855b8 0x01 0x00 0x00 0x246855c0 0x01 0x00 0x00 0x246855ec 0x01 0x00 0x00 0x24685870 0x01 0x00 0x00 0x246858a0 0x01 0x00 0x00 0x246858a8 0x01 0x00 0x00 0x246858b0 0x01 0x00 0x00 0x246858b8 0x01 0x00 0x00 0x246858d8 0x02 0x00 0x00 0x246858f4 0x01 0x00 0x00 0x246858fc 0x01 0x00 0x00 0x24685920 0x01 0x00 0x00 0x24685928 0x01 0x00 0x00 0x24685944 0x01 0x00 0x00 0x24686604 0x01 0x00 0x00 0x2468660c 0x01 0x00 0x00 0x246c0310 0x01 0x00 0x00 0x246c0400 0x02 0x00 0x00 0x246c0410 0x03 0x00 0x00 0x246c0428 0x01 0x00 0x00 0x246c0430 0x01 0x00 0x00 0x246c0440 0x01 0x00 0x00 0x246c0448 0x01 0x00 0x00 0x246c04a0 0x01 0x00 0x00 0x246c04b0 0x03 0x00 0x00 0x246c04d0 0x02 0x00 0x00 0x246c341c 0x01 0x00 0x00 0x246c5804 0x01 0x00 0x00 0x246c590c 0x01 0x00 0x00 0x246c5a14 0x01 0x00 0x00 0x246c5c1c 0x01 0x00 0x00 0x246c5c38 0x01 0x00 0x00 0x246c9100 0x01 0x00 0x00 0x246c9110 0x01 0x00 0x00 0x246c9120 0x01 0x00 0x00 0x246c9180 0x02 0x00 0x00 0x246e0618 0x01 0x00 0x00 0x246e0684 0x01 0x00 0x00 0x246e068c 0x01 0x00 0x00 0x24840310 0x01 0x00 0x00 0x24840400 0x02 0x00 0x00 0x24840410 0x03 0x00 0x00 0x24840428 0x01 0x00 0x00 0x24840430 0x01 0x00 0x00 0x24840440 0x01 0x00 0x00 0x24840448 0x01 0x00 0x00 0x248404a0 0x01 0x00 0x00 0x248404b0 0x03 0x00 0x00 0x248404d0 0x02 0x00 0x00 0x2484341c 0x01 0x00 0x00 0x24845804 0x01 0x00 0x00 0x2484590c 0x01 0x00 0x00 0x24845a14 0x01 0x00 0x00 0x24845c1c 0x01 0x00 0x00 0x24845c38 0x01 0x00 0x00 0x24849100 0x01 0x00 0x00 0x24849110 0x01 0x00 0x00 0x24849120 0x01 0x00 0x00 0x24849180 0x02 0x00 0x00 0x24860618 0x01 0x00 0x00 0x24860684 0x01 0x00 0x00 0x2486068c 0x01 0x00 0x00 0x248c0310 0x01 0x00 0x00 0x248c0400 0x02 0x00 0x00 0x248c0410 0x03 0x00 0x00 0x248c0428 0x01 0x00 0x00 0x248c0430 0x01 0x00 0x00 0x248c0440 0x01 0x00 0x00 0x248c0448 0x01 0x00 0x00 0x248c04a0 0x01 0x00 0x00 0x248c04b0 0x03 0x00 0x00 0x248c04d0 0x02 0x00 0x00 0x248c341c 0x01 0x00 0x00 0x248c5804 0x01 0x00 0x00 0x248c590c 0x01 0x00 0x00 0x248c5a14 0x01 0x00 0x00 0x248c5c1c 0x01 0x00 0x00 0x248c5c38 0x01 0x00 0x00 0x248c9100 0x01 0x00 0x00 0x248c9110 0x01 0x00 0x00 0x248c9120 0x01 0x00 0x00 0x248c9180 0x02 0x00 0x00 0x248e0618 0x01 0x00 0x00 0x248e0684 0x01 0x00 0x00 0x248e068c 0x01 0x00 0x00 0x25020348 0x01 0x00 0x00 0x25020480 0x01 0x00 0x00 0x25022400 0x01 0x00 0x00 0x25023220 0x04 0x00 0x00 0x25023308 0x01 0x00 0x00 0x25023318 0x01 0x00 0x00 0x25038100 0x01 0x00 0x00 0x2503c030 0x01 0x00 0x00 0x25042044 0x03 0x00 0x00 0x250420b0 0x01 0x00 0x00 0x25042104 0x01 0x00 0x00 0x25042114 0x01 0x00 0x00 0x25048004 0x05 0x00 0x00 0x2504c030 0x01 0x00 0x00 0x25050020 0x01 0x00 0x00 0x2506004c 0x08 0x00 0x00 0x25220348 0x01 0x00 0x00 0x25220480 0x01 0x00 0x00 0x25222400 0x01 0x00 0x00 0x25223220 0x04 0x00 0x00 0x25223308 0x01 0x00 0x00 0x25223318 0x01 0x00 0x00 0x25238100 0x01 0x00 0x00 0x2523c030 0x01 0x00 0x00 0x25242044 0x03 0x00 0x00 0x252420b0 0x01 0x00 0x00 0x25242104 0x01 0x00 0x00 0x25242114 0x01 0x00 0x00 0x25248004 0x05 0x00 0x00 0x2524c030 0x01 0x00 0x00 0x25250020 0x01 0x00 0x00 0x2526004c 0x08 0x00 0x00 0x25420348 0x01 0x00 0x00 0x25420480 0x01 0x00 0x00 0x25422400 0x01 0x00 0x00 0x25423220 0x04 0x00 0x00 0x25423308 0x01 0x00 0x00 0x25423318 0x01 0x00 0x00 0x25438100 0x01 0x00 0x00 0x2543c030 0x01 0x00 0x00 0x25442044 0x03 0x00 0x00 0x254420b0 0x01 0x00 0x00 0x25442104 0x01 0x00 0x00 0x25442114 0x01 0x00 0x00 0x25448004 0x05 0x00 0x00 0x2544c030 0x01 0x00 0x00 0x25450020 0x01 0x00 0x00 0x2546004c 0x08 0x00 0x00 0x25620348 0x01 0x00 0x00 0x25620480 0x01 0x00 0x00 0x25622400 0x01 0x00 0x00 0x25623220 0x04 0x00 0x00 0x25623308 0x01 0x00 0x00 0x25623318 0x01 0x00 0x00 0x25638100 0x01 0x00 0x00 0x2563c030 0x01 0x00 0x00 0x25642044 0x03 0x00 0x00 0x256420b0 0x01 0x00 0x00 0x25642104 0x01 0x00 0x00 0x25642114 0x01 0x00 0x00 0x25648004 0x05 0x00 0x00 0x2564c030 0x01 0x00 0x00 0x25650020 0x01 0x00 0x00 0x2566004c 0x08 0x00 0x00 0x25820348 0x01 0x00 0x00 0x25820480 0x01 0x00 0x00 0x25822400 0x01 0x00 0x00 0x25823220 0x04 0x00 0x00 0x25823308 0x01 0x00 0x00 0x25823318 0x01 0x00 0x00 0x25838100 0x01 0x00 0x00 0x2583c030 0x01 0x00 0x00 0x25842044 0x03 0x00 0x00 0x258420b0 0x01 0x00 0x00 0x25842104 0x01 0x00 0x00 0x25842114 0x01 0x00 0x00 0x25848004 0x05 0x00 0x00 0x2584c030 0x01 0x00 0x00 0x25850020 0x01 0x00 0x00 0x2586004c 0x08 0x00 0x00 0x25a20348 0x01 0x00 0x00 0x25a20480 0x01 0x00 0x00 0x25a22400 0x01 0x00 0x00 0x25a23220 0x04 0x00 0x00 0x25a23308 0x01 0x00 0x00 0x25a23318 0x01 0x00 0x00 0x25a38100 0x01 0x00 0x00 0x25a3c030 0x01 0x00 0x00 0x25a42044 0x03 0x00 0x00 0x25a420b0 0x01 0x00 0x00 0x25a42104 0x01 0x00 0x00 0x25a42114 0x01 0x00 0x00 0x25a48004 0x05 0x00 0x00 0x25a4c030 0x01 0x00 0x00 0x25a50020 0x01 0x00 0x00 0x25a6004c 0x08 0x00 0x00 0x25000004 0x01 0x00 0x00 0x25001004 0x01 0x00 0x00 0x25002004 0x01 0x00 0x00 0x25003004 0x01 0x00 0x00 0x25004004 0x01 0x00 0x00 0x25005004 0x01 0x00 0x00 0x25006004 0x01 0x00 0x00 0x25007004 0x01 0x00 0x00 0x25008004 0x01 0x00 0x00 0x25009004 0x01 0x00 0x00 0x2500a004 0x01 0x00 0x00 0x2500b004 0x01 0x00 0x00 0x2500c004 0x01 0x00 0x00 0x2500d004 0x01 0x00 0x00 0x2500e004 0x01 0x00 0x00 0x2500f004 0x01 0x00 0x00 0x25010004 0x01 0x00 0x00 0x25011004 0x01 0x00 0x00 0x25012004 0x01 0x00 0x00 0x25013004 0x01 0x00 0x00 0x25014004 0x01 0x00 0x00 0x25015004 0x01 0x00 0x00 0x25016004 0x01 0x00 0x00 0x25017004 0x01 0x00 0x00 0x25018004 0x01 0x00 0x00 0x25019004 0x01 0x00 0x00 0x2501a004 0x01 0x00 0x00 0x2501b004 0x01 0x00 0x00 0x2501c004 0x01 0x00 0x00 0x2501d004 0x01 0x00 0x00 0x2501e004 0x01 0x00 0x00 0x2501f004 0x01 0x00 0x00 0x2507601c 0x04 0x00 0x00 0x25076034 0x04 0x00 0x00 0x25076058 0x01 0x00 0x00 0x25076200 0x01 0x00 0x00 0x25077020 0x01 0x00 0x00 0x25077030 0x14 0x00 0x00 0x25077084 0x01 0x00 0x00 0x25077090 0x05 0x00 0x00 0x25077218 0x08 0x00 0x00 0x250a002c 0x01 0x00 0x00 0x250a009c 0x02 0x00 0x00 0x250a00a8 0x03 0x00 0x00 0x250a00b8 0x01 0x00 0x00 0x250a00c0 0x02 0x00 0x00 0x250a00cc 0x04 0x00 0x00 0x250a00e0 0x01 0x00 0x00 0x250a00e8 0x01 0x00 0x00 0x250a00f0 0x01 0x00 0x00 0x250a00f0 0x01 0x00 0x00 0x250a0100 0x01 0x00 0x00 0x250a0108 0x01 0x00 0x00 0x250a0110 0x01 0x00 0x00 0x250a0118 0x01 0x00 0x00 0x250a0120 0x01 0x00 0x00 0x250a0128 0x01 0x00 0x00 0x250a1010 0x01 0x00 0x00 0x250a1070 0x01 0x00 0x00 0x250a3004 0x01 0x00 0x00 0x25200004 0x01 0x00 0x00 0x25201004 0x01 0x00 0x00 0x25202004 0x01 0x00 0x00 0x25203004 0x01 0x00 0x00 0x25204004 0x01 0x00 0x00 0x25205004 0x01 0x00 0x00 0x25206004 0x01 0x00 0x00 0x25207004 0x01 0x00 0x00 0x25208004 0x01 0x00 0x00 0x25209004 0x01 0x00 0x00 0x2520a004 0x01 0x00 0x00 0x2520b004 0x01 0x00 0x00 0x2520c004 0x01 0x00 0x00 0x2520d004 0x01 0x00 0x00 0x2520e004 0x01 0x00 0x00 0x2520f004 0x01 0x00 0x00 0x25210004 0x01 0x00 0x00 0x25211004 0x01 0x00 0x00 0x25212004 0x01 0x00 0x00 0x25213004 0x01 0x00 0x00 0x25214004 0x01 0x00 0x00 0x25215004 0x01 0x00 0x00 0x25216004 0x01 0x00 0x00 0x25217004 0x01 0x00 0x00 0x25218004 0x01 0x00 0x00 0x25219004 0x01 0x00 0x00 0x2521a004 0x01 0x00 0x00 0x2521b004 0x01 0x00 0x00 0x2521c004 0x01 0x00 0x00 0x2521d004 0x01 0x00 0x00 0x2521e004 0x01 0x00 0x00 0x2521f004 0x01 0x00 0x00 0x2527601c 0x04 0x00 0x00 0x25276034 0x04 0x00 0x00 0x25276058 0x01 0x00 0x00 0x25276064 0x01 0x00 0x00 0x25276200 0x01 0x00 0x00 0x25277020 0x01 0x00 0x00 0x25277030 0x14 0x00 0x00 0x25277084 0x01 0x00 0x00 0x25277090 0x05 0x00 0x00 0x25277218 0x08 0x00 0x00 0x252a002c 0x01 0x00 0x00 0x252a009c 0x02 0x00 0x00 0x252a00a8 0x03 0x00 0x00 0x252a00b8 0x01 0x00 0x00 0x252a00c0 0x02 0x00 0x00 0x252a00cc 0x04 0x00 0x00 0x252a00e0 0x01 0x00 0x00 0x252a00e8 0x01 0x00 0x00 0x252a00f0 0x01 0x00 0x00 0x252a00f0 0x01 0x00 0x00 0x252a0100 0x01 0x00 0x00 0x252a0108 0x01 0x00 0x00 0x252a0110 0x01 0x00 0x00 0x252a0118 0x01 0x00 0x00 0x252a0120 0x01 0x00 0x00 0x252a0128 0x01 0x00 0x00 0x252a1010 0x01 0x00 0x00 0x252a1070 0x01 0x00 0x00 0x252a3004 0x01 0x00 0x00 0x25400004 0x01 0x00 0x00 0x25401004 0x01 0x00 0x00 0x25402004 0x01 0x00 0x00 0x25403004 0x01 0x00 0x00 0x25404004 0x01 0x00 0x00 0x25405004 0x01 0x00 0x00 0x25406004 0x01 0x00 0x00 0x25407004 0x01 0x00 0x00 0x25408004 0x01 0x00 0x00 0x25409004 0x01 0x00 0x00 0x2540a004 0x01 0x00 0x00 0x2540b004 0x01 0x00 0x00 0x2540c004 0x01 0x00 0x00 0x2540d004 0x01 0x00 0x00 0x2540e004 0x01 0x00 0x00 0x2540f004 0x01 0x00 0x00 0x25410004 0x01 0x00 0x00 0x25411004 0x01 0x00 0x00 0x25412004 0x01 0x00 0x00 0x25413004 0x01 0x00 0x00 0x25414004 0x01 0x00 0x00 0x25415004 0x01 0x00 0x00 0x25416004 0x01 0x00 0x00 0x25417004 0x01 0x00 0x00 0x25418004 0x01 0x00 0x00 0x25419004 0x01 0x00 0x00 0x2541a004 0x01 0x00 0x00 0x2541b004 0x01 0x00 0x00 0x2541c004 0x01 0x00 0x00 0x2541d004 0x01 0x00 0x00 0x2541e004 0x01 0x00 0x00 0x2541f004 0x01 0x00 0x00 0x2547601c 0x04 0x00 0x00 0x25476034 0x04 0x00 0x00 0x25476058 0x01 0x00 0x00 0x25476064 0x01 0x00 0x00 0x25476200 0x01 0x00 0x00 0x25477020 0x01 0x00 0x00 0x25477030 0x14 0x00 0x00 0x25477084 0x01 0x00 0x00 0x25477090 0x05 0x00 0x00 0x25477218 0x08 0x00 0x00 0x254a002c 0x01 0x00 0x00 0x254a009c 0x02 0x00 0x00 0x254a00a8 0x03 0x00 0x00 0x254a00b8 0x01 0x00 0x00 0x254a00c0 0x02 0x00 0x00 0x254a00cc 0x04 0x00 0x00 0x254a00e0 0x01 0x00 0x00 0x254a00e8 0x01 0x00 0x00 0x254a00f0 0x01 0x00 0x00 0x254a00f0 0x01 0x00 0x00 0x254a0100 0x01 0x00 0x00 0x254a0108 0x01 0x00 0x00 0x254a0110 0x01 0x00 0x00 0x254a0118 0x01 0x00 0x00 0x254a0120 0x01 0x00 0x00 0x254a0128 0x01 0x00 0x00 0x254a1010 0x01 0x00 0x00 0x254a1070 0x01 0x00 0x00 0x254a3004 0x01 0x00 0x00 0x25600004 0x01 0x00 0x00 0x25601004 0x01 0x00 0x00 0x25602004 0x01 0x00 0x00 0x25603004 0x01 0x00 0x00 0x25604004 0x01 0x00 0x00 0x25605004 0x01 0x00 0x00 0x25606004 0x01 0x00 0x00 0x25607004 0x01 0x00 0x00 0x25608004 0x01 0x00 0x00 0x25609004 0x01 0x00 0x00 0x2560a004 0x01 0x00 0x00 0x2560b004 0x01 0x00 0x00 0x2560c004 0x01 0x00 0x00 0x2560d004 0x01 0x00 0x00 0x2560e004 0x01 0x00 0x00 0x2560f004 0x01 0x00 0x00 0x25610004 0x01 0x00 0x00 0x25611004 0x01 0x00 0x00 0x25612004 0x01 0x00 0x00 0x25613004 0x01 0x00 0x00 0x25614004 0x01 0x00 0x00 0x25615004 0x01 0x00 0x00 0x25616004 0x01 0x00 0x00 0x25617004 0x01 0x00 0x00 0x25618004 0x01 0x00 0x00 0x25619004 0x01 0x00 0x00 0x2561a004 0x01 0x00 0x00 0x2561b004 0x01 0x00 0x00 0x2561c004 0x01 0x00 0x00 0x2561d004 0x01 0x00 0x00 0x2561e004 0x01 0x00 0x00 0x2561f004 0x01 0x00 0x00 0x2567601c 0x04 0x00 0x00 0x25676034 0x04 0x00 0x00 0x25676058 0x01 0x00 0x00 0x25676064 0x01 0x00 0x00 0x25676200 0x01 0x00 0x00 0x25677020 0x01 0x00 0x00 0x25677030 0x14 0x00 0x00 0x25677084 0x01 0x00 0x00 0x25677090 0x05 0x00 0x00 0x25677218 0x08 0x00 0x00 0x256a002c 0x01 0x00 0x00 0x256a009c 0x02 0x00 0x00 0x256a00a8 0x03 0x00 0x00 0x256a00b8 0x01 0x00 0x00 0x256a00c0 0x02 0x00 0x00 0x256a00cc 0x04 0x00 0x00 0x256a00e0 0x01 0x00 0x00 0x256a00e8 0x01 0x00 0x00 0x256a00f0 0x01 0x00 0x00 0x256a00f0 0x01 0x00 0x00 0x256a0100 0x01 0x00 0x00 0x256a0108 0x01 0x00 0x00 0x256a0110 0x01 0x00 0x00 0x256a0118 0x01 0x00 0x00 0x256a0120 0x01 0x00 0x00 0x256a0128 0x01 0x00 0x00 0x256a1010 0x01 0x00 0x00 0x256a1070 0x01 0x00 0x00 0x256a3004 0x01 0x00 0x00 0x25a00004 0x01 0x00 0x00 0x25a01004 0x01 0x00 0x00 0x25a02004 0x01 0x00 0x00 0x25a03004 0x01 0x00 0x00 0x25a04004 0x01 0x00 0x00 0x25a05004 0x01 0x00 0x00 0x25a06004 0x01 0x00 0x00 0x25a07004 0x01 0x00 0x00 0x25a08004 0x01 0x00 0x00 0x25a09004 0x01 0x00 0x00 0x25a0a004 0x01 0x00 0x00 0x25a0b004 0x01 0x00 0x00 0x25a0c004 0x01 0x00 0x00 0x25a0d004 0x01 0x00 0x00 0x25a0e004 0x01 0x00 0x00 0x25a0f004 0x01 0x00 0x00 0x25a10004 0x01 0x00 0x00 0x25a11004 0x01 0x00 0x00 0x25a12004 0x01 0x00 0x00 0x25a13004 0x01 0x00 0x00 0x25a14004 0x01 0x00 0x00 0x25a15004 0x01 0x00 0x00 0x25a16004 0x01 0x00 0x00 0x25a17004 0x01 0x00 0x00 0x25a18004 0x01 0x00 0x00 0x25a19004 0x01 0x00 0x00 0x25a1a004 0x01 0x00 0x00 0x25a1b004 0x01 0x00 0x00 0x25a1c004 0x01 0x00 0x00 0x25a1d004 0x01 0x00 0x00 0x25a1e004 0x01 0x00 0x00 0x25a1f004 0x01 0x00 0x00 0x25023210 0x01 0x00 0x00 0x25025000 0x01 0x00 0x00 0x25025010 0x01 0x00 0x00 0x2504002c 0x04 0x00 0x00 0x25040048 0x05 0x00 0x00 0x25040060 0x02 0x00 0x00 0x25040070 0x05 0x00 0x00 0x2507718c 0x01 0x00 0x00 0x250771b0 0x01 0x00 0x00 0x25077204 0x05 0x00 0x00 0x250a6008 0x03 0x00 0x00 0x250a7008 0x03 0x00 0x00 0x25223210 0x01 0x00 0x00 0x25225000 0x01 0x00 0x00 0x25225010 0x01 0x00 0x00 0x2524002c 0x04 0x00 0x00 0x25240048 0x05 0x00 0x00 0x25240060 0x02 0x00 0x00 0x25240070 0x05 0x00 0x00 0x2527718c 0x01 0x00 0x00 0x252771b0 0x01 0x00 0x00 0x25277204 0x05 0x00 0x00 0x252a6008 0x03 0x00 0x00 0x252a7008 0x03 0x00 0x00 0x25423210 0x01 0x00 0x00 0x25425000 0x01 0x00 0x00 0x25425010 0x01 0x00 0x00 0x2544002c 0x04 0x00 0x00 0x25440048 0x05 0x00 0x00 0x25440060 0x02 0x00 0x00 0x25440070 0x05 0x00 0x00 0x2547718c 0x01 0x00 0x00 0x254771b0 0x01 0x00 0x00 0x25477204 0x05 0x00 0x00 0x254a6008 0x03 0x00 0x00 0x254a7008 0x03 0x00 0x00 0x25623210 0x01 0x00 0x00 0x25625000 0x01 0x00 0x00 0x25625010 0x01 0x00 0x00 0x2564002c 0x04 0x00 0x00 0x25640048 0x05 0x00 0x00 0x25640060 0x02 0x00 0x00 0x25640070 0x05 0x00 0x00 0x2567718c 0x01 0x00 0x00 0x256771b0 0x01 0x00 0x00 0x25677204 0x05 0x00 0x00 0x256a6008 0x03 0x00 0x00 0x256a7008 0x03 0x00 0x00 0x250a9004 0x01 0x00 0x00 0x250a9010 0x03 0x00 0x00 0x250a9020 0x03 0x00 0x00 0x250a9030 0x03 0x00 0x00 0x250a9040 0x03 0x00 0x00 0x250a9050 0x03 0x00 0x00 0x250aa004 0x01 0x00 0x00 0x250aa010 0x03 0x00 0x00 0x250aa020 0x03 0x00 0x00 0x250aa030 0x03 0x00 0x00 0x250aa040 0x03 0x00 0x00 0x250aa050 0x03 0x00 0x00 0x250b001c 0x01 0x00 0x00 0x250b101c 0x01 0x00 0x00 0x250b201c 0x01 0x00 0x00 0x250b301c 0x01 0x00 0x00 0x250b401c 0x01 0x00 0x00 0x250b501c 0x01 0x00 0x00 0x250b601c 0x01 0x00 0x00 0x250b701c 0x01 0x00 0x00 0x250b801c 0x01 0x00 0x00 0x250b901c 0x01 0x00 0x00 0x250ba01c 0x01 0x00 0x00 0x250bb01c 0x01 0x00 0x00 0x250bc01c 0x01 0x00 0x00 0x250bd01c 0x01 0x00 0x00 0x250be01c 0x01 0x00 0x00 0x250bf01c 0x01 0x00 0x00 0x252a9004 0x01 0x00 0x00 0x252a9010 0x03 0x00 0x00 0x252a9020 0x03 0x00 0x00 0x252a9030 0x03 0x00 0x00 0x252a9040 0x03 0x00 0x00 0x252a9050 0x03 0x00 0x00 0x252aa004 0x01 0x00 0x00 0x252aa010 0x03 0x00 0x00 0x252aa020 0x03 0x00 0x00 0x252aa030 0x03 0x00 0x00 0x252aa040 0x03 0x00 0x00 0x252aa050 0x03 0x00 0x00 0x252b001c 0x01 0x00 0x00 0x252b101c 0x01 0x00 0x00 0x252b201c 0x01 0x00 0x00 0x252b301c 0x01 0x00 0x00 0x252b401c 0x01 0x00 0x00 0x252b501c 0x01 0x00 0x00 0x252b601c 0x01 0x00 0x00 0x252b701c 0x01 0x00 0x00 0x252b801c 0x01 0x00 0x00 0x252b901c 0x01 0x00 0x00 0x252ba01c 0x01 0x00 0x00 0x252bb01c 0x01 0x00 0x00 0x252bc01c 0x01 0x00 0x00 0x252bd01c 0x01 0x00 0x00 0x252be01c 0x01 0x00 0x00 0x252bf01c 0x01 0x00 0x00 0x254a9004 0x01 0x00 0x00 0x254a9010 0x03 0x00 0x00 0x254a9020 0x03 0x00 0x00 0x254a9030 0x03 0x00 0x00 0x254a9040 0x03 0x00 0x00 0x254a9050 0x03 0x00 0x00 0x254aa004 0x01 0x00 0x00 0x254aa010 0x03 0x00 0x00 0x254aa020 0x03 0x00 0x00 0x254aa030 0x03 0x00 0x00 0x254aa040 0x03 0x00 0x00 0x254aa050 0x03 0x00 0x00 0x254b001c 0x01 0x00 0x00 0x254b101c 0x01 0x00 0x00 0x254b201c 0x01 0x00 0x00 0x254b301c 0x01 0x00 0x00 0x254b401c 0x01 0x00 0x00 0x254b501c 0x01 0x00 0x00 0x254b601c 0x01 0x00 0x00 0x254b701c 0x01 0x00 0x00 0x254b801c 0x01 0x00 0x00 0x254b901c 0x01 0x00 0x00 0x254ba01c 0x01 0x00 0x00 0x254bb01c 0x01 0x00 0x00 0x254bc01c 0x01 0x00 0x00 0x254bd01c 0x01 0x00 0x00 0x254be01c 0x01 0x00 0x00 0x254bf01c 0x01 0x00 0x00 0x256a9004 0x01 0x00 0x00 0x256a9010 0x03 0x00 0x00 0x256a9020 0x03 0x00 0x00 0x256a9030 0x03 0x00 0x00 0x256a9040 0x03 0x00 0x00 0x256a9050 0x03 0x00 0x00 0x256aa004 0x01 0x00 0x00 0x256aa010 0x03 0x00 0x00 0x256aa020 0x03 0x00 0x00 0x256aa030 0x03 0x00 0x00 0x256aa040 0x03 0x00 0x00 0x256aa050 0x03 0x00 0x00 0x256b001c 0x01 0x00 0x00 0x256b101c 0x01 0x00 0x00 0x256b201c 0x01 0x00 0x00 0x256b301c 0x01 0x00 0x00 0x256b401c 0x01 0x00 0x00 0x256b501c 0x01 0x00 0x00 0x256b601c 0x01 0x00 0x00 0x256b701c 0x01 0x00 0x00 0x256b801c 0x01 0x00 0x00 0x256b901c 0x01 0x00 0x00 0x256ba01c 0x01 0x00 0x00 0x256bb01c 0x01 0x00 0x00 0x256bc01c 0x01 0x00 0x00 0x256bd01c 0x01 0x00 0x00 0x256be01c 0x01 0x00 0x00 0x256bf01c 0x01 0x00 0x00 0x258a4040 0x30 0x00 0x00 0x258b0000 0x01 0x00 0x00 0x258b005c 0x01 0x00 0x00 0x258b1000 0x01 0x00 0x00 0x258b105c 0x01 0x00 0x00 0x258b2000 0x01 0x00 0x00 0x258b205c 0x01 0x00 0x00 0x258b3000 0x01 0x00 0x00 0x258b305c 0x01 0x00 0x00 0x258b4000 0x01 0x00 0x00 0x258b405c 0x01 0x00 0x00 0x258b5000 0x01 0x00 0x00 0x258b505c 0x01 0x00 0x00 0x258b6000 0x01 0x00 0x00 0x258b605c 0x01 0x00 0x00 0x258b7000 0x01 0x00 0x00 0x258b705c 0x01 0x00 0x00 0x258b8000 0x01 0x00 0x00 0x258b805c 0x01 0x00 0x00 0x258b9000 0x01 0x00 0x00 0x258b905c 0x01 0x00 0x00 0x258ba000 0x01 0x00 0x00 0x258ba05c 0x01 0x00 0x00 0x258bb000 0x01 0x00 0x00 0x258bb05c 0x01 0x00 0x00 0x258bc000 0x01 0x00 0x00 0x258bc05c 0x01 0x00 0x00 0x258bd000 0x01 0x00 0x00 0x258bd05c 0x01 0x00 0x00 0x258be000 0x01 0x00 0x00 0x258be05c 0x01 0x00 0x00 0x258bf000 0x01 0x00 0x00 0x258bf05c 0x01 0x00 0x00 0x24405688 0x02 0x00 0x00 0x24605688 0x02 0x00 0x00 0x24485688 0x02 0x00 0x00 0x24685688 0x02 0x00 0x00 0x24407010 0x03 0x00 0x00 0x24607010 0x03 0x00 0x00 0x24487010 0x03 0x00 0x00 0x24687010 0x03 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x02 0x00 0x00 0x323c0404 0x02 0x00 0x00 0x129000 0x01 0x00 0x00 0x12903c 0x01 0x00 0x00 0x171004 0x01 0x00 0x00 0x17100c 0x06 0x00 0x00 0x17115c 0x01 0x00 0x00 0x17b000 0x01 0x00 0x00 0x17b03c 0x01 0x00 0x00 0x17c000 0x01 0x00 0x00 0x17c03c 0x01 0x00 0x00 0x17d000 0x01 0x00 0x00 0x17d03c 0x01 0x00 0x00 0x17e000 0x01 0x00 0x00 0x17e03c 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00058 0x06 0x00 0x00 0x3d0007c 0x14 0x00 0x00 0x3d000e0 0x05 0x00 0x00 0x3d00108 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00124 0x02 0x00 0x00 0x3d00130 0x01 0x00 0x00 0x3d00140 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d002b4 0x02 0x00 0x00 0x3d002c0 0x01 0x00 0x00 0x3d002d0 0x01 0x00 0x00 0x3d002e0 0x01 0x00 0x00 0x3d002f0 0x01 0x00 0x00 0x3d00300 0x01 0x00 0x00 0x3d00310 0x01 0x00 0x00 0x3d00320 0x01 0x00 0x00 0x3d00330 0x01 0x00 0x00 0x3d00340 0x01 0x00 0x00 0x3d00350 0x01 0x00 0x00 0x3d00360 0x01 0x00 0x00 0x3d00370 0x01 0x00 0x00 0x3d00380 0x01 0x00 0x00 0x3d00390 0x01 0x00 0x00 0x3d003a0 0x01 0x00 0x00 0x3d003b0 0x01 0x00 0x00 0x3d003c0 0x01 0x00 0x00 0x3d003d0 0x01 0x00 0x00 0x3d003e0 0x01 0x00 0x00 0x3d00400 0x01 0x00 0x00 0x3d00410 0x08 0x00 0x00 0x3d0043c 0x0f 0x00 0x00 0x3d004bc 0x01 0x00 0x00 0x3d00800 0x0e 0x00 0x00 0x3d00840 0x04 0x00 0x00 0x3d00854 0x29 0x00 0x00 0x3d00980 0x09 0x00 0x00 0x3d009c8 0x03 0x00 0x00 0x3d00a04 0x0d 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014d4 0x02 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d0f000 0x01 0x00 0x00 0x3d0f114 0x03 0x00 0x00 0x3d3b000 0x02 0x00 0x00 0x3d3b014 0x01 0x00 0x00 0x3d3b01c 0x01 0x00 0x00 0x3d3b028 0x01 0x00 0x00 0x3d3b0ac 0x01 0x00 0x00 0x3d3b100 0x02 0x00 0x00 0x3d3b114 0x01 0x00 0x00 0x3d3b11c 0x01 0x00 0x00 0x3d3b128 0x01 0x00 0x00 0x3d3b1ac 0x01 0x00 0x00 0x3d50000 0x15 0x00 0x00 0x3d500d0 0x01 0x00 0x00 0x3d500d8 0x01 0x00 0x00 0x3d50100 0x03 0x00 0x00 0x3d50200 0x05 0x00 0x00 0x3d50400 0x03 0x00 0x00 0x3d50450 0x01 0x00 0x00 0x3d50460 0x02 0x00 0x00 0x3d50490 0x0c 0x00 0x00 0x3d50550 0x01 0x00 0x00 0x3d50d00 0x02 0x00 0x00 0x3d50d10 0x01 0x00 0x00 0x3d50d18 0x06 0x00 0x00 0x3d50d34 0x05 0x00 0x00 0x3d7d000 0x0c 0x00 0x00 0x3d7d03c 0x03 0x00 0x00 0x3d7d400 0x01 0x00 0x00 0x3d7d41c 0x01 0x00 0x00 0x3d7d424 0x03 0x00 0x00 0x3d7e000 0x05 0x00 0x00 0x3d7e01c 0x02 0x00 0x00 0x3d7e02c 0x02 0x00 0x00 0x3d7e03c 0x01 0x00 0x00 0x3d7e044 0x01 0x00 0x00 0x3d7e04c 0x05 0x00 0x00 0x3d7e064 0x04 0x00 0x00 0x3d7e090 0x07 0x00 0x00 0x3d7e0b4 0x04 0x00 0x00 0x3d7e100 0x14 0x00 0x00 0x3d7e180 0x01 0x00 0x00 0x3d7e1c0 0x0a 0x00 0x00 0x3d7e1fc 0x01 0x00 0x00 0x3d7e220 0x02 0x00 0x00 0x3d7e300 0x02 0x00 0x00 0x3d7e30c 0x02 0x00 0x00 0x3d7e340 0x01 0x00 0x00 0x3d7e3b0 0x01 0x00 0x00 0x3d7e3c0 0x02 0x00 0x00 0x3d7e440 0x04 0x00 0x00 0x3d7e480 0x02 0x00 0x00 0x3d7e490 0x02 0x00 0x00 0x3d7e4a0 0x02 0x00 0x00 0x3d7e4b0 0x02 0x00 0x00 0x3d7e500 0x01 0x00 0x00 0x3d7e508 0x03 0x00 0x00 0x3d7e520 0x03 0x00 0x00 0x3d7e544 0x01 0x00 0x00 0x3d7e574 0x01 0x00 0x00 0x3d7e588 0x01 0x00 0x00 0x3d7e5cc 0x01 0x00 0x00 0x3d7e600 0x02 0x00 0x00 0x3d7e610 0x03 0x00 0x00 0x3d7e648 0x02 0x00 0x00 0x3d7e658 0x09 0x00 0x00 0x3d7e700 0x01 0x00 0x00 0x3d7e714 0x10 0x00 0x00 0x3d7e7c0 0x02 0x00 0x00 0x3d7e7e0 0x03 0x00 0x00 0x3d8e100 0x02 0x00 0x00 0x3d8ec00 0x02 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec14 0x0a 0x00 0x00 0x3d8ec40 0x04 0x00 0x00 0x3d8ec54 0x02 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d90000 0x0e 0x00 0x00 0x3d9003c 0x01 0x00 0x00 0x3d91000 0x0e 0x00 0x00 0x3d9103c 0x01 0x00 0x00 0x3d94000 0x02 0x00 0x00 0x3d95000 0x04 0x00 0x00 0x3d96000 0x04 0x00 0x00 0x3d97000 0x04 0x00 0x00 0x3d98000 0x04 0x00 0x00 0x3d99000 0x06 0x00 0x00 0x3d99028 0x0a 0x00 0x00 0x3d99060 0x02 0x00 0x00 0x3d9906c 0x06 0x00 0x00 0x3d99088 0x06 0x00 0x00 0x3d990c8 0x09 0x00 0x00 0x3d990f0 0x05 0x00 0x00 0x3d9910c 0x06 0x00 0x00 0x3d99134 0x02 0x00 0x00 0x3d99144 0x02 0x00 0x00 0x3d99150 0x04 0x00 0x00 0x3d99164 0x03 0x00 0x00 0x3d99180 0x09 0x00 0x00 0x3d991b4 0x03 0x00 0x00 0x3d99500 0x04 0x00 0x00 0x3d99528 0x05 0x00 0x00 0x3d99550 0x1d 0x00 0x00 0x3d99800 0x08 0x00 0x00 0x3d99828 0x01 0x00 0x00 0x3d9983c 0x01 0x00 0x00 0x3d998ac 0x01 0x00 0x00 0x3d9e000 0x01 0x00 0x00 0x3d9e040 0x05 0x00 0x00 0x3d9e080 0x05 0x00 0x00 0x3d9e0cc 0x09 0x00 0x00 0x3d9e0fc 0x02 0x00 0x00 0x3d9e118 0x02 0x00 0x00 0x3d9e134 0x01 0x00 0x00 0x17421000 0x02 0x00>;
			};

			link_list_1 {
				qcom,curr-link-list = <0x04>;
				qcom,data-sink = "sram";
				qcom,ap-qad-override;
				qcom,link-list = <0x00 0x17421000 0x02 0x00 0x00 0x6800000 0x01 0x00 0x00 0x6802028 0x01 0x00 0x00 0x68c0404 0x02 0x00 0x00 0x7200404 0x02 0x00 0x00 0x6e26000 0x01 0x00 0x00 0x6e26024 0x01 0x00 0x00 0x6e2608c 0x01 0x00 0x00 0x6e260ac 0x06 0x00 0x00 0x6e26100 0x05 0x00 0x00 0x6e26120 0x04 0x00 0x00 0x6e261ac 0x01 0x00 0x00 0x6e26504 0x01 0x00 0x00 0x1400008 0x01 0x00 0x00 0x1400010 0x01 0x00 0x00 0x1400020 0x08 0x00 0x00 0x145be40 0x01 0x00 0x00 0x145be48 0x01 0x00 0x00 0x142a010 0x01 0x00 0x00 0x142b010 0x01 0x00 0x00 0x142c010 0x01 0x00 0x00 0x1430010 0x01 0x00 0x00 0x1432010 0x01 0x00 0x00 0x1433010 0x01 0x00 0x00 0x1435010 0x01 0x00 0x00 0x145b808 0x01 0x00 0x00 0x145b818 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x145b810 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1403008 0x01 0x00 0x00 0x1403018 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x1403010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1480008 0x01 0x00 0x00 0x1480010 0x01 0x00 0x00 0x1480020 0x08 0x00 0x00 0x14dbe40 0x01 0x00 0x00 0x14dbe48 0x01 0x00 0x00 0x14a8010 0x01 0x00 0x00 0x14a9010 0x01 0x00 0x00 0x14ad010 0x01 0x00 0x00 0x14ae010 0x01 0x00 0x00 0x1482008 0x01 0x00 0x00 0x1482018 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1482010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1483008 0x01 0x00 0x00 0x1483018 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1483010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1681040 0x01 0x00 0x00 0x1681048 0x01 0x00 0x00 0x1690010 0x01 0x00 0x00 0x1698010 0x01 0x00 0x00 0x1699010 0x01 0x00 0x00 0x169c010 0x01 0x00 0x00 0x169d010 0x01 0x00 0x00 0x1682018 0x01 0x00 0x00 0x1682008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1682010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0008 0x01 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e0240 0x01 0x00 0x00 0x16e0248 0x01 0x00 0x00 0x16ec010 0x01 0x00 0x00 0x16ed010 0x01 0x00 0x00 0x16ef210 0x01 0x00 0x00 0x16f0010 0x01 0x00 0x00 0x16f9010 0x01 0x00 0x00 0x16e1018 0x01 0x00 0x00 0x16e1008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x16e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e1088 0x01 0x00 0x00 0x16e1098 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x16e1090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e1118 0x01 0x00 0x00 0x16e1108 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x16e1110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e1208 0x01 0x00 0x00 0x16e1218 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x16e1210 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1700008 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1700248 0x01 0x00 0x00 0x1712010 0x01 0x00 0x00 0x1713010 0x01 0x00 0x00 0x1715010 0x01 0x00 0x00 0x1716010 0x01 0x00 0x00 0x1717010 0x01 0x00 0x00 0x1718010 0x01 0x00 0x00 0x1701018 0x01 0x00 0x00 0x1701008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1701010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1701098 0x01 0x00 0x00 0x1701088 0x01 0x00 0x00 0x1701090 0x02 0x00 0x00 0x1701288 0x01 0x00 0x00 0x1701298 0x01 0x00 0x00 0x1701290 0x02 0x00 0x00 0x16c0008 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16c0240 0x01 0x00 0x00 0x16c0248 0x01 0x00 0x00 0x16cb010 0x01 0x00 0x00 0x16c2008 0x01 0x00 0x00 0x16c2018 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x16c2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c3008 0x01 0x00 0x00 0x16c3018 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x16c3010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1600008 0x01 0x00 0x00 0x1600010 0x01 0x00 0x00 0x1600020 0x08 0x00 0x00 0x1600240 0x05 0x00 0x00 0x1600258 0x01 0x00 0x00 0x1602018 0x01 0x00 0x00 0x1602008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1602010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602108 0x01 0x00 0x00 0x1602118 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602188 0x01 0x00 0x00 0x1602198 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602190 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602208 0x01 0x00 0x00 0x1602218 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602210 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602288 0x01 0x00 0x00 0x1602298 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602290 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602308 0x01 0x00 0x00 0x1602318 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602310 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602388 0x01 0x00 0x00 0x1602398 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602390 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500008 0x01 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500240 0x01 0x00 0x00 0x1500248 0x01 0x00 0x00 0x1500440 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1502018 0x01 0x00 0x00 0x1502008 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x1502010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502098 0x01 0x00 0x00 0x1502088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1502090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502508 0x01 0x00 0x00 0x1502518 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1502510 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x17610008 0x01 0x00 0x00 0x17610010 0x01 0x00 0x00 0x17610020 0x08 0x00 0x00 0x17610240 0x01 0x00 0x00 0x17610248 0x01 0x00 0x00 0x17612018 0x01 0x00 0x00 0x17612008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x17612010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x320c0008 0x01 0x00 0x00 0x320c0010 0x01 0x00 0x00 0x320c0020 0x08 0x00 0x00 0x320c1018 0x01 0x00 0x00 0x320c1008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x320c1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0x178b0250 0x03 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0xb200000 0x01 0x00 0x00 0xb210000 0x01 0x00 0x00 0xb220000 0x01 0x00 0x00 0xb230000 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0x17a10d3c 0x01 0x00 0x00 0x17a10d54 0x01 0x00 0x00 0x17a10d6c 0x01 0x00 0x00 0x17a10d84 0x01 0x00 0x00 0x17a10d9c 0x01 0x00 0x00 0x17a10db4 0x01 0x00 0x00 0x17a10dcc 0x01 0x00 0x00 0x17a10de4 0x01 0x00 0x00 0x17a10dfc 0x01 0x00 0x00 0x17a10e14 0x01 0x00 0x00 0x17a10e2c 0x01 0x00 0x00 0x17a10e44 0x01 0x00 0x00 0x17a10e5c 0x01 0x00 0x00 0x17a10e74 0x01 0x00 0x00 0x17a10e8c 0x01 0x00 0x00 0x17a10ea4 0x01 0x00 0x00 0x17a10fdc 0x01 0x00 0x00 0x17a10ff4 0x01 0x00 0x00 0x17a1100c 0x01 0x00 0x00 0x17a11024 0x01 0x00 0x00 0x17a1103c 0x01 0x00 0x00 0x17a11054 0x01 0x00 0x00 0x17a1106c 0x01 0x00 0x00 0x17a11084 0x01 0x00 0x00 0x17a1109c 0x01 0x00 0x00 0x17a110b4 0x01 0x00 0x00 0x17a110cc 0x01 0x00 0x00 0x17a110e4 0x01 0x00 0x00 0x17a110fc 0x01 0x00 0x00 0x17a11114 0x01 0x00 0x00 0x17a1112c 0x01 0x00 0x00 0x17a11144 0x01 0x00 0x00 0x17a1127c 0x01 0x00 0x00 0x17a11294 0x01 0x00 0x00 0x17a112ac 0x01 0x00 0x00 0x17a112c4 0x01 0x00 0x00 0x17a112dc 0x01 0x00 0x00 0x17a112f4 0x01 0x00 0x00 0x17a1130c 0x01 0x00 0x00 0x17a11324 0x01 0x00 0x00 0x17a1133c 0x01 0x00 0x00 0x17a11354 0x01 0x00 0x00 0x17a1136c 0x01 0x00 0x00 0x17a11384 0x01 0x00 0x00 0x17a1139c 0x01 0x00 0x00 0x17a113b4 0x01 0x00 0x00 0x17a113cc 0x01 0x00 0x00 0x17a113e4 0x01 0x00 0x00 0x17a1151c 0x01 0x00 0x00 0x17a11534 0x01 0x00 0x00 0x17a1154c 0x01 0x00 0x00 0x17a11564 0x01 0x00 0x00 0x17a1157c 0x01 0x00 0x00 0x17a11594 0x01 0x00 0x00 0x17a115ac 0x01 0x00 0x00 0x17a115c4 0x01 0x00 0x00 0x17a115dc 0x01 0x00 0x00 0x17a115f4 0x01 0x00 0x00 0x17a1160c 0x01 0x00 0x00 0x17a11624 0x01 0x00 0x00 0x17a1163c 0x01 0x00 0x00 0x17a11654 0x01 0x00 0x00 0x17a1166c 0x01 0x00 0x00 0x17a11684 0x01 0x00 0x00 0xc234004 0x05 0x00 0x02 0x05 0x00 0x00 0x00 0x17410000 0x06 0x00 0x00 0x17411000 0x06 0x00 0x02 0x01 0x00 0x00 0x00 0x17d10200 0x140 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x110004 0x01 0x00 0x00 0x110008 0x01 0x00 0x00 0x11003c 0x01 0x00 0x00 0x110040 0x01 0x00 0x00 0x110044 0x01 0x00 0x00 0x17603c 0x01 0x00 0x00 0x10c0000 0x04 0x00 0x00 0x10c1000 0x02 0x00 0x00 0x10c1010 0x07 0x00 0x00 0x10c1100 0x03 0x00 0x00 0x10c1110 0x05 0x00 0x00 0x10c1130 0x02 0x00 0x00 0x10c113c 0x02 0x00 0x00 0x10c1148 0x03 0x00 0x00 0x10c2000 0x01 0x00 0x00 0x10cf004 0x01 0x00 0x00 0x110018 0x07 0x00 0x00 0x11c018 0x07 0x00 0x00 0x178040 0x01 0x00 0x00 0x199014 0x07 0x00 0x00 0x19d014 0x07 0x00 0x00 0x110040 0x07 0x00 0x00 0x110064 0x01 0x00 0x00 0x110070 0x02 0x00 0x00 0x111004 0x02 0x00 0x00 0x16b018 0x03 0x00 0x00 0x16b02c 0x01 0x00 0x00 0x16b038 0x02 0x00 0x00 0x16b048 0x01 0x00 0x00 0x16b054 0x01 0x00 0x00 0x16b098 0x01 0x00 0x00 0x1c00000 0x01 0x00 0x00 0x1c00024 0x02 0x00 0x00 0x1c001b0 0x01 0x00 0x00 0x1c001b0 0x01 0x00 0x00 0x1c00224 0x01 0x00 0x00 0x1c00230 0x01 0x00 0x00 0x1c002b0 0x01 0x00 0x00 0x1c003c0 0x01 0x00 0x00 0x1c004d0 0x02 0x00 0x00 0x1c00500 0x01 0x00 0x00 0x1c00630 0x01 0x00 0x00 0x1c061c8 0x08 0x00 0x00 0x1c061f8 0x01 0x00 0x00 0x1c06214 0x01 0x00 0x00 0x1c06214 0x0b 0x00 0x00 0x1c06600 0x02 0x00 0x00 0x1c06804 0x01 0x00 0x00 0x1c06a00 0x04 0x00 0x00 0x1c06a18 0x01 0x00 0x00 0x1c06c20 0x01 0x00 0x00 0x1c07204 0x01 0x00 0x00 0x1c076d0 0x01 0x00 0x00 0x1c076dc 0x01 0x00 0x00 0x1c07734 0x0b 0x00 0x00 0x1ff1100 0x01 0x00 0x00 0x60000080 0x01 0x00 0x00 0x60000104 0x01 0x00 0x00 0x60000110 0x01 0x00 0x00 0x60000204 0x01 0x00 0x00 0x60000730 0x04 0x00 0x00 0x17421000 0x02 0x00>;
			};

			link_list_2 {
				qcom,curr-link-list = <0x02>;
				qcom,data-sink = "sram";
				qcom,ap-qad-override;
				qcom,link-list = <0x00 0xc222004 0x01 0x00 0x00 0xc228014 0x01 0x00 0x00 0xc2280e0 0x01 0x00 0x00 0xc2280ec 0x01 0x00 0x00 0xc2280a0 0x10 0x00 0x00 0xc2280e8 0x01 0x00 0x00 0xc22813c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc229014 0x01 0x00 0x00 0xc2290e0 0x01 0x00 0x00 0xc2290ec 0x01 0x00 0x00 0xc2290a0 0x10 0x00 0x00 0xc2290e8 0x01 0x00 0x00 0xc22913c 0x01 0x00 0x00 0xc224004 0x01 0x00 0x00 0xc22a014 0x01 0x00 0x00 0xc22a0e0 0x01 0x00 0x00 0xc22a0ec 0x01 0x00 0x00 0xc22a0a0 0x10 0x00 0x00 0xc22a0e8 0x01 0x00 0x00 0xc22a13c 0x01 0x00 0x00 0xec80010 0x01 0x00 0x00 0xec81000 0x01 0x00 0x00 0xec81010 0xa1 0x00 0x00 0xec81050 0x10 0x00 0x00 0xec81090 0x10 0x00 0x00 0xec810d0 0x10 0x00 0x00 0xec81110 0x10 0x00 0x00 0xec81150 0x10 0x00 0x00 0xec81550 0x01 0x00 0x00 0x17b70220 0x06 0x00 0x00 0x17b702a0 0x06 0x00 0x00 0x17b70320 0x01 0x00 0x00 0x17b704a0 0x10 0x00 0x00 0x17b70520 0x01 0x00 0x00 0x17b70524 0x01 0x00 0x00 0x17b70588 0x01 0x00 0x00 0x17b70630 0x02 0x00 0x00 0x17b70638 0x02 0x00 0x00 0x17b70640 0x02 0x00 0x00 0x17b71010 0x18 0x00 0x00 0x17b71310 0x10 0x00 0x00 0x17b71390 0x10 0x00 0x00 0x17b72090 0x08 0x00 0x00 0x17b784a0 0x0c 0x00 0x00 0x17b78520 0x01 0x00 0x00 0x17b78588 0x01 0x00 0x00 0x17b78630 0x02 0x00 0x00 0x17b78638 0x02 0x00 0x00 0x17b78640 0x02 0x00 0x00 0x17b79010 0x08 0x00 0x00 0x17b79310 0x06 0x00 0x00 0x17b79390 0x06 0x00 0x00 0x17b7a090 0x04 0x00 0x00 0x32310220 0x04 0x00 0x00 0x323102a0 0x04 0x00 0x00 0x323104a0 0x06 0x00 0x00 0x32310520 0x01 0x00 0x00 0x32310588 0x01 0x00 0x00 0x32310630 0x02 0x00 0x00 0x32310638 0x02 0x00 0x00 0x32310640 0x02 0x00 0x00 0x32311010 0x08 0x00 0x00 0x32311310 0x06 0x00 0x00 0x32311390 0x06 0x00 0x00 0x32312090 0x03 0x00 0x00 0x240e0008 0x01 0x00 0x00 0x240e0010 0x01 0x00 0x00 0x240e0020 0x08 0x00 0x00 0x240e0240 0x01 0x00 0x00 0x240e0248 0x01 0x00 0x00 0x245f0008 0x01 0x00 0x00 0x245f0010 0x01 0x00 0x00 0x245f0020 0x08 0x00 0x00 0x245f0240 0x01 0x00 0x00 0x245f0248 0x01 0x00 0x00 0x247f0008 0x01 0x00 0x00 0x247f0010 0x01 0x00 0x00 0x247f0020 0x08 0x00 0x00 0x247f0240 0x01 0x00 0x00 0x247f0248 0x01 0x00 0x00 0x24330008 0x01 0x00 0x00 0x24330010 0x01 0x00 0x00 0x24330020 0x08 0x00 0x00 0x24330240 0x01 0x00 0x00 0x24330248 0x01 0x00 0x00 0x24347040 0x01 0x00 0x00 0x24347048 0x01 0x00 0x00 0x240e1018 0x01 0x00 0x00 0x240e1008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x240e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x245f2018 0x01 0x00 0x00 0x245f2008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x245f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x247f2018 0x01 0x00 0x00 0x247f2008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x247f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x24331018 0x01 0x00 0x00 0x24331008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x24331010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x24341008 0x01 0x00 0x00 0x24341010 0x03 0x00>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x144>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			l1_icache0 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x12100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x12100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0xa00>;
				qcom,dump-id = <0x47>;
			};

			l2_cache0 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc0>;
			};

			l2_cache100 {
				qcom,dump-size = <0x90100>;
				qcom,dump-id = <0xc1>;
			};

			l2_cache200 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc2>;
			};

			l2_cache300 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc3>;
			};

			l2_cache400 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc4>;
			};

			l2_cache500 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc5>;
			};

			l2_cache600 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x340100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xa900>;
				qcom,dump-id = <0x127>;
			};

			l1dcdirty0 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x170>;
			};

			l1dcdirty100 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x171>;
			};

			l1dcmte0 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x180>;
			};

			l1dcmte100 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x181>;
			};

			l2dcmte0 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x190>;
			};

			l2dcmte100 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x191>;
			};

			l0mopca700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1a7>;
			};

			l2victim700 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e7>;
			};

			l2tldtcsp200 {
				qcom,dump-size = <0x7900>;
				qcom,dump-id = <0x202>;
			};

			l2tldtcsp300 {
				qcom,dump-size = <0x7900>;
				qcom,dump-id = <0x203>;
			};

			l2tldtcsp400 {
				qcom,dump-size = <0x7900>;
				qcom,dump-id = <0x204>;
			};

			l2tldtcsp500 {
				qcom,dump-size = <0x7900>;
				qcom,dump-id = <0x205>;
			};

			l2tldtcsp600 {
				qcom,dump-size = <0x7900>;
				qcom,dump-id = <0x206>;
			};

			l2tldtcmp200 {
				qcom,dump-size = <0x1300>;
				qcom,dump-id = <0x212>;
			};

			l2tldtcmp300 {
				qcom,dump-size = <0x1300>;
				qcom,dump-id = <0x213>;
			};

			l2tldtcmp400 {
				qcom,dump-size = <0x1300>;
				qcom,dump-id = <0x214>;
			};

			l2tldtcmp500 {
				qcom,dump-size = <0x1300>;
				qcom,dump-id = <0x215>;
			};

			l2tldtcmp600 {
				qcom,dump-size = <0x1300>;
				qcom,dump-id = <0x216>;
			};

			cpuss_reg {
				qcom,dump-size = <0x36000>;
				qcom,dump-id = <0xef>;
			};

			rpmh {
				qcom,dump-size = <0x400000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			etr1_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x105>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			osm_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x163>;
			};

			pcu_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x164>;
			};

			fsm_data {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x165>;
			};

			spr_cpu0 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f0>;
			};

			spr_cpu1 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f1>;
			};

			spr_cpu2 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f2>;
			};

			spr_cpu3 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f3>;
			};

			spr_cpu4 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f4>;
			};

			spr_cpu5 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f5>;
			};

			spr_cpu6 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f6>;
			};

			spr_cpu7 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x1f7>;
			};

			scandump_smmu {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x220>;
			};

			scandump_gpu {
				qcom,dump-size = <0x300000>;
				qcom,dump-id = <0x221>;
			};
		};

		disp_rdump_region@d5100000 {
		};

		dsi_pll_codes {
			phandle = <0x47a>;
			label = "dsi_pll_codes";
			reg = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		bamdma@6C04000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0x6c04000 0x20000 0x6c8f000 0x1000>;
			reg-names = "bam\0bam_remote_mem";
			num-channels = <0x1f>;
			interrupts = <0x00 0xa4 0x04>;
			#dma-cells = <0x01>;
			qcom,ee = <0x01>;
			qcom,num-ees = <0x02>;
			phandle = <0x145>;
		};

		slim@6C40000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x6c40000 0x2c000 0x6c8e000 0x1000>;
			reg-names = "ctrl\0slimbus_remote_mem";
			interrupts = <0x00 0xa3 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x4f0>;
			dmas = <0x145 0x03 0x145 0x04>;
			dma-names = "rx\0tx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "ok";
			phandle = <0x50e>;

			ngd@1 {
				#size-cells = <0x01>;
				#address-cells = <0x01>;
				reg = <0x01>;

				btfmslim-driver {
					phandle = <0x50f>;
					qcom,btslimrx-channels = <0x9d 0x9e>;
					qcom,btslimtx-channels = <0x9f 0xa0>;
					qcom,btslim-address = <0x00>;
					reg = <0x01 0x00>;
					compatible = "slim217,221";
				};
			};
		};

		interrupt-controller@17100000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			ranges;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			interrupts = <0x01 0x09 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x01>;

			msi-controller@17140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <0x01>;
				reg = <0x17140000 0x20000>;
				phandle = <0x1a9>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x33a>;
			always-on;
		};

		timer@17420000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x33b>;

			frame@17421000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			qcom,drv-count = <0x03>;
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			power-domains = <0x146>;
			phandle = <0x33c>;

			drv@2 {
				qcom,drv-id = <0x02>;
				qcom,tcs-offset = <0xd00>;
				phandle = <0x33d>;

				channel@0 {
					qcom,tcs-config = <0x02 0x03 0x00 0x02 0x01 0x02 0x03 0x00 0x04 0x01>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x1aa>;
				};

				clock-controller {
					compatible = "qcom,cliffs-rpmh-clk";
					#clock-cells = <0x01>;
					phandle = <0x16c>;
				};

				qcom,dcvs-fp {
					compatible = "qcom,dcvs-fp";
					qcom,ddr-bcm-name = "MC4";
					qcom,llcc-bcm-name = "SH5";
					phandle = <0x1b1>;
				};

				rpmh-regulator-cxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "cx.lvl";
					proxy-supply = <0x147>;

					regulator-pm_v6c-s1-level {
						regulator-name = "pm_v6c_s1_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x147>;
					};

					regulator-pm_v6c-s1-level-ao {
						regulator-name = "pm_v6c_s1_level_ao";
						qcom,set = <0x01>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x33e>;
					};

					regulator-pm_v6c-s1-mmcx-sup-level {
						regulator-name = "pm_v6c_s1_mmcx_sup_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x30>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x30>;
						phandle = <0x14b>;
					};
				};

				rpmh-regulator-nsplvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "nsp.lvl";

					regulator-pm_v6c-s2-level {
						regulator-name = "pm_v6c_s2_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x195>;
					};
				};

				rpmh-regulator-msslvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mss.lvl";

					regulator-pm_v6c-s4-level {
						regulator-name = "pm_v6c_s4_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x18e>;
					};
				};

				rpmh-regulator-mxclvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mxc.lvl";
					proxy-supply = <0x148>;

					regulator-pm_v6c-s6-level {
						regulator-name = "pm_v6c_s6_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x148>;
					};

					regulator-pm_v6c-s6-level-ao {
						regulator-name = "pm_v6c_s6_level_ao";
						qcom,set = <0x01>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x33f>;
					};

					regulator-pm_v6c-s6-mmcx-voter-level {
						regulator-name = "pm_v6c_s6_mmcx_voter_level";
						pm_v6c_s6_mmcx_voter_level-parent-supply = <0x149>;
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x30>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x30>;
						phandle = <0x1c5>;
					};

					regulator-pm_v6c-s6-gfx-voter-level {
						regulator-name = "pm_v6c_s6_gfx_voter_level";
						pm_v6c_s6_gfx_voter_level-parent-supply = <0x14a>;
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x30>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x30>;
						phandle = <0x1d0>;
					};
				};

				rpmh-regulator-mmcxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mmcx.lvl";
					proxy-supply = <0x149>;

					regulator-pm_v8-s6-level {
						regulator-name = "pm_v8_s6_level";
						qcom,set = <0x03>;
						pm_v8_s6_level-parent-supply = <0x14b>;
						regulator-min-microvolt = <0x38>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x149>;
					};

					regulator-pm_v8-s6-level-ao {
						regulator-name = "pm_v8_s6_level_ao";
						qcom,set = <0x01>;
						regulator-min-microvolt = <0x38>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x38>;
						phandle = <0x340>;
					};

					regulator-pm_v8-s6-level-so {
						regulator-name = "pm_v8_s6_level_so";
						qcom,set = <0x02>;
						regulator-min-microvolt = <0x38>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x38>;
					};
				};

				rpmh-regulator-mxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mx.lvl";
					proxy-supply = <0x14c>;

					regulator-pm_v8-s8-level {
						regulator-name = "pm_v8_s8_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						phandle = <0x14c>;
					};

					regulator-pm_v8-s8-level-ao {
						regulator-name = "pm_v8_s8_level_ao";
						qcom,set = <0x01>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x341>;
					};
				};

				rpmh-regulator-lcxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "lcx.lvl";

					regulator-pm_v8-l2-level {
						regulator-name = "pm_v8_l2_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x185>;
					};
				};

				rpmh-regulator-lmxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "lmx.lvl";

					regulator-pm_v6c-l2-level {
						regulator-name = "pm_v6c_l2_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x186>;
					};
				};

				rpmh-regulator-ebilvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "ebi.lvl";

					regulator-pmg1110-i-s1-level {
						regulator-name = "pmg1110_i_s1_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x342>;
					};
				};

				rpmh-regulator-gfxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "gfx.lvl";

					regulator-pmxr2230-s4-level {
						regulator-name = "pmxr2230_s4_level";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10>;
						regulator-max-microvolt = <0xffff>;
						qcom,init-voltage-level = <0x10>;
						phandle = <0x14a>;
					};
				};

				rpmh-regulator-smpe1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpe1";

					regulator-pmr735a-s1 {
						regulator-name = "pmr735a_s1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xf6950>;
						regulator-max-microvolt = <0x111700>;
						qcom,init-voltage = <0x107ac0>;
						phandle = <0x343>;
					};
				};

				rpmh-regulator-smpe2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpe2";

					regulator-pmr735a-s2 {
						regulator-name = "pmr735a_s2";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x493e0>;
						regulator-max-microvolt = <0x8b290>;
						qcom,init-voltage = <0x7a120>;
						phandle = <0x344>;
					};
				};

				rpmh-regulator-smpe3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpe3";

					regulator-pmr735a-s3 {
						regulator-name = "pmr735a_s3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x186a00>;
						regulator-max-microvolt = <0x249f00>;
						qcom,init-voltage = <0x186a00>;
						phandle = <0x345>;
					};
				};

				rpmh-regulator-smpb1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpb1";

					regulator-pmxr2230-s1 {
						regulator-name = "pmxr2230_s1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1c5200>;
						regulator-max-microvolt = <0x1f20c0>;
						qcom,init-voltage = <0x1c5200>;
						phandle = <0x346>;
					};
				};

				rpmh-regulator-smpb2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpb2";
					qcom,regulator-type = "pmic5-ftsmps";
					qcom,supported-modes = <0x01 0x04>;
					qcom,mode-threshold-currents = <0x00 0x30d40>;

					regulator-pmxr2230-s2 {
						regulator-name = "pmxr2230_s2";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x132a40>;
						regulator-max-microvolt = <0x157c00>;
						qcom,init-voltage = <0x132a40>;
						qcom,init-mode = <0x01>;
						phandle = <0x347>;
					};
				};

				rpmh-regulator-smpb3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpb3";

					regulator-pmxr2230-s3 {
						regulator-name = "pmxr2230_s3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xec540>;
						regulator-max-microvolt = <0xfde80>;
						qcom,init-voltage = <0xf03c0>;
						phandle = <0x348>;
					};
				};

				rpmh-regulator-ldob1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmxr2230-l1 {
						regulator-name = "pmxr2230_l1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-max-microvolt = <0xe9e30>;
						qcom,init-voltage = <0xd6d80>;
						qcom,init-mode = <0x04>;
						phandle = <0x349>;
					};
				};

				rpmh-regulator-ldob2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;
					proxy-supply = <0x14d>;

					regulator-pmxr2230-l2 {
						regulator-name = "pmxr2230_l2";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-max-microvolt = <0xe7ef0>;
						qcom,init-voltage = <0xd6d80>;
						qcom,init-mode = <0x04>;
						qcom,proxy-consumer-enable;
						qcom,supply-enable-load = <0x17ed0>;
						phandle = <0x14d>;
					};
				};

				rpmh-regulator-ldob3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmxr2230-l3 {
						regulator-name = "pmxr2230_l3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-max-microvolt = <0xe09c0>;
						qcom,init-voltage = <0xd6d80>;
						qcom,init-mode = <0x04>;
						phandle = <0x1d6>;
					};
				};

				rpmh-regulator-ldob4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob4";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;
					proxy-supply = <0x14e>;

					regulator-pmxr2230-l4 {
						regulator-name = "pmxr2230_l4";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x04>;
						qcom,proxy-consumer-enable;
						qcom,supply-enable-load = <0x40d8>;
						phandle = <0x14e>;
					};
				};

				rpmh-regulator-ldob5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob5";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x01 0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710 0x7530>;

					regulator-pmxr2230-l5 {
						regulator-name = "pmxr2230_l5";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x04>;
						phandle = <0x34a>;
					};
				};

				rpmh-regulator-ldob7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob7";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmxr2230-l7 {
						regulator-name = "pmxr2230_l7";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x04>;
						phandle = <0x1e0>;
					};
				};

				rpmh-regulator-ldob8 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob8";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;
					proxy-supply = <0x14f>;

					regulator-pmxr2230-l8 {
						regulator-name = "pmxr2230_l8";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x04>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x35b60>;
						phandle = <0x14f>;
					};
				};

				rpmh-regulator-ldob9 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob9";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmxr2230-l9 {
						regulator-name = "pmxr2230_l9";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xb8920>;
						regulator-max-microvolt = <0xc7380>;
						qcom,init-voltage = <0xb8920>;
						qcom,init-mode = <0x04>;
						phandle = <0x34b>;
					};
				};

				rpmh-regulator-ldob10 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob10";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmxr2230-l10 {
						regulator-name = "pmxr2230_l10";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xd36d0>;
						regulator-max-microvolt = <0xe34b8>;
						qcom,init-voltage = <0xd36d0>;
						qcom,init-mode = <0x04>;
						phandle = <0x34c>;
					};
				};

				rpmh-regulator-ldob11 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob11";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmxr2230-l11 {
						regulator-name = "pmxr2230_l11";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x04>;
						phandle = <0x34d>;
					};
				};

				rpmh-regulator-ldob12 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob12";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l12 {
						regulator-name = "pmxr2230_l12";
						qcom,set = <0x03>;
						qcom,init-mode = <0x04>;
						phandle = <0x34e>;
					};
				};

				rpmh-regulator-ldob13 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob13";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l13 {
						regulator-name = "pmxr2230_l13";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x325aa0>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = <0x325aa0>;
						qcom,init-mode = <0x04>;
						phandle = <0x34f>;
					};
				};

				rpmh-regulator-ldob14 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob14";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l14 {
						regulator-name = "pmxr2230_l14";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = <0x2932e0>;
						qcom,init-mode = <0x04>;
						phandle = <0x350>;
					};
				};

				rpmh-regulator-ldob16 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob16";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l16 {
						regulator-name = "pmxr2230_l16";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x30d400>;
						regulator-max-microvolt = <0x30d400>;
						qcom,init-voltage = <0x30d400>;
						qcom,init-mode = <0x04>;
						phandle = <0x351>;
						regulator-boot-on;
						regulator-always-on;
					};
				};

				rpmh-regulator-ldob17 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob17";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l17 {
						regulator-name = "pmxr2230_l17";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = "\0/]";
						qcom,init-mode = <0x04>;
						phandle = <0x352>;
					};
				};

				rpmh-regulator-ldob18 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob18";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l18 {
						regulator-name = "pmxr2230_l18";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1e8480>;
						regulator-max-microvolt = <0x2dc6c0>;
						qcom,init-voltage = <0x1e8480>;
						qcom,init-mode = <0x04>;
						phandle = <0x353>;
					};
				};

				rpmh-regulator-ldob19 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob19";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;
					proxy-supply = <0x150>;

					regulator-pmxr2230-l19 {
						regulator-name = "pmxr2230_l19";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x27ac40>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x2dc6c0>;
						qcom,init-mode = <0x04>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x2710>;
						phandle = <0x150>;
					};
				};

				rpmh-regulator-ldob20 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob20";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l20 {
						regulator-name = "pmxr2230_l20";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x18b820>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x18b820>;
						qcom,init-mode = <0x04>;
						phandle = <0x354>;
					};
				};

				rpmh-regulator-ldob21 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob21";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l21 {
						regulator-name = "pmxr2230_l21";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x18b820>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x18b820>;
						qcom,init-mode = <0x04>;
						phandle = <0x355>;
					};
				};

				rpmh-regulator-ldob22 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob22";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l22 {
						regulator-name = "pmxr2230_l22";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x33e140>;
						qcom,init-voltage = <0x2932e0>;
						qcom,init-mode = <0x04>;
						phandle = <0x356>;
					};
				};

				rpmh-regulator-ldob23 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldob23";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmxr2230-l23 {
						regulator-name = "pmxr2230_l23";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						qcom,init-mode = <0x04>;
						phandle = <0x357>;
					};
				};

				rpmh-regulator-bobb1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "bobb1";
					qcom,regulator-type = "pmic5-bob";
					qcom,supported-modes = <0x00 0x03 0x04>;
					qcom,mode-threshold-currents = <0x00 0xf4240 0x1e8480>;

					regulator-pmxr2230-bob1 {
						regulator-name = "pmxr2230_bob";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2de600>;
						regulator-max-microvolt = <0x3c6cc0>;
						qcom,init-voltage = "\02K";
						qcom,init-mode = <0x00>;
						phandle = <0x358>;
					};
				};

				rpmh-regulator-ldoc1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoc1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pm_v6c-l1 {
						regulator-name = "pm_v6c_l1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xdcb40>;
						regulator-max-microvolt = <0xecd10>;
						qcom,init-voltage = <0xdcb40>;
						qcom,init-mode = <0x04>;
						phandle = <0x359>;
					};
				};

				rpmh-regulator-ldoc3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoc3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;
					proxy-supply = <0x151>;

					regulator-pm_v6c-l3 {
						regulator-name = "pm_v6c_l3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x1312d0>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x04>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x30d40>;
						phandle = <0x151>;
					};
				};

				rpmh-regulator-ldod1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldod1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pm_v8-l1 {
						regulator-name = "pm_v8_l1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xd36d0>;
						regulator-max-microvolt = <0xe9e30>;
						qcom,init-voltage = <0xdea80>;
						qcom,init-mode = <0x04>;
						phandle = <0x35a>;
					};
				};

				rpmh-regulator-ldod3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldod3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;
					proxy-supply = <0x152>;

					regulator-pm_v8-l3 {
						regulator-name = "pm_v8_l3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x116520>;
						regulator-max-microvolt = <0x1339e0>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x04>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-current = <0x7918>;
						phandle = <0x152>;
					};
				};

				rpmh-regulator-ldoe1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmr735a-l1 {
						regulator-name = "pmr735a_l1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x77240>;
						regulator-max-microvolt = <0xdea80>;
						qcom,init-voltage = <0x77240>;
						qcom,init-mode = <0x04>;
						phandle = <0x35b>;
					};
				};

				rpmh-regulator-ldoe2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmr735a-l2 {
						regulator-name = "pmr735a_l2";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0xe09c0>;
						regulator-max-microvolt = <0xec928>;
						qcom,init-voltage = <0xe09c0>;
						qcom,init-mode = <0x04>;
						phandle = <0x35c>;
					};
				};

				rpmh-regulator-ldoe3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe3";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmr735a-l3 {
						regulator-name = "pmr735a_l3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x7b0c0>;
						regulator-max-microvolt = <0xd3ea0>;
						qcom,init-voltage = <0x7b0c0>;
						qcom,init-mode = <0x04>;
						phandle = <0x35d>;
					};
				};

				rpmh-regulator-ldoe4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe4";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmr735a-l4 {
						regulator-name = "pmr735a_l4";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x18b820>;
						regulator-max-microvolt = <0x1e8480>;
						qcom,init-voltage = <0x18b820>;
						qcom,init-mode = <0x04>;
						phandle = <0x35e>;
					};
				};

				rpmh-regulator-ldoe5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe5";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmr735a-l5 {
						regulator-name = "pmr735a_l5";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10c8e0>;
						regulator-max-microvolt = <0x13e5c0>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x04>;
						phandle = <0x35f>;
					};
				};

				rpmh-regulator-ldoe6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe6";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pmr735a-l6 {
						regulator-name = "pmr735a_l6";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x107ac0>;
						regulator-max-microvolt = <0x13e5c0>;
						qcom,init-voltage = <0x107ac0>;
						qcom,init-mode = <0x04>;
						phandle = <0x360>;
					};
				};

				rpmh-regulator-ldoe7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldoe7";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x2710>;

					regulator-pmr735a-l7 {
						regulator-name = "pmr735a_l7";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x18b820>;
						regulator-max-microvolt = <0x325aa0>;
						qcom,init-voltage = <0x18b820>;
						qcom,init-mode = <0x04>;
						phandle = <0x361>;
					};
				};

				rpmh-regulator-smpj1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpj1";

					regulator-pmg1110-j-s1 {
						regulator-name = "pmg1110_j_s1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x7b0c0>;
						regulator-max-microvolt = <0xd3ea0>;
						qcom,init-voltage = <0x7b0c0>;
						phandle = <0x362>;
					};
				};

				rpmh-regulator-ldom1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pm8010m-l1 {
						regulator-name = "pm8010m_l1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10d880>;
						regulator-max-microvolt = <0x10d880>;
						qcom,init-voltage = <0x10d880>;
						qcom,init-mode = <0x04>;
						phandle = <0x363>;
					};
				};

				rpmh-regulator-ldom2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pm8010m-l2 {
						regulator-name = "pm8010m_l2";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x101d00>;
						regulator-max-microvolt = <0x101d00>;
						qcom,init-voltage = <0x101d00>;
						qcom,init-mode = <0x04>;
						phandle = <0x364>;
					};
				};

				rpmh-regulator-ldom3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom3";

					regulator-pm8010m-l3 {
						regulator-name = "pm8010m_l3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x365>;
					};
				};

				rpmh-regulator-ldom4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom4";

					regulator-pm8010m-l4 {
						regulator-name = "pm8010m_l4";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x366>;
					};
				};

				rpmh-regulator-ldom6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom6";

					regulator-pm8010m-l6 {
						regulator-name = "pm8010m_l6";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x367>;
					};
				};

				rpmh-regulator-ldom7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom7";

					regulator-pm8010m-l7 {
						regulator-name = "pm8010m_l7";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x368>;
					};
				};

				rpmh-regulator-ldon1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon1";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pm8010n-l1 {
						regulator-name = "pm8010n_l1";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x10d880>;
						regulator-max-microvolt = <0x10d880>;
						qcom,init-voltage = <0x10d880>;
						qcom,init-mode = <0x04>;
						phandle = <0x369>;
					};
				};

				rpmh-regulator-ldon2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon2";
					qcom,regulator-type = "pmic5-ldo";
					qcom,supported-modes = <0x02 0x04>;
					qcom,mode-threshold-currents = <0x00 0x7530>;

					regulator-pm8010n-l2 {
						regulator-name = "pm8010n_l2";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x16f300>;
						qcom,init-voltage = <0x124f80>;
						qcom,init-mode = <0x04>;
						phandle = <0x36a>;
					};
				};

				rpmh-regulator-ldon3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon3";

					regulator-pm8010n-l3 {
						regulator-name = "pm8010n_l3";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b9680>;
						regulator-max-microvolt = <0x328980>;
						qcom,init-voltage = "\0/]";
						phandle = <0x36b>;
					};
				};

				rpmh-regulator-ldon4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon4";

					regulator-pm8010n-l4 {
						regulator-name = "pm8010n_l4";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						phandle = <0x36c>;
					};
				};

				rpmh-regulator-ldon5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon5";

					regulator-pm8010n-l5 {
						regulator-name = "pm8010n_l5";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,init-voltage = <0x1b7740>;
						phandle = <0x36d>;
					};
				};

				rpmh-regulator-ldon6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon6";

					regulator-pm8010n-l6 {
						regulator-name = "pm8010n_l6";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,init-voltage = <0x2ab980>;
						phandle = <0x36e>;
					};
				};

				rpmh-regulator-ldon7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon7";

					regulator-pm8010n-l7 {
						regulator-name = "pm8010n_l7";
						qcom,set = <0x03>;
						regulator-min-microvolt = <0x16f300>;
						regulator-max-microvolt = <0x3613c0>;
						qcom,init-voltage = <0x294280>;
						phandle = <0x36f>;
					};
				};
			};
		};

		interrupt-controller@b220000 {
			compatible = "qcom,cliffs-pdc\0qcom,pdc";
			reg = <0xb220000 0x10000 0x174000f0 0x64>;
			qcom,pdc-ranges = <0x00 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x01 0x7e 0x2cc 0x0c 0x8a 0xfb 0x05 0x8f 0xf4 0x04>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x156>;
		};

		pdc@b350000 {
			compatible = "qcom,cliffs-pcie-pdc\0qcom,pcie-pdc";
			reg = <0xb350000 0x20000>;
			phandle = <0x370>;
		};

		cache-controller@25000000 {
			label = "cache_cont";
			compatible = "qcom,cliffs-llcc\0qcom,llcc-v50";
			reg = <0x25000000 0x800000 0x25800000 0x200000>;
			reg-names = "llcc_base\0llcc_broadcast_base";
			interrupts = <0x00 0x10a 0x04>;
			cap-based-alloc-and-pwr-collapse;
			phandle = <0x371>;

			llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x23 0x00>;
				clock-names = "qdss_clk";
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x146>;
		};

		rsc@add4000 {
			label = "cam_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xadd4000 0x1000 0xadd5000 0x1000 0xadd6000 0x1000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			qcom,drv-count = <0x03>;
			qcom,hw-channel;
			interrupts = <0x00 0x170 0x04 0x00 0x171 0x04 0x00 0x172 0x04>;
			clocks = <0x153 0x47>;
			phandle = <0x372>;

			drv@0 {
				qcom,drv-id = <0x00>;
				qcom,tcs-offset = <0x520>;
				phandle = <0x373>;

				channel@0 {
					qcom,tcs-config = <0x02 0x00 0x01 0x01 0x00 0x01 0x03 0x00 0x04 0x00>;
				};

				channel@1 {
					qcom,tcs-config = <0x02 0x00 0x01 0x01 0x00 0x01 0x03 0x00 0x04 0x00>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,no-amc;
					phandle = <0x1ad>;
				};
			};

			drv@1 {
				qcom,drv-id = <0x01>;
				qcom,tcs-offset = <0x520>;
				phandle = <0x374>;

				channel@0 {
					qcom,tcs-config = <0x02 0x00 0x01 0x01 0x00 0x01 0x03 0x00 0x04 0x00>;
				};

				channel@1 {
					qcom,tcs-config = <0x02 0x00 0x01 0x01 0x00 0x01 0x03 0x00 0x04 0x00>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,no-amc;
					phandle = <0x1ae>;
				};
			};

			drv@2 {
				qcom,drv-id = <0x02>;
				qcom,tcs-offset = <0x520>;
				phandle = <0x375>;

				channel@0 {
					qcom,tcs-config = <0x02 0x00 0x01 0x01 0x00 0x01 0x03 0x00 0x04 0x00>;
				};

				channel@1 {
					qcom,tcs-config = <0x02 0x00 0x01 0x01 0x00 0x01 0x03 0x00 0x04 0x00>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,no-amc;
					phandle = <0x1af>;
				};
			};
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 0x04 0x17810054 0x04 0x17820054 0x04 0x17830054 0x04 0x17840054 0x04 0x17850054 0x04 0x17860054 0x04 0x17870054 0x04 0x178b0098 0x04 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0\0seq_lpm_cntr_cfg_cpu1\0seq_lpm_cntr_cfg_cpu2\0seq_lpm_cntr_cfg_cpu3\0seq_lpm_cntr_cfg_cpu4\0seq_lpm_cntr_cfg_cpu5\0seq_lpm_cntr_cfg_cpu6\0seq_lpm_cntr_cfg_cpu7\0l3_seq_lpm_cntr_cfg\0apss_seq_mem_base";
			num-cpus = <0x08>;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-cliffs";
			reg = <0xc320000 0x400>;
			qcom,qmp = <0x23>;
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			qcom,drv-count = <0x01>;
			interrupts = <0x00 0x81 0x04>;
			clocks = <0x154 0x46>;
			phandle = <0x376>;

			drv@0 {
				qcom,drv-id = <0x00>;
				qcom,tcs-offset = <0x1c00>;
				phandle = <0x377>;

				channel@0 {
					qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00 0x04 0x00>;
				};

				bcm_voter {
					compatible = "qcom,bcm-voter";
					qcom,tcs-wait = <0x01>;
					phandle = <0x1ac>;
				};

				sde_rsc_rpmh {
					cell-index = <0x00>;
					compatible = "qcom,sde-rsc-rpmh";
				};
			};
		};

		crm@add7000 {
			label = "cam_crm";
			compatible = "qcom,cam-crm";
			reg = <0xadd7000 0x2000 0xadd9800 0x800 0xadda000 0x2000 0xadd9000 0x800>;
			reg-names = "base\0crm_b\0crm_c\0crm_v";
			interrupts = <0x00 0x79 0x01>;
			interrupt-names = "cam_crm";
			clocks = <0x153 0x47>;
			qcom,hw-drv-ids = <0x00 0x01 0x02>;
			qcom,sw-drv-ids = <0x00>;
			phandle = <0x378>;
		};

		crm@1d01000 {
			label = "pcie_crm";
			compatible = "qcom,pcie-crm";
			reg = <0x1d01000 0x3000 0x1d04800 0x800 0x1d05000 0x2000 0x1d04000 0x800>;
			reg-names = "base\0crm_b\0crm_c\0crm_v";
			interrupts = <0x00 0xf8 0x01>;
			interrupt-names = "pcie_crm";
			clocks = <0x155>;
			qcom,hw-drv-ids = <0x00>;
			qcom,sw-drv-ids = <0x00>;
			phandle = <0x379>;
		};

		sram@c3f0000 {
			compatible = "qcom,rpmh-stats-v4";
			reg = <0xc3f0000 0x400>;
			qcom,qmp = <0x23>;
			ss-name = "modem\0adsp\0adsp_island\0cdsp\0apss\0wpss";
		};

		pinctrl@f000000 {
			compatible = "qcom,cliffs-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x156>;
			qcom,gpios-reserved = <0x08 0x09 0x0a 0x0b 0x38 0x39 0x3a 0x3b 0x3c>;
			phandle = <0x16b>;

			qupv3_se5_2uart_pins {
				phandle = <0x37a>;

				qupv3_se5_2uart_tx_active {
					phandle = <0x1d9>;

					mux {
						pins = "gpio22";
						function = "qup0_se5_l2";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_2uart_rx_active {
					phandle = <0x1da>;

					mux {
						pins = "gpio23";
						function = "qup0_se5_l3";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_2uart_sleep {
					phandle = <0x1db>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se10_4uart_pins {
				phandle = <0x37b>;

				qupv3_se10_default_cts {
					phandle = <0x23b>;

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_default_rts {
					phandle = <0x23c>;

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se10_default_tx {
					phandle = <0x23d>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_default_rx {
					phandle = <0x23e>;

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se10_cts {
					phandle = <0x23f>;

					mux {
						pins = "gpio40";
						function = "qup1_se2_l0";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_rts {
					phandle = <0x240>;

					mux {
						pins = "gpio41";
						function = "qup1_se2_l1";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se10_tx {
					phandle = <0x241>;

					mux {
						pins = "gpio42";
						function = "qup1_se2_l2";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_rx {
					phandle = <0x242>;

					mux {
						pins = "gpio43";
						function = "qup1_se2_l3";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x37c>;

				qupv3_se0_i2c_sda_active {
					phandle = <0x1dc>;

					mux {
						pins = "gpio52";
						function = "qup0_se0_l0";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se0_i2c_scl_active {
					phandle = <0x1dd>;

					mux {
						pins = "gpio53";
						function = "qup0_se0_l1";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1de>;

					mux {
						pins = "gpio52\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x37d>;

				qupv3_se0_spi_miso_active {
					phandle = <0x1e2>;

					mux {
						pins = "gpio52";
						function = "qup0_se0_l0";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_mosi_active {
					phandle = <0x1e1>;

					mux {
						pins = "gpio53";
						function = "qup0_se0_l1";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_clk_active {
					phandle = <0x1e3>;

					mux {
						pins = "gpio54";
						function = "qup0_se0_l2";
					};

					config {
						pins = "gpio54";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_cs_active {
					phandle = <0x1e4>;

					mux {
						pins = "gpio55";
						function = "qup0_se0_l3";
					};

					config {
						pins = "gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x1e5>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x37e>;

				qupv3_se1_i2c_sda_active {
					phandle = <0x1e6>;

					mux {
						pins = "gpio4";
						function = "qup0_se1_l0";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_scl_active {
					phandle = <0x1e7>;

					mux {
						pins = "gpio5";
						function = "qup0_se1_l1";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1e8>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x37f>;

				qupv3_se1_spi_miso_active {
					phandle = <0x1ea>;

					mux {
						pins = "gpio4";
						function = "qup0_se1_l0";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_mosi_active {
					phandle = <0x1e9>;

					mux {
						pins = "gpio5";
						function = "qup0_se1_l1";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_clk_active {
					phandle = <0x1eb>;

					mux {
						pins = "gpio6";
						function = "qup0_se1_l2";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_cs_active {
					phandle = <0x1ec>;

					mux {
						pins = "gpio7";
						function = "qup0_se1_l3";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x1ed>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i3c_pins {
				phandle = <0x380>;

				qupv3_se1_i3c_sda_active {
					phandle = <0x1ee>;

					mux {
						pins = "gpio4";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se1_i3c_scl_active {
					phandle = <0x1ef>;

					mux {
						pins = "gpio5";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se1_i3c_sda_sleep {
					phandle = <0x1f0>;

					mux {
						pins = "gpio4";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se1_i3c_scl_sleep {
					phandle = <0x1f1>;

					mux {
						pins = "gpio5";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se1_i3c_disable {
					phandle = <0x1f2>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x381>;

				qupv3_se2_i2c_sda_active {
					phandle = <0x1f3>;

					mux {
						pins = "gpio8";
						function = "qup0_se2_l0";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se2_i2c_scl_active {
					phandle = <0x1f4>;

					mux {
						pins = "gpio9";
						function = "qup0_se2_l1";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x1f5>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x382>;

				qupv3_se2_spi_miso_active {
					phandle = <0x1f7>;

					mux {
						pins = "gpio8";
						function = "qup0_se2_l0";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_mosi_active {
					phandle = <0x1f6>;

					mux {
						pins = "gpio9";
						function = "qup0_se2_l1";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_clk_active {
					phandle = <0x1f8>;

					mux {
						pins = "gpio10";
						function = "qup0_se2_l2";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_cs_active {
					phandle = <0x1f9>;

					mux {
						pins = "gpio11";
						function = "qup0_se2_l3";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x1fa>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x383>;

				qupv3_se3_i2c_sda_active {
					phandle = <0x1fb>;

					mux {
						pins = "gpio12";
						function = "qup0_se3_l0";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_scl_active {
					phandle = <0x1fc>;

					mux {
						pins = "gpio13";
						function = "qup0_se3_l1";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x1fd>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x384>;

				qupv3_se3_spi_miso_active {
					phandle = <0x1ff>;

					mux {
						pins = "gpio12";
						function = "qup0_se3_l0";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_mosi_active {
					phandle = <0x1fe>;

					mux {
						pins = "gpio13";
						function = "qup0_se3_l1";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_clk_active {
					phandle = <0x200>;

					mux {
						pins = "gpio14";
						function = "qup1_se3_l2";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_cs_active {
					phandle = <0x201>;

					mux {
						pins = "gpio15";
						function = "qup0_se3_l3";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x202>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x385>;

				qupv3_se4_i2c_sda_active {
					phandle = <0x203>;

					mux {
						pins = "gpio16";
						function = "qup0_se4_l0";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_scl_active {
					phandle = <0x204>;

					mux {
						pins = "gpio17";
						function = "qup0_se4_l1";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x205>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x386>;

				qupv3_se4_spi_miso_active {
					phandle = <0x207>;

					mux {
						pins = "gpio16";
						function = "qup0_se4_l0";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_mosi_active {
					phandle = <0x206>;

					mux {
						pins = "gpio17";
						function = "qup0_se4_l1";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_clk_active {
					phandle = <0x208>;

					mux {
						pins = "gpio18";
						function = "qup0_se4_l2";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_cs_active {
					phandle = <0x209>;

					mux {
						pins = "gpio19";
						function = "qup0_se4_l3";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x20a>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i3c_pins {
				phandle = <0x387>;

				qupv3_se4_i3c_sda_active {
					phandle = <0x20b>;

					mux {
						pins = "gpio16";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se4_i3c_scl_active {
					phandle = <0x20c>;

					mux {
						pins = "gpio17";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se4_i3c_sda_sleep {
					phandle = <0x20d>;

					mux {
						pins = "gpio16";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se4_i3c_scl_sleep {
					phandle = <0x20e>;

					mux {
						pins = "gpio17";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se4_i3c_disable {
					phandle = <0x20f>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x388>;

				qupv3_se6_i2c_sda_active {
					phandle = <0x210>;

					mux {
						pins = "gpio24";
						function = "qup0_se6_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_scl_active {
					phandle = <0x211>;

					mux {
						pins = "gpio25";
						function = "qup0_se6_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x212>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x389>;

				qupv3_se6_spi_miso_active {
					phandle = <0x214>;

					mux {
						pins = "gpio24";
						function = "qup0_se6_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_mosi_active {
					phandle = <0x213>;

					mux {
						pins = "gpio25";
						function = "qup0_se6_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_clk_active {
					phandle = <0x215>;

					mux {
						pins = "gpio26";
						function = "qup0_se6_l2";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_cs_active {
					phandle = <0x216>;

					mux {
						pins = "gpio27";
						function = "qup0_se6_l3";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x217>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i3c_pins {
				phandle = <0x38a>;

				qupv3_se6_i3c_sda_active {
					phandle = <0x218>;

					mux {
						pins = "gpio24";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se6_i3c_scl_active {
					phandle = <0x219>;

					mux {
						pins = "gpio25";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se6_i3c_sda_sleep {
					phandle = <0x21a>;

					mux {
						pins = "gpio24";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se6_i3c_scl_sleep {
					phandle = <0x21b>;

					mux {
						pins = "gpio25";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se6_i3c_disable {
					phandle = <0x21c>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x38b>;

				qupv3_se7_i2c_sda_active {
					phandle = <0x21d>;

					mux {
						pins = "gpio28";
						function = "qup0_se7_l0";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se7_i2c_scl_active {
					phandle = <0x21e>;

					mux {
						pins = "gpio29";
						function = "qup0_se7_l1";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x21f>;

					mux {
						pins = "gpio28\0gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x38c>;

				qupv3_se7_spi_miso_active {
					phandle = <0x221>;

					mux {
						pins = "gpio28";
						function = "qup0_se7_l0";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_mosi_active {
					phandle = <0x220>;

					mux {
						pins = "gpio29";
						function = "qup0_se7_l1";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_clk_active {
					phandle = <0x222>;

					mux {
						pins = "gpio30";
						function = "qup0_se7_l2";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_cs_active {
					phandle = <0x223>;

					mux {
						pins = "gpio31";
						function = "qup0_se7_l3";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x224>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x38d>;

				qupv3_se8_i2c_sda_active {
					phandle = <0x225>;

					mux {
						pins = "gpio0";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,apps;
					};
				};

				qupv3_se8_i2c_scl_active {
					phandle = <0x226>;

					mux {
						pins = "gpio1";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,apps;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x227>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-down;
						qcom,remote;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x38e>;

				qupv3_se8_spi_miso_active {
					phandle = <0x22a>;

					mux {
						pins = "gpio0";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_mosi_active {
					phandle = <0x229>;

					mux {
						pins = "gpio1";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_clk_active {
					phandle = <0x22b>;

					mux {
						pins = "gpio2";
						function = "qup1_se0_l2";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_cs_active {
					phandle = <0x22c>;

					mux {
						pins = "gpio3";
						function = "qup1_se0_l3";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x22d>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i3c_pins {
				phandle = <0x38f>;

				qupv3_se8_i3c_sda_active {
					phandle = <0x22e>;

					mux {
						pins = "gpio0";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_scl_active {
					phandle = <0x22f>;

					mux {
						pins = "gpio1";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_sda_sleep {
					phandle = <0x230>;

					mux {
						pins = "gpio0";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_scl_sleep {
					phandle = <0x231>;

					mux {
						pins = "gpio1";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se8_i3c_disable {
					phandle = <0x232>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x390>;

				qupv3_se9_i2c_sda_active {
					phandle = <0x233>;

					mux {
						pins = "gpio36";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_scl_active {
					phandle = <0x234>;

					mux {
						pins = "gpio37";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x235>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x391>;

				qupv3_se9_i3c_sda_active {
					phandle = <0x236>;

					mux {
						pins = "gpio36";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_scl_active {
					phandle = <0x237>;

					mux {
						pins = "gpio37";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_sda_sleep {
					phandle = <0x238>;

					mux {
						pins = "gpio36";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_scl_sleep {
					phandle = <0x239>;

					mux {
						pins = "gpio37";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_disable {
					phandle = <0x23a>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x392>;

				qupv3_se11_i2c_sda_active {
					phandle = <0x243>;

					mux {
						pins = "gpio44";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se11_i2c_scl_active {
					phandle = <0x244>;

					mux {
						pins = "gpio45";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x245>;

					mux {
						pins = "gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x393>;

				qupv3_se11_spi_miso_active {
					phandle = <0x247>;

					mux {
						pins = "gpio44";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_mosi_active {
					phandle = <0x246>;

					mux {
						pins = "gpio45";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_clk_active {
					phandle = <0x248>;

					mux {
						pins = "gpio46";
						function = "qup1_se3_l2";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_cs_active {
					phandle = <0x249>;

					mux {
						pins = "gpio47";
						function = "qup1_se3_l3";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x24a>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x394>;

				qupv3_se12_i2c_sda_active {
					phandle = <0x24b>;

					mux {
						pins = "gpio176";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio176";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_scl_active {
					phandle = <0x24c>;

					mux {
						pins = "gpio177";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio177";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x24d>;

					mux {
						pins = "gpio176\0gpio177";
						function = "gpio";
					};

					config {
						pins = "gpio176\0gpio177";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x395>;

				qupv3_se13_i2c_sda_active {
					phandle = <0x24e>;

					mux {
						pins = "gpio32";
						function = "qup1_se5_l0";
					};

					config {
						pins = "gpio32";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_scl_active {
					phandle = <0x24f>;

					mux {
						pins = "gpio33";
						function = "qup1_se5_l1";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x250>;

					mux {
						pins = "gpio32\0gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x396>;

				qupv3_se13_spi_miso_active {
					phandle = <0x252>;

					mux {
						pins = "gpio32";
						function = "qup1_se5_l0";
					};

					config {
						pins = "gpio32";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_mosi_active {
					phandle = <0x251>;

					mux {
						pins = "gpio33";
						function = "qup1_se5_l1";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_clk_active {
					phandle = <0x253>;

					mux {
						pins = "gpio34";
						function = "qup1_se5_l2";
					};

					config {
						pins = "gpio34";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_cs_active {
					phandle = <0x254>;

					mux {
						pins = "gpio35";
						function = "qup1_se5_l3";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x255>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x397>;

				qupv3_se14_i2c_sda_active {
					phandle = <0x256>;

					mux {
						pins = "gpio56";
						function = "qup1_se6_l0";
					};

					config {
						pins = "gpio56";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se14_i2c_scl_active {
					phandle = <0x257>;

					mux {
						pins = "gpio57";
						function = "qup1_se6_l1";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
						qcom,i2c_pull;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x258>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x398>;

				qupv3_se14_spi_miso_active {
					phandle = <0x25a>;

					mux {
						pins = "gpio56";
						function = "qup1_se6_l0";
					};

					config {
						pins = "gpio56";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_mosi_active {
					phandle = <0x259>;

					mux {
						pins = "gpio57";
						function = "qup1_se6_l1";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_clk_active {
					phandle = <0x25b>;

					mux {
						pins = "gpio58";
						function = "qup1_se6_l2";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_cs_active {
					phandle = <0x25c>;

					mux {
						pins = "gpio59";
						function = "qup1_se6_l3";
					};

					config {
						pins = "gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x25d>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x399>;

				qupv3_se15_i2c_sda_active {
					phandle = <0x25e>;

					mux {
						pins = "gpio60";
						function = "qup1_se7_l0";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_scl_active {
					phandle = <0x25f>;

					mux {
						pins = "gpio61";
						function = "qup1_se7_l1";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x260>;

					mux {
						pins = "gpio60\0gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			i2s1_sck {

				i2s1_sck_sleep {
					phandle = <0x39a>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_sck_active {
					phandle = <0x39b>;

					mux {
						pins = "gpio123";
						function = "i2s1_sck";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			i2s1_ws {

				i2s1_ws_sleep {
					phandle = <0x39c>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_ws_active {
					phandle = <0x39d>;

					mux {
						pins = "gpio125";
						function = "i2s1_ws";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			i2s1_sd0 {

				i2s1_sd0_sleep {
					phandle = <0x39e>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_sd0_active {
					phandle = <0x39f>;

					mux {
						pins = "gpio124";
						function = "i2s1_data0";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			i2s1_sd1 {

				i2s1_sd1_sleep {
					phandle = <0x3a0>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				i2s1_sd1_active {
					phandle = <0x3a1>;

					mux {
						pins = "gpio126";
						function = "i2s1_data1";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x3a2>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x3a3>;

					mux {
						pins = "gpio98";
						function = "gpio";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x3a4>;

					mux {
						pins = "gpio76";
						function = "gpio";
					};

					config {
						pins = "gpio76";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x3a5>;

					mux {
						pins = "gpio76";
						function = "gpio";
					};

					config {
						pins = "gpio76";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			sdc2_on {
				phandle = <0x3a6>;

				clk {
					pins = "gpio62";
					function = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "gpio51";
					function = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "gpio38\0gpio39\0gpio48\0gpio49";
					function = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio31";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x3a7>;

				clk {
					pins = "gpio62";
					function = "gpio";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "gpio51";
					function = "gpio";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "gpio38\0gpio39\0gpio48\0gpio49";
					function = "gpio";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio31";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x261>;

					mux {
						pins = "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x262>;

					mux {
						pins = "gpio118";
						function = "pcie0_clk_req_n";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x263>;

					mux {
						pins = "gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x264>;

					mux {
						pins = "gpio118";
						function = "gpio";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			usb_phy_ps {
				phandle = <0x3a8>;

				usb3phy_portselect_default {
					phandle = <0x1d7>;

					mux {
						pins = "gpio122";
						function = "usb0_phy_ps";
					};

					config {
						pins = "gpio122";
						bias-pull-down;
						drive-strength = <0x02>;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3a9>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3aa>;

					mux {
						pins = "gpio128\0gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio128\0gpio129";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3ab>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3ac>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x3ad>;

					mux {
						pins = "gpio128\0gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio128\0gpio129";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x560>;

					mux {
						function = "gpio";
						pins = "gpio61";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio61";
					};
				};

				nfc_int_suspend {
					phandle = <0x562>;

					mux {
						function = "gpio";
						pins = "gpio61";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio61";
					};
				};

				nfc_enable_active {
					phandle = <0x561>;

					mux {
						function = "gpio";
						pins = "gpio114\0gpio115";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio114\0gpio115";
					};
				};

				nfc_enable_suspend {
					phandle = <0x563>;

					mux {
						function = "gpio";
						pins = "gpio114\0gpio115";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio114\0gpio115";
					};
				};
			};

			cci_i2c_sda0_active {
				phandle = <0x487>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio70";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio70";
				};
			};

			cci_i2c_sda0_suspend {
				phandle = <0x489>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio70";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio70";
				};
			};

			cci_i2c_scl0_active {
				phandle = <0x486>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio71";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio71";
				};
			};

			cci_i2c_scl0_suspend {
				phandle = <0x488>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio71";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio71";
				};
			};

			cci_i2c_sda1_active {
				phandle = <0x48b>;

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio72";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio72";
				};
			};

			cci_i2c_sda1_suspend {
				phandle = <0x48d>;

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio72";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio72";
				};
			};

			cci_i2c_scl1_active {
				phandle = <0x48a>;

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio73";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio73";
				};
			};

			cci_i2c_scl1_suspend {
				phandle = <0x48c>;

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio73";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio73";
				};
			};

			cci_i2c_sda2_active {
				phandle = <0x48f>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio74";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio74";
				};
			};

			cci_i2c_sda2_suspend {
				phandle = <0x491>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio74";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio74";
				};
			};

			cci_i2c_scl2_active {
				phandle = <0x48e>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio75";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio75";
				};
			};

			cci_i2c_scl2_suspend {
				phandle = <0x490>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio75";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio75";
				};
			};

			cci_i2c_sda3_active {
				phandle = <0x493>;

				mux {
					function = "cci_i2c_sda3";
					pins = "gpio20";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio20";
				};
			};

			cci_i2c_sda3_suspend {
				phandle = <0x495>;

				mux {
					function = "cci_i2c_sda3";
					pins = "gpio20";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio20";
				};
			};

			cci_i2c_scl3_active {
				phandle = <0x492>;

				mux {
					function = "cci_i2c_scl3";
					pins = "gpio21";
				};

				config {
					qcom,i2c_pull;
					drive-strength = <0x02>;
					bias-pull-up;
					pins = "gpio21";
				};
			};

			cci_i2c_scl3_suspend {
				phandle = <0x494>;

				mux {
					function = "cci_i2c_scl3";
					pins = "gpio21";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio21";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x4a8>;

				mux {
					function = "cam_mclk";
					pins = "gpio64";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio64";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x4a9>;

				mux {
					function = "cam_mclk";
					pins = "gpio64";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio64";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x4aa>;

				mux {
					function = "cam_mclk";
					pins = "gpio65";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio65";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x4ab>;

				mux {
					function = "cam_mclk";
					pins = "gpio65";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio65";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x4ac>;

				mux {
					function = "cam_mclk";
					pins = "gpio66";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio66";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x4ad>;

				mux {
					function = "cam_mclk";
					pins = "gpio66";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio66";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x4ae>;

				mux {
					function = "cam_mclk";
					pins = "gpio67";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio67";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x4af>;

				mux {
					function = "cam_mclk";
					pins = "gpio67";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio67";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x4b0>;

				mux {
					function = "cam_aon_mclk4";
					pins = "gpio68";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio68";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x4b1>;

				mux {
					function = "cam_aon_mclk4";
					pins = "gpio68";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio68";
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x4b2>;

				mux {
					function = "cam_mclk";
					pins = "gpio69";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio69";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x4b3>;

				mux {
					function = "cam_mclk";
					pins = "gpio69";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio69";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x61b>;

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio15";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x61c>;

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio15";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x4b6>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio14";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x4b7>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio14";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x4b8>;

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio12";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x4b9>;

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio12";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x4ba>;

				mux {
					function = "gpio";
					pins = "gpio13";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio13";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x4bb>;

				mux {
					function = "gpio";
					pins = "gpio13";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio13";
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x4bc>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					qcom,apps;
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio3";
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x4bd>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					qcom,remote;
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio3";
				};
			};

			cam_sensor_ponv_front_active {
				phandle = <0x4be>;

				mux {
					function = "gpio";
					pins = "gpio2";
				};

				config {
					qcom,apps;
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio2";
				};
			};

			cam_sensor_ponv_front_suspend {
				phandle = <0x4bf>;

				mux {
					function = "gpio";
					pins = "gpio2";
				};

				config {
					qcom,remote;
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio2";
				};
			};

			bt_en_sleep {
				phandle = <0x50c>;

				mux {
					function = "gpio";
					pins = "gpio156";
				};

				config {
					bias-pull-down;
					output-low;
					drive-strength = <0x02>;
					pins = "gpio156";
				};
			};

			wifi_ctrl_irq {
				phandle = <0x55f>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			mi_ts_int_init {
				phandle = <0x56a>;

				mux {
					pins = "gpio129";
					function = "gpio";
				};

				config {
					pins = "gpio129";
					input-enable;
					bias-disable;
				};
			};

			mi_ts_rst_init {
				phandle = <0x56b>;

				mux {
					pins = "gpio128";
					function = "gpio";
				};

				config {
					pins = "gpio128";
					drive-strength = <0x06>;
					bias-disable;
					output-low;
				};
			};

			mi_ts_spi_cs_active {
				phandle = <0x567>;

				mux {
					pins = "gpio19";
					function = "qup0_se4_l3";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x06>;
					bias-disable;
				};
			};

			mi_ts_spi_cs_suspend {
				phandle = <0x569>;

				mux {
					pins = "gpio19";
					function = "gpio";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			mi_ts_spi_clk_active {
				phandle = <0x566>;

				mux {
					pins = "gpio18";
					function = "qup0_se4_l2";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x06>;
					bias-disable;
				};
			};

			mi_ts_spi_mosi_active {
				phandle = <0x564>;

				mux {
					pins = "gpio17";
					function = "qup0_se4_l1";
				};

				config {
					pins = "gpio17";
					drive-strength = <0x06>;
					bias-disable;
				};
			};

			mi_ts_spi_miso_active {
				phandle = <0x565>;

				mux {
					pins = "gpio16";
					function = "qup0_se4_l0";
				};

				config {
					pins = "gpio16";
					drive-strength = <0x06>;
					bias-disable;
				};
			};

			mi_ts_spi_suspend {
				phandle = <0x568>;

				mux {
					pins = "gpio16\0gpio17\0gpio18";
					function = "gpio";
				};

				config {
					pins = "gpio16\0gpio17\0gpio18";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			ts_reset_suspend {
				phandle = <0x56d>;

				mux {
					pins = "gpio128";
					function = "gpio";
				};

				config {
					pins = "gpio128";
					drive-strength = <0x06>;
					bias-disable;
				};
			};

			ts_int_suspend {
				phandle = <0x56c>;

				mux {
					pins = "gpio129";
					function = "gpio";
				};

				config {
					pins = "gpio129";
					input-enable;
					bias-disable;
				};
			};

			fingerprint_reset_high {
				phandle = <0x56e>;

				mux {
					pins = "gpio55";
					function = "gpio";
				};

				config {
					pins = "gpio55";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			fingerprint_reset_low {
				phandle = <0x56f>;

				mux {
					pins = "gpio55";
					function = "gpio";
				};

				config {
					pins = "gpio55";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			fingerprint_irq_default {
				phandle = <0x570>;

				mux {
					pins = "gpio117";
					function = "gpio";
				};

				config {
					pins = "gpio117";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			pmx_sde {
				phandle = <0x5f2>;

				sde_dsi_active {
					phandle = <0x5ce>;

					mux {
						function = "gpio";
						pins = "gpio13";
					};

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio13";
					};
				};

				sde_dsi_suspend {
					phandle = <0x5d0>;

					mux {
						function = "gpio";
						pins = "gpio13";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio13";
					};
				};

				sde_dsi1_active {
					phandle = <0x5d4>;

					mux {
						function = "gpio";
						pins = "gpio54";
					};

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio54";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x5d6>;

					mux {
						function = "gpio";
						pins = "gpio54";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio54";
					};
				};
			};

			pmx_sde_te {
				phandle = <0x5f3>;

				sde_te_active {
					phandle = <0x5cf>;

					mux {
						function = "mdp_vsync_p";
						pins = "gpio77";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio77";
					};
				};

				sde_te_suspend {
					phandle = <0x5d1>;

					mux {
						function = "mdp_vsync_p";
						pins = "gpio77";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio77";
					};
				};

				sde_te1_active {
					phandle = <0x5d5>;

					mux {
						function = "mdp_vsync_s";
						pins = "gpio78";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio78";
					};
				};

				sde_te1_suspend {
					phandle = <0x5d7>;

					mux {
						function = "mdp_vsync_s";
						pins = "gpio78";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio78";
					};
				};
			};

			peridot_qupv3_se8_i2c_pins {
				phandle = <0x615>;

				peridot_qupv3_se8_i2c_sda_active {
					phandle = <0x610>;

					mux {
						function = "qup1_se0_l0";
						pins = "gpio0";
					};

					config {
						qcom,apps;
						bias-disable;
						drive-strength = <0x04>;
						pins = "gpio0";
					};
				};

				peridot_qupv3_se8_i2c_scl_active {
					phandle = <0x611>;

					mux {
						function = "qup1_se0_l1";
						pins = "gpio1";
					};

					config {
						qcom,apps;
						bias-disable;
						drive-strength = <0x04>;
						pins = "gpio1";
					};
				};

				peridot_qupv3_se8_i2c_sleep {
					phandle = <0x616>;

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1";
					};

					config {
						qcom,remote;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio0\0gpio1";
					};
				};
			};

			peridot_cci_i2c_sda0_active {
				phandle = <0x602>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio70";
				};

				config {
					drive-strength = <0x04>;
					bias-disable;
					pins = "gpio70";
				};
			};

			peridot_cci_i2c_sda0_suspend {
				phandle = <0x617>;

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio70";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio70";
				};
			};

			peridot_cci_i2c_scl0_active {
				phandle = <0x601>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio71";
				};

				config {
					drive-strength = <0x04>;
					bias-disable;
					pins = "gpio71";
				};
			};

			peridot_cci_i2c_scl0_suspend {
				phandle = <0x618>;

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio71";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio71";
				};
			};

			peridot_cci_i2c_sda2_active {
				phandle = <0x60a>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio74";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio74";
				};
			};

			peridot_cci_i2c_sda2_suspend {
				phandle = <0x619>;

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio74";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio74";
				};
			};

			peridot_cci_i2c_scl2_active {
				phandle = <0x609>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio75";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio75";
				};
			};

			peridot_cci_i2c_scl2_suspend {
				phandle = <0x61a>;

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio75";
				};

				config {
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio75";
				};
			};

			cam_sensor_wide_active_avdd {
				phandle = <0x5fd>;

				mux {
					function = "gpio";
					pins = "gpio123";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio123";
				};
			};

			cam_sensor_wide_suspend_avdd {
				phandle = <0x5fe>;

				mux {
					function = "gpio";
					pins = "gpio123";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio123";
				};
			};

			cam_sensor_ultra_active_avdd {
				phandle = <0x5ff>;

				mux {
					function = "gpio";
					pins = "gpio124";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio124";
				};
			};

			cam_sensor_ultra_suspend_avdd {
				phandle = <0x600>;

				mux {
					function = "gpio";
					pins = "gpio124";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio124";
				};
			};

			cam_sensor_wide_active_rst {
				phandle = <0x604>;

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio15";
				};
			};

			cam_sensor_wide_suspend_rst {
				phandle = <0x605>;

				mux {
					function = "gpio";
					pins = "gpio15";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio15";
				};
			};

			cam_sensor_uw_active_rst {
				phandle = <0x60e>;

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio12";
				};
			};

			cam_sensor_uw_suspend_rst {
				phandle = <0x60f>;

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio12";
				};
			};

			cam_sensor_front_active_rst {
				phandle = <0x613>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					qcom,apps;
					drive-strength = <0x02>;
					bias-disable;
					pins = "gpio3";
				};
			};

			cam_sensor_front_suspend_rst {
				phandle = <0x614>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					qcom,remote;
					output-low;
					drive-strength = <0x02>;
					bias-pull-down;
					pins = "gpio3";
				};
			};

			awinic_gpio_reset {
				phandle = <0x669>;

				mux {
					unction = "gpio";
					pins = "gpio30";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio30";
				};
			};

			awinic_gpio_reset_output_high {
				phandle = <0x66a>;

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					output-high;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio30";
				};
			};

			awinic_gpio_int {
				phandle = <0x66b>;

				mux {
					function = "gpio";
					pins = "gpio54";
				};

				config {
					input-enable;
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio54";
				};
			};

			sbu_uart_en_ctrl {

				uart_audio_en_idle {
					phandle = <0x668>;

					mux {
						function = "gpio";
						pins = "gpio150";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio150";
					};
				};

				uart_audio_en_active {
					phandle = <0x667>;

					mux {
						function = "gpio";
						pins = "gpio150";
					};

					config {
						output-high;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio150";
					};
				};
			};

			sih_reset_reset {
				phandle = <0x66c>;

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio30";
				};
			};

			sih_reset_active {
				phandle = <0x66d>;

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					output-high;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio30";
				};
			};

			sih_interrupt_active {
				phandle = <0x66e>;

				mux {
					function = "gpio";
					pins = "gpio54";
				};

				config {
					input-enable;
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio54";
				};
			};
		};

		qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x156 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x00>;
			phandle = <0x157>;

			qcom,pmk8550@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				sdam@7000 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7000>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x571>;

					smb1510_present@5d {
						reg = <0x5d 0x01>;
						bits = <0x05 0x05>;
						phandle = <0x555>;
					};

					ocp-log@76 {
						reg = <0x76 0x06>;
						phandle = <0x543>;
					};

					ufs_dev@ad {
						reg = <0xaf 0x01>;
						bits = <0x00 0x00>;
						phandle = <0x572>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x573>;

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x540>;
					};

					wr_thermal-flag@58 {
						reg = <0x58 0x01>;
						phandle = <0x574>;
					};

					alarm-log@76 {
						reg = <0x76 0x06>;
						phandle = <0x575>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x541>;
				};

				sdam@7500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7500>;
					phandle = <0x542>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x552>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x553>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x533>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x534>;
				};

				sdam@9800 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9800>;
					phandle = <0x554>;
				};

				sdam@9a00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9a00>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x576>;

					sqm-timer@b8 {
						reg = <0xb8 0x02>;
						phandle = <0x577>;
					};
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x578>;
				};

				sdam@b600 {
					compatible = "qcom,spmi-sdam";
					reg = <0xb600>;
					phandle = <0x579>;

					usb-mode@50 {
						reg = <0x50 0x01>;
						phandle = <0x57a>;
					};
				};

				pon_hlos@1300 {
					compatible = "qcom,pm8998-pon";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos\0pon_pbs";

					pwrkey {
						compatible = "qcom,pmk8350-pwrkey";
						interrupts = <0x00 0x13 0x07 0x03>;
						linux,code = <0x74>;
					};

					resin {
						compatible = "qcom,pmk8350-resin";
						interrupts = <0x00 0x13 0x06 0x03>;
						linux,code = <0x72>;
					};

					pwrkey-resin-bark {
						compatible = "qcom,pmk8350-pwrkey-resin-bark";
						interrupts = <0x00 0x13 0x02 0x03>;
						linux,code = <0x74>;
					};

					pwrkey-bark {
						compatible = "qcom,pmk8350-pwrkey-bark";
						interrupts = <0x00 0x13 0x00 0x03>;
						linux,code = <0x74>;
					};
				};

				pinctrl@b800 {
					compatible = "qcom,pmk8550-gpio";
					reg = <0xb800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					pinctrl-0 = <0x52f>;
					pinctrl-names = "default";
					phandle = <0x57b>;

					alt_sleep_clk {

						alt_sleep_clk_default {
							pins = "gpio3";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x00>;
							phandle = <0x52f>;
						};
					};
				};

				qcom,pwms@e800 {
					status = "disabled";
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x01>;
					#pwm-cells = <0x02>;
					phandle = <0x57c>;
				};

				qcom,pwms@e900 {
					status = "disabled";
					compatible = "qcom,pwm-lpg";
					reg = <0xe900>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x01>;
					#pwm-cells = <0x02>;
					phandle = <0x57d>;
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc\0alarm";
					interrupts = <0x00 0x62 0x01 0x01>;
					phandle = <0x57e>;
				};

				vadc@9000 {
					compatible = "qcom,spmi-adc5-gen3";
					reg = <0x9000 0x9100>;
					qcom,debug-base = <0x7600>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupt-names = "adc-sdam0\0adc-sdam1";
					interrupts = <0x00 0x90 0x01 0x01 0x00 0x91 0x01 0x01>;
					#thermal-sensor-cells = <0x01>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x530 0x531>;
					phandle = <0x532>;

					pmk8550_offset_ref {
						reg = <0x00>;
						label = "pmk8550_offset_ref";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8550_vref_1p25 {
						reg = <0x01>;
						label = "pmk8550_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8550_die_temp {
						reg = <0x03>;
						label = "pmk8550_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8550_xo_therm {
						reg = <0x44>;
						label = "pmk8550_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm8550vs_c_die_temp {
						reg = <0x203>;
						label = "pm8550vs_c_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8550ve_die_temp {
						reg = <0x303>;
						label = "pm8550ve_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmxr2230_offset_ref {
						reg = <0x100>;
						label = "pmxr2230_offset_ref";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmxr2230_vref_1p25 {
						reg = <0x101>;
						label = "pmxr2230_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmxr2230_die_temp {
						reg = <0x103>;
						label = "pmxr2230_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmxr2230_vph_pwr {
						reg = <0x18e>;
						label = "pmxr2230_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm7550ba_offset_ref {
						reg = <0x700>;
						label = "pm7550ba_offset_ref";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7550ba_vref_1p25 {
						reg = <0x701>;
						label = "pm7550ba_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7550ba_die_temp {
						reg = <0x703>;
						label = "pm7550ba_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm7550ba_vph_pwr {
						reg = <0x78e>;
						label = "pm7550ba_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm7550ba_chg_temp {
						reg = <0x710>;
						label = "pm7550ba_chg_temp";
					};

					pm7550ba_iin_fb {
						reg = <0x717>;
						label = "pm7550ba_iin_fb";
					};

					pm7550ba_ichg_fb {
						reg = <0x7a1>;
						label = "pm7550ba_ichg_fb";
					};

					pm7550ba_batt_therm {
						reg = <0x744>;
						label = "pm7550ba_batt_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x17>;
					};

					pmxr2230_ap_therm {
						reg = <0x145>;
						label = "pmxr2230_ap_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pmxr2230_quiet_therm {
						reg = <0x147>;
						label = "pmxr2230_quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pmxr2230_pa_therm1 {
						reg = <0x146>;
						label = "pmxr2230_pa_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pmxr2230_pa_therm0 {
						reg = <0x144>;
						label = "pmxr2230_pa_therm0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pmxr2230_flash_therm {
						reg = <0x148>;
						label = "pmxr2230_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm7550ba_wifi_therm {
						reg = <0x74c>;
						label = "pm7550ba_wifi_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm7550ba_charger_therm {
						reg = <0x749>;
						label = "pm7550ba_charger_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm7550ba_conn_therm {
						reg = <0x747>;
						label = "pm7550ba_conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};
				};
			};

			qcom,pmxr2230@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				pmxr2230-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x01 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x532 0x103>;
					io-channel-names = "thermal";
					phandle = <0x536>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmxr2230-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x551>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x550>;
						};
					};

					sys_therm_2_gpio7 {

						sys_therm_2_gpio7_default {
							pins = "gpio7";
							bias-high-impedance;
							phandle = <0x57f>;
						};
					};

					sys_therm_8_gpio10 {

						sys_therm_8_gpio10_default {
							pins = "gpio10";
							bias-high-impedance;
							phandle = <0x580>;
						};
					};
				};

				pwms@e800 {
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					nvmem = <0x533 0x534>;
					nvmem-names = "lpg_chan_sdam\0lut_sdam";
					qcom,lut-sdam-base = <0x45>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					qcom,tick-duration-us = <0x1e78>;
					phandle = <0x535>;

					lpg@1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x48>;
					};

					lpg@2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x56>;
					};

					lpg@3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x64>;
					};
				};

				pwms@eb00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xeb00>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x01>;
					phandle = <0x581>;
				};

				qcom,leds@ef00 {
					compatible = "qcom,tri-led";
					reg = <0xef00>;
					phandle = <0x582>;

					red {
						label = "red";
						pwms = <0x535 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x535 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x535 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				qcom,flash_led@ee00 {
					compatible = "qcom,pm8350c-flash-led";
					reg = <0xee00>;
					interrupts = <0x01 0xee 0x00 0x01 0x01 0xee 0x03 0x01 0x01 0xee 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,thermal-derate-current = <0xc8 0x1f4>;
					status = "ok";
					phandle = <0x583>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,duration-ms = <0x12c>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x584>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,duration-ms = <0x12c>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x585>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,duration-ms = <0x12c>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x586>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,id = <0x03>;
						qcom,duration-ms = <0x12c>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x587>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0x15e>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x588>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current-ma = <0x15e>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x589>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current-ma = <0x15e>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x58a>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,max-current-ma = <0x15e>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,id = <0x03>;
						qcom,ires-ua = <0x1388>;
						phandle = <0x58b>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x09>;
						qcom,symmetry-en;
						phandle = <0x58c>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x06>;
						qcom,symmetry-en;
						phandle = <0x58d>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <0x0f>;
						qcom,symmetry-en;
						phandle = <0x58e>;
					};
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x01 0x47 0x00 0x00 0x01 0x47 0x01 0x00 0x01 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x537>;
				};
			};

			qcom,pm8550vs@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x592>;

				pm8550vs-c-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x02 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x532 0x203>;
					io-channel-names = "thermal";
					phandle = <0x538>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x593>;
				};
			};

			qcom,pm8550vs@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x594>;

				pm8550vs-d-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x03 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x539>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x595>;
				};
			};

			qcom,pm8550vs@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x596>;

				pm8550vs-e-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x04 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x53a>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x597>;
				};
			};

			qcom,pm8550vs@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x06 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";
				phandle = <0x598>;

				pm8550vs-g-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x06 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x53b>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550vs-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x599>;
				};
			};

			qcom,pm8550ve@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x5a9>;

				pm8550ve-temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x03 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x532 0x303>;
					io-channel-names = "thermal";
					phandle = <0x53c>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8550ve-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x544>;

					display_panel_avdd_default {
						pins = "gpio8";
						function = "normal";
						input-disable;
						output-enable;
						bias-disable;
						power-source = <0x01>;
						qcom,drive-strength = <0x03>;
						phandle = <0x546>;
					};
				};
			};

			qcom,pmr735a@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x04 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x53d>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735a-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5ad>;
				};
			};

			qcom,pm8010@c {
				compatible = "qcom,spmi-pmic";
				reg = <0x0c 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x5b2>;

				pm8010m-temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0x0c 0x24 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x53e>;
				};
			};

			qcom,pm8010@d {
				compatible = "qcom,spmi-pmic";
				reg = <0x0d 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x5b3>;

				pm8010n-temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0x0d 0x24 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x53f>;
				};
			};

			qcom,pm7550ba@7 {
				compatible = "qcom,spmi-pmic";
				reg = <0x07 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x07 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x532 0x703>;
					io-channel-names = "thermal";
					phandle = <0x556>;
				};

				sdam@7000 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7000>;
					phandle = <0x5b6>;
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					phandle = <0x5b7>;
				};

				sdam@7200 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7200>;
					phandle = <0x5b8>;
				};

				sdam@7300 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7300>;
					phandle = <0x5b9>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm7550ba-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5ba>;

					wifi_therm {

						wifi_therm_default {
							pins = "gpio3";
							bias-high-impedance;
							phandle = <0x531>;
						};
					};

					charger_therm0 {

						charger_therm0_default {
							pins = "gpio6";
							bias-high-impedance;
							phandle = <0x530>;
						};
					};
				};

				eusb2-repeater@fd00 {
					compatible = "qcom,pmic-eusb2-repeater";
					reg = <0xfd00>;
					status = "ok";
					vdd18-supply = <0x1e0>;
					vdd3-supply = <0x352>;
					qcom,param-override-seq = <0x00 0x50 0x0c 0x51 0x03 0x52 0x07 0x53 0x02 0x54 0x03 0x55 0x00 0x56 0x04 0x57 0x02 0x58 0x00 0x59 0x03 0x5a 0x02 0x5b 0x00 0x5c>;
					qcom,param-override-seq-factory = <0x00 0x50 0x0c 0x51 0x05 0x52 0x07 0x53 0x02 0x54 0x01 0x55 0x00 0x56 0x03 0x57 0x02 0x58 0x00 0x59 0x03 0x5a 0x02 0x5b>;
					qcom,param-override-seq-host = <0x00 0x50 0x0d 0x51 0x02 0x52 0x07 0x53 0x02 0x54 0x02 0x55 0x00 0x56 0x04 0x57 0x02 0x58 0x00 0x59 0x03 0x5a 0x02 0x5b 0x00 0x5c>;
					phandle = <0x55c>;
				};

				qcom,vibrator@df00 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0xdf00>;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					qcom,disable-overdrive;
					status = "okay";
					phandle = <0x5bb>;
				};

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					status = "okay";
					phandle = <0x5bc>;

					oledb@fa00 {
						reg = <0xfa00>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4c4b40>;
						regulator-max-microvolt = <0x7a1200>;
						qcom,swire-control;
						phandle = <0x5bd>;
					};

					ab@f900 {
						reg = <0xf900>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x4f5880>;
						qcom,swire-control;
						phandle = <0x5be>;
					};

					ibb@f800 {
						reg = <0xf800>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = <0x155cc0>;
						regulator-max-microvolt = <0x64b540>;
						qcom,swire-control;
						regulator-allow-set-load;
						phandle = <0x5bf>;
					};
				};

				qcom,amoled-ecm@f900 {
					compatible = "qcom,amoled-ecm";
					reg = <0xf900>;
					status = "disabled";
					nvmem-names = "amoled-ecm-sdam0\0amoled-ecm-sdam1\0amoled-ecm-sdam2";
					nvmem = <0x552 0x553 0x554>;
					interrupt-names = "ecm-sdam0\0ecm-sdam1\0ecm-sdam2";
					interrupts = <0x00 0x7c 0x01 0x01 0x00 0x7d 0x01 0x01 0x00 0x98 0x01 0x01>;
					phandle = <0x5c0>;
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x07 0x47 0x00 0x00 0x07 0x47 0x01 0x00 0x07 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x01>;
					nvmem-cells = <0x555>;
					nvmem-cell-names = "smb1510_present";
					phandle = <0x557>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x558>;
				};
			};

			qcom,pm8350b@3 {

				qcom,amoled-ecm@f900 {
					display-panels = <0x5e0 0x5e1 0x5e2 0x5d2>;
				};
			};
		};

		qcom,spmi@c432000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x156 0x03 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x01>;
			depends-on-supply = <0x157>;
			phandle = <0x158>;
		};

		qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 0x60 0x221c8784 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x23>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <0x12>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			depends-on-supply = <0x158>;
			phandle = <0x3ae>;

			qcom,pmk8550-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmxr2230-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8550vs-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8550ve-debug@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735a-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmg1110-debug@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x08 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8010-debug@c {
				compatible = "qcom,spmi-pmic";
				reg = <0x0c 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8010-debug@d {
				compatible = "qcom,spmi-pmic";
				reg = <0x0d 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm7550ba-debug@7 {
				compatible = "qcom,spmi-pmic";
				reg = <0x07 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,msm-imem@14680000 {
			compatible = "qcom,msm-imem";
			reg = <0x14680000 0x1000>;
			ranges = <0x00 0x14680000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			modem_dsm@c98 {
				compatible = "qcom,msm-imem-mss-dsm";
				reg = <0xc98 0x10>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x159>;
			status = "ok";
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x07 0x04>;
			phandle = <0x3af>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <0x15a>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x15b>;
			restrict-access;
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,chd-percpu-info = <0x1b 0x17800058 0x17800060 0x1c 0x17810058 0x17810060 0x1d 0x17820058 0x17820060 0x1e 0x17830058 0x17830060 0x1f 0x17840058 0x17840060 0x20 0x17850058 0x17850060 0x21 0x17860058 0x17860060 0x22 0x17870058 0x17870060>;
		};

		trust_ui_vm_vblk0_ring {
			size = <0x4000>;
			gunyah-label = <0x11>;
			phandle = <0x15c>;
		};

		trust_ui_vm_vblk1_ring {
			size = <0x4000>;
			gunyah-label = <0x10>;
			phandle = <0x15d>;
		};

		trust_ui_vm_swiotlb {
			size = <0x100000>;
			gunyah-label = <0x12>;
			phandle = <0x15e>;
		};

		qcom,trust_ui_vm {
			vm_name = "trustedvm";
			shared-buffers-size = <0x108000>;
			shared-buffers = <0x15c 0x15d 0x15e>;
			phandle = <0x15f>;
		};

		trust_ui_vm_virt_be0@11 {
			qcom,vm = <0x15f>;
			qcom,label = <0x11>;
			phandle = <0x162>;
		};

		trust_ui_vm_virt_be1@10 {
			qcom,vm = <0x15f>;
			qcom,label = <0x10>;
			phandle = <0x163>;
		};

		gh-secure-vm-loader@0 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
			qcom,firmware-name = "trustedvm";
			qcom,keep-running;
			memory-region = <0x160 0x161>;
			virtio-backends = <0x162 0x163>;
		};

		qcom,qrtr-gunyah-tuivm {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x03>;
			peer-name = <0x02>;
		};

		gh-secure-vm-loader@2 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <0x164>;
			ext-region = <0x165>;
			ext-label = <0x07>;
		};

		oem_vm_vblk0_ring {
			size = <0x4000>;
			gunyah-label = <0x13>;
			phandle = <0x166>;
		};

		oem_vm_swiotlb {
			size = <0x100000>;
			gunyah-label = <0x14>;
			phandle = <0x167>;
		};

		qcom,oem_vm {
			vm_name = "oemvm";
			shared-buffers-size = <0x104000>;
			shared-buffers = <0x166 0x167>;
			phandle = <0x168>;
		};

		oem_vm_virt_be0@13 {
			qcom,vm = <0x168>;
			qcom,label = <0x13>;
			phandle = <0x16a>;
		};

		gh-secure-vm-loader@1 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,pas-id = <0x22>;
			qcom,vmid = <0x31>;
			qcom,firmware-name = "oemvm";
			memory-region = <0x169 0x161>;
			virtio-backends = <0x16a>;
		};

		qcom,qrtr-gunyah-oemvm {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x08>;
			peer-name = <0x04>;
		};

		dmesg-dump {
			compatible = "qcom,dmesg-dump";
			qcom,primary-vm;
			gunyah-label = <0x07>;
			peer-name = <0x02>;
			memory-region = <0x161>;
			shared-buffer-size = <0x1000>;
		};

		qcom,gunyah-panic-notifier {
			compatible = "qcom,gh-panic-notifier";
			qcom,primary-vm;
			gunyah-label = <0x09>;
			peer-name = <0x02>;
			memory-region = <0x161>;
			shared-buffer-size = <0x1000>;
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;
			tlmm-vm-gpio-list = <0x16b 0x10 0x00 0x16b 0x11 0x00 0x16b 0x12 0x00 0x16b 0x13 0x00 0x16b 0x2c 0x00 0x16b 0x2d 0x00 0x16b 0x2e 0x00 0x16b 0x2f 0x00 0x16b 0x80 0x00 0x16b 0x81 0x00 0x16b 0x83 0x00 0x16b 0x1d 0x00 0x16b 0xb1 0x00 0x16b 0x36 0x00 0x16b 0x4d 0x00 0x16b 0x4e 0x00>;
		};

		tlmm-vm-test {
			compatible = "qcom,tlmm-vm-test";
			qcom,master;
			tlmm-vm-gpio-list = <0x16b 0x10 0x00 0x16b 0x11 0x00 0x16b 0x12 0x00 0x16b 0x13 0x00 0x16b 0x2c 0x00 0x16b 0x2d 0x00 0x16b 0x2e 0x00 0x16b 0x2f 0x00 0x16b 0x80 0x00 0x16b 0x81 0x00 0x16b 0x83 0x00 0x16b 0x1d 0x00 0x16b 0xb1 0x00 0x16b 0x36 0x00 0x16b 0x4d 0x00 0x16b 0x4e 0x00>;
		};

		qcom,test-dbl-tuivm {
			compatible = "qcom,gh-dbl";
			qcom,label = <0x04>;
		};

		qcom,test-dbl-oemvm {
			compatible = "qcom,gh-dbl";
			qcom,label = <0x05>;
		};

		qcom,test-msgq-tuivm {
			compatible = "qcom,gh-msgq-test";
			gunyah-label = <0x04>;
			qcom,primary;
		};

		qcom,test-msgq-oemvm {
			compatible = "qcom,gh-msgq-test";
			gunyah-label = <0x05>;
			qcom,primary;
		};

		qcom,gh-qtimer@17425000 {
			compatible = "qcom,gh-qtmr";
			reg = <0x17425000 0x1000>;
			reg-names = "qtmr-base";
			interrupts = <0x00 0x0a 0x04>;
			interrupt-names = "qcom,qtmr-intr";
			qcom,primary;
		};

		clocks {

			xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x3b0>;
			};

			sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x16d>;
			};

			pcie_0_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x155>;
			};

			ufs_phy_rx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				#clock-cells = <0x00>;
				phandle = <0x170>;
			};

			ufs_phy_rx_symbol_1_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				#clock-cells = <0x00>;
				phandle = <0x171>;
			};

			ufs_phy_tx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				#clock-cells = <0x00>;
				phandle = <0x172>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x173>;
			};
		};

		syscon@adda000 {
			compatible = "syscon";
			reg = <0xadda000 0x2000>;
			phandle = <0x16f>;
		};

		clock-controller@ade0000 {
			compatible = "qcom,cliffs-camcc\0syscon";
			reg = <0xade0000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x149>;
			vdd_mx-supply = <0x14c>;
			vdd_mxc-supply = <0x148>;
			clocks = <0x16c 0x00 0x16c 0x01 0x16d 0x16e 0x0a>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			qcom,cam_crm-crmc = <0x16f>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x153>;
		};

		clock-controller@af00000 {
			compatible = "qcom,cliffs-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x149>;
			vdd_mxa-supply = <0x14c>;
			clocks = <0x16c 0x00 0x16c 0x01 0x16d 0x16e 0x14>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x154>;
		};

		clock-controller@100000 {
			compatible = "qcom,cliffs-gcc\0syscon";
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x147>;
			vdd_mx-supply = <0x14c>;
			clocks = <0x16c 0x00 0x155 0x16d 0x170 0x171 0x172 0x173>;
			clock-names = "bi_tcxo\0pcie_0_pipe_clk\0sleep_clk\0ufs_phy_rx_symbol_0_clk\0ufs_phy_rx_symbol_1_clk\0ufs_phy_tx_symbol_0_clk\0usb3_phy_wrapper_gcc_usb30_pipe_clk";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x16e>;
		};

		clock-controller@3d90000 {
			compatible = "qcom,cliffs-gpucc\0syscon";
			reg = <0x3d90000 0xa000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x147>;
			vdd_mx-supply = <0x14c>;
			vdd_mxc-supply = <0x148>;
			clocks = <0x16c 0x00 0x16c 0x01 0x16e 0x1e 0x16e 0x1f>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0gpll0_out_main\0gpll0_out_main_div";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x175>;
		};

		clock-controller@1f40000 {
			compatible = "qcom,pineapple-tcsrcc\0syscon";
			reg = <0x1f40000 0xc0000>;
			reg-name = "cc_base";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x1a5>;
		};

		clock-controller@aaf0000 {
			compatible = "qcom,cliffs-videocc\0syscon";
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x149>;
			vdd_mxc-supply = <0x148>;
			clocks = <0x16c 0x00 0x16c 0x01 0x16d 0x16e 0x89>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x176>;
		};

		syscon@17a80000 {
			compatible = "syscon";
			reg = <0x17a80000 0x21000>;
			phandle = <0x174>;
		};

		syscon@240ba000 {
			compatible = "syscon";
			reg = <0x240ba000 0x54>;
			phandle = <0x177>;
		};

		clock-controller@0 {
			compatible = "qcom,cliffs-debugcc";
			qcom,apsscc = <0x174>;
			qcom,camcc = <0x153>;
			qcom,dispcc = <0x154>;
			qcom,gcc = <0x16e>;
			qcom,gpucc = <0x175>;
			qcom,videocc = <0x176>;
			qcom,mccc = <0x177>;
			clocks = <0x16c 0x00 0x153 0x00 0x154 0x00 0x16e 0x00 0x175 0x00 0x176 0x00>;
			clock-names = "xo_clk_src\0camcc\0dispcc\0gcc\0gpucc\0videocc";
			#clock-cells = <0x01>;
			phandle = <0x3b1>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000>;
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2";
			clocks = <0x16c 0x00 0x16e 0x00>;
			clock-names = "xo\0alternate";
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			#freq-domain-cells = <0x01>;
			phandle = <0x07>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x07 0x00 0x07 0x01 0x07 0x02>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x03>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cpu-pd0 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x06>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x0a>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x0b>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x0f>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x11>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x13>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x15>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x00>;
				power-domains = <0x146>;
				phandle = <0x19>;
			};

			cluster-pd {
				#power-domain-cells = <0x00>;
				domain-idle-states = <0x178 0x179 0x17a>;
				phandle = <0x146>;
			};
		};

		qcom,ipcc@406000 {
			compatible = "qcom,ipcc";
			reg = <0x406000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x17b>;
		};

		power-controller@c300000 {
			compatible = "qcom,aoss-qmp";
			reg = <0xc300000 0x400>;
			interrupt-parent = <0x17b>;
			interrupts = <0x00 0x00 0x01>;
			mboxes = <0x17b 0x00 0x00>;
			#power-domain-cells = <0x01>;
			#clock-cells = <0x00>;
			phandle = <0x23>;
		};

		qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <0x23>;
			label = "aop";
			#mbox-cells = <0x01>;
			phandle = <0x3b2>;
		};

		qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <0x0e>;
			mboxes = <0x17b 0x17 0x00>;
			mbox-names = "tme_qmp";
			interrupt-parent = <0x17b>;
			interrupts = <0x17 0x00 0x01>;
			label = "tme";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x17c>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <0x17c 0x00>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <0x17c>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x17b>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x17b 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x18d>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x18c>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x17f>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x180>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x266>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x267>;
			};
		};

		qcom,kgsl-3d0@3d00000 {
			qcom,initial-pwrlevel = <0x0a>;
			qcom,bus-table-ddr = <0x00 0x209a8e 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbdf5c2 0xdbb3e5 0xfbc520>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			interconnect-names = "gpu_icc_path";
			interconnects = <0x1a2 0x11 0x188 0x200>;
			qcom,tzone-names = "gpuss-0\0gpuss-1\0gpuss-2\0gpuss-3";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,ubwc-mode = <0x04>;
			qcom,min-access-length = <0x20>;
			qcom,chipid = <0x43030b00>;
			qcom,gpu-model = "Adreno735";
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0apb_pclk";
			clocks = <0x16e 0x20 0x16e 0x21 0x175 0x02 0x23 0x00>;
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x00 0x12c 0x04>;
			reg-names = "kgsl_3d0_reg_memory\0rscc\0cx_dbgc\0cx_misc\0qdss_etr\0qdss_gfx\0qdss_tmc";
			reg = <0x3d00000 0x40000 0x3d50000 0x10000 0x3d61000 0x800 0x3d9e000 0x1000 0x10048000 0x8000 0x10900000 0x80000 0x10b05000 0x1000>;
			status = "ok";
			compatible = "qcom,adreno-gpu-gen7-11-0\0qcom,kgsl-3d0";
			#cooling-cells = <0x02>;
			phandle = <0x26a>;

			zap-shader {
				memory-region = <0x29e>;
			};

			qcom,gpu-mempools {
				compatible = "qcom,gpu-mempools";
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,gpu-mempool@0 {
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x00>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x01>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-reserved = <0x100>;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x02>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-reserved = <0x80>;
					qcom,mempool-page-size = <0x20000>;
					reg = <0x03>;
				};

				qcom,gpu-mempool@4 {
					qcom,mempool-reserved = <0x50>;
					qcom,mempool-page-size = <0x40000>;
					reg = <0x04>;
				};

				qcom,gpu-mempool@5 {
					qcom,mempool-reserved = <0x20>;
					qcom,mempool-page-size = <0x100000>;
					reg = <0x05>;
				};
			};

			qcom,gpu-pwrlevels {
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x00>;
					qcom,acd-level = <0xa02f5ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x09>;
					qcom,bus-freq = <0x09>;
					qcom,level = <0x150>;
					qcom,gpu-freq = <0x42664a80>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x01>;
					qcom,acd-level = <0xa02f5ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x09>;
					qcom,bus-freq = <0x09>;
					qcom,level = <0x140>;
					qcom,gpu-freq = <0x3e95ba80>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x02>;
					qcom,acd-level = <0xa02f5ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x09>;
					qcom,bus-freq = <0x09>;
					qcom,level = <0x120>;
					qcom,gpu-freq = <0x3b9aca00>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x03>;
					qcom,acd-level = <0xa02f5ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x09>;
					qcom,bus-freq = <0x09>;
					qcom,level = <0x100>;
					qcom,gpu-freq = <0x3a1d51c0>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x04>;
					qcom,acd-level = <0xa8285ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x09>;
					qcom,bus-freq = <0x09>;
					qcom,level = <0xe0>;
					qcom,gpu-freq = <0x389fd980>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x05>;
					qcom,acd-level = <0xa8285ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x07>;
					qcom,bus-freq = <0x09>;
					qcom,level = <0xc0>;
					qcom,gpu-freq = <0x35a4e900>;
				};

				qcom,gpu-pwrlevel@6 {
					reg = <0x06>;
					qcom,acd-level = <0xa8285ffd>;
					qcom,bus-max = <0x09>;
					qcom,bus-min = <0x07>;
					qcom,bus-freq = <0x08>;
					qcom,level = <0x90>;
					qcom,gpu-freq = <0x31c516c0>;
				};

				qcom,gpu-pwrlevel@7 {
					reg = <0x07>;
					qcom,acd-level = <0x88295ffd>;
					qcom,bus-max = <0x08>;
					qcom,bus-min = <0x06>;
					qcom,bus-freq = <0x07>;
					qcom,level = <0x50>;
					qcom,gpu-freq = <0x2bde7800>;
				};

				qcom,gpu-pwrlevel@8 {
					reg = <0x08>;
					qcom,acd-level = <0x88295ffd>;
					qcom,bus-max = <0x08>;
					qcom,bus-min = <0x06>;
					qcom,bus-freq = <0x07>;
					qcom,level = <0x48>;
					qcom,gpu-freq = <0x28c50300>;
				};

				qcom,gpu-pwrlevel@9 {
					reg = <0x09>;
					qcom,acd-level = <0x88295ffd>;
					qcom,bus-max = <0x08>;
					qcom,bus-min = <0x05>;
					qcom,bus-freq = <0x07>;
					qcom,level = <0x3c>;
					qcom,gpu-freq = <0x25bad040>;
				};

				qcom,gpu-pwrlevel@10 {
					reg = <0x0a>;
					qcom,acd-level = <0xa8295ffd>;
					qcom,bus-max = <0x07>;
					qcom,bus-min = <0x02>;
					qcom,bus-freq = <0x04>;
					qcom,level = <0x10>;
					qcom,gpu-freq = <0x1dcd6500>;
				};

				qcom,gpu-pwrlevel@11 {
					reg = <0x0b>;
					qcom,acd-level = <0x882c5ffd>;
					qcom,bus-max = <0x03>;
					qcom,bus-min = <0x01>;
					qcom,bus-freq = <0x03>;
					qcom,level = <0x10>;
					qcom,gpu-freq = <0x150a5a40>;
				};

				qcom,gpu-pwrlevel@12 {
					reg = <0x0c>;
					qcom,acd-level = <0x882f5ffd>;
					qcom,bus-max = <0x03>;
					qcom,bus-min = <0x01>;
					qcom,bus-freq = <0x01>;
					qcom,level = <0x10>;
					qcom,gpu-freq = <0xf32fdc0>;
				};
			};
		};

		mmio-sram@17D09400 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			compatible = "mmio-sram";
			reg = <0x00 0x17d09400 0x00 0x400>;
			ranges = <0x00 0x00 0x00 0x17d09400 0x00 0x400>;
			phandle = <0x3b3>;

			scmi-shmem@0 {
				compatible = "arm,scmi-shmem";
				reg = <0x00 0x17d09400 0x00 0x400>;
				phandle = <0x17e>;
			};
		};

		qcom,cpucp@17400000 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			compatible = "qcom,cpucp";
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
			#mbox-cells = <0x01>;
			interrupts = <0x00 0x3e 0x04>;
			phandle = <0x17d>;
		};

		qcom,scmi {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "arm,scmi";
			mboxes = <0x17d 0x00>;
			mbox-names = "tx";
			shmem = <0x17e>;
			phandle = <0x3b4>;

			protocol@80 {
				reg = <0x80>;
				#clock-cells = <0x01>;
				phandle = <0x3b5>;
			};
		};

		qcom,cpucp_log@d8140000 {
			compatible = "qcom,cpucp-log";
			reg = <0xd8040000 0x10000 0xd8050000 0x10000>;
			mboxes = <0x17d 0x01>;
			phandle = <0x3b6>;
		};

		qcom,c1dcvs {
			compatible = "qcom,c1dcvs-v2";
			phandle = <0x3b7>;
		};

		qcom,cpufreq_stats {
			compatible = "qcom,cpufreq-stats-v2";
			phandle = <0x3b8>;
		};

		qcom,dynpf {
			compatible = "qcom,dynpf";
			phandle = <0x3b9>;
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x17b>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0x17b 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x19b>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x19a>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x268>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x269>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x17b>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x17b 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x194>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x193>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x3ba>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x3bb>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x17f 0x00>;
			interrupt-parent = <0x180>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x17b>;
			interrupts = <0x18 0x02 0x01>;
			mboxes = <0x17b 0x18 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0d>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x183>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x182>;
			};

			qcom,smp2p-wlan-1-in {
				phandle = <0x6e7>;
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "wlan";
			};

			qcom,smp2p-wlan-1-out {
				phandle = <0x6e4>;
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "wlan";
			};

			qcom,smp2p-wlan-2-in {
				phandle = <0x6e8>;
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "wlan_soc_wake";
			};

			qcom,smp2p-wlan-2-out {
				phandle = <0x6e5>;
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "wlan_soc_wake";
			};

			qcom,smp2p-wlan-3-out {
				phandle = <0x6e6>;
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "wlan_ep_power_save";
			};
		};

		remoteproc-wpss@9bb00000 {
			compatible = "qcom,cliffs-wpss-pas";
			reg = <0x9bb00000 0x10000>;
			status = "ok";
			memory-region = <0x181>;
			firmware-name = "qca6750/wpss.mdt";
			clocks = <0x16c 0x00>;
			clock-names = "xo";
			cx-supply = <0x147>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x14c>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			qcom,signal-aop;
			qcom,qmp = <0x23>;
			interrupts-extended = <0x01 0x00 0xc8 0x01 0x182 0x00 0x00 0x182 0x02 0x00 0x182 0x01 0x00 0x182 0x03 0x00 0x182 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x183 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x3bc>;

			glink-edge {
				qcom,remote-pid = <0x0d>;
				transport = "smem";
				mboxes = <0x17b 0x18 0x00>;
				mbox-names = "wpss_smem";
				interrupt-parent = <0x17b>;
				interrupts = <0x18 0x00 0x01>;
				label = "wpss";
				qcom,glink-label = "wpss";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};
			};
		};

		adsp-sleepmon {
			compatible = "qcom,adsp-sleepmon";
			qcom,wait_time_lpm = <0x2d>;
			qcom,rproc-handle = <0x184>;
			phandle = <0x3bd>;
		};

		remoteproc-adsp@03000000 {
			compatible = "qcom,cliffs-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			cx-supply = <0x185>;
			cx-uV-uA = <0x180 0x00>;
			mx-supply = <0x186>;
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx";
			clocks = <0x16c 0x00>;
			clock-names = "xo";
			qcom,signal-aop;
			qcom,qmp = <0x23>;
			interconnects = <0x187 0x28 0x188 0x200 0x189 0x26 0x188 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			memory-region = <0x18a 0x18b>;
			interrupts-extended = <0x156 0x06 0x01 0x18c 0x00 0x00 0x18c 0x02 0x00 0x18c 0x01 0x00 0x18c 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			qcom,smem-states = <0x18d 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x184>;

			glink-edge {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x17b 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x17b>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x3be>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x05 0xc00 0x03 0x2000 0x01>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,gpr {
					phandle = <0x52c>;
					reg = <0x02>;
					qcom,intents = <0x200 0x14>;
					qcom,glink-channels = "adsp_apps";
					compatible = "qcom,gpr";

					spf_core {
						reg = <0x03>;
						compatible = "qcom,spf_core";
					};

					audio-pkt {
						reg = <0x17>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					q6prm {
						phandle = <0x52d>;
						reg = <0x07>;
						qcom,sleep-api-supported = <0x01>;
						compatible = "qcom,audio_prm";
					};
				};
			};
		};

		remoteproc-mss@04080000 {
			compatible = "qcom,cliffs-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x16c 0x00>;
			clock-names = "xo";
			cx-supply = <0x147>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x18e>;
			mx-uV-uA = <0x140 0x186a0>;
			reg-names = "cx\0mx";
			qcom,signal-aop;
			qcom,qmp = <0x23>;
			interconnects = <0x188 0x03 0x188 0x200 0x189 0x26 0x188 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			memory-region = <0x18f 0x190 0x191>;
			mpss_dsm_mem_reg = <0x192>;
			interrupts-extended = <0x01 0x00 0x108 0x01 0x193 0x00 0x00 0x193 0x02 0x00 0x193 0x01 0x00 0x193 0x03 0x00 0x193 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x194 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x3bf>;

			glink-edge {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x17b 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x17b>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};
			};
		};

		remoteproc-cdsp@32300000 {
			compatible = "qcom,cliffs-cdsp-pas";
			reg = <0x32300000 0x10000>;
			status = "ok";
			cx-supply = <0x147>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x148>;
			mx-uV-uA = <0x180 0x186a0>;
			nsp-supply = <0x195>;
			nsp-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx\0nsp";
			memory-region = <0x196 0x197>;
			global-sync-mem-reg = <0x198>;
			clocks = <0x16c 0x00>;
			clock-names = "xo";
			qcom,signal-aop;
			qcom,qmp = <0x23>;
			interconnects = <0x199 0x29 0x188 0x200 0x189 0x26 0x188 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			interrupts-extended = <0x01 0x00 0x242 0x01 0x19a 0x00 0x00 0x19a 0x02 0x00 0x19a 0x01 0x00 0x19a 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			qcom,smem-states = <0x19b 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x15a>;

			glink-edge {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x17b 0x06 0x00>;
				mbox-names = "cdsp_smem";
				interrupt-parent = <0x17b>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c 0xf00 0x0c>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-cores = <0x00 0x01 0x02>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x3c0>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-qmc-dma {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "QMC_DMA_LINE";
				qcom,glinkpkt-dev-name = "qmc_dma";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-qmc-cma {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "QMC_CMA_LINE";
				qcom,glinkpkt-dev-name = "qmc_cma";
				qcom,glinkpkt-enable-ch-close;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		google,debug-kinfo {
			compatible = "google,debug-kinfo";
			memory-region = <0x19c>;
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x3c1>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x3c2>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x19d>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x19d 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x02>;
		};

		tz-log@14680720 {
			compatible = "qcom,tz-log";
			reg = <0x14680720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			tmecrashdump-address-offset = <0x81ca0000>;
			phandle = <0x3c3>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0x19e>;
			qseecom_mem = <0x19e>;
			qseecom_ta_mem = <0x19f>;
			qcom,no-user-contig-mem-support;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x3c4>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x28000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,offload-ops-support;
			qcom,bam-pipe-offload-cpb-hlos = <0x01>;
			qcom,bam-pipe-offload-hlos-cpb = <0x03>;
			qcom,bam-pipe-offload-hlos-cpb-1 = <0x08>;
			qcom,bam-pipe-offload-hlos-hlos = <0x04>;
			qcom,bam-pipe-offload-hlos-hlos-1 = <0x09>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x189 0x26 0x188 0x200>;
			iommus = <0x129 0x480 0x00 0x129 0x481 0x00>;
			qcom,iommu-dma = "atomic";
			dma-coherent;
			phandle = <0x3c5>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x129 0x481 0x00>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x129 0x483 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				dma-coherent;
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10c3000 0x1000>;
			qcom,no-qrng-config;
			qcom,no-clock-support;
			phandle = <0x3c6>;
		};

		gic-interrupt-router {
			compatible = "qcom,gic-intr-routing";
			qcom,gic-class0-cpus = <0x00 0x01 0x02>;
			qcom,gic-class1-cpus = <0x03 0x04 0x05 0x06 0x07>;
		};

		qfprom@221c8000 {
			compatible = "qcom,cliffs-qfprom\0qcom,qfprom";
			reg = <0x221c8000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x3c7>;

			feat_conf6@0118 {
				reg = <0x118 0x04>;
				phandle = <0x1a0>;
			};
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <0x1a0>;
			nvmem-cell-names = "feat_conf6";
			phandle = <0x3c8>;
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x1a4>;

			opp-100000000 {
				opp-hz = <0x00 0x5f5e100>;
				opp-peak-kBps = <0x27100 0x186a0>;
				opp-avg-kBps = <0xc350 0x00>;
			};

			opp-202000000 {
				opp-hz = <0x00 0xc0a4680>;
				opp-peak-kBps = <0x30d40 0x1d4c0>;
				opp-avg-kBps = <0x19640 0x00>;
			};
		};

		sdhci@8804000 {
			status = "disabled";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			bus-width = <0x04>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			qcom,uses_level_shifter;
			resets = <0x16e 0x11>;
			reset-names = "core_reset";
			clocks = <0x16e 0x6c 0x16e 0x6d>;
			clock-names = "iface\0core";
			qcom,dll-hsr-list = <0x7442c 0x00 0x10 0x90106c0 0x80040868>;
			iommus = <0x129 0x140 0x00>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			interconnects = <0x1a1 0x2f 0x188 0x200 0x1a2 0x02 0x1a3 0x21e>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			operating-points-v2 = <0x1a4>;
			phandle = <0x3c9>;

			qos0 {
				mask = <0xf8>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x07>;
				vote = <0x2c>;
			};
		};

		ufsphy_mem@1d80000 {
			reg = <0x1d80000 0x2000>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_aux_clk\0qref_clk\0rx_sym0_mux_clk\0rx_sym1_mux_clk\0tx_sym0_mux_clk\0rx_sym0_phy_clk\0rx_sym1_phy_clk\0tx_sym0_phy_clk";
			clocks = <0x16c 0x1b 0x16e 0x74 0x1a5 0x02 0x16e 0x77 0x16e 0x79 0x16e 0x7b 0x170 0x171 0x172>;
			resets = <0x1a6 0x00>;
			status = "ok";
			phandle = <0x1a7>;
			compatible = "qcom,ufs-phy-qmp-v4-cliffs";
			vdda-phy-supply = <0x35a>;
			vdda-phy-max-microamp = <0x34026>;
			vdda-phy-min-microvolt = <0xdea80>;
			vdda-pll-supply = <0x14e>;
			vdda-pll-max-microamp = <0x47a4>;
			vdd-phy-gdsc-supply = <0x1c9>;
			vdda-qref-supply = <0x14d>;
			vdda-qref-max-microamp = <0xfbf4>;
		};

		shared_ice {
			phandle = <0x1a8>;

			alg1 {
				alg-name = "alg1";
				rx-alloc-percent = <0x3c>;
				status = "disabled";
			};

			alg2 {
				alg-name = "alg2";
				status = "disabled";
			};

			alg3 {
				alg-name = "alg3";
				num-core = <0x1c 0x1c 0x0f 0x0d>;
				status = "ok";
			};
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000 0x1da5000 0x2000 0x1da4000 0x10>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm\0mcq_sqd\0mcq_vs";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x1a7>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			qcom,prime-mask = <0x80>;
			qcom,silver-mask = <0x07>;
			qcom,esi-affinity-mask = <0xf8>;
			lanes-per-direction = <0x02>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x16e 0x70 0x16e 0x07 0x16e 0x6f 0x16e 0x7c 0x16e 0x72 0x16c 0x04 0x16e 0x7a 0x16e 0x76 0x16e 0x78>;
			freq-table-hz = <0x5f5e100 0x18054ac0 0x00 0x00 0x00 0x00 0x5f5e100 0x18054ac0 0x5f5e100 0x18054ac0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0x1a1 0x30 0x188 0x200 0x1a2 0x02 0x1a3 0x222>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1e>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x7340 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x591000 0x00 0xc8000 0x00 0x591000 0x00 0xc8000 0x00 0x74a000 0x00 0xc8000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G5_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0PWM_G5_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0HS_RA_G5_L2\0HS_RB_G5_L2\0MAX";
			iommus = <0x129 0x60 0x00>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x1000 0xfffff000>;
			qcom,iommu-msi-size = <0x1000>;
			shared-ice-cfg = <0x1a8>;
			dma-coherent;
			qcom,bypass-pbl-rst-wa;
			reset-gpios = <0x16b 0xb2 0x01>;
			resets = <0x16e 0x12>;
			reset-names = "rst";
			msi-parent = <0x1a9 0x60>;
			qcom,broken-ahit-wa;
			status = "ok";
			phandle = <0x1a6>;
			vdd-hba-supply = <0x1ca>;
			vcc-supply = <0x34e>;
			vcc-max-microamp = <0x124f80>;
			vccq-supply = <0x152>;
			vccq-max-microamp = <0x124f80>;
			qcom,vddp-ref-clk-supply = <0x34a>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			qcom,vccq-parent-supply = <0x347>;
			qcom,vccq-parent-max-microamp = <0x33450>;
			qcom,vccq-shutdown-supply = <0x152>;
			qcom,vccq-shutdown-max-microamp = <0x124f80>;

			qos0 {
				mask = <0xf8>;
				vote = <0x2c>;
				perf;
				cpu_freq_vote = <0x03 0x07>;
			};

			qos1 {
				mask = <0x07>;
				vote = <0x2c>;
				cpu_freq_vote = <0x00>;
			};
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x400000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		bcm_voter@0 {
			compatible = "qcom,bcm-voter";
			qcom,crm-name = "pcie_crm";
			qcom,crm-client-idx = <0x00>;
			qcom,crm-pwr-states = <0x05>;
			phandle = <0x1ab>;
		};

		interconnect@0 {
			compatible = "qcom,cliffs-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0pcie_crm_hw_0";
			qcom,bcm-voters = <0x1aa 0x1ab>;
			phandle = <0x1d8>;
		};

		interconnect@1 {
			compatible = "qcom,cliffs-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp\0cam_ife_0\0cam_ife_1\0cam_ife_2\0pcie_crm_hw_0";
			qcom,bcm-voters = <0x1aa 0x1ac 0x1ad 0x1ae 0x1af 0x1ab>;
			phandle = <0x188>;
		};

		interconnect@16E0000 {
			compatible = "qcom,cliffs-aggre1_noc";
			reg = <0x16e0000 0x19180>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			clocks = <0x16e 0x07 0x16e 0x08>;
			phandle = <0x1a1>;
		};

		interconnect@1700000 {
			compatible = "qcom,cliffs-aggre2_noc";
			reg = <0x1700000 0x1e500>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			clocks = <0x16c 0x0c>;
			phandle = <0x189>;
		};

		interconnect@1600000 {
			compatible = "qcom,cliffs-cnoc_cfg";
			reg = <0x1600000 0x6900>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x1a3>;
		};

		interconnect@1500000 {
			compatible = "qcom,cliffs-cnoc_main";
			reg = <0x1500000 0x14400>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x3ca>;
		};

		interconnect@24100000 {
			compatible = "qcom,cliffs-gem_noc";
			reg = <0x24100000 0xc3080>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp\0cam_ife_0\0cam_ife_1\0cam_ife_2\0pcie_crm_hw_0";
			qcom,bcm-voters = <0x1aa 0x1ac 0x1ad 0x1ae 0x1af 0x1ab>;
			phandle = <0x1a2>;
		};

		interconnect@7E40000 {
			compatible = "qcom,cliffs-lpass_ag_noc";
			reg = <0x7e40000 0xe080>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x3cb>;
		};

		interconnect@7400000 {
			compatible = "qcom,cliffs-lpass_lpiaon_noc";
			reg = <0x7400000 0x19080>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x3cc>;
		};

		interconnect@7430000 {
			compatible = "qcom,cliffs-lpass_lpicx_noc";
			reg = <0x7430000 0x3a200>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x187>;
		};

		interconnect@1400000 {
			compatible = "qcom,cliffs-mmss_noc";
			reg = <0x1400000 0xdc000>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp\0cam_ife_0\0cam_ife_1\0cam_ife_2";
			qcom,bcm-voters = <0x1aa 0x1ac 0x1ad 0x1ae 0x1af>;
			phandle = <0x1bf>;
		};

		interconnect@320C0000 {
			compatible = "qcom,cliffs-nsp_noc";
			reg = <0x320c0000 0xe080>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x199>;
		};

		interconnect@16C0000 {
			compatible = "qcom,cliffs-pcie_anoc";
			reg = <0x16c0000 0x12400>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0pcie_crm_hw_0";
			qcom,bcm-voters = <0x1aa 0x1ab>;
			clocks = <0x16e 0x06 0x16e 0x0f>;
			phandle = <0x1c0>;
		};

		interconnect@1680000 {
			compatible = "qcom,cliffs-system_noc";
			reg = <0x1680000 0x40000>;
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x1aa>;
			phandle = <0x1be>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x03>;
		};

		qcom,hdcp {
			compatible = "qcom,hdcp";
			qcom,use-smcinvoke = <0x01>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qti,smmu-proxy {
			compatible = "smmu-proxy-sender";
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x156>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-utmi-delay = [00 ff];
			status = "ok";
			phandle = <0x1d3>;
		};

		llcc-pmu@24095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x24095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x3cd>;
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			qcom,long-counter;
			qcom,pmu-events-tbl = <0x08 0xff 0x02 0xff 0x11 0xff 0x01 0xff 0x17 0xff 0xff 0xff 0x37 0xff 0xff 0xff 0x1000 0xff 0xff 0xff>;
			phandle = <0x3ce>;
		};

		ddr-freq-table {
			qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30a138 0x383e70 0x407400>;
			phandle = <0x1b0>;
		};

		llcc-freq-table {
			qcom,freq-tbl = <0x493e0 0x71e44 0x927c0 0xc4c70 0xe3c88 0x104410>;
			phandle = <0x1b2>;
		};

		ddrqos-freq-table {
			qcom,freq-tbl = <0x00 0x01>;
			phandle = <0x1b3>;
		};

		qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			phandle = <0x3cf>;

			l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x02>;
				qcom,bus-width = <0x20>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base\0l3tbl-base";
				phandle = <0x1b8>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					qcom,shared-offset = <0x90>;
					phandle = <0x1b9>;
				};
			};

			ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x00>;
				qcom,bus-width = <0x04>;
				qcom,freq-tbl = <0x1b0>;
				phandle = <0x1b4>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x188 0x03 0x188 0x200>;
					phandle = <0x3d0>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x01>;
					qcom,fp-voter = <0x1b1>;
					phandle = <0x1b5>;
				};
			};

			llcc {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x01>;
				qcom,bus-width = <0x10>;
				qcom,freq-tbl = <0x1b2>;
				phandle = <0x1b6>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x1a2 0x02 0x1a2 0x22b>;
					phandle = <0x3d1>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x01>;
					qcom,fp-voter = <0x1b1>;
					phandle = <0x1b7>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x03>;
				qcom,bus-width = <0x01>;
				qcom,freq-tbl = <0x1b3>;
				phandle = <0x1ba>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x188 0x03 0x188 0x200>;
					phandle = <0x1bb>;
				};
			};
		};

		qcom,scmi_plh {
			compatible = "qcom,scmi_plh";
			phandle = <0x3d2>;
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x3d3>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x1b4>;
				qcom,sampling-path = <0x1b5>;
				qcom,miss-ev = <0x1000>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d>;
					qcom,cpufreq-memfreq-tbl = <0x10fe00 0x858b8 0x168f00 0xbb800 0x1c2000 0x17ba38>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f 0x20 0x21>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x858b8 0x122a00 0x17ba38 0x156300 0x1a0fe0 0x1bd500 0x29bf80 0x274200 0x383e70 0x27d800 0x407400>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x22>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x858b8 0xea600 0xbb800 0x127500 0x17ba38 0x164400 0x1a0fe0 0x20d000 0x29bf80 0x28b900 0x383e70 0x2ab980 0x407400>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f 0x20 0x21 0x22>;
					qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x122a00 0xbb800 0x1bd500 0x1a0fe0 0x240900 0x1febe0 0x294f00 0x29bf80>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x22>;
					qcom,cpufreq-memfreq-tbl = <0x20d000 0x858b8 0x258000 0x407400>;
					qcom,sampling-enabled;
				};
			};

			llcc {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x1b6>;
				qcom,sampling-path = <0x1b7>;
				qcom,miss-ev = <0x37>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d>;
					qcom,cpufreq-memfreq-tbl = <0xdc500 0x493e0 0x168f00 0x71e44 0x1c2000 0x927c0>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f 0x20 0x21 0x22>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x493e0 0x122a00 0x71e44 0x156300 0x927c0 0x1bd500 0xc4c70 0x240900 0xe3c88 0x294f00 0x104410>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f 0x20 0x21 0x22>;
					qcom,cpufreq-memfreq-tbl = <0x1fa400 0x493e0 0x240900 0x927c0>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x1b8>;
				qcom,sampling-path = <0x1b9>;
				qcom,miss-ev = <0x17>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d>;
					qcom,cpufreq-memfreq-tbl = <0x4b000 0x59100 0x91500 0x7e900 0xc0300 0x96000 0xdc500 0xc4e00 0xf8700 0xdc500 0x10fe00 0xf3c00 0x12c000 0x10b300 0x148200 0x127500 0x168f00 0x148200 0x185100 0x16da00 0x1c2000 0x185100 0x1f5900 0x1b8a00>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f 0x20 0x21>;
					qcom,cpufreq-memfreq-tbl = <0x75300 0x59100 0x9ab00 0x7e900 0xe5b00 0xc4e00 0x122a00 0xdc500 0x13a100 0xf3c00 0x16da00 0x127500 0x1a1300 0x148200 0x1fa400 0x16da00 0x2406a8 0x185100 0x294f00 0x1b8a00>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x22>;
					qcom,cpufreq-memfreq-tbl = <0x75300 0x59100 0x9ab00 0x7e900 0xea600 0xc4e00 0x143700 0xf3c00 0x193200 0x127500 0x1af400 0x148200 0x20d000 0x16da00 0x258000 0x185100 0x2bf200 0x1b8a00>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x22>;
					qcom,cpufreq-memfreq-tbl = <0x20d000 0x59100 0x2bf200 0x1b8a00>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x1ba>;
				qcom,sampling-path = <0x1bb>;
				qcom,miss-ev = <0x1000>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e 0x1f 0x20 0x21 0x22>;
					qcom,cpufreq-memfreq-tbl = <0x216600 0x00 0x294f00 0x01>;
					qcom,sampling-enabled;
					phandle = <0x3d4>;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x22>;
					qcom,cpufreq-memfreq-tbl = <0x164400 0x00 0x2bf200 0x01>;
					qcom,sampling-enabled;
					phandle = <0x3d5>;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x22>;
					qcom,cpufreq-memfreq-tbl = <0x20d000 0x00 0x2bf200 0x01>;
					qcom,sampling-enabled;
					phandle = <0x3d6>;
				};
			};
		};

		qcom,llcc-l3-vote {
			qcom,target-dev = <0x1b8>;
			qcom,secondary-map = <0x493e0 0x59100 0x71e44 0x7e900 0x927c0 0x96000 0xc4c70 0xc4e00 0xe3c88 0xdc500 0x104410 0xf3c00>;
			phandle = <0x1bc>;
		};

		qcom,bwmon-llcc@240B7300 {
			compatible = "qcom,bwmon4";
			reg = <0x240b7400 0x300 0x240b7300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x1b6>;
			qcom,second-vote = <0x1bc>;
			phandle = <0x3d7>;
		};

		qcom,bwmon-ddr@24091000 {
			compatible = "qcom,bwmon5";
			reg = <0x24091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x1b4>;
			phandle = <0x3d8>;
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";
			depends-on-supply = <0x17b>;

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x3d9>;
				#cooling-cells = <0x02>;
				qcom,thermal-mitigation-step = <0x7a120>;
				qcom,shutdown-voltage = <0xb86>;
				mi,support-shutdown-delay;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				phandle = <0x3da>;

				connector {

					port {

						endpoint {
							remote-endpoint = <0x55e>;
							phandle = <0x55d>;
						};
					};
				};
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x01>;
				phandle = <0x3db>;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,pmic_glink_debug {
				compatible = "qcom,pmic-glink-debug";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				depends-on-supply = <0x158>;
				phandle = <0x3dc>;

				i2c@101 {
					reg = <0x101>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,bus-type = "i2c";

					qcom,smb1393@34 {
						compatible = "qcom,i2c-pmic";
						reg = <0x34>;
						qcom,can-sleep;
					};

					qcom,smb1393@35 {
						compatible = "qcom,i2c-pmic";
						reg = <0x35>;
						qcom,can-sleep;
					};
				};

				spmi@0 {
					reg = <0x00>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;
					phandle = <0x5c7>;

					qcom,pm7550ba-debug@7 {
						compatible = "qcom,spmi-pmic";
						reg = <0x07 0x00>;
						qcom,can-sleep;
					};
				};
			};

			qcom,glink-adc {
				compatible = "qcom,glink-adc";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				#io-channel-cells = <0x01>;
				status = "ok";
				phandle = <0x3dd>;

				smb1393_1_iin {
					reg = <0x1013401>;
					label = "smb1393_1_iin";
				};

				smb1393_1_ichg {
					reg = <0x1013402>;
					label = "smb1393_1_ichg";
				};

				smb1393_1_die_temp {
					reg = <0x1013403>;
					label = "smb1393_1_die_temp";
				};

				smb1393_2_iin {
					reg = <0x1013501>;
					label = "smb1393_2_iin";
				};

				smb1393_2_ichg {
					reg = <0x1013502>;
					label = "smb1393_2_ichg";
				};

				smb1393_2_die_temp {
					reg = <0x1013503>;
					label = "smb1393_2_die_temp";
				};
			};
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500\0qcom,adreno-smmu";
			reg = <0x3da0000 0x40000>;
			#iommu-cells = <0x02>;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			status = "ok";
			qcom,regulator-names = "vdd";
			vdd-supply = <0x1bd>;
			clocks = <0x175 0x11 0x16e 0x20 0x16e 0x21 0x175 0x02>;
			clock-names = "gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb";
			qcom,actlr = <0x00 0x3ff 0x32b>;
			interrupts = <0x00 0x2a1 0x04 0x00 0x2a5 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x1a6 0x04 0x00 0x1dc 0x04 0x00 0x23e 0x04 0x00 0x23f 0x04 0x00 0x240 0x04 0x00 0x241 0x04 0x00 0x293 0x04 0x00 0x295 0x04 0x00 0x298 0x04 0x00 0x299 0x04 0x00 0x29a 0x04 0x00 0x29c 0x04 0x00 0x29d 0x04 0x00 0x2bb 0x04>;
			phandle = <0x1c1>;

			gpu_qtb@3de8000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x3de8000 0x1000>;
				qcom,stream-id-range = <0x00 0x400>;
				qcom,iova-width = <0x31>;
				interconnects = <0x1a2 0x00 0x188 0x200>;
				qcom,num-qtb-ports = <0x02>;
				phandle = <0x3de>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000>;
			#iommu-cells = <0x02>;
			qcom,use-3-lvl-tables;
			qcom,handoff-smrs = <0x1c00 0x02>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			status = "ok";
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x19c 0x04 0x00 0x1a5 0x04 0x00 0x2c2 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b1 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04>;
			qcom,actlr = <0x800 0x20 0x01 0x1800 0x00 0x01 0x1820 0x00 0x01 0x1840 0x00 0x01 0x1860 0x00 0x01 0x1880 0x00 0x01 0x18c0 0x00 0x01 0x18a0 0x00 0x103 0x18e0 0x00 0x103 0xc01 0x00 0x303 0xc02 0x00 0x303 0xc03 0x00 0x303 0xc04 0x00 0x303 0xc05 0x00 0x303 0xc06 0x00 0x303 0xc07 0x00 0x303 0xc08 0x00 0x303 0xc09 0x00 0x303 0xc0c 0x00 0x303 0xc0d 0x00 0x303 0xc0e 0x00 0x303 0x1c00 0x02 0x01 0x1c01 0x00 0x01 0x1920 0x00 0x103 0x1923 0x00 0x103 0x1924 0x00 0x103 0x1940 0x00 0x103 0x1941 0x04 0x103 0x1943 0x00 0x103 0x1944 0x00 0x103 0x1947 0x00 0x103>;
			phandle = <0x129>;

			anoc_1_qtb@16f1000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x16f1000 0x1000>;
				qcom,stream-id-range = <0x00 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x1be 0x08 0x188 0x200>;
				qcom,num-qtb-ports = <0x01>;
				phandle = <0x3df>;
			};

			anoc_2_qtb@171a000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x171a000 0x1000>;
				qcom,stream-id-range = <0x400 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x1be 0x09 0x188 0x200>;
				qcom,num-qtb-ports = <0x01>;
				phandle = <0x3e0>;
			};

			cam_hf_qtb@14d2000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x14d2000 0x1000>;
				qcom,stream-id-range = <0x800 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x1bf 0x0b 0x188 0x200>;
				qcom,num-qtb-ports = <0x02>;
				phandle = <0x3e1>;
			};

			nsp_qtb@7d3000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x7d3000 0x1000>;
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,iova-width = <0x22>;
				interconnects = <0x199 0x29 0x188 0x200>;
				qcom,num-qtb-ports = <0x02>;
				phandle = <0x3e2>;
			};

			lpass_qtb@7b3000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x7b3000 0x1000>;
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x187 0x28 0x188 0x200>;
				qcom,num-qtb-ports = <0x01>;
				phandle = <0x3e3>;
			};

			pcie_qtb@16cd000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x16cd000 0x1000>;
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x1c0 0x2c 0x188 0x200>;
				qcom,num-qtb-ports = <0x01>;
				qcom,opt-out-tbu-halting;
				phandle = <0x3e4>;
			};

			sf_qtb@1451000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x1451000 0x1000>;
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,iova-width = <0x24>;
				interconnects = <0x1bf 0x1c 0x188 0x200>;
				qcom,num-qtb-ports = <0x02>;
				phandle = <0x3e5>;
			};

			mdp_hf_qtb@14d0000 {
				compatible = "qcom,qsmmuv500-tbu\0qcom,qtb500";
				reg = <0x14d0000 0x1000>;
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,iova-width = <0x20>;
				interconnects = <0x1bf 0x15 0x188 0x200>;
				qcom,num-qtb-ports = <0x02>;
				phandle = <0x3e6>;
			};
		};

		dma_dev {
			compatible = "qcom,iommu-dma";
			memory-region = <0x191>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x129 0x400 0x00>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x129 0x400 0x00>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x129 0x400 0x00>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x129 0x400 0x00>;
				dma-coherent;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x129 0x400 0x00>;
				qcom,iommu-vmid = <0x0a>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x1c1 0x07 0x00>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x1c1 0x07 0x00>;
				dma-coherent;
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,secure_cdsp {
				qcom,dma-heap-name = "qcom,cma-secure-cdsp";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x1c2>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x19e>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x19f>;
			};

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x1c3>;
			};
		};

		qcom,gdsc@adf0004 {
			compatible = "qcom,gdsc";
			reg = <0xadf0004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3e7>;
		};

		qcom,gdsc@add5004 {
			compatible = "qcom,gdsc";
			reg = <0xadd5004 0x04>;
			regulator-name = "cam_cc_camss_top_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3e8>;
		};

		qcom,gdsc@adf1004 {
			compatible = "qcom,gdsc";
			reg = <0xadf1004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3e9>;
		};

		qcom,gdsc@adf2004 {
			compatible = "qcom,gdsc";
			reg = <0xadf2004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3ea>;
		};

		qcom,gdsc@adf2054 {
			compatible = "qcom,gdsc";
			reg = <0xadf2054 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3eb>;
		};

		qcom,gdsc@adf0080 {
			compatible = "qcom,gdsc";
			reg = <0xadf0080 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3ec>;
		};

		qcom,gdsc@adf00e4 {
			compatible = "qcom,gdsc";
			reg = <0xadf00e4 0x04>;
			regulator-name = "cam_cc_sbi_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3ed>;
		};

		qcom,gdsc@adf3058 {
			compatible = "qcom,gdsc";
			reg = <0xadf3058 0x04>;
			regulator-name = "cam_cc_sfe_0_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3ee>;
		};

		qcom,gdsc@adf30a8 {
			compatible = "qcom,gdsc";
			reg = <0xadf30a8 0x04>;
			regulator-name = "cam_cc_sfe_1_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c4>;
			phandle = <0x3ef>;
		};

		qcom,gdsc@adf30f8 {
			compatible = "qcom,gdsc";
			reg = <0xadf30f8 0x04>;
			regulator-name = "cam_cc_sfe_2_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3f0>;
		};

		qcom,gdsc@adf32bc {
			compatible = "qcom,gdsc";
			reg = <0xadf32bc 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x0a>;
			clock-names = "ahb_clk";
			interconnects = <0x1bf 0x0b 0x1bf 0x22f>;
			interconnect-names = "mmnoc";
			parent-supply = <0x1c5>;
			phandle = <0x1c4>;
		};

		qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <0x1c6>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x14>;
			clock-names = "ahb_clk";
			parent-supply = <0x149>;
			phandle = <0x1c6>;
		};

		qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x04>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,support-hw-trigger;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x14>;
			clock-names = "ahb_clk";
			parent-supply = <0x149>;
			phandle = <0x3f1>;
		};

		qcom,gdsc@a909000 {
			compatible = "qcom,gdsc";
			reg = <0xa909000 0x04>;
			regulator-name = "mdss_1_disp_cc_mdss_core_gdsc";
			proxy-supply = <0x1c7>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x1c7>;
		};

		qcom,gdsc@a90b000 {
			compatible = "qcom,gdsc";
			reg = <0xa90b000 0x04>;
			regulator-name = "mdss_1_disp_cc_mdss_core_int2_gdsc";
			qcom,support-hw-trigger;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3f2>;
		};

		syscon@15214c {
			compatible = "syscon";
			reg = <0x15214c 0x04>;
			phandle = <0x1c8>;
		};

		syscon@152150 {
			compatible = "syscon";
			reg = <0x152150 0x04>;
			phandle = <0x3f3>;
		};

		qcom,gdsc@17891000 {
			compatible = "qcom,gdsc";
			reg = <0x17891000 0x04>;
			regulator-name = "apss_ubwcp_pwr_ctrl";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x3f4>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1c8 0x00>;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x147>;
			phandle = <0x3f5>;
		};

		qcom,gdsc@16c000 {
			compatible = "qcom,gdsc";
			reg = <0x16c000 0x04>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1c8 0x01>;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x14c>;
			phandle = <0x265>;
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			reg = <0x18d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1c8 0x01>;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3f6>;
		};

		qcom,gdsc@18e000 {
			compatible = "qcom,gdsc";
			reg = <0x18e000 0x04>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1c8 0x04>;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3f7>;
		};

		qcom,gdsc@117004 {
			compatible = "qcom,gdsc";
			reg = <0x117004 0x04>;
			regulator-name = "gcc_pcie_2_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1c8 0x05>;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3f8>;
		};

		qcom,gdsc@1a3000 {
			compatible = "qcom,gdsc";
			reg = <0x1a3000 0x04>;
			regulator-name = "gcc_pcie_2_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1c8 0x06>;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3f9>;
		};

		qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			reg = <0x19e000 0x04>;
			regulator-name = "gcc_ufs_mem_phy_gdsc";
			proxy-supply = <0x1c9>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x14c>;
			phandle = <0x1c9>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			reg = <0x177004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			proxy-supply = <0x1ca>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x147>;
			phandle = <0x1ca>;
		};

		qcom,gdsc@139004 {
			compatible = "qcom,gdsc";
			reg = <0x139004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			proxy-supply = <0x1cb>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x147>;
			phandle = <0x1cb>;
		};

		qcom,gdsc@150018 {
			compatible = "qcom,gdsc";
			reg = <0x150018 0x04>;
			regulator-name = "gcc_usb3_phy_gdsc";
			proxy-supply = <0x1cc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			parent-supply = <0x14c>;
			phandle = <0x1cc>;
		};

		qcom,gdsc@1a5004 {
			compatible = "qcom,gdsc";
			reg = <0x1a5004 0x04>;
			regulator-name = "gcc_usb30_sec_gdsc";
			proxy-supply = <0x1cd>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x1cd>;
		};

		qcom,gdsc@1a600c {
			compatible = "qcom,gdsc";
			reg = <0x1a600c 0x04>;
			regulator-name = "gcc_usb3_sec_phy_gdsc";
			proxy-supply = <0x1ce>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x1ce>;
		};

		syscon@3d99168 {
			compatible = "syscon";
			reg = <0x3d990a0 0x04>;
			phandle = <0x1cf>;
		};

		qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			reg = <0x3d9908c 0x04>;
			regulator-name = "gpu_cc_cx_gdsc";
			hw-ctrl-addr = <0x1cf>;
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x16e 0x1d>;
			clock-names = "ahb_clk";
			parent-supply = <0x147>;
			phandle = <0x1bd>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			reg = <0x3d99504 0x04>;
			phandle = <0x3fa>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			reg = <0x3d99030 0x04>;
			status = "ok";
			phandle = <0x3fb>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			reg = <0x3d99180 0x04>;
			status = "ok";
			phandle = <0x3fc>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			reg = <0x3d9958c 0x04>;
			phandle = <0x3fd>;
		};

		qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			reg = <0x3d99034 0x04>;
			regulator-name = "gpu_cc_gx_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x1d>;
			clock-names = "ahb_clk";
			parent-supply = <0x1d0>;
			phandle = <0x3fe>;
		};

		qcom,gdsc@3d68024 {
			compatible = "qcom,gdsc";
			reg = <0x3d68024 0x04>;
			regulator-name = "gx_clkctl_gx_gdsc";
			reg-supply = <0x1bd>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "disabled";
			phandle = <0x3ff>;
		};

		qcom,gdsc@aaf80a4 {
			compatible = "qcom,gdsc";
			reg = <0xaaf80a4 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x89>;
			clock-names = "ahb_clk";
			parent-supply = <0x1d1>;
			phandle = <0x400>;
		};

		qcom,gdsc@aaf804c {
			compatible = "qcom,gdsc";
			reg = <0xaaf804c 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x89>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c5>;
			phandle = <0x1d1>;
		};

		qcom,gdsc@aaf80cc {
			compatible = "qcom,gdsc";
			reg = <0xaaf80cc 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x89>;
			clock-names = "ahb_clk";
			parent-supply = <0x1d2>;
			phandle = <0x401>;
		};

		qcom,gdsc@aaf8078 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8078 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			status = "ok";
			clocks = <0x16e 0x89>;
			clock-names = "ahb_clk";
			parent-supply = <0x1c5>;
			phandle = <0x1d2>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x17b 0x08 0x02 0x04>;
			mboxes = <0x17b 0x08 0x02>;
			phandle = <0x402>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x17b 0x06 0x03 0x04>;
			mboxes = <0x17b 0x06 0x03>;
			phandle = <0x403>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x17b 0x03 0x03 0x04>;
			mboxes = <0x17b 0x03 0x03>;
			phandle = <0x404>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x17b 0x04 0x03 0x04>;
			mboxes = <0x17b 0x04 0x03>;
			phandle = <0x405>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			#address-cells = <0x01>;
			size-cells = <0x01>;
			ranges;
			USB3_GDSC-supply = <0x1cb>;
			clocks = <0x16e 0x7e 0x16e 0x10 0x16e 0x08 0x16e 0x80 0x16e 0x83>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			resets = <0x16e 0x13>;
			reset-names = "core_reset";
			interrupts-extended = <0x01 0x00 0x82 0x04 0x156 0x0e 0x01 0x156 0x0f 0x01 0x156 0x11 0x04>;
			interrupt-names = "pwr_event_irq\0dp_hs_phy_irq\0dm_hs_phy_irq\0ss_phy_irq";
			qcom,use-pdc-interrupts;
			extcon = <0x1d3>;
			qcom,use-eusb2-phy;
			qcom,dis-sending-cm-l1-quirk;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			qcom,pm-qos-latency = <0x02>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x1a1 0x31 0x188 0x200 0x1a1 0x31 0x1a3 0x211 0x1a2 0x02 0x1a3 0x223>;
			usb-role-switch;
			phandle = <0x406>;
			qcom,wcd_usbss = <0x40b>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd93c>;
				iommus = <0x129 0x40 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				dma-coherent;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0x1d4 0x407>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				snps,usb2-lpm-disable;
				snps,usb2-gadget-lpm-disable;
				tx-fifo-resize;
				dr_mode = "otg";
				maximum-speed = "high-speed";
				usb-role-switch;
			};

			port {

				endpoint {
					remote-endpoint = <0x55d>;
					phandle = <0x55e>;
				};
			};
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x407>;
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-snps-eusb2-phy";
			reg = <0x88e3000 0x154 0x88e2000 0x04 0xc278000 0x04>;
			reg-names = "eusb2_phy_base\0eud_enable_reg\0eud_detect_reg";
			vdd-supply = <0x14d>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xe7ef0>;
			vdda12-supply = <0x14e>;
			clocks = <0x16c 0x1b 0x1a5 0x04>;
			clock-names = "ref_clk_src\0ref_clk";
			resets = <0x16e 0x0f>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x00 0x58>;
			phandle = <0x1d4>;
			dummy-supply = <0x55c>;
			usb-repeater = <0x55c>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x1d6>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xe09c0>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x14e>;
			usb3_dp_phy_gdsc-supply = <0x1cc>;
			clocks = <0x16e 0x84 0x16e 0x87 0x16e 0x88 0x173 0x16c 0x1b 0x1a5 0x05 0x16e 0x86>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0ref_clk\0com_aux_clk";
			resets = <0x16e 0x14 0x16e 0x16>;
			reset-names = "global_phy_reset\0phy_reset";
			pinctrl-names = "default";
			pinctrl-0 = <0x1d7>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1e00>;
			qcom,qmp-phy-init-seq = <0x1000 0xc0 0x1004 0x01 0x1010 0x02 0x1014 0x16 0x1018 0x36 0x101c 0x04 0x1020 0x16 0x1024 0x41 0x1028 0x41 0x102c 0x00 0x1030 0x55 0x1034 0x75 0x1038 0x01 0x103c 0x01 0x1048 0x25 0x104c 0x02 0x1050 0x5c 0x1054 0x0f 0x1058 0x5c 0x105c 0x0f 0x1060 0xc0 0x1064 0x01 0x1070 0x02 0x1074 0x16 0x1078 0x36 0x1080 0x08 0x1084 0x1a 0x1088 0x41 0x108c 0x00 0x1090 0x55 0x1094 0x75 0x1098 0x01 0x10a8 0x25 0x10ac 0x02 0x10bc 0x0a 0x10c0 0x01 0x10cc 0x62 0x10d0 0x02 0x10e8 0x0c 0x1110 0x1a 0x1124 0x14 0x1140 0x04 0x1170 0x20 0x1174 0x16 0x11a4 0xb6 0x11a8 0x4b 0x11ac 0x37 0x11b4 0x0c 0x1234 0x00 0x1238 0x00 0x123c 0x1f 0x1240 0x09 0x1284 0xf5 0x128c 0x3f 0x1290 0x3f 0x1294 0x5f 0x12a4 0x12 0x12e4 0x21 0x1408 0x0a 0x1414 0x06 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0x0f 0x1444 0x99 0x144c 0x08 0x1450 0x08 0x1454 0x00 0x1458 0x0a 0x1460 0xa0 0x14d4 0x54 0x14d8 0x0f 0x14dc 0x13 0x14ec 0x0f 0x14f0 0x4a 0x14f4 0x0a 0x14f8 0x07 0x14fc 0x00 0x1510 0x47 0x151c 0x04 0x1524 0x0e 0x155c 0x3f 0x1560 0xbf 0x1564 0xff 0x1568 0xdf 0x156c 0xed 0x1570 0xdc 0x1574 0x5c 0x1578 0x9c 0x157c 0x1d 0x1580 0x09 0x15a0 0x04 0x15a4 0x38 0x15a8 0x0c 0x15b0 0x10 0x15e4 0x14 0x15f8 0x08 0x1634 0x00 0x1638 0x00 0x163c 0x1f 0x1640 0x09 0x1684 0xf5 0x168c 0x3f 0x1690 0x3f 0x1694 0x5f 0x16a4 0x12 0x16e4 0x05 0x1808 0x0a 0x1814 0x06 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0x0f 0x1844 0x99 0x184c 0x08 0x1850 0x08 0x1854 0x00 0x1858 0x0a 0x1860 0xa0 0x18d4 0x54 0x18d8 0x0f 0x18dc 0x13 0x18ec 0x0f 0x18f0 0x4a 0x18f4 0x0a 0x18f8 0x07 0x18fc 0x00 0x1910 0x47 0x191c 0x04 0x1924 0x0e 0x195c 0xbf 0x1960 0xbf 0x1964 0xbf 0x1968 0xdf 0x196c 0xfd 0x1970 0xdc 0x1974 0x5c 0x1978 0x9c 0x197c 0x1d 0x1980 0x09 0x19a0 0x04 0x19a4 0x38 0x19a8 0x0c 0x19b0 0x10 0x19e4 0x14 0x19f8 0x08 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0x99 0x1d90 0xe7 0x1d94 0x03 0x1db0 0x0a 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0x0c 0x1ddc 0x4b 0x1dec 0x10 0x1f00 0x68 0x1f18 0xf8 0x1f3c 0x07 0x1f40 0x40 0x1f44 0x00>;
			phandle = <0x1d5>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x129 0x100b 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0b>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x129 0xb6 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x1e>;
			qcom,ev-factor = <0x01>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			dma-coherent;
			status = "ok";
			phandle = <0x1df>;
		};

		qcom,qupv3_0_geni_se@ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0xac0000 0x2000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "m-ahb\0s-ahb";
			clocks = <0x16e 0x66 0x16e 0x67>;
			iommus = <0x129 0xa3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			ranges;
			status = "ok";
			phandle = <0x408>;

			qcom,qup_uart@a94000 {
				compatible = "qcom,geni-debug-uart";
				reg = <0xa94000 0x4000>;
				reg-names = "se_phys";
				interrupts = <0x00 0x166 0x04>;
				clock-names = "se";
				clocks = <0x16e 0x4b>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1d9 0x1da>;
				pinctrl-1 = <0x1db>;
				status = "ok";
				phandle = <0x409>;
			};

			i2c@a80000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa80000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x161 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x41>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1dc 0x1dd>;
				pinctrl-1 = <0x1de>;
				dmas = <0x1df 0x00 0x00 0x03 0x40 0x00 0x1df 0x01 0x00 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				qcom,shared;
				status = "ok";
				phandle = <0x40a>;
				clock-frequency = <0x61a80>;

				wcd939x_i2c@e {
					compatible = "qcom,wcd939x-i2c";
					reg = <0x0e>;
					vdd-usb-cp-supply = <0x1e0>;
					phandle = <0x40b>;
					status = "disabled";
					wcd-equ-bw-settings = <0x08>;
					wcd-equ-bw-settings-host = <0x08>;
				};

				fsa4480@42 {
					phandle = <0x638>;
					reg = <0x42>;
					mi,lpd-use-sbu_h = <0x01>;
					compatible = "qcom,fsa4480-i2c";
					status = "ok";
				};

				aw8697_haptic@5A {
					status = "ok";
					vib_rtp_time = <0x14 0x14 0x14 0x14 0x14 0x14 0x14 0x14 0x4e20 0x3a98 0x3a98 0x4e20 0x61a8 0x3a98 0x7530 0x61a8 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20>;
					vib_effect_max = <0xc5>;
					vib_effect_id_boundary = <0x0a>;
					aw86927_vib_bst_vol_rtp = <0x5f>;
					aw86927_vib_bst_vol_ram = <0x5f>;
					aw86927_vib_bst_vol_default = <0x5f>;
					aw86927_vib_trig_config = <0x00 0x00 0x00 0x01 0x00 0x02 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x02 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x02 0x00 0x00>;
					aw86927_vib_d2s_gain = <0x04>;
					aw86927_vib_cont_brk_gain = <0x08>;
					aw86927_vib_cont_bst_brk_gain = <0x05>;
					aw86927_vib_cont_bemf_set = <0x02>;
					aw86927_vib_cont_tset = <0x06>;
					aw86927_vib_brk_bst_md = <0x00>;
					aw86927_vib_cont_track_margin = <0x0c>;
					aw86927_vib_cont_brk_time = <0x08>;
					aw86927_vib_cont_wait_num = <0x06>;
					aw86927_vib_cont_drv_width = <0x6a>;
					aw86927_vib_cont_drv2_time = <0x06>;
					aw86927_vib_cont_drv1_time = <0x04>;
					aw86927_vib_cont_drv2_lvl = <0x36>;
					aw86927_vib_cont_drv1_lvl = <0x7f>;
					aw86927_vib_f0_cali_percen = <0x07>;
					aw86927_vib_f0_pre = <0x6a4>;
					aw86927_vib_mode = <0x00>;
					aw8697_vib_bst_vol_rtp = <0x0e>;
					aw8697_vib_bst_vol_ram = <0x0e>;
					aw8697_vib_bst_vol_default = <0x0e>;
					aw8697_vib_trig_config = <0x00 0x01 0x00 0x01 0x02 0x00 0x01 0x00 0x01 0x02 0x00 0x01 0x00 0x01 0x02>;
					aw8697_vib_bstdbg = <0x30 0xeb 0xd4 0x00 0x00 0x00>;
					aw8697_vib_r_spare = <0x68>;
					aw8697_vib_tset = <0x1a>;
					aw8697_vib_sw_brake = <0x2c>;
					aw8697_vib_bemf_config = <0x00 0x08 0x03 0xf8>;
					aw8697_vib_f0_trace_parameter = <0x09 0x03 0x01 0x1f>;
					aw8697_vib_f0_coeff = <0x104>;
					aw8697_vib_cont_num_brk = <0x03>;
					aw8697_vib_cont_zc_thr = <0x8f8>;
					aw8697_vib_cont_td = <0xef>;
					aw8697_vib_cont_drv_lvl_ov = <0x3c>;
					aw8697_vib_cont_drv_lev = <0x3c>;
					aw8697_vib_f0_cali_percen = <0x07>;
					aw8697_vib_f0_pre = <0x6a4>;
					aw8697_vib_mode = <0x00>;
					pinctrl-2 = <0x66b>;
					pinctrl-1 = <0x66a>;
					pinctrl-0 = <0x669>;
					pinctrl-names = "awinic_reset_reset\0awinic_reset_active\0awinic_interrupt_active";
					irq-gpio = <0x16b 0x36 0x00>;
					reset-gpio = <0x16b 0x1e 0x00>;
					reg = <0x5a>;
					compatible = "awinic,awinic_haptic";

					wf_0 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x00>;
					};

					wf_1 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x3010000>;
						qcom,wf-pattern = [7e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x01>;
					};

					wf_2 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [7e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x02>;
					};

					wf_3 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x03>;
					};

					wf_4 {
						qcom,wf-play-rate-us = <0x6d60>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x04>;
					};

					wf_5 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x3030100>;
						qcom,wf-pattern = [7e 7e 7e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x05>;
					};

					wf_6 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x06>;
					};

					wf_7 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x07>;
					};

					wf_8 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x08>;
					};

					wf_9 {
						qcom,wf-play-rate-us = <0x4e20>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-vmax-mv = <0xe10>;
						qcom,effect-id = <0x09>;
					};
				};

				sih6887_haptic@6B {
					phandle = <0x6e3>;
					vib_bst_vol_default = <0x5f>;
					vib_f0_pre = <0x6a4>;
					vib_effect_max = <0xc5>;
					vib_effect_id_boundary = <0x0a>;
					lra_name = "0809";
					pinctrl-2 = <0x66e>;
					pinctrl-1 = <0x66d>;
					pinctrl-0 = <0x66c>;
					pinctrl-names = "sih_reset_reset\0sih_reset_active\0sih_interrupt_active";
					interrupt = <0x1a 0x01>;
					reset-gpio = <0x16b 0x1e 0x00>;
					irq-gpio = <0x16b 0x36 0x00>;
					reg = <0x6b>;
					compatible = "silicon,sih_haptic_688X";
				};
			};

			spi@a80000 {
				compatible = "qcom,spi-geni";
				reg = <0xa80000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x161 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x41>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1e1 0x1e2 0x1e3 0x1e4>;
				pinctrl-1 = <0x1e5>;
				dmas = <0x1df 0x00 0x00 0x01 0x40 0x00 0x1df 0x01 0x00 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x40c>;
			};

			i2c@a84000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa84000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x162 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x43>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1e6 0x1e7>;
				pinctrl-1 = <0x1e8>;
				dmas = <0x1df 0x00 0x01 0x03 0x40 0x00 0x1df 0x01 0x01 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x40d>;
			};

			spi@a84000 {
				compatible = "qcom,spi-geni";
				reg = <0xa84000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x162 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x43>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1e9 0x1ea 0x1eb 0x1ec>;
				pinctrl-1 = <0x1ed>;
				dmas = <0x1df 0x00 0x01 0x01 0x40 0x00 0x1df 0x01 0x01 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "ok";
				phandle = <0x40e>;

				ir-spi@0 {
					compatible = "ir-spi";
					reg = <0x00>;
					spi-max-frequency = <0x124f800>;
					status = "ok";
				};
			};

			i3c-master@a84000 {
				compatible = "qcom,geni-i3c";
				reg = <0xa84000 0x4000 0xeca0000 0x10000>;
				clock-names = "se-clk";
				clocks = <0x16e 0x43>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep\0disable";
				pinctrl-0 = <0x1ee 0x1ef>;
				pinctrl-1 = <0x1f0 0x1f1>;
				pinctrl-2 = <0x1f2>;
				interrupts-extended = <0x01 0x00 0x162 0x04 0x156 0x21 0x04 0x156 0x20 0x04>;
				#address-cells = <0x03>;
				#size-cells = <0x00>;
				qcom,ibi-ctrl-id = <0x01>;
				dmas = <0x1df 0x00 0x01 0x04 0x40 0x00 0x1df 0x01 0x01 0x04 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x40f>;
			};

			i2c@a88000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa88000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x163 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x45>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1f3 0x1f4>;
				pinctrl-1 = <0x1f5>;
				dmas = <0x1df 0x00 0x02 0x03 0x40 0x00 0x1df 0x01 0x02 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x410>;
			};

			spi@a88000 {
				compatible = "qcom,spi-geni";
				reg = <0xa88000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x163 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x45>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1f6 0x1f7 0x1f8 0x1f9>;
				pinctrl-1 = <0x1fa>;
				dmas = <0x1df 0x00 0x02 0x01 0x40 0x00 0x1df 0x01 0x02 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x411>;
			};

			i2c@a8c000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa8c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x164 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x47>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1fb 0x1fc>;
				pinctrl-1 = <0x1fd>;
				dmas = <0x1df 0x00 0x03 0x03 0x40 0x00 0x1df 0x01 0x03 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x412>;
			};

			spi@a8c000 {
				compatible = "qcom,spi-geni";
				reg = <0xa8c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x164 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x47>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x1fe 0x1ff 0x200 0x201>;
				pinctrl-1 = <0x202>;
				dmas = <0x1df 0x00 0x03 0x01 0x40 0x00 0x1df 0x01 0x03 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x413>;
			};

			i2c@a90000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa90000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x165 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x49>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x203 0x204>;
				pinctrl-1 = <0x205>;
				dmas = <0x1df 0x00 0x04 0x03 0x40 0x02 0x1df 0x01 0x04 0x03 0x40 0x02>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x414>;
			};

			spi@a90000 {
				compatible = "qcom,spi-geni";
				reg = <0xa90000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x165 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x49>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x564 0x565 0x566 0x567>;
				pinctrl-1 = <0x568 0x569>;
				dmas = <0x1df 0x00 0x04 0x01 0x40 0x02 0x1df 0x01 0x04 0x01 0x40 0x02>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "ok";
				phandle = <0x415>;
				qcom,rt;

				xiaomi_touch@0 {
					status = "ok";
					compatible = "xiaomi,peridot-spi\0focaltech,n16t-3683g-spi";
					reg = <0x00>;
					spi-max-frequency = <0xe4e1c0>;
					interrupt-parent = <0x16b>;
					interrupts = <0x81 0x2008>;
					pinctrl-names = "pmx_ts_active\0pmx_ts_suspend";
					pinctrl-0 = <0x56a 0x56b>;
					pinctrl-1 = <0x56c 0x56d>;
					vdd-supply = <0x357>;
					avdd-supply = <0x34f>;
					goodix,avdd-name = "avdd";
					goodix,iovdd-name = "vdd";
					goodix,irq-gpio = <0x16b 0x81 0x2008>;
					goodix,reset-gpio = <0x16b 0x80 0x00>;
					goodix,irq-flags = <0x02>;
					goodix,panel-max-x = <0x4c40>;
					goodix,panel-max-y = <0xa980>;
					goodix,panel-max-w = <0xff>;
					goodix,panel-max-p = <0x1000>;
					goodix,super-resolution-factor = <0x10>;
					goodix,firmware-name = "goodix_firmware_peridot_csot";
					goodix,config-name = "goodix_cfg_group_peridot_csot";
					goodix,firmware-name-second = "goodix_firmware_peridot_csot_second";
					goodix,config-name-second = "goodix_cfg_group_peridot_csot_second";
					goodix,touch-expert-array = <0x02 0x03 0x02 0x02 0x04 0x03 0x03 0x02 0x03 0x03 0x04 0x02>;
					focaltech,avdd-name = "avdd";
					focaltech,iovdd-name = "vdd";
					focaltech,irq-gpio = <0x16b 0x81 0x2008>;
					focaltech,reset-gpio = <0x16b 0x80 0x00>;
					focaltech,max-touch-number = <0x0a>;
					focaltech,super-resolution-factors = <0x10>;
					focaltech,display-coords = <0x00 0x00 0x4c40 0xa980>;
					focaltech,touch-range-array = <0x01 0x05 0x0a 0x0f 0x14>;
					focaltech,touch-def-array = <0x03 0x03 0x03 0x03>;
					focaltech,touch-expert-array = <0x0a 0x0a 0x0a 0x0a 0x14 0x14 0x0f 0x0a 0x14 0x14 0x14 0x0a>;
					focaltech,support-fod = <0x01>;
					focaltech,fod-lx = <0x1f8>;
					focaltech,fod-ly = <0x91c>;
					focaltech,fod-x-size = <0xd2>;
					focaltech,fod-y-size = <0xd2>;
					mi_tp,game-mode-array = <0x01 0x00 0x00 0x00 0x00>;
					mi_tp,active-mode-array = <0x01 0x00 0x00 0x00 0x00>;
					mi_tp,tolerance-array = <0x04 0x00 0x02 0x02 0x02>;
					mi_tp,up-threshold-array = <0x04 0x00 0x03 0x03 0x03>;
					mi_tp,aim-sensitivity-array = <0x04 0x00 0x02 0x02 0x02>;
					mi_tp,tap-stability-array = <0x04 0x00 0x02 0x02 0x02>;
					mi_tp,edge-filter-array = <0x03 0x00 0x02 0x02 0x02>;
					mi_tp,panel-orien-array = <0x03 0x00 0x00 0x00 0x00>;
					mi_tp,report-rate-array = <0x03 0x00 0x00 0x00 0x00>;
					mi_tp,expert-mode-array = <0x03 0x01 0x01 0x01 0x01>;
					panel = <0x5e0 0x5e1 0x5e2 0x5d2>;
				};

				goodix-berlin@0 {
					panel = <0x5dc 0x5dd 0x5de 0x5df>;
				};
			};

			i3c-master@a90000 {
				compatible = "qcom,geni-i3c";
				reg = <0xa90000 0x4000 0xecb0000 0x10000>;
				clock-names = "se-clk";
				clocks = <0x16e 0x49>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep\0disable";
				pinctrl-0 = <0x20b 0x20c>;
				pinctrl-1 = <0x20d 0x20e>;
				pinctrl-2 = <0x20f>;
				interrupts-extended = <0x01 0x00 0x165 0x04 0x156 0x23 0x04 0x156 0x22 0x04>;
				#address-cells = <0x03>;
				#size-cells = <0x00>;
				qcom,ibi-ctrl-id = <0x02>;
				dmas = <0x1df 0x00 0x04 0x04 0x40 0x00 0x1df 0x01 0x04 0x04 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x416>;
			};

			i2c@a98000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa98000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x16b 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x4d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x210 0x211>;
				pinctrl-1 = <0x212>;
				dmas = <0x1df 0x00 0x06 0x03 0x40 0x00 0x1df 0x01 0x06 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x417>;
			};

			spi@a98000 {
				compatible = "qcom,spi-geni";
				reg = <0xa98000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x16b 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x4d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x213 0x214 0x215 0x216>;
				pinctrl-1 = <0x217>;
				dmas = <0x1df 0x00 0x06 0x01 0x40 0x00 0x1df 0x01 0x06 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x418>;
			};

			i3c-master@a98000 {
				compatible = "qcom,geni-i3c";
				reg = <0xa98000 0x4000 0xecc0000 0x10000>;
				clock-names = "se-clk";
				clocks = <0x16e 0x4d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x189 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep\0disable";
				pinctrl-0 = <0x218 0x219>;
				pinctrl-1 = <0x21a 0x21b>;
				pinctrl-2 = <0x21c>;
				interrupts-extended = <0x01 0x00 0x16b 0x04 0x156 0x25 0x04 0x156 0x24 0x04>;
				#address-cells = <0x03>;
				#size-cells = <0x00>;
				qcom,ibi-ctrl-id = <0x03>;
				dmas = <0x1df 0x00 0x06 0x04 0x40 0x00 0x1df 0x01 0x06 0x04 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x419>;
			};

			i2c@a9c000 {
				compatible = "qcom,i2c-geni";
				reg = <0xa9c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x243 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x4f>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x21d 0x21e>;
				pinctrl-1 = <0x21f>;
				dmas = <0x1df 0x00 0x07 0x03 0x40 0x00 0x1df 0x01 0x07 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x41a>;
			};

			spi@a9c000 {
				compatible = "qcom,spi-geni";
				reg = <0xa9c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x243 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x4f>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x24 0x1d8 0x23c 0x1a2 0x02 0x1a3 0x21c 0x1a1 0x06 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x220 0x221 0x222 0x223>;
				pinctrl-1 = <0x224>;
				dmas = <0x1df 0x00 0x07 0x01 0x40 0x00 0x1df 0x01 0x07 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x41b>;
			};
		};

		qcom,gpi-dma@800000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x129 0x436 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x1e>;
			qcom,ev-factor = <0x01>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			dma-coherent;
			status = "ok";
			phandle = <0x228>;
		};

		qcom,qupv3_1_geni_se@8c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x8c0000 0x2000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "m-ahb\0s-ahb";
			clocks = <0x16e 0x6a 0x16e 0x6b>;
			iommus = <0x129 0x423 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			ranges;
			status = "ok";
			phandle = <0x41c>;

			i2c@880000 {
				compatible = "qcom,i2c-geni";
				reg = <0x880000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x175 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x56>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x610 0x611>;
				pinctrl-1 = <0x227>;
				dmas = <0x228 0x00 0x00 0x03 0x400 0x00 0x228 0x01 0x00 0x03 0x400 0x00>;
				dma-names = "tx\0rx";
				status = "ok";
				phandle = <0x41d>;
				qcom,pm-ctrl-client;
				qcom,clk-freq-out = <0xf4240>;

				qcom,eeprom1 {
					phandle = <0x612>;
					status = "ok";
					rgltr-load-current = <0x12c>;
					rgltr-max-voltage = <0x1b7740>;
					rgltr-min-voltage = <0x1b7740>;
					rgltr-cntrl-support;
					regulator-names = "cam_vio";
					cam_vio-supply = <0x36d>;
					compatible = "qcom,cam-i2c-eeprom";
					reg = <0x51>;
					cell-index = <0x01>;
				};

				qcom,cam-sensor1 {
					status = "ok";
					clock-rates = <0x124f800>;
					clock-cntl-level = "nominal";
					clock-names = "cam_clk";
					clocks = <0x153 0x71>;
					gpio-req-tbl-label = "CAMIF_MCLK4\0CAM_RESET_FRONT";
					gpio-req-tbl-flags = <0x01 0x00>;
					gpio-req-tbl-num = <0x00 0x01>;
					gpio-reset = <0x01>;
					gpios = <0x16b 0x44 0x00 0x16b 0x03 0x00>;
					pinctrl-1 = <0x4b1 0x614>;
					pinctrl-0 = <0x4b0 0x613>;
					pinctrl-names = "cam_default\0cam_suspend";
					gpio-no-mux = <0x00>;
					rgltr-load-current = <0xa9ec 0x12c 0x16b48 0x00>;
					rgltr-max-voltage = <0x2ab980 0x1b7740 0x16f300 0x00>;
					rgltr-min-voltage = <0x2ab980 0x1b7740 0x80e80 0x00>;
					rgltr-cntrl-support;
					regulator-names = "cam_vana\0cam_vio\0cam_vdig\0cam_clk";
					cam_clk-supply = <0x1c4>;
					cam_vdig-supply = <0x36a>;
					cam_vio-supply = <0x36d>;
					cam_vana-supply = <0x36e>;
					eeprom-src = <0x612>;
					aon-camera-id = <0x00>;
					sensor-position-yaw = <0x00>;
					sensor-position-pitch = <0x00>;
					sensor-position-roll = <0x10e>;
					csiphy-sd-index = <0x04>;
					compatible = "qcom,cam-i2c-sensor";
					reg = <0x10>;
					cell-index = <0x01>;
				};
			};

			spi@880000 {
				compatible = "qcom,spi-geni";
				reg = <0x880000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x175 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x56>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x229 0x22a 0x22b 0x22c>;
				pinctrl-1 = <0x22d>;
				dmas = <0x228 0x00 0x00 0x01 0x40 0x00 0x228 0x01 0x00 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x41e>;
			};

			i3c-master@880000 {
				compatible = "qcom,geni-i3c";
				reg = <0x880000 0x4000 0xecd0000 0x10000>;
				clock-names = "se-clk";
				clocks = <0x16e 0x56>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep\0disable";
				pinctrl-0 = <0x22e 0x22f>;
				pinctrl-1 = <0x230 0x231>;
				pinctrl-2 = <0x232>;
				interrupts-extended = <0x01 0x00 0x175 0x04 0x156 0x30 0x04 0x156 0x2f 0x04>;
				#address-cells = <0x03>;
				#size-cells = <0x00>;
				qcom,ibi-ctrl-id = <0x04>;
				dmas = <0x228 0x00 0x00 0x04 0x40 0x00 0x228 0x01 0x00 0x04 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x41f>;
			};

			i2c@884000 {
				compatible = "qcom,i2c-geni";
				reg = <0x884000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x247 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x58>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x233 0x234>;
				pinctrl-1 = <0x235>;
				dmas = <0x228 0x00 0x01 0x03 0x40 0x00 0x228 0x01 0x01 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "ok";
				phandle = <0x420>;
				qcom,clk-freq-out = <0xf4240>;

				nq@28 {
					compatible = "qcom,sn-nci";
					reg = <0x28>;
					qcom,sn-irq = <0x16b 0x3d 0x00>;
					qcom,sn-ven = <0x16b 0x72 0x00>;
					qcom,sn-clkreq = <0x16b 0x73 0x00>;
					qcom,sn-szone = "enable";
					qcom,sn-vdd-1p8-supply = <0x34a>;
					qcom,sn-vdd-1p8-voltage = <0x124f80 0x124f80>;
					qcom,sn-vdd-1p8-current = <0x26548>;
					interrupt-parent = <0x16b>;
					interrupts = <0x3d 0x00>;
					interrupt-names = "nfc_irq";
					pinctrl-names = "nfc_active\0nfc_suspend";
					pinctrl-0 = <0x560 0x561>;
					pinctrl-1 = <0x562 0x563>;
				};
			};

			i3c-master@884000 {
				compatible = "qcom,geni-i3c";
				reg = <0x884000 0x4000 0xece0000 0x10000>;
				clock-names = "se-clk";
				clocks = <0x16e 0x58>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep\0disable";
				pinctrl-0 = <0x236 0x237>;
				pinctrl-1 = <0x238 0x239>;
				pinctrl-2 = <0x23a>;
				interrupts-extended = <0x01 0x00 0x247 0x04 0x156 0x32 0x04 0x156 0x31 0x04>;
				#address-cells = <0x03>;
				#size-cells = <0x00>;
				qcom,ibi-ctrl-id = <0x05>;
				dmas = <0x228 0x00 0x01 0x04 0x40 0x00 0x228 0x01 0x01 0x04 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x421>;
			};

			qcom,qup_uart@888000 {
				compatible = "qcom,msm-geni-serial-hs";
				reg = <0x888000 0x4000>;
				reg-names = "se_phys";
				interrupts-extended = <0x01 0x00 0x248 0x04 0x16b 0x2b 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x5a>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0active\0sleep\0shutdown";
				pinctrl-0 = <0x23b 0x23c 0x23d 0x23e>;
				pinctrl-1 = <0x23f 0x240 0x241 0x242>;
				pinctrl-2 = <0x23f 0x240 0x241 0x23e>;
				pinctrl-3 = <0x23b 0x23c 0x23d 0x23e>;
				qcom,wakeup-byte = <0xfd>;
				status = "ok";
				phandle = <0x422>;
			};

			i2c@88c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x88c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x249 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x5c>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x243 0x244>;
				pinctrl-1 = <0x245>;
				dmas = <0x228 0x00 0x03 0x03 0x40 0x02 0x228 0x01 0x03 0x03 0x40 0x02>;
				dma-names = "tx\0rx";
				status = "ok";
				phandle = <0x423>;

				aw882xx_smartpa@34 {
					status = "ok";
					spksw-gpio = <0x16b 0x62 0x00>;
					aw-cali-mode = "none";
					aw-re-max = <0x7530>;
					aw-re-min = <0xfa0>;
					sound-channel = <0x00>;
					sync-load = <0x01>;
					irq-gpio = <0x16b 0x2f 0x2008>;
					reset-gpio = <0x16b 0x4c 0x00>;
					reg = <0x34>;
					compatible = "awinic,aw882xx_smartpa";
				};

				aw882xx_smartpa@35 {
					status = "ok";
					aw-cali-mode = "none";
					aw-re-max = <0x7530>;
					aw-re-min = <0xfa0>;
					sound-channel = <0x01>;
					sync-load = <0x01>;
					irq-gpio = <0x16b 0x64 0x2008>;
					reset-gpio = <0x16b 0x98 0x00>;
					reg = <0x35>;
					compatible = "awinic,aw882xx_smartpa";
				};
			};

			spi@88c000 {
				compatible = "qcom,spi-geni";
				reg = <0x88c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x249 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x5c>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x246 0x247 0x248 0x249>;
				pinctrl-1 = <0x24a>;
				dmas = <0x228 0x00 0x03 0x01 0x40 0x02 0x228 0x01 0x03 0x01 0x40 0x02>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x424>;
			};

			i2c@890000 {
				compatible = "qcom,i2c-geni";
				reg = <0x890000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x24a 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x5e>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x24b 0x24c>;
				pinctrl-1 = <0x24d>;
				dmas = <0x228 0x00 0x04 0x03 0x40 0x00 0x228 0x01 0x04 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x425>;
			};

			i2c@894000 {
				compatible = "qcom,i2c-geni";
				reg = <0x894000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x24b 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x60>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x24e 0x24f>;
				pinctrl-1 = <0x250>;
				dmas = <0x228 0x00 0x05 0x03 0x40 0x00 0x228 0x01 0x05 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x426>;
			};

			spi@894000 {
				compatible = "qcom,spi-geni";
				reg = <0x894000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x24b 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x60>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x251 0x252 0x253 0x254>;
				pinctrl-1 = <0x255>;
				dmas = <0x228 0x00 0x05 0x01 0x40 0x00 0x228 0x01 0x05 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x427>;
			};

			i2c@898000 {
				compatible = "qcom,i2c-geni";
				reg = <0x898000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x1cd 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x62>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x256 0x257>;
				pinctrl-1 = <0x258>;
				dmas = <0x228 0x00 0x06 0x03 0x40 0x00 0x228 0x01 0x06 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x428>;
			};

			spi@898000 {
				compatible = "qcom,spi-geni";
				reg = <0x898000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x1cd 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x62>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x259 0x25a 0x25b 0x25c>;
				pinctrl-1 = <0x25d>;
				dmas = <0x228 0x00 0x06 0x01 0x40 0x00 0x228 0x01 0x06 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x429>;
			};

			i2c@89c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x89c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x1ce 0x04>;
				clock-names = "se-clk";
				clocks = <0x16e 0x64>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x1d8 0x25 0x1d8 0x23d 0x1a2 0x02 0x1a3 0x21d 0x189 0x07 0x188 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x25e 0x25f>;
				pinctrl-1 = <0x260>;
				dmas = <0x228 0x00 0x07 0x03 0x40 0x00 0x228 0x01 0x07 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x42a>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x1d07000 0x4000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0pcie_sm";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupts = <0x00 0x8c 0x04 0x00 0x95 0x04 0x00 0x96 0x04 0x00 0x97 0x04 0x00 0x98 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			msi-map = <0x00 0x1a9 0x1400 0x01 0x100 0x1a9 0x1401 0x01>;
			perst-gpio = <0x16b 0x21 0x00>;
			wake-gpio = <0x16b 0x51 0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x261 0x262 0x263>;
			pinctrl-1 = <0x261 0x264 0x263>;
			gdsc-phy-vdd-supply = <0x265>;
			clocks = <0x16e 0x11>;
			clock-names = "gcc_cnoc_pcie_sf_axi_clk";
			clock-frequency = <0x00>;
			clock-suppressible = <0x01>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x1c0 0x138b 0x188 0x1588>;
			qcom,pcie-clkreq-gpio = <0x76>;
			resets = <0x16e 0x03 0x16e 0x06>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1400>;
			iommu-map = <0x00 0x129 0x1400 0x01 0x100 0x129 0x1401 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-supported;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x96>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,pcie-clkreq-offset = <0x2c48>;
			qcom,pcie-phy-ver = <0x68>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0xc0 0x01 0x00 0xcc 0x62 0x00 0xd0 0x02 0x00 0x60 0xf8 0x00 0x64 0x01 0x00 0x00 0x93 0x00 0x04 0x01 0x00 0xe0 0x90 0x00 0xe4 0x82 0x00 0xf4 0x07 0x00 0x70 0x02 0x00 0x10 0x02 0x00 0x74 0x16 0x00 0x14 0x16 0x00 0x78 0x36 0x00 0x18 0x36 0x00 0x110 0x08 0x00 0xbc 0x0a 0x00 0x120 0x42 0x00 0x80 0x04 0x00 0x84 0x0d 0x00 0x20 0x0a 0x00 0x24 0x1a 0x00 0x88 0x41 0x00 0x28 0x34 0x00 0x90 0xab 0x00 0x94 0xaa 0x00 0x98 0x01 0x00 0x30 0x55 0x00 0x34 0x55 0x00 0x38 0x01 0x00 0x140 0x14 0x00 0x164 0x34 0x00 0x3c 0x01 0x00 0x1c 0x04 0x00 0x174 0x16 0x00 0x1bc 0x0f 0x00 0x170 0xa0 0x00 0x11a4 0x38 0x00 0x10dc 0x11 0x00 0x1160 0xbf 0x00 0x1164 0xbf 0x00 0x1168 0xb7 0x00 0x116c 0xea 0x00 0x115c 0x3f 0x00 0x1174 0x5c 0x00 0x1178 0x9c 0x00 0x117c 0x1a 0x00 0x1180 0x89 0x00 0x1170 0xdc 0x00 0x1188 0x94 0x00 0x118c 0x5b 0x00 0x1190 0x1a 0x00 0x1194 0x89 0x00 0x10cc 0x00 0x00 0x1008 0x09 0x00 0x1014 0x05 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x10d8 0x0f 0x00 0x1118 0x1c 0x00 0x10f8 0x07 0x00 0x11f8 0x08 0x00 0x1600 0x00 0x00 0xe84 0x15 0x00 0xe90 0x3f 0x00 0xee4 0x02 0x00 0xe40 0x06 0x00 0xe3c 0x18 0x00 0x19a4 0x38 0x00 0x18dc 0x11 0x00 0x1960 0xbf 0x00 0x1964 0xbf 0x00 0x1968 0xb7 0x00 0x196c 0xea 0x00 0x195c 0x3f 0x00 0x1974 0x5c 0x00 0x1978 0x9c 0x00 0x197c 0x1a 0x00 0x1980 0x89 0x00 0x1970 0xdc 0x00 0x1988 0x94 0x00 0x198c 0x5b 0x00 0x1990 0x1a 0x00 0x1994 0x89 0x00 0x18cc 0x00 0x00 0x1808 0x09 0x00 0x1814 0x05 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x18d8 0x0f 0x00 0x1918 0x1c 0x00 0x18f8 0x07 0x00 0x19f8 0x08 0x00 0x1684 0x15 0x00 0x1690 0x3f 0x00 0x16e4 0x02 0x00 0x1640 0x06 0x00 0x163c 0x18 0x00 0x2dc 0x05 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x6a4 0x1e 0x00 0x6f4 0x27 0x00 0x3e0 0x0f 0x00 0x60c 0x1d 0x00 0x614 0x07 0x00 0x620 0xc1 0x00 0x694 0x00 0x00 0x3d0 0x8c 0x00 0x368 0x17 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x00>;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x1f4 0x730 0x734 0x738 0x73c>;
			qcom,phy-debug-reg = <0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e0 0x1e4 0x1f8 0xed0 0x16d0 0xedc 0x16dc 0x11e0 0x19e0 0xa00 0x1200 0xa04 0x1204 0xa08 0x1208 0xa0c 0x120c 0xa10 0x1210 0xa14 0x1214 0xa18 0x1218 0xc20 0x1420 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x600 0x604>;
			qcom,pcie-sm-branch-offset = <0x1000>;
			qcom,pcie-sm-start-offset = <0x1090>;
			qcom,pcie-sm-seq = <0x1c018081 0x70074002 0x50028000 0x28007003 0x80804002 0x70021c01 0x18002802 0x70005000 0x10004000 0x80814002 0x18001c01 0x1c018080 0x100>;
			qcom,pcie-sm-branch-seq = <0x04 0x1c 0x24 0x2c 0x00 0x00 0x00>;
			qcom,pcie-sm-debug = <0x1040 0x1048 0x1050 0x1058 0x1060 0x1068 0x1070 0x1078 0x1080 0x1088 0x1090 0x1094 0x1098 0x109c>;
			status = "disabled";
			phandle = <0x42b>;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x42c>;
			};
		};

		qcom,pcie0_msi@0x17110040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17110040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			status = "disabled";
			phandle = <0x42d>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x266 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x267 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x268 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x269 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		tsens0@c228000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc228000 0x1ff 0xc222000 0x1ff>;
			#qcom,sensors = <0x0e>;
			interrupts = <0x00 0x1fa 0x04 0x00 0x280 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x26c>;
		};

		tsens1@c229000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc229000 0x1ff 0xc223000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fb 0x04 0x00 0x281 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x27d>;
		};

		tsens2@c22a000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc22a000 0x1ff 0xc224000 0x1ff>;
			#qcom,sensors = <0x05>;
			interrupts = <0x00 0x1fc 0x04 0x00 0x282 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x286>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				qcom,cpus = <0x1b>;
				qcom,cdev-alias = "thermal-pause-1";
				#cooling-cells = <0x02>;
				phandle = <0x42e>;
			};

			cpu1-pause {
				qcom,cpus = <0x1c>;
				qcom,cdev-alias = "thermal-pause-2";
				#cooling-cells = <0x02>;
				phandle = <0x27f>;
			};

			cpu2-pause {
				qcom,cpus = <0x1d>;
				qcom,cdev-alias = "thermal-pause-4";
				#cooling-cells = <0x02>;
				phandle = <0x281>;
			};

			cpu3-pause {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "thermal-pause-8";
				#cooling-cells = <0x02>;
				phandle = <0x26e>;
			};

			cpu4-pause {
				qcom,cpus = <0x1f>;
				qcom,cdev-alias = "thermal-pause-10";
				#cooling-cells = <0x02>;
				phandle = <0x271>;
			};

			cpu5-pause {
				qcom,cpus = <0x20>;
				qcom,cdev-alias = "thermal-pause-20";
				#cooling-cells = <0x02>;
				phandle = <0x274>;
			};

			cpu6-pause {
				qcom,cpus = <0x21>;
				qcom,cdev-alias = "thermal-pause-40";
				#cooling-cells = <0x02>;
				phandle = <0x277>;
			};

			cpu7-pause {
				qcom,cpus = <0x22>;
				qcom,cdev-alias = "thermal-pause-80";
				#cooling-cells = <0x02>;
				phandle = <0x27a>;
			};

			apc2-pause {
				qcom,cpus = <0x1d 0x1e 0x1f>;
				qcom,cdev-alias = "thermal-pause-1C";
				#cooling-cells = <0x02>;
				phandle = <0x42f>;
			};

			apc1-pause {
				qcom,cpus = <0x20 0x21 0x22>;
				qcom,cdev-alias = "thermal-pause-E0";
				#cooling-cells = <0x02>;
				phandle = <0x430>;
			};

			pause-cpu0 {
				qcom,cpus = <0x1b>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <0x1c>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <0x1d>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu4 {
				qcom,cpus = <0x1f>;
				qcom,cdev-alias = "pause-cpu4";
			};

			pause-cpu5 {
				qcom,cpus = <0x20>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <0x21>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <0x22>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				qcom,cpu = <0x1b>;
				qcom,cdev-alias = "cpu-hotplug0";
				#cooling-cells = <0x02>;
				phandle = <0x431>;
			};

			cpu1-hotplug {
				qcom,cpu = <0x1c>;
				qcom,cdev-alias = "cpu-hotplug1";
				#cooling-cells = <0x02>;
				phandle = <0x432>;
			};

			cpu2-hotplug {
				qcom,cpu = <0x1d>;
				qcom,cdev-alias = "cpu-hotplug2";
				#cooling-cells = <0x02>;
				phandle = <0x433>;
			};

			cpu3-hotplug {
				qcom,cpu = <0x1e>;
				qcom,cdev-alias = "cpu-hotplug3";
				#cooling-cells = <0x02>;
				phandle = <0x434>;
			};

			cpu4-hotplug {
				qcom,cpu = <0x1f>;
				qcom,cdev-alias = "cpu-hotplug4";
				#cooling-cells = <0x02>;
				phandle = <0x435>;
			};

			cpu5-hotplug {
				qcom,cpu = <0x20>;
				qcom,cdev-alias = "cpu-hotplug5";
				#cooling-cells = <0x02>;
				phandle = <0x436>;
			};

			cpu6-hotplug {
				qcom,cpu = <0x21>;
				qcom,cdev-alias = "cpu-hotplug6";
				#cooling-cells = <0x02>;
				phandle = <0x437>;
			};

			cpu7-hotplug {
				qcom,cpu = <0x22>;
				qcom,cdev-alias = "cpu-hotplug7";
				#cooling-cells = <0x02>;
				phandle = <0x438>;
			};
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			thermal-cluster-1-2 {
				qcom,cluster0 = <0x1e 0x1f 0x20 0x21>;
				qcom,cluster1 = <0x22>;
				#cooling-cells = <0x02>;
				phandle = <0x439>;
			};
		};

		qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <0x02>;
			qcom,bus-width = <0x04>;
			qcom,freq-table = <0x85980 0xbb800 0x17bb00 0x1a1300 0x1fef00 0x29bf80 0x30a200 0x384000 0x407400>;
			interconnects = <0x188 0x03 0x188 0x200>;
			phandle = <0x43a>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x43b>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x43c>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x43d>;
				};
			};

			modem {
				qcom,instance-id = <0x00>;

				modem_bcl {
					qcom,qmi-dev-name = "bcl";
					#cooling-cells = <0x02>;
					phandle = <0x43e>;
				};

				modem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x43f>;
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x440>;
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x441>;
				};

				sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x442>;
				};

				sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x443>;
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x444>;
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x445>;
				};

				pa_nr_sdr0_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x446>;
				};

				mmw0_dsc {
					qcom,qmi-dev-name = "mmw0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x447>;
				};

				mmw1_dsc {
					qcom,qmi-dev-name = "mmw1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x448>;
				};

				mmw2_dsc {
					qcom,qmi-dev-name = "mmw2_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x449>;
				};

				mmw3_dsc {
					qcom,qmi-dev-name = "mmw3_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x44a>;
				};

				wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x44b>;
				};

				modem_bw_backoff {
					qcom,qmi-dev-name = "modem_bw_backoff";
					#cooling-cells = <0x02>;
					phandle = <0x44c>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x44d>;
				};

				modem_nr_scg_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x44e>;
				};

				modem_lte_sub1_dsc {
					qcom,qmi-dev-name = "modem_lte_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x44f>;
				};

				modem_nr_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x450>;
				};

				pa_nr_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x451>;
				};

				pa_lte_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x452>;
				};

				pa_nr_sdr0_scg_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x453>;
				};

				mmw0_sub1_dsc {
					qcom,qmi-dev-name = "mmw0_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x454>;
				};

				mmw1_sub1_dsc {
					qcom,qmi-dev-name = "mmw1_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x455>;
				};

				mmw2_sub1_dsc {
					qcom,qmi-dev-name = "mmw2_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x456>;
				};

				mmw3_sub1_dsc {
					qcom,qmi-dev-name = "mmw3_sub1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x457>;
				};
			};
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				qcom,max-level = <0x10>;
				#cooling-cells = <0x02>;
				phandle = <0x458>;
			};
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x26a>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";

			cpu-cluster0 {
				qcom,cpus = <0x1b 0x1c 0x1d>;
			};

			cpu-cluster1 {
				qcom,cpus = <0x1e 0x1f 0x20 0x21>;
			};

			cpu-cluster2 {
				qcom,cpus = <0x22>;
			};
		};

		limits-stat {
			compatible = "qcom,limits-stat";
			qcom,limits-stat-sensor-names = "aoss-0\0cpuss-0\0cpuss-1\0cpu-1-0-0\0cpu-1-0-1\0cpu-1-1-0\0cpu-1-1-1\0cpu-1-2-0\0cpu-1-2-1\0cpu-1-3-0\0cpu-1-3-1\0cpu-2-0-0\0cpu-2-0-1\0cpu-2-0-2\0aoss-1\0cpu-0-0-0\0cpu-0-1-0\0cpu-0-2-0\0nsphvx-0\0nsphvx-1\0nsphmx-0\0nsphmx-1\0gpuss-0\0gpuss-1\0gpuss-2\0gpuss-3\0video\0ddr\0camera-0\0camera-1\0aoss-2\0mdmss-0\0mdmss-1\0mdmss-2\0mdmss-3\0vbat";
			phandle = <0x459>;
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x26b>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "modem_tsens\0modem_tsens1\0sdr0_pa\0sdr0\0mmw0\0mmw1\0mmw2\0mmw3\0mmw_pa1\0mmw_pa2\0mmw_pa3\0mmw_ific0\0sub0_sdr0_pa\0sub1_modem_cfg\0sub1_lte_cc\0sub1_mcg_fr1_cc\0sub1_mcg_fr2_cc\0sub1_scg_fr1_cc\0sub1_scg_fr2_cc";
			};
		};

		qcom,kgsl-iommu@3da0000 {
			phandle = <0x467>;
			vddcx-supply = <0x1bd>;
			reg = <0x3da0000 0x40000>;
			compatible = "qcom,kgsl-smmu-v2";

			gfx3d_user {
				phandle = <0x468>;
				qcom,iommu-dma = "disabled";
				iommus = <0x1c1 0x00 0x00>;
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_secure {
				phandle = <0x469>;
				qcom,iommu-dma = "disabled";
				iommus = <0x1c1 0x02 0x00>;
				compatible = "qcom,smmu-kgsl-cb";
			};
		};

		qcom,gmu@3d69000 {
			phandle = <0x46a>;
			qcom,ipc-core = <0x400000 0x140000>;
			mbox-names = "aop";
			mboxes = <0x3b2 0x00>;
			qcom,iommu-dma = "disabled";
			iommus = <0x1c1 0x05 0x00>;
			qcom,gmu-freq-table = <0xd1cef00 0x40 0x20c85580 0x80>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk";
			clocks = <0x175 0x09 0x175 0x0b 0x16e 0x12 0x16e 0x20 0x175 0x02 0x175 0x14>;
			vdd-supply = <0x3fe>;
			vddcx-supply = <0x1bd>;
			regulator-names = "vddcx\0vdd";
			interrupt-names = "hfi\0gmu";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			reg-names = "gmu\0gmu_pdc\0gmu_ao_blk_dec0";
			reg = <0x3d68000 0x37000 0xb280000 0x10000 0x3d40000 0x10000>;
			compatible = "qcom,gen7-gmu";
		};

		qcom,gpu-coresight-cx {
			phandle = <0x46b>;
			coresight-atid = <0x34>;
			coresight-name = "coresight-gfx-cx";
			compatible = "qcom,gpu-coresight-cx";

			out-ports {

				port {

					endpoint {
						phandle = <0x466>;
						remote-endpoint = <0x463>;
					};
				};
			};
		};

		qcom,gpu-coresight-gx {
			phandle = <0x46c>;
			coresight-atid = <0x35>;
			coresight-name = "coresight-gfx";
			compatible = "qcom,gpu-coresight-gx";

			out-ports {

				port {

					endpoint {
						phandle = <0x465>;
						remote-endpoint = <0x464>;
					};
				};
			};
		};

		qcom,mmrm-test {
			phandle = <0x473>;
			clock_data = <0x01 0x4f 0x1bc69880 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x01 0x03 0x02 0x01 0x53 0x1bc69880 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x01 0x03 0x02 0x01 0x57 0x1bc69880 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x01 0x03 0x02 0x01 0x40 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x03 0x03 0x02 0x01 0x7d 0x1bc69880 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x01 0x03 0x02 0x01 0x81 0x1bc69880 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x01 0x03 0x02 0x01 0x62 0x1b1ebfc0 0x2245cdc0 0x283baec0 0x312c8040 0x312c8040 0x01 0x00 0x00 0x01 0x17 0xbebc200 0x17d78400 0x1c9c3800 0x2eca2640 0x2eca2640 0x01 0x00 0x00 0x01 0x5c 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x02 0x00 0x00 0x01 0x68 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x04 0x00 0x00 0x01 0x1c 0x11e1a300 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x03 0x02 0x01 0x5f 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x02 0x00 0x00 0x01 0x4d 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x23c34600 0x01 0x00 0x00 0x01 0x31 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x0a 0x03 0x02 0x01 0x36 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x00 0x00 0x01 0x38 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x00 0x00 0x01 0x3a 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x00 0x00 0x01 0x3c 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x00 0x00 0x01 0x3e 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x00 0x00 0x01 0x20 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x01 0x00 0x00 0x01 0x22 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x01 0x00 0x00 0x01 0x24 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x01 0x00 0x00 0x01 0x86 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x01 0x00 0x00 0x01 0x49 0x11e1a300 0x11e1a300 0x11e1a300 0x17d78400 0x17d78400 0x01 0x00 0x00 0x01 0x34 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x01 0x00 0x00 0x02 0x0a 0x3e95ba80 0x50775d80 0x59682f00 0x62590080 0x62590080 0x01 0x00 0x00 0x03 0x3e 0xbebc200 0x135f1b40 0x17f60880 0x1ea30480 0x1ea30480 0x01 0x00 0x00 0x03 0x10 0x1017df80 0x1017df80 0x202fbf00 0x30479e80 0x30479e80 0x01 0x00 0x00 0x04 0x03 0x32116200 0x43f30500 0x4dc8b840 0x55d4a800 0x5f5e1000 0x01 0x00 0x00>;
			clocks = <0x153 0x4f 0x153 0x53 0x153 0x57 0x153 0x40 0x153 0x7d 0x153 0x81 0x153 0x62 0x153 0x17 0x153 0x5c 0x153 0x68 0x153 0x1c 0x153 0x5f 0x153 0x4d 0x153 0x31 0x153 0x36 0x153 0x38 0x153 0x3a 0x153 0x3c 0x153 0x3e 0x153 0x20 0x153 0x22 0x153 0x24 0x153 0x86 0x153 0x49 0x153 0x34 0x176 0x0a 0x154 0x3e 0x154 0x10 0x176 0x03>;
			clock-names = "cam_cc_ife_0_clk_src\0cam_cc_ife_1_clk_src\0cam_cc_ife_2_clk_src\0cam_cc_csid_clk_src\0cam_cc_sfe_0_clk_src\0cam_cc_sfe_1_clk_src\0cam_cc_ipe_nps_clk_src\0cam_cc_bps_clk_src\0cam_cc_ife_lite_clk_src\0cam_cc_jpeg_clk_src\0cam_cc_camnoc_axi_rt_clk_src\0cam_cc_ife_lite_csid_clk_src\0cam_cc_icp_clk_src\0cam_cc_cphy_rx_clk_src\0cam_cc_csi0phytimer_clk_src\0cam_cc_csi1phytimer_clk_src\0cam_cc_csi2phytimer_clk_src\0cam_cc_csi3phytimer_clk_src\0cam_cc_csi4phytimer_clk_src\0cam_cc_cci_0_clk_src\0cam_cc_cci_1_clk_src\0cam_cc_cci_2_clk_src\0cam_cc_slow_ahb_clk_src\0cam_cc_fast_ahb_clk_src\0cam_cc_cre_clk_src\0video_cc_mvs1_clk_src\0disp_cc_mdss_mdp_clk_src\0disp_cc_mdss_dptx0_link_clk_src\0video_cc_mvs0_clk_src";
			status = "disable";
			compatible = "qcom,msm-mmrm-test\0qcom,cliffs-mmrm-test";
		};

		qcom,mmrm {
			phandle = <0x472>;
			mmrm-client-info = <0x01 0x17 0xd8ddb3 0xf688 0x01 0x01 0x4f 0x18c50a4 0x3cb03 0x01 0x01 0x53 0x18c50a4 0x3cb03 0x01 0x01 0x57 0x18c50a4 0x3cb03 0x01 0x01 0x62 0x214e0c5 0x4bfbf 0x01 0x01 0x7d 0x176eccd 0x2b063 0x01 0x01 0x81 0x176eccd 0x2b063 0x01 0x01 0x49 0x8000 0x195c 0x01 0x01 0x86 0xe667 0x2d92 0x01 0x01 0x20 0x00 0x18d 0x01 0x01 0x22 0x00 0x18d 0x01 0x01 0x24 0x00 0x18d 0x01 0x01 0x34 0x148d6 0x787 0x01 0x01 0x36 0x199a 0x05 0x01 0x01 0x38 0x199a 0x05 0x01 0x01 0x3a 0x199a 0x05 0x01 0x01 0x3c 0x199a 0x05 0x01 0x01 0x3e 0x199a 0x05 0x01 0x01 0x40 0x205ec7 0xdb65 0x03 0x01 0x4d 0x505bc 0x1da6 0x01 0x01 0x31 0x4ccd 0x81df 0x0a 0x01 0x5f 0x3a42b 0x3b99 0x02 0x01 0x68 0xbe037 0x47af 0x02 0x01 0x5c 0x144a28 0x7206 0x02 0x01 0x1c 0x7a5b94 0x26a3e 0x01 0x02 0x0a 0x2736979 0x58419 0x01 0x03 0x3e 0xc8199a 0x36a3e 0x01 0x03 0x10 0xacccd 0xdf4 0x01 0x04 0x03 0x10b09fc 0x8c51f 0x01>;
			scaling-fact-leak = <0x9e667 0xb7ae2 0xd4000 0xecccd 0x11c290>;
			scaling-fact-dyn = <0x9c29 0xbd71 0xe3d8 0x1051f 0x14290>;
			mm-rail-fact-volt = <0x926f 0xa0c5 0xaf1b 0xba5f 0xcccd>;
			mm-rail-corners = "lowsvs\0svs\0svsl1\0nom\0turbo";
			mmrm-peak-threshold = <0x2710>;
			status = "okay";
			compatible = "qcom,msm-mmrm\0qcom,cliffs-mmrm";
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			qcom,ipa-napi-enable;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
			compatible = "qcom,rmnet-ipa3";
		};

		qcom,ipa_fws {
			status = "disabled";
			qcom,pil-force-shutdown;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0x0f>;
			compatible = "qcom,pil-tz-generic";
		};

		qcom,ipa@3e00000 {
			phandle = <0x474>;
			qcom,ipa-gen-rx-ll-pool-sz-factor = <0x01>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,turbo = <0x36ee80 0x00 0x36ee80 0x53ec60 0x00 0x61a80>;
			qcom,nominal = <0x249f00 0x00 0x249f00 0x53ec60 0x00 0x61a80>;
			qcom,svs = <0x124f80 0x00 0x124f80 0x2ab980 0x00 0x249f0>;
			qcom,svs2 = <0x00 0x00 0x00 0x13d620 0x00 0x12c00>;
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			interconnects = <0x189 0x27 0x1a2 0x22b 0x188 0x03 0x188 0x200 0x1a2 0x02 0x3ca 0x211>;
			qcom,interconnect,num-paths = <0x03>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,scaling-exceptions;
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			clocks = <0x16c 0x0c>;
			clock-names = "core_clk";
			qcom,max_num_smmu_cb = <0x04>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-windows-val = <0x00>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-linux-val = <0x00>;
			qcom,ulso-supported;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,ipa-uc-holb-monitor;
			qcom,rmnet-ll-enable;
			qcom,rmnet-ctl-enable;
			qcom,wan-use-skb-page;
			qcom,non-tn-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,register-collection-on-crash;
			qcom,tx-poll;
			qcom,tx-napi;
			qcom,lan-rx-napi;
			qcom,ipa-endp-delay-wa-v2;
			qcom,use-64-bit-dma-mask;
			qcom,smmu-fast-map;
			qcom,arm-smmu;
			qcom,ipa-wdi3-over-gsi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,mhi-event-ring-id-limits = <0x09 0x0b>;
			qcom,use-ipa-tethering-bridge;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,ee = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ipa-hw-ver = <0x18>;
			interrupt-names = "ipa-irq\0gsi-irq";
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			qcom,ipa-cfg-offset = <0x140000>;
			memory-regions = <0x29d>;
			firmware-names = "ipa_fws";
			pas-ids = <0x0f>;
			reg-names = "ipa-base\0gsi-base";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			compatible = "qcom,ipa";

			qcom,smp2p_map_ipa_1_out {
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x3ba 0x00>;
				compatible = "qcom,smp2p-map-ipa-1-out";
			};

			qcom,smp2p_map_ipa_1_in {
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x3bb 0x00 0x00>;
				compatible = "qcom,smp2p-map-ipa-1-in";
			};

			ipa_smmu_ap {
				phandle = <0x475>;
				qcom,ipa-q6-smem-size = <0xb000>;
				dma-coherent;
				qcom,iommu-dma = "atomic";
				qcom,additional-mapping = <0x14683000 0x14683000 0x2000>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				iommus = <0x129 0x4a0 0x00>;
				compatible = "qcom,ipa-smmu-ap-cb";
			};

			ipa_smmu_wlan {
				phandle = <0x476>;
				dma-coherent;
				qcom,iommu-dma = "atomic";
				iommus = <0x129 0x4a1 0x00>;
				compatible = "qcom,ipa-smmu-wlan-cb";
			};

			ipa_smmu_uc {
				phandle = <0x477>;
				dma-coherent;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				iommus = <0x129 0x4a2 0x00>;
				compatible = "qcom,ipa-smmu-uc-cb";
			};

			ipa_smmu_11ad {
				phandle = <0x478>;
				qcom,iommu-group;
				qcom,shared-cb;
				dma-coherent;
				iommus = <0x129 0x4a4 0x00>;
				compatible = "qcom,ipa-smmu-11ad-cb";
			};
		};

		qcom,mdss_mdp@ae00000 {
			phandle = <0x479>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300 0x13300>;
			qcom,sde-dspp-ltm-version = <0x10002>;
			qcom,sde-ib-bw-vote = <0x2625a0 0x00 0xc3500>;
			qcom,sde-has-idle-pc;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-ebi-bus\0qcom,sde-reg-bus";
			interconnects = <0x1bf 0x15 0x1a2 0x22b 0x188 0x03 0x188 0x200 0x1a2 0x02 0x3ca 0x20c>;
			qcom,sde-vm-exclude-reg-names = "ipcc_reg";
			qti,smmu-proxy-cb-id = <0x01>;
			mmcx-supply = <0x149>;
			clock-mmrm = <0x00 0x00 0x00 0x3e 0x00 0x00>;
			clock-max-rate = <0x00 0x00 0x23c34600 0x23c34600 0x124f800 0x23c34600>;
			clock-rate = <0x00 0x00 0x1ea30480 0x1ea30480 0x124f800 0x1ea30480>;
			clock-names = "gcc_bus\0iface_clk\0branch_clk\0core_clk\0vsync_clk\0lut_clk";
			clocks = <0x16e 0x15 0x154 0x02 0x154 0x3d 0x154 0x3e 0x154 0x49 0x154 0x40>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x36b0 0x00 0x222e0 0x00 0x4baf0>;
			qcom,sde-secure-sid-mask = <0x1c01>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x30000>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-reg-dma-off = <0x00 0x800>;
			qcom,sde-ipcc-client-dpu-phys-id = <0x09>;
			qcom,sde-ipcc-protocol-id = <0x04>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask-performance = <0x07>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-creq-lut = <0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x00 0x00 0x00 0x00 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x00 0x77776541 0x00 0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x00 0x00 0x00 0x00 0x55555544 0x33221100 0x55555544 0x33221100>;
			qcom,sde-safe-lut = <0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0x01 0x01 0x3ff 0x3ff 0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0xff 0xff>;
			qcom,sde-danger-lut = <0xffff 0xffff 0xffff 0xffff 0x00 0x00 0x00 0x00 0x00 0x00 0xffff 0xffff 0xffff 0xffff 0x00 0x00 0xffff0000 0xffff0000>;
			qcom,sde-vbif-qos-wb-rot-remap = <0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06 0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06>;
			qcom,sde-vbif-qos-cnoc-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x05 0x05 0x03 0x03 0x04 0x04 0x05 0x05 0x05 0x05>;
			qcom,sde-vbif-qos-offline-wb-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-lutdma-remap = <0x04 0x04 0x04 0x04 0x05 0x05 0x05 0x05 0x04 0x04 0x04 0x04 0x05 0x05 0x05 0x05>;
			qcom,sde-vbif-qos-cwb-remap = <0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06 0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06 0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x02 0x76a7000 0x06 0x1da9c000 0x10>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-default-ot-rd-limit = <0x28>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-size = <0x1074>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-uidle-size = <0x80>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-dspp-demura-version = <0x20000>;
			qcom,sde-dspp-demura-size = <0xe4>;
			qcom,sde-dspp-demura-off = <0x15600 0x14600 0x13600>;
			qcom,sde-dspp-spr-version = <0x20000>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400 0x13400>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dram-channels = <0x04>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-max-bw-high-kbps = <0x1945ba0>;
			qcom,sde-max-bw-low-kbps = <0x16caf60>;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-src-split;
			qcom,sde-has-cdp;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-version = <0x40030001>;
			qcom,sde-highest-bank-bit = <0x09 0x03 0x08 0x03>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-wb-linewidth-linear = <0x2000>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-qseed-scalar-version = <0x3003>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-clk-status = <0x4334 0x00 0x6334 0x00 0x24334 0x00 0x26334 0x00 0x28334 0x00 0x2a334 0x00 0x2c334 0x00>;
			qcom,sde-sspp-clk-ctrl = <0x4330 0x00 0x6330 0x00 0x24330 0x00 0x26330 0x00 0x28330 0x00 0x2a330 0x00 0x2c330 0x00>;
			qcom,sde-max-per-pipe-bw-kbps = <0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0 0x4dd1e0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05 0x08 0x07>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-smart-dma-priority = <0x06 0x07 0x01 0x02 0x03 0x04 0x05>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x01 0x05 0x09 0x0d 0x0e>;
			qcom,sde-sspp-src-size = <0x344>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000 0x2b000 0x2d000>;
			qcom,sde-sspp-type = "vig\0vig\0dma\0dma\0dma\0dma\0dma";
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-cwb-dither = <0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dsc-native422-supp = <0x01 0x01 0x01>;
			qcom,sde-dsc-ctl-size = <0x24>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00>;
			qcom,sde-dsc-enc-size = <0x9c>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-pair-mask = <0x02 0x01 0x00>;
			qcom,sde-dsc-size = <0x06>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000>;
			qcom,sde-cdm-size = <0x220>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-pp-cwb = <0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01>;
			qcom,sde-merge-3d-size = <0x08>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x67700 0x7f700>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02 0x03 0x03>;
			qcom,sde-pp-size = <0x04>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x67000 0x67400 0x7f000 0x7f400>;
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-intf-size = <0x300>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-wb-id = <0x01 0x02>;
			qcom,sde-wb-xin-id = <0x0a 0x06>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-off = <0x65000 0x66000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-off = <0x00 0x1000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dnsc-blur-dither-size = <0x20>;
			qcom,sde-dnsc-blur-dither-off = <0x5e0>;
			qcom,sde-dnsc-blur-gaus-lut-size = <0x400>;
			qcom,sde-dnsc-blur-gaus-lut-off = <0x100>;
			qcom,sde-dnsc-blur-size = <0x40>;
			qcom,sde-dnsc-blur-off = <0x7d000>;
			qcom,sde-dnsc-blur-version = <0x100>;
			qcom,sde-dspp-rc-min-region-width = <0x14>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-size = <0x38>;
			qcom,sde-dspp-rc-off = <0x15800 0x14800 0x13800>;
			qcom,sde-dspp-rc-version = <0x10001>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-mixer-dcwb-pref = "none\0none\0none\0none\0dcwb\0dcwb\0dcwb\0dcwb";
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none\0none\0none";
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0xf0f 0xf0f 0xf0f 0xf0f>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none";
			qcom,sde-ctl-size = <0x1000>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000>;
			qcom,sde-len = <0x488>;
			qcom,sde-off = <0x1000>;
			#cooling-cells = <0x02>;
			#interrupt-cells = <0x01>;
			interrupt-controller;
			interrupts = <0x00 0x53 0x04>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys\0ipcc_reg";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaf80000 0x7000 0x400000 0x2000>;
			compatible = "qcom,sde-kms";
			connectors = <0x5d8 0x5d9 0x484 0x5da 0x5db 0x483>;

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-ucsc-alpha-dither = <0x700 0x10000>;
					qcom,sde-ucsc-csc = <0x700 0x10000>;
					qcom,sde-ucsc-gc = <0x700 0x10000>;
					qcom,sde-ucsc-unmult = <0x700 0x10000>;
					qcom,sde-ucsc-igc = <0x700 0x10000>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-top-off = <0x700>;
					cell-index = <0x00>;
				};

				vcm@1 {
					qcom,sde-ucsc-alpha-dither = <0x1700 0x10000>;
					qcom,sde-ucsc-csc = <0x1700 0x10000>;
					qcom,sde-ucsc-gc = <0x1700 0x10000>;
					qcom,sde-ucsc-unmult = <0x1700 0x10000>;
					qcom,sde-ucsc-igc = <0x1700 0x10000>;
					qcom,sde-fp16-csc = <0x280 0x10000>;
					qcom,sde-fp16-gc = <0x280 0x10000>;
					qcom,sde-fp16-unmult = <0x280 0x10000>;
					qcom,sde-fp16-igc = <0x280 0x10000>;
					cell-index = <0x01>;
				};
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-ucsc-alpha-dither = <0x700 0x10000>;
					qcom,sde-ucsc-csc = <0x700 0x10000>;
					qcom,sde-ucsc-gc = <0x700 0x10000>;
					qcom,sde-ucsc-unmult = <0x700 0x10000>;
					qcom,sde-ucsc-igc = <0x700 0x10000>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-dma-top-off = <0x700>;
					cell-index = <0x00>;
				};

				dgm@1 {
					qcom,sde-ucsc-alpha-dither = <0x1700 0x10000>;
					qcom,sde-ucsc-csc = <0x1700 0x10000>;
					qcom,sde-ucsc-gc = <0x1700 0x10000>;
					qcom,sde-ucsc-unmult = <0x1700 0x10000>;
					qcom,sde-ucsc-igc = <0x1700 0x10000>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					cell-index = <0x01>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-sixzone = <0x900 0x20000>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
			};

			qcom,platform-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "mmcx";
					reg = <0x00>;
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				phandle = <0x5e3>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 44 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001244 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 03 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 88 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001288 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_video {
				phandle = <0x5e4>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Sharp qhd video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 45 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				phandle = <0x5e5>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,ulps-enabled;
				qcom,poms-align-panel-vsync;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,qsync-enable;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,qsync-mode-min-refresh-rate = <0x32>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d010249>;
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,vid-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,cmd-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,dsi-wd-ltj-time-sec = <0xe10>;
						qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
						qcom,dsi-wd-jitter-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,qsync-mode-min-refresh-rate = <0x32>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x6e>;
						qcom,mdss-dsi-v-back-porch = <0x5a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x6e>;
						qcom,mdss-dsi-h-front-porch = <0x6e>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x14 0x21c 0x14 0x21c 0x14>;
						qcom,qsync-mode-min-refresh-rate = <0x0a>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,dsi-wd-ltj-time-sec = <0xe10>;
						qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
						qcom,dsi-wd-jitter-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x02>;
					};

					timing@3 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
						qcom,qsync-mode-min-refresh-rate = <0x30>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 29 0a 0b 1b 26 0a 0b 0a 02 04 00 21 10];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x03>;
					};

					timing@4 {
						qcom,qsync-mode-min-refresh-rate = <0x1e>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x04>;
					};

					timing@5 {
						qcom,qsync-mode-min-refresh-rate = <0x60>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 69 1d 1d 35 2f 1b 1d 18 02 04 00 51 21];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500>;
						qcom,disable-rsc-solver;
						qcom,dsi-wd-ltj-time-sec = <0xe10>;
						qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
						qcom,dsi-wd-jitter-enable;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x05>;
					};

					timing@6 {
						qcom,qsync-mode-min-refresh-rate = <0x6e>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 89 26 27 42 39 25 27 1f 02 04 00 69 2a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,disable-rsc-solver;
						qcom,dsi-wd-ltj-time-sec = <0xe10>;
						qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
						qcom,dsi-wd-jitter-enable;
						qcom,mdss-dsi-panel-framerate = <0xf0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x06>;
					};

					timing@7 {
						qcom,qsync-mode-min-refresh-rate = <0x28>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 4a 13 14 28 24 12 14 11 02 04 00 39 18];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x07>;
					};

					timing@8 {
						qcom,qsync-mode-min-refresh-rate = <0x3c>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x08>;
					};

					timing@10 {
						qcom,qsync-mode-min-refresh-rate = <0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-framerate = <0x05>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x0a>;
					};

					timing@11 {
						qcom,qsync-mode-min-refresh-rate = <0x05>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-framerate = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x0b>;
					};

					timing@12 {
						qcom,qsync-mode-min-refresh-rate = <0x0f>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-framerate = <0x18>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x0c>;
					};

					timing@13 {
						qcom,qsync-mode-min-refresh-rate = <0x16>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x0d>;
					};

					timing@14 {
						qcom,qsync-mode-min-refresh-rate = <0x1e>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x0e>;
					};

					timing@15 {
						qcom,qsync-mode-min-refresh-rate = <0x0a>;
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x0f>;
					};

					timing@16 {
						qcom,qsync-mode-min-refresh-rate = <0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 27 0c 0c 0b 02 04 00 24 11];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x10>;
					};

					timing@17 {
						qcom,qsync-mode-min-refresh-rate = <0x05>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 38 0e 0e 17 14 0e 0e 0d 02 04 00 2b 12];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xe4c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x11>;
					};

					timing@18 {
						qcom,qsync-mode-min-refresh-rate = <0x1e>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 3d 0f 0f 19 15 0f 10 0e 02 04 00 2f 13];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0xc80>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						cell-index = <0x12>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				phandle = <0x5e6>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 1a 24 0a 0a 09 02 04 00 1e 0f];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				phandle = <0x5e7>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				phandle = <0x5e8>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x02>;
					};

					timing@3 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08 08 08 02 04 00 1a 0d];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						cell-index = <0x03>;
					};

					timing@4 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a 0b 0a 02 04 00 21 0f];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0xf0>;
						cell-index = <0x04>;
					};

					timing@5 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x05>;
					};

					timing@6 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [03 04 00 00 0d 18 01 00 01 02 04 00 05 05];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3d24>;
						qcom,mdss-dsi-panel-framerate = <0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x06>;
					};

					timing@7 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01 01 01 02 04 00 07 06];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3d24>;
						qcom,mdss-dsi-panel-framerate = <0x0a>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x07>;
					};

					timing@8 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 09 01 01 0e 1b 02 01 01 02 04 00 08 06];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3d24>;
						qcom,mdss-dsi-panel-framerate = <0x18>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x08>;
					};

					timing@9 {
						qcom,default-topology-index = <0x01>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1b 02 02 01 02 04 00 09 07];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-mdp-transfer-time-us = <0x3d24>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x09>;
					};

					timing@10 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x0a>;
					};

					timing@11 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 06 07 02 04 00 16 0b];
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x0b>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				phandle = <0x5e9>;
				qcom,bl-dsc-cmd-state = "dsi_lp_mode";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x1e>;
				qcom,qsync-enable;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-bpp-switch;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 44 11 12 25 2d 11 12 0f 02 04 00 35 16];
						qcom,mdss-mdp-transfer-time-us-max = <0x3e80>;
						qcom,mdss-mdp-transfer-time-us-min = <0x36b0>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,dsi-wd-ltj-time-sec = <0xe10>;
						qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
						qcom,dsi-wd-jitter-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-panel-width = <0x9d8>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,mdss-mdp-transfer-time-us-max = <0x1edc>;
						qcom,mdss-mdp-transfer-time-us-min = <0x1af4>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,dsi-wd-ltj-time-sec = <0xe10>;
						qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
						qcom,dsi-wd-jitter-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-panel-width = <0x500>;
						cell-index = <0x02>;
					};

					timing@3 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x03>;
					};

					timing@4 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 57 17 17 2e 33 17 18 14 02 04 00 43 1c];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x50>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-panel-width = <0x9d8>;
						cell-index = <0x04>;
					};

					timing@5 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x50>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-bpp-mode = <0x18>;
						cell-index = <0x05>;
					};

					timing@6 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 17 06 05 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x50>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-bpp-mode = <0x1e>;
						cell-index = <0x06>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				phandle = <0x5ea>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,qsync-enable;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-panel-width = <0x500>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				phandle = <0x5eb>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5ca>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04 04 03 02 04 00 0d 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x02>;
					};

					timing@3 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						cell-index = <0x04>;
					};

					timing@4 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						cell-index = <0x05>;
					};

					timing@5 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04 03 03 02 04 00 0d 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						cell-index = <0x06>;
					};

					timing@6 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 11 04 04 12 12 04 04 03 02 04 00 0f 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						cell-index = <0x07>;
					};

					timing@7 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02 02 02 02 04 00 0a 07];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						cell-index = <0x08>;
					};

					timing@8 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04 04 03 02 04 00 0d 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x09>;
					};

					timing@9 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 1f 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x0a>;
					};

					timing@10 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x0b>;
					};

					timing@11 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x4ec>;
						qcom,mdss-dsc-slice-height = <0x438>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-panel-width = <0x9d8>;
						cell-index = <0x0c>;
					};

					timing@12 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01 01 01 02 04 00 07 06];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x168>;
						cell-index = <0x0d>;
					};

					timing@13 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x168>;
						cell-index = <0x0e>;
					};

					timing@14 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02 02 02 02 04 00 0a 07];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x168>;
						cell-index = <0x0f>;
					};

					timing@15 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 0f 03 03 02 02 04 00 0a 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x168>;
						cell-index = <0x10>;
					};

					timing@16 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						cell-index = <0x11>;
					};

					timing@17 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 16 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x12>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_cmd {
				phandle = <0x5dc>;
				qcom,platform-reset-gpio = <0x16b 0xb1 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x0a>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-sec-supply-entries = <0x5ca>;
				qcom,panel-supply-entries = <0x5cb>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 03 39 01 00 00 00 00 02 6f 02];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 02 6f 01];
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 07];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,vid-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35];
						qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x12>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x10>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
						qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x02>;
					};

					timing@3 {
						qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x03>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_vid {
				phandle = <0x5dd>;
				qcom,platform-reset-gpio = <0x16b 0xb1 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x0a>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-sec-supply-entries = <0x5ca>;
				qcom,panel-supply-entries = <0x5cb>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,dsi-dyn-clk-list = <0x32838600 0x32569f50 0x3229b8a0>;
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_cmd {
				phandle = <0x5de>;
				qcom,platform-reset-gpio = <0x16b 0xb1 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x0a>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cb>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
						qcom,mdss-dsi-panel-clockrate = <0x28b74760>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x28b74760>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x01>;
					};

					timing@2 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x28b74760>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x02>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_vid {
				phandle = <0x5df>;
				qcom,platform-reset-gpio = <0x16b 0xb1 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x0a>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cb>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_90hz_cmd {
				phandle = <0x5ec>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x1f9233c0>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x00>;
					};

					timing@1 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x1f9233c0>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_90hz_vid {
				phandle = <0x5ed>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_60hz_cmd {
				phandle = <0x5ee>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04 04 03 02 04 00 0d 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x150c2280>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_60hz_vid {
				phandle = <0x5ef>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01 0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04 04 03 02 04 00 0d 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_qsync_fhd_plus_144hz_cmd {
				phandle = <0x5f0>;
				qcom,platform-reset-gpio = <0x16b 0xb1 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x0a>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cb>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x5f>;
				qcom,qsync-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled qsync cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = <0x39010000 0x3f0 0xaa103901 0x00 0x2bb0039 0x1000000 0x3f0aa 0x13390100 0x18 0xce091109 0x1108c107 0xfa05a400 0x3c003400 0x24000c00 0xc040035>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 3c 00 3c 00 0c 00 0c 04 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 0c bb 00 4c 00 01 00 01 32 01 6e 01 6e 39 01 00 00 00 00 02 bb 01];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_qsync_fhd_plus_144hz_video {
				phandle = <0x5f1>;
				qcom,platform-reset-gpio = <0x16b 0xb1 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x1fff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x0a>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cb>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x50>;
				qcom,qsync-enable;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled qsync video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x12>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						cell-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_n16t_42_02_0a_dsc_vid {
				phandle = <0x5e0>;
				qcom,platform-reset-gpio = <0x16b 0x0d 0x00>;
				qcom,mdss-brightness-init-level = <0x133>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x04>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cc>;
				qcom,mdss-dsi-clk-strength = <0xff>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-vsync-delay;
				mi,doze-lbm-dbv-level = <0x14>;
				mi,doze-hbm-dbv-level = <0xf5>;
				mi,panel-ignore-esd-in-aod;
				mi,esd-err-irq-gpio = <0x16b 0x9d 0x2004>;
				mi,local-hbm-ui-ready-delay-num-frame = <0x03>;
				mi,need-fod-animal-in-normal-enabled;
				mi,local-hbm-enabled;
				mi,flatmode-default-on-enabled;
				qcom,mdss-dsi-panel-dimming-enabled;
				mi,panel-on-dimming-delay = <0x78>;
				mi,thermal-dimming-flag;
				mi,ddic-round-corner-enabled;
				mi,mdss-fac-brightness-max-level = <0x877>;
				mi,mdss-dsi-fac-bl-max-level = <0x877>;
				mi,normal-max-brightness-clone = <0xfff>;
				mi,max-brightness-clone = <0x3fff>;
				mi,panel-id = <0x4e313654 0x42020a>;
				qcom,dsi-supported-dfps-list = <0x3c 0x78 0x5a 0x1e>;
				mi,mdss-dsi-panel-flatmode-on-status-value = <0x00 0x40>;
				mi,mdss-dsi-panel-flatmode-status-read-length = <0x02>;
				mi,mdss-dsi-panel-flatmode-status-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-flatmode-status-command = <0x6010001 0x15f>;
				mi,flatmode-status-check-enabled;
				mi,mdss-dsi-panel-wp-read-length = <0x08>;
				mi,mdss-dsi-panel-wp-read-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-wp-read-command = <0x6010001 0x1a3>;
				mi,mdss-dsi-panel-cell-id-read-length = <0x0d>;
				mi,mdss-dsi-panel-cell-id-read-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-cell-id-read-pre-tx-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-cell-id-read-pre-tx-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 03];
				mi,mdss-dsi-panel-cell-id-read-command = <0x6010001 0x1df>;
				qcom,mdss-dsi-panel-blackness-level = <0x32>;
				qcom,mdss-dsi-panel-peak-brightness = <0x895440>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,bl-update-flag = "delay_until_first_frame";
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-pan-physical-height-dimension = <0x609>;
				qcom,mdss-pan-physical-width-dimension = <0x2b7>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0b 0x00 0x01 0x01 0x0b>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi 42 02 0a video mode dsc dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 24 09 0a 1a 19 09 0a 09 02 04 00 1e 0e];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command = <0x39000040 0x28b 0x390000 0x40000006 0xf055aa52 0x8083900 0x400000 0x11b6080b 0x80b0913 0x9130976 0x97609b8 0x9b83900 0x400000 0x26f1039 0x4000 0x11b60a 0x230a230a 0x440a4408 0xf208f20a 0x650a6539 0x4000 0x26f20 0x39000040 0xfb6 0xb8d0b8d 0xc320c32 0xfff0fff 0xfff3900 0x400000 0x26f5539 0x4000 0xcb81f 0xd01fd01c 0x331c331b 0xc1b3900 0x400000 0x26f6039 0x4000 0x11b80c 0x1a541a54 0x193e193e 0x18ed18ed 0x1c9b1c39 0x4000 0x26f70 0x39000040 0x11b8 0x9b189e18 0x9e162716 0x2714fc14 0xfc100010 0x39000040 0x26f 0x80390000 0x40000004 0xb8001000 0x39000000 0xda9 0x200b52c 0x2c030100 0x87000020>;
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command = <0x39000040 0x28b 0x390000 0x40000006 0xf055aa52 0x8083900 0x400000 0x11b6080b 0x80b0913 0x9130976 0x97609b8 0x9b83900 0x400000 0x26f1039 0x4000 0x11b60a 0x230a230a 0x440a4408 0xf208f20a 0x650a6539 0x4000 0x26f20 0x39000040 0xfb6 0xb8d0b8d 0xc320c32 0xfff0fff 0xfff3900 0x400000 0x26f5539 0x4000 0xcb81f 0xd01fd01c 0x331c331b 0xc1b3900 0x400000 0x26f6039 0x4000 0x11b80c 0x1a541a54 0x193e193e 0x18ed18ed 0x1c9b1c39 0x4000 0x26f70 0x39000040 0x11b8 0x9b189e18 0x9e162716 0x2714fc14 0xfc100010 0x39000040 0x26f 0x80390000 0x40000004 0xb8001000 0x39000000 0xda9 0x200b52c 0x2c030100 0x87000020>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <0xd1 0x16 0x06 0xa9 0x17 0x0e>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = <0x39000040 0x6f0 0x55aa5208 0x7390000 0x02 0xc0873900 0x400000 0x28b1039 0x4000 0x6f055 0xaa520800 0x39000040 0x2df 0x9390000 0x40000002 0x6f313900 0x400000 0x3df001a 0x39000040 0x6f0 0x55aa5208 0x8390000 0x40000011 0xb60fff0f 0xff0fff0f 0xff0fff0f 0xff0fff0f 0xff390000 0x40000002 0x6f103900 0x400000 0x11b60fff 0xfff0fff 0xfff0fff 0xfff0fff 0xfff3900 0x400000 0x26f2039 0x4000 0xfb60f 0xff0fff0f 0xff0fff0f 0xff0fff0f 0xff390000 0x40000002 0x6f553900 0x400000 0xcb81000 0x10001000 0x10001000 0x10390000 0x40000002 0x6f603900 0x400000 0x11b80010 0x100010 0x100010 0x100010 0x103900 0x400000 0x26f7039 0x4000 0x11b800 0x10001000 0x10001000 0x10001000 0x10001039 0x4000 0x26f80 0x39000040 0x4b8 0x100039 0x4000 0x6f055 0xaa520802 0x39000040 0x7d1 0x1fd0 0x3900 0x00 0xfa90200 0xb52c2c00 0x1008700 0x2252067>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <0xd1 0x16 0x06 0xa9 0x17 0x0e>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = [05 00 00 40 00 00 01 38 05 00 00 40 00 00 01 2c 39 00 00 40 00 00 02 8b 10 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 df 09 39 00 00 40 00 00 02 6f 31 39 00 00 40 00 00 03 df 00 1a 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 11 b6 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 39 00 00 40 00 00 02 6f 10 39 00 00 40 00 00 11 b6 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 39 00 00 40 00 00 02 6f 20 39 00 00 40 00 00 0f b6 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 39 00 00 40 00 00 02 6f 55 39 00 00 40 00 00 0c b8 10 00 10 00 10 00 10 00 10 00 10 39 00 00 40 00 00 02 6f 60 39 00 00 40 00 00 11 b8 00 10 00 10 00 10 00 10 00 10 00 10 00 10 00 10 39 00 00 40 00 00 02 6f 70 39 00 00 40 00 00 11 b8 00 10 00 10 00 10 00 10 00 10 00 10 00 10 00 10 39 00 00 40 00 00 02 6f 80 39 00 00 40 00 00 04 b8 00 10 00 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 07 d1 07 df 07 43 09 2f 39 00 00 00 00 00 0f a9 02 00 b5 2c 2c 00 01 00 87 00 02 25 20 67];
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <0xd1 0x16 0x06 0xa9 0x17 0x0e>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = <0x39000040 0x6f0 0x55aa5208 0x7390000 0x40000002 0xc0873900 0x400000 0x28b1039 0x4000 0x6f055 0xaa520800 0x39000040 0x2df 0x9390000 0x40000002 0x6f313900 0x400000 0x3df001a 0x39000040 0x6f0 0x55aa5208 0x8390000 0x40000011 0xb60fff0f 0xff0fff0f 0xff0fff0f 0xff0fff0f 0xff390000 0x40000002 0x6f103900 0x400000 0x11b60fff 0xfff0fff 0xfff0fff 0xfff0fff 0xfff3900 0x400000 0x26f2039 0x4000 0xfb60f 0xff0fff0f 0xff0fff0f 0xff0fff0f 0xff390000 0x40000002 0x6f553900 0x400000 0xcb81000 0x10001000 0x10001000 0x10390000 0x40000002 0x6f603900 0x400000 0x11b80010 0x100010 0x100010 0x100010 0x103900 0x400000 0x26f7039 0x4000 0x11b800 0x10001000 0x10001000 0x10001000 0x10001039 0x4000 0x26f80 0x39000040 0x4b8 0x100039 0x4000 0x6f055 0xaa520802 0x39000040 0x7d1 0x7df0743 0x92f3900 0x00 0xfa90200 0xb52c2c00 0x1008700 0x2252067>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <0xa9 0x17 0x0e 0xd1 0x16 0x06>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = [39 00 00 40 00 00 01 38 39 00 00 40 00 00 01 2c 39 00 00 40 00 00 02 8b 10 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 df 09 39 00 00 40 00 00 02 6f 31 39 00 00 40 00 00 03 df 00 1a 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 11 b6 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 39 00 00 40 00 00 02 6f 10 39 00 00 40 00 00 11 b6 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 39 00 00 40 00 00 02 6f 20 39 00 00 40 00 00 0f b6 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 0f ff 39 00 00 40 00 00 02 6f 55 39 00 00 40 00 00 0c b8 10 00 10 00 10 00 10 00 10 00 10 39 00 00 40 00 00 02 6f 60 39 00 00 40 00 00 11 b8 00 10 00 10 00 10 00 10 00 10 00 10 00 10 00 10 39 00 00 40 00 00 02 6f 70 39 00 00 40 00 00 11 b8 00 10 00 10 00 10 00 10 00 10 00 10 00 10 00 10 39 00 00 40 00 00 02 6f 80 39 00 00 40 00 00 04 b8 00 10 00 39 00 00 40 00 00 06 f0 55 aa 52 08 02 39 00 00 40 00 00 07 d1 09 ae 08 f4 0b 5a 39 00 00 00 00 00 0f a9 02 00 b5 2c 2c 00 01 00 87 00 02 25 20 67];
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <0xa9 0x17 0x0e 0xd1 0x16 0x06>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = <0x39000040 0x6f0 0x55aa5208 0x7390000 0x40000002 0xc0873900 0x400000 0x28b1039 0x4000 0x6f055 0xaa520800 0x39000040 0x2df 0x9390000 0x40000002 0x6f313900 0x400000 0x3df001a 0x39000040 0x6f0 0x55aa5208 0x8390000 0x40000011 0xb60fff0f 0xff0fff0f 0xff0fff0f 0xff0fff0f 0xff390000 0x40000002 0x6f103900 0x400000 0x11b60fff 0xfff0fff 0xfff0fff 0xfff0fff 0xfff3900 0x400000 0x26f2039 0x4000 0xfb60f 0xff0fff0f 0xff0fff0f 0xff0fff0f 0xff390000 0x40000002 0x6f553900 0x400000 0xcb81000 0x10001000 0x10001000 0x10390000 0x40000002 0x6f603900 0x400000 0x11b80010 0x100010 0x100010 0x100010 0x103900 0x400000 0x26f7039 0x4000 0x11b800 0x10001000 0x10001000 0x10001000 0x10001039 0x4000 0x26f80 0x39000040 0x4b8 0x100039 0x4000 0x6f055 0xaa520802 0x39000040 0x7d1 0x9ae08f4 0xb5a3900 0x00 0xfa90200 0xb52c2c00 0x1008700 0x2252067>;
						mi,mdss-dsi-round-corner-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-round-corner-off-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 07 15 00 00 00 00 00 02 c0 00];
						mi,mdss-dsi-round-corner-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-round-corner-on-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 07 15 00 00 00 00 00 02 c0 87];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-lbm-nolp-command = <0x39000000 0x35f 0x403900 0x00 0x3510014>;
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-hbm-nolp-command = <0x39000000 0x35f 0x403900 0x00 0x35100f5>;
						mi,mdss-dsi-aod-exit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-exit-command = <0x5000000 0x138>;
						mi,mdss-dsi-doze-lbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-lbm-command = [39 00 00 40 00 00 03 51 00 14 39 00 00 40 00 00 03 5f 00 40 39 00 00 40 00 00 02 6f 04 39 00 00 00 00 00 03 51 01 55];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-hbm-command = [39 00 00 40 00 00 03 51 00 f5 39 00 00 40 00 00 03 5f 00 40 15 00 00 40 00 00 02 6f 04 39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-aod-enter-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-enter-command = <0x5000000 0x139>;
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command-update = <0x51 0x01 0x02>;
						qcom,mdss-dsi-nolp-command = [39 00 00 40 00 00 02 6f 04 39 00 00 40 00 00 03 51 00 00 05 00 00 00 00 00 01 38];
						mi,mdss-dsi-fps-60-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-60-gamma-command = [39 00 00 00 00 00 02 2f 02];
						mi,mdss-dsi-fps-90-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-90-gamma-command = [39 00 00 00 00 00 02 2f 01];
						mi,mdss-dsi-fps-120-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-120-gamma-command = [39 00 00 00 00 00 02 2f 00];
						mi,mdss-dsi-dbi-bwg-36-mode-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dbi-bwg-36-mode-command = [39 00 00 00 00 00 02 57 82];
						mi,mdss-dsi-dbi-bwg-32-mode-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dbi-bwg-32-mode-command = [39 00 00 00 00 00 02 57 81];
						mi,mdss-dsi-dbi-bwg-28-mode-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dbi-bwg-28-mode-command = [39 00 00 00 00 00 02 57 80];
						mi,mdss-dsi-dbi-bwg-25-mode-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dbi-bwg-25-mode-command = [39 00 00 00 00 00 02 57 00];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 08 39 00 00 00 00 00 02 6f 70 39 00 00 00 00 00 02 b9 03 39 00 00 00 00 00 03 5f 04 40];
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 00 00 00 06 f0 55 aa 52 08 08 39 00 00 00 00 00 02 6f 70 39 00 00 00 00 00 02 b9 02 39 00 00 00 00 00 03 5f 00 40];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x262>;
						qcom,mdss-dsc-slice-height = <0x0c>;
						qcom,mdss-dsc-scr-version = <0x00>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 00 00 00 00 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 df 09 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 df 40 39 00 00 40 00 00 02 6f 31 39 00 00 40 00 00 03 df 00 1a 39 00 00 40 00 00 02 6f 34 39 00 00 40 00 00 02 df 23 39 00 00 40 00 00 02 6f 2d 39 00 00 40 00 00 06 c0 00 32 00 04 50 39 00 00 40 00 00 02 6f 01 39 00 00 40 00 00 02 c7 01 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 6f 2a 39 00 00 40 00 00 02 b9 10 39 00 00 40 00 00 02 6f 0c 39 00 00 40 00 00 02 b9 1a 39 00 00 40 00 00 02 6f 05 39 00 00 40 00 00 02 bb a2 39 00 00 40 00 00 02 6f 1c 39 00 00 00 00 00 02 bb a2 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 02 6f ce 39 00 00 40 00 00 02 bc 00 39 00 00 40 00 00 02 6f cf 39 00 00 00 00 00 09 bc 00 88 00 b6 01 11 00 44 39 00 00 40 00 00 06 f0 55 aa 52 08 08 39 00 00 40 00 00 02 6f 70 39 00 00 40 00 00 11 b9 02 00 80 00 10 a4 95 c0 80 83 86 89 8d 90 93 96 39 00 00 40 00 00 02 6f 80 39 00 00 40 00 00 11 b9 96 80 80 80 82 84 87 89 8b 8b 80 80 80 80 80 82 39 00 00 40 00 00 02 6f 90 39 00 00 40 00 00 11 b9 84 85 87 80 80 80 80 80 80 80 80 82 80 80 80 80 39 00 00 40 00 00 02 6f a0 39 00 00 40 00 00 11 b9 80 80 80 80 80 80 7f 7f 7e 7d 7c 7c 7b 7b 80 80 39 00 00 40 00 00 02 6f b0 39 00 00 40 00 00 11 b9 80 7f 7f 7e 7e 7d 7d 80 80 80 80 80 80 7f 7f 7e 39 00 00 40 00 00 02 6f c0 39 00 00 40 00 00 11 b9 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 39 00 00 40 00 00 02 6f d0 39 00 00 40 00 00 11 b9 80 80 80 8d 99 a6 b2 bf cb d8 d8 80 80 80 87 8e 39 00 00 40 00 00 02 6f e0 39 00 00 40 00 00 11 b9 94 9b a2 a2 80 80 80 80 80 86 8b 91 96 80 80 80 39 00 00 40 00 00 02 6f f0 39 00 00 00 00 00 10 b9 80 80 80 80 80 86 80 80 80 80 80 80 80 80 80 39 00 00 40 00 00 02 be 03 39 00 00 40 00 00 02 6f 0c 39 00 00 00 00 00 09 e9 18 f7 0f 0f 1c 51 0f ab 39 00 00 00 00 00 06 88 81 02 61 09 85 39 00 00 40 00 00 05 ff aa 55 a5 80 39 00 00 40 00 00 02 6f 2a 39 00 00 40 00 00 02 f4 08 39 00 00 40 00 00 02 6f 46 39 00 00 40 00 00 03 f4 07 09 39 00 00 40 00 00 02 6f 4a 39 00 00 40 00 00 03 f4 08 0a 39 00 00 40 00 00 02 6f 56 39 00 00 00 00 00 03 f4 44 44 39 00 00 40 00 00 05 ff aa 55 a5 81 39 00 00 40 00 00 02 6f 3c 39 00 00 40 00 00 02 f5 84 39 00 00 00 00 00 02 17 03 39 00 00 40 00 00 02 71 00 39 00 00 40 00 00 09 8d 00 00 04 c3 00 00 0a 97 39 00 00 40 00 00 05 2a 00 00 04 c3 39 00 00 40 00 00 05 2b 00 00 0a 97 39 00 00 00 00 00 03 90 03 43 39 00 00 40 00 00 13 91 ab 28 00 0c c2 00 02 32 01 31 00 08 08 bb 07 7b 10 f0 39 00 00 40 00 00 02 35 00 39 00 00 40 00 00 03 51 00 00 39 00 00 00 00 00 02 53 20 39 00 00 40 00 00 02 57 00 39 00 00 40 00 00 02 2f 00 39 00 00 40 00 00 02 26 00 39 00 00 40 00 00 03 5f 00 40 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 03 be 47 45 39 00 00 40 00 00 02 6f 05 39 00 00 00 00 00 02 be 28 39 00 00 40 00 00 02 6f 19 39 00 00 40 00 00 05 be 10 91 00 ab 39 00 00 40 00 00 02 6f 0d 39 00 00 00 00 00 02 d8 02 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 00 39 00 00 40 00 00 08 ba 00 51 00 1d c0 2b 10 39 00 00 40 00 00 02 6f 07 39 00 00 40 00 00 08 ba 00 51 00 1d 03 d3 10 39 00 00 40 00 00 02 6f 10 39 00 00 40 00 00 05 ba 00 1d 00 2b 39 00 00 40 00 00 08 bb 00 51 00 1d 00 2b 70 39 00 00 40 00 00 03 b4 0a e0 39 00 00 40 00 00 02 6f 2e 39 00 00 40 00 00 03 b4 0e 88 39 00 00 40 00 00 02 6f b8 39 00 00 40 00 00 03 b4 0a e0 39 00 00 40 00 00 02 6f 13 39 00 00 40 00 00 03 c0 00 ae 39 00 00 40 00 00 02 6f 67 39 00 00 40 00 00 07 c0 0a e0 0e 88 15 c0 39 00 00 40 00 00 0d 3b 00 14 00 34 00 14 03 dc 00 14 0b 14 39 00 00 40 00 00 02 6f 10 39 00 00 00 00 00 05 3b 00 14 00 34 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 02 ea 91 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 02 ea 46 39 00 00 40 00 00 02 6f 0b 39 00 00 40 00 00 02 ea 91 39 00 00 40 00 00 02 6f 13 39 00 00 40 00 00 02 ea 70 39 00 00 40 00 00 02 6f 04 39 00 00 40 00 00 02 c3 0a 39 00 00 40 00 00 02 6f 09 39 00 00 00 00 00 02 c3 0a 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 11 b5 80 02 16 46 00 00 29 2c 23 32 00 00 2c 23 32 00 39 00 00 40 00 00 02 6f 10 39 00 00 40 00 00 11 b5 00 23 23 00 00 00 00 00 00 00 00 00 00 00 00 00 39 00 00 40 00 00 02 6f 22 39 00 00 00 00 00 02 b5 20 39 00 00 40 00 00 06 f0 55 aa 52 08 00 39 00 00 40 00 00 02 6f 02 39 00 00 40 00 00 03 be 4c 4b 39 00 00 40 00 00 06 f0 55 aa 52 08 01 39 00 00 40 00 00 04 d1 07 04 04 39 00 00 40 00 00 02 6f 08 39 00 00 40 00 00 02 d1 01 39 00 00 40 00 00 02 6f 0b 39 00 00 40 00 00 02 d1 01 39 00 00 00 00 00 02 b5 20 39 00 00 00 78 00 02 11 00 39 00 00 00 00 00 02 29 00 39 00 00 40 00 00 06 f0 55 aa 52 08 04 39 00 00 40 00 00 02 cb 66 39 00 00 40 00 00 06 dd 05 08 1f 3e 9b 39 00 00 40 00 00 02 6f 05 39 00 00 40 00 00 06 dd 05 08 1f 3e 9b 39 00 00 40 00 00 02 6f 0a 39 00 00 40 00 00 06 dd 05 08 1f 3e 9b 39 00 00 40 00 00 02 6f 0f 39 00 00 40 00 00 06 dd 05 08 1f 3e 9b 39 00 00 40 00 00 02 6f 14 39 00 00 40 00 00 06 dd 05 08 1f 3e 9b 39 00 00 40 00 00 02 6f 19 39 00 00 40 00 00 06 dd 05 08 1f 3e 9b 39 00 00 40 00 00 02 6f 5a 39 00 00 40 00 00 07 d2 10 10 10 10 10 14 39 00 00 40 00 00 02 6f 60 39 00 00 40 00 00 07 d2 10 10 10 10 10 0c 39 00 00 40 00 00 02 6f 66 39 00 00 40 00 00 07 d2 12 12 12 12 12 0c 39 00 00 40 00 00 02 6f 6c 39 00 00 40 00 00 07 d2 12 12 12 12 12 0a 39 00 00 40 00 00 02 6f 72 39 00 00 00 00 00 07 d2 12 12 12 12 12 08 39 00 00 40 00 00 02 6f 78 39 00 00 40 00 00 07 d2 28 28 28 28 28 14 39 00 00 40 00 00 02 6f 7e 39 00 00 40 00 00 07 d2 1a 1a 1a 1a 1a 10 39 00 00 40 00 00 02 6f 84 39 00 00 40 00 00 07 d2 1a 1a 1a 1a 1a 10 39 00 00 40 00 00 02 6f 8a 39 00 00 40 00 00 07 d2 1a 1a 1a 1a 1a 10 39 00 00 40 00 00 02 6f 90 39 00 00 00 00 00 07 d2 1a 1a 1a 1a 1a 08 39 00 00 40 00 00 02 6f 96 39 00 00 40 00 00 07 d2 14 14 14 14 14 10 39 00 00 40 00 00 02 6f 9c 39 00 00 40 00 00 07 d2 14 14 14 14 14 08 39 00 00 40 00 00 02 6f a2 39 00 00 40 00 00 07 d2 0d 0d 0d 0d 0d 08 39 00 00 40 00 00 02 6f a8 39 00 00 40 00 00 07 d2 0d 0d 0d 0d 0d 08 39 00 00 40 00 00 02 6f ae 39 00 00 00 00 00 07 d2 0b 0b 0b 0b 0b 08 39 00 00 00 00 00 06 f0 55 aa 52 08 00 39 00 00 00 00 00 02 e6 80 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 81 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 82 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 83 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 84 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 85 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 86 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 87 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 88 39 00 00 00 00 00 02 6f ea 39 00 00 00 00 00 07 e8 10 10 20 00 00 00 39 00 00 00 00 00 02 e6 00];
						qcom,mdss-dsi-panel-clockrate = <0x40ca4dc0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x34>;
						qcom,mdss-dsi-v-back-porch = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x50>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-panel-height = <0xa98>;
						qcom,mdss-dsi-panel-width = <0x4c4>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-video-mode;
					};
				};
			};

			qcom,mdss_dsi_n16t_36_0f_0b_dsc_vid {
				phandle = <0x5e1>;
				qcom,platform-reset-gpio = <0x16b 0x0d 0x00>;
				qcom,mdss-brightness-init-level = <0x133>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x04>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cd>;
				qcom,mdss-dsi-clk-strength = <0xff>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-vsync-delay;
				mi,mdss-dsi-panel-flatmode-on-status-value = <0x12>;
				mi,mdss-dsi-panel-flatmode-status-read-length = <0x01>;
				mi,mdss-dsi-panel-flatmode-status-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-flatmode-status-command = <0x6000000 0x1b2>;
				mi,mdss-dsi-panel-flatmode-status-offset-command = [39 00 00 40 00 00 03 9c a5 a5 39 00 00 40 00 00 03 fd 5a 5a 15 00 00 00 00 00 02 9f 08];
				mi,flatmode-status-check-enabled;
				mi,mdss-dsi-panel-wp-read-length = <0x03>;
				mi,mdss-dsi-panel-wp-read-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-wp-read-command = <0x6000000 0x1b1>;
				mi,mdss-dsi-panel-cell-id-read-length = <0x10>;
				mi,mdss-dsi-panel-cell-id-read-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-cell-id-read-command = <0x6000000 0x1a1>;
				mi,local-hbm-ui-ready-delay-num-frame = <0x03>;
				mi,need-fod-animal-in-normal-enabled;
				mi,local-hbm-enabled;
				mi,doze-lbm-dbv-level = <0x14>;
				mi,doze-hbm-dbv-level = <0xf5>;
				mi,panel-ignore-esd-in-aod;
				mi,esd-err-irq-gpio = <0x16b 0x9d 0x2004>;
				mi,flatmode-default-on-enabled;
				mi,panel-on-dimming-delay = <0x78>;
				mi,ddic-round-corner-enabled;
				mi,thermal-dimming-flag;
				mi,mdss-fac-brightness-max-level = <0x877>;
				mi,mdss-dsi-fac-bl-max-level = <0x877>;
				mi,normal-max-brightness-clone = <0xfff>;
				mi,max-brightness-clone = <0x3fff>;
				mi,panel-id = <0x4e313654 0x360f0b>;
				qcom,mdss-dsi-panel-blackness-level = <0x32>;
				qcom,mdss-dsi-panel-peak-brightness = <0x895440>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-dimming-enabled;
				qcom,dsi-supported-dfps-list = <0x3c 0x78 0x5a 0x1e>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,bl-update-flag = "delay_until_first_frame";
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-pan-physical-height-dimension = <0x609>;
				qcom,mdss-pan-physical-width-dimension = <0x2b7>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x05 0x00 0x05 0x01 0x2d>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi 36 0f 0b video mode dsc dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 17 09 09 09 02 04 00 1d 0e];
						mi,mdss-dsi-aod-exit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-exit-command-update = <0x51 0x00 0x02 0x48 0x02 0x01>;
						mi,mdss-dsi-aod-exit-command = <0x39000040 0x351 0xf51500 0x400000 0x2900015 0x4000 0x24823 0x39000040 0x39c 0xa5a53900 0x400000 0x3fd5a5a 0x15000040 0x29f 0x1150000 0x40000002 0xcd003900 0x400000 0x39c5a5a 0x39000000 0x3fd 0xa5a53900 0x402100 0x39ca5a5 0x39000040 0x3fd 0x5a5a1500 0x400000 0x29f0115 0x4000 0x2cd06 0x39000040 0x39c 0x5a5a3900 0x00 0x3fda5a5>;
						mi,mdss-dsi-aod-enter-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-enter-command-update = <0x51 0x01 0x02>;
						mi,mdss-dsi-aod-enter-command = [15 00 00 40 00 00 02 90 01 39 00 00 00 00 00 03 51 03 ff];
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command-update = <0x51 0x00 0x02>;
						qcom,mdss-dsi-nolp-command = [39 00 00 00 00 00 03 51 00 00];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-lbm-nolp-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 03 51 00 14];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-hbm-nolp-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 03 51 00 f5];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-lbm-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 51 01 ff];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-hbm-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 51 03 ff];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 00 00 00 04 97 00 0f ff];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <0x97 0x00 0x04>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = <0x39000000 0x597 0x11afff01>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <0x97 0x00 0x04>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = <0x39000000 0x597 0x11afff00>;
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 00 00 00 04 97 00 0f ff];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <0x97 0x00 0x04>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = <0x39000000 0x597 0x11afff02>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <0x97 0x00 0x04>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = <0x39000000 0x597 0x11afff01>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <0x97 0x00 0x04>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = <0x39000000 0x597 0x11afff00>;
						mi,mdss-dsi-round-corner-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-round-corner-off-command = [39 00 00 40 00 00 03 9c a5 a5 39 00 00 40 00 00 03 fd 5a 5a 15 00 00 40 00 00 02 9f 0b 15 00 00 40 00 00 02 b2 00 39 00 00 40 00 00 03 9c 5a 5a 39 00 00 00 00 00 03 fd a5 a5];
						mi,mdss-dsi-round-corner-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-round-corner-on-command = [39 00 00 40 00 00 03 9c a5 a5 39 00 00 40 00 00 03 fd 5a 5a 15 00 00 40 00 00 02 9f 0b 15 00 00 40 00 00 02 b2 01 39 00 00 40 00 00 03 9c 5a 5a 39 00 00 00 00 00 03 fd a5 a5];
						mi,mdss-dsi-fps-60-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-60-gamma-command = [15 00 00 00 00 00 02 48 23];
						mi,mdss-dsi-fps-90-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-90-gamma-command = [15 00 00 00 00 00 02 48 13];
						mi,mdss-dsi-fps-120-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-120-gamma-command = [15 00 00 00 00 00 02 48 03];
						mi,mdss-dsi-apb-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-apb-mode-off-command = [39 00 00 40 00 00 03 9c a5 a5 39 00 00 40 00 00 03 fd 5a 5a 15 00 00 40 00 00 02 9f 08 39 00 00 40 00 00 04 cc 02 ff 3c 39 00 00 40 00 00 03 9c 5a 5a 39 00 00 00 00 00 03 fd a5 a5 15 00 00 00 00 00 02 48 23];
						mi,mdss-dsi-apb-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-apb-mode-on-command = <0x15000040 0x248 0x33390000 0x40000003 0x510fff39 0x4000 0x39ca5 0xa5390000 0x40000003 0xfd5a5a15 0x4000 0x29f08 0x15000040 0x2b2 0x12390000 0x40000004 0xcc03ff3c 0x39000040 0x39c 0x5a5a3900 0x00 0x3fda5a5>;
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-command = [39 00 00 40 00 00 03 9c a5 a5 39 00 00 40 00 00 03 fd 5a 5a 15 00 00 40 00 00 02 9f 08 15 00 00 40 00 00 02 b2 10 39 00 00 40 00 00 03 9c 5a 5a 39 00 00 00 00 00 03 fd a5 a5];
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-command = [39 00 00 40 00 00 03 9c a5 a5 39 00 00 40 00 00 03 fd 5a 5a 15 00 00 40 00 00 02 9f 08 15 00 00 40 00 00 02 b2 12 39 00 00 40 00 00 03 9c 5a 5a 39 00 00 00 00 00 03 fd a5 a5];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x262>;
						qcom,mdss-dsc-slice-height = <0x0c>;
						qcom,mdss-dsc-scr-version = <0x00>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = <0x5000000 0x128 0x5000000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = <0x15000040 0x248 0x3390000 0x40000003 0x51000015 0x4000 0x253e0 0x15000000 0x235 0x390000 0x40000003 0x9ca5a539 0x00 0x3fd5a 0x5a150000 0x40000002 0x9f0f1500 0x400000 0x2d73339 0x00 0xab302 0x00 0xffeb 0x15000040 0x29f 0x2390000 0x4000001b 0xb200c932 0x90101118 0x12101078 0x26111413 0x11111111 0x11111121 0x21110b39 0x4000 0x14b605 0x40001111 0x111c2222 0x22222222 0x22222222 0x22223900 0x400000 0x11b70000 0x15 0x70030303 0x3030303 0x3033900 0x400000 0x1bc60000 0x2b000011 0xff000490 0x00 0x2b001100 0x00 0x55010100 0x15000040 0x29f 0x4390000 0x40000014 0xc5002088 0x41b23232 0x4e5735 0x3a3a2a0a 0x2f00200f 0x39000040 0x25c6 0x4b001000 0x2d50002 0xcb011043 0x10a0000 0x00 0x00 0x00 0x00 0x00 0x39000040 0x5c8 0x2d2d0000 0x39000000 0xfbe 0x2a2f 0x6a7159a 0x7cea0400 0xd2000500 0x7800 0x1113900 0x400000 0x29f0139 0x4000 0x14ca05 0x1000202 0x3d20202 0x3d20202 0x3d20202 0x88aa3900 0x400000 0x10cb0102 0x203d202 0x203d202 0x203d202 0x2390000 0x03 0xd3a00015 0x4000 0x29f02 0x39000040 0x4ed 0x18039 0x00 0x12ee05 0x00 0x88000000 0x30888829 0x00 0x15000040 0x29f 0x1390000 0x40000005 0xb4100000 0x3390000 0x40000003 0xe2462039 0x00 0x9e400 0x800cff 0xf080015 0x4000 0x29f09 0x15000000 0x2ee 0xe0150000 0x40000002 0x9f0b3900 0x00 0x12be3200 0x00 0x26262062 0x3b000000 0x262615 0x4000 0x29f05 0x15000000 0x2b3 0x20150000 0x40000002 0x9f033900 0x400000 0x21b21200 0xab3080 0xa9804c4 0xc0262 0x2620200 0x2320020 0x1310008 0xc08bb 0x77b3900 0x400000 0x21b31800 0x10f00710 0x2000060f 0xf330e1c 0x2a384654 0x62697077 0x797b7d7e 0x2022200 0x2a403900 0x00 0x1fb42abe 0x3afc3afa 0x3af83b38 0x3b783bb6 0x4bb64bf4 0x4bf46c34 0x84740000 0x00 0x39000040 0x39c 0x5a5a3900 0x00 0x3fda5a5 0x5000000 0x129>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-dsi-v-back-porch = <0x2c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x1c>;
						qcom,mdss-dsi-h-front-porch = <0x2e>;
						qcom,mdss-dsi-panel-height = <0xa98>;
						qcom,mdss-dsi-panel-width = <0x4c4>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-video-mode;
					};
				};
			};

			qcom,mdss_dsi_n16t_42_0a_0c_dsc_vid {
				phandle = <0x5e2>;
				qcom,platform-reset-gpio = <0x16b 0x0d 0x00>;
				qcom,mdss-brightness-init-level = <0x133>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x04>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x5cc>;
				qcom,mdss-dsi-clk-strength = <0xff>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-vsync-delay;
				mi,local-hbm-ui-ready-delay-num-frame = <0x03>;
				mi,need-fod-animal-in-normal-enabled;
				mi,local-hbm-enabled;
				mi,doze-lbm-dbv-level = <0x16>;
				mi,doze-hbm-dbv-level = <0xf6>;
				mi,panel-ignore-esd-in-aod;
				mi,esd-err-irq-gpio = <0x16b 0x9d 0x2004>;
				mi,flatmode-default-on-enabled;
				mi,panel-on-dimming-delay = <0x78>;
				mi,thermal-dimming-flag;
				mi,ddic-round-corner-enabled;
				mi,mdss-fac-brightness-max-level = <0x877>;
				mi,mdss-dsi-fac-bl-max-level = <0x877>;
				mi,normal-max-brightness-clone = <0xfff>;
				mi,max-brightness-clone = <0x3fff>;
				mi,panel-id = <0x4e313654 0x420a0c>;
				qcom,dsi-supported-dfps-list = <0x3c 0x78 0x5a 0x1e>;
				mi,mdss-dsi-panel-flatmode-on-status-value = <0x01>;
				mi,mdss-dsi-panel-flatmode-status-read-length = <0x01>;
				mi,mdss-dsi-panel-flatmode-status-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-flatmode-status-command = <0x6000000 0x18c>;
				mi,flatmode-status-check-enabled;
				mi,mdss-dsi-panel-wp-read-length = <0x08>;
				mi,mdss-dsi-panel-wp-read-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-wp-read-command = <0x6000001 0x1d8>;
				mi,mdss-dsi-panel-wp-read-pre-tx-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-wp-read-pre-tx-command = [39 00 00 40 00 00 04 b0 00 10 d8];
				mi,mdss-dsi-panel-cell-id-read-length = <0x0d>;
				mi,mdss-dsi-panel-cell-id-read-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-cell-id-read-command = <0x6000001 0x1d8>;
				mi,mdss-dsi-panel-cell-id-read-pre-tx-command-state = "dsi_hs_mode";
				mi,mdss-dsi-panel-cell-id-read-pre-tx-command = [39 00 00 40 00 00 04 b0 00 03 d8];
				qcom,mdss-dsi-dma-schedule-line = <0x0a>;
				qcom,mdss-dsi-panel-blackness-level = <0x32>;
				qcom,mdss-dsi-panel-peak-brightness = <0x895440>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,bl-update-flag = "delay_until_first_frame";
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-pan-physical-height-dimension = <0x609>;
				qcom,mdss-pan-physical-width-dimension = <0x2b7>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x05 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi 42 0a 0c video mode dsc dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 25 09 0a 1a 19 09 0a 09 02 04 00 1e 0f];
						mi,mdss-dsi-local-hbm-off-to-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-hbm-command-update = <0x86 0x0e 0x09 0x51 0x1d 0x02>;
						mi,mdss-dsi-local-hbm-off-to-hbm-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 02 1a 00 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 02 8b 00 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 02 ab 00 39 00 00 40 00 00 05 a0 80 01 00 03 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 00 02 00 06 00 18 00 30 00 52 00 29 01 ff 01 ff 03 00 01 00 0c a0 aa 00 00 01 04 0f 39 00 00 40 00 00 05 a0 80 01 00 01 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 10 00 03 f0 a5 a5 39 00 00 00 00 00 03 51 00 00];
						mi,mdss-dsi-local-hbm-off-to-normal-4095-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-4095-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 02 1a 00 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-off-to-normal-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-off-to-normal-command-update = <0x86 0x0e 0x09>;
						mi,mdss-dsi-local-hbm-off-to-normal-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 02 1a 00 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 02 8b 00 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 02 ab 00 39 00 00 40 00 00 05 a0 80 01 00 03 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 00 02 00 06 00 18 00 30 00 52 00 29 01 ff 01 ff 03 00 01 00 0c a0 aa 00 00 01 04 0f 39 00 00 40 00 00 05 a0 80 01 00 01 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-normal-green-500nit-4095-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-4095-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 00 31 00 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 80 30 00 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 00 31 00 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 00 31 00 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 00 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 e7 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-green-500nit-command-update = <0x51 0x0e 0x02 0x86 0x27 0x09>;
						mi,mdss-dsi-local-hbm-normal-green-500nit-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 00 31 00 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 80 30 00 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 00 31 00 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 00 31 00 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 11 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 3d 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 04 8b 01 ff 07 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 04 ab 01 ff 1f 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 04 dc ab 02 00 01 01 02 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 05 a0 80 01 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 05 8c 01 6e b4 40 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command-update = <0x86 0x26 0x09>;
						mi,mdss-dsi-local-hbm-hlpm-white-110nit-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 1d 1d 1d 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 9d 1d 1d 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 1d 1d 1d 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 1d 1d 1d 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 11 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 3d 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 04 8b 01 ff 07 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 04 ab 01 ff 1f 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 04 dc ab 02 00 01 01 02 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 05 a0 80 01 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 05 8c 01 6e b4 40 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-110nit-command-update = <0x86 0x26 0x09>;
						mi,mdss-dsi-local-hbm-normal-white-110nit-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 1d 1d 1d 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 9d 1d 1d 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 1d 1d 1d 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 1d 1d 1d 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 11 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 3d 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 04 8b 01 ff 07 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 04 ab 01 ff 1f 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 04 dc ab 02 00 01 01 02 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 05 a0 80 01 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 05 8c 01 6e b4 40 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command-update = <0x86 0x26 0x09>;
						mi,mdss-dsi-local-hbm-hlpm-white-1000nit-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 b8 38 38 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 11 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 3d 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 04 8b 01 ff 07 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 04 ab 01 ff 1f 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 04 dc ab 02 00 01 01 02 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 05 a0 80 01 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 05 8c 01 6e b4 40 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-normal-white-1000nit-4095-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-4095-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 b8 38 38 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 00 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 e7 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command-update = <0x51 0x0e 0x02 0x86 0x27 0x09>;
						mi,mdss-dsi-local-hbm-normal-white-1000nit-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 11 39 00 00 40 00 00 cd 86 00 01 00 00 01 01 01 f5 0f 02 00 10 00 10 00 10 00 00 10 00 00 00 00 00 00 00 00 00 01 40 00 0e 00 03 88 80 18 90 04 c4 40 24 00 06 03 c1 28 a8 06 0f 51 2f 98 c7 28 d1 2b 51 06 e5 fc df ff 03 96 00 16 00 03 68 00 0e e0 fd ff ff ff ff ff ff ff ff 7f 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e c0 07 f8 00 1f e0 03 7c 80 0f f0 01 3e 00 60 14 88 03 8a 00 17 54 43 7e d0 12 b4 42 67 bc 8e 19 c2 4a 4a 4a 6d b9 36 a2 87 0c 59 24 d4 d4 a4 7e 15 00 04 80 00 10 00 02 40 00 08 00 01 20 00 04 80 00 10 00 02 40 00 00 00 00 20 00 00 39 00 00 40 00 00 04 b0 00 04 87 39 00 00 40 00 00 03 87 ed 01 39 00 00 40 00 00 04 b0 00 07 87 39 00 00 40 00 00 03 87 d5 02 39 00 00 40 00 00 04 b0 00 0a 87 39 00 00 40 00 00 03 87 11 09 39 00 00 40 00 00 04 b0 00 0d 87 39 00 00 40 00 00 03 87 f9 09 39 00 00 40 00 00 04 b0 00 2e 87 39 00 00 40 00 00 0a 87 00 00 00 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 51 00 00 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 15 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 00 25 87 39 00 00 40 00 00 04 87 b8 38 38 39 00 00 40 00 00 04 b0 00 28 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 00 2b 87 39 00 00 40 00 00 04 87 3a 3a 3a 39 00 00 40 00 00 04 b0 01 48 b5 39 00 00 40 00 00 02 b5 11 39 00 00 40 00 00 04 b0 03 38 e1 39 00 00 40 00 00 02 e1 3d 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 1a 0b 03 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 00 39 00 00 40 00 00 04 b0 00 89 8b 39 00 00 40 00 00 04 8b 01 ff 07 39 00 00 40 00 00 04 b0 00 fc ab 39 00 00 40 00 00 04 ab 01 ff 1f 39 00 00 40 00 00 04 b0 00 09 a4 39 00 00 40 00 00 1d a4 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 04 dc ab 02 00 01 01 02 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 00 00 39 00 00 40 00 00 05 a0 80 01 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 04 b0 00 16 8c 39 00 00 40 00 00 02 8c 01 39 00 00 40 00 00 04 b0 00 99 8c 39 00 00 40 00 00 05 8c 01 6e b4 40 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 02 f9 10 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-dbv-326-to-327-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dbv-326-to-327-command-update = <0x51 0x02 0x02>;
						mi,mdss-dsi-dbv-326-to-327-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 51 01 47 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 af 0f 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-dbv-327-to-326-command-state = "dsi_hs_mode";
						mi,mdss-dsi-dbv-327-to-326-command-update = <0x51 0x02 0x02>;
						mi,mdss-dsi-dbv-327-to-326-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 1a 1a 03 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 51 01 46 39 00 00 40 00 00 0a 86 00 01 01 01 01 01 00 4f 10 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 05 86 00 01 01 00 39 00 00 40 00 00 02 72 00 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-aod-exit-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-exit-command-update = <0x51 0x01 0x02 0x60 0x04 0x01>;
						mi,mdss-dsi-aod-exit-command = [39 00 00 50 00 00 03 f0 5a 5a 39 00 00 50 00 00 03 51 00 f6 39 00 00 50 00 00 04 b0 00 7e c8 39 00 00 50 00 00 0b c8 f7 0b c9 07 11 00 8e 05 ff 00 39 00 00 50 00 00 02 60 00 39 00 00 50 00 00 02 f7 0f 39 00 00 10 00 00 03 f0 a5 a5];
						mi,mdss-dsi-aod-enter-60hz-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-enter-60hz-command-update = <0x51 0x06 0x02>;
						mi,mdss-dsi-aod-enter-60hz-command = [39 00 00 50 00 00 03 f0 5a 5a 39 00 00 50 00 00 04 b0 00 7e c8 39 00 00 50 00 00 0b c8 a9 01 01 00 10 00 08 01 38 00 39 00 00 50 00 00 02 60 40 39 00 00 50 00 00 02 f7 0f 39 00 00 10 00 00 03 f0 a5 a5 39 00 00 10 00 00 03 51 0f ff];
						mi,mdss-dsi-aod-enter-command-state = "dsi_hs_mode";
						mi,mdss-dsi-aod-enter-command-update = <0x51 0x05 0x02>;
						mi,mdss-dsi-aod-enter-command = [39 00 00 50 00 00 03 f0 5a 5a 39 00 00 50 00 00 04 b0 00 7e c8 39 00 00 50 00 00 0b c8 a9 01 01 00 10 00 08 01 38 00 39 00 00 50 00 00 02 60 40 39 00 00 50 00 00 02 f7 0f 39 00 00 50 00 00 03 51 0f ff 39 00 00 10 00 00 03 f0 a5 a5];
						qcom,mdss-dsi-nolp-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command-update = <0x51 0x00 0x02>;
						qcom,mdss-dsi-nolp-command = [39 00 00 00 00 00 03 51 00 00];
						mi,mdss-dsi-doze-lbm-nolp-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-lbm-nolp-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-lbm-nolp-command = [39 00 00 00 00 00 03 51 00 16];
						mi,mdss-dsi-doze-hbm-nolp-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-hbm-nolp-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-hbm-nolp-command = [39 00 00 00 00 00 03 51 00 f6];
						mi,mdss-dsi-doze-lbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-lbm-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 51 01 55];
						mi,mdss-dsi-doze-hbm-command-state = "dsi_hs_mode";
						mi,mdss-dsi-doze-hbm-command-update = <0x51 0x00 0x02>;
						mi,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 51 0f ff];
						mi,mdss-dsi-round-corner-off-command-state = "dsi_lp_mode";
						mi,mdss-dsi-round-corner-off-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 03 84 00 00 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-round-corner-on-command-state = "dsi_lp_mode";
						mi,mdss-dsi-round-corner-on-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 03 84 00 01 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-fps-60-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-60-gamma-command = [39 00 00 50 00 00 03 f0 5a 5a 39 00 00 50 00 00 02 60 20 39 00 00 50 00 00 02 f7 0f 39 00 00 10 00 00 03 f0 a5 a5];
						mi,mdss-dsi-fps-90-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-90-gamma-command = [39 00 00 50 00 00 03 f0 5a 5a 39 00 00 50 00 00 02 60 10 39 00 00 50 00 00 02 f7 0f 39 00 00 10 00 00 03 f0 a5 a5];
						mi,mdss-dsi-fps-120-gamma-command-state = "dsi_hs_mode";
						mi,mdss-dsi-fps-120-gamma-command = [39 00 00 50 00 00 03 f0 5a 5a 39 00 00 50 00 00 02 60 00 39 00 00 50 00 00 02 f7 0f 39 00 00 10 00 00 03 f0 a5 a5];
						mi,mdss-dsi-apb-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-apb-mode-off-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 51 51 05 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 51 0f ff 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 8a b1 39 00 00 40 00 00 02 b1 1f 39 00 00 40 00 00 04 b0 00 99 b1 39 00 00 40 00 00 03 b1 fe ff 39 00 00 40 00 00 04 b0 00 14 b5 39 00 00 40 00 00 02 b5 1f 39 00 00 40 00 00 04 b0 00 2a b5 39 00 00 40 00 00 02 b5 fe 39 00 00 40 00 00 02 86 00 39 00 00 40 00 00 03 8f 00 00 39 00 00 40 00 00 02 55 00 39 00 00 40 00 00 0e 72 00 00 51 51 05 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 01 51 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-apb-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-apb-mode-on-command = [39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 0e 72 01 00 51 51 05 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 03 51 0f ff 39 00 00 40 00 00 05 a0 80 02 00 06 39 00 00 40 00 00 04 b0 00 8a b1 39 00 00 40 00 00 02 b1 0f 39 00 00 40 00 00 04 b0 00 99 b1 39 00 00 40 00 00 03 b1 ff fe 39 00 00 40 00 00 04 b0 00 14 b5 39 00 00 40 00 00 02 b5 0f 39 00 00 40 00 00 04 b0 00 2a b5 39 00 00 40 00 00 02 b5 ff 39 00 00 40 00 00 02 86 01 39 00 00 40 00 00 03 8f 00 01 39 00 00 40 00 00 02 55 01 39 00 00 40 00 00 0e 72 00 00 51 51 05 00 20 2c 2c 00 00 00 00 39 00 00 40 00 00 01 51 39 00 00 00 00 00 03 f0 a5 a5];
						mi,mdss-dsi-flat-mode-off-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-off-command = <0x39000040 0x3f0 0x5a5a3900 0x400000 0x4b00016 0x8c390000 0x40000002 0x8c003900 0x00 0x3f0a5a5>;
						mi,mdss-dsi-flat-mode-on-command-state = "dsi_hs_mode";
						mi,mdss-dsi-flat-mode-on-command = <0x39000040 0x3f0 0x5a5a3900 0x400000 0x4b00016 0x8c390000 0x40000002 0x8c013900 0x00 0x3f0a5a5>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-slice-width = <0x262>;
						qcom,mdss-dsc-slice-height = <0x71>;
						qcom,mdss-dsc-scr-version = <0x00>;
						qcom,mdss-dsc-version = <0x12>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-pre-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-update = <0x60 0x32 0x01>;
						qcom,mdss-dsi-pre-off-command = [39 00 00 40 00 00 02 28 00 39 00 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 fc 5a 5a 39 00 00 40 00 00 04 b0 00 2e fd 39 00 00 00 00 00 02 fd 6a 39 00 00 40 00 00 04 b0 00 2d f5 39 00 00 00 00 00 02 f5 01 39 00 00 40 00 00 04 b0 01 05 ab 39 00 00 00 00 00 04 ab 01 ff 0f 39 00 00 40 00 00 04 b0 00 18 f2 39 00 00 40 00 00 05 f2 00 44 01 7b 39 00 00 40 00 00 04 b0 00 1d f2 39 00 00 40 00 00 05 f2 03 f4 01 7b 39 00 00 40 00 00 04 b0 00 22 f2 39 00 00 40 00 00 05 f2 0b 34 01 7b 39 00 00 40 00 00 04 b0 00 27 f2 39 00 00 40 00 00 05 f2 00 44 01 7b 39 00 00 40 00 00 04 b0 00 2c f2 39 00 00 40 00 00 05 f2 00 44 00 44 39 00 00 40 00 00 04 b0 00 33 f2 39 00 00 40 00 00 03 f2 00 44 39 00 00 40 00 00 04 b0 00 38 f2 39 00 00 40 00 00 03 f2 00 44 39 00 00 40 00 00 04 b0 00 30 f2 39 00 00 00 00 00 03 f2 02 f6 39 00 00 40 00 00 04 b0 00 c1 b1 39 00 00 40 00 00 02 b1 0a 39 00 00 40 00 00 04 b0 00 d1 b1 39 00 00 40 00 00 02 b1 f0 39 00 00 40 00 00 04 b0 00 e1 b1 39 00 00 40 00 00 02 b1 0e 39 00 00 40 00 00 04 b0 00 f1 b1 39 00 00 40 00 00 02 b1 a0 39 00 00 40 00 00 04 b0 01 01 b1 39 00 00 40 00 00 02 b1 15 39 00 00 40 00 00 04 b0 01 11 b1 39 00 00 40 00 00 02 b1 e0 39 00 00 40 00 00 04 b0 01 21 b1 39 00 00 40 00 00 02 b1 0a 39 00 00 40 00 00 04 b0 01 31 b1 39 00 00 40 00 00 02 b1 f0 39 00 00 40 00 00 04 b0 01 41 b1 39 00 00 40 00 00 02 b1 0a 39 00 00 40 00 00 04 b0 01 51 b1 39 00 00 00 00 00 02 b1 f0 39 00 00 40 00 00 04 b0 00 44 ad 39 00 00 00 00 00 ad ad 64 c8 28 00 41 fa ff 66 a0 0b ff 0f 01 19 32 c8 fa a3 10 05 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 62 8c 31 44 00 df f7 de bb 07 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 80 00 02 00 00 00 00 64 00 64 00 32 eb 00 39 00 00 00 00 00 02 e7 df 39 00 00 00 00 00 02 35 00 39 00 00 00 00 00 03 51 00 00 39 00 00 00 00 00 02 53 20 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 f7 0f 39 00 00 40 00 00 02 9d 01 39 00 00 00 00 00 81 9e 12 00 00 ab 30 80 0a 98 04 c4 00 71 02 62 02 62 02 00 02 7f 00 20 09 11 00 08 00 0f 01 13 00 cd 18 00 11 00 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 00 00 40 00 00 02 e5 15 39 00 00 40 00 00 04 b0 00 df f4 39 00 00 40 00 00 02 f4 40 39 00 00 40 00 00 04 b0 00 e1 f4 39 00 00 40 00 00 02 f4 8a 39 00 00 00 00 00 02 f7 0f 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 04 b0 00 36 c5 39 00 00 40 00 00 04 c5 09 20 0e 39 00 00 40 00 00 04 b0 00 4a c5 39 00 00 40 00 00 03 c5 3e b0 39 00 00 00 00 00 03 f0 a5 a5 39 00 00 00 78 00 02 11 00 39 00 00 00 00 00 02 29 00 39 00 00 40 00 00 03 f0 5a 5a 39 00 00 40 00 00 17 ed 04 21 00 00 21 00 04 48 58 04 ff 05 53 01 00 00 90 41 10 00 02 20 39 00 00 40 00 00 07 f9 10 a1 0a a0 01 77 39 00 00 40 00 00 02 f7 0f 39 00 00 40 00 00 03 f0 a5 a5 39 00 00 00 00 00 03 fc a5 a5];
						qcom,mdss-dsi-panel-clockrate = <0x41351d80>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x44>;
						qcom,mdss-dsi-v-back-porch = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-back-porch = <0x50>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-panel-height = <0xa98>;
						qcom,mdss-dsi-panel-width = <0x4c4>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-video-mode;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				phandle = <0x5d2>;
				qcom,platform-reset-gpio = <0x16b 0x0d 0x00>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-sec-supply-entries = <0x5ca>;
				qcom,panel-supply-entries = <0x5cc>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			phandle = <0x47d>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			clocks = <0x154 0x04 0x154 0x05 0x154 0x07 0x154 0x42 0x154 0x43 0x154 0x38 0x16c 0x00>;
			vdda-1p2-supply = <0x14e>;
			interrupts = <0x04 0x00>;
			interrupt-parent = <0x479>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			reg = <0xae94000 0x1000 0xaf0f000 0x04 0xae36000 0x300>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x00>;
			label = "dsi-ctrl-0";
			compatible = "qcom,dsi-ctrl-hw-v2.8";

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			phandle = <0x47e>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			clocks = <0x154 0x08 0x154 0x09 0x154 0x0b 0x154 0x44 0x154 0x45 0x154 0x3a 0x16c 0x00>;
			vdda-1p2-supply = <0x14e>;
			interrupts = <0x05 0x00>;
			interrupt-parent = <0x479>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			reg = <0xae96000 0x1000 0xaf0f000 0x04 0xae37000 0x300>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x01>;
			label = "dsi-ctrl-1";
			compatible = "qcom,dsi-ctrl-hw-v2.8";

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae95500 {
			phandle = <0x47f>;
			pll_codes_region = <0x47a>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			qcom,panel-allow-phy-poweroff;
			vdda-0p9-supply = <0x14d>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_4nm";
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			reg = <0xae95000 0xa00 0xae95500 0x400 0xae94200 0xa0>;
			#clock-cells = <0x01>;
			cell-index = <0x00>;
			label = "dsi-phy-0";
			compatible = "qcom,dsi-phy-v5.2";

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x60>;
					qcom,supply-enable-load = <0x17ed0>;
					qcom,supply-max-voltage = <0xe7ef0>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae97500 {
			phandle = <0x480>;
			pll_codes_region = <0x47a>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			qcom,panel-allow-phy-poweroff;
			vdda-0p9-supply = <0x14d>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_4nm";
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			reg = <0xae97000 0xa00 0xae97500 0x400 0xae96200 0xa0>;
			#clock-cells = <0x01>;
			cell-index = <0x01>;
			label = "dsi-phy-1";
			compatible = "qcom,dsi-phy-v5.2";

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x60>;
					qcom,supply-enable-load = <0x17ed0>;
					qcom,supply-max-voltage = <0xe7ef0>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x00>;
				};
			};
		};

		qcom,msm-ext-disp {
			phandle = <0x47b>;
			compatible = "qcom,msm-ext-disp";

			qcom,msm-ext-disp-audio-codec-rx {
				phandle = <0x481>;
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
			};
		};

		qcom,msm_hdcp {
			phandle = <0x482>;
			compatible = "qcom,msm-hdcp";
		};

		qcom,dp_display@ae154000 {
			phandle = <0x47c>;
			qcom,hbr2-3-pre-emphasis = <0x00 0x0c 0x15 0x1b 0x02 0x0e 0x16 0xff 0x02 0x11 0xff 0xff 0x04 0xff 0xff 0xff>;
			qcom,hbr2-3-voltage-swing = <0x02 0x12 0x16 0x1a 0x09 0x19 0x1f 0xff 0x10 0x1f 0xff 0xff 0x1f 0xff 0xff 0xff>;
			qcom,hbr-rbr-pre-emphasis = <0x00 0x0d 0x14 0x1a 0x00 0x0e 0x15 0xff 0x00 0x0e 0xff 0xff 0x02 0xff 0xff 0xff>;
			qcom,hbr-rbr-voltage-swing = <0x07 0x0f 0x16 0x1f 0x11 0x1e 0x1f 0xff 0x16 0x1f 0xff 0xff 0x1f 0xff 0xff 0xff>;
			dp_phy_gdsc-supply = <0x1cc>;
			vdd_mx-supply = <0x14c>;
			vdda_usb-0p9-supply = <0x14d>;
			vdda-0p9-supply = <0x1d6>;
			vdda-1p2-supply = <0x14e>;
			qcom,qos-cpu-latency-us = <0x12c>;
			qcom,qos-cpu-mask = <0x0f>;
			qcom,dsc-continuous-pps;
			qcom,fec-feature-enable;
			qcom,dsc-feature-enable;
			qcom,widebus-enable;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,aux-cfg9-settings = [44 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg0-settings = " ";
			qcom,phy-version = <0x600>;
			qcom,pll-revision = "4nm-v1.1";
			clock-names = "core_aux_clk\0rpmh_cxo_clk\0core_usb_ref_clk_src\0core_usb_pipe_clk\0link_clk\0link_clk_src\0link_parent\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0strm0_pixel_clk\0strm1_pixel_clk";
			clocks = <0x154 0x0c 0x16c 0x00 0x1a5 0x05 0x16e 0x87 0x154 0x0f 0x154 0x10 0x47c 0x00 0x154 0x12 0x154 0x14 0x47c 0x01 0x154 0x16 0x154 0x13 0x154 0x15>;
			#clock-cells = <0x01>;
			interrupts = <0x0c 0x00>;
			interrupt-parent = <0x479>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1\0gdsc";
			reg = <0xaf54000 0x104 0xaf54200 0xc0 0xaf55000 0x770 0xaf56000 0x9c 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xaf57000 0x9c 0xaf09000 0x14>;
			qcom,altmode-dev = <0x3db 0x00>;
			usb-controller = <0x406>;
			qcom,ext-disp = <0x47b>;
			usb-phy = <0x1d5>;
			compatible = "qcom,dp-display";
			cell-index = <0x00>;
			status = "disabled";

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x00>;
				};

				qcom,phy-supply-entry@1 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x1964>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda_usb-0p9";
					reg = <0x01>;
				};
			};

			qcom,pll-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-name = "vdd_mx";
					reg = <0x00>;
				};
			};
		};

		qcom,sde_rscc@af20000 {
			phandle = <0x483>;
			interconnect-names = "qcom,sde-data-bus0";
			interconnects = <0x1bf 0x3e9 0x188 0x5e8>;
			qcom,msm-bus,active-only;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			clocks = <0x154 0x47 0x154 0x41 0x154 0x46>;
			vdd-supply = <0x1c6>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-rsc-version = <0x05>;
			reg-names = "drv\0wrapper";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			compatible = "qcom,sde-rsc";
			cell-index = <0x00>;
		};

		qcom,smmu_sde_unsec_cb {
			phandle = <0x484>;
			clock-names = "mdp_core_clk";
			clocks = <0x154 0x3d>;
			dma-coherent;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x60000 0xe38e0000 0xe6440000 0x19bc0000>;
			iommus = <0x129 0x1c00 0x02>;
			compatible = "qcom,smmu_sde_unsec";
		};

		qcom,smmu_sde_sec_cb {
			phandle = <0x485>;
			qcom,iommu-vmid = <0x0a>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <0x129 0x1c01 0x00>;
			compatible = "qcom,smmu_sde_sec";
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		qcom,cam-i3c-id-table {
			status = "disabled";
			i3c-ois-id-table;
			i3c-actuator-id-table;
			i3c-eeprom-id-table;
			i3c-sensor-id-table = <0x1b0 0x766>;
		};

		qcom,csiphy0@ace4000 {
			phandle = <0x4c0>;
			status = "ok";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x153 0x31 0x153 0x42 0x153 0x36 0x153 0x35>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x4600 0x180b0>;
			rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x14d>;
			csi-vdd-1p2-supply = <0x14e>;
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0x1dd 0x01>;
			interrupt-names = "CSIPHY0";
			reg-cam-base = <0xe4000>;
			reg-names = "csiphy";
			reg = <0xace4000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1\0qcom,csiphy";
			cell-index = <0x00>;
		};

		qcom,csiphy1@ace6000 {
			phandle = <0x4c1>;
			status = "ok";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x153 0x31 0x153 0x43 0x153 0x38 0x153 0x37>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x4600 0x180b0>;
			rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x14d>;
			csi-vdd-1p2-supply = <0x14e>;
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0x1de 0x01>;
			interrupt-names = "CSIPHY1";
			reg-cam-base = <0xe6000>;
			reg-names = "csiphy";
			reg = <0xace6000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1\0qcom,csiphy";
			cell-index = <0x01>;
		};

		qcom,csiphy2@ace8000 {
			phandle = <0x4c2>;
			status = "ok";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x153 0x31 0x153 0x44 0x153 0x3a 0x153 0x39>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x4600 0x180b0>;
			rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x14d>;
			csi-vdd-1p2-supply = <0x14e>;
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0x1df 0x01>;
			interrupt-names = "CSIPHY2";
			reg-cam-base = <0xe8000>;
			reg-names = "csiphy";
			reg = <0xace8000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1\0qcom,csiphy";
			cell-index = <0x02>;
		};

		qcom,csiphy3@acea000 {
			phandle = <0x4c3>;
			status = "ok";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x153 0x31 0x153 0x45 0x153 0x3c 0x153 0x3b>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x4600 0x180b0>;
			rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x14d>;
			csi-vdd-1p2-supply = <0x14e>;
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0x1c0 0x01>;
			interrupt-names = "CSIPHY3";
			reg-cam-base = <0xea000>;
			reg-names = "csiphy";
			reg = <0xacea000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1\0qcom,csiphy";
			cell-index = <0x03>;
		};

		qcom,csiphy4@acec000 {
			phandle = <0x4c4>;
			status = "ok";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			clocks = <0x153 0x31 0x153 0x46 0x153 0x3e 0x153 0x3d>;
			clock-names = "cphy_rx_clk_src\0csiphy4_clk\0csi4phytimer_clk_src\0csi4phytimer_clk";
			shared-clks = <0x01 0x00 0x00 0x00>;
			rgltr-load-current = <0x00 0x4600 0x180b0>;
			rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <0x14d>;
			csi-vdd-1p2-supply = <0x14e>;
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			interrupts = <0x00 0x7a 0x01>;
			interrupt-names = "CSIPHY4";
			reg-cam-base = <0xec000>;
			reg-names = "csiphy";
			reg = <0xacec000 0x2000>;
			compatible = "qcom,csiphy-v2.2.1\0qcom,csiphy";
			cell-index = <0x04>;
		};

		qcom,tpg13@acf6000 {
			phandle = <0x4c5>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x1c9c3800 0x00>;
			clocks = <0x153 0x31 0x153 0x41>;
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			shared-clks = <0x01 0x00>;
			interrupts = <0x00 0x19d 0x01>;
			interrupt-names = "tpg0";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			reg-cam-base = <0xf6000 0x13000>;
			reg = <0xacf6000 0x400 0xac13000 0x1000>;
			reg-names = "tpg0\0cam_cpas_top";
			compatible = "qcom,cam-tpg104";
			phy-id = <0x00>;
			cell-index = <0x0d>;
		};

		qcom,tpg14@acf7000 {
			phandle = <0x4c6>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x1c9c3800 0x00>;
			clocks = <0x153 0x31 0x153 0x41>;
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			shared-clks = <0x01 0x00>;
			interrupts = <0x00 0x1a0 0x01>;
			interrupt-names = "tpg1";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			reg-cam-base = <0xf7000 0x13000>;
			reg = <0xacf7000 0x400 0xac13000 0x1000>;
			reg-names = "tpg1\0cam_cpas_top";
			compatible = "qcom,cam-tpg104";
			phy-id = <0x01>;
			cell-index = <0x0e>;
		};

		qcom,tpg15@acf8000 {
			phandle = <0x4c7>;
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0nominal";
			clock-rates = <0xfe502aa 0x00 0x17d78400 0x00 0x1c9c3800 0x00>;
			clocks = <0x153 0x31 0x153 0x41>;
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			shared-clks = <0x01 0x00>;
			interrupts = <0x00 0x1a1 0x01>;
			interrupt-names = "tpg2";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			reg-cam-base = <0xf8000 0x13000>;
			reg = <0xacf8000 0x400 0xac13000 0x1000>;
			reg-names = "tpg2\0cam_cpas_top";
			compatible = "qcom,cam-tpg104";
			phy-id = <0x02>;
			cell-index = <0x0f>;
		};

		qcom,cci0@ac15000 {
			phandle = <0x4c8>;
			status = "ok";
			pinctrl-3 = <0x48c 0x48d>;
			pinctrl-2 = <0x48a 0x48b>;
			pinctrl-1 = <0x488 0x489>;
			pinctrl-0 = <0x601 0x602>;
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			pctrl-map-names = "m0\0m1";
			pctrl-idx-mapping = <0x00 0x01>;
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			clocks = <0x153 0x20 0x153 0x1f>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr";
			interrupts = <0x00 0x1aa 0x01>;
			interrupt-names = "CCI0";
			reg-cam-base = <0x15000>;
			reg-names = "cci";
			reg = <0xac15000 0x1000>;
			compatible = "qcom,cci\0simple-bus";
			cell-index = <0x00>;

			qcom,i2c_standard_mode {
				phandle = <0x4c9>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				hw-tlow = <0xae>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				phandle = <0x4ca>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				hw-tlow = <0x38>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				phandle = <0x4cb>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x01>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x4cc>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,actuator0 {
				phandle = <0x606>;
				status = "ok";
				rgltr-load-current = <0x249f0 0x19e10>;
				rgltr-max-voltage = <0x2f5d00 0x1b7740>;
				rgltr-min-voltage = <0x1b9680 0x1b7740>;
				rgltr-cntrl-support;
				regulator-names = "cam_vaf\0cam_vio";
				cam_vio-supply = <0x36c>;
				cam_vaf-supply = <0x36b>;
				cci-master = <0x00>;
				compatible = "qcom,actuator";
				cell-index = <0x00>;
			};

			qcom,eeprom0 {
				phandle = <0x608>;
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x153 0x69>;
				cci-master = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET_WIDE";
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-reset = <0x01>;
				gpios = <0x16b 0x40 0x00 0x16b 0x0f 0x00>;
				pinctrl-1 = <0x4a9 0x605>;
				pinctrl-0 = <0x4a8 0x604>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x18e70 0x19e10 0xc2754 0x249f0 0x00>;
				rgltr-max-voltage = <0x2ab980 0x1b7740 0x10d880 0x328980 0x00>;
				rgltr-min-voltage = <0x2ab980 0x1b7740 0x10d880 0x1b9680 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0cam_clk";
				cam_clk-supply = <0x1c4>;
				cam_vaf-supply = <0x36b>;
				cam_vdig-supply = <0x369>;
				cam_vio-supply = <0x36c>;
				cam_vana-supply = <0x603>;
				compatible = "qcom,eeprom";
				cell-index = <0x00>;
			};

			qcom,cam-sensor0 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x153 0x69>;
				cci-master = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET_WIDE";
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-reset = <0x01>;
				gpios = <0x16b 0x40 0x00 0x16b 0x0f 0x00>;
				pinctrl-1 = <0x4a9 0x605>;
				pinctrl-0 = <0x4a8 0x604>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0x18e70 0x19e10 0xc2754 0x249f0 0x00>;
				rgltr-max-voltage = <0x2ab980 0x1b7740 0x10d880 0x328980 0x00>;
				rgltr-min-voltage = <0x2ab980 0x1b7740 0x10d880 0x1b9680 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0cam_clk";
				cam_clk-supply = <0x1c4>;
				cam_vaf-supply = <0x36b>;
				cam_vdig-supply = <0x369>;
				cam_vio-supply = <0x36c>;
				cam_vana-supply = <0x603>;
				sensor-position-yaw = <0xb4>;
				sensor-position-pitch = <0x00>;
				sensor-position-roll = <0x5a>;
				eeprom-src = <0x608>;
				led-flash-src = <0x607>;
				actuator-src = <0x606>;
				csiphy-sd-index = <0x00>;
				compatible = "qcom,cam-sensor";
				cell-index = <0x00>;
			};
		};

		qcom,cci1@ac16000 {
			phandle = <0x4cd>;
			status = "ok";
			pinctrl-3 = <0x494 0x495>;
			pinctrl-2 = <0x492 0x493>;
			pinctrl-1 = <0x490 0x491>;
			pinctrl-0 = <0x609 0x60a>;
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			pctrl-map-names = "m0\0m1";
			pctrl-idx-mapping = <0x00 0x01>;
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			clocks = <0x153 0x22 0x153 0x21>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			gdscr-supply = <0x1c4>;
			regulator-names = "gdscr";
			interrupts = <0x00 0x1ab 0x01>;
			interrupt-names = "CCI1";
			reg-cam-base = <0x16000>;
			reg-names = "cci";
			reg = <0xac16000 0x1000>;
			compatible = "qcom,cci\0simple-bus";
			cell-index = <0x01>;

			qcom,i2c_standard_mode {
				phandle = <0x4ce>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0xe3>;
				hw-thd-sta = <0xa2>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				hw-tlow = <0xae>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				phandle = <0x4cf>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x06>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x3e>;
				hw-thd-sta = <0x23>;
				hw-thd-dat = <0x16>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				hw-tlow = <0x38>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				phandle = <0x4d0>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x01>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x4d1>;
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <0x03>;
				hw-trdhld = <0x03>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x18>;
				hw-thd-sta = <0x0f>;
				hw-thd-dat = <0x10>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				hw-tlow = <0x16>;
				hw-thigh = <0x10>;
			};

			qcom,eeprom2 {
				phandle = <0x60c>;
				status = "ok";
				cci-master = <0x00>;
				rgltr-load-current = <0x12c>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-min-voltage = <0x1b7740>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio";
				cam_vio-supply = <0x36c>;
				compatible = "qcom,eeprom";
				cell-index = <0x02>;
			};

			qcom,cam-sensor2 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x153 0x6d>;
				cci-master = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET_ULTRA";
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-reset = <0x01>;
				gpios = <0x16b 0x42 0x00 0x16b 0x0c 0x00>;
				pinctrl-1 = <0x4ad 0x60f>;
				pinctrl-0 = <0x4ac 0x60e>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpio-no-mux = <0x00>;
				rgltr-load-current = <0xe22c 0x12c 0x34c88 0x00>;
				rgltr-max-voltage = <0x3613c0 0x1b7740 0x124f80 0x00>;
				rgltr-min-voltage = <0x16f300 0x1b7740 0x124f80 0x00>;
				rgltr-cntrl-support;
				regulator-names = "cam_vana\0cam_vio\0cam_vdig\0cam_clk";
				cam_clk-supply = <0x1c4>;
				cam_vdig-supply = <0x60d>;
				cam_vio-supply = <0x36c>;
				cam_vana-supply = <0x36f>;
				eeprom-src = <0x60c>;
				sensor-position-yaw = <0xb4>;
				sensor-position-pitch = <0x00>;
				sensor-position-roll = <0x5a>;
				led-flash-src = <0x60b>;
				csiphy-sd-index = <0x02>;
				compatible = "qcom,cam-sensor";
				cell-index = <0x02>;
			};
		};

		qcom,cam_smmu {
			#size-cells = <0x02>;
			#address-cells = <0x02>;
			need_shared_buffer_padding;
			force_cache_allocs;
			expanded_memory;
			status = "ok";
			compatible = "qcom,msm-cam-smmu\0simple-bus";

			msm_cam_smmu_ife {
				multiple-client-devices;
				cam-smmu-label = "ife\0sfe";
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0non-fatal";
				qcom,iommu-dma-addr-pool = <0x00 0x100000 0x0f 0xffe00000>;
				iommus = <0x129 0x800 0x20>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x4d2>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0x0f 0xffe00000>;
						iova-region-start = <0x00 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_jpeg {
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x00 0x100000 0x00 0xffe00000>;
				qcom,iommu-faults = "stall-disable\0non-fatal";
				cam-smmu-label = "jpeg";
				iommus = <0x129 0x18a0 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x4d3>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0x00 0xffe00000>;
						iova-region-start = <0x00 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_icp {
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x00 0xf9500000 0x0f 0x6a00000>;
				qcom,iommu-faults = "stall-disable\0non-fatal";
				cam-smmu-label = "icp";
				iommus = <0x129 0x1820 0x00 0x129 0x18c0 0x00 0x129 0x1800 0x00 0x129 0x1840 0x00 0x129 0x1880 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x4d4>;

					iova-mem-region-shared {
						status = "ok";
						iova-region-id = <0x01>;
						iova-region-len = <0x00 0x38e00000>;
						iova-region-start = <0x00 0xc0700000>;
						iova-region-name = "shared";
					};

					iova-mem-region-fwuncached-region {
						status = "ok";
						subregion_support;
						iova-region-id = <0x06>;
						iova-region-len = <0x00 0x500000>;
						iova-region-start = <0x00 0xc0200000>;
						iova-region-name = "fw_uncached";

						iova-mem-region-generic-region {
							iova-region-id = <0x00>;
							iova-region-len = <0x00 0x200000>;
							iova-region-start = <0x00 0xc0300000>;
							iova-region-name = "icp_hfi";
						};

						iova-mem-region-global-sync-region {
							phy-addr = <0x82600000>;
							iova-region-id = <0x03>;
							iova-region-len = <0x00 0x100000>;
							iova-region-start = <0x00 0xc0200000>;
							iova-region-name = "global_sync";
						};
					};

					iova-mem-device-region {
						status = "ok";
						subregion_support;
						iova-region-id = <0x07>;
						iova-region-len = <0x00 0x100000>;
						iova-region-start = <0x00 0xc0100000>;
						iova-region-name = "device";

						iova-mem-region-synx-hwmutex {
							phy-addr = <0x1f4a000>;
							iova-region-id = <0x01>;
							iova-region-len = <0x00 0x1000>;
							iova-region-start = <0x00 0xc0100000>;
							iova-region-name = "synx_hwmutex";
						};

						iova-mem-region-ipc-hwmutex {
							phy-addr = <0x1f4b000>;
							iova-region-id = <0x02>;
							iova-region-len = <0x00 0x1000>;
							iova-region-start = <0x00 0xc0101000>;
							iova-region-name = "ipc_hwmutex";
						};

						iova-mem-region-global_cntr {
							phy-addr = "\f\"\0";
							iova-region-id = <0x04>;
							iova-region-len = <0x00 0x1000>;
							iova-region-start = <0x00 0xc0102000>;
							iova-region-name = "global_cntr";
						};
					};

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0x0f 0x6a00000>;
						iova-region-start = <0x00 0xf9500000>;
						iova-region-name = "io";
					};

					iova-mem-qdss-region {
						status = "ok";
						qdss-phy-addr = <0x16790000>;
						iova-region-id = <0x05>;
						iova-region-len = <0x00 0x100000>;
						iova-region-start = <0x00 0xc0000000>;
						iova-region-name = "qdss";
					};
				};
			};

			msm_cam_smmu_cdm {
				multiple-client-devices;
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x00 0x100000 0x00 0xffe00000>;
				qcom,iommu-faults = "stall-disable\0non-fatal";
				cam-smmu-label = "rt-cdm";
				iommus = <0x129 0x1860 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x4d5>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0x00 0xffe00000>;
						iova-region-start = <0x00 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_cre {
				dma-coherent;
				cam-smmu-label = "cre";
				qcom,iommu-dma-addr-pool = <0x00 0x100000 0x0f 0xffe00000>;
				iommus = <0x129 0x18e0 0x00>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x4d6>;

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <0x03>;
						iova-region-len = <0x00 0xffe00000>;
						iova-region-start = <0x00 0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_secure {
				qti,smmu-proxy-cb-id = <0x00>;
				qcom,secure-cb;
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
			};
		};

		qcom,cam-cpas@ac13000 {
			status = "ok";
			rt-wr-bw-ratio-scale-factor = <0x01>;
			rt-wr-lowstress-indicator-threshold = <0x00>;
			rt-wr-highstress-indicator-threshold = <0x32>;
			rt-wr-moststressed-clamp-threshold = <0x06>;
			rt-wr-leaststressed-clamp-threshold = <0x0a>;
			rt-wr-slope-factor = <0x46>;
			rt-wr-priority-clamp = <0x06>;
			rt-wr-priority-max = <0x05>;
			rt-wr-priority-min = <0x04>;
			enable-cam-drv = <0x03>;
			sys-cache-uids = <0x22 0x26>;
			sys-cache-names = "small-1\0large-1";
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csiphy4\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0csid4\0ife0\0ife1\0ife2\0ife3\0ife4\0sfe0\0sfe1\0ipe0\0rt-cdm0\0rt-cdm1\0rt-cdm2\0rt-cdm3\0rt-cdm4\0cam-cdm-intf0\0bps0\0icp0\0cre0\0jpeg-dma0\0jpeg-enc0\0tpg13\0tpg14\0tpg15";
			client-id-based;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			vdd-corners = <0x10 0x30 0x38 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			cam-ahb-num-cases = <0x08>;
			rpmh-bcm-info = <0x0d 0x04 0x800 0x00 0x04>;
			interconnects = <0x1a2 0x02 0x1a3 0x204>;
			interconnect-names = "cam_ahb";
			domain-id = <0x01 0x10 0x00 0x00>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-bus-width = <0x20>;
			control-camnoc-axi-clk;
			shared-clks-option = <0x00 0x00 0x00 0x01 0x00>;
			clock-rates-option = <0x17d78400 0x00 0x00 0x00 0x00>;
			clocks-option = <0x153 0x4c 0x153 0x5e 0x153 0x5a 0x153 0x40 0x153 0x3f>;
			clock-names-option = "cam_icp_clk\0ife_lite_csid_clk\0ife_lite_ahb\0csid_clk_src\0csid_clk";
			domain-id-support-clks = "ife_lite_csid_clk\0ife_lite_ahb\0csid_clk_src\0csid_clk";
			src-clock-name = "camnoc_axi_rt_clk_src";
			clock-cntl-level = "suspend\0lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x35dac3c 0x00 0x00 0x00 0xbebc200 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x11e1a300 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00>;
			clocks = <0x16e 0x0a 0x16e 0x0b 0x16e 0x0d 0x153 0x86 0x153 0x26 0x153 0x25 0x153 0x47 0x153 0x49 0x153 0x29 0x153 0x1c 0x153 0x1b 0x153 0x1a 0x153 0x48 0x153 0x00 0x153 0x7b>;
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0cam_cc_slow_ahb_clk_src\0cpas_ahb_clk\0cpas_core_ahb_clk\0cam_cc_drv_ahb_clk\0cam_cc_fast_ahb_clk_src\0cam_cc_cpas_fast_ahb_clk\0camnoc_axi_rt_clk_src\0camnoc_axi_rt_clk\0camnoc_axi_nrt_clk\0cam_cc_drv_xo_clk\0cam_cc_pll0\0cam_cc_qdss_debug_xo_clk";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			interrupts = <0x00 0x1cb 0x01>;
			interrupt-names = "cpas_camnoc";
			cam_hw_fuse = <0x0c 0x221c8134 0x100 0x02 0xff 0x03 0x221c8134 0x200 0x02 0xff>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000 0xadd7000>;
			reg = <0xac13000 0x1000 0xac19000 0xac80 0xbbf0000 0x1f00 0xadd7000 0x5000>;
			reg-names = "cam_cpas_top\0cam_camnoc\0cam_rpmh\0cam_cesta";
			arch-compat = "cpas_top";
			label = "cpas";
			compatible = "qcom,cam-cpas";
			cell-index = <0x00>;

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt-rd-wr-sum {
						phandle = <0x496>;
						rt-axi-port;
						ib-bw-voting-needed;
						traffic-merge-type = <0x00>;
						node-name = "level3-rt-rd-wr-sum";
						cell-index = <0x00>;

						qcom,axi-port-mnoc {
							interconnects = <0x1bf 0x0b 0x188 0x200 0x1bf 0x7d1 0x188 0x9d0 0x1bf 0xbb9 0x188 0xdb8 0x1bf 0xfa1 0x188 0x11a0>;
							interconnect-names = "cam_hf_0\0cam_ife_0_drv\0cam_ife_1_drv\0cam_ife_2_drv";
						};
					};

					level3-nrt0-rd-wr-sum {
						phandle = <0x497>;
						traffic-merge-type = <0x00>;
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <0x01>;

						qcom,axi-port-mnoc {
							interconnects = <0x1bf 0x0d 0x188 0x200>;
							interconnect-names = "cam_sf_0";
						};
					};

					level3-nrt1-rd-wr-sum {
						phandle = <0x498>;
						traffic-merge-type = <0x00>;
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <0x02>;

						qcom,axi-port-mnoc {
							interconnects = <0x1bf 0x0c 0x188 0x200>;
							interconnect-names = "cam_sf_icp";
						};
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x02>;

					level2-rt-wr {
						phandle = <0x499>;
						traffic-merge-type = <0x01>;
						parent-node = <0x496>;
						node-name = "level2-rt-wr";
						cell-index = <0x03>;
					};

					level2-rt-rd {
						phandle = <0x49a>;
						traffic-merge-type = <0x01>;
						parent-node = <0x496>;
						node-name = "level2-rt-rd";
						cell-index = <0x04>;
					};

					level2-nrt-wr {
						phandle = <0x49b>;
						traffic-merge-type = <0x01>;
						parent-node = <0x497>;
						node-name = "level2-nrt-wr";
						cell-index = <0x05>;
					};

					level2-nrt-rd {
						phandle = <0x49c>;
						traffic-merge-type = <0x01>;
						parent-node = <0x497>;
						node-name = "level2-nrt-rd";
						cell-index = <0x06>;
					};

					level2-icp-rd {
						phandle = <0x4a7>;
						bus-width-factor = <0x04>;
						traffic-merge-type = <0x00>;
						parent-node = <0x498>;
						node-name = "level2-icp-rd";
						cell-index = <0x07>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x01>;

					level1-rt1-wr {
						phandle = <0x49d>;
						priority-lut-high-offset = <0x9234>;
						priority-lut-low-offset = <0x9230>;
						niu-size = <0x86>;
						rt-wr-niu;
						traffic-merge-type = <0x00>;
						parent-node = <0x499>;
						node-name = " level1-rt1-ife-ubwc-wr";
						cell-index = <0x08>;
					};

					level1-rt2-wr {
						phandle = <0x4a0>;
						priority-lut-high-offset = <0x9434>;
						priority-lut-low-offset = <0x9430>;
						niu-size = <0x24>;
						rt-wr-niu;
						traffic-merge-type = <0x00>;
						parent-node = <0x499>;
						node-name = "level1-rt2-ife-stats";
						cell-index = <0x09>;
					};

					level1-rt3-wr {
						phandle = <0x49f>;
						priority-lut-high-offset = <0x9634>;
						priority-lut-low-offset = <0x9630>;
						niu-size = <0x5c>;
						rt-wr-niu;
						traffic-merge-type = <0x00>;
						parent-node = <0x499>;
						node-name = "level1-rt3-ife-pdaf-lite";
						cell-index = <0x0a>;
					};

					level1-rt4-wr1 {
						phandle = <0x49e>;
						priority-lut-high-offset = <0x9834>;
						priority-lut-low-offset = <0x9830>;
						niu-size = <0x86>;
						rt-wr-niu;
						traffic-merge-type = <0x00>;
						parent-node = <0x499>;
						node-name = "level1-rt4-ife-rdi-wr";
						cell-index = <0x0b>;
					};

					level1-rt0-rd {
						phandle = <0x4a1>;
						traffic-merge-type = <0x00>;
						parent-node = <0x49a>;
						node-name = "level1-sfe-rd";
						cell-index = <0x0c>;
					};

					level1-nrt2-wr {
						phandle = <0x4a2>;
						traffic-merge-type = <0x00>;
						parent-node = <0x49b>;
						node-name = "level1-nrt2-wr";
						cell-index = <0x0d>;
					};

					level1-nrt1-wr {
						phandle = <0x4a3>;
						traffic-merge-type = <0x00>;
						parent-node = <0x49b>;
						node-name = "level1-nrt0-wr1";
						cell-index = <0x0e>;
					};

					level1-nrt3-rd {
						phandle = <0x4a4>;
						traffic-merge-type = <0x00>;
						parent-node = <0x49c>;
						node-name = "level1-nrt3-rd";
						cell-index = <0x0f>;
					};

					level1-nrt1-rd {
						phandle = <0x4a5>;
						traffic-merge-type = <0x00>;
						parent-node = <0x49c>;
						node-name = "level1-nrt1-rd";
						cell-index = <0x10>;
					};

					level1-nrt0-rd {
						phandle = <0x4a6>;
						traffic-merge-type = <0x00>;
						parent-node = <0x49c>;
						node-name = "level1-nrt0-rd";
						cell-index = <0x11>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					ife0-ubwc-wr {
						phandle = <0x4d7>;
						parent-node = <0x49d>;
						drv-voting-index = <0x01>;
						constituent-paths = <0x01 0x02>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x106>;
						client-name = "ife0";
						node-name = "ife0-ubwc-wr";
						cell-index = <0x12>;
					};

					ife1-ubwc-wr {
						phandle = <0x4d8>;
						parent-node = <0x49d>;
						drv-voting-index = <0x02>;
						constituent-paths = <0x01 0x02>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x106>;
						client-name = "ife1";
						node-name = "ife1-ubwc-wr";
						cell-index = <0x13>;
					};

					ife2-ubwc-wr {
						phandle = <0x4d9>;
						parent-node = <0x49d>;
						drv-voting-index = <0x03>;
						constituent-paths = <0x01 0x02>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x106>;
						client-name = "ife2";
						node-name = "ife2-ubwc-wr";
						cell-index = <0x14>;
					};

					ife0-rdi-pixel-raw-wr {
						phandle = <0x4da>;
						parent-node = <0x49e>;
						drv-voting-index = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x104>;
						client-name = "ife0";
						node-name = "ife0-rdi-pixel-raw-wr";
						cell-index = <0x15>;
					};

					ife1-rdi-pixel-raw-wr {
						phandle = <0x4db>;
						parent-node = <0x49e>;
						drv-voting-index = <0x02>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x104>;
						client-name = "ife1";
						node-name = "ife1-rdi-pixel-raw-wr";
						cell-index = <0x16>;
					};

					ife2-rdi-pixel-raw-wr {
						phandle = <0x4dc>;
						parent-node = <0x49e>;
						drv-voting-index = <0x03>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x104>;
						client-name = "ife2";
						node-name = "ife2-rdi-pixel-raw-wr";
						cell-index = <0x17>;
					};

					sfe0-all-wr {
						phandle = <0x4dd>;
						parent-node = <0x49e>;
						drv-voting-index = <0x01>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "sfe0";
						node-name = "sfe0-all-wr";
						cell-index = <0x18>;
					};

					sfe1-all-wr {
						phandle = <0x4de>;
						parent-node = <0x49e>;
						drv-voting-index = <0x02>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "sfe1";
						node-name = "sfe1-all-wr";
						cell-index = <0x19>;
					};

					ife0-pdaf-linear-wr {
						phandle = <0x4df>;
						parent-node = <0x49f>;
						drv-voting-index = <0x01>;
						constituent-paths = <0x08 0x00>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x109>;
						client-name = "ife0";
						node-name = "ife0-pdaf-linear-wr";
						cell-index = <0x1a>;
					};

					ife1-pdaf-linear-wr {
						phandle = <0x4e0>;
						parent-node = <0x49f>;
						drv-voting-index = <0x02>;
						constituent-paths = <0x08 0x00>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x109>;
						client-name = "ife1";
						node-name = "ife1-pdaf-linear-wr";
						cell-index = <0x1b>;
					};

					ife2-pdaf-linear-wr {
						phandle = <0x4e1>;
						parent-node = <0x49f>;
						drv-voting-index = <0x03>;
						constituent-paths = <0x08 0x00>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x109>;
						client-name = "ife2";
						node-name = "ife2-pdaf-linear-wr";
						cell-index = <0x1c>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						phandle = <0x4e2>;
						parent-node = <0x49f>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "ife4";
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						cell-index = <0x1d>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						phandle = <0x4e3>;
						parent-node = <0x49f>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "ife3";
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						cell-index = <0x1e>;
					};

					ife0-stats-wr {
						phandle = <0x4e4>;
						parent-node = <0x4a0>;
						drv-voting-index = <0x01>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x03>;
						client-name = "ife0";
						node-name = "ife0-stats-wr";
						cell-index = <0x1f>;
					};

					ife1-stats-wr {
						phandle = <0x4e5>;
						parent-node = <0x4a0>;
						drv-voting-index = <0x02>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x03>;
						client-name = "ife1";
						node-name = "ife1-stats-wr";
						cell-index = <0x20>;
					};

					ife2-stats-wr {
						phandle = <0x4e6>;
						parent-node = <0x4a0>;
						drv-voting-index = <0x03>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x03>;
						client-name = "ife2";
						node-name = "ife2-stats-wr";
						cell-index = <0x21>;
					};

					sfe0-all-rd {
						phandle = <0x4e7>;
						parent-node = <0x4a1>;
						drv-voting-index = <0x01>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "sfe0";
						node-name = "sfe0-all-rd";
						cell-index = <0x22>;
					};

					sfe1-all-rd {
						phandle = <0x4e8>;
						parent-node = <0x4a1>;
						drv-voting-index = <0x02>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "sfe1";
						node-name = "sfe1-all-rd";
						cell-index = <0x23>;
					};

					ipe0-all-wr {
						phandle = <0x4e9>;
						parent-node = <0x49b>;
						constituent-paths = <0x22 0x23 0x24 0x25>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "ipe0";
						node-name = "ipe0-all-wr";
						cell-index = <0x24>;
					};

					bps0-all-wr {
						phandle = <0x4ea>;
						parent-node = <0x4a2>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						cell-index = <0x25>;
					};

					cre0-all-wr {
						phandle = <0x4eb>;
						parent-node = <0x4a2>;
						constituent-paths = <0x81>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "cre0";
						node-name = "cre0-all-wr";
						cell-index = <0x26>;
					};

					jpeg-enc0-all-wr {
						phandle = <0x4ec>;
						parent-node = <0x4a3>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						cell-index = <0x27>;
					};

					jpeg-dma0-all-wr {
						phandle = <0x4ed>;
						parent-node = <0x4a3>;
						traffic-transaction-type = <0x01>;
						traffic-data = <0x100>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						cell-index = <0x28>;
					};

					cre0-all-rd {
						phandle = <0x4ee>;
						parent-node = <0x4a4>;
						constituent-paths = <0x80>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "cre0";
						node-name = "cre0-all-rd";
						cell-index = <0x29>;
					};

					bps0-all-rd {
						phandle = <0x4ef>;
						parent-node = <0x4a4>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						cell-index = <0x2a>;
					};

					jpeg0-enc0-all-rd {
						phandle = <0x4f0>;
						parent-node = <0x4a5>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-rd";
						cell-index = <0x2b>;
					};

					jpeg0-dma0-all-rd {
						phandle = <0x4f1>;
						parent-node = <0x4a5>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-rd";
						cell-index = <0x2c>;
					};

					ipe0-ref-rd {
						phandle = <0x4f2>;
						parent-node = <0x49c>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x21>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						cell-index = <0x2d>;
					};

					ipe0-in-rd {
						phandle = <0x4f3>;
						parent-node = <0x49c>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x20>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						cell-index = <0x2e>;
					};

					rt-cdm0-all-rd {
						phandle = <0x4f4>;
						parent-node = <0x4a6>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "rt-cdm0";
						node-name = "rt-cdm0-all-rd";
						cell-index = <0x2f>;
					};

					rt-cdm1-all-rd {
						phandle = <0x4f5>;
						parent-node = <0x4a6>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "rt-cdm1";
						node-name = "rt-cdm1-all-rd";
						cell-index = <0x30>;
					};

					rt-cdm2-all-rd {
						phandle = <0x4f6>;
						parent-node = <0x4a6>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "rt-cdm2";
						node-name = "rt-cdm2-all-rd";
						cell-index = <0x31>;
					};

					rt-cdm3-all-rd {
						phandle = <0x4f7>;
						parent-node = <0x4a6>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "rt-cdm3";
						node-name = "rt-cdm3-all-rd";
						cell-index = <0x32>;
					};

					rt-cdm4-all-rd {
						phandle = <0x4f8>;
						parent-node = <0x4a6>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "rt-cdm4";
						node-name = "rt-cdm4-all-rd";
						cell-index = <0x33>;
					};

					icp0-all-rd {
						phandle = <0x4f9>;
						parent-node = <0x4a7>;
						traffic-transaction-type = <0x00>;
						traffic-data = <0x100>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						cell-index = <0x34>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			status = "ok";
			cdm-client-names = "vfe\0jpegdma\0jpegenc";
			num-hw-cdm = <0x01>;
			label = "cam-cdm-intf";
			cell-index = <0x00>;
			compatible = "qcom,cam-cdm-intf";
		};

		qcom,rt-cdm0@ac25000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x00>;
			cam_hw_pid = <0x19>;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			config-fifo;
			cdm-client-names = "ife0\0dualife0";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x00>;
			clocks = <0x153 0x26>;
			clock-names = "cam_cc_cpas_ahb_clk";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x1c8 0x01>;
			interrupt-names = "rt-cdm0";
			reg-cam-base = <0x25000>;
			reg-names = "rt-cdm0";
			reg = <0xac25000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_1";
			cell-index = <0x00>;
		};

		qcom,rt-cdm1@ac26000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x00>;
			cam_hw_pid = <0x1a>;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			config-fifo;
			cdm-client-names = "ife1\0dualife1";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x00>;
			clocks = <0x153 0x26>;
			clock-names = "cam_cc_cpas_ahb_clk";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x297 0x01>;
			interrupt-names = "rt-cdm1";
			reg-cam-base = <0x26000>;
			reg-names = "rt-cdm1";
			reg = <0xac26000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_1";
			cell-index = <0x01>;
		};

		qcom,rt-cdm2@ac27000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x00>;
			cam_hw_pid = <0x1b>;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			config-fifo;
			cdm-client-names = "ife2\0dualife2";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x00>;
			clocks = <0x153 0x26>;
			clock-names = "cam_cc_cpas_ahb_clk";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x2bd 0x01>;
			interrupt-names = "rt-cdm2";
			reg-cam-base = <0x27000>;
			reg-names = "rt-cdm2";
			reg = <0xac27000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_1";
			cell-index = <0x02>;
		};

		qcom,rt-cdm3@ac28000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x00>;
			cam_hw_pid = <0x18>;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			config-fifo;
			cdm-client-names = "ife3";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x00>;
			clocks = <0x153 0x26>;
			clock-names = "cam_cc_cpas_ahb_clk";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x15c 0x01>;
			interrupt-names = "rt-cdm3";
			reg-cam-base = <0x28000>;
			reg-names = "rt-cdm3";
			reg = <0xac28000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_1";
			cell-index = <0x03>;
		};

		qcom,rt-cdm4@ac29000 {
			status = "ok";
			single-context-cdm;
			cam-hw-mid = <0x00>;
			cam_hw_pid = <0x1e>;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			config-fifo;
			cdm-client-names = "ife4";
			nrt-device;
			clock-cntl-level = "turbo";
			clock-rates = <0x00>;
			clocks = <0x153 0x26>;
			clock-names = "cam_cc_cpas_ahb_clk";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x15d 0x01>;
			interrupt-names = "rt-cdm4";
			reg-cam-base = <0x29000>;
			reg-names = "rt-cdm4";
			reg = <0xac29000 0x580>;
			label = "rt-cdm";
			compatible = "qcom,cam-rt-cdm2_1";
			cell-index = <0x04>;
		};

		qcom,cam-isp {
			status = "ok";
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
		};

		qcom,sfe0@ac9e000 {
			phandle = <0x4fa>;
			status = "ok";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x0b 0x00>;
			src-clock-name = "sfe_0_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x136e5d80 0x00 0x00 0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clocks = <0x153 0x7e 0x153 0x7d 0x153 0x7c 0x153 0x2f>;
			clock-names = "sfe_0_fast_ahb\0sfe_0_clk_src\0sfe_0_clk\0cam_cc_cpas_sfe_0_clk";
			sfe0-supply = <0x3ee>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc\0sfe0";
			interrupts = <0x00 0x1b4 0x01>;
			interrupt-names = "sfe0";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0x9e000>;
			reg = <0xac9e000 0x8000>;
			reg-names = "sfe0";
			compatible = "qcom,sfe860";
			cell-index = <0x00>;
		};

		qcom,sfe1@aca6000 {
			phandle = <0x4fb>;
			status = "ok";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x0c 0x01>;
			src-clock-name = "sfe_1_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x136e5d80 0x00 0x00 0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clocks = <0x153 0x82 0x153 0x81 0x153 0x80 0x153 0x30>;
			clock-names = "sfe_1_fast_ahb\0sfe_1_clk_src\0sfe_1_clk\0cam_cc_cpas_sfe_1_clk";
			sfe1-supply = <0x3ef>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc\0sfe1";
			interrupts = <0x00 0x1b1 0x01>;
			interrupt-names = "sfe1";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = "\0\n`";
			reg = <0xaca6000 0x8000>;
			reg-names = "sfe1";
			compatible = "qcom,sfe860";
			cell-index = <0x01>;
		};

		qcom,csid0@acb7000 {
			phandle = <0x4fc>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "csid_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0xfe502ab 0x00 0x00 0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clocks = <0x153 0x40 0x153 0x3f 0x153 0x41>;
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			shared-clks = <0x01 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x259 0x01>;
			interrupt-names = "csid0";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0xb8000 0xb6000>;
			reg = <0xacb8000 0xd00 0xacb6000 0x1000>;
			reg-names = "csid\0csid_top";
			compatible = "qcom,csid860";
			cell-index = <0x00>;
		};

		qcom,ife0@ac62000 {
			phandle = <0x4fd>;
			status = "ok";
			cam_hw_pid = <0x10 0x14 0x18 0x08>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_0_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x136e5d80 0x00 0x00 0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clocks = <0x153 0x50 0x153 0x4f 0x153 0x4e 0x153 0x2a>;
			clock-names = "ife_0_fast_ahb\0ife_0_clk_src\0ife_0_clk\0cam_cc_cpas_ife_0_clk";
			ife0-supply = <0x3e9>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc\0ife0";
			interrupts = <0x00 0x25a 0x01>;
			interrupt-names = "ife0";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0x62000 0x19000>;
			reg = <0xac62000 0xf000>;
			reg-names = "ife";
			compatible = "qcom,vfe860";
			cell-index = <0x00>;
		};

		qcom,csid1@acb9000 {
			phandle = <0x4fe>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "csid_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0xfe502ab 0x00 0x00 0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clocks = <0x153 0x40 0x153 0x3f 0x153 0x41>;
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			shared-clks = <0x01 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x25b 0x01>;
			interrupt-names = "csid1";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0xba000 0xb6000>;
			reg = <0xacba000 0xd00 0xacb6000 0x1000>;
			reg-names = "csid\0csid_top";
			compatible = "qcom,csid860";
			cell-index = <0x01>;
		};

		qcom,ife1@ac71000 {
			phandle = <0x4ff>;
			status = "ok";
			cam_hw_pid = <0x11 0x15 0x19 0x09>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_1_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x136e5d80 0x00 0x00 0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clocks = <0x153 0x54 0x153 0x53 0x153 0x52 0x153 0x2b>;
			clock-names = "ife_1_fast_ahb\0ife_1_clk_src\0ife_1_clk\0cam_cc_cpas_ife_1_clk";
			ife1-supply = <0x3ea>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc\0ife1";
			interrupts = <0x00 0x25c 0x01>;
			interrupt-names = "ife1";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0x71000 0x19000>;
			reg = <0xac71000 0xf000>;
			reg-names = "ife";
			compatible = "qcom,vfe860";
			cell-index = <0x01>;
		};

		qcom,csid2@acbb000 {
			phandle = <0x500>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "csid_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0xfe502ab 0x00 0x00 0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clocks = <0x153 0x40 0x153 0x3f 0x153 0x41>;
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			shared-clks = <0x01 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x1af 0x01>;
			interrupt-names = "csid2";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0xbc000 0xb6000>;
			reg = <0xacbc000 0xd00 0xacb6000 0x1000>;
			reg-names = "csid\0csid_top";
			compatible = "qcom,csid860";
			cell-index = <0x02>;
		};

		qcom,ife2@ac80000 {
			phandle = <0x501>;
			status = "ok";
			cam_hw_pid = <0x12 0x16 0x1a 0x0a>;
			ubwc-static-cfg = <0x1026 0x1036>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_2_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x136e5d80 0x00 0x00 0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clocks = <0x153 0x58 0x153 0x57 0x153 0x56 0x153 0x2c>;
			clock-names = "ife_2_fast_ahb\0ife_2_clk_src\0ife_2_clk\0cam_cc_cpas_ife_2_clk";
			ife2-supply = <0x3eb>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc\0ife2";
			interrupts = <0x00 0x2b0 0x01>;
			interrupt-names = "ife2";
			rt-wrapper-base = <0x62000>;
			reg-cam-base = <0x80000 0x19000>;
			reg = <0xac80000 0xf000>;
			reg-names = "ife";
			compatible = "qcom,vfe860";
			cell-index = <0x02>;
		};

		qcom,csid-lite0@acca000 {
			phandle = <0x502>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_csid_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0xfe502ab 0x00 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
			clocks = <0x153 0x5a 0x153 0x5f 0x153 0x5e 0x153 0x5d 0x153 0x5b 0x153 0x2d>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk_src\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x25d 0x01>;
			interrupt-names = "csid-lite0";
			rt-wrapper-base = <0xca000>;
			reg-cam-base = <0xcb000>;
			reg = <0xaccb000 0xa00>;
			reg-names = "csid-lite";
			compatible = "qcom,csid-lite860";
			cell-index = <0x03>;
		};

		qcom,ife-lite0@acca000 {
			phandle = <0x503>;
			status = "ok";
			cam_hw_pid = <0x1b>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x00 0x00 0xfe502ab 0x00 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clocks = <0x153 0x5a 0x153 0x5e 0x153 0x5d 0x153 0x5c 0x153 0x5b 0x153 0x2d>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk_src\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x25e 0x01>;
			interrupt-names = "ife-lite0";
			rt-wrapper-base = <0xca000>;
			reg-cam-base = <0xcb000>;
			reg = <0xaccb000 0x2800>;
			reg-names = "ife-lite";
			compatible = "qcom,vfe-lite860";
			cell-index = <0x03>;
		};

		qcom,csid-lite1@accf000 {
			phandle = <0x504>;
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_csid_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0xfe502ab 0x00 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
			clocks = <0x153 0x5a 0x153 0x5f 0x153 0x5e 0x153 0x5d 0x153 0x5b 0x153 0x2d>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk_src\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x178 0x01>;
			interrupt-names = "csid-lite1";
			rt-wrapper-base = <0xca000>;
			reg-cam-base = <0xd0000>;
			reg = <0xacd0000 0xa00>;
			reg-names = "csid-lite";
			compatible = "qcom,csid-lite860";
			cell-index = <0x04>;
		};

		qcom,ife-lite1@accf000 {
			phandle = <0x505>;
			status = "ok";
			cam_hw_pid = <0x1c>;
			clock-control-debugfs = "true";
			src-clock-name = "ife_lite_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x00 0x00 0xfe502ab 0x00 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clocks = <0x153 0x5a 0x153 0x5e 0x153 0x5d 0x153 0x5c 0x153 0x5b 0x153 0x2d>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk_src\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x179 0x01>;
			interrupt-names = "ife-lite1";
			rt-wrapper-base = <0xca000>;
			reg-cam-base = <0xd0000>;
			reg = <0xacd0000 0x2800>;
			reg-names = "ife-lite";
			compatible = "qcom,vfe-lite860";
			cell-index = <0x04>;
		};

		qcom,cam-icp {
			synx_signaling_en;
			ipe_bps_pc_en;
			icp_use_pil;
			icp_pc_en;
			status = "ok";
			num-bps = <0x01>;
			num-ipe = <0x01>;
			num-icp = <0x01>;
			compat-hw-name = "qcom,icp\0qcom,ipe0\0qcom,bps";
			compatible = "qcom,cam-icp";
		};

		qcom,icp@ac00000 {
			phandle = <0x506>;
			status = "ok";
			cam_hw_pid = <0x0b>;
			qos-val = <0x808>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			fw_name = "CAMERA_ICP";
			clock-control-debugfs = "true";
			src-clock-name = "icp_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0xe4e1c00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clocks = <0x153 0x4b 0x153 0x4d 0x153 0x4c 0x153 0x7b>;
			clock-names = "icp_ahb_clk\0icp_clk_src\0icp_clk\0camcc_debug_clk";
			memory-region = <0x2a1>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x1cf 0x01>;
			interrupt-names = "icp";
			reg-cam-base = <0x1000 0x4000>;
			reg-names = "icp_csr\0icp_wd0";
			reg = <0xac01000 0x1000 0xac04000 0x1000>;
			icp-version = <0x201>;
			compatible = "qcom,cam-icp_v2_1";
			cell-index = <0x00>;
		};

		qcom,ipe0@ac42000 {
			phandle = <0x507>;
			status = "ok";
			cam_hw_pid = <0x0f 0x0e 0x0d 0x1f>;
			clock-control-debugfs = "true";
			src-clock-name = "ipe_nps_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x00 0x00 0x9e4f580 0x00 0x00 0x00 0x00 0x00 0x00 0xf32fdc0 0x00 0x00 0x00 0x00 0x00 0x00 0x1122e6e0 0x00 0x00 0x00 0x00 0x00 0x00 0x141dd760 0x00 0x00 0x00 0x00 0x00 0x00 0x18964020 0x00 0x00 0x00 0x00 0x00 0x00 0x18964020 0x00 0x00 0x00>;
			clocks = <0x153 0x60 0x153 0x63 0x153 0x65 0x153 0x62 0x153 0x61 0x153 0x64 0x153 0x2e>;
			clock-names = "ipe_nps_ahb_clk\0ipe_nps_fast_ahb_clk\0ipe_pps_fast_ahb_clk\0ipe_nps_clk_src\0ipe_nps_clk\0ipe_pps_clk\0cam_cc_cpas_ipe_nps_clk";
			ipe0-vdd-supply = <0x3ec>;
			regulator-names = "ipe0-vdd";
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			reg = <0xac42000 0x18000>;
			compatible = "qcom,cam-ipe680";
			cell-index = <0x00>;
		};

		qcom,bps@ac2c000 {
			phandle = <0x508>;
			status = "ok";
			cam_hw_pid = <0x06 0x1e>;
			clock-control-debugfs = "true";
			src-clock-name = "bps_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x00 0x8583b00 0x00 0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clocks = <0x153 0x15 0x153 0x18 0x153 0x17 0x153 0x16 0x153 0x27>;
			clock-names = "bps_ahb_clk\0bps_fast_ahb_clk\0bps_clk_src\0bps_clk\0cam_cc_cpas_bps_clk";
			bps-vdd-supply = <0x3e7>;
			regulator-names = "bps-vdd";
			reg-cam-base = <0x2c000>;
			reg-names = "bps_top";
			reg = <0xac2c000 0xb000>;
			compatible = "qcom,cam-bps680";
			cell-index = <0x00>;
		};

		qcom,cam-cre {
			status = "ok";
			num-cre = <0x01>;
			compat-hw-name = "qcom,cre";
			compatible = "qcom,cam-cre";
		};

		qcom,cre@acfc000 {
			phandle = <0x509>;
			status = "ok";
			cam_hw_pid = <0x07 0x1f>;
			clock-control-debugfs = "true";
			src-clock-name = "cre_clk_src";
			clock-cntl-level = "lowsvsd1\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-rates = <0x00 0x7f28155 0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clocks = <0x153 0x32 0x153 0x34 0x153 0x33 0x153 0x28>;
			clock-names = "cre_ahb_clk\0cre_clk_src\0cre_clk\0cre_cpas_clk_src";
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupt-names = "cre";
			interrupts = <0x00 0x107 0x01>;
			reg-cam-base = <0xfc000 0xfc400 0xfc700>;
			reg-names = "cre_top\0cre_bus_rd\0cre_bus_wr";
			reg = <0xacfc000 0x200 0xacfc400 0xb0 0xacfc700 0x300>;
			compatible = "qcom,cre";
			cell-index = <0x00>;
		};

		qcom,cam-jpeg {
			status = "ok";
			num-jpeg-dma = <0x01>;
			num-jpeg-enc = <0x01>;
			compat-hw-name = "qcom,jpegenc0\0qcom,jpegdma0";
			compatible = "qcom,cam-jpeg";
		};

		qcom,jpegenc0@ac2a000 {
			phandle = <0x50a>;
			status = "ok";
			cam_hw_wr_mid = <0x01>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_pid = <0x11 0x13>;
			nrt-device;
			clock-cntl-level = "nominal";
			src-clock-name = "jpegenc_clk_src";
			clock-rates = <0x23c34600 0x00>;
			clocks = <0x153 0x68 0x153 0x67>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			shared-clks = <0x01 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x174 0x01>;
			interrupt-names = "jpeg_enc0";
			reg-cam-base = <0x2a000 0x19000>;
			reg = <0xac2a000 0x1000 0xac19000 0xac80>;
			reg-names = "jpegenc_hw\0cam_camnoc";
			compatible = "qcom,cam_jpeg_enc_780";
			cell-index = <0x00>;
		};

		qcom,jpegdma0@ac2b000 {
			phandle = <0x50b>;
			status = "ok";
			cam_hw_wr_mid = <0x01>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_pid = <0x10 0x12>;
			nrt-device;
			clock-cntl-level = "nominal";
			src-clock-name = "jpegdma_clk_src";
			clock-rates = <0x23c34600 0x00>;
			clocks = <0x153 0x68 0x153 0x67>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			shared-clks = <0x01 0x00>;
			gdsc-supply = <0x1c4>;
			regulator-names = "gdsc";
			interrupts = <0x00 0x1db 0x01>;
			interrupt-names = "jpeg_dma0";
			reg-cam-base = <0x2b000 0x19000>;
			reg = <0xac2b000 0x1000 0xac19000 0xac80>;
			reg-names = "jpegdma_hw\0cam_camnoc";
			compatible = "qcom,cam_jpeg_dma_780";
			cell-index = <0x00>;
		};

		bt_wcn6750 {
			phandle = <0x50d>;
			qcom,bt-vdd-ipa-2p2-config = <0x186a00 0x249f00 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x132a40 0x157c00 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0x00 0x01>;
			qcom,bt-vdd-rfa-0p8-config = <0xec540 0xfde80 0x00 0x01>;
			qcom,bt-vdd-rfacmn-config = <0xec540 0xfde80 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xec540 0xfde80 0x00 0x01>;
			qcom,bt-vdd-aon-config = <0xec540 0xfde80 0x00 0x01>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x00 0x01>;
			qcom,bt-vdd-ipa-2p2-supply = <0x345>;
			qcom,bt-vdd-rfa2-supply = <0x347>;
			qcom,bt-vdd-rfa1-supply = <0x346>;
			qcom,bt-vdd-rfa-0p8-supply = <0x348>;
			qcom,bt-vdd-rfacmn-supply = <0x348>;
			qcom,bt-vdd-dig-supply = <0x348>;
			qcom,bt-vdd-aon-supply = <0x348>;
			qcom,bt-vdd-io-supply = <0x1e0>;
			qcom,wl-reset-gpio = <0x16b 0x23 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x16b 0x50 0x00>;
			qcom,bt-reset-gpio = <0x16b 0x9c 0x00>;
			mpm_wake_set_gpios = <0x50>;
			pinctrl-0 = <0x50c>;
			pinctrl-names = "default";
			compatible = "qcom,wcn6750-bt";
		};

		qcom,msm_fastrpc {
			phandle = <0x510>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,rpc-latency-us = <0xeb>;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			compatible = "qcom,msm-fastrpc-compute";

			qcom,msm_fastrpc_compute_cb1 {
				pd-type = <0x01>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc01 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb2 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc02 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb3 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc03 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb4 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc04 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb5 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc05 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb6 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc06 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb7 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc07 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb8 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc08 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb9 {
				pd-type = <0x06>;
				qcom,iova-best-fit;
				dma-coherent;
				shared-cb = <0x03>;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc09 0x00>;
				qcom,secure-context-bank;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb10 {
				pd-type = <0x01>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0x1003 0x80 0x129 0x1043 0x20>;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb11 {
				pd-type = <0x03>;
				qcom,iova-best-fit;
				dma-coherent;
				shared-cb = <0x08>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0x1004 0x80 0x129 0x1044 0x20>;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb12 {
				pd-type = <0x02>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0x1005 0x80 0x129 0x1045 0x20>;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb13 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0x1006 0x80 0x129 0x1046 0x20>;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb14 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0x1007 0x40 0x129 0x1067 0x00 0x129 0x1087 0x00>;
				label = "adsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb15 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc0c 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb16 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc0d 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb17 {
				pd-type = <0x07>;
				qcom,iova-max-align-shift = <0x09>;
				qcom,iova-best-fit;
				dma-coherent;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-dma-addr-pool = <0x10000000 0xf0000000>;
				iommus = <0x129 0xc0e 0x00>;
				label = "cdsprpc-smd";
				compatible = "qcom,msm-fastrpc-compute-cb";
			};
		};

		qcom,cvp@ab00000 {
			phandle = <0x512>;
			cvp,firmware-name = "evass-lt";
			aon_mappings = <0xff80f000 0x1000 0xabe0000>;
			hwmutex_mappings = <0xffb00000 0x2000 0x1f4a000>;
			aon_timer_mappings = <0xffa00000 0x1000 0xc220000>;
			ipclite_mappings = <0xfe500000 0x100000 0x82600000>;
			memory-region = <0x2a0>;
			pas-id = <0x1a>;
			qcom,gcc-reg = <0x110000 0x40000>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,reg-presets = <0xb0088 0x00>;
			reset-power-status = <0x00 0x01 0x00>;
			reset-names = "cvp_axi_reset\0cvp_xo_reset\0cvp_core_reset";
			resets = <0x16e 0x1b 0x176 0x07 0x176 0x05>;
			qcom,allowed-clock-rates = <0x10b07600 0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580>;
			qcom,clock-configs = <0x00 0x00 0x00 0x00 0x01>;
			qcom,proxy-clock-names = "gcc_video_axi1\0sleep_clk\0cvp_clk\0core_clk\0video_cc_mvs1_clk_src";
			clocks = <0x16e 0x8b 0x176 0x12 0x176 0x0d 0x176 0x09 0x176 0x0a>;
			clock-ids = <0x8b 0x12 0x0d 0x09 0x0a>;
			clock-names = "gcc_video_axi1\0sleep_clk\0cvp_clk\0core_clk\0video_cc_mvs1_clk_src";
			cvp-core-supply = <0x401>;
			cvp-supply = <0x1d2>;
			interrupts = <0x00 0xea 0x04 0x00 0xeb 0x04>;
			reg = <0xab00000 0x100000>;
			status = "ok";
			compatible = "qcom,msm-cvp\0qcom,cliffs-cvp";

			cvp_cnoc {
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-governor = "performance";
				qcom,bus-slave = <0x224>;
				qcom,bus-master = <0x02>;
				label = "cvp-cnoc";
				compatible = "qcom,msm-cvp,bus";
			};

			cvp_bus_ddr {
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-governor = "performance";
				qcom,bus-slave = <0x200>;
				qcom,bus-master = <0x1e>;
				label = "cvp-ddr";
				compatible = "qcom,msm-cvp,bus";
			};

			cvp_camera_cb {
				qti,smmu-proxy-cb-id = <0x02>;
				buffer-types = <0xfff>;
				label = "cvp_camera";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_non_secure_cb_group {
				phandle = <0x511>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
			};

			cvp_non_secure_cb {
				qcom,iommu-group = <0x511>;
				dma-coherent;
				buffer-types = <0xfff>;
				iommus = <0x129 0x1920 0x00>;
				label = "cvp_hlos";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_secure_nonpixel_cb {
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0x741>;
				iommus = <0x129 0x1924 0x00>;
				label = "cvp_sec_nonpixel";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_secure_pixel_cb {
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0x106>;
				iommus = <0x129 0x1923 0x00>;
				label = "cvp_sec_pixel";
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_dsp_cb {
				qcom,iommu-group = <0x511>;
				buffer-types = <0xfff>;
				iommus = <0x129 0x1920 0x00>;
				label = "cvp_dsp";
				compatible = "qcom,msm-cvp,context-bank";
			};

			qcom,msm-cvp,mem_cdsp {
				memory-region = <0x289>;
				compatible = "qcom,msm-cvp,mem-cdsp";
			};
		};

		qcom,vidc@aa00000 {
			phandle = <0x513>;
			reset-names = "video_axi_reset\0video_xo_reset\0video_mvs0c_reset\0video_mvs0_reset";
			resets = <0x16e 0x1a 0x176 0x07 0x176 0x02 0x176 0x08>;
			memory-region = <0x29f>;
			interconnect-names = "venus-cnoc\0venus-ddr\0venus-llcc";
			interconnects = <0x1a2 0x02 0x1a3 0x224 0x188 0x03 0x188 0x200 0x1bf 0x1c 0x1a2 0x22b>;
			clock-names = "gcc_video_axi0_clk\0video_cc_mvs0c_clk\0video_cc_mvs0_clk\0video_cc_mvs0_clk_src";
			clocks = <0x16e 0x8a 0x176 0x06 0x176 0x02 0x176 0x03>;
			vcodec-supply = <0x400>;
			iris-ctl-supply = <0x1d1>;
			interrupts = <0x00 0xae 0x04>;
			reg = <0xaa00000 0xf0000>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			status = "okay";
			compatible = "qcom,cliffs-vidc";

			non_secure_pixel_cb {
				dma-coherent;
				qcom,iova-max-align-shift = <0x08>;
				qcom,iova-best-fit;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				iommus = <0x129 0x1947 0x00>;
				compatible = "qcom,vidc,cb-ns-pxl";
			};

			non_secure_cb {
				dma-coherent;
				qcom,iova-max-align-shift = <0x08>;
				qcom,iova-best-fit;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				iommus = <0x129 0x1940 0x00>;
				compatible = "qcom,vidc,cb-ns";
			};

			secure_non_pixel_cb {
				qcom,secure-context-bank;
				qcom,iova-max-align-shift = <0x08>;
				qcom,iova-best-fit;
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				iommus = <0x129 0x1944 0x00>;
				compatible = "qcom,vidc,cb-sec-non-pxl";
			};

			secure_bitstream_cb {
				qcom,secure-context-bank;
				qcom,iova-max-align-shift = <0x08>;
				qcom,iova-best-fit;
				qcom,iommu-vmid = <0x09>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <0x129 0x1941 0x04>;
				compatible = "qcom,vidc,cb-sec-bitstream";
			};

			secure_pixel_cb {
				qcom,secure-context-bank;
				qcom,iova-max-align-shift = <0x08>;
				qcom,iova-best-fit;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <0x129 0x1943 0x00>;
				compatible = "qcom,vidc,cb-sec-pxl";
			};
		};

		qcom,ipcc_compute_l0@443000 {
			phandle = <0x514>;
			#mbox-cells = <0x02>;
			#interrupt-cells = <0x03>;
			interrupt-controller;
			interrupts = <0x00 0xe6 0x04>;
			reg = <0x443000 0x1000>;
			compatible = "qcom,ipcc";
		};

		ipclite {
			ranges;
			feature_mask_high = <0x00>;
			feature_mask_low = <0x03>;
			minor_version = <0x00>;
			major_version = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			hwlocks = <0x02 0x0b>;
			memory-region = <0x198>;
			compatible = "qcom,ipclite";

			apss {
				phandle = <0x515>;
				label = "apss";
				qcom,remote-pid = <0x00>;

				ipclite_signal_0 {
					interrupts = <0x08 0x00 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x08 0x00>;
					index = <0x00>;
				};

				ipclite_signal_1 {
					interrupts = <0xf000 0x01 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0xf000 0x01>;
					index = <0x01>;
				};

				ipclite_signal_2 {
					interrupts = <0x08 0x02 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x08 0x02>;
					index = <0x02>;
				};

				ipclite_signal_3 {
					interrupts = <0x08 0x03 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x08 0x03>;
					index = <0x03>;
				};

				ipclite_signal_4 {
					interrupts = <0x08 0x04 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x08 0x04>;
					index = <0x04>;
				};

				ipclite_signal_5 {
					interrupts = <0x08 0x05 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x08 0x05>;
					index = <0x05>;
				};
			};

			cdsp {
				phandle = <0x516>;
				label = "cdsp";
				qcom,remote-pid = <0x05>;

				ipclite_signal_0 {
					interrupts = <0x06 0x00 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x06 0x00>;
					index = <0x00>;
				};

				ipclite_signal_1 {
					interrupts = <0x06 0x01 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x06 0x01>;
					index = <0x01>;
				};

				ipclite_signal_2 {
					interrupts = <0x06 0x02 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x06 0x02>;
					index = <0x02>;
				};

				ipclite_signal_3 {
					interrupts = <0x06 0x03 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x06 0x03>;
					index = <0x03>;
				};

				ipclite_signal_4 {
					interrupts = <0x06 0x04 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x06 0x04>;
					index = <0x04>;
				};

				ipclite_signal_5 {
					interrupts = <0x06 0x05 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x06 0x05>;
					index = <0x05>;
				};
			};

			cvp {
				phandle = <0x517>;
				label = "cvp";
				qcom,remote-pid = <0x06>;

				ipclite_signal_0 {
					interrupts = <0x0a 0x00 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0a 0x00>;
					index = <0x00>;
				};

				ipclite_signal_1 {
					interrupts = <0x0a 0x01 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0a 0x01>;
					index = <0x01>;
				};

				ipclite_signal_2 {
					interrupts = <0x0a 0x02 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0a 0x02>;
					index = <0x02>;
				};

				ipclite_signal_3 {
					interrupts = <0x0a 0x03 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0a 0x03>;
					index = <0x03>;
				};

				ipclite_signal_4 {
					interrupts = <0x0a 0x04 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0a 0x04>;
					index = <0x04>;
				};

				ipclite_signal_5 {
					interrupts = <0x0a 0x05 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0a 0x05>;
					index = <0x05>;
				};
			};

			cam {
				phandle = <0x518>;
				label = "cam";
				qcom,remote-pid = <0x07>;

				ipclite_signal_0 {
					interrupts = <0x0b 0x00 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0b 0x00>;
					index = <0x00>;
				};

				ipclite_signal_1 {
					interrupts = <0x0b 0x01 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0b 0x01>;
					index = <0x01>;
				};

				ipclite_signal_2 {
					interrupts = <0x0b 0x02 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0b 0x02>;
					index = <0x02>;
				};

				ipclite_signal_3 {
					interrupts = <0x0b 0x03 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0b 0x03>;
					index = <0x03>;
				};

				ipclite_signal_4 {
					interrupts = <0x0b 0x04 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0b 0x04>;
					index = <0x04>;
				};

				ipclite_signal_5 {
					interrupts = <0x0b 0x05 0x01>;
					interrupt-parent = <0x514>;
					mboxes = <0x514 0x0b 0x05>;
					index = <0x05>;
				};
			};
		};

		qcom,msm-stub-codec {
			phandle = <0x51b>;
			compatible = "qcom,msm-stub-codec";
		};

		qcom,audio-pkt-core-platform {
			phandle = <0x51c>;
			compatible = "qcom,audio-pkt-core-platform";
		};

		qcom,msm-adsp-loader {
			phandle = <0x51d>;
			qcom,adsp-state = <0x00>;
			qcom,rproc-handle = <0x184>;
			compatible = "qcom,adsp-loader";
			status = "ok";
		};

		qcom,msm-adsp-notify {
			phandle = <0x51e>;
			qcom,rproc-handle = <0x184>;
			compatible = "qcom,adsp-notify";
			status = "ok";
		};

		spf_core_platform {
			phandle = <0x51f>;
			compatible = "qcom,spf-core-platform";

			qcom,msm-audio-ion {
				phandle = <0x520>;
				dma-coherent;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				iommus = <0x129 0x1001 0x80 0x129 0x1061 0x00>;
				qcom,smmu-enabled;
				qcom,smmu-version = <0x02>;
				compatible = "qcom,msm-audio-ion";
			};

			qcom,msm-audio-ion-cma {
				phandle = <0x521>;
				compatible = "qcom,msm-audio-ion-cma";
			};

			lpi_pinctrl@6E80000 {
				phandle = <0x522>;
				clocks = <0x519 0x00 0x51a 0x00>;
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				qcom,lpi-slew-base-tbl = <0x6e80000 0x6e81000 0x6e82000 0x6e83000 0x6e84000 0x6e85000 0x6e86000 0x6e87000 0x6e88000 0x6e89000 0x6e8a000 0x6e8b000 0x6e8c000 0x6e8d000 0x6e8e000 0x6e8f000 0x6e90000 0x6e91000 0x6e92000 0x6e93000 0x6e94000 0x6e95000 0x6e96000>;
				qcom,lpi-slew-offset-tbl = <0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b>;
				qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				#gpio-cells = <0x02>;
				gpio-controller;
				qcom,slew-reg = <0x6e80000 0x00>;
				qcom,gpios-count = <0x17>;
				reg = <0x6e80000 0x00>;
				compatible = "qcom,lpi-pinctrl";

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {
						phandle = <0x66f>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active {
						phandle = <0x670>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_sleep {
						phandle = <0x671>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_mi2s_ws_active {
						phandle = <0x672>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_sleep {
						phandle = <0x673>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_mi2s_sd0_active {
						phandle = <0x674>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_sleep {
						phandle = <0x675>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_mi2s_sd1_active {
						phandle = <0x676>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_sleep {
						phandle = <0x677>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_mi2s_sd2_active {
						phandle = <0x678>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_sleep {
						phandle = <0x679>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_mi2s_sd3_active {
						phandle = <0x67a>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {
						phandle = <0x67b>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active {
						phandle = <0x67c>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {
						phandle = <0x67d>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active {
						phandle = <0x67e>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {
						phandle = <0x67f>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active {
						phandle = <0x680>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_sleep {
						phandle = <0x681>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_i2s1_sd1_active {
						phandle = <0x682>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep {
						phandle = <0x683>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active {
						phandle = <0x684>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_sleep {
						phandle = <0x685>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_i2s2_ws_active {
						phandle = <0x686>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_sleep {
						phandle = <0x687>;

						mux {
							function = "func2";
							pins = "gpio12";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio12";
						};
					};

					lpi_i2s3_sck_active {
						phandle = <0x688>;

						mux {
							function = "func2";
							pins = "gpio12";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio12";
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_sleep {
						phandle = <0x689>;

						mux {
							function = "func2";
							pins = "gpio13";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio13";
						};
					};

					lpi_i2s3_ws_active {
						phandle = <0x68a>;

						mux {
							function = "func2";
							pins = "gpio13";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio13";
						};
					};
				};

				lpi_i2s4_sck {

					lpi_i2s4_sck_sleep {
						phandle = <0x68b>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_i2s4_sck_active {
						phandle = <0x68c>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_i2s4_ws {

					lpi_i2s4_ws_sleep {
						phandle = <0x68d>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_i2s4_ws_active {
						phandle = <0x68e>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_i2s4_sd0 {

					lpi_i2s4_sd0_sleep {
						phandle = <0x68f>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_i2s4_sd0_active {
						phandle = <0x690>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_i2s4_sd1 {

					lpi_i2s4_sd1_sleep {
						phandle = <0x691>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_i2s4_sd1_active {
						phandle = <0x692>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep {
						phandle = <0x693>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active {
						phandle = <0x694>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_sleep {
						phandle = <0x695>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_tdm_ws_active {
						phandle = <0x696>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep {
						phandle = <0x697>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active {
						phandle = <0x698>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_sleep {
						phandle = <0x699>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_tdm_sd1_active {
						phandle = <0x69a>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep {
						phandle = <0x69b>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active {
						phandle = <0x69c>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_sleep {
						phandle = <0x69d>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_tdm_sd3_active {
						phandle = <0x69e>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_sleep {
						phandle = <0x63d>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_tdm1_sck_active {
						phandle = <0x639>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_sleep {
						phandle = <0x63e>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_tdm1_ws_active {
						phandle = <0x63a>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep {
						phandle = <0x63f>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active {
						phandle = <0x63b>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_sleep {
						phandle = <0x640>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_tdm1_sd1_active {
						phandle = <0x63c>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep {
						phandle = <0x69f>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active {
						phandle = <0x6a0>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep {
						phandle = <0x6a1>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active {
						phandle = <0x6a2>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep {
						phandle = <0x6a3>;

						mux {
							function = "func2";
							pins = "gpio12";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio12";
						};
					};

					lpi_tdm3_sck_active {
						phandle = <0x6a4>;

						mux {
							function = "func2";
							pins = "gpio12";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio12";
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep {
						phandle = <0x6a5>;

						mux {
							function = "func2";
							pins = "gpio13";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio13";
						};
					};

					lpi_tdm3_ws_active {
						phandle = <0x6a6>;

						mux {
							function = "func2";
							pins = "gpio13";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio13";
						};
					};
				};

				lpi_tdm4_sck {

					lpi_tdm4_sck_sleep {
						phandle = <0x6a7>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_tdm4_sck_active {
						phandle = <0x6a8>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_tdm4_ws {

					lpi_tdm4_ws_sleep {
						phandle = <0x6a9>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_tdm4_ws_active {
						phandle = <0x6aa>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_tdm4_sd0 {

					lpi_tdm4_sd0_sleep {
						phandle = <0x6ab>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_tdm4_sd0_active {
						phandle = <0x6ac>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_tdm4_sd1 {

					lpi_tdm4_sd1_sleep {
						phandle = <0x6ad>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_tdm4_sd1_active {
						phandle = <0x6ae>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep {
						phandle = <0x6af>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active {
						phandle = <0x6b0>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep {
						phandle = <0x6b1>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active {
						phandle = <0x6b2>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep {
						phandle = <0x6b3>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active {
						phandle = <0x6b4>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep {
						phandle = <0x6b5>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active {
						phandle = <0x6b6>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_sleep {
						phandle = <0x6b7>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_aux_sd2_active {
						phandle = <0x6b8>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep {
						phandle = <0x6b9>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active {
						phandle = <0x6ba>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep {
						phandle = <0x6bb>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active {
						phandle = <0x6bc>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep {
						phandle = <0x6bd>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active {
						phandle = <0x6be>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep {
						phandle = <0x6bf>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active {
						phandle = <0x6c0>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep {
						phandle = <0x6c1>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active {
						phandle = <0x6c2>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep {
						phandle = <0x6c3>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active {
						phandle = <0x6c4>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_sleep {
						phandle = <0x6c5>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_aux2_ws_active {
						phandle = <0x6c6>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_sleep {
						phandle = <0x6c7>;

						mux {
							function = "func2";
							pins = "gpio12";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio12";
						};
					};

					lpi_aux3_sck_active {
						phandle = <0x6c8>;

						mux {
							function = "func2";
							pins = "gpio12";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio12";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep {
						phandle = <0x6c9>;

						mux {
							function = "func2";
							pins = "gpio13";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio13";
						};
					};

					lpi_aux3_ws_active {
						phandle = <0x6ca>;

						mux {
							function = "func2";
							pins = "gpio13";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio13";
						};
					};
				};

				lpi_aux4_sck {

					lpi_aux4_sck_sleep {
						phandle = <0x6cb>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_aux4_sck_active {
						phandle = <0x6cc>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_aux4_ws {

					lpi_aux4_ws_sleep {
						phandle = <0x6cd>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_aux4_ws_active {
						phandle = <0x6ce>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_aux4_sd0 {

					lpi_aux4_sd0_sleep {
						phandle = <0x6cf>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_aux4_sd0_active {
						phandle = <0x6d0>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_aux4_sd1 {

					lpi_aux4_sd1_sleep {
						phandle = <0x6d1>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_aux4_sd1_active {
						phandle = <0x6d2>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				spkr_1_sd_n {

					spkr_1_sd_n_sleep {
						phandle = <0x664>;

						mux {
							function = "gpio";
							pins = "gpio13";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio13";
						};
					};

					spkr_1_sd_n_active {
						phandle = <0x663>;

						mux {
							function = "gpio";
							pins = "gpio13";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x10>;
							pins = "gpio13";
						};
					};
				};

				wcd_reset {

					wcd_reset_sleep {
						phandle = <0x666>;

						mux {
							function = "gpio";
							pins = "gpio12";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio12";
						};
					};

					wcd_reset_active {
						phandle = <0x665>;

						mux {
							function = "gpio";
							pins = "gpio12";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x10>;
							pins = "gpio12";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_sleep {
						phandle = <0x643>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_active {
						phandle = <0x641>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_sleep {
						phandle = <0x644>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_active {
						phandle = <0x642>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};
				};

				tx_swr_clk_sleep {
					phandle = <0x64f>;

					mux {
						bias-pull-down;
						input-enable;
						function = "func1";
						pins = "gpio0";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio0";
					};
				};

				tx_swr_clk_active {
					phandle = <0x64b>;

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio0";
					};
				};

				tx_swr_data0_sleep {
					phandle = <0x650>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio1";
					};
				};

				tx_swr_data0_active {
					phandle = <0x64c>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio1";
					};
				};

				tx_swr_data1_sleep {
					phandle = <0x651>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio2";
					};
				};

				tx_swr_data1_active {
					phandle = <0x64d>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio2";
					};
				};

				tx_swr_data2_sleep {
					phandle = <0x652>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio14";
					};
				};

				tx_swr_data2_active {
					phandle = <0x64e>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio14";
					};
				};

				rx_swr_clk_sleep {
					phandle = <0x648>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				rx_swr_clk_active {
					phandle = <0x645>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				rx_swr_data_sleep {
					phandle = <0x649>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				rx_swr_data_active {
					phandle = <0x646>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				rx_swr_data1_sleep {
					phandle = <0x64a>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				rx_swr_data1_active {
					phandle = <0x647>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				dmic01_clk_active {
					phandle = <0x653>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio6";
					};
				};

				dmic01_clk_sleep {
					phandle = <0x655>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio6";
					};
				};

				dmic01_data_active {
					phandle = <0x654>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio7";
					};
				};

				dmic01_data_sleep {
					phandle = <0x656>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio7";
					};
				};

				dmic23_clk_active {
					phandle = <0x657>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio8";
					};
				};

				dmic23_clk_sleep {
					phandle = <0x659>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio8";
					};
				};

				dmic23_data_active {
					phandle = <0x658>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio9";
					};
				};

				dmic23_data_sleep {
					phandle = <0x65a>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio9";
					};
				};

				dmic45_clk_active {
					phandle = <0x65b>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio12";
					};
				};

				dmic45_clk_sleep {
					phandle = <0x65d>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio12";
					};
				};

				dmic45_data_active {
					phandle = <0x65c>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio13";
					};
				};

				dmic45_data_sleep {
					phandle = <0x65e>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio13";
					};
				};

				dmic67_clk_active {
					phandle = <0x65f>;

					mux {
						function = "func2";
						pins = "gpio21";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio21";
					};
				};

				dmic67_clk_sleep {
					phandle = <0x661>;

					mux {
						function = "func2";
						pins = "gpio21";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio21";
					};
				};

				dmic67_data_active {
					phandle = <0x660>;

					mux {
						function = "func2";
						pins = "gpio22";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio22";
					};
				};

				dmic67_data_sleep {
					phandle = <0x662>;

					mux {
						function = "func2";
						pins = "gpio22";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio22";
					};
				};
			};

			lpass-cdc {
				phandle = <0x523>;
				clocks = <0x519 0x00 0x51a 0x00>;
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				compatible = "qcom,lpass-cdc";
				#size-cells = <0x01>;
				#address-cells = <0x01>;
				qcom,lpass-cdc-version = <0x07>;
				qcom,num-macros = <0x03>;

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
					clocks = <0x61d 0x00 0x61e 0x00 0x61f 0x00 0x620 0x00 0x621 0x00 0x622 0x00>;
					clock-names = "tx_core_clk\0rx_core_clk\0wsa_core_clk\0rx_tx_core_clk\0wsa_tx_core_clk\0va_core_clk";
					qcom,va_mclk_mode_muxsel = <0x6e28000>;
					qcom,wsa_mclk_mode_muxsel = <0x6bea100>;
					qcom,rx_mclk_mode_muxsel = <0x6bec0d8>;
					qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
				};

				va-macro@6D44000 {
					phandle = <0x6d3>;
					qcom,va-swr-gpios = <0x623>;
					qcom,is-used-swr-gpio = <0x01>;
					qcom,use-clk-id = <0x03>;
					qcom,default-clk-id = <0x00>;
					qcom,va-island-mode-muxsel = <0x6e28000>;
					qcom,va-clk-mux-select = <0x01>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					clocks = <0x51a 0x00>;
					clock-names = "lpass_audio_hw_vote";
					reg = <0x6d44000 0x00>;
					compatible = "qcom,lpass-cdc-va-macro";

					va_swr_master {
						phandle = <0x6d4>;
						qcom,is-always-on = <0x01>;
						qcom,swr-mstr-irq-wakeup-capable = <0x01>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-dev = <0x05>;
						qcom,swr-port-mapping = <0x01 0x2d 0x03 0x02 0x2e 0x01 0x02 0x2f 0x02 0x02 0x30 0x04 0x02 0x31 0x08 0x03 0x32 0x01 0x03 0x33 0x02 0x03 0x34 0x04 0x03 0x35 0x08 0x04 0x36 0x01 0x04 0x37 0x02 0x04 0x38 0x04 0x04 0x39 0x08 0x05 0x3a 0x03>;
						qcom,swr-num-ports = <0x05>;
						qcom,swr-wakeup-required = <0x01>;
						interrupt-names = "swr_master_irq\0swr_wake_irq";
						interrupts = <0x00 0x1f0 0x04 0x00 0x208 0x04>;
						swrm-io-base = <0x6d30000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr_master_id = <0x03>;
						clocks = <0x519 0x00 0x51a 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wcd937x-tx-slave {
							phandle = <0x62d>;
							status = "okay";
							reg = <0x0a 0x1170223>;
							compatible = "qcom,wcd937x-slave";
						};

						wcd939x-tx-slave {
							phandle = <0x62f>;
							status = "disabled";
							reg = <0x0e 0x1170223>;
							compatible = "qcom,wcd939x-slave";
						};

						dmic_swr@58350223 {
							phandle = <0x6d5>;
							status = "disabled";
							qcom,wcd-handle = <0x624>;
							qcom,swr-dmic-supply = <0x03>;
							qcom,codec-name = "swr-dmic.04";
							sound-name-prefix = "SWR_MIC3";
							reg = <0x08 0x58350223>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350222 {
							phandle = <0x6d6>;
							status = "disabled";
							qcom,wcd-handle = <0x624>;
							qcom,swr-dmic-supply = <0x01>;
							qcom,codec-name = "swr-dmic.03";
							sound-name-prefix = "SWR_MIC2";
							reg = <0x08 0x58350222>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350221 {
							phandle = <0x6d7>;
							status = "disabled";
							qcom,wcd-handle = <0x624>;
							qcom,swr-dmic-supply = <0x01>;
							qcom,codec-name = "swr-dmic.02";
							sound-name-prefix = "SWR_MIC1";
							reg = <0x08 0x58350221>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350220 {
							phandle = <0x6d8>;
							status = "disabled";
							qcom,wcd-handle = <0x624>;
							qcom,swr-dmic-supply = <0x03>;
							qcom,codec-name = "swr-dmic.01";
							sound-name-prefix = "SWR_MIC0";
							reg = <0x08 0x58350220>;
							compatible = "qcom,swr-dmic";
						};
					};
				};

				tx-macro@6AE0000 {
					phandle = <0x6d9>;
					qcom,is-used-swr-gpio = <0x00>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0x00>;
					reg = <0x6ae0000 0x00>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				rx-macro@6AC0000 {
					phandle = <0x6da>;
					clocks = <0x626 0x00>;
					clock-names = "rx_mclk2_2x_clk";
					qcom,default-clk-id = <0x05>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					qcom,rx_mclk_mode_muxsel = <0x6bec0d8>;
					qcom,rx-swr-gpios = <0x625>;
					reg = <0x6ac0000 0x00>;
					compatible = "qcom,lpass-cdc-rx-macro";

					rx_swr_master {
						phandle = <0x6db>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x0e 0x01 0x01 0x0f 0x02 0x02 0x12 0x03 0x03 0x10 0x01 0x03 0x11 0x02 0x04 0x13 0x01 0x05 0x14 0x01 0x05 0x15 0x02 0x06 0x16 0x01 0x07 0x17 0x03 0x08 0x18 0x03 0x09 0x3b 0x01 0x09 0x3c 0x02 0x0a 0x1a 0x03 0x0b 0x1b 0x03 0x0c 0x1c 0x03>;
						qcom,swr-num-ports = <0x0c>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0x9b 0x04>;
						swrm-io-base = <0x6ad0000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr_master_id = <0x02>;
						clocks = <0x519 0x00 0x51a 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						swr_haptics@f0170220 {
							phandle = <0x6dc>;
							status = "disabled";
							qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x16>;
							reg = <0x02 0xf0170220>;
							compatible = "qcom,pm8550b-swr-haptics";
						};

						wcd937x-rx-slave {
							phandle = <0x62c>;
							status = "okay";
							reg = <0x0a 0x1170224>;
							compatible = "qcom,wcd937x-slave";
						};

						wcd939x-rx-slave {
							phandle = <0x62e>;
							status = "disabled";
							reg = <0x0e 0x1170224>;
							compatible = "qcom,wcd939x-slave";
						};
					};
				};

				wsa-macro@6B00000 {
					phandle = <0x62a>;
					status = "disabled";
					#cooling-cells = <0x02>;
					qcom,noise-gate-mode = <0x02>;
					qcom,thermal-max-state = <0x0b>;
					qcom,default-clk-id = <0x06>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,wsa-system-gains = <0x00 0x09 0x00 0x09>;
					qcom,wsa-rloads = <0x02 0x02>;
					qcom,wsa-bat-cfgs = <0x01 0x01>;
					qcom,wsa-swr-gpios = <0x627>;
					wsa_data_fs_ctl_reg = <0x6b6f000>;
					reg = <0x6b00000 0x00>;
					compatible = "qcom,lpass-cdc-wsa-macro";

					wsa_swr_master {
						phandle = <0x6dd>;
						qcom,dynamic-port-map-supported = <0x00>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x04 0x01 0x05 0x05 0x0f 0x06 0x06 0x03 0x07 0x07 0x03 0x08 0x08 0x03 0x09 0x09 0x03 0x0a 0x0a 0x03 0x0b 0x0b 0x03 0x0c 0x0c 0x03 0x0d 0x0d 0x03>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-ports = <0x0d>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0xaa 0x04>;
						swrm-io-base = <0x6b10000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						qcom,swr_master_id = <0x01>;
						clocks = <0x519 0x00 0x51a 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							phandle = <0x634>;
							sound-name-prefix = "SpkrLeft";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x1e0>;
							qcom,lpass-cdc-handle = <0x523>;
							qcom,spkr-sd-n-node = <0x628>;
							reg = <0x02 0x2170221>;
							compatible = "qcom,wsa883x";
							status = "disabled";
						};

						wsa883x@02170222 {
							phandle = <0x635>;
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x1e0>;
							qcom,lpass-cdc-handle = <0x523>;
							qcom,spkr-sd-n-node = <0x629>;
							reg = <0x02 0x2170222>;
							compatible = "qcom,wsa883x";
							status = "disabled";
						};

						wsa884x@02170220 {
							phandle = <0x6de>;
							status = "disabled";
							sound-name-prefix = "SpkrLeft";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-lpm-supported = <0x01>;
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x1e0>;
							qcom,swr-wsa-port-params = <0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00>;
							qcom,wsa-macro-handle = <0x62a>;
							qcom,lpass-cdc-handle = <0x523>;
							qcom,spkr-sd-n-node = <0x628>;
							reg = <0x04 0x2170220>;
							compatible = "qcom,wsa884x";
						};

						wsa884x@02170221 {
							phandle = <0x6df>;
							status = "disabled";
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-lpm-supported = <0x01>;
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x1e0>;
							qcom,swr-wsa-port-params = <0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00>;
							qcom,wsa-macro-handle = <0x62a>;
							qcom,lpass-cdc-handle = <0x523>;
							qcom,spkr-sd-n-node = <0x629>;
							reg = <0x04 0x2170221>;
							compatible = "qcom,wsa884x";
						};
					};
				};

				wcd937x-codec {
					phandle = <0x633>;
					qcom,cdc-micbias4-mv = <0xabe>;
					qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddpx";
					qcom,cdc-micbias3-mv = <0xabe>;
					qcom,cdc-micbias2-mv = <0xabe>;
					qcom,cdc-micbias1-mv = <0xabe>;
					qcom,cdc-vdd-mic-bias-current = <0x1a68>;
					qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
					cdc-vdd-mic-bias-supply = <0x358>;
					qcom,cdc-vdd-buck-current = <0x58296>;
					qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-buck-supply = <0x1e0>;
					qcom,cdc-vddpx-current = <0x3642>;
					qcom,cdc-vddpx-voltage = <0x1b7740 0x1b7740>;
					cdc-vddpx-supply = <0x1e0>;
					qcom,cdc-vdd-rxtx-current = <0x3642>;
					qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-rxtx-supply = <0x1e0>;
					qcom,tx-slave = <0x62d>;
					qcom,rx-slave = <0x62c>;
					qcom,wcd-rst-gpio-node = <0x62b>;
					qcom,swr-tx-port-params = <0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
					qcom,tx_swr_ch_map = <0x00 0x1e 0x01 0x493e00 0x2e 0x01 0x1f 0x01 0x493e00 0x32 0x01 0x20 0x02 0x493e00 0x33 0x02 0x22 0x01 0x00 0x31 0x02 0x23 0x02 0x00 0x32 0x02 0x1d 0x04 0x493e00 0x33 0x03 0x24 0x01 0x00 0x34 0x03 0x25 0x02 0x00 0x35 0x03 0x26 0x04 0x00 0x36 0x03 0x27 0x08 0x00 0x37>;
					qcom,rx_swr_ch_map = <0x00 0x0e 0x01 0x00 0x0e 0x00 0x0f 0x02 0x00 0x0f 0x01 0x12 0x01 0x00 0x12 0x02 0x10 0x01 0x00 0x10 0x02 0x11 0x02 0x00 0x11 0x03 0x13 0x01 0x00 0x13 0x04 0x14 0x01 0x00 0x14 0x04 0x15 0x02 0x00 0x15>;
					qcom,split-codec = <0x01>;
					compatible = "qcom,wcd937x-codec";
					status = "okay";
				};

				wcd939x-codec {
					phandle = <0x624>;
					status = "disabled";
					qcom,cdc-on-demand-supplies = "cdc-vdd-buck\0cdc-vdd-px";
					qcom,cdc-static-supplies = "cdc-vdd-rx\0cdc-vdd-tx\0cdc-vdd-mic-bias";
					qcom,cdc-micbias4-mv = <0x708>;
					qcom,cdc-micbias3-mv = <0x708>;
					qcom,cdc-micbias2-mv = <0x708>;
					qcom,cdc-micbias1-mv = <0x708>;
					qcom,cdc-vdd-px-rem-supported = <0x01>;
					qcom,cdc-vdd-px-lpm-supported = <0x01>;
					qcom,cdc-vdd-px-current = <0x3a98>;
					qcom,cdc-vdd-px-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-px-supply = <0x1e0>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
					cdc-vdd-mic-bias-supply = <0x358>;
					qcom,cdc-vdd-buck-lpm-supported = <0x01>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-buck-supply = <0x1e0>;
					qcom,cdc-vdd-tx-lpm-supported = <0x01>;
					qcom,cdc-vdd-tx-current = <0xafc8>;
					qcom,cdc-vdd-tx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-tx-supply = <0x1e0>;
					qcom,cdc-vdd-rx-lpm-supported = <0x01>;
					qcom,cdc-vdd-rx-current = <0xafc8>;
					qcom,cdc-vdd-rx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-rx-supply = <0x1e0>;
					qcom,tx-slave = <0x62f>;
					qcom,rx-slave = <0x62e>;
					qcom,wcd-rst-gpio-node = <0x62b>;
					qcom,swr-tx-port-params = <0x00 0x01 0x00 0x02 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
					qcom,tx_swr_ch_map = <0x00 0x1e 0x01 0x00 0x2e 0x00 0x1f 0x02 0x00 0x2f 0x01 0x20 0x01 0x00 0x30 0x01 0x21 0x02 0x00 0x31 0x02 0x22 0x01 0x00 0x32 0x02 0x23 0x02 0x00 0x33 0x02 0x1d 0x04 0x00 0x34 0x02 0x24 0x04 0x00 0x34 0x02 0x25 0x08 0x00 0x35 0x03 0x26 0x01 0x00 0x36 0x03 0x27 0x02 0x00 0x37 0x03 0x28 0x04 0x00 0x38 0x03 0x29 0x08 0x00 0x39>;
					qcom,rx_swr_ch_map = <0x00 0x0e 0x01 0x00 0x0e 0x00 0x0f 0x02 0x00 0x0f 0x01 0x12 0x01 0x00 0x12 0x02 0x10 0x01 0x00 0x10 0x02 0x11 0x02 0x00 0x11 0x03 0x13 0x01 0x00 0x13 0x04 0x14 0x01 0x00 0x14 0x04 0x15 0x02 0x00 0x15 0x05 0x3b 0x01 0x00 0x3b 0x05 0x3c 0x02 0x00 0x3c>;
					qcom,split-codec = <0x01>;
					compatible = "qcom,wcd939x-codec";
				};
			};

			sound {
				phandle = <0x6e0>;
				wcd939x-i2c-handle = <0x40b>;
				clocks = <0x51a 0x00>;
				clock-names = "lpass_audio_hw_vote";
				qcom,afe-rxtx-lb = <0x00>;
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,wcn-bt = <0x01>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,tdm-audio-intf = <0x01>;
				qcom,mi2s-audio-intf = <0x01>;
				compatible = "qcom,pineapple-asoc-snd";
				fsa4480-i2c-handle = <0x638>;
				qcom,quin-mi2s-gpios = <0x637>;
				qcom,uart-audio-sw-gpio = <0x636>;
				qcom,upd_ear_pa_reg_addr = <0x3430>;
				qcom,upd_lpass_reg_addr = <0x6b00418 0x6b14020>;
				qcom,upd_backends_used = "wsa";
				qcom,msm_audio_ssr_devs = <0x52c 0x522 0x523>;
				qcom,wsa-max-devs = <0x00>;
				asoc-codec-names = "msm-stub-codec.1\0lpass-cdc\0wcd937x_codec\0wsa-codec1\0wsa-codec2";
				asoc-codec = <0x51b 0x523 0x633 0x634 0x635>;
				qcom,cdc-dmic45-gpios = <0x632>;
				qcom,cdc-dmic23-gpios = <0x631>;
				qcom,cdc-dmic01-gpios = <0x630>;
				qcom,msm-mbhc-gnd-swh = <0x00>;
				qcom,msm-mbhc-hphl-swh = <0x00>;
				qcom,msm-mbhc-usbc-audio-supported = <0x01>;
				qcom,audio-routing = "AMIC1\0Analog Mic1\0AMIC1\0MIC BIAS1\0AMIC2\0Analog Mic2\0AMIC2\0MIC BIAS2\0AMIC3\0Analog Mic3\0AMIC3\0MIC BIAS3\0AMIC4\0Analog Mic4\0AMIC4\0MIC BIAS3\0TX DMIC0\0Digital Mic0\0TX DMIC0\0MIC BIAS3\0TX DMIC1\0Digital Mic1\0TX DMIC1\0MIC BIAS3\0TX DMIC2\0Digital Mic2\0TX DMIC2\0MIC BIAS1\0TX DMIC3\0Digital Mic3\0TX DMIC3\0MIC BIAS1\0IN1_HPHL\0HPHL_OUT\0IN2_HPHR\0HPHR_OUT\0IN3_AUX\0AUX_OUT\0RX_TX DEC0_INP\0TX DEC0 MUX\0RX_TX DEC1_INP\0TX DEC1 MUX\0RX_TX DEC2_INP\0TX DEC2 MUX\0RX_TX DEC3_INP\0TX DEC3 MUX\0TX SWR_INPUT\0WCD_TX_OUTPUT\0VA SWR_INPUT\0VA_SWR_CLK\0VA SWR_INPUT\0WCD_TX_OUTPUT\0VA_AIF1 CAP\0VA_SWR_CLK\0VA_AIF2 CAP\0VA_SWR_CLK\0VA_AIF3 CAP\0VA_SWR_CLK\0VA DMIC0\0Digital Mic0\0VA DMIC1\0Digital Mic1\0VA DMIC2\0Digital Mic2\0VA DMIC3\0Digital Mic3\0VA DMIC0\0VA MIC BIAS3\0VA DMIC1\0VA MIC BIAS3\0VA DMIC2\0VA MIC BIAS1\0VA DMIC3\0VA MIC BIAS1";
				qcom,audio-core-list = <0x00 0x01>;
				qcom,mi2s-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,tdm-clk-attribute = <0x04 0x04 0x04 0x04 0x04 0x04 0x04 0x04>;
				qcom,tdm-max-slots = <0x04>;
				qcom,mi2s-tdm-is-hw-vote-needed = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,model = "cliffs-mtp-snd-card";
			};

			fm_i2s1_pinctrl {
				phandle = <0x6e1>;
				status = "disabled";
				#gpio-cells = <0x00>;
				pinctrl-1 = <0x39a 0x39c 0x39e>;
				pinctrl-0 = <0x39b 0x39d 0x39f>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			quin_mi2s_pinctrl {
				phandle = <0x637>;
				#gpio-cells = <0x00>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x63d 0x63e 0x63f 0x640>;
				pinctrl-0 = <0x639 0x63a 0x63b 0x63c>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
				status = "ok";
			};

			wsa_swr_clk_data_pinctrl {
				phandle = <0x627>;
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x96>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x643 0x644>;
				pinctrl-0 = <0x641 0x642>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			rx_swr_clk_data_pinctrl {
				phandle = <0x625>;
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x8f>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x648 0x649 0x64a>;
				pinctrl-0 = <0x645 0x646 0x647>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tx_swr_clk_data_pinctrl {
				phandle = <0x623>;
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x8c>;
				qcom,chip-wakeup-default-val = <0x01>;
				qcom,chip-wakeup-maskbit = <0x07>;
				qcom,chip-wakeup-reg = <0xf18c008>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x64f 0x650 0x651 0x652>;
				pinctrl-0 = <0x64b 0x64c 0x64d 0x64e>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_pinctrl {
				phandle = <0x630>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x91 0x92>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x655 0x656>;
				pinctrl-0 = <0x653 0x654>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_pinctrl {
				phandle = <0x631>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x94>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x659 0x65a>;
				pinctrl-0 = <0x657 0x658>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic45_pinctrl {
				phandle = <0x632>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x97>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x65d 0x65e>;
				pinctrl-0 = <0x65b 0x65c>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic67_pinctrl {
				phandle = <0x6e2>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0x9c>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x661 0x662>;
				pinctrl-0 = <0x65f 0x660>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};
		};

		vote_lpass_core_hw {
			phandle = <0x519>;
			#clock-cells = <0x01>;
			qcom,codec-ext-clk-src = <0x09>;
			compatible = "qcom,audio-ref-clk";
		};

		vote_lpass_audio_hw {
			phandle = <0x51a>;
			#clock-cells = <0x01>;
			qcom,codec-ext-clk-src = <0x0b>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,qbt_handler {
			phandle = <0x52e>;
			status = "disabled";
			qcom,intr2-gpio = <0x16b 0x37 0x00>;
			qcom,finger-detect-gpio = <0x16b 0x14 0x00>;
			qcom,ipc-gpio = <0x16b 0x15 0x00>;
			compatible = "qcom,qbt-handler";
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x540>;
			nvmem-cell-names = "restart_reason";
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x541 0x542>;
			nvmem-names = "pon_log0\0pon_log1";
			qcom,pmic-fault-panic;
		};

		regulator-ocp-notifier {
			compatible = "qcom,regulator-ocp-notifier";
			interrupt-parent = <0x157>;
			interrupts = <0x00 0x71 0x01 0x01>;
			nvmem-cells = <0x543>;
			nvmem-cell-names = "ocp_log";
			periph-1c1-supply = <0x349>;
			periph-1c2-supply = <0x14d>;
			periph-1c3-supply = <0x1d6>;
			periph-1c4-supply = <0x14e>;
			periph-1c5-supply = <0x34a>;
			periph-1c7-supply = <0x1e0>;
			periph-1c8-supply = <0x14f>;
			periph-1c9-supply = <0x34b>;
			periph-1ca-supply = <0x34c>;
			periph-1cb-supply = <0x34d>;
			periph-1cc-supply = <0x34e>;
			periph-1cd-supply = <0x34f>;
			periph-1d0-supply = <0x351>;
			periph-1d1-supply = <0x352>;
			periph-1d3-supply = <0x150>;
			periph-1d4-supply = <0x354>;
			periph-1d5-supply = <0x355>;
			periph-1d7-supply = <0x357>;
			periph-19b-supply = <0x346>;
			periph-19e-supply = <0x347>;
			periph-1a1-supply = <0x348>;
			periph-1a4-supply = <0x14a>;
			periph-1e4-supply = <0x358>;
			periph-2c1-supply = <0x35a>;
			periph-2c2-supply = <0x185>;
			periph-29b-supply = <0x147>;
			periph-29e-supply = <0x195>;
			periph-2a4-supply = <0x18e>;
			periph-2aa-supply = <0x148>;
			periph-2c3-supply = <0x152>;
			periph-3aa-supply = <0x149>;
			periph-3b0-supply = <0x14c>;
			periph-4c1-supply = <0x35b>;
			periph-4c2-supply = <0x35c>;
			periph-4c3-supply = <0x35d>;
			periph-4c4-supply = <0x35e>;
			periph-4c5-supply = <0x35f>;
			periph-4c6-supply = <0x360>;
			periph-49b-supply = <0x343>;
			periph-49e-supply = <0x344>;
			periph-4a1-supply = <0x345>;
			periph-89b-supply = <0x342>;
			phandle = <0x5b4>;
		};

		display_gpio_regulator@0 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_avdd";
			regulator-min-microvolt = <0x53ec60>;
			regulator-max-microvolt = <0x53ec60>;
			regulator-enable-ramp-delay = <0xe9>;
			gpio = <0x544 0x08 0x00>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x545>;
			qcom,proxy-consumer-enable;
			pinctrl-names = "default";
			pinctrl-0 = <0x546>;
			phandle = <0x545>;
		};

		gpio_key {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x550>;

			vol_up {
				label = "volume_up";
				gpios = <0x551 0x06 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x20>;
				linux,can-disable;
			};
		};

		dump_display_region@816e0000 {
			compatible = "xiaomi,dump_display";
			reg = <0x816e0000 0x800>;
			phandle = <0x5b5>;
		};

		mtdoops_pmsg@0xa7000000 {
			compatible = "xiaomi,mtdoops_pmsg";
			reg = <0xa7000000 0x400000>;
			console-size = <0x200000>;
			pmsg-size = <0x200000>;
		};

		xiaomi_touch {
			compatible = "xiaomi-touch";
			status = "ok";
			touch,name = "xiaomi-touch";
		};

		xiaomi_wifi_gpio {
			compatible = "xiaomi,xiaomi-wifi";
			gpio = <0x16b 0x45 0x00>;
			debounce-time = <0x1e>;
			pinctrl-names = "default";
			pinctrl-0 = <0x55f>;
			status = "ok";
		};

		xiaomi_fingerprint {
			compatible = "xiaomi,xiaomi-fp";
			xiaomi,gpio_irq = <0x16b 0x75 0x00>;
			fp_goodix-supply = <0x351>;
			netlink-event = <0x19>;
			pinctrl-names = "reset_high\0reset_low\0irq_default";
			pinctrl-0 = <0x56e>;
			pinctrl-1 = <0x56f>;
			pinctrl-2 = <0x570>;
			status = "ok";
		};

		dsi_panel_pwr_supply_sim {
			phandle = <0x5ca>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x1f40>;
				qcom,supply-enable-load = <0x35b60>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "dummy";
				reg = <0x00>;
			};
		};

		dsi_panel_pwr_supply_amoled {
			phandle = <0x5cb>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x1f40>;
				qcom,supply-enable-load = <0x35b60>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <0x02>;
				qcom,supply-post-on-sleep = <0x01>;
				qcom,supply-disable-load = <0x12c>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x3613c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-name = "vci";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-post-off-sleep = <0x02>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1312d0>;
				qcom,supply-min-voltage = <0x124f80>;
				qcom,supply-name = "vdd";
				reg = <0x02>;
			};
		};

		dsi_panel_pwr_supply_n16t {
			phandle = <0x5cc>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-off-sleep = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <0x04>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x124f80>;
				qcom,supply-min-voltage = <0x124f80>;
				qcom,supply-name = "vddd";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-post-off-sleep = <0x00>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-name = "vci";
				reg = <0x02>;
			};
		};

		dsi_panel_pwr_supply_n16t_pb {
			phandle = <0x5cd>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-off-sleep = <0x0a>;
				qcom,supply-post-on-sleep = <0x01>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <0x01>;
				qcom,supply-post-on-sleep = <0x01>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-name = "vci";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-post-off-sleep = <0x03>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x124f80>;
				qcom,supply-min-voltage = <0x124f80>;
				qcom,supply-name = "vddd";
				reg = <0x02>;
			};
		};

		dsi_panel_pwr_supply_n16t_pc {
			phandle = <0x5f4>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-off-sleep = <0x00>;
				qcom,supply-post-on-sleep = <0x03>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <0x03>;
				qcom,supply-post-on-sleep = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1312d0>;
				qcom,supply-min-voltage = <0x1312d0>;
				qcom,supply-name = "vddd";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-post-off-sleep = <0x00>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-name = "vci";
				reg = <0x02>;
			};
		};

		dsi_panel_pwr_supply_lcd {
			phandle = <0x5f5>;
			#size-cells = <0x00>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				qcom,supply-disable-load = <0x1f40>;
				qcom,supply-enable-load = <0x35b60>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x3f7a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "avdd";
				reg = <0x01>;
			};
		};

		qcom,dsi-display-primary {
			phandle = <0x5d8>;
			vddd-supply = <0x5d3>;
			qcom,dsi-default-panel = <0x5d2>;
			vci-supply = <0x150>;
			vddio-supply = <0x14f>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0pll_byte_clk1\0pll_dsi_clk1\0mdp_core_clk";
			clocks = <0x47f 0x00 0x47f 0x01 0x480 0x02 0x480 0x03 0x154 0x3d>;
			qcom,demura-panel-id = <0x122e700 0x471>;
			qcom,mdp = <0x479>;
			qcom,panel-te-source = <0x00>;
			qcom,platform-te-gpio = <0x16b 0x4d 0x00>;
			pinctrl-1 = <0x5d0 0x5d1>;
			pinctrl-0 = <0x5ce 0x5cf>;
			pinctrl-names = "panel_active\0panel_suspend";
			qcom,dsi-phy = <0x47f 0x480>;
			qcom,dsi-ctrl = <0x47d 0x47e>;
			label = "primary";
			compatible = "qcom,dsi-display";
		};

		qcom,dsi-display-secondary {
			phandle = <0x5d9>;
			vci-supply = <0x150>;
			vddio-supply = <0x14f>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0pll_byte_clk1\0pll_dsi_clk1\0mdp_core_clk";
			clocks = <0x47f 0x00 0x47f 0x01 0x480 0x02 0x480 0x03 0x154 0x3d>;
			qcom,demura-panel-id = <0x00 0x00>;
			qcom,mdp = <0x479>;
			qcom,panel-te-source = <0x01>;
			qcom,platform-te-gpio = <0x16b 0x4e 0x00>;
			pinctrl-1 = <0x5d6 0x5d7>;
			pinctrl-0 = <0x5d4 0x5d5>;
			pinctrl-names = "panel_active\0panel_suspend";
			qcom,dsi-phy = <0x47f 0x480>;
			qcom,dsi-ctrl = <0x47d 0x47e>;
			label = "secondary";
			compatible = "qcom,dsi-display";
		};

		qcom,wb-display@1 {
			phandle = <0x5da>;
			clock-names = "mdp_core_clk";
			clocks = <0x154 0x3d>;
			label = "wb_display1";
			cell-index = <0x00>;
			compatible = "qcom,wb-display";
		};

		qcom,wb-display@2 {
			phandle = <0x5db>;
			clock-names = "mdp_core_clk";
			clocks = <0x154 0x3d>;
			label = "wb_display2";
			cell-index = <0x01>;
			compatible = "qcom,wb-display";
		};

		disp_rdump_region@e3940000 {
			phandle = <0x5f6>;
			label = "disp_rdump_region";
			reg = <0xe3940000 0x1400000>;
		};

		display_panel_vddd {
			phandle = <0x5d3>;
			regulator-boot-on;
			enable-active-high;
			gpio = <0x16b 0x63 0x00>;
			regulator-max-microvolt = <0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "display_panel_vddd";
			compatible = "regulator-fixed";
		};

		thermal-message {
			board-sensor = "VIRTUAL-SENSOR0";
		};

		thermal-screen {
			phandle = <0x5fa>;
			panel = <0x5e0 0x5e1 0x5e2 0x5d2>;
		};

		charge-screen {
			phandle = <0x5fb>;
			panel = <0x5e0 0x5e1 0x5e2 0x5d2>;
		};

		fingerprint-screen {
			phandle = <0x5fc>;
			panel = <0x5e0 0x5e1 0x5e2 0x5d2>;
		};

		qcom,camera-flash0 {
			phandle = <0x607>;
			status = "ok";
			switch-source = <0x58e>;
			torch-source = <0x588 0x589>;
			flash-source = <0x584 0x585>;
			compatible = "qcom,camera-flash";
			cell-index = <0x00>;
		};

		qcom,camera-flash1 {
			phandle = <0x60b>;
			status = "ok";
			switch-source = <0x58e>;
			torch-source = <0x588 0x589>;
			flash-source = <0x584 0x585>;
			compatible = "qcom,camera-flash";
			cell-index = <0x01>;
		};

		gpio-regulator@1 {
			phandle = <0x603>;
			pinctrl-0 = <0x5fd 0x5fe>;
			pinctrl-names = "wide_avdd_active\0wide_avdd_suspend";
			gpio = <0x16b 0x7b 0x00>;
			enable-active-high;
			regulator-enable-ramp-delay = <0x64>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "camera_wide_avdd_ldo";
			reg = <0x01 0x00>;
			compatible = "regulator-fixed";
		};

		gpio-regulator@2 {
			phandle = <0x60d>;
			pinctrl-0 = <0x5ff 0x600>;
			pinctrl-names = "tele_avdd_active\0tele_avdd_suspend";
			gpio = <0x16b 0x7c 0x00>;
			enable-active-high;
			regulator-enable-ramp-delay = <0x64>;
			regulator-max-microvolt = <0x124f80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "camera_ultra_avdd_ldo";
			reg = <0x02 0x00>;
			compatible = "regulator-fixed";
		};

		qcom,cam-res-mgr {
			status = "ok";
			compatible = "qcom,cam-res-mgr";
		};

		wsa_spkr_en1_pinctrl {
			phandle = <0x628>;
			status = "disabled";
			qcom,lpi-gpios;
			pinctrl-1 = <0x664>;
			pinctrl-0 = <0x663>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa_spkr_en2_pinctrl {
			phandle = <0x629>;
			status = "disabled";
			qcom,lpi-gpios;
			pinctrl-1 = <0x3a4>;
			pinctrl-0 = <0x3a5>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		msm_cdc_pinctrl@32 {
			phandle = <0x62b>;
			pinctrl-1 = <0x666>;
			pinctrl-0 = <0x665>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		va_core_clk {
			phandle = <0x622>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x307>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x02>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_clk {
			phandle = <0x61f>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x309>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x03>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_clk {
			phandle = <0x61e>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x30e>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-ext-clk-src = <0x05>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_tx_clk {
			phandle = <0x620>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x312>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0d>;
			compatible = "qcom,audio-ref-clk";
		};

		tx_core_clk {
			phandle = <0x61d>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x30c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x07>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_tx_clk {
			phandle = <0x621>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x314>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0e>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_mclk2_2x_clk {
			phandle = <0x626>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x318>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x10>;
			compatible = "qcom,audio-ref-clk";
		};

		msm_cdc_pinctrl@150 {
			phandle = <0x636>;
			#gpio-cells = <0x00>;
			pinctrl-1 = <0x668>;
			pinctrl-0 = <0x667>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		qcom,wcn6750 {
			phandle = <0x6e9>;
			qcom,vreg_ol_cpr = "s3b";
			qcom,qmp = <0x23>;
			qcom,smem-state-names = "wlan-smp2p-out\0wlan-soc-wake-smp2p-out\0wlan-ep-powersave-smp2p-out";
			qcom,smem-states = <0x6e4 0x00 0x6e5 0x00 0x6e6 0x00>;
			qcom,vdd-1.3-rfa-config = <0x132a40 0x1f47d0 0x00 0x00 0x00>;
			vdd-1.3-rfa-supply = <0x347>;
			qcom,vdd-1.8-xo-config = <0x1c5200 0x1f20c0 0x00 0x00 0x00>;
			vdd-1.8-xo-supply = <0x346>;
			qcom,vdd-cx-mx-config = <0xec540 0xfde80 0x00 0x00 0x01>;
			vdd-cx-mx-supply = <0x348>;
			qcom,wlan-msa-fixed-region = <0x2a2>;
			tsens = "sys-therm-4";
			qcom,wlan;
			qcom,fw-prefix;
			dma-coherent;
			qcom,iommu-geometry = <0xb0000000 0x10010000>;
			qcom,iommu-dma-addr-pool = <0xb0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,iommu-dma = "fastmap";
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			iommus = <0x129 0x1400 0x01>;
			qcom,rproc-handle = <0x3bc>;
			reg-names = "msi_addr\0smmu_iova_ipa";
			reg = <0x17110040 0x00 0xc0000000 0x10000>;
			compatible = "qcom,wcn6750";

			qcom,icnss_cdev1 {
				phandle = <0x6ea>;
				#cooling-cells = <0x02>;
			};

			qcom,icnss_cdev2 {
				phandle = <0x6eb>;
				#cooling-cells = <0x02>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x6e7 0x00 0x00 0x6e7 0x01 0x00>;
			};

			qcom,smp2p_map_wlan_2_in {
				interrupt-names = "qcom,smp2p-soc-wake-ack";
				interrupts-extended = <0x6e8 0x00 0x00>;
			};
		};
	};

	thermal-zones {
		phandle = <0x45a>;

		sdr0_pa {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x48>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sdr0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x26>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x2e>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x2f>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw2 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x30>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw3 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x31>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw_pa1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x1a>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw_pa2 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x1b>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw_pa3 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x1c>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		mmw_ific0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x32>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sub1_modem_cfg {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x33>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sub1_lte_cc {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x34>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sub1_mcg_fr1_cc {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x35>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sub1_mcg_fr2_cc {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x36>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sub1_scg_fr1_cc {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x37>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		sub1_scg_fr2_cc {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26b 0x38>;

			trips {

				thermal-engine-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		aoss-0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x00>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		cpuss-0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x01>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		cpuss-1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x02>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		cpu-1-0-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x03>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu3-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x26d>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu100_cdev {
					trip = <0x26d>;
					cooling-device = <0x26e 0x01 0x01>;
				};
			};
		};

		cpu-1-0-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x04>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu3-emerg1-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x26f>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu101_cdev {
					trip = <0x26f>;
					cooling-device = <0x26e 0x01 0x01>;
				};
			};
		};

		cpu-1-1-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x05>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu4-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x270>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu110_cdev {
					trip = <0x270>;
					cooling-device = <0x271 0x01 0x01>;
				};
			};
		};

		cpu-1-1-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x06>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu4-emerg1-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x272>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu111_cdev {
					trip = <0x272>;
					cooling-device = <0x271 0x01 0x01>;
				};
			};
		};

		cpu-1-2-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x07>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu5-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x273>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu120_cdev {
					trip = <0x273>;
					cooling-device = <0x274 0x01 0x01>;
				};
			};
		};

		cpu-1-2-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x08>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu5-emerg1-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x275>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu121_cdev {
					trip = <0x275>;
					cooling-device = <0x274 0x01 0x01>;
				};
			};
		};

		cpu-1-3-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x09>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu6-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x276>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu130_cdev {
					trip = <0x276>;
					cooling-device = <0x277 0x01 0x01>;
				};
			};
		};

		cpu-1-3-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x0a>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu6-emerg1-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x278>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu131_cdev {
					trip = <0x278>;
					cooling-device = <0x277 0x01 0x01>;
				};
			};
		};

		cpu-2-0-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x0b>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu7-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x279>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu200_cdev {
					trip = <0x279>;
					cooling-device = <0x27a 0x01 0x01>;
				};
			};
		};

		cpu-2-0-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x0c>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu7-emerg1-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x27b>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu201_cdev {
					trip = <0x27b>;
					cooling-device = <0x27a 0x01 0x01>;
				};
			};
		};

		cpu-2-0-2 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x26c 0x0d>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu7-emerg2-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x2710>;
					type = "passive";
					phandle = <0x27c>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu202_cdev {
					trip = <0x27c>;
					cooling-device = <0x27a 0x01 0x01>;
				};
			};
		};

		aoss-1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x00>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		cpu-0-0-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x01>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		cpu-0-1-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x02>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu1-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x1f40>;
					type = "passive";
					phandle = <0x27e>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu010_cdev {
					trip = <0x27e>;
					cooling-device = <0x27f 0x01 0x01>;
				};
			};
		};

		cpu-0-2-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x03>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				cpu2-emerg0-cfg {
					temperature = <0x1adb0>;
					hysteresis = <0x1f40>;
					type = "passive";
					phandle = <0x280>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				cpu020_cdev {
					trip = <0x280>;
					cooling-device = <0x281 0x01 0x01>;
				};
			};
		};

		nsphvx-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x04>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		nsphvx-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x05>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		nsphmx-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x06>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		nsphmx-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x07>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		gpuss-0 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x08>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				tj_cfg {
					temperature = <0x17318>;
					hysteresis = <0x1388>;
					type = "passive";
					phandle = <0x282>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				gpu0_cdev {
					trip = <0x282>;
					cooling-device = <0x26a 0x00 0xffffffff>;
				};
			};
		};

		gpuss-1 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x09>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				tj_cfg {
					temperature = <0x17318>;
					hysteresis = <0x1388>;
					type = "passive";
					phandle = <0x283>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				gpu1_cdev {
					trip = <0x283>;
					cooling-device = <0x26a 0x00 0xffffffff>;
				};
			};
		};

		gpuss-2 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x0a>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				tj_cfg {
					temperature = <0x17318>;
					hysteresis = <0x1388>;
					type = "passive";
					phandle = <0x284>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				gpu2_cdev {
					trip = <0x284>;
					cooling-device = <0x26a 0x00 0xffffffff>;
				};
			};
		};

		gpuss-3 {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x0b>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				tj_cfg {
					temperature = <0x17318>;
					hysteresis = <0x1388>;
					type = "passive";
					phandle = <0x285>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};

			cooling-maps {

				gpu3_cdev {
					trip = <0x285>;
					cooling-device = <0x26a 0x00 0xffffffff>;
				};
			};
		};

		video {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x0c>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		ddr {
			polling-delay-passive = <0x0a>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x0d>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		camera-0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x0e>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		camera-1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x27d 0x0f>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		aoss-2 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x286 0x00>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		mdmss-0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x286 0x01>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				mdmss0-config0 {
					temperature = <0x18e70>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x45b>;
				};

				mdmss0-config1 {
					temperature = <0x19a28>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x45c>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		mdmss-1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x286 0x02>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				mdmss1-config0 {
					temperature = <0x18e70>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x45d>;
				};

				mdmss1-config1 {
					temperature = <0x19a28>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x45e>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		mdmss-2 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x286 0x03>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				mdmss2-config0 {
					temperature = <0x18e70>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x45f>;
				};

				mdmss2-config1 {
					temperature = <0x19a28>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x460>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		mdmss-3 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x286 0x04>;

			trips {

				thermal-engine-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				thermal-hal-config {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				mdmss3-config0 {
					temperature = <0x18e70>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x461>;
				};

				mdmss3-config1 {
					temperature = <0x19a28>;
					hysteresis = <0xbb8>;
					type = "passive";
					phandle = <0x462>;
				};

				reset-mon-cfg {
					temperature = <0x1c138>;
					hysteresis = <0x1388>;
					type = "passive";
				};
			};
		};

		pmxr2230_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x536>;
			phandle = <0x58f>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x54c>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x590>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x591>;
				};
			};

			cooling-maps {

				pmxr2230_gpu {
					trip = <0x54c>;
					cooling-device = <0x26a 0x05 0xffffffff>;
				};
			};
		};

		pmxr2230-bcl-lvl0 {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x537 0x05>;

			trips {

				bcl-lvl0 {
					temperature = <0x01>;
					hysteresis = <0x01>;
					type = "passive";
					phandle = <0x547>;
				};
			};

			cooling-maps {

				vph_modem0 {
					trip = <0x547>;
					cooling-device = <0x43e 0x01 0x01>;
				};

				vph_cdsp0 {
					trip = <0x547>;
					cooling-device = <0x43c 0x02 0x02>;
				};

				vph_gpu0 {
					trip = <0x547>;
					cooling-device = <0x26a 0x02 0x02>;
				};
			};
		};

		pmxr2230-bcl-lvl1 {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x537 0x06>;

			trips {

				bcl-lvl1 {
					temperature = <0x01>;
					hysteresis = <0x01>;
					type = "passive";
					phandle = <0x548>;
				};
			};

			cooling-maps {

				vph_modem1 {
					trip = <0x548>;
					cooling-device = <0x43e 0x02 0x02>;
				};

				vph_cdsp1 {
					trip = <0x548>;
					cooling-device = <0x43c 0x04 0x04>;
				};

				vph_gpu1 {
					trip = <0x548>;
					cooling-device = <0x26a 0x03 0x03>;
				};
			};
		};

		pmxr2230-bcl-lvl2 {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x537 0x07>;

			trips {

				bcl-lvl2 {
					temperature = <0x01>;
					hysteresis = <0x01>;
					type = "passive";
					phandle = <0x549>;
				};
			};

			cooling-maps {

				vph_cdsp2 {
					trip = <0x549>;
					cooling-device = <0x43c 0x07 0x07>;
				};

				vph_gpu2 {
					trip = <0x549>;
					cooling-device = <0x26a 0x07 0x07>;
				};
			};
		};

		pm8550vs_c_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x538>;
			phandle = <0x59a>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x54a>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x59b>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x59c>;
				};
			};

			cooling-maps {

				pm8550vs_c_lte {
					trip = <0x54a>;
					cooling-device = <0x43f 0xff 0xff>;
				};

				pm8550vs_c_nr {
					trip = <0x54a>;
					cooling-device = <0x441 0xff 0xff>;
				};
			};
		};

		pm8550vs_d_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x539>;
			status = "disabled";
			phandle = <0x59d>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x59e>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x59f>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5a0>;
				};
			};
		};

		pm8550vs_e_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x53a>;
			status = "disabled";
			phandle = <0x5a1>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5a2>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5a3>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5a4>;
				};
			};
		};

		pm8550vs_g_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x53b>;
			status = "disabled";
			phandle = <0x5a5>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5a6>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5a7>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5a8>;
				};
			};
		};

		pm8550ve_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x53c>;
			phandle = <0x5aa>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x54b>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5ab>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5ac>;
				};
			};

			cooling-maps {

				pm8550ve_apc1 {
					trip = <0x54b>;
					cooling-device = <0x430 0x01 0x01>;
				};
			};
		};

		pmr735a_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x53d>;
			phandle = <0x5ae>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5af>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5b0>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5b1>;
				};
			};
		};

		pm8010m_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x53e>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
				};
			};
		};

		pm8010n_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x53f>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
				};
			};
		};

		xo-therm {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x44>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				display-test-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x54d>;
				};

				display-test-config2 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x54e>;
				};

				display-test-config3 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x54f>;
				};
			};

			cooling-maps {

				display_cdev1 {
					trip = <0x54d>;
					cooling-device = <0x458 0x01 0x01>;
				};

				display_cdev2 {
					trip = <0x54e>;
					cooling-device = <0x458 0x02 0x02>;
				};

				display_cdev3 {
					trip = <0x54f>;
					cooling-device = <0x458 0x03 0x03>;
				};
			};
		};

		pm7550ba_tz {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-governor = "step_wise";
			thermal-sensors = <0x556>;
			phandle = <0x5c1>;

			trips {

				trip0 {
					temperature = <0x17318>;
					hysteresis = <0x00>;
					type = "passive";
					phandle = <0x5c2>;
				};

				trip1 {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5c3>;
				};

				trip2 {
					temperature = <0x23668>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x5c4>;
				};
			};
		};

		pm7550ba-ibat-lvl0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x00>;

			trips {

				ibat-lvl0 {
					temperature = <0x1b58>;
					hysteresis = <0xc8>;
					type = "passive";
					phandle = <0x5c5>;
				};
			};
		};

		pm7550ba-ibat-lvl1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x01>;

			trips {

				ibat-lvl1 {
					temperature = <0x2328>;
					hysteresis = <0xc8>;
					type = "passive";
					phandle = <0x5c6>;
				};
			};
		};

		pm7550ba-bcl-lvl0 {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x05>;

			trips {

				thermal-engine-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				thermal-hal-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				b-bcl-lvl0 {
					temperature = <0x01>;
					hysteresis = <0x01>;
					type = "passive";
					phandle = <0x559>;
				};
			};

			cooling-maps {

				lbat_modem0 {
					trip = <0x559>;
					cooling-device = <0x43e 0x01 0x01>;
				};

				lbat_cdsp0 {
					trip = <0x559>;
					cooling-device = <0x43c 0x02 0x02>;
				};

				lbat_gpu0 {
					trip = <0x559>;
					cooling-device = <0x26a 0x02 0x02>;
				};
			};
		};

		pm7550ba-bcl-lvl1 {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x06>;

			trips {

				thermal-engine-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				thermal-hal-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				b-bcl-lvl1 {
					temperature = <0x01>;
					hysteresis = <0x01>;
					type = "passive";
					phandle = <0x55a>;
				};
			};

			cooling-maps {

				lbat_modem1 {
					trip = <0x55a>;
					cooling-device = <0x43e 0x02 0x02>;
				};

				lbat_cdsp1 {
					trip = <0x55a>;
					cooling-device = <0x43c 0x04 0x04>;
				};

				lbat_gpu1 {
					trip = <0x55a>;
					cooling-device = <0x26a 0x03 0x03>;
				};
			};
		};

		pm7550ba-bcl-lvl2 {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x07>;

			trips {

				thermal-engine-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				thermal-hal-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				b-bcl-lvl2 {
					temperature = <0x01>;
					hysteresis = <0x01>;
					type = "passive";
					phandle = <0x55b>;
				};
			};

			cooling-maps {

				lbat_cdsp2 {
					trip = <0x55b>;
					cooling-device = <0x43c 0x07 0x07>;
				};

				lbat_gpu2 {
					trip = <0x55b>;
					cooling-device = <0x26a 0x07 0x07>;
				};
			};
		};

		socd {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0x558>;

			trips {

				thermal-engine-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};

				thermal-hal-trip {
					temperature = <0x64>;
					hysteresis = <0x00>;
					type = "passive";
				};
			};
		};

		pm7550ba-2s-ibat-0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x08>;

			trips {

				ibat-2s-lvl0 {
					temperature = <0x1388>;
					hysteresis = <0xc8>;
					type = "passive";
					phandle = <0x5c8>;
				};
			};
		};

		pm7550ba-2s-ibat-1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x557 0x09>;

			trips {

				ibat-2s-lvl1 {
					temperature = <0x1b58>;
					hysteresis = <0xc8>;
					type = "passive";
					phandle = <0x5c9>;
				};
			};
		};

		cpu_therm {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x145>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		quiet_therm {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x147>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		pa_therm1 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x146>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		pa_therm0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x144>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		flash_therm {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x148>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		wifi_therm {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x74c>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		charger_therm0 {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x749>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};

		conn_therm {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0x532 0x747>;

			trips {

				active-config0 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};

				active-config1 {
					temperature = <0x1e848>;
					hysteresis = <0x3e8>;
					type = "passive";
				};
			};
		};
	};

	__symbols__ {
		qcom_qbt = "/soc/qcom,qbt_handler";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		pineapple_snd = "/soc/spf_core_platform/sound";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000/wsa_swr_master";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000/rx_swr_master";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@6AE0000";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@6D44000/va_swr_master";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@6D44000";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@6E80000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		spf_core_platform = "/soc/spf_core_platform";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		stub_codec = "/soc/qcom,msm-stub-codec";
		ipclite_cam = "/soc/ipclite/cam";
		ipclite_cvp = "/soc/ipclite/cvp";
		ipclite_cdsp = "/soc/ipclite/cdsp";
		ipclite_apss = "/soc/ipclite/apss";
		ipcc_compute_l0 = "/soc/qcom,ipcc_compute_l0@443000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		non_secure_cb_group = "/soc/qcom,cvp@ab00000/cvp_non_secure_cb_group";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		slimbus = "/soc/slim@6C40000/ngd@1/btfmslim-driver";
		bluetooth = "/soc/bt_wcn6750";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		cam_jpeg_dma0 = "/soc/qcom,jpegdma0@ac2b000";
		cam_jpeg_enc0 = "/soc/qcom,jpegenc0@ac2a000";
		cre = "/soc/qcom,cre@acfc000";
		cam_bps = "/soc/qcom,bps@ac2c000";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cam_icp = "/soc/qcom,icp@ac00000";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1@accf000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@accf000";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0@acca000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acca000";
		cam_vfe2 = "/soc/qcom,ife2@ac80000";
		cam_csid2 = "/soc/qcom,csid2@acbb000";
		cam_vfe1 = "/soc/qcom,ife1@ac71000";
		cam_csid1 = "/soc/qcom,csid1@acb9000";
		cam_vfe0 = "/soc/qcom,ife0@ac62000";
		cam_csid0 = "/soc/qcom,csid0@acb7000";
		cam_sfe1 = "/soc/qcom,sfe1@aca6000";
		cam_sfe0 = "/soc/qcom,sfe0@ac9e000";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		rt_cdm4_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm4-all-rd";
		rt_cdm3_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm3-all-rd";
		rt_cdm2_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm2-all-rd";
		rt_cdm1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm1-all-rd";
		rt_cdm0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm0-all-rd";
		ipe0_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-dma0-all-rd";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-enc0-all-rd";
		bps0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		cre0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		cre0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-wr";
		bps0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ipe0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		sfe1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-rd";
		sfe0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-rd";
		ife2_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-stats-wr";
		ife1_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-stats-wr";
		ife0_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-stats-wr";
		ife3_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife3-rdi-stats-pixel-raw-wr";
		ife4_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife4-rdi-stats-pixel-raw-wr";
		ife2_pdaf_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-pdaf-linear-wr";
		ife1_pdaf_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-pdaf-linear-wr";
		ife0_pdaf_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-pdaf-linear-wr";
		sfe1_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-wr";
		sfe0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-wr";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife2_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-ubwc-wr";
		ife1_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-ubwc-wr";
		ife0_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-ubwc-wr";
		level1_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-rd";
		level1_nrt1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt1-rd";
		level1_nrt3_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt3-rd";
		level1_nrt1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt1-wr";
		level1_nrt2_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt2-wr";
		level1_rt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-rd";
		level1_rt4_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt4-wr1";
		level1_rt3_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt3-wr";
		level1_rt2_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt2-wr";
		level1_rt1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt1-wr";
		level2_icp_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-icp-rd";
		level2_nrt_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-rd";
		level2_nrt_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-wr";
		level2_rt_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-rd";
		level2_rt_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-wr";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_rt_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum";
		cre_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cre/iova-mem-map";
		rt_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cdm/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_standard_mode";
		cam_cci1 = "/soc/qcom,cci1@ac16000";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_standard_mode";
		cam_cci0 = "/soc/qcom,cci0@ac15000";
		cam_csiphy_tpg15 = "/soc/qcom,tpg15@acf8000";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@acf7000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@acf6000";
		cam_csiphy4 = "/soc/qcom,csiphy4@acec000";
		cam_csiphy3 = "/soc/qcom,csiphy3@acea000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ace8000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ace6000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ace4000";
		cam_sensor_ponv_front_suspend = "/soc/pinctrl@f000000/cam_sensor_ponv_front_suspend";
		cam_sensor_ponv_front_active = "/soc/pinctrl@f000000/cam_sensor_ponv_front_active";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cci_i2c_scl3_suspend = "/soc/pinctrl@f000000/cci_i2c_scl3_suspend";
		cci_i2c_scl3_active = "/soc/pinctrl@f000000/cci_i2c_scl3_active";
		cci_i2c_sda3_suspend = "/soc/pinctrl@f000000/cci_i2c_sda3_suspend";
		cci_i2c_sda3_active = "/soc/pinctrl@f000000/cci_i2c_sda3_active";
		cci_i2c_scl2_suspend = "/soc/pinctrl@f000000/cci_i2c_scl2_suspend";
		cci_i2c_scl2_active = "/soc/pinctrl@f000000/cci_i2c_scl2_active";
		cci_i2c_sda2_suspend = "/soc/pinctrl@f000000/cci_i2c_sda2_suspend";
		cci_i2c_sda2_active = "/soc/pinctrl@f000000/cci_i2c_sda2_active";
		cci_i2c_scl1_suspend = "/soc/pinctrl@f000000/cci_i2c_scl1_suspend";
		cci_i2c_scl1_active = "/soc/pinctrl@f000000/cci_i2c_scl1_active";
		cci_i2c_sda1_suspend = "/soc/pinctrl@f000000/cci_i2c_sda1_suspend";
		cci_i2c_sda1_active = "/soc/pinctrl@f000000/cci_i2c_sda1_active";
		cci_i2c_scl0_suspend = "/soc/pinctrl@f000000/cci_i2c_scl0_suspend";
		cci_i2c_scl0_active = "/soc/pinctrl@f000000/cci_i2c_scl0_active";
		cci_i2c_sda0_suspend = "/soc/pinctrl@f000000/cci_i2c_sda0_suspend";
		cci_i2c_sda0_active = "/soc/pinctrl@f000000/cci_i2c_sda0_active";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_dp = "/soc/qcom,dp_display@ae154000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		ext_disp = "/soc/qcom,msm-ext-disp";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae97500";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae95500";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		msm_mmrm = "/soc/qcom,mmrm";
		msm_mmrm_test = "/soc/qcom,mmrm-test";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		funnel_gfx_in_cx_dbgc = "/soc/funnel@10963000/in-ports/port@1/endpoint";
		funnel_gfx_in_gx_dbgc = "/soc/funnel@10963000/in-ports/port@0/endpoint";
		gx_dbgc_out_funnel_gfx = "/soc/qcom,gpu-coresight-gx/out-ports/port/endpoint";
		coresight_gx_dgbc = "/soc/qcom,gpu-coresight-gx";
		cx_dbgc_out_funnel_gfx = "/soc/qcom,gpu-coresight-cx/out-ports/port/endpoint";
		coresight_cx_dgbc = "/soc/qcom,gpu-coresight-cx";
		gmu = "/soc/qcom,gmu@3d69000";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		dump_mem = "/reserved-memory/mem_dump_region";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		system_cma = "/reserved-memory/linux,cma";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		cdsp_secure_heap_cma = "/reserved-memory/secure_cdsp_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		kinfo_mem = "/reserved-memory/debug_kinfo_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		ramoops_mem = "/reserved-memory/ramoops_region";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		gunyah_hyp_mem = "/reserved-memory/gunyah_hyp_region@80000000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@80e00000";
		tags_mem = "/reserved-memory/tags_region@81200000";
		dump_display_mem = "/reserved-memory/dump_display_region@816e0000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@81a00000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@84a00000";
		aop_image_mem = "/reserved-memory/aop_image_region@81c00000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@81c60000";
		aop_config_mem = "/reserved-memory/aop_config_region@81c80000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@81ca0000";
		tme_log_mem = "/reserved-memory/tme_log_region@81ce0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@81ce4000";
		chipinfo_mem = "/reserved-memory/chipinfo_region@81cf4000";
		secdata_apss_mem = "/reserved-memory/secdata_apss_region@81cff000";
		smem_mem = "/reserved-memory/smem_region@81d00000";
		adsp_mhi_mem = "/reserved-memory/adsp_mhi_region@81f00000";
		pvm_fw_mem = "/reserved-memory/pvm_fw_region@824a0000";
		hyp_mem_database_mem = "/reserved-memory/hyp_mem_database_region@825a0000";
		global_sync_mem = "/reserved-memory/global_sync_region@82600000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@82700000";
		qdss_apps_mem = "/reserved-memory/qdss_apps_region@82800000";
		dsm_partition_1_mem = "/reserved-memory/dsm_partition_1_region@86b00000";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		q6_mpss_dtb_mem = "/reserved-memory/q6_mpss_dtb_region@98900000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@98980000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@98990000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@9899a000";
		video_mem = "/reserved-memory/video_region@9899c000";
		cvp_mem = "/reserved-memory/cvp_region@9919c000";
		cdsp_mem = "/reserved-memory/cdsp_region@99900000";
		q6_cdsp_dtb_mem = "/reserved-memory/q6_cdsp_dtb_region@9ad00000";
		camera_mem = "/reserved-memory/camera_region@9b300000";
		wpss_mem = "/reserved-memory/wpss_region@9bb00000";
		adspslpi_mem = "/reserved-memory/adspslpi_region@9d400000";
		q6_adsp_dtb_mem = "/reserved-memory/q6_adsp_dtb_region@a0c00000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@a6400000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@d8000000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@d8040000";
		reserved_mem = "/reserved-memory/reserved_region@d8200000";
		qtee_mem = "/reserved-memory/qtee_region@d82e0000";
		tatags_mem = "/reserved-memory/tatags_region@d8800000";
		dare_tz_res_mem = "/reserved-memory/reserved_region@e1bb0000";
		vm_comm_mem = "/reserved-memory/vm_comm_mem_region";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@f3800000";
		oem_vm_mem = "/reserved-memory/oem_vm_region@f7c00000";
		llcc_lpi_mem = "/reserved-memory/llcc_lpi_region@ff800000";
		firmware = "/firmware";
		aliases = "/aliases";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		SILVER_OFF = "/idle-states/silver-c3";
		SILVER_RAIL_OFF = "/idle-states/silver-cluster0-c4";
		GOLD_OFF = "/idle-states/gold-c3";
		GOLD_RAIL_OFF = "/idle-states/gold-cluster1-c4";
		GOLD_PLUS_OFF = "/idle-states/gold-plus-c3";
		GOLD_PLUS_RAIL_OFF = "/idle-states/gold-plus-cluster3-c4";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		CX_RET = "/idle-states/cx-ret";
		APSS_OFF = "/idle-states/cluster-e3";
		soc = "/soc";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@109a0000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@109a0000/out-ports/port/endpoint";
		tpdm_wpss1 = "/soc/tpdm@109a1000";
		tpdm_wpss_1_out_funnel_wpss = "/soc/tpdm@109a1000/out-ports/port/endpoint";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		tpdm_ddr_lpi = "/soc/tpdm@10b30000";
		tpdm_ddr_lpi_out_funnel_ddr_lpi = "/soc/tpdm@10b30000/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@10b46000";
		tpdm_lpass_lpi_out_funnel_lpass_lpi_1 = "/soc/tpdm@10b46000/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi_1 = "/soc/lpass_stm/out-ports/port/endpoint";
		funnel_lpass_lpi_1 = "/soc/funnel@10b50000";
		funnel_lpass_lpi_1_in_lpass_stm = "/soc/funnel@10b50000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_1_in_tpdm_lpass_lpi = "/soc/funnel@10b50000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_1_out_funnel_lpass_lpi_0 = "/soc/funnel@10b50000/out-ports/port/endpoint";
		funnel_lpass_lpi_0 = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_0_in_funnel_lpass_lpi_1 = "/soc/funnel@10b44000/in-ports/port@7/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		tpdm_swao_prio0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio0_out_tpda_aoss = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio1_out_tpda_aoss = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio2_out_tpda_aoss = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio3_out_tpda_aoss = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_swao = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_ddr_ch02 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@10d30000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@10d30000/out-ports/port/endpoint";
		tpdm_ddr0 = "/soc/tpdm@10d00000";
		tpdm_ddr0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_ddr1 = "/soc/tpdm@10d01000";
		tpdm_ddr1_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_tpda_dlmm = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_dlmm_dsb = "/soc/tpdm@10c08000";
		tpdm_dlmm_dsb_out_tpda_dlmm = "/soc/tpdm@10c08000/out-ports/port/endpoint";
		tpdm_dlmm_cmb = "/soc/tpdm@10c09000";
		tpdm_dlmm_cmb_out_tpda_dlmm = "/soc/tpdm@10c09000/out-ports/port/endpoint";
		tpdm_rdpm0 = "/soc/tpdm@10c38000";
		tpdm_rdpm0_out_funnel_dl_west = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_rdpm1 = "/soc/tpdm@10c39000";
		tpdm_rdpm1_out_funnel_dl_west = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		tpdm_rdpm2 = "/soc/tpdm@10c3a000";
		tpdm_rdpm2_out_funnel_dl_west = "/soc/tpdm@10c3a000/out-ports/port/endpoint";
		tpdm_gfx = "/soc/tpdm@10900000";
		tpdm_gfx_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_21 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_22 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_23 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_24 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_26 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_dl_ct = "/soc/tpdm@10c28000";
		tpdm_dl_ct_out_tpda_dl_center_29 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_30 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		tpdm_ddrss_llcc0 = "/soc/tpdm@10d40000";
		tpdm_ddrss_llcc0_out_tpda_ddr = "/soc/tpdm@10d40000/out-ports/port/endpoint";
		tpdm_ddrss_llcc1 = "/soc/tpdm@10d41000";
		tpdm_ddrss_llcc1_out_tpda_ddr = "/soc/tpdm@10d41000/out-ports/port/endpoint";
		tpdm_ddrss_llcc2 = "/soc/tpdm@10d42000";
		tpdm_ddrss_llcc2_out_tpda_ddr = "/soc/tpdm@10d42000/out-ports/port/endpoint";
		tpdm_ddrss_llcc3 = "/soc/tpdm@10d43000";
		tpdm_ddrss_llcc3_out_tpda_ddr = "/soc/tpdm@10d43000/out-ports/port/endpoint";
		tpdm_titan = "/soc/tpdm@10c16000";
		tpdm_titan_out_tpda_titan = "/soc/tpdm@10c16000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess0 = "/soc/tpdm@10cc0000";
		tpdm_tmess0_out_tpda_tmess = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess1 = "/soc/tpdm@10cc1000";
		tpdm_tmess1_out_tpda_tmess = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm@10981000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@10981000/out-ports/port/endpoint";
		tpdm_sdcc2 = "/soc/tpdm@10c20000";
		tpdm_sdcc2_out_tpda_dl_north = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_dl_north_dsb = "/soc/tpdm@10ac0000";
		tpdm_dl_north_dsb_out_tpda_dl_north = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_dl_north_cmb = "/soc/tpdm@10ac1000";
		tpdm_dl_north_cmb_out_tpda_dl_north = "/soc/tpdm@10ac1000/out-ports/port/endpoint";
		tpdm_ufs = "/soc/tpdm@10c23000";
		tpdm_ufs_out_tpda_dl_north = "/soc/tpdm@10c23000/out-ports/port/endpoint";
		tpdm_dl_south_dsb = "/soc/tpdm@109c0000";
		tpdm_dl_south_dsb_out_tpda_dl_south = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dl_south_cmb = "/soc/tpdm@109c1000";
		tpdm_dl_south_cmb_out_tpda_dl_south = "/soc/tpdm@109c1000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_llm_ext = "/soc/tpdm@138c0000";
		tpdm_llm_ext_out_tpda_apss = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_apss0 = "/soc/tpdm@13860000";
		tpdm_apss_0_out_tpda_apss = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_apss2 = "/soc/tpdm@13862000";
		tpdm_apss2_out_tpda_apss = "/soc/tpdm@13862000/out-ports/port/endpoint";
		tpdm_modem0 = "/soc/tpdm@10800000";
		tpdm_modem0_out_tpda_modem = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem1 = "/soc/tpdm@10801000";
		tpdm_modem1_out_tpda_modem = "/soc/tpdm@10801000/out-ports/port/endpoint";
		tpdm_modem_rscc = "/soc/tpdm@1080d000";
		tpdm_modem_rscc_out_funnel_modem_q6 = "/soc/tpdm@1080d000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@10ac3000";
		tpda_dl_north_in_tpdm_ufs = "/soc/tpda@10ac3000/in-ports/port@1/endpoint";
		tpda_dl_north_in_tpdm_sdcc2 = "/soc/tpda@10ac3000/in-ports/port@2/endpoint";
		tpda_dl_north_in_tpdm_dl_north_dsb = "/soc/tpda@10ac3000/in-ports/port@3/endpoint";
		tpda_dl_north_in_tpdm_dl_north_cmb = "/soc/tpda@10ac3000/in-ports/port@4/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac3000/out-ports/port@0/endpoint";
		funnel_dl_north = "/soc/funnel@10ac4000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac4000/in-ports/port@0/endpoint";
		funnel_dl_north_out_funnel_dlmm = "/soc/funnel@10ac4000/out-ports/port@0/endpoint";
		funnel_ddr_lpi = "/soc/funnel@10b33000";
		funnel_ddr_lpi_in_tpdm_ddr_lpi = "/soc/funnel@10b33000/in-ports/port@0/endpoint";
		funnel_ddr_out_funnel_aoss = "/soc/funnel@10b33000/out-ports/port@0/endpoint";
		funnel_gfx = "/soc/funnel@10963000";
		funnel_gfx_out_funnel_gfx_dl = "/soc/funnel@10963000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gfx = "/soc/funnel@10902000/in-ports/port@0/endpoint";
		funnel_gfx_dl_in_funnel_gfx = "/soc/funnel@10902000/in-ports/port@1/endpoint";
		funnel_gfx_dl_out_tpda_dl_center_19 = "/soc/funnel@10902000/out-ports/port@0/endpoint";
		funnel_gfx_dl_out_funnel_dl_center = "/soc/funnel@10902000/out-ports/port@1/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port@0/endpoint";
		funnel_video_out_tpda_dlmm = "/soc/funnel@10832000/out-ports/port@0/endpoint";
		tpda_titan = "/soc/tpda@10c17000";
		tpda_titan_in_tpdm_titan = "/soc/tpda@10c17000/in-ports/port@0/endpoint";
		tpda_titan_out_funnel_titan = "/soc/tpda@10c17000/out-ports/port@0/endpoint";
		funnel_titan = "/soc/funnel@10c14000";
		funnel_titan_in_tpda_titan = "/soc/funnel@10c14000/in-ports/port@2/endpoint";
		funnel_titan_out_funnel_dlmm = "/soc/funnel@10c14000/out-ports/port@0/endpoint";
		tpda_tmess = "/soc/tpda@10cc4000";
		tpda_tmess_in_tpdm_tmess_prng = "/soc/tpda@10cc4000/in-ports/port@0/endpoint";
		tpda_tmess_in_tpdm_tmess0 = "/soc/tpda@10cc4000/in-ports/port@1/endpoint";
		tpda_tmess_in_tpdm_tmess1 = "/soc/tpda@10cc4000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc4000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc5000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc5000/in-ports/port@0/endpoint";
		funnel_tmess_out_funnel_in1 = "/soc/funnel@10cc5000/out-ports/port@0/endpoint";
		tpda_dlmm = "/soc/tpda@10c0b000";
		tpda_dlmm_in_tpdm_mdss = "/soc/tpda@10c0b000/in-ports/port@5/endpoint";
		tpda_dlmm_in_funnel_video = "/soc/tpda@10c0b000/in-ports/port@9/endpoint";
		tpda_dlmm_in_tpdm_dlmm_dsb = "/soc/tpda@10c0b000/in-ports/port@26/endpoint";
		tpda_dlmm_in_tpdm_dlmm_cmb = "/soc/tpda@10c0b000/in-ports/port@27/endpoint";
		tpda_dlmm_out_funnel_dlmm = "/soc/tpda@10c0b000/out-ports/port/endpoint";
		funnel_dlmm = "/soc/funnel@10c0c000";
		funnel_dlmm_in_tpda_dlmm = "/soc/funnel@10c0c000/in-ports/port@0/endpoint";
		funnel_dlmm_in_funnel_titan = "/soc/funnel@10c0c000/in-ports/port@2/endpoint";
		funnel_dlmm_in_funnel_dl_north = "/soc/funnel@10c0c000/in-ports/port@6/endpoint";
		funnel_dlmm_out_funnel_dl_center = "/soc/funnel@10c0c000/out-ports/port@0/endpoint";
		funnel_wpss = "/soc/funnel@109a3000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@109a3000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss_1 = "/soc/funnel@109a3000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@109a3000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl_center1_5 = "/soc/funnel@109a3000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl_center1_6 = "/soc/funnel@109a3000/out-ports/port@1/endpoint";
		funnel_wpss_out_funnel_dl_center1 = "/soc/funnel@109a3000/out-ports/port@2/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port@0/endpoint";
		funnel_lpass_out_tpda_dl_center = "/soc/funnel@10846000/out-ports/port@0/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@10d22000";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@10d22000/in-ports/port@0/endpoint";
		funnel_ddr_ch02_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port@0/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@10d32000";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@10d32000/in-ports/port@0/endpoint";
		funnel_ddr_ch13_out_funnel_ddr_dl0 = "/soc/funnel@10d32000/out-ports/port@0/endpoint";
		tpda_llcc = "/soc/tpda@10d09000";
		tpda_ddr_in_tpdm_ddrss_llcc0 = "/soc/tpda@10d09000/in-ports/port@0/endpoint";
		tpda_ddr_in_tpdm_ddrss_llcc1 = "/soc/tpda@10d09000/in-ports/port@1/endpoint";
		tpda_ddr_in_tpdm_ddrss_llcc2 = "/soc/tpda@10d09000/in-ports/port@2/endpoint";
		tpda_ddr_in_tpdm_ddrss_llcc3 = "/soc/tpda@10d09000/in-ports/port@3/endpoint";
		tpda_ddr_out_funnel_ddr_dl1 = "/soc/tpda@10d09000/out-ports/port@0/endpoint";
		gladiator = "/soc/gladiator";
		gladiator_out_funnel_ddr_dl1 = "/soc/gladiator/out-ports/port/endpoint";
		funnel_ddr_dl1 = "/soc/funnel@10d0a000";
		funnel_ddr_dl1_in_tpda_ddr = "/soc/funnel@10d0a000/in-ports/port@0/endpoint";
		funnel_ddr_dl1_in_gladiator = "/soc/funnel@10d0a000/in-ports/port@3/endpoint";
		funnel_ddr_dl1_out_funnel_ddr_dl0 = "/soc/funnel@10d0a000/out-ports/port@0/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d03000";
		funnel_ddr_dl0_in_funnel_ddr_ch02 = "/soc/funnel@10d03000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_ch13 = "/soc/funnel@10d03000/in-ports/port@1/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr0 = "/soc/funnel@10d03000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr1 = "/soc/funnel@10d03000/in-ports/port@3/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_dl1 = "/soc/funnel@10d03000/in-ports/port@4/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_4 = "/soc/funnel@10d03000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_5 = "/soc/funnel@10d03000/out-ports/port@1/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_6 = "/soc/funnel@10d03000/out-ports/port@2/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_7 = "/soc/funnel@10d03000/out-ports/port@3/endpoint";
		funnel_ddr_dl0_out_funnel_dl_center = "/soc/funnel@10d03000/out-ports/port@4/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		tpdm_dlct1_dsb = "/soc/tpdm@109b0000";
		tpdm_dlct1_dsb_out_tpda_dl_center1 = "/soc/tpdm@109b0000/out-ports/port/endpoint";
		tpdm_dlct1_cmb = "/soc/tpdm@109b1000";
		tpdm_dlct1_cmb_out_tpda_dl_center1 = "/soc/tpdm@109b1000/out-ports/port/endpoint";
		funnel_turing_dup = "/soc/funnel@10984000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10984000/in-ports/port@4/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10984000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10983000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10983000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10983000/in-ports/port@1/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10983000/in-ports/port@5/endpoint";
		funnel_turing_out_tpda_dl_center1_15 = "/soc/funnel@10983000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center1_16 = "/soc/funnel@10983000/out-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl_center1 = "/soc/funnel@10983000/out-ports/port@2/endpoint";
		tpda_dl_center1 = "/soc/tpda@109b3000";
		tpda_dl_center1_5_in_funnel_wpss = "/soc/tpda@109b3000/in-ports/port@5/endpoint";
		tpda_dl_center1_6_in_funnel_wpss = "/soc/tpda@109b3000/in-ports/port@6/endpoint";
		tpda_dl_center1_15_in_funnel_turing = "/soc/tpda@109b3000/in-ports/port@15/endpoint";
		tpda_dl_center1_16_in_funnel_turing = "/soc/tpda@109b3000/in-ports/port@16/endpoint";
		tpda_dl_center1_in_tpdm_dlct1_dsb = "/soc/tpda@109b3000/in-ports/port@26/endpoint";
		tpda_dl_center1_in_tpdm_dlct1_cmb = "/soc/tpda@109b3000/in-ports/port@27/endpoint";
		tpda_dl_center1_out_funnel_dl_center1 = "/soc/tpda@109b3000/out-ports/port@0/endpoint";
		funnel_dl_center1 = "/soc/funnel@109b4000";
		funnel_dl_center1_in_tpda_dl_center1 = "/soc/funnel@109b4000/in-ports/port@0/endpoint";
		funnel_dl_center1_in_funnel_wpss = "/soc/funnel@109b4000/in-ports/port@4/endpoint";
		funnel_dl_center1_in_funnel_turing = "/soc/funnel@109b4000/in-ports/port@6/endpoint";
		funnel_dl_center1_in_funnel_dl_center = "/soc/funnel@109b4000/in-ports/port@7/endpoint";
		funnel_dl_center1_out_funnel_in1 = "/soc/funnel@109b4000/out-ports/port@0/endpoint";
		funnel_dl_west = "/soc/funnel@10c3b000";
		funnel_dl_west_in_tpdm_rdpm0 = "/soc/funnel@10c3b000/in-ports/port@2/endpoint";
		funnel_dl_west_in_tpdm_rdpm1 = "/soc/funnel@10c3b000/in-ports/port@3/endpoint";
		funnel_dl_west_in_tpdm_rdpm2 = "/soc/funnel@10c3b000/in-ports/port@4/endpoint";
		funnel_dl_west_out_tpda_dl_center_13 = "/soc/funnel@10c3b000/out-ports/port@3/endpoint";
		funnel_dl_west_out_tpda_dl_center_14 = "/soc/funnel@10c3b000/out-ports/port@4/endpoint";
		funnel_dl_west_out_tpda_dl_center_15 = "/soc/funnel@10c3b000/out-ports/port@5/endpoint";
		tpda_dl_south = "/soc/tpda@109c3000";
		tpda_dl_south_in_tpdm_dl_south_dsb = "/soc/tpda@109c3000/in-ports/port@3/endpoint";
		tpda_dl_south_in_tpdm_dl_south_cmb = "/soc/tpda@109c3000/in-ports/port@4/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@109c3000/out-ports/port@0/endpoint";
		funnel_dl_south = "/soc/funnel@109c4000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@109c4000/in-ports/port@0/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@109c4000/out-ports/port@0/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_in_tpdm_modem0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem_dl = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080f000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080f000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080f000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_in_tpdm_modem_rscc = "/soc/funnel@1080c000/in-ports/port@3/endpoint";
		funnel_modem_q6_out_funnel_modem_dl = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem_dl = "/soc/funnel@10804000";
		funnel_modem_dl_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_dl_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_dl_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13864000";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@13864000/in-ports/port@0/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@13864000/in-ports/port@1/endpoint";
		tpda_apss_in_tpdm_llm_ext = "/soc/tpda@13864000/in-ports/port@2/endpoint";
		tpda_apss_in_tpdm_apss_0 = "/soc/tpda@13864000/in-ports/port@6/endpoint";
		tpda_apss_in_tpdm_apss2 = "/soc/tpda@13864000/in-ports/port@8/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13864000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@3/endpoint";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_out_funnel_in1 = "/soc/funnel@13810000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2c000";
		tpda_dl_center_in_funnel_lpass = "/soc/tpda@10c2c000/in-ports/port@0/endpoint";
		tpda_dl_center_4_in_funnel_ddr_dl0 = "/soc/tpda@10c2c000/in-ports/port@4/endpoint";
		tpda_dl_center_5_in_funnel_ddr_dl0 = "/soc/tpda@10c2c000/in-ports/port@5/endpoint";
		tpda_dl_center_6_in_funnel_ddr_dl0 = "/soc/tpda@10c2c000/in-ports/port@6/endpoint";
		tpda_dl_center_7_in_funnel_ddr_dl0 = "/soc/tpda@10c2c000/in-ports/port@7/endpoint";
		tpda_dl_center_13_in_funnel_dl_west = "/soc/tpda@10c2c000/in-ports/port@13/endpoint";
		tpda_dl_center_14_in_funnel_dl_west = "/soc/tpda@10c2c000/in-ports/port@14/endpoint";
		tpda_dl_center_15_in_funnel_dl_west = "/soc/tpda@10c2c000/in-ports/port@15/endpoint";
		tpda_dl_center_19_in_funnel_gfx_dl = "/soc/tpda@10c2c000/in-ports/port@19/endpoint";
		tpda_dl_center_21_in_tpdm_prng = "/soc/tpda@10c2c000/in-ports/port@21/endpoint";
		tpda_dl_center_22_in_tpdm_qm = "/soc/tpda@10c2c000/in-ports/port@22/endpoint";
		tpda_dl_center_23_in_tpdm_gcc = "/soc/tpda@10c2c000/in-ports/port@23/endpoint";
		tpda_dl_center_24_in_tpdm_vsense = "/soc/tpda@10c2c000/in-ports/port@24/endpoint";
		tpda_dl_center_26_in_tpdm_ipa = "/soc/tpda@10c2c000/in-ports/port@26/endpoint";
		tpda_dl_center_29_in_tpdm_dl_ct = "/soc/tpda@10c2c000/in-ports/port@29/endpoint";
		tpda_dl_center_30_in_tpdm_ipcc = "/soc/tpda@10c2c000/in-ports/port@30/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2c000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@10c2d000";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2d000/in-ports/port@0/endpoint";
		funnel_dl_center_in_funnel_ddr_dl0 = "/soc/funnel@10c2d000/in-ports/port@2/endpoint";
		funnel_dl_center_in_funnel_gfx_dl = "/soc/funnel@10c2d000/in-ports/port@5/endpoint";
		funnel_dl_center_in_funnel_dlmm = "/soc/funnel@10c2d000/in-ports/port@7/endpoint";
		funnel_dl_center_out_funnel_dl_center1 = "/soc/funnel@10c2d000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_qdss = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_in_tpdm_swao_prio0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_in_tpdm_swao_prio1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_in_tpdm_swao_prio2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_in_tpdm_swao_prio3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_ddr = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_replicator_dummy = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		replicator_dummy_in_replicator_etr = "/soc/dummy_replicator/in-ports/port/endpoint";
		replicator_dummy_out_tmc_modem = "/soc/dummy_replicator/out-ports/port@0/endpoint";
		replicator_dummy_out_tmc_etr1 = "/soc/dummy_replicator/out-ports/port@1/endpoint";
		tmc_modem = "/soc/tmc_modem";
		tmc_modem_in_replicator_dummy = "/soc/tmc_modem/in-ports/port/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_dummy = "/soc/tmc@1004f000/in-ports/port/endpoint";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_dl_center1 = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@10042000/in-ports/port@7/endpoint";
		funnel_in1_in_funnel_tmess = "/soc/funnel@10042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_apss = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_modem_dl = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		qdss_cti = "/soc/cti@10010000";
		cti0 = "/soc/cti@10c2a000";
		dlmm_cti0 = "/soc/cti@10c0a000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d08000";
		ddr_ch02_dl_cti_0 = "/soc/cti@10d21000";
		ddr_ch13_dl_cti_0 = "/soc/cti@10d31000";
		ddrss_shrm2 = "/soc/cti@10d11000";
		ddr_dl2_lpi = "/soc/cti@10b31000";
		lpass_dl_cti = "/soc/cti@10845000";
		lpass_lpi_cti1 = "/soc/cti@10b41000";
		lpass_lpi_cti3 = "/soc/cti@10b51000";
		lpass_ssc_sdc = "/soc/cti@10b42000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		apss_cti0 = "/soc/cti@138e0000";
		apss_cti1 = "/soc/cti@138f0000";
		apss_cti2 = "/soc/cti@13900000";
		riscv_cti = "/soc/cti@1382b000";
		riscv_sifive_cti = "/soc/cti@1382e000";
		apss_atb_cti = "/soc/cti@13863000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		gpu_dl = "/soc/cti@10901000";
		iris_dl_cti = "/soc/cti@10831000";
		mdss_dl_cti = "/soc/cti@10c61000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		camera_dl = "/soc/cti@10c15000";
		swao_cti = "/soc/cti@10b00000";
		aop_rvss = "/soc/cti@10b21000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		modem_tp_cti = "/soc/cti@10802000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cpu = "/soc/cti@10cd1000";
		ipcb_tgu = "/soc/tgu@10b0e000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		dcc = "/soc/dcc_v2@100ff000";
		slimbam = "/soc/bamdma@6C04000";
		slim_msm = "/soc/slim@6C40000";
		intc = "/soc/interrupt-controller@17100000";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@17420000";
		apps_rsc = "/soc/rsc@17a00000";
		apps_rsc_drv2 = "/soc/rsc@17a00000/drv@2";
		apps_bcm_voter = "/soc/rsc@17a00000/drv@2/bcm_voter";
		rpmhcc = "/soc/rsc@17a00000/drv@2/clock-controller";
		dcvs_fp = "/soc/rsc@17a00000/drv@2/qcom,dcvs-fp";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-level";
		S1C_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-level";
		pm_v6c_s1_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-level-ao";
		S1C_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-level-ao";
		pm_v6c_s1_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm_v6c-s1-mmcx-sup-level";
		VDD_NSP_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-nsplvl/regulator-pm_v6c-s2-level";
		S2C_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-nsplvl/regulator-pm_v6c-s2-level";
		pm_v6c_s2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-nsplvl/regulator-pm_v6c-s2-level";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-msslvl/regulator-pm_v6c-s4-level";
		S4C_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-msslvl/regulator-pm_v6c-s4-level";
		pm_v6c_s4_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-msslvl/regulator-pm_v6c-s4-level";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-level";
		S6C_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-level";
		pm_v6c_s6_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-level-ao";
		pm_v6c_s6_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-mmcx-voter-level";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-mmcx-voter-level";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-gfx-voter-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm_v6c-s6-gfx-voter-level";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level";
		S6D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level";
		pm_v8_s6_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level-ao";
		S6D_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level-ao";
		pm_v8_s6_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm_v8-s6-level-ao";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm_v8-s8-level";
		S8D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm_v8-s8-level";
		pm_v8_s8_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm_v8-s8-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm_v8-s8-level-ao";
		S8D_LEVEL_AO = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm_v8-s8-level-ao";
		pm_v8_s8_level_ao = "/soc/rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm_v8-s8-level-ao";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/regulator-pm_v8-l2-level";
		L2D_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/regulator-pm_v8-l2-level";
		pm_v8_l2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/regulator-pm_v8-l2-level";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/regulator-pm_v6c-l2-level";
		L2C_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/regulator-pm_v6c-l2-level";
		pm_v6c_l2_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/regulator-pm_v6c-l2-level";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ebilvl/regulator-pmg1110-i-s1-level";
		S1I_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ebilvl/regulator-pmg1110-i-s1-level";
		pmg1110_i_s1_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ebilvl/regulator-pmg1110-i-s1-level";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/regulator-pmxr2230-s4-level";
		S4B_LEVEL = "/soc/rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/regulator-pmxr2230-s4-level";
		pmxr2230_s4_level = "/soc/rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/regulator-pmxr2230-s4-level";
		S1E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		pmr735a_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		S2E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_s2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		S3E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		pmr735a_s3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		S1B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb1/regulator-pmxr2230-s1";
		pmxr2230_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb1/regulator-pmxr2230-s1";
		S2B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb2/regulator-pmxr2230-s2";
		pmxr2230_s2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb2/regulator-pmxr2230-s2";
		S3B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb3/regulator-pmxr2230-s3";
		pmxr2230_s3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpb3/regulator-pmxr2230-s3";
		L1B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob1/regulator-pmxr2230-l1";
		pmxr2230_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob1/regulator-pmxr2230-l1";
		L2B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob2/regulator-pmxr2230-l2";
		pmxr2230_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob2/regulator-pmxr2230-l2";
		L3B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob3/regulator-pmxr2230-l3";
		pmxr2230_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob3/regulator-pmxr2230-l3";
		L4B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob4/regulator-pmxr2230-l4";
		pmxr2230_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob4/regulator-pmxr2230-l4";
		L5B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob5/regulator-pmxr2230-l5";
		pmxr2230_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob5/regulator-pmxr2230-l5";
		L7B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob7/regulator-pmxr2230-l7";
		pmxr2230_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob7/regulator-pmxr2230-l7";
		L8B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob8/regulator-pmxr2230-l8";
		pmxr2230_l8 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob8/regulator-pmxr2230-l8";
		L9B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob9/regulator-pmxr2230-l9";
		pmxr2230_l9 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob9/regulator-pmxr2230-l9";
		L10B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob10/regulator-pmxr2230-l10";
		pmxr2230_l10 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob10/regulator-pmxr2230-l10";
		L11B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob11/regulator-pmxr2230-l11";
		pmxr2230_l11 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob11/regulator-pmxr2230-l11";
		L12B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob12/regulator-pmxr2230-l12";
		pmxr2230_l12 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob12/regulator-pmxr2230-l12";
		L13B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob13/regulator-pmxr2230-l13";
		pmxr2230_l13 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob13/regulator-pmxr2230-l13";
		L14B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob14/regulator-pmxr2230-l14";
		pmxr2230_l14 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob14/regulator-pmxr2230-l14";
		L16B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob16/regulator-pmxr2230-l16";
		pmxr2230_l16 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob16/regulator-pmxr2230-l16";
		L17B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob17/regulator-pmxr2230-l17";
		pmxr2230_l17 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob17/regulator-pmxr2230-l17";
		L18B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob18/regulator-pmxr2230-l18";
		pmxr2230_l18 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob18/regulator-pmxr2230-l18";
		L19B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob19/regulator-pmxr2230-l19";
		pmxr2230_l19 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob19/regulator-pmxr2230-l19";
		L20B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob20/regulator-pmxr2230-l20";
		pmxr2230_l20 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob20/regulator-pmxr2230-l20";
		L21B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob21/regulator-pmxr2230-l21";
		pmxr2230_l21 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob21/regulator-pmxr2230-l21";
		L22B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob22/regulator-pmxr2230-l22";
		pmxr2230_l22 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob22/regulator-pmxr2230-l22";
		L23B = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob23/regulator-pmxr2230-l23";
		pmxr2230_l23 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldob23/regulator-pmxr2230-l23";
		BOB = "/soc/rsc@17a00000/drv@2/rpmh-regulator-bobb1/regulator-pmxr2230-bob1";
		pmxr2230_bob = "/soc/rsc@17a00000/drv@2/rpmh-regulator-bobb1/regulator-pmxr2230-bob1";
		L1C = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoc1/regulator-pm_v6c-l1";
		pm_v6c_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoc1/regulator-pm_v6c-l1";
		L3C = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoc3/regulator-pm_v6c-l3";
		pm_v6c_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoc3/regulator-pm_v6c-l3";
		L1D = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod1/regulator-pm_v8-l1";
		pm_v8_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod1/regulator-pm_v8-l1";
		L3D = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod3/regulator-pm_v8-l3";
		pm_v8_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldod3/regulator-pm_v8-l3";
		L1E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		pmr735a_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		L2E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		L7E = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pmr735a_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		S1J = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpj1/regulator-pmg1110-j-s1";
		pmg1110_j_s1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-smpj1/regulator-pmg1110-j-s1";
		L1M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom1/regulator-pm8010m-l1";
		pm8010m_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom1/regulator-pm8010m-l1";
		L2M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom2/regulator-pm8010m-l2";
		pm8010m_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom2/regulator-pm8010m-l2";
		L3M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom3/regulator-pm8010m-l3";
		pm8010m_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom3/regulator-pm8010m-l3";
		L4M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom4/regulator-pm8010m-l4";
		pm8010m_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom4/regulator-pm8010m-l4";
		L6M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom6/regulator-pm8010m-l6";
		pm8010m_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom6/regulator-pm8010m-l6";
		L7M = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom7/regulator-pm8010m-l7";
		pm8010m_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldom7/regulator-pm8010m-l7";
		L1N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon1/regulator-pm8010n-l1";
		pm8010n_l1 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon1/regulator-pm8010n-l1";
		L2N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon2/regulator-pm8010n-l2";
		pm8010n_l2 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon2/regulator-pm8010n-l2";
		L3N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon3/regulator-pm8010n-l3";
		pm8010n_l3 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon3/regulator-pm8010n-l3";
		L4N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon4/regulator-pm8010n-l4";
		pm8010n_l4 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon4/regulator-pm8010n-l4";
		L5N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon5/regulator-pm8010n-l5";
		pm8010n_l5 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon5/regulator-pm8010n-l5";
		L6N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon6/regulator-pm8010n-l6";
		pm8010n_l6 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon6/regulator-pm8010n-l6";
		L7N = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon7/regulator-pm8010n-l7";
		pm8010n_l7 = "/soc/rsc@17a00000/drv@2/rpmh-regulator-ldon7/regulator-pm8010n-l7";
		pdc = "/soc/interrupt-controller@b220000";
		pcie_pdc = "/soc/pdc@b350000";
		cache_cont = "/soc/cache-controller@25000000";
		cam_rsc = "/soc/rsc@add4000";
		cam_rsc_drv0 = "/soc/rsc@add4000/drv@0";
		cam_bcm_voter0 = "/soc/rsc@add4000/drv@0/bcm_voter";
		cam_rsc_drv1 = "/soc/rsc@add4000/drv@1";
		cam_bcm_voter1 = "/soc/rsc@add4000/drv@1/bcm_voter";
		cam_rsc_drv2 = "/soc/rsc@add4000/drv@2";
		cam_bcm_voter2 = "/soc/rsc@add4000/drv@2/bcm_voter";
		disp_rsc = "/soc/rsc@af20000";
		disp_rsc_drv0 = "/soc/rsc@af20000/drv@0";
		disp_bcm_voter = "/soc/rsc@af20000/drv@0/bcm_voter";
		cam_crm = "/soc/crm@add7000";
		pcie_crm = "/soc/crm@1d01000";
		tlmm = "/soc/pinctrl@f000000";
		qupv3_se5_2uart_pins = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins";
		qupv3_se5_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_tx_active";
		qupv3_se5_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_rx_active";
		qupv3_se5_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_sleep";
		qupv3_se10_4uart_pins = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins";
		qupv3_se10_default_cts = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_default_cts";
		qupv3_se10_default_rts = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_default_rts";
		qupv3_se10_default_tx = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_default_tx";
		qupv3_se10_default_rx = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_default_rx";
		qupv3_se10_cts = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_cts";
		qupv3_se10_rts = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_rts";
		qupv3_se10_tx = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_tx";
		qupv3_se10_rx = "/soc/pinctrl@f000000/qupv3_se10_4uart_pins/qupv3_se10_rx";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_miso_active";
		qupv3_se0_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_mosi_active";
		qupv3_se0_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_clk_active";
		qupv3_se0_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_cs_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se1_i3c_pins = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins";
		qupv3_se1_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_sda_active";
		qupv3_se1_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_scl_active";
		qupv3_se1_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_sda_sleep";
		qupv3_se1_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_scl_sleep";
		qupv3_se1_i3c_disable = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_disable";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sda_active";
		qupv3_se2_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_scl_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_miso_active";
		qupv3_se2_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_mosi_active";
		qupv3_se2_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_clk_active";
		qupv3_se2_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_cs_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_active";
		qupv3_se3_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_mosi_active";
		qupv3_se3_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_clk_active";
		qupv3_se3_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_cs_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se4_i3c_pins = "/soc/pinctrl@f000000/qupv3_se4_i3c_pins";
		qupv3_se4_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i3c_pins/qupv3_se4_i3c_sda_active";
		qupv3_se4_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i3c_pins/qupv3_se4_i3c_scl_active";
		qupv3_se4_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se4_i3c_pins/qupv3_se4_i3c_sda_sleep";
		qupv3_se4_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se4_i3c_pins/qupv3_se4_i3c_scl_sleep";
		qupv3_se4_i3c_disable = "/soc/pinctrl@f000000/qupv3_se4_i3c_pins/qupv3_se4_i3c_disable";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se6_i3c_pins = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins";
		qupv3_se6_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_sda_active";
		qupv3_se6_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_scl_active";
		qupv3_se6_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_sda_sleep";
		qupv3_se6_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_scl_sleep";
		qupv3_se6_i3c_disable = "/soc/pinctrl@f000000/qupv3_se6_i3c_pins/qupv3_se6_i3c_disable";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sda_active";
		qupv3_se7_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_scl_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_miso_active";
		qupv3_se7_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_mosi_active";
		qupv3_se7_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_clk_active";
		qupv3_se7_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_cs_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sda_active";
		qupv3_se8_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_scl_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_miso_active";
		qupv3_se8_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_mosi_active";
		qupv3_se8_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_clk_active";
		qupv3_se8_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_cs_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se8_i3c_pins = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins";
		qupv3_se8_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sda_active";
		qupv3_se8_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_scl_active";
		qupv3_se8_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sda_sleep";
		qupv3_se8_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_scl_sleep";
		qupv3_se8_i3c_disable = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_disable";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sda_active";
		qupv3_se9_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_scl_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		qupv3_se9_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sda_active";
		qupv3_se9_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_scl_active";
		qupv3_se9_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sda_sleep";
		qupv3_se9_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_scl_sleep";
		qupv3_se9_i3c_disable = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_disable";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sda_active";
		qupv3_se11_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_scl_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_miso_active";
		qupv3_se11_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_mosi_active";
		qupv3_se11_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_clk_active";
		qupv3_se11_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_cs_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sda_active";
		qupv3_se12_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_scl_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sda_active";
		qupv3_se13_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_scl_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_miso_active";
		qupv3_se13_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_mosi_active";
		qupv3_se13_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_clk_active";
		qupv3_se13_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_cs_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sda_active";
		qupv3_se14_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_scl_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_miso_active";
		qupv3_se14_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_mosi_active";
		qupv3_se14_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_clk_active";
		qupv3_se14_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_cs_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sda_active";
		qupv3_se15_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_scl_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		i2s1_sck_sleep = "/soc/pinctrl@f000000/i2s1_sck/i2s1_sck_sleep";
		i2s1_sck_active = "/soc/pinctrl@f000000/i2s1_sck/i2s1_sck_active";
		i2s1_ws_sleep = "/soc/pinctrl@f000000/i2s1_ws/i2s1_ws_sleep";
		i2s1_ws_active = "/soc/pinctrl@f000000/i2s1_ws/i2s1_ws_active";
		i2s1_sd0_sleep = "/soc/pinctrl@f000000/i2s1_sd0/i2s1_sd0_sleep";
		i2s1_sd0_active = "/soc/pinctrl@f000000/i2s1_sd0/i2s1_sd0_active";
		i2s1_sd1_sleep = "/soc/pinctrl@f000000/i2s1_sd1/i2s1_sd1_sleep";
		i2s1_sd1_active = "/soc/pinctrl@f000000/i2s1_sd1/i2s1_sd1_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		cpu_pmu = "/soc/cpu-pmu";
		trust_ui_vm_vblk0_ring = "/soc/trust_ui_vm_vblk0_ring";
		trust_ui_vm_vblk1_ring = "/soc/trust_ui_vm_vblk1_ring";
		trust_ui_vm_swiotlb = "/soc/trust_ui_vm_swiotlb";
		trust_ui_vm = "/soc/qcom,trust_ui_vm";
		trust_ui_vm_virt_be0 = "/soc/trust_ui_vm_virt_be0@11";
		trust_ui_vm_virt_be1 = "/soc/trust_ui_vm_virt_be1@10";
		oem_vm_vblk0_ring = "/soc/oem_vm_vblk0_ring";
		oem_vm_swiotlb = "/soc/oem_vm_swiotlb";
		oem_vm = "/soc/qcom,oem_vm";
		oem_vm_virt_be0 = "/soc/oem_vm_virt_be0@13";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		camcc_crmc = "/soc/syscon@adda000";
		camcc = "/soc/clock-controller@ade0000";
		dispcc = "/soc/clock-controller@af00000";
		gcc = "/soc/clock-controller@100000";
		gpucc = "/soc/clock-controller@3d90000";
		tcsrcc = "/soc/clock-controller@1f40000";
		videocc = "/soc/clock-controller@aaf0000";
		apsscc = "/soc/syscon@17a80000";
		mccc = "/soc/syscon@240ba000";
		debugcc = "/soc/clock-controller@0";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		tcsr = "/soc/syscon@1fc0000";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		ipcc_mproc = "/soc/qcom,ipcc@406000";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		mmio_sram = "/soc/mmio-sram@17D09400";
		cpu_scp_lpri = "/soc/mmio-sram@17D09400/scmi-shmem@0";
		cpucp = "/soc/qcom,cpucp@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_memlat = "/soc/qcom,scmi/protocol@80";
		cpucp_log = "/soc/qcom,cpucp_log@d8140000";
		qcom_c1dcvs = "/soc/qcom,c1dcvs";
		qcom_cpufreq_stats = "/soc/qcom,cpufreq_stats";
		qcom_dynpf = "/soc/qcom,dynpf";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		wpss_pas = "/soc/remoteproc-wpss@9bb00000";
		adsp_sleepmon = "/soc/adsp-sleepmon";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		modem_pas = "/soc/remoteproc-mss@04080000";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		qcom_tzlog = "/soc/tz-log@14680720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_rng = "/soc/qrng@10c3000";
		qfprom = "/soc/qfprom@221c8000";
		feat_conf6 = "/soc/qfprom@221c8000/feat_conf6@0118";
		qfprom_sys = "/soc/qfprom@0";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		ufsphy_mem = "/soc/ufsphy_mem@1d80000";
		ice_cfg = "/soc/shared_ice";
		ufshc_mem = "/soc/ufshc@1d84000";
		pcie_crm_hw_0_bcm_voter = "/soc/bcm_voter@0";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		aggre1_noc = "/soc/interconnect@16E0000";
		aggre2_noc = "/soc/interconnect@1700000";
		cnoc_cfg = "/soc/interconnect@1600000";
		cnoc_main = "/soc/interconnect@1500000";
		gem_noc = "/soc/interconnect@24100000";
		lpass_ag_noc = "/soc/interconnect@7E40000";
		lpass_lpiaon_noc = "/soc/interconnect@7400000";
		lpass_lpicx_noc = "/soc/interconnect@7430000";
		mmss_noc = "/soc/interconnect@1400000";
		nsp_noc = "/soc/interconnect@320C0000";
		pcie_anoc = "/soc/interconnect@16C0000";
		system_noc = "/soc/interconnect@1680000";
		eud = "/soc/qcom,msm-eud@88e0000";
		llcc_pmu = "/soc/llcc-pmu@24095000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		llcc_freq_table = "/soc/llcc-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_scmi_plh = "/soc/qcom,scmi_plh";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_lat = "/soc/qcom,memlat/ddrqos/prime";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		qcom_llcc_l3_vote = "/soc/qcom,llcc-l3-vote";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@240B7300";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@24091000";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		pmic_glink_debug = "/soc/qcom,pmic_glink_log/qcom,pmic_glink_debug";
		pmic_glink_adc = "/soc/qcom,pmic_glink_log/qcom,glink-adc";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gpu_qtb = "/soc/kgsl-smmu@3da0000/gpu_qtb@3de8000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_qtb = "/soc/apps-smmu@15000000/anoc_1_qtb@16f1000";
		anoc_2_qtb = "/soc/apps-smmu@15000000/anoc_2_qtb@171a000";
		cam_hf_qtb = "/soc/apps-smmu@15000000/cam_hf_qtb@14d2000";
		nsp_qtb = "/soc/apps-smmu@15000000/nsp_qtb@7d3000";
		lpass_qtb = "/soc/apps-smmu@15000000/lpass_qtb@7b3000";
		pcie_qtb = "/soc/apps-smmu@15000000/pcie_qtb@16cd000";
		sf_qtb = "/soc/apps-smmu@15000000/sf_qtb@1451000";
		mdp_hf_qtb = "/soc/apps-smmu@15000000/mdp_hf_qtb@14d0000";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@adf0004";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@add5004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@adf1004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@adf2004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@adf2054";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf0080";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@adf00e4";
		cam_cc_sfe_0_gdsc = "/soc/qcom,gdsc@adf3058";
		cam_cc_sfe_1_gdsc = "/soc/qcom,gdsc@adf30a8";
		cam_cc_sfe_2_gdsc = "/soc/qcom,gdsc@adf30f8";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf32bc";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		mdss_0_disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		mdss_0_disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		mdss_1_disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@a909000";
		mdss_1_disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@a90b000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@15214c";
		gcc_apcs_gdsc_sleep_ctrl = "/soc/syscon@152150";
		apss_ubwcp_pwr_ctrl = "/soc/qcom,gdsc@17891000";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@16c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@18e000";
		gcc_pcie_2_gdsc = "/soc/qcom,gdsc@117004";
		gcc_pcie_2_phy_gdsc = "/soc/qcom,gdsc@1a3000";
		gcc_ufs_mem_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@139004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@150018";
		gcc_usb30_sec_gdsc = "/soc/qcom,gdsc@1a5004";
		gcc_usb3_sec_phy_gdsc = "/soc/qcom,gdsc@1a600c";
		gpu_cc_cx_gdsc_hw_ctrl = "/soc/syscon@3d99168";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		gx_clkctl_gx_gdsc = "/soc/qcom,gdsc@3d68024";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf80a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf804c";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf80cc";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8078";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		usb0 = "/soc/ssusb@a600000";
		usb_nop_phy = "/soc/usb_nop_phy";
		eusb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		gpi_dma0 = "/soc/qcom,gpi-dma@a00000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@ac0000";
		qupv3_se5_2uart = "/soc/qcom,qupv3_0_geni_se@ac0000/qcom,qup_uart@a94000";
		qupv3_se0_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a80000";
		wcd_usbss = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a80000/wcd939x_i2c@e";
		qupv3_se0_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a80000";
		qupv3_se1_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a84000";
		qupv3_se1_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a84000";
		i3c1 = "/soc/qcom,qupv3_0_geni_se@ac0000/i3c-master@a84000";
		qupv3_se2_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a88000";
		qupv3_se2_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a88000";
		qupv3_se3_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a8c000";
		qupv3_se3_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a8c000";
		qupv3_se4_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a90000";
		qupv3_se4_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a90000";
		i3c2 = "/soc/qcom,qupv3_0_geni_se@ac0000/i3c-master@a90000";
		qupv3_se6_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a98000";
		qupv3_se6_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a98000";
		i3c3 = "/soc/qcom,qupv3_0_geni_se@ac0000/i3c-master@a98000";
		qupv3_se7_i2c = "/soc/qcom,qupv3_0_geni_se@ac0000/i2c@a9c000";
		qupv3_se7_spi = "/soc/qcom,qupv3_0_geni_se@ac0000/spi@a9c000";
		gpi_dma1 = "/soc/qcom,gpi-dma@800000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@8c0000";
		qupv3_se8_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@880000";
		qupv3_se8_spi = "/soc/qcom,qupv3_1_geni_se@8c0000/spi@880000";
		i3c4 = "/soc/qcom,qupv3_1_geni_se@8c0000/i3c-master@880000";
		qupv3_se9_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@884000";
		i3c5 = "/soc/qcom,qupv3_1_geni_se@8c0000/i3c-master@884000";
		qupv3_se10_4uart = "/soc/qcom,qupv3_1_geni_se@8c0000/qcom,qup_uart@888000";
		qupv3_se11_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@88c000";
		qupv3_se11_spi = "/soc/qcom,qupv3_1_geni_se@8c0000/spi@88c000";
		qupv3_se12_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@890000";
		qupv3_se13_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@894000";
		qupv3_se13_spi = "/soc/qcom,qupv3_1_geni_se@8c0000/spi@894000";
		qupv3_se14_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@898000";
		qupv3_se14_spi = "/soc/qcom,qupv3_1_geni_se@8c0000/spi@898000";
		qupv3_se15_i2c = "/soc/qcom,qupv3_1_geni_se@8c0000/i2c@89c000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		tsens0 = "/soc/tsens0@c228000";
		tsens1 = "/soc/tsens1@c229000";
		tsens2 = "/soc/tsens2@c22a000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		APC2_pause = "/soc/qcom,cpu-pause/apc2-pause";
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/thermal-cluster-1-2";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_dsc";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_dsc";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		modem_bw_backoff = "/soc/qmi-tmd-devices/modem/modem_bw_backoff";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_nr_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_sub1_dsc";
		modem_lte_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_sub1_dsc";
		modem_nr_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_sub1_dsc";
		pa_nr_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_sub1_dsc";
		pa_lte_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_sub1_dsc";
		pa_nr_sdr0_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_sub1_dsc";
		mmw0_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw0_sub1_dsc";
		mmw1_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_sub1_dsc";
		mmw2_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw2_sub1_dsc";
		mmw3_sub1_dsc = "/soc/qmi-tmd-devices/modem/mmw3_sub1_dsc";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		limits_stat = "/soc/limits-stat";
		qmi_sensor = "/soc/qmi-ts-sensors";
		thermal_zones = "/thermal-zones";
		cpu3_emerg0 = "/thermal-zones/cpu-1-0-0/trips/cpu3-emerg0-cfg";
		cpu3_emerg1 = "/thermal-zones/cpu-1-0-1/trips/cpu3-emerg1-cfg";
		cpu4_emerg0 = "/thermal-zones/cpu-1-1-0/trips/cpu4-emerg0-cfg";
		cpu4_emerg1 = "/thermal-zones/cpu-1-1-1/trips/cpu4-emerg1-cfg";
		cpu5_emerg0 = "/thermal-zones/cpu-1-2-0/trips/cpu5-emerg0-cfg";
		cpu5_emerg1 = "/thermal-zones/cpu-1-2-1/trips/cpu5-emerg1-cfg";
		cpu6_emerg0 = "/thermal-zones/cpu-1-3-0/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/thermal-zones/cpu-1-3-1/trips/cpu6-emerg1-cfg";
		cpu7_emerg0 = "/thermal-zones/cpu-2-0-0/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/thermal-zones/cpu-2-0-1/trips/cpu7-emerg1-cfg";
		cpu7_emerg2 = "/thermal-zones/cpu-2-0-2/trips/cpu7-emerg2-cfg";
		cpu1_emerg0 = "/thermal-zones/cpu-0-1-0/trips/cpu1-emerg0-cfg";
		cpu2_emerg0 = "/thermal-zones/cpu-0-2-0/trips/cpu2-emerg0-cfg";
		gpu0_tj_cfg = "/thermal-zones/gpuss-0/trips/tj_cfg";
		gpu1_tj_cfg = "/thermal-zones/gpuss-1/trips/tj_cfg";
		gpu2_tj_cfg = "/thermal-zones/gpuss-2/trips/tj_cfg";
		gpu3_tj_cfg = "/thermal-zones/gpuss-3/trips/tj_cfg";
		mdmss0_config0 = "/thermal-zones/mdmss-0/trips/mdmss0-config0";
		mdmss0_config1 = "/thermal-zones/mdmss-0/trips/mdmss0-config1";
		mdmss1_config0 = "/thermal-zones/mdmss-1/trips/mdmss1-config0";
		mdmss1_config1 = "/thermal-zones/mdmss-1/trips/mdmss1-config1";
		mdmss2_config0 = "/thermal-zones/mdmss-2/trips/mdmss2-config0";
		mdmss2_config1 = "/thermal-zones/mdmss-2/trips/mdmss2-config1";
		mdmss3_config0 = "/thermal-zones/mdmss-3/trips/mdmss3-config0";
		mdmss3_config1 = "/thermal-zones/mdmss-3/trips/mdmss3-config1";
	};

	hypervisor {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		compatible = "qcom,gunyah-hypervisor-1.0\0qcom,gunyah-hypervisor\0simple-bus";

		qcom,gunyah-vm {
			compatible = "qcom,gunyah-vm-id-1.0\0qcom,gunyah-vm-id";
			qcom,vmid = <0x03>;
			qcom,vendor = "Qualcomm";
		};

		qcom,gh-watchdog {
			compatible = "qcom,gh-watchdog";
			interrupts = <0x00 0x00 0x04>;
		};

		qcom,resource-manager-rpc@e62407107ac252d8 {
			compatible = "gunyah-resource-manager\0qcom,resource-manager-1-0\0qcom,resource-manager\0qcom,gunyah-message-queue\0qcom,gunyah-capability";
			reg = <0xe6240710 0x7ac252d8 0xe6240710 0x7ac25388>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			qcom,free-irq-start = <0x3c0>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <0xf0>;
			qcom,rx-message-size = <0xf0>;
			qcom,tx-queue-depth = <0x08>;
			qcom,rx-queue-depth = <0x08>;
		};
	};
};
