#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1dc3ff0 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x1ec5fd0_0 .net "carryout", 0 0, L_0x1f1ed90;  1 drivers
v0x1ec60c0_0 .var "command", 2 0;
v0x1ec6190_0 .var "operandA", 31 0;
v0x1ec6290_0 .var "operandB", 31 0;
v0x1ec6360_0 .net "overflow", 0 0, L_0x1f207a0;  1 drivers
v0x1ec6450_0 .net "result", 31 0, L_0x1f21160;  1 drivers
v0x1ec64f0_0 .net "zero", 0 0, L_0x1f21250;  1 drivers
S_0x1dbe5c0 .scope module, "alu" "alu" 2 14, 3 119 0, S_0x1dc3ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1f1c380/d .functor OR 1, L_0x1f1c440, L_0x1f1e820, C4<0>, C4<0>;
L_0x1f1c380 .delay 1 (5000,5000,5000) L_0x1f1c380/d;
L_0x1f1ec80/d .functor OR 1, L_0x1f1c380, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f1ec80 .delay 1 (5000,5000,5000) L_0x1f1ec80/d;
L_0x1f1ed90/d .functor OR 1, L_0x1f1eef0, L_0x1f1f050, C4<0>, C4<0>;
L_0x1f1ed90 .delay 1 (5000,5000,5000) L_0x1f1ed90/d;
L_0x1f209f0/d .functor NOT 1, L_0x1f1f970, C4<0>, C4<0>, C4<0>;
L_0x1f209f0 .delay 1 (5000,5000,5000) L_0x1f209f0/d;
L_0x1f1fad0/d .functor NOT 1, L_0x1f207a0, C4<0>, C4<0>, C4<0>;
L_0x1f1fad0 .delay 1 (5000,5000,5000) L_0x1f1fad0/d;
L_0x1f1fbd0/0/0 .functor AND 1, L_0x1f1fd80, L_0x1f1fad0, L_0x1f209f0, L_0x1f20ab0;
L_0x1f1fbd0/0/4 .functor AND 1, L_0x1f20b50, C4<1>, C4<1>, C4<1>;
L_0x1f1fbd0/d .functor AND 1, L_0x1f1fbd0/0/0, L_0x1f1fbd0/0/4, C4<1>, C4<1>;
L_0x1f1fbd0 .delay 1 (5000,5000,5000) L_0x1f1fbd0/d;
L_0x1f20c40/d .functor NOT 1, L_0x1f1fbd0, C4<0>, C4<0>, C4<0>;
L_0x1f20c40 .delay 1 (5000,5000,5000) L_0x1f20c40/d;
L_0x1f22320/d .functor OR 1, L_0x1f22480, L_0x1f1fbd0, C4<0>, C4<0>;
L_0x1f22320 .delay 1 (5000,5000,5000) L_0x1f22320/d;
L_0x1f21250/d .functor NOR 1, L_0x1f21360, C4<0>, C4<0>, C4<0>;
L_0x1f21250 .delay 1 (5000,5000,5000) L_0x1f21250/d;
v0x1e95500_0 .net *"_s321", 0 0, L_0x1f19150;  1 drivers
v0x1e95600_0 .net *"_s324", 0 0, L_0x1f16e50;  1 drivers
v0x1e956e0_0 .net *"_s327", 0 0, L_0x1f1a3e0;  1 drivers
v0x1e957a0_0 .net *"_s330", 0 0, L_0x1f1a690;  1 drivers
v0x1ec2fa0_0 .net *"_s333", 0 0, L_0x1f1a880;  1 drivers
v0x1ec3060_0 .net *"_s336", 0 0, L_0x1f1ad90;  1 drivers
v0x1ec3140_0 .net *"_s339", 0 0, L_0x1f1afb0;  1 drivers
v0x1ec3220_0 .net *"_s342", 0 0, L_0x1f1a600;  1 drivers
v0x1ec3300_0 .net *"_s345", 0 0, L_0x1f1bd20;  1 drivers
v0x1ec3470_0 .net *"_s348", 0 0, L_0x1f1b520;  1 drivers
v0x1ec3550_0 .net *"_s351", 0 0, L_0x1f1b740;  1 drivers
v0x1ec3630_0 .net *"_s354", 0 0, L_0x1f1b960;  1 drivers
v0x1ec3710_0 .net *"_s357", 0 0, L_0x1f1c600;  1 drivers
v0x1ec37f0_0 .net *"_s360", 0 0, L_0x1f1bf40;  1 drivers
v0x1ec38d0_0 .net *"_s363", 0 0, L_0x1f1c160;  1 drivers
v0x1ec39b0_0 .net *"_s366", 0 0, L_0x1f1b1d0;  1 drivers
v0x1ec3a90_0 .net *"_s369", 0 0, L_0x1f1d070;  1 drivers
v0x1ec3c40_0 .net *"_s372", 0 0, L_0x1f1c7d0;  1 drivers
v0x1ec3ce0_0 .net *"_s375", 0 0, L_0x1f1c9f0;  1 drivers
v0x1ec3dc0_0 .net *"_s378", 0 0, L_0x1f1cc10;  1 drivers
v0x1ec3ea0_0 .net *"_s381", 0 0, L_0x1f1d940;  1 drivers
v0x1ec3f80_0 .net *"_s384", 0 0, L_0x1f1d290;  1 drivers
v0x1ec4060_0 .net *"_s387", 0 0, L_0x1f1d4b0;  1 drivers
v0x1ec4140_0 .net *"_s390", 0 0, L_0x1f1d6d0;  1 drivers
v0x1ec4220_0 .net *"_s393", 0 0, L_0x1f1d830;  1 drivers
v0x1ec4300_0 .net *"_s396", 0 0, L_0x1f1db60;  1 drivers
v0x1ec43e0_0 .net *"_s399", 0 0, L_0x1f1dd80;  1 drivers
v0x1ec44c0_0 .net *"_s402", 0 0, L_0x1f1dfa0;  1 drivers
v0x1ec45a0_0 .net *"_s405", 0 0, L_0x1f1e100;  1 drivers
v0x1ec4680_0 .net *"_s408", 0 0, L_0x1f1e3e0;  1 drivers
v0x1ec4760_0 .net *"_s411", 0 0, L_0x1f1e600;  1 drivers
v0x1ec4840_0 .net *"_s416", 0 0, L_0x1f1c440;  1 drivers
v0x1ec4920_0 .net *"_s418", 0 0, L_0x1f1e820;  1 drivers
v0x1ec3b70_0 .net *"_s420", 0 0, L_0x1f1ec80;  1 drivers
v0x1ec4bf0_0 .net *"_s425", 0 0, L_0x1f1eef0;  1 drivers
v0x1ec4cd0_0 .net *"_s427", 0 0, L_0x1f1f050;  1 drivers
v0x1ec4db0_0 .net *"_s436", 0 0, L_0x1f1f970;  1 drivers
v0x1ec4e90_0 .net *"_s440", 0 0, L_0x1f1fd80;  1 drivers
v0x1ec4f70_0 .net *"_s442", 0 0, L_0x1f20ab0;  1 drivers
v0x1ec5050_0 .net *"_s444", 0 0, L_0x1f20b50;  1 drivers
v0x1ec5130_0 .net *"_s447", 0 0, L_0x1f22320;  1 drivers
v0x1ec5210_0 .net *"_s451", 0 0, L_0x1f22480;  1 drivers
v0x1ec52f0_0 .net *"_s454", 0 0, L_0x1f21360;  1 drivers
v0x1ec53d0_0 .net "carryOut", 32 0, L_0x1f1e910;  1 drivers
v0x1ec54b0_0 .net "carryout", 0 0, L_0x1f1ed90;  alias, 1 drivers
v0x1ec5570_0 .net "command", 2 0, v0x1ec60c0_0;  1 drivers
v0x1ec5650_0 .net "initialResult", 31 0, L_0x1f19790;  1 drivers
v0x1ec5730_0 .net "isSLT", 0 0, L_0x1f1fbd0;  1 drivers
v0x1ec57f0_0 .net "isSLTinv", 0 0, L_0x1f20c40;  1 drivers
v0x1ec58b0_0 .net "isSubtract", 0 0, L_0x1f1c380;  1 drivers
v0x1ec5950_0 .net "operandA", 31 0, v0x1ec6190_0;  1 drivers
v0x1ec5a30_0 .net "operandB", 31 0, v0x1ec6290_0;  1 drivers
v0x1ec5b10_0 .net "overflow", 0 0, L_0x1f207a0;  alias, 1 drivers
v0x1ec5bb0_0 .net "overflowInv", 0 0, L_0x1f1fad0;  1 drivers
v0x1ec5c50_0 .net "result", 31 0, L_0x1f21160;  alias, 1 drivers
v0x1ec5d30_0 .net "s3inv", 0 0, L_0x1f209f0;  1 drivers
v0x1ec5df0_0 .net "zero", 0 0, L_0x1f21250;  alias, 1 drivers
L_0x1ec8d20 .part v0x1ec6190_0, 0, 1;
L_0x1ec8dc0 .part v0x1ec6290_0, 0, 1;
L_0x1ec8f70 .part L_0x1f1e910, 0, 1;
L_0x1ec9010 .part v0x1ec60c0_0, 0, 1;
L_0x1ec9100 .part v0x1ec60c0_0, 1, 1;
L_0x1ec91a0 .part v0x1ec60c0_0, 2, 1;
L_0x1ecb6f0 .part v0x1ec6190_0, 1, 1;
L_0x1ecb790 .part v0x1ec6290_0, 1, 1;
L_0x1ec9600 .part L_0x1f1e910, 1, 1;
L_0x1ecb990 .part v0x1ec60c0_0, 0, 1;
L_0x1ecba30 .part v0x1ec60c0_0, 1, 1;
L_0x1ecbad0 .part v0x1ec60c0_0, 2, 1;
L_0x1ecdf70 .part v0x1ec6190_0, 2, 1;
L_0x1ece0a0 .part v0x1ec6290_0, 2, 1;
L_0x1ece250 .part L_0x1f1e910, 2, 1;
L_0x1ece2f0 .part v0x1ec60c0_0, 0, 1;
L_0x1ece4a0 .part v0x1ec60c0_0, 1, 1;
L_0x1ece540 .part v0x1ec60c0_0, 2, 1;
L_0x1ed0910 .part v0x1ec6190_0, 3, 1;
L_0x1ed09b0 .part v0x1ec6290_0, 3, 1;
L_0x1ece5e0 .part L_0x1f1e910, 3, 1;
L_0x1ed0c10 .part v0x1ec60c0_0, 0, 1;
L_0x1ed0b60 .part v0x1ec60c0_0, 1, 1;
L_0x1ed0d70 .part v0x1ec60c0_0, 2, 1;
L_0x1ed3260 .part v0x1ec6190_0, 4, 1;
L_0x1ed3300 .part v0x1ec6290_0, 4, 1;
L_0x1ed1090 .part L_0x1f1e910, 4, 1;
L_0x1ed0e10 .part v0x1ec60c0_0, 0, 1;
L_0x1ed35a0 .part v0x1ec60c0_0, 1, 1;
L_0x1ed3640 .part v0x1ec60c0_0, 2, 1;
L_0x1ed5be0 .part v0x1ec6190_0, 5, 1;
L_0x1ed5c80 .part v0x1ec6290_0, 5, 1;
L_0x1ed3aa0 .part L_0x1f1e910, 5, 1;
L_0x1ed5e30 .part v0x1ec60c0_0, 0, 1;
L_0x1ece390 .part v0x1ec60c0_0, 1, 1;
L_0x1ed5ff0 .part v0x1ec60c0_0, 2, 1;
L_0x1ed8450 .part v0x1ec6190_0, 6, 1;
L_0x1ed8600 .part v0x1ec6290_0, 6, 1;
L_0x1ed6090 .part L_0x1f1e910, 6, 1;
L_0x1ed8a00 .part v0x1ec60c0_0, 0, 1;
L_0x1ed88c0 .part v0x1ec60c0_0, 1, 1;
L_0x1ed8960 .part v0x1ec60c0_0, 2, 1;
L_0x1edae90 .part v0x1ec6190_0, 7, 1;
L_0x1edaf30 .part v0x1ec6290_0, 7, 1;
L_0x1ed8aa0 .part L_0x1f1e910, 7, 1;
L_0x1ed8b40 .part v0x1ec60c0_0, 0, 1;
L_0x1edb0e0 .part v0x1ec60c0_0, 1, 1;
L_0x1edb180 .part v0x1ec60c0_0, 2, 1;
L_0x1edd8d0 .part v0x1ec6190_0, 8, 1;
L_0x1edd970 .part v0x1ec6290_0, 8, 1;
L_0x1edb6f0 .part L_0x1f1e910, 8, 1;
L_0x1edb360 .part v0x1ec60c0_0, 0, 1;
L_0x1edb400 .part v0x1ec60c0_0, 1, 1;
L_0x1eddcd0 .part v0x1ec60c0_0, 2, 1;
L_0x1ee0130 .part v0x1ec6190_0, 9, 1;
L_0x1ee01d0 .part v0x1ec6290_0, 9, 1;
L_0x1ede040 .part L_0x1f1e910, 9, 1;
L_0x1eddd70 .part v0x1ec60c0_0, 0, 1;
L_0x1edde10 .part v0x1ec60c0_0, 1, 1;
L_0x1ee0560 .part v0x1ec60c0_0, 2, 1;
L_0x1ee29f0 .part v0x1ec6190_0, 10, 1;
L_0x1ee2a90 .part v0x1ec6290_0, 10, 1;
L_0x1ee0900 .part L_0x1f1e910, 10, 1;
L_0x1ee0600 .part v0x1ec60c0_0, 0, 1;
L_0x1ee06a0 .part v0x1ec60c0_0, 1, 1;
L_0x1ee0740 .part v0x1ec60c0_0, 2, 1;
L_0x1ee54f0 .part v0x1ec6190_0, 11, 1;
L_0x1ee5590 .part v0x1ec6290_0, 11, 1;
L_0x1ee3250 .part L_0x1f1e910, 11, 1;
L_0x1ee32f0 .part v0x1ec60c0_0, 0, 1;
L_0x1ee3390 .part v0x1ec60c0_0, 1, 1;
L_0x1ee5980 .part v0x1ec60c0_0, 2, 1;
L_0x1ee7e20 .part v0x1ec6190_0, 12, 1;
L_0x1ee7ec0 .part v0x1ec6290_0, 12, 1;
L_0x1ee5d30 .part L_0x1f1e910, 12, 1;
L_0x1ee5a20 .part v0x1ec60c0_0, 0, 1;
L_0x1ee5ac0 .part v0x1ec60c0_0, 1, 1;
L_0x1ee5b60 .part v0x1ec60c0_0, 2, 1;
L_0x1eea6a0 .part v0x1ec6190_0, 13, 1;
L_0x1eea740 .part v0x1ec6290_0, 13, 1;
L_0x1ee85b0 .part L_0x1f1e910, 13, 1;
L_0x1ee8070 .part v0x1ec60c0_0, 0, 1;
L_0x1ee8110 .part v0x1ec60c0_0, 1, 1;
L_0x1ee81b0 .part v0x1ec60c0_0, 2, 1;
L_0x1eecf20 .part v0x1ec6190_0, 14, 1;
L_0x1ed84f0 .part v0x1ec6290_0, 14, 1;
L_0x1eeae60 .part L_0x1f1e910, 14, 1;
L_0x1ed87b0 .part v0x1ec60c0_0, 0, 1;
L_0x1eea8f0 .part v0x1ec60c0_0, 1, 1;
L_0x1eea990 .part v0x1ec60c0_0, 2, 1;
L_0x1eef9d0 .part v0x1ec6190_0, 15, 1;
L_0x1eefa70 .part v0x1ec6290_0, 15, 1;
L_0x1eed890 .part L_0x1f1e910, 15, 1;
L_0x1eed700 .part v0x1ec60c0_0, 0, 1;
L_0x1edb250 .part v0x1ec60c0_0, 1, 1;
L_0x1eeff20 .part v0x1ec60c0_0, 2, 1;
L_0x1ef2340 .part v0x1ec6190_0, 16, 1;
L_0x1ef23e0 .part v0x1ec6290_0, 16, 1;
L_0x1eeffc0 .part L_0x1f1e910, 16, 1;
L_0x1ef0060 .part v0x1ec60c0_0, 0, 1;
L_0x1ef0100 .part v0x1ec60c0_0, 1, 1;
L_0x1ef01a0 .part v0x1ec60c0_0, 2, 1;
L_0x1ef4c10 .part v0x1ec6190_0, 17, 1;
L_0x1ef4cb0 .part v0x1ec6290_0, 17, 1;
L_0x1ef2ad0 .part L_0x1f1e910, 17, 1;
L_0x1ef2590 .part v0x1ec60c0_0, 0, 1;
L_0x1ef2630 .part v0x1ec60c0_0, 1, 1;
L_0x1ef26d0 .part v0x1ec60c0_0, 2, 1;
L_0x1ef7460 .part v0x1ec6190_0, 18, 1;
L_0x1ef7500 .part v0x1ec6290_0, 18, 1;
L_0x1ef4e60 .part L_0x1f1e910, 18, 1;
L_0x1ef4f00 .part v0x1ec60c0_0, 0, 1;
L_0x1ef4fa0 .part v0x1ec60c0_0, 1, 1;
L_0x1ef5040 .part v0x1ec60c0_0, 2, 1;
L_0x1ef9d40 .part v0x1ec6190_0, 19, 1;
L_0x1ef9de0 .part v0x1ec6290_0, 19, 1;
L_0x1ef7c00 .part L_0x1f1e910, 19, 1;
L_0x1ef76b0 .part v0x1ec60c0_0, 0, 1;
L_0x1ef7750 .part v0x1ec60c0_0, 1, 1;
L_0x1ef77f0 .part v0x1ec60c0_0, 2, 1;
L_0x1efc5a0 .part v0x1ec6190_0, 20, 1;
L_0x1efc640 .part v0x1ec6290_0, 20, 1;
L_0x1ef9f90 .part L_0x1f1e910, 20, 1;
L_0x1efa030 .part v0x1ec60c0_0, 0, 1;
L_0x1efa0d0 .part v0x1ec60c0_0, 1, 1;
L_0x1efa170 .part v0x1ec60c0_0, 2, 1;
L_0x1eff360 .part v0x1ec6190_0, 21, 1;
L_0x1eff400 .part v0x1ec6290_0, 21, 1;
L_0x1eff5b0 .part L_0x1f1e910, 21, 1;
L_0x1eff650 .part v0x1ec60c0_0, 0, 1;
L_0x1ee2e40 .part v0x1ec60c0_0, 1, 1;
L_0x1ee2ee0 .part v0x1ec60c0_0, 2, 1;
L_0x1f01c50 .part v0x1ec6190_0, 22, 1;
L_0x1f01cf0 .part v0x1ec6290_0, 22, 1;
L_0x1f01ea0 .part L_0x1f1e910, 22, 1;
L_0x1f01f40 .part v0x1ec60c0_0, 0, 1;
L_0x1eff6f0 .part v0x1ec60c0_0, 1, 1;
L_0x1eff790 .part v0x1ec60c0_0, 2, 1;
L_0x1f04520 .part v0x1ec6190_0, 23, 1;
L_0x1f045c0 .part v0x1ec6290_0, 23, 1;
L_0x1f04770 .part L_0x1f1e910, 23, 1;
L_0x1f04810 .part v0x1ec60c0_0, 0, 1;
L_0x1f01fe0 .part v0x1ec60c0_0, 1, 1;
L_0x1f02080 .part v0x1ec60c0_0, 2, 1;
L_0x1f06e20 .part v0x1ec6190_0, 24, 1;
L_0x1f06ec0 .part v0x1ec6290_0, 24, 1;
L_0x1f07070 .part L_0x1f1e910, 24, 1;
L_0x1f07110 .part v0x1ec60c0_0, 0, 1;
L_0x1f048b0 .part v0x1ec60c0_0, 1, 1;
L_0x1f04950 .part v0x1ec60c0_0, 2, 1;
L_0x1f096f0 .part v0x1ec6190_0, 25, 1;
L_0x1f09790 .part v0x1ec6290_0, 25, 1;
L_0x1f071b0 .part L_0x1f1e910, 25, 1;
L_0x1f07250 .part v0x1ec60c0_0, 0, 1;
L_0x1f072f0 .part v0x1ec60c0_0, 1, 1;
L_0x1f07390 .part v0x1ec60c0_0, 2, 1;
L_0x1f0bff0 .part v0x1ec6190_0, 26, 1;
L_0x1f0c090 .part v0x1ec6290_0, 26, 1;
L_0x1f09e80 .part L_0x1f1e910, 26, 1;
L_0x1f09940 .part v0x1ec60c0_0, 0, 1;
L_0x1f099e0 .part v0x1ec60c0_0, 1, 1;
L_0x1f09a80 .part v0x1ec60c0_0, 2, 1;
L_0x1f0e7f0 .part v0x1ec6190_0, 27, 1;
L_0x1f0e890 .part v0x1ec6290_0, 27, 1;
L_0x1f0ea40 .part L_0x1f1e910, 27, 1;
L_0x1f0eae0 .part v0x1ec60c0_0, 0, 1;
L_0x1f0c240 .part v0x1ec60c0_0, 1, 1;
L_0x1f0c2e0 .part v0x1ec60c0_0, 2, 1;
L_0x1f11060 .part v0x1ec6190_0, 28, 1;
L_0x1f11100 .part v0x1ec6290_0, 28, 1;
L_0x1f0eb80 .part L_0x1f1e910, 28, 1;
L_0x1f0ec20 .part v0x1ec60c0_0, 0, 1;
L_0x1f0ecc0 .part v0x1ec60c0_0, 1, 1;
L_0x1f0ed60 .part v0x1ec60c0_0, 2, 1;
L_0x1f13910 .part v0x1ec6190_0, 29, 1;
L_0x1f139b0 .part v0x1ec6290_0, 29, 1;
L_0x1f13b60 .part L_0x1f1e910, 29, 1;
L_0x1f13c00 .part v0x1ec60c0_0, 0, 1;
L_0x1f112b0 .part v0x1ec60c0_0, 1, 1;
L_0x1f11350 .part v0x1ec60c0_0, 2, 1;
L_0x1f161e0 .part v0x1ec6190_0, 30, 1;
L_0x1eecfc0 .part v0x1ec6290_0, 30, 1;
L_0x1eed2e0 .part L_0x1f1e910, 30, 1;
L_0x1eed380 .part v0x1ec60c0_0, 0, 1;
L_0x1eed420 .part v0x1ec60c0_0, 1, 1;
L_0x1f13ca0 .part v0x1ec60c0_0, 2, 1;
LS_0x1f19790_0_0 .concat8 [ 1 1 1 1], L_0x1ec8880, L_0x1ecb250, L_0x1ecdad0, L_0x1ed0470;
LS_0x1f19790_0_4 .concat8 [ 1 1 1 1], L_0x1ed2e10, L_0x1ed5740, L_0x1ed7fb0, L_0x1eda9f0;
LS_0x1f19790_0_8 .concat8 [ 1 1 1 1], L_0x1edd430, L_0x1edfc90, L_0x1ee2550, L_0x1ee5050;
LS_0x1f19790_0_12 .concat8 [ 1 1 1 1], L_0x1ee7980, L_0x1eea200, L_0x1eeca80, L_0x1eef530;
LS_0x1f19790_0_16 .concat8 [ 1 1 1 1], L_0x1ef1ef0, L_0x1ef4770, L_0x1ef6fc0, L_0x1ef98a0;
LS_0x1f19790_0_20 .concat8 [ 1 1 1 1], L_0x1efc100, L_0x1efeec0, L_0x1f017b0, L_0x1f04080;
LS_0x1f19790_0_24 .concat8 [ 1 1 1 1], L_0x1f06980, L_0x1f09250, L_0x1f0bb50, L_0x1f0e350;
LS_0x1f19790_0_28 .concat8 [ 1 1 1 1], L_0x1f10bc0, L_0x1f13470, L_0x1f15d40, L_0x1f192f0;
LS_0x1f19790_1_0 .concat8 [ 4 4 4 4], LS_0x1f19790_0_0, LS_0x1f19790_0_4, LS_0x1f19790_0_8, LS_0x1f19790_0_12;
LS_0x1f19790_1_4 .concat8 [ 4 4 4 4], LS_0x1f19790_0_16, LS_0x1f19790_0_20, LS_0x1f19790_0_24, LS_0x1f19790_0_28;
L_0x1f19790 .concat8 [ 16 16 0 0], LS_0x1f19790_1_0, LS_0x1f19790_1_4;
L_0x1f1a2f0 .part v0x1ec6190_0, 31, 1;
L_0x1f16aa0 .part v0x1ec6290_0, 31, 1;
L_0x1f16c50 .part L_0x1f1e910, 31, 1;
L_0x1eed4c0 .part v0x1ec60c0_0, 0, 1;
L_0x1eed560 .part v0x1ec60c0_0, 1, 1;
L_0x1eed600 .part v0x1ec60c0_0, 2, 1;
L_0x1f16cf0 .part L_0x1f19790, 0, 1;
L_0x1f16f60 .part L_0x1f19790, 1, 1;
L_0x1f1a4a0 .part L_0x1f19790, 2, 1;
L_0x1f1a790 .part L_0x1f19790, 3, 1;
L_0x1f1b3c0 .part L_0x1f19790, 4, 1;
L_0x1f1ae50 .part L_0x1f19790, 5, 1;
L_0x1f1b070 .part L_0x1f19790, 6, 1;
L_0x1f1bc80 .part L_0x1f19790, 7, 1;
L_0x1f1bde0 .part L_0x1f19790, 8, 1;
L_0x1f1b5e0 .part L_0x1f19790, 9, 1;
L_0x1f1b800 .part L_0x1f19790, 10, 1;
L_0x1f1ba20 .part L_0x1f19790, 11, 1;
L_0x1f1c670 .part L_0x1f19790, 12, 1;
L_0x1f1c000 .part L_0x1f19790, 13, 1;
L_0x1f1c220 .part L_0x1f19790, 14, 1;
L_0x1f1bb70 .part L_0x1f19790, 15, 1;
L_0x1f1d130 .part L_0x1f19790, 16, 1;
L_0x1f1c890 .part L_0x1f19790, 17, 1;
L_0x1f1cab0 .part L_0x1f19790, 18, 1;
L_0x1f1ccd0 .part L_0x1f19790, 19, 1;
L_0x1f1da00 .part L_0x1f19790, 20, 1;
L_0x1f1d350 .part L_0x1f19790, 21, 1;
L_0x1f1d570 .part L_0x1f19790, 22, 1;
L_0x1f1d790 .part L_0x1f19790, 23, 1;
L_0x1f1e280 .part L_0x1f19790, 24, 1;
L_0x1f1dc20 .part L_0x1f19790, 25, 1;
L_0x1f1de40 .part L_0x1f19790, 26, 1;
L_0x1f1e060 .part L_0x1f19790, 27, 1;
L_0x1f1eb20 .part L_0x1f19790, 28, 1;
L_0x1f1e4a0 .part L_0x1f19790, 29, 1;
L_0x1f1e6c0 .part L_0x1f19790, 30, 1;
L_0x1f1c440 .part v0x1ec60c0_0, 0, 1;
L_0x1f1e820 .part v0x1ec60c0_0, 0, 1;
LS_0x1f1e910_0_0 .concat8 [ 1 1 1 1], L_0x1f1ec80, L_0x1ec74a0, L_0x1ec9ff0, L_0x1ecc820;
LS_0x1f1e910_0_4 .concat8 [ 1 1 1 1], L_0x1ecf1c0, L_0x1ed1a80, L_0x1ed4490, L_0x1ed6d00;
LS_0x1f1e910_0_8 .concat8 [ 1 1 1 1], L_0x1ed9740, L_0x1edc0e0, L_0x1edea30, L_0x1ee12f0;
LS_0x1f1e910_0_12 .concat8 [ 1 1 1 1], L_0x1ee3d70, L_0x1ee6720, L_0x1ee8fa0, L_0x1eeb850;
LS_0x1f1e910_0_16 .concat8 [ 1 1 1 1], L_0x1eee280, L_0x1ef0c40, L_0x1ef34c0, L_0x1ef5d10;
LS_0x1f1e910_0_20 .concat8 [ 1 1 1 1], L_0x1ef85f0, L_0x1efae50, L_0x1efdb70, L_0x1f00460;
LS_0x1f1e910_0_24 .concat8 [ 1 1 1 1], L_0x1f02d30, L_0x1f05630, L_0x1f07f00, L_0x1f0a800;
LS_0x1f1e910_0_28 .concat8 [ 1 1 1 1], L_0x1f0d0a0, L_0x1f0f910, L_0x1f121c0, L_0x1f14a40;
LS_0x1f1e910_0_32 .concat8 [ 1 0 0 0], L_0x1ec2d60;
LS_0x1f1e910_1_0 .concat8 [ 4 4 4 4], LS_0x1f1e910_0_0, LS_0x1f1e910_0_4, LS_0x1f1e910_0_8, LS_0x1f1e910_0_12;
LS_0x1f1e910_1_4 .concat8 [ 4 4 4 4], LS_0x1f1e910_0_16, LS_0x1f1e910_0_20, LS_0x1f1e910_0_24, LS_0x1f1e910_0_28;
LS_0x1f1e910_1_8 .concat8 [ 1 0 0 0], LS_0x1f1e910_0_32;
L_0x1f1e910 .concat8 [ 16 16 1 0], LS_0x1f1e910_1_0, LS_0x1f1e910_1_4, LS_0x1f1e910_1_8;
L_0x1f1eef0 .part L_0x1f1e910, 32, 1;
L_0x1f1f050 .part L_0x1f1e910, 32, 1;
L_0x1f20950 .part v0x1ec6190_0, 31, 1;
L_0x1f1f790 .part v0x1ec6290_0, 31, 1;
L_0x1f1f880 .part L_0x1f19790, 31, 1;
L_0x1f1f970 .part v0x1ec60c0_0, 2, 1;
L_0x1f1fd80 .part L_0x1f19790, 31, 1;
L_0x1f20ab0 .part v0x1ec60c0_0, 0, 1;
L_0x1f20b50 .part v0x1ec60c0_0, 1, 1;
LS_0x1f21160_0_0 .concat8 [ 1 1 1 1], L_0x1f19150, L_0x1f16e50, L_0x1f1a3e0, L_0x1f1a690;
LS_0x1f21160_0_4 .concat8 [ 1 1 1 1], L_0x1f1a880, L_0x1f1ad90, L_0x1f1afb0, L_0x1f1a600;
LS_0x1f21160_0_8 .concat8 [ 1 1 1 1], L_0x1f1bd20, L_0x1f1b520, L_0x1f1b740, L_0x1f1b960;
LS_0x1f21160_0_12 .concat8 [ 1 1 1 1], L_0x1f1c600, L_0x1f1bf40, L_0x1f1c160, L_0x1f1b1d0;
LS_0x1f21160_0_16 .concat8 [ 1 1 1 1], L_0x1f1d070, L_0x1f1c7d0, L_0x1f1c9f0, L_0x1f1cc10;
LS_0x1f21160_0_20 .concat8 [ 1 1 1 1], L_0x1f1d940, L_0x1f1d290, L_0x1f1d4b0, L_0x1f1d6d0;
LS_0x1f21160_0_24 .concat8 [ 1 1 1 1], L_0x1f1d830, L_0x1f1db60, L_0x1f1dd80, L_0x1f1dfa0;
LS_0x1f21160_0_28 .concat8 [ 1 1 1 1], L_0x1f1e100, L_0x1f1e3e0, L_0x1f1e600, L_0x1f22320;
LS_0x1f21160_1_0 .concat8 [ 4 4 4 4], LS_0x1f21160_0_0, LS_0x1f21160_0_4, LS_0x1f21160_0_8, LS_0x1f21160_0_12;
LS_0x1f21160_1_4 .concat8 [ 4 4 4 4], LS_0x1f21160_0_16, LS_0x1f21160_0_20, LS_0x1f21160_0_24, LS_0x1f21160_0_28;
L_0x1f21160 .concat8 [ 16 16 0 0], LS_0x1f21160_1_0, LS_0x1f21160_1_4;
L_0x1f22480 .part L_0x1f19790, 31, 1;
L_0x1f21360 .part L_0x1f21160, 1, 1;
S_0x1da7b40 .scope generate, "genblk1[0]" "genblk1[0]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1d8b710 .param/l "i" 0 3 139, +C4<00>;
S_0x1da2110 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1da7b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ec6590/d .functor AND 1, L_0x1ec8d20, L_0x1ec8dc0, C4<1>, C4<1>;
L_0x1ec6590 .delay 1 (5000,5000,5000) L_0x1ec6590/d;
L_0x1ec6720/d .functor NAND 1, L_0x1ec8d20, L_0x1ec8dc0, C4<1>, C4<1>;
L_0x1ec6720 .delay 1 (5000,5000,5000) L_0x1ec6720/d;
L_0x1ec6880/d .functor OR 1, L_0x1ec8d20, L_0x1ec8dc0, C4<0>, C4<0>;
L_0x1ec6880 .delay 1 (5000,5000,5000) L_0x1ec6880/d;
L_0x1ec6a10/d .functor NOR 1, L_0x1ec8d20, L_0x1ec8dc0, C4<0>, C4<0>;
L_0x1ec6a10 .delay 1 (5000,5000,5000) L_0x1ec6a10/d;
L_0x1ec6b30/d .functor XOR 1, L_0x1ec8d20, L_0x1ec8dc0, C4<0>, C4<0>;
L_0x1ec6b30 .delay 1 (5000,5000,5000) L_0x1ec6b30/d;
L_0x1ec76a0/d .functor NOT 1, L_0x1ec9010, C4<0>, C4<0>, C4<0>;
L_0x1ec76a0 .delay 1 (5000,5000,5000) L_0x1ec76a0/d;
L_0x1ec7800/d .functor NOT 1, L_0x1ec9100, C4<0>, C4<0>, C4<0>;
L_0x1ec7800 .delay 1 (5000,5000,5000) L_0x1ec7800/d;
L_0x1ec78c0/d .functor NOT 1, L_0x1ec91a0, C4<0>, C4<0>, C4<0>;
L_0x1ec78c0 .delay 1 (5000,5000,5000) L_0x1ec78c0/d;
L_0x1ec7a70/d .functor AND 1, L_0x1ec6fc0, L_0x1ec76a0, L_0x1ec7800, L_0x1ec78c0;
L_0x1ec7a70 .delay 1 (5000,5000,5000) L_0x1ec7a70/d;
L_0x1ec7c20/d .functor AND 1, L_0x1ec6fc0, L_0x1ec9010, L_0x1ec7800, L_0x1ec78c0;
L_0x1ec7c20 .delay 1 (5000,5000,5000) L_0x1ec7c20/d;
L_0x1ec7e30/d .functor AND 1, L_0x1ec6b30, L_0x1ec76a0, L_0x1ec9100, L_0x1ec78c0;
L_0x1ec7e30 .delay 1 (5000,5000,5000) L_0x1ec7e30/d;
L_0x1ec8010/d .functor AND 1, L_0x1ec6590, L_0x1ec76a0, L_0x1ec7800, L_0x1ec91a0;
L_0x1ec8010 .delay 1 (5000,5000,5000) L_0x1ec8010/d;
L_0x1ec8300/d .functor AND 1, L_0x1ec6720, L_0x1ec9010, L_0x1ec7800, L_0x1ec91a0;
L_0x1ec8300 .delay 1 (5000,5000,5000) L_0x1ec8300/d;
L_0x1ec8410/d .functor AND 1, L_0x1ec6a10, L_0x1ec76a0, L_0x1ec9100, L_0x1ec91a0;
L_0x1ec8410 .delay 1 (5000,5000,5000) L_0x1ec8410/d;
L_0x1ec8290/d .functor AND 1, L_0x1ec6880, L_0x1ec9010, L_0x1ec9100, L_0x1ec91a0;
L_0x1ec8290 .delay 1 (5000,5000,5000) L_0x1ec8290/d;
L_0x1ec8880/0/0 .functor OR 1, L_0x1ec7a70, L_0x1ec7c20, L_0x1ec7e30, L_0x1ec8010;
L_0x1ec8880/0/4 .functor OR 1, L_0x1ec8300, L_0x1ec8410, L_0x1ec8290, C4<0>;
L_0x1ec8880/d .functor OR 1, L_0x1ec8880/0/0, L_0x1ec8880/0/4, C4<0>, C4<0>;
L_0x1ec8880 .delay 1 (5000,5000,5000) L_0x1ec8880/d;
v0x1e6f7b0_0 .net "a", 0 0, L_0x1ec8d20;  1 drivers
v0x1e6f870_0 .net "addSub", 0 0, L_0x1ec6fc0;  1 drivers
v0x1e6f940_0 .net "andRes", 0 0, L_0x1ec6590;  1 drivers
v0x1e6fa10_0 .net "b", 0 0, L_0x1ec8dc0;  1 drivers
v0x1e6fae0_0 .net "carryIn", 0 0, L_0x1ec8f70;  1 drivers
v0x1e6fb80_0 .net "carryOut", 0 0, L_0x1ec74a0;  1 drivers
v0x1e6fc50_0 .net "initialResult", 0 0, L_0x1ec8880;  1 drivers
v0x1e6fcf0_0 .net "isAdd", 0 0, L_0x1ec7a70;  1 drivers
v0x1e6fd90_0 .net "isAnd", 0 0, L_0x1ec8010;  1 drivers
v0x1e6fec0_0 .net "isNand", 0 0, L_0x1ec8300;  1 drivers
v0x1e6ff60_0 .net "isNor", 0 0, L_0x1ec8410;  1 drivers
v0x1e70000_0 .net "isOr", 0 0, L_0x1ec8290;  1 drivers
v0x1e700c0_0 .net "isSub", 0 0, L_0x1ec7c20;  1 drivers
v0x1e70180_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e70250_0 .net "isXor", 0 0, L_0x1ec7e30;  1 drivers
v0x1e702f0_0 .net "nandRes", 0 0, L_0x1ec6720;  1 drivers
v0x1e703b0_0 .net "norRes", 0 0, L_0x1ec6a10;  1 drivers
v0x1e70560_0 .net "orRes", 0 0, L_0x1ec6880;  1 drivers
v0x1e70600_0 .net "s0", 0 0, L_0x1ec9010;  1 drivers
v0x1e706a0_0 .net "s0inv", 0 0, L_0x1ec76a0;  1 drivers
v0x1e70740_0 .net "s1", 0 0, L_0x1ec9100;  1 drivers
v0x1e70800_0 .net "s1inv", 0 0, L_0x1ec7800;  1 drivers
v0x1e708c0_0 .net "s2", 0 0, L_0x1ec91a0;  1 drivers
v0x1e70980_0 .net "s2inv", 0 0, L_0x1ec78c0;  1 drivers
v0x1e70a40_0 .net "xorRes", 0 0, L_0x1ec6b30;  1 drivers
S_0x1d9c6e0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1da2110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ec6cb0/d .functor XOR 1, L_0x1ec8dc0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ec6cb0 .delay 1 (5000,5000,5000) L_0x1ec6cb0/d;
L_0x1ec6e10/d .functor XOR 1, L_0x1ec8d20, L_0x1ec6cb0, C4<0>, C4<0>;
L_0x1ec6e10 .delay 1 (5000,5000,5000) L_0x1ec6e10/d;
L_0x1ec6fc0/d .functor XOR 1, L_0x1ec6e10, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ec6fc0 .delay 1 (5000,5000,5000) L_0x1ec6fc0/d;
L_0x1ec7170/d .functor AND 1, L_0x1ec8d20, L_0x1ec6cb0, C4<1>, C4<1>;
L_0x1ec7170 .delay 1 (5000,5000,5000) L_0x1ec7170/d;
L_0x1ec73e0/d .functor AND 1, L_0x1ec6e10, L_0x1ec8f70, C4<1>, C4<1>;
L_0x1ec73e0 .delay 1 (5000,5000,5000) L_0x1ec73e0/d;
L_0x1ec74a0/d .functor OR 1, L_0x1ec7170, L_0x1ec73e0, C4<0>, C4<0>;
L_0x1ec74a0 .delay 1 (5000,5000,5000) L_0x1ec74a0/d;
v0x1d9ccc0_0 .net "AandB", 0 0, L_0x1ec7170;  1 drivers
v0x1e6ef00_0 .net "BxorSub", 0 0, L_0x1ec6cb0;  1 drivers
v0x1e6efc0_0 .net "a", 0 0, L_0x1ec8d20;  alias, 1 drivers
v0x1e6f090_0 .net "b", 0 0, L_0x1ec8dc0;  alias, 1 drivers
v0x1e6f150_0 .net "carryin", 0 0, L_0x1ec8f70;  alias, 1 drivers
v0x1e6f260_0 .net "carryout", 0 0, L_0x1ec74a0;  alias, 1 drivers
v0x1e6f320_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e6f3e0_0 .net "res", 0 0, L_0x1ec6fc0;  alias, 1 drivers
v0x1e6f4a0_0 .net "xAorB", 0 0, L_0x1ec6e10;  1 drivers
v0x1e6f5f0_0 .net "xAorBandCin", 0 0, L_0x1ec73e0;  1 drivers
S_0x1e70c20 .scope generate, "genblk1[1]" "genblk1[1]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e70de0 .param/l "i" 0 3 139, +C4<01>;
S_0x1e70ea0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e70c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ec92d0/d .functor AND 1, L_0x1ecb6f0, L_0x1ecb790, C4<1>, C4<1>;
L_0x1ec92d0 .delay 1 (5000,5000,5000) L_0x1ec92d0/d;
L_0x1ec93e0/d .functor NAND 1, L_0x1ecb6f0, L_0x1ecb790, C4<1>, C4<1>;
L_0x1ec93e0 .delay 1 (5000,5000,5000) L_0x1ec93e0/d;
L_0x1ec9540/d .functor OR 1, L_0x1ecb6f0, L_0x1ecb790, C4<0>, C4<0>;
L_0x1ec9540 .delay 1 (5000,5000,5000) L_0x1ec9540/d;
L_0x1ec96d0/d .functor NOR 1, L_0x1ecb6f0, L_0x1ecb790, C4<0>, C4<0>;
L_0x1ec96d0 .delay 1 (5000,5000,5000) L_0x1ec96d0/d;
L_0x1ec9790/d .functor XOR 1, L_0x1ecb6f0, L_0x1ecb790, C4<0>, C4<0>;
L_0x1ec9790 .delay 1 (5000,5000,5000) L_0x1ec9790/d;
L_0x1eca1f0/d .functor NOT 1, L_0x1ecb990, C4<0>, C4<0>, C4<0>;
L_0x1eca1f0 .delay 1 (5000,5000,5000) L_0x1eca1f0/d;
L_0x1eca350/d .functor NOT 1, L_0x1ecba30, C4<0>, C4<0>, C4<0>;
L_0x1eca350 .delay 1 (5000,5000,5000) L_0x1eca350/d;
L_0x1eca410/d .functor NOT 1, L_0x1ecbad0, C4<0>, C4<0>, C4<0>;
L_0x1eca410 .delay 1 (5000,5000,5000) L_0x1eca410/d;
L_0x1eca5c0/d .functor AND 1, L_0x1ec9b10, L_0x1eca1f0, L_0x1eca350, L_0x1eca410;
L_0x1eca5c0 .delay 1 (5000,5000,5000) L_0x1eca5c0/d;
L_0x1eca770/d .functor AND 1, L_0x1ec9b10, L_0x1ecb990, L_0x1eca350, L_0x1eca410;
L_0x1eca770 .delay 1 (5000,5000,5000) L_0x1eca770/d;
L_0x1eca920/d .functor AND 1, L_0x1ec9790, L_0x1eca1f0, L_0x1ecba30, L_0x1eca410;
L_0x1eca920 .delay 1 (5000,5000,5000) L_0x1eca920/d;
L_0x1ecab10/d .functor AND 1, L_0x1ec92d0, L_0x1eca1f0, L_0x1eca350, L_0x1ecbad0;
L_0x1ecab10 .delay 1 (5000,5000,5000) L_0x1ecab10/d;
L_0x1ecad60/d .functor AND 1, L_0x1ec93e0, L_0x1ecb990, L_0x1eca350, L_0x1ecbad0;
L_0x1ecad60 .delay 1 (5000,5000,5000) L_0x1ecad60/d;
L_0x1ecaef0/d .functor AND 1, L_0x1ec96d0, L_0x1eca1f0, L_0x1ecba30, L_0x1ecbad0;
L_0x1ecaef0 .delay 1 (5000,5000,5000) L_0x1ecaef0/d;
L_0x1ecacf0/d .functor AND 1, L_0x1ec9540, L_0x1ecb990, L_0x1ecba30, L_0x1ecbad0;
L_0x1ecacf0 .delay 1 (5000,5000,5000) L_0x1ecacf0/d;
L_0x1ecb250/0/0 .functor OR 1, L_0x1eca5c0, L_0x1eca770, L_0x1eca920, L_0x1ecab10;
L_0x1ecb250/0/4 .functor OR 1, L_0x1ecad60, L_0x1ecaef0, L_0x1ecacf0, C4<0>;
L_0x1ecb250/d .functor OR 1, L_0x1ecb250/0/0, L_0x1ecb250/0/4, C4<0>, C4<0>;
L_0x1ecb250 .delay 1 (5000,5000,5000) L_0x1ecb250/d;
v0x1e71df0_0 .net "a", 0 0, L_0x1ecb6f0;  1 drivers
v0x1e71eb0_0 .net "addSub", 0 0, L_0x1ec9b10;  1 drivers
v0x1e71f50_0 .net "andRes", 0 0, L_0x1ec92d0;  1 drivers
v0x1e72020_0 .net "b", 0 0, L_0x1ecb790;  1 drivers
v0x1e720f0_0 .net "carryIn", 0 0, L_0x1ec9600;  1 drivers
v0x1e72190_0 .net "carryOut", 0 0, L_0x1ec9ff0;  1 drivers
v0x1e72260_0 .net "initialResult", 0 0, L_0x1ecb250;  1 drivers
v0x1e72300_0 .net "isAdd", 0 0, L_0x1eca5c0;  1 drivers
v0x1e723a0_0 .net "isAnd", 0 0, L_0x1ecab10;  1 drivers
v0x1e724d0_0 .net "isNand", 0 0, L_0x1ecad60;  1 drivers
v0x1e72570_0 .net "isNor", 0 0, L_0x1ecaef0;  1 drivers
v0x1e72610_0 .net "isOr", 0 0, L_0x1ecacf0;  1 drivers
v0x1e726d0_0 .net "isSub", 0 0, L_0x1eca770;  1 drivers
v0x1e72790_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e72830_0 .net "isXor", 0 0, L_0x1eca920;  1 drivers
v0x1e728f0_0 .net "nandRes", 0 0, L_0x1ec93e0;  1 drivers
v0x1e729b0_0 .net "norRes", 0 0, L_0x1ec96d0;  1 drivers
v0x1e72b60_0 .net "orRes", 0 0, L_0x1ec9540;  1 drivers
v0x1e72c00_0 .net "s0", 0 0, L_0x1ecb990;  1 drivers
v0x1e72ca0_0 .net "s0inv", 0 0, L_0x1eca1f0;  1 drivers
v0x1e72d40_0 .net "s1", 0 0, L_0x1ecba30;  1 drivers
v0x1e72e00_0 .net "s1inv", 0 0, L_0x1eca350;  1 drivers
v0x1e72ec0_0 .net "s2", 0 0, L_0x1ecbad0;  1 drivers
v0x1e72f80_0 .net "s2inv", 0 0, L_0x1eca410;  1 drivers
v0x1e73040_0 .net "xorRes", 0 0, L_0x1ec9790;  1 drivers
S_0x1e711a0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e70ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ec98f0/d .functor XOR 1, L_0x1ecb790, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ec98f0 .delay 1 (5000,5000,5000) L_0x1ec98f0/d;
L_0x1ec99b0/d .functor XOR 1, L_0x1ecb6f0, L_0x1ec98f0, C4<0>, C4<0>;
L_0x1ec99b0 .delay 1 (5000,5000,5000) L_0x1ec99b0/d;
L_0x1ec9b10/d .functor XOR 1, L_0x1ec99b0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ec9b10 .delay 1 (5000,5000,5000) L_0x1ec9b10/d;
L_0x1ec9cc0/d .functor AND 1, L_0x1ecb6f0, L_0x1ec98f0, C4<1>, C4<1>;
L_0x1ec9cc0 .delay 1 (5000,5000,5000) L_0x1ec9cc0/d;
L_0x1ec9f30/d .functor AND 1, L_0x1ec99b0, L_0x1ec9600, C4<1>, C4<1>;
L_0x1ec9f30 .delay 1 (5000,5000,5000) L_0x1ec9f30/d;
L_0x1ec9ff0/d .functor OR 1, L_0x1ec9cc0, L_0x1ec9f30, C4<0>, C4<0>;
L_0x1ec9ff0 .delay 1 (5000,5000,5000) L_0x1ec9ff0/d;
v0x1e71430_0 .net "AandB", 0 0, L_0x1ec9cc0;  1 drivers
v0x1e71510_0 .net "BxorSub", 0 0, L_0x1ec98f0;  1 drivers
v0x1e715d0_0 .net "a", 0 0, L_0x1ecb6f0;  alias, 1 drivers
v0x1e716a0_0 .net "b", 0 0, L_0x1ecb790;  alias, 1 drivers
v0x1e71760_0 .net "carryin", 0 0, L_0x1ec9600;  alias, 1 drivers
v0x1e71870_0 .net "carryout", 0 0, L_0x1ec9ff0;  alias, 1 drivers
v0x1e71930_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e71a20_0 .net "res", 0 0, L_0x1ec9b10;  alias, 1 drivers
v0x1e71ae0_0 .net "xAorB", 0 0, L_0x1ec99b0;  1 drivers
v0x1e71c30_0 .net "xAorBandCin", 0 0, L_0x1ec9f30;  1 drivers
S_0x1e73220 .scope generate, "genblk1[2]" "genblk1[2]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e73410 .param/l "i" 0 3 139, +C4<010>;
S_0x1e734b0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e73220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ecbbe0/d .functor AND 1, L_0x1ecdf70, L_0x1ece0a0, C4<1>, C4<1>;
L_0x1ecbbe0 .delay 1 (5000,5000,5000) L_0x1ecbbe0/d;
L_0x1ecbd40/d .functor NAND 1, L_0x1ecdf70, L_0x1ece0a0, C4<1>, C4<1>;
L_0x1ecbd40 .delay 1 (5000,5000,5000) L_0x1ecbd40/d;
L_0x1ecbea0/d .functor OR 1, L_0x1ecdf70, L_0x1ece0a0, C4<0>, C4<0>;
L_0x1ecbea0 .delay 1 (5000,5000,5000) L_0x1ecbea0/d;
L_0x1ecbfa0/d .functor NOR 1, L_0x1ecdf70, L_0x1ece0a0, C4<0>, C4<0>;
L_0x1ecbfa0 .delay 1 (5000,5000,5000) L_0x1ecbfa0/d;
L_0x1ecc010/d .functor XOR 1, L_0x1ecdf70, L_0x1ece0a0, C4<0>, C4<0>;
L_0x1ecc010 .delay 1 (5000,5000,5000) L_0x1ecc010/d;
L_0x1ecca20/d .functor NOT 1, L_0x1ece2f0, C4<0>, C4<0>, C4<0>;
L_0x1ecca20 .delay 1 (5000,5000,5000) L_0x1ecca20/d;
L_0x1eccb80/d .functor NOT 1, L_0x1ece4a0, C4<0>, C4<0>, C4<0>;
L_0x1eccb80 .delay 1 (5000,5000,5000) L_0x1eccb80/d;
L_0x1eccbf0/d .functor NOT 1, L_0x1ece540, C4<0>, C4<0>, C4<0>;
L_0x1eccbf0 .delay 1 (5000,5000,5000) L_0x1eccbf0/d;
L_0x1eccda0/d .functor AND 1, L_0x1ecc340, L_0x1ecca20, L_0x1eccb80, L_0x1eccbf0;
L_0x1eccda0 .delay 1 (5000,5000,5000) L_0x1eccda0/d;
L_0x1eccf50/d .functor AND 1, L_0x1ecc340, L_0x1ece2f0, L_0x1eccb80, L_0x1eccbf0;
L_0x1eccf50 .delay 1 (5000,5000,5000) L_0x1eccf50/d;
L_0x1ecd160/d .functor AND 1, L_0x1ecc010, L_0x1ecca20, L_0x1ece4a0, L_0x1eccbf0;
L_0x1ecd160 .delay 1 (5000,5000,5000) L_0x1ecd160/d;
L_0x1ecd340/d .functor AND 1, L_0x1ecbbe0, L_0x1ecca20, L_0x1eccb80, L_0x1ece540;
L_0x1ecd340 .delay 1 (5000,5000,5000) L_0x1ecd340/d;
L_0x1ecd630/d .functor AND 1, L_0x1ecbd40, L_0x1ece2f0, L_0x1eccb80, L_0x1ece540;
L_0x1ecd630 .delay 1 (5000,5000,5000) L_0x1ecd630/d;
L_0x1ecd740/d .functor AND 1, L_0x1ecbfa0, L_0x1ecca20, L_0x1ece4a0, L_0x1ece540;
L_0x1ecd740 .delay 1 (5000,5000,5000) L_0x1ecd740/d;
L_0x1ecd5c0/d .functor AND 1, L_0x1ecbea0, L_0x1ece2f0, L_0x1ece4a0, L_0x1ece540;
L_0x1ecd5c0 .delay 1 (5000,5000,5000) L_0x1ecd5c0/d;
L_0x1ecdad0/0/0 .functor OR 1, L_0x1eccda0, L_0x1eccf50, L_0x1ecd160, L_0x1ecd340;
L_0x1ecdad0/0/4 .functor OR 1, L_0x1ecd630, L_0x1ecd740, L_0x1ecd5c0, C4<0>;
L_0x1ecdad0/d .functor OR 1, L_0x1ecdad0/0/0, L_0x1ecdad0/0/4, C4<0>, C4<0>;
L_0x1ecdad0 .delay 1 (5000,5000,5000) L_0x1ecdad0/d;
v0x1e74440_0 .net "a", 0 0, L_0x1ecdf70;  1 drivers
v0x1e74500_0 .net "addSub", 0 0, L_0x1ecc340;  1 drivers
v0x1e745d0_0 .net "andRes", 0 0, L_0x1ecbbe0;  1 drivers
v0x1e746a0_0 .net "b", 0 0, L_0x1ece0a0;  1 drivers
v0x1e74770_0 .net "carryIn", 0 0, L_0x1ece250;  1 drivers
v0x1e74810_0 .net "carryOut", 0 0, L_0x1ecc820;  1 drivers
v0x1e748e0_0 .net "initialResult", 0 0, L_0x1ecdad0;  1 drivers
v0x1e74980_0 .net "isAdd", 0 0, L_0x1eccda0;  1 drivers
v0x1e74a20_0 .net "isAnd", 0 0, L_0x1ecd340;  1 drivers
v0x1e74b50_0 .net "isNand", 0 0, L_0x1ecd630;  1 drivers
v0x1e74bf0_0 .net "isNor", 0 0, L_0x1ecd740;  1 drivers
v0x1e74c90_0 .net "isOr", 0 0, L_0x1ecd5c0;  1 drivers
v0x1e74d50_0 .net "isSub", 0 0, L_0x1eccf50;  1 drivers
v0x1e74e10_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e74eb0_0 .net "isXor", 0 0, L_0x1ecd160;  1 drivers
v0x1e74f70_0 .net "nandRes", 0 0, L_0x1ecbd40;  1 drivers
v0x1e75030_0 .net "norRes", 0 0, L_0x1ecbfa0;  1 drivers
v0x1e751e0_0 .net "orRes", 0 0, L_0x1ecbea0;  1 drivers
v0x1e75280_0 .net "s0", 0 0, L_0x1ece2f0;  1 drivers
v0x1e75320_0 .net "s0inv", 0 0, L_0x1ecca20;  1 drivers
v0x1e753c0_0 .net "s1", 0 0, L_0x1ece4a0;  1 drivers
v0x1e75480_0 .net "s1inv", 0 0, L_0x1eccb80;  1 drivers
v0x1e75540_0 .net "s2", 0 0, L_0x1ece540;  1 drivers
v0x1e75600_0 .net "s2inv", 0 0, L_0x1eccbf0;  1 drivers
v0x1e756c0_0 .net "xorRes", 0 0, L_0x1ecc010;  1 drivers
S_0x1e737b0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e734b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ecc0d0/d .functor XOR 1, L_0x1ece0a0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ecc0d0 .delay 1 (5000,5000,5000) L_0x1ecc0d0/d;
L_0x1ecc230/d .functor XOR 1, L_0x1ecdf70, L_0x1ecc0d0, C4<0>, C4<0>;
L_0x1ecc230 .delay 1 (5000,5000,5000) L_0x1ecc230/d;
L_0x1ecc340/d .functor XOR 1, L_0x1ecc230, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ecc340 .delay 1 (5000,5000,5000) L_0x1ecc340/d;
L_0x1ecc4f0/d .functor AND 1, L_0x1ecdf70, L_0x1ecc0d0, C4<1>, C4<1>;
L_0x1ecc4f0 .delay 1 (5000,5000,5000) L_0x1ecc4f0/d;
L_0x1ecc760/d .functor AND 1, L_0x1ecc230, L_0x1ece250, C4<1>, C4<1>;
L_0x1ecc760 .delay 1 (5000,5000,5000) L_0x1ecc760/d;
L_0x1ecc820/d .functor OR 1, L_0x1ecc4f0, L_0x1ecc760, C4<0>, C4<0>;
L_0x1ecc820 .delay 1 (5000,5000,5000) L_0x1ecc820/d;
v0x1e73a40_0 .net "AandB", 0 0, L_0x1ecc4f0;  1 drivers
v0x1e73b20_0 .net "BxorSub", 0 0, L_0x1ecc0d0;  1 drivers
v0x1e73be0_0 .net "a", 0 0, L_0x1ecdf70;  alias, 1 drivers
v0x1e73cb0_0 .net "b", 0 0, L_0x1ece0a0;  alias, 1 drivers
v0x1e73d70_0 .net "carryin", 0 0, L_0x1ece250;  alias, 1 drivers
v0x1e73e80_0 .net "carryout", 0 0, L_0x1ecc820;  alias, 1 drivers
v0x1e73f40_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e74070_0 .net "res", 0 0, L_0x1ecc340;  alias, 1 drivers
v0x1e74130_0 .net "xAorB", 0 0, L_0x1ecc230;  1 drivers
v0x1e74280_0 .net "xAorBandCin", 0 0, L_0x1ecc760;  1 drivers
S_0x1e758a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e719d0 .param/l "i" 0 3 139, +C4<011>;
S_0x1e75ad0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e758a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ecbb70/d .functor AND 1, L_0x1ed0910, L_0x1ed09b0, C4<1>, C4<1>;
L_0x1ecbb70 .delay 1 (5000,5000,5000) L_0x1ecbb70/d;
L_0x1ecd930/d .functor NAND 1, L_0x1ed0910, L_0x1ed09b0, C4<1>, C4<1>;
L_0x1ecd930 .delay 1 (5000,5000,5000) L_0x1ecd930/d;
L_0x1ece6d0/d .functor OR 1, L_0x1ed0910, L_0x1ed09b0, C4<0>, C4<0>;
L_0x1ece6d0 .delay 1 (5000,5000,5000) L_0x1ece6d0/d;
L_0x1ece8c0/d .functor NOR 1, L_0x1ed0910, L_0x1ed09b0, C4<0>, C4<0>;
L_0x1ece8c0 .delay 1 (5000,5000,5000) L_0x1ece8c0/d;
L_0x1ece980/d .functor XOR 1, L_0x1ed0910, L_0x1ed09b0, C4<0>, C4<0>;
L_0x1ece980 .delay 1 (5000,5000,5000) L_0x1ece980/d;
L_0x1ecf3c0/d .functor NOT 1, L_0x1ed0c10, C4<0>, C4<0>, C4<0>;
L_0x1ecf3c0 .delay 1 (5000,5000,5000) L_0x1ecf3c0/d;
L_0x1ecf520/d .functor NOT 1, L_0x1ed0b60, C4<0>, C4<0>, C4<0>;
L_0x1ecf520 .delay 1 (5000,5000,5000) L_0x1ecf520/d;
L_0x1ecf590/d .functor NOT 1, L_0x1ed0d70, C4<0>, C4<0>, C4<0>;
L_0x1ecf590 .delay 1 (5000,5000,5000) L_0x1ecf590/d;
L_0x1ecf740/d .functor AND 1, L_0x1eced00, L_0x1ecf3c0, L_0x1ecf520, L_0x1ecf590;
L_0x1ecf740 .delay 1 (5000,5000,5000) L_0x1ecf740/d;
L_0x1ecf8f0/d .functor AND 1, L_0x1eced00, L_0x1ed0c10, L_0x1ecf520, L_0x1ecf590;
L_0x1ecf8f0 .delay 1 (5000,5000,5000) L_0x1ecf8f0/d;
L_0x1ecfb00/d .functor AND 1, L_0x1ece980, L_0x1ecf3c0, L_0x1ed0b60, L_0x1ecf590;
L_0x1ecfb00 .delay 1 (5000,5000,5000) L_0x1ecfb00/d;
L_0x1ecfce0/d .functor AND 1, L_0x1ecbb70, L_0x1ecf3c0, L_0x1ecf520, L_0x1ed0d70;
L_0x1ecfce0 .delay 1 (5000,5000,5000) L_0x1ecfce0/d;
L_0x1ecffd0/d .functor AND 1, L_0x1ecd930, L_0x1ed0c10, L_0x1ecf520, L_0x1ed0d70;
L_0x1ecffd0 .delay 1 (5000,5000,5000) L_0x1ecffd0/d;
L_0x1ed00e0/d .functor AND 1, L_0x1ece8c0, L_0x1ecf3c0, L_0x1ed0b60, L_0x1ed0d70;
L_0x1ed00e0 .delay 1 (5000,5000,5000) L_0x1ed00e0/d;
L_0x1ecff60/d .functor AND 1, L_0x1ece6d0, L_0x1ed0c10, L_0x1ed0b60, L_0x1ed0d70;
L_0x1ecff60 .delay 1 (5000,5000,5000) L_0x1ecff60/d;
L_0x1ed0470/0/0 .functor OR 1, L_0x1ecf740, L_0x1ecf8f0, L_0x1ecfb00, L_0x1ecfce0;
L_0x1ed0470/0/4 .functor OR 1, L_0x1ecffd0, L_0x1ed00e0, L_0x1ecff60, C4<0>;
L_0x1ed0470/d .functor OR 1, L_0x1ed0470/0/0, L_0x1ed0470/0/4, C4<0>, C4<0>;
L_0x1ed0470 .delay 1 (5000,5000,5000) L_0x1ed0470/d;
v0x1e769d0_0 .net "a", 0 0, L_0x1ed0910;  1 drivers
v0x1e76a90_0 .net "addSub", 0 0, L_0x1eced00;  1 drivers
v0x1e76b60_0 .net "andRes", 0 0, L_0x1ecbb70;  1 drivers
v0x1e76c30_0 .net "b", 0 0, L_0x1ed09b0;  1 drivers
v0x1e76d00_0 .net "carryIn", 0 0, L_0x1ece5e0;  1 drivers
v0x1e76da0_0 .net "carryOut", 0 0, L_0x1ecf1c0;  1 drivers
v0x1e76e70_0 .net "initialResult", 0 0, L_0x1ed0470;  1 drivers
v0x1e76f10_0 .net "isAdd", 0 0, L_0x1ecf740;  1 drivers
v0x1e76fb0_0 .net "isAnd", 0 0, L_0x1ecfce0;  1 drivers
v0x1e770e0_0 .net "isNand", 0 0, L_0x1ecffd0;  1 drivers
v0x1e77180_0 .net "isNor", 0 0, L_0x1ed00e0;  1 drivers
v0x1e77220_0 .net "isOr", 0 0, L_0x1ecff60;  1 drivers
v0x1e772e0_0 .net "isSub", 0 0, L_0x1ecf8f0;  1 drivers
v0x1e773a0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e77440_0 .net "isXor", 0 0, L_0x1ecfb00;  1 drivers
v0x1e77500_0 .net "nandRes", 0 0, L_0x1ecd930;  1 drivers
v0x1e775c0_0 .net "norRes", 0 0, L_0x1ece8c0;  1 drivers
v0x1e77770_0 .net "orRes", 0 0, L_0x1ece6d0;  1 drivers
v0x1e77810_0 .net "s0", 0 0, L_0x1ed0c10;  1 drivers
v0x1e778b0_0 .net "s0inv", 0 0, L_0x1ecf3c0;  1 drivers
v0x1e77950_0 .net "s1", 0 0, L_0x1ed0b60;  1 drivers
v0x1e77a10_0 .net "s1inv", 0 0, L_0x1ecf520;  1 drivers
v0x1e77ad0_0 .net "s2", 0 0, L_0x1ed0d70;  1 drivers
v0x1e77b90_0 .net "s2inv", 0 0, L_0x1ecf590;  1 drivers
v0x1e77c50_0 .net "xorRes", 0 0, L_0x1ece980;  1 drivers
S_0x1e75dd0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e75ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1eceae0/d .functor XOR 1, L_0x1ed09b0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1eceae0 .delay 1 (5000,5000,5000) L_0x1eceae0/d;
L_0x1eceba0/d .functor XOR 1, L_0x1ed0910, L_0x1eceae0, C4<0>, C4<0>;
L_0x1eceba0 .delay 1 (5000,5000,5000) L_0x1eceba0/d;
L_0x1eced00/d .functor XOR 1, L_0x1eceba0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1eced00 .delay 1 (5000,5000,5000) L_0x1eced00/d;
L_0x1eceeb0/d .functor AND 1, L_0x1ed0910, L_0x1eceae0, C4<1>, C4<1>;
L_0x1eceeb0 .delay 1 (5000,5000,5000) L_0x1eceeb0/d;
L_0x1ece740/d .functor AND 1, L_0x1eceba0, L_0x1ece5e0, C4<1>, C4<1>;
L_0x1ece740 .delay 1 (5000,5000,5000) L_0x1ece740/d;
L_0x1ecf1c0/d .functor OR 1, L_0x1eceeb0, L_0x1ece740, C4<0>, C4<0>;
L_0x1ecf1c0 .delay 1 (5000,5000,5000) L_0x1ecf1c0/d;
v0x1e76060_0 .net "AandB", 0 0, L_0x1eceeb0;  1 drivers
v0x1e76140_0 .net "BxorSub", 0 0, L_0x1eceae0;  1 drivers
v0x1e76200_0 .net "a", 0 0, L_0x1ed0910;  alias, 1 drivers
v0x1e762d0_0 .net "b", 0 0, L_0x1ed09b0;  alias, 1 drivers
v0x1e76390_0 .net "carryin", 0 0, L_0x1ece5e0;  alias, 1 drivers
v0x1e764a0_0 .net "carryout", 0 0, L_0x1ecf1c0;  alias, 1 drivers
v0x1e76560_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e76600_0 .net "res", 0 0, L_0x1eced00;  alias, 1 drivers
v0x1e766c0_0 .net "xAorB", 0 0, L_0x1eceba0;  1 drivers
v0x1e76810_0 .net "xAorBandCin", 0 0, L_0x1ece740;  1 drivers
S_0x1e77e30 .scope generate, "genblk1[4]" "genblk1[4]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e78040 .param/l "i" 0 3 139, +C4<0100>;
S_0x1e78100 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e77e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ed0840/d .functor AND 1, L_0x1ed3260, L_0x1ed3300, C4<1>, C4<1>;
L_0x1ed0840 .delay 1 (5000,5000,5000) L_0x1ed0840/d;
L_0x1ed0ee0/d .functor NAND 1, L_0x1ed3260, L_0x1ed3300, C4<1>, C4<1>;
L_0x1ed0ee0 .delay 1 (5000,5000,5000) L_0x1ed0ee0/d;
L_0x1ed02d0/d .functor OR 1, L_0x1ed3260, L_0x1ed3300, C4<0>, C4<0>;
L_0x1ed02d0 .delay 1 (5000,5000,5000) L_0x1ed02d0/d;
L_0x1ed1160/d .functor NOR 1, L_0x1ed3260, L_0x1ed3300, C4<0>, C4<0>;
L_0x1ed1160 .delay 1 (5000,5000,5000) L_0x1ed1160/d;
L_0x1ed1220/d .functor XOR 1, L_0x1ed3260, L_0x1ed3300, C4<0>, C4<0>;
L_0x1ed1220 .delay 1 (5000,5000,5000) L_0x1ed1220/d;
L_0x1ed1c80/d .functor NOT 1, L_0x1ed0e10, C4<0>, C4<0>, C4<0>;
L_0x1ed1c80 .delay 1 (5000,5000,5000) L_0x1ed1c80/d;
L_0x1ed1de0/d .functor NOT 1, L_0x1ed35a0, C4<0>, C4<0>, C4<0>;
L_0x1ed1de0 .delay 1 (5000,5000,5000) L_0x1ed1de0/d;
L_0x1ed1e50/d .functor NOT 1, L_0x1ed3640, C4<0>, C4<0>, C4<0>;
L_0x1ed1e50 .delay 1 (5000,5000,5000) L_0x1ed1e50/d;
L_0x1ed2000/d .functor AND 1, L_0x1ed15a0, L_0x1ed1c80, L_0x1ed1de0, L_0x1ed1e50;
L_0x1ed2000 .delay 1 (5000,5000,5000) L_0x1ed2000/d;
L_0x1ed21b0/d .functor AND 1, L_0x1ed15a0, L_0x1ed0e10, L_0x1ed1de0, L_0x1ed1e50;
L_0x1ed21b0 .delay 1 (5000,5000,5000) L_0x1ed21b0/d;
L_0x1ed23c0/d .functor AND 1, L_0x1ed1220, L_0x1ed1c80, L_0x1ed35a0, L_0x1ed1e50;
L_0x1ed23c0 .delay 1 (5000,5000,5000) L_0x1ed23c0/d;
L_0x1ed25a0/d .functor AND 1, L_0x1ed0840, L_0x1ed1c80, L_0x1ed1de0, L_0x1ed3640;
L_0x1ed25a0 .delay 1 (5000,5000,5000) L_0x1ed25a0/d;
L_0x1ed2890/d .functor AND 1, L_0x1ed0ee0, L_0x1ed0e10, L_0x1ed1de0, L_0x1ed3640;
L_0x1ed2890 .delay 1 (5000,5000,5000) L_0x1ed2890/d;
L_0x1ed29a0/d .functor AND 1, L_0x1ed1160, L_0x1ed1c80, L_0x1ed35a0, L_0x1ed3640;
L_0x1ed29a0 .delay 1 (5000,5000,5000) L_0x1ed29a0/d;
L_0x1ed2820/d .functor AND 1, L_0x1ed02d0, L_0x1ed0e10, L_0x1ed35a0, L_0x1ed3640;
L_0x1ed2820 .delay 1 (5000,5000,5000) L_0x1ed2820/d;
L_0x1ed2e10/0/0 .functor OR 1, L_0x1ed2000, L_0x1ed21b0, L_0x1ed23c0, L_0x1ed25a0;
L_0x1ed2e10/0/4 .functor OR 1, L_0x1ed2890, L_0x1ed29a0, L_0x1ed2820, C4<0>;
L_0x1ed2e10/d .functor OR 1, L_0x1ed2e10/0/0, L_0x1ed2e10/0/4, C4<0>, C4<0>;
L_0x1ed2e10 .delay 1 (5000,5000,5000) L_0x1ed2e10/d;
v0x1e79060_0 .net "a", 0 0, L_0x1ed3260;  1 drivers
v0x1e79120_0 .net "addSub", 0 0, L_0x1ed15a0;  1 drivers
v0x1e791f0_0 .net "andRes", 0 0, L_0x1ed0840;  1 drivers
v0x1e792c0_0 .net "b", 0 0, L_0x1ed3300;  1 drivers
v0x1e79390_0 .net "carryIn", 0 0, L_0x1ed1090;  1 drivers
v0x1e79430_0 .net "carryOut", 0 0, L_0x1ed1a80;  1 drivers
v0x1e79500_0 .net "initialResult", 0 0, L_0x1ed2e10;  1 drivers
v0x1e795a0_0 .net "isAdd", 0 0, L_0x1ed2000;  1 drivers
v0x1e79640_0 .net "isAnd", 0 0, L_0x1ed25a0;  1 drivers
v0x1e79770_0 .net "isNand", 0 0, L_0x1ed2890;  1 drivers
v0x1e79810_0 .net "isNor", 0 0, L_0x1ed29a0;  1 drivers
v0x1e798b0_0 .net "isOr", 0 0, L_0x1ed2820;  1 drivers
v0x1e79970_0 .net "isSub", 0 0, L_0x1ed21b0;  1 drivers
v0x1e79a30_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e79ad0_0 .net "isXor", 0 0, L_0x1ed23c0;  1 drivers
v0x1e79b90_0 .net "nandRes", 0 0, L_0x1ed0ee0;  1 drivers
v0x1e79c50_0 .net "norRes", 0 0, L_0x1ed1160;  1 drivers
v0x1e79e00_0 .net "orRes", 0 0, L_0x1ed02d0;  1 drivers
v0x1e79ea0_0 .net "s0", 0 0, L_0x1ed0e10;  1 drivers
v0x1e79f40_0 .net "s0inv", 0 0, L_0x1ed1c80;  1 drivers
v0x1e79fe0_0 .net "s1", 0 0, L_0x1ed35a0;  1 drivers
v0x1e7a0a0_0 .net "s1inv", 0 0, L_0x1ed1de0;  1 drivers
v0x1e7a160_0 .net "s2", 0 0, L_0x1ed3640;  1 drivers
v0x1e7a220_0 .net "s2inv", 0 0, L_0x1ed1e50;  1 drivers
v0x1e7a2e0_0 .net "xorRes", 0 0, L_0x1ed1220;  1 drivers
S_0x1e78400 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e78100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ed1380/d .functor XOR 1, L_0x1ed3300, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed1380 .delay 1 (5000,5000,5000) L_0x1ed1380/d;
L_0x1ed1440/d .functor XOR 1, L_0x1ed3260, L_0x1ed1380, C4<0>, C4<0>;
L_0x1ed1440 .delay 1 (5000,5000,5000) L_0x1ed1440/d;
L_0x1ed15a0/d .functor XOR 1, L_0x1ed1440, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed15a0 .delay 1 (5000,5000,5000) L_0x1ed15a0/d;
L_0x1ed1750/d .functor AND 1, L_0x1ed3260, L_0x1ed1380, C4<1>, C4<1>;
L_0x1ed1750 .delay 1 (5000,5000,5000) L_0x1ed1750/d;
L_0x1ed19c0/d .functor AND 1, L_0x1ed1440, L_0x1ed1090, C4<1>, C4<1>;
L_0x1ed19c0 .delay 1 (5000,5000,5000) L_0x1ed19c0/d;
L_0x1ed1a80/d .functor OR 1, L_0x1ed1750, L_0x1ed19c0, C4<0>, C4<0>;
L_0x1ed1a80 .delay 1 (5000,5000,5000) L_0x1ed1a80/d;
v0x1e78690_0 .net "AandB", 0 0, L_0x1ed1750;  1 drivers
v0x1e78770_0 .net "BxorSub", 0 0, L_0x1ed1380;  1 drivers
v0x1e78830_0 .net "a", 0 0, L_0x1ed3260;  alias, 1 drivers
v0x1e788d0_0 .net "b", 0 0, L_0x1ed3300;  alias, 1 drivers
v0x1e78990_0 .net "carryin", 0 0, L_0x1ed1090;  alias, 1 drivers
v0x1e78aa0_0 .net "carryout", 0 0, L_0x1ed1a80;  alias, 1 drivers
v0x1e78b60_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e78d10_0 .net "res", 0 0, L_0x1ed15a0;  alias, 1 drivers
v0x1e78db0_0 .net "xAorB", 0 0, L_0x1ed1440;  1 drivers
v0x1e78ee0_0 .net "xAorBandCin", 0 0, L_0x1ed19c0;  1 drivers
S_0x1e7a4c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e7a680 .param/l "i" 0 3 139, +C4<0101>;
S_0x1e7a740 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e7a4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ed3190/d .functor AND 1, L_0x1ed5be0, L_0x1ed5c80, C4<1>, C4<1>;
L_0x1ed3190 .delay 1 (5000,5000,5000) L_0x1ed3190/d;
L_0x1ed38f0/d .functor NAND 1, L_0x1ed5be0, L_0x1ed5c80, C4<1>, C4<1>;
L_0x1ed38f0 .delay 1 (5000,5000,5000) L_0x1ed38f0/d;
L_0x1ed2b90/d .functor OR 1, L_0x1ed5be0, L_0x1ed5c80, C4<0>, C4<0>;
L_0x1ed2b90 .delay 1 (5000,5000,5000) L_0x1ed2b90/d;
L_0x1ed3b70/d .functor NOR 1, L_0x1ed5be0, L_0x1ed5c80, C4<0>, C4<0>;
L_0x1ed3b70 .delay 1 (5000,5000,5000) L_0x1ed3b70/d;
L_0x1ed3c30/d .functor XOR 1, L_0x1ed5be0, L_0x1ed5c80, C4<0>, C4<0>;
L_0x1ed3c30 .delay 1 (5000,5000,5000) L_0x1ed3c30/d;
L_0x1ed4690/d .functor NOT 1, L_0x1ed5e30, C4<0>, C4<0>, C4<0>;
L_0x1ed4690 .delay 1 (5000,5000,5000) L_0x1ed4690/d;
L_0x1ed47f0/d .functor NOT 1, L_0x1ece390, C4<0>, C4<0>, C4<0>;
L_0x1ed47f0 .delay 1 (5000,5000,5000) L_0x1ed47f0/d;
L_0x1ed4860/d .functor NOT 1, L_0x1ed5ff0, C4<0>, C4<0>, C4<0>;
L_0x1ed4860 .delay 1 (5000,5000,5000) L_0x1ed4860/d;
L_0x1ed4a10/d .functor AND 1, L_0x1ed3fb0, L_0x1ed4690, L_0x1ed47f0, L_0x1ed4860;
L_0x1ed4a10 .delay 1 (5000,5000,5000) L_0x1ed4a10/d;
L_0x1ed4bc0/d .functor AND 1, L_0x1ed3fb0, L_0x1ed5e30, L_0x1ed47f0, L_0x1ed4860;
L_0x1ed4bc0 .delay 1 (5000,5000,5000) L_0x1ed4bc0/d;
L_0x1ed4dd0/d .functor AND 1, L_0x1ed3c30, L_0x1ed4690, L_0x1ece390, L_0x1ed4860;
L_0x1ed4dd0 .delay 1 (5000,5000,5000) L_0x1ed4dd0/d;
L_0x1ed4fb0/d .functor AND 1, L_0x1ed3190, L_0x1ed4690, L_0x1ed47f0, L_0x1ed5ff0;
L_0x1ed4fb0 .delay 1 (5000,5000,5000) L_0x1ed4fb0/d;
L_0x1ed52a0/d .functor AND 1, L_0x1ed38f0, L_0x1ed5e30, L_0x1ed47f0, L_0x1ed5ff0;
L_0x1ed52a0 .delay 1 (5000,5000,5000) L_0x1ed52a0/d;
L_0x1ed53b0/d .functor AND 1, L_0x1ed3b70, L_0x1ed4690, L_0x1ece390, L_0x1ed5ff0;
L_0x1ed53b0 .delay 1 (5000,5000,5000) L_0x1ed53b0/d;
L_0x1ed5230/d .functor AND 1, L_0x1ed2b90, L_0x1ed5e30, L_0x1ece390, L_0x1ed5ff0;
L_0x1ed5230 .delay 1 (5000,5000,5000) L_0x1ed5230/d;
L_0x1ed5740/0/0 .functor OR 1, L_0x1ed4a10, L_0x1ed4bc0, L_0x1ed4dd0, L_0x1ed4fb0;
L_0x1ed5740/0/4 .functor OR 1, L_0x1ed52a0, L_0x1ed53b0, L_0x1ed5230, C4<0>;
L_0x1ed5740/d .functor OR 1, L_0x1ed5740/0/0, L_0x1ed5740/0/4, C4<0>, C4<0>;
L_0x1ed5740 .delay 1 (5000,5000,5000) L_0x1ed5740/d;
v0x1e7b640_0 .net "a", 0 0, L_0x1ed5be0;  1 drivers
v0x1e7b700_0 .net "addSub", 0 0, L_0x1ed3fb0;  1 drivers
v0x1e7b7d0_0 .net "andRes", 0 0, L_0x1ed3190;  1 drivers
v0x1e7b8a0_0 .net "b", 0 0, L_0x1ed5c80;  1 drivers
v0x1e7b970_0 .net "carryIn", 0 0, L_0x1ed3aa0;  1 drivers
v0x1e7ba10_0 .net "carryOut", 0 0, L_0x1ed4490;  1 drivers
v0x1e7bae0_0 .net "initialResult", 0 0, L_0x1ed5740;  1 drivers
v0x1e7bb80_0 .net "isAdd", 0 0, L_0x1ed4a10;  1 drivers
v0x1e7bc20_0 .net "isAnd", 0 0, L_0x1ed4fb0;  1 drivers
v0x1e7bd50_0 .net "isNand", 0 0, L_0x1ed52a0;  1 drivers
v0x1e7bdf0_0 .net "isNor", 0 0, L_0x1ed53b0;  1 drivers
v0x1e7be90_0 .net "isOr", 0 0, L_0x1ed5230;  1 drivers
v0x1e7bf50_0 .net "isSub", 0 0, L_0x1ed4bc0;  1 drivers
v0x1e7c010_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e7c0b0_0 .net "isXor", 0 0, L_0x1ed4dd0;  1 drivers
v0x1e7c170_0 .net "nandRes", 0 0, L_0x1ed38f0;  1 drivers
v0x1e7c230_0 .net "norRes", 0 0, L_0x1ed3b70;  1 drivers
v0x1e7c3e0_0 .net "orRes", 0 0, L_0x1ed2b90;  1 drivers
v0x1e7c480_0 .net "s0", 0 0, L_0x1ed5e30;  1 drivers
v0x1e7c520_0 .net "s0inv", 0 0, L_0x1ed4690;  1 drivers
v0x1e7c5c0_0 .net "s1", 0 0, L_0x1ece390;  1 drivers
v0x1e7c680_0 .net "s1inv", 0 0, L_0x1ed47f0;  1 drivers
v0x1e7c740_0 .net "s2", 0 0, L_0x1ed5ff0;  1 drivers
v0x1e7c800_0 .net "s2inv", 0 0, L_0x1ed4860;  1 drivers
v0x1e7c8c0_0 .net "xorRes", 0 0, L_0x1ed3c30;  1 drivers
S_0x1e7aa40 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e7a740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ed3d90/d .functor XOR 1, L_0x1ed5c80, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed3d90 .delay 1 (5000,5000,5000) L_0x1ed3d90/d;
L_0x1ed3e50/d .functor XOR 1, L_0x1ed5be0, L_0x1ed3d90, C4<0>, C4<0>;
L_0x1ed3e50 .delay 1 (5000,5000,5000) L_0x1ed3e50/d;
L_0x1ed3fb0/d .functor XOR 1, L_0x1ed3e50, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed3fb0 .delay 1 (5000,5000,5000) L_0x1ed3fb0/d;
L_0x1ed4160/d .functor AND 1, L_0x1ed5be0, L_0x1ed3d90, C4<1>, C4<1>;
L_0x1ed4160 .delay 1 (5000,5000,5000) L_0x1ed4160/d;
L_0x1ed43d0/d .functor AND 1, L_0x1ed3e50, L_0x1ed3aa0, C4<1>, C4<1>;
L_0x1ed43d0 .delay 1 (5000,5000,5000) L_0x1ed43d0/d;
L_0x1ed4490/d .functor OR 1, L_0x1ed4160, L_0x1ed43d0, C4<0>, C4<0>;
L_0x1ed4490 .delay 1 (5000,5000,5000) L_0x1ed4490/d;
v0x1e7acd0_0 .net "AandB", 0 0, L_0x1ed4160;  1 drivers
v0x1e7adb0_0 .net "BxorSub", 0 0, L_0x1ed3d90;  1 drivers
v0x1e7ae70_0 .net "a", 0 0, L_0x1ed5be0;  alias, 1 drivers
v0x1e7af40_0 .net "b", 0 0, L_0x1ed5c80;  alias, 1 drivers
v0x1e7b000_0 .net "carryin", 0 0, L_0x1ed3aa0;  alias, 1 drivers
v0x1e7b110_0 .net "carryout", 0 0, L_0x1ed4490;  alias, 1 drivers
v0x1e7b1d0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e7b270_0 .net "res", 0 0, L_0x1ed3fb0;  alias, 1 drivers
v0x1e7b330_0 .net "xAorB", 0 0, L_0x1ed3e50;  1 drivers
v0x1e7b480_0 .net "xAorBandCin", 0 0, L_0x1ed43d0;  1 drivers
S_0x1e7caa0 .scope generate, "genblk1[6]" "genblk1[6]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e7cc60 .param/l "i" 0 3 139, +C4<0110>;
S_0x1e7cd20 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e7caa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ece430/d .functor AND 1, L_0x1ed8450, L_0x1ed8600, C4<1>, C4<1>;
L_0x1ece430 .delay 1 (5000,5000,5000) L_0x1ece430/d;
L_0x1ed55a0/d .functor NAND 1, L_0x1ed8450, L_0x1ed8600, C4<1>, C4<1>;
L_0x1ed55a0 .delay 1 (5000,5000,5000) L_0x1ed55a0/d;
L_0x1ed6210/d .functor OR 1, L_0x1ed8450, L_0x1ed8600, C4<0>, C4<0>;
L_0x1ed6210 .delay 1 (5000,5000,5000) L_0x1ed6210/d;
L_0x1ed6400/d .functor NOR 1, L_0x1ed8450, L_0x1ed8600, C4<0>, C4<0>;
L_0x1ed6400 .delay 1 (5000,5000,5000) L_0x1ed6400/d;
L_0x1ed64c0/d .functor XOR 1, L_0x1ed8450, L_0x1ed8600, C4<0>, C4<0>;
L_0x1ed64c0 .delay 1 (5000,5000,5000) L_0x1ed64c0/d;
L_0x1ed6f00/d .functor NOT 1, L_0x1ed8a00, C4<0>, C4<0>, C4<0>;
L_0x1ed6f00 .delay 1 (5000,5000,5000) L_0x1ed6f00/d;
L_0x1ed7060/d .functor NOT 1, L_0x1ed88c0, C4<0>, C4<0>, C4<0>;
L_0x1ed7060 .delay 1 (5000,5000,5000) L_0x1ed7060/d;
L_0x1ed70d0/d .functor NOT 1, L_0x1ed8960, C4<0>, C4<0>, C4<0>;
L_0x1ed70d0 .delay 1 (5000,5000,5000) L_0x1ed70d0/d;
L_0x1ed7280/d .functor AND 1, L_0x1ed6840, L_0x1ed6f00, L_0x1ed7060, L_0x1ed70d0;
L_0x1ed7280 .delay 1 (5000,5000,5000) L_0x1ed7280/d;
L_0x1ed7430/d .functor AND 1, L_0x1ed6840, L_0x1ed8a00, L_0x1ed7060, L_0x1ed70d0;
L_0x1ed7430 .delay 1 (5000,5000,5000) L_0x1ed7430/d;
L_0x1ed7640/d .functor AND 1, L_0x1ed64c0, L_0x1ed6f00, L_0x1ed88c0, L_0x1ed70d0;
L_0x1ed7640 .delay 1 (5000,5000,5000) L_0x1ed7640/d;
L_0x1ed7820/d .functor AND 1, L_0x1ece430, L_0x1ed6f00, L_0x1ed7060, L_0x1ed8960;
L_0x1ed7820 .delay 1 (5000,5000,5000) L_0x1ed7820/d;
L_0x1ed7b10/d .functor AND 1, L_0x1ed55a0, L_0x1ed8a00, L_0x1ed7060, L_0x1ed8960;
L_0x1ed7b10 .delay 1 (5000,5000,5000) L_0x1ed7b10/d;
L_0x1ed7c20/d .functor AND 1, L_0x1ed6400, L_0x1ed6f00, L_0x1ed88c0, L_0x1ed8960;
L_0x1ed7c20 .delay 1 (5000,5000,5000) L_0x1ed7c20/d;
L_0x1ed7aa0/d .functor AND 1, L_0x1ed6210, L_0x1ed8a00, L_0x1ed88c0, L_0x1ed8960;
L_0x1ed7aa0 .delay 1 (5000,5000,5000) L_0x1ed7aa0/d;
L_0x1ed7fb0/0/0 .functor OR 1, L_0x1ed7280, L_0x1ed7430, L_0x1ed7640, L_0x1ed7820;
L_0x1ed7fb0/0/4 .functor OR 1, L_0x1ed7b10, L_0x1ed7c20, L_0x1ed7aa0, C4<0>;
L_0x1ed7fb0/d .functor OR 1, L_0x1ed7fb0/0/0, L_0x1ed7fb0/0/4, C4<0>, C4<0>;
L_0x1ed7fb0 .delay 1 (5000,5000,5000) L_0x1ed7fb0/d;
v0x1e7dc20_0 .net "a", 0 0, L_0x1ed8450;  1 drivers
v0x1e7dce0_0 .net "addSub", 0 0, L_0x1ed6840;  1 drivers
v0x1e7ddb0_0 .net "andRes", 0 0, L_0x1ece430;  1 drivers
v0x1e7de80_0 .net "b", 0 0, L_0x1ed8600;  1 drivers
v0x1e7df50_0 .net "carryIn", 0 0, L_0x1ed6090;  1 drivers
v0x1e7dff0_0 .net "carryOut", 0 0, L_0x1ed6d00;  1 drivers
v0x1e7e0c0_0 .net "initialResult", 0 0, L_0x1ed7fb0;  1 drivers
v0x1e7e160_0 .net "isAdd", 0 0, L_0x1ed7280;  1 drivers
v0x1e7e200_0 .net "isAnd", 0 0, L_0x1ed7820;  1 drivers
v0x1e7e330_0 .net "isNand", 0 0, L_0x1ed7b10;  1 drivers
v0x1e7e3d0_0 .net "isNor", 0 0, L_0x1ed7c20;  1 drivers
v0x1e7e470_0 .net "isOr", 0 0, L_0x1ed7aa0;  1 drivers
v0x1e7e530_0 .net "isSub", 0 0, L_0x1ed7430;  1 drivers
v0x1e7e5f0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e7e690_0 .net "isXor", 0 0, L_0x1ed7640;  1 drivers
v0x1e7e750_0 .net "nandRes", 0 0, L_0x1ed55a0;  1 drivers
v0x1e7e810_0 .net "norRes", 0 0, L_0x1ed6400;  1 drivers
v0x1e7e9c0_0 .net "orRes", 0 0, L_0x1ed6210;  1 drivers
v0x1e7ea60_0 .net "s0", 0 0, L_0x1ed8a00;  1 drivers
v0x1e7eb00_0 .net "s0inv", 0 0, L_0x1ed6f00;  1 drivers
v0x1e7eba0_0 .net "s1", 0 0, L_0x1ed88c0;  1 drivers
v0x1e7ec60_0 .net "s1inv", 0 0, L_0x1ed7060;  1 drivers
v0x1e7ed20_0 .net "s2", 0 0, L_0x1ed8960;  1 drivers
v0x1e7ede0_0 .net "s2inv", 0 0, L_0x1ed70d0;  1 drivers
v0x1e7eea0_0 .net "xorRes", 0 0, L_0x1ed64c0;  1 drivers
S_0x1e7d020 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e7cd20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ed6620/d .functor XOR 1, L_0x1ed8600, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed6620 .delay 1 (5000,5000,5000) L_0x1ed6620/d;
L_0x1ed66e0/d .functor XOR 1, L_0x1ed8450, L_0x1ed6620, C4<0>, C4<0>;
L_0x1ed66e0 .delay 1 (5000,5000,5000) L_0x1ed66e0/d;
L_0x1ed6840/d .functor XOR 1, L_0x1ed66e0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed6840 .delay 1 (5000,5000,5000) L_0x1ed6840/d;
L_0x1ed69f0/d .functor AND 1, L_0x1ed8450, L_0x1ed6620, C4<1>, C4<1>;
L_0x1ed69f0 .delay 1 (5000,5000,5000) L_0x1ed69f0/d;
L_0x1ed6280/d .functor AND 1, L_0x1ed66e0, L_0x1ed6090, C4<1>, C4<1>;
L_0x1ed6280 .delay 1 (5000,5000,5000) L_0x1ed6280/d;
L_0x1ed6d00/d .functor OR 1, L_0x1ed69f0, L_0x1ed6280, C4<0>, C4<0>;
L_0x1ed6d00 .delay 1 (5000,5000,5000) L_0x1ed6d00/d;
v0x1e7d2b0_0 .net "AandB", 0 0, L_0x1ed69f0;  1 drivers
v0x1e7d390_0 .net "BxorSub", 0 0, L_0x1ed6620;  1 drivers
v0x1e7d450_0 .net "a", 0 0, L_0x1ed8450;  alias, 1 drivers
v0x1e7d520_0 .net "b", 0 0, L_0x1ed8600;  alias, 1 drivers
v0x1e7d5e0_0 .net "carryin", 0 0, L_0x1ed6090;  alias, 1 drivers
v0x1e7d6f0_0 .net "carryout", 0 0, L_0x1ed6d00;  alias, 1 drivers
v0x1e7d7b0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e7d850_0 .net "res", 0 0, L_0x1ed6840;  alias, 1 drivers
v0x1e7d910_0 .net "xAorB", 0 0, L_0x1ed66e0;  1 drivers
v0x1e7da60_0 .net "xAorBandCin", 0 0, L_0x1ed6280;  1 drivers
S_0x1e7f080 .scope generate, "genblk1[7]" "genblk1[7]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e7f240 .param/l "i" 0 3 139, +C4<0111>;
S_0x1e7f300 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e7f080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ed8380/d .functor AND 1, L_0x1edae90, L_0x1edaf30, C4<1>, C4<1>;
L_0x1ed8380 .delay 1 (5000,5000,5000) L_0x1ed8380/d;
L_0x1ed7e10/d .functor NAND 1, L_0x1edae90, L_0x1edaf30, C4<1>, C4<1>;
L_0x1ed7e10 .delay 1 (5000,5000,5000) L_0x1ed7e10/d;
L_0x1ed8c50/d .functor OR 1, L_0x1edae90, L_0x1edaf30, C4<0>, C4<0>;
L_0x1ed8c50 .delay 1 (5000,5000,5000) L_0x1ed8c50/d;
L_0x1ed8e40/d .functor NOR 1, L_0x1edae90, L_0x1edaf30, C4<0>, C4<0>;
L_0x1ed8e40 .delay 1 (5000,5000,5000) L_0x1ed8e40/d;
L_0x1ed8f00/d .functor XOR 1, L_0x1edae90, L_0x1edaf30, C4<0>, C4<0>;
L_0x1ed8f00 .delay 1 (5000,5000,5000) L_0x1ed8f00/d;
L_0x1ed9940/d .functor NOT 1, L_0x1ed8b40, C4<0>, C4<0>, C4<0>;
L_0x1ed9940 .delay 1 (5000,5000,5000) L_0x1ed9940/d;
L_0x1ed9aa0/d .functor NOT 1, L_0x1edb0e0, C4<0>, C4<0>, C4<0>;
L_0x1ed9aa0 .delay 1 (5000,5000,5000) L_0x1ed9aa0/d;
L_0x1ed9b10/d .functor NOT 1, L_0x1edb180, C4<0>, C4<0>, C4<0>;
L_0x1ed9b10 .delay 1 (5000,5000,5000) L_0x1ed9b10/d;
L_0x1ed9cc0/d .functor AND 1, L_0x1ed9280, L_0x1ed9940, L_0x1ed9aa0, L_0x1ed9b10;
L_0x1ed9cc0 .delay 1 (5000,5000,5000) L_0x1ed9cc0/d;
L_0x1ed9e70/d .functor AND 1, L_0x1ed9280, L_0x1ed8b40, L_0x1ed9aa0, L_0x1ed9b10;
L_0x1ed9e70 .delay 1 (5000,5000,5000) L_0x1ed9e70/d;
L_0x1eda080/d .functor AND 1, L_0x1ed8f00, L_0x1ed9940, L_0x1edb0e0, L_0x1ed9b10;
L_0x1eda080 .delay 1 (5000,5000,5000) L_0x1eda080/d;
L_0x1eda260/d .functor AND 1, L_0x1ed8380, L_0x1ed9940, L_0x1ed9aa0, L_0x1edb180;
L_0x1eda260 .delay 1 (5000,5000,5000) L_0x1eda260/d;
L_0x1eda550/d .functor AND 1, L_0x1ed7e10, L_0x1ed8b40, L_0x1ed9aa0, L_0x1edb180;
L_0x1eda550 .delay 1 (5000,5000,5000) L_0x1eda550/d;
L_0x1eda660/d .functor AND 1, L_0x1ed8e40, L_0x1ed9940, L_0x1edb0e0, L_0x1edb180;
L_0x1eda660 .delay 1 (5000,5000,5000) L_0x1eda660/d;
L_0x1eda4e0/d .functor AND 1, L_0x1ed8c50, L_0x1ed8b40, L_0x1edb0e0, L_0x1edb180;
L_0x1eda4e0 .delay 1 (5000,5000,5000) L_0x1eda4e0/d;
L_0x1eda9f0/0/0 .functor OR 1, L_0x1ed9cc0, L_0x1ed9e70, L_0x1eda080, L_0x1eda260;
L_0x1eda9f0/0/4 .functor OR 1, L_0x1eda550, L_0x1eda660, L_0x1eda4e0, C4<0>;
L_0x1eda9f0/d .functor OR 1, L_0x1eda9f0/0/0, L_0x1eda9f0/0/4, C4<0>, C4<0>;
L_0x1eda9f0 .delay 1 (5000,5000,5000) L_0x1eda9f0/d;
v0x1e80200_0 .net "a", 0 0, L_0x1edae90;  1 drivers
v0x1e802c0_0 .net "addSub", 0 0, L_0x1ed9280;  1 drivers
v0x1e80390_0 .net "andRes", 0 0, L_0x1ed8380;  1 drivers
v0x1e80460_0 .net "b", 0 0, L_0x1edaf30;  1 drivers
v0x1e80530_0 .net "carryIn", 0 0, L_0x1ed8aa0;  1 drivers
v0x1e805d0_0 .net "carryOut", 0 0, L_0x1ed9740;  1 drivers
v0x1e806a0_0 .net "initialResult", 0 0, L_0x1eda9f0;  1 drivers
v0x1e80740_0 .net "isAdd", 0 0, L_0x1ed9cc0;  1 drivers
v0x1e807e0_0 .net "isAnd", 0 0, L_0x1eda260;  1 drivers
v0x1e80910_0 .net "isNand", 0 0, L_0x1eda550;  1 drivers
v0x1e809b0_0 .net "isNor", 0 0, L_0x1eda660;  1 drivers
v0x1e80a50_0 .net "isOr", 0 0, L_0x1eda4e0;  1 drivers
v0x1e80b10_0 .net "isSub", 0 0, L_0x1ed9e70;  1 drivers
v0x1e80bd0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e80c70_0 .net "isXor", 0 0, L_0x1eda080;  1 drivers
v0x1e80d30_0 .net "nandRes", 0 0, L_0x1ed7e10;  1 drivers
v0x1e80df0_0 .net "norRes", 0 0, L_0x1ed8e40;  1 drivers
v0x1e80fa0_0 .net "orRes", 0 0, L_0x1ed8c50;  1 drivers
v0x1e81040_0 .net "s0", 0 0, L_0x1ed8b40;  1 drivers
v0x1e810e0_0 .net "s0inv", 0 0, L_0x1ed9940;  1 drivers
v0x1e81180_0 .net "s1", 0 0, L_0x1edb0e0;  1 drivers
v0x1e81240_0 .net "s1inv", 0 0, L_0x1ed9aa0;  1 drivers
v0x1e81300_0 .net "s2", 0 0, L_0x1edb180;  1 drivers
v0x1e813c0_0 .net "s2inv", 0 0, L_0x1ed9b10;  1 drivers
v0x1e81480_0 .net "xorRes", 0 0, L_0x1ed8f00;  1 drivers
S_0x1e7f600 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e7f300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ed9060/d .functor XOR 1, L_0x1edaf30, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed9060 .delay 1 (5000,5000,5000) L_0x1ed9060/d;
L_0x1ed9120/d .functor XOR 1, L_0x1edae90, L_0x1ed9060, C4<0>, C4<0>;
L_0x1ed9120 .delay 1 (5000,5000,5000) L_0x1ed9120/d;
L_0x1ed9280/d .functor XOR 1, L_0x1ed9120, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ed9280 .delay 1 (5000,5000,5000) L_0x1ed9280/d;
L_0x1ed9430/d .functor AND 1, L_0x1edae90, L_0x1ed9060, C4<1>, C4<1>;
L_0x1ed9430 .delay 1 (5000,5000,5000) L_0x1ed9430/d;
L_0x1ed8cc0/d .functor AND 1, L_0x1ed9120, L_0x1ed8aa0, C4<1>, C4<1>;
L_0x1ed8cc0 .delay 1 (5000,5000,5000) L_0x1ed8cc0/d;
L_0x1ed9740/d .functor OR 1, L_0x1ed9430, L_0x1ed8cc0, C4<0>, C4<0>;
L_0x1ed9740 .delay 1 (5000,5000,5000) L_0x1ed9740/d;
v0x1e7f890_0 .net "AandB", 0 0, L_0x1ed9430;  1 drivers
v0x1e7f970_0 .net "BxorSub", 0 0, L_0x1ed9060;  1 drivers
v0x1e7fa30_0 .net "a", 0 0, L_0x1edae90;  alias, 1 drivers
v0x1e7fb00_0 .net "b", 0 0, L_0x1edaf30;  alias, 1 drivers
v0x1e7fbc0_0 .net "carryin", 0 0, L_0x1ed8aa0;  alias, 1 drivers
v0x1e7fcd0_0 .net "carryout", 0 0, L_0x1ed9740;  alias, 1 drivers
v0x1e7fd90_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e7fe30_0 .net "res", 0 0, L_0x1ed9280;  alias, 1 drivers
v0x1e7fef0_0 .net "xAorB", 0 0, L_0x1ed9120;  1 drivers
v0x1e80040_0 .net "xAorBandCin", 0 0, L_0x1ed8cc0;  1 drivers
S_0x1e81660 .scope generate, "genblk1[8]" "genblk1[8]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e77ff0 .param/l "i" 0 3 139, +C4<01000>;
S_0x1e81920 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e81660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1edadc0/d .functor AND 1, L_0x1edd8d0, L_0x1edd970, C4<1>, C4<1>;
L_0x1edadc0 .delay 1 (5000,5000,5000) L_0x1edadc0/d;
L_0x1edb540/d .functor NAND 1, L_0x1edd8d0, L_0x1edd970, C4<1>, C4<1>;
L_0x1edb540 .delay 1 (5000,5000,5000) L_0x1edb540/d;
L_0x1eda850/d .functor OR 1, L_0x1edd8d0, L_0x1edd970, C4<0>, C4<0>;
L_0x1eda850 .delay 1 (5000,5000,5000) L_0x1eda850/d;
L_0x1edb7c0/d .functor NOR 1, L_0x1edd8d0, L_0x1edd970, C4<0>, C4<0>;
L_0x1edb7c0 .delay 1 (5000,5000,5000) L_0x1edb7c0/d;
L_0x1edb880/d .functor XOR 1, L_0x1edd8d0, L_0x1edd970, C4<0>, C4<0>;
L_0x1edb880 .delay 1 (5000,5000,5000) L_0x1edb880/d;
L_0x1edc2e0/d .functor NOT 1, L_0x1edb360, C4<0>, C4<0>, C4<0>;
L_0x1edc2e0 .delay 1 (5000,5000,5000) L_0x1edc2e0/d;
L_0x1edc440/d .functor NOT 1, L_0x1edb400, C4<0>, C4<0>, C4<0>;
L_0x1edc440 .delay 1 (5000,5000,5000) L_0x1edc440/d;
L_0x1edc500/d .functor NOT 1, L_0x1eddcd0, C4<0>, C4<0>, C4<0>;
L_0x1edc500 .delay 1 (5000,5000,5000) L_0x1edc500/d;
L_0x1edc6b0/d .functor AND 1, L_0x1edbc00, L_0x1edc2e0, L_0x1edc440, L_0x1edc500;
L_0x1edc6b0 .delay 1 (5000,5000,5000) L_0x1edc6b0/d;
L_0x1edc860/d .functor AND 1, L_0x1edbc00, L_0x1edb360, L_0x1edc440, L_0x1edc500;
L_0x1edc860 .delay 1 (5000,5000,5000) L_0x1edc860/d;
L_0x1edca70/d .functor AND 1, L_0x1edb880, L_0x1edc2e0, L_0x1edb400, L_0x1edc500;
L_0x1edca70 .delay 1 (5000,5000,5000) L_0x1edca70/d;
L_0x1edcc50/d .functor AND 1, L_0x1edadc0, L_0x1edc2e0, L_0x1edc440, L_0x1eddcd0;
L_0x1edcc50 .delay 1 (5000,5000,5000) L_0x1edcc50/d;
L_0x1edcf40/d .functor AND 1, L_0x1edb540, L_0x1edb360, L_0x1edc440, L_0x1eddcd0;
L_0x1edcf40 .delay 1 (5000,5000,5000) L_0x1edcf40/d;
L_0x1edd050/d .functor AND 1, L_0x1edb7c0, L_0x1edc2e0, L_0x1edb400, L_0x1eddcd0;
L_0x1edd050 .delay 1 (5000,5000,5000) L_0x1edd050/d;
L_0x1edced0/d .functor AND 1, L_0x1eda850, L_0x1edb360, L_0x1edb400, L_0x1eddcd0;
L_0x1edced0 .delay 1 (5000,5000,5000) L_0x1edced0/d;
L_0x1edd430/0/0 .functor OR 1, L_0x1edc6b0, L_0x1edc860, L_0x1edca70, L_0x1edcc50;
L_0x1edd430/0/4 .functor OR 1, L_0x1edcf40, L_0x1edd050, L_0x1edced0, C4<0>;
L_0x1edd430/d .functor OR 1, L_0x1edd430/0/0, L_0x1edd430/0/4, C4<0>, C4<0>;
L_0x1edd430 .delay 1 (5000,5000,5000) L_0x1edd430/d;
v0x1e82930_0 .net "a", 0 0, L_0x1edd8d0;  1 drivers
v0x1e829f0_0 .net "addSub", 0 0, L_0x1edbc00;  1 drivers
v0x1e82ac0_0 .net "andRes", 0 0, L_0x1edadc0;  1 drivers
v0x1e82b90_0 .net "b", 0 0, L_0x1edd970;  1 drivers
v0x1e82c60_0 .net "carryIn", 0 0, L_0x1edb6f0;  1 drivers
v0x1e82d00_0 .net "carryOut", 0 0, L_0x1edc0e0;  1 drivers
v0x1e82dd0_0 .net "initialResult", 0 0, L_0x1edd430;  1 drivers
v0x1e82e70_0 .net "isAdd", 0 0, L_0x1edc6b0;  1 drivers
v0x1e82f10_0 .net "isAnd", 0 0, L_0x1edcc50;  1 drivers
v0x1e83040_0 .net "isNand", 0 0, L_0x1edcf40;  1 drivers
v0x1e830e0_0 .net "isNor", 0 0, L_0x1edd050;  1 drivers
v0x1e83180_0 .net "isOr", 0 0, L_0x1edced0;  1 drivers
v0x1e83240_0 .net "isSub", 0 0, L_0x1edc860;  1 drivers
v0x1e83300_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e833a0_0 .net "isXor", 0 0, L_0x1edca70;  1 drivers
v0x1e83460_0 .net "nandRes", 0 0, L_0x1edb540;  1 drivers
v0x1e83520_0 .net "norRes", 0 0, L_0x1edb7c0;  1 drivers
v0x1e836d0_0 .net "orRes", 0 0, L_0x1eda850;  1 drivers
v0x1e83770_0 .net "s0", 0 0, L_0x1edb360;  1 drivers
v0x1e83810_0 .net "s0inv", 0 0, L_0x1edc2e0;  1 drivers
v0x1e838b0_0 .net "s1", 0 0, L_0x1edb400;  1 drivers
v0x1e83970_0 .net "s1inv", 0 0, L_0x1edc440;  1 drivers
v0x1e83a30_0 .net "s2", 0 0, L_0x1eddcd0;  1 drivers
v0x1e83af0_0 .net "s2inv", 0 0, L_0x1edc500;  1 drivers
v0x1e83bb0_0 .net "xorRes", 0 0, L_0x1edb880;  1 drivers
S_0x1e81c20 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e81920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1edb9e0/d .functor XOR 1, L_0x1edd970, L_0x1f1c380, C4<0>, C4<0>;
L_0x1edb9e0 .delay 1 (5000,5000,5000) L_0x1edb9e0/d;
L_0x1edbaa0/d .functor XOR 1, L_0x1edd8d0, L_0x1edb9e0, C4<0>, C4<0>;
L_0x1edbaa0 .delay 1 (5000,5000,5000) L_0x1edbaa0/d;
L_0x1edbc00/d .functor XOR 1, L_0x1edbaa0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1edbc00 .delay 1 (5000,5000,5000) L_0x1edbc00/d;
L_0x1edbdb0/d .functor AND 1, L_0x1edd8d0, L_0x1edb9e0, C4<1>, C4<1>;
L_0x1edbdb0 .delay 1 (5000,5000,5000) L_0x1edbdb0/d;
L_0x1edc020/d .functor AND 1, L_0x1edbaa0, L_0x1edb6f0, C4<1>, C4<1>;
L_0x1edc020 .delay 1 (5000,5000,5000) L_0x1edc020/d;
L_0x1edc0e0/d .functor OR 1, L_0x1edbdb0, L_0x1edc020, C4<0>, C4<0>;
L_0x1edc0e0 .delay 1 (5000,5000,5000) L_0x1edc0e0/d;
v0x1e81eb0_0 .net "AandB", 0 0, L_0x1edbdb0;  1 drivers
v0x1e81f90_0 .net "BxorSub", 0 0, L_0x1edb9e0;  1 drivers
v0x1e82050_0 .net "a", 0 0, L_0x1edd8d0;  alias, 1 drivers
v0x1e82120_0 .net "b", 0 0, L_0x1edd970;  alias, 1 drivers
v0x1e821e0_0 .net "carryin", 0 0, L_0x1edb6f0;  alias, 1 drivers
v0x1e822f0_0 .net "carryout", 0 0, L_0x1edc0e0;  alias, 1 drivers
v0x1e823b0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e78c00_0 .net "res", 0 0, L_0x1edbc00;  alias, 1 drivers
v0x1e82660_0 .net "xAorB", 0 0, L_0x1edbaa0;  1 drivers
v0x1e82790_0 .net "xAorBandCin", 0 0, L_0x1edc020;  1 drivers
S_0x1e83d90 .scope generate, "genblk1[9]" "genblk1[9]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e83f50 .param/l "i" 0 3 139, +C4<01001>;
S_0x1e84010 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e83d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1edd800/d .functor AND 1, L_0x1ee0130, L_0x1ee01d0, C4<1>, C4<1>;
L_0x1edd800 .delay 1 (5000,5000,5000) L_0x1edd800/d;
L_0x1eddbc0/d .functor NAND 1, L_0x1ee0130, L_0x1ee01d0, C4<1>, C4<1>;
L_0x1eddbc0 .delay 1 (5000,5000,5000) L_0x1eddbc0/d;
L_0x1eddf80/d .functor OR 1, L_0x1ee0130, L_0x1ee01d0, C4<0>, C4<0>;
L_0x1eddf80 .delay 1 (5000,5000,5000) L_0x1eddf80/d;
L_0x1ede110/d .functor NOR 1, L_0x1ee0130, L_0x1ee01d0, C4<0>, C4<0>;
L_0x1ede110 .delay 1 (5000,5000,5000) L_0x1ede110/d;
L_0x1ede1d0/d .functor XOR 1, L_0x1ee0130, L_0x1ee01d0, C4<0>, C4<0>;
L_0x1ede1d0 .delay 1 (5000,5000,5000) L_0x1ede1d0/d;
L_0x1edec30/d .functor NOT 1, L_0x1eddd70, C4<0>, C4<0>, C4<0>;
L_0x1edec30 .delay 1 (5000,5000,5000) L_0x1edec30/d;
L_0x1eded90/d .functor NOT 1, L_0x1edde10, C4<0>, C4<0>, C4<0>;
L_0x1eded90 .delay 1 (5000,5000,5000) L_0x1eded90/d;
L_0x1edee50/d .functor NOT 1, L_0x1ee0560, C4<0>, C4<0>, C4<0>;
L_0x1edee50 .delay 1 (5000,5000,5000) L_0x1edee50/d;
L_0x1edf000/d .functor AND 1, L_0x1ede550, L_0x1edec30, L_0x1eded90, L_0x1edee50;
L_0x1edf000 .delay 1 (5000,5000,5000) L_0x1edf000/d;
L_0x1edf1b0/d .functor AND 1, L_0x1ede550, L_0x1eddd70, L_0x1eded90, L_0x1edee50;
L_0x1edf1b0 .delay 1 (5000,5000,5000) L_0x1edf1b0/d;
L_0x1edf360/d .functor AND 1, L_0x1ede1d0, L_0x1edec30, L_0x1edde10, L_0x1edee50;
L_0x1edf360 .delay 1 (5000,5000,5000) L_0x1edf360/d;
L_0x1edf550/d .functor AND 1, L_0x1edd800, L_0x1edec30, L_0x1eded90, L_0x1ee0560;
L_0x1edf550 .delay 1 (5000,5000,5000) L_0x1edf550/d;
L_0x1edf7a0/d .functor AND 1, L_0x1eddbc0, L_0x1eddd70, L_0x1eded90, L_0x1ee0560;
L_0x1edf7a0 .delay 1 (5000,5000,5000) L_0x1edf7a0/d;
L_0x1edf930/d .functor AND 1, L_0x1ede110, L_0x1edec30, L_0x1edde10, L_0x1ee0560;
L_0x1edf930 .delay 1 (5000,5000,5000) L_0x1edf930/d;
L_0x1edf730/d .functor AND 1, L_0x1eddf80, L_0x1eddd70, L_0x1edde10, L_0x1ee0560;
L_0x1edf730 .delay 1 (5000,5000,5000) L_0x1edf730/d;
L_0x1edfc90/0/0 .functor OR 1, L_0x1edf000, L_0x1edf1b0, L_0x1edf360, L_0x1edf550;
L_0x1edfc90/0/4 .functor OR 1, L_0x1edf7a0, L_0x1edf930, L_0x1edf730, C4<0>;
L_0x1edfc90/d .functor OR 1, L_0x1edfc90/0/0, L_0x1edfc90/0/4, C4<0>, C4<0>;
L_0x1edfc90 .delay 1 (5000,5000,5000) L_0x1edfc90/d;
v0x1e84f10_0 .net "a", 0 0, L_0x1ee0130;  1 drivers
v0x1e84fd0_0 .net "addSub", 0 0, L_0x1ede550;  1 drivers
v0x1e850a0_0 .net "andRes", 0 0, L_0x1edd800;  1 drivers
v0x1e85170_0 .net "b", 0 0, L_0x1ee01d0;  1 drivers
v0x1e85240_0 .net "carryIn", 0 0, L_0x1ede040;  1 drivers
v0x1e852e0_0 .net "carryOut", 0 0, L_0x1edea30;  1 drivers
v0x1e853b0_0 .net "initialResult", 0 0, L_0x1edfc90;  1 drivers
v0x1e85450_0 .net "isAdd", 0 0, L_0x1edf000;  1 drivers
v0x1e854f0_0 .net "isAnd", 0 0, L_0x1edf550;  1 drivers
v0x1e85620_0 .net "isNand", 0 0, L_0x1edf7a0;  1 drivers
v0x1e856c0_0 .net "isNor", 0 0, L_0x1edf930;  1 drivers
v0x1e85760_0 .net "isOr", 0 0, L_0x1edf730;  1 drivers
v0x1e85820_0 .net "isSub", 0 0, L_0x1edf1b0;  1 drivers
v0x1e858e0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e85980_0 .net "isXor", 0 0, L_0x1edf360;  1 drivers
v0x1e85a40_0 .net "nandRes", 0 0, L_0x1eddbc0;  1 drivers
v0x1e85b00_0 .net "norRes", 0 0, L_0x1ede110;  1 drivers
v0x1e85cb0_0 .net "orRes", 0 0, L_0x1eddf80;  1 drivers
v0x1e85d50_0 .net "s0", 0 0, L_0x1eddd70;  1 drivers
v0x1e85df0_0 .net "s0inv", 0 0, L_0x1edec30;  1 drivers
v0x1e85e90_0 .net "s1", 0 0, L_0x1edde10;  1 drivers
v0x1e85f50_0 .net "s1inv", 0 0, L_0x1eded90;  1 drivers
v0x1e86010_0 .net "s2", 0 0, L_0x1ee0560;  1 drivers
v0x1e860d0_0 .net "s2inv", 0 0, L_0x1edee50;  1 drivers
v0x1e86190_0 .net "xorRes", 0 0, L_0x1ede1d0;  1 drivers
S_0x1e84310 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e84010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ede330/d .functor XOR 1, L_0x1ee01d0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ede330 .delay 1 (5000,5000,5000) L_0x1ede330/d;
L_0x1ede3f0/d .functor XOR 1, L_0x1ee0130, L_0x1ede330, C4<0>, C4<0>;
L_0x1ede3f0 .delay 1 (5000,5000,5000) L_0x1ede3f0/d;
L_0x1ede550/d .functor XOR 1, L_0x1ede3f0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ede550 .delay 1 (5000,5000,5000) L_0x1ede550/d;
L_0x1ede700/d .functor AND 1, L_0x1ee0130, L_0x1ede330, C4<1>, C4<1>;
L_0x1ede700 .delay 1 (5000,5000,5000) L_0x1ede700/d;
L_0x1ede970/d .functor AND 1, L_0x1ede3f0, L_0x1ede040, C4<1>, C4<1>;
L_0x1ede970 .delay 1 (5000,5000,5000) L_0x1ede970/d;
L_0x1edea30/d .functor OR 1, L_0x1ede700, L_0x1ede970, C4<0>, C4<0>;
L_0x1edea30 .delay 1 (5000,5000,5000) L_0x1edea30/d;
v0x1e845a0_0 .net "AandB", 0 0, L_0x1ede700;  1 drivers
v0x1e84680_0 .net "BxorSub", 0 0, L_0x1ede330;  1 drivers
v0x1e84740_0 .net "a", 0 0, L_0x1ee0130;  alias, 1 drivers
v0x1e84810_0 .net "b", 0 0, L_0x1ee01d0;  alias, 1 drivers
v0x1e848d0_0 .net "carryin", 0 0, L_0x1ede040;  alias, 1 drivers
v0x1e849e0_0 .net "carryout", 0 0, L_0x1edea30;  alias, 1 drivers
v0x1e84aa0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e84b40_0 .net "res", 0 0, L_0x1ede550;  alias, 1 drivers
v0x1e84c00_0 .net "xAorB", 0 0, L_0x1ede3f0;  1 drivers
v0x1e84d50_0 .net "xAorBandCin", 0 0, L_0x1ede970;  1 drivers
S_0x1e86370 .scope generate, "genblk1[10]" "genblk1[10]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e86530 .param/l "i" 0 3 139, +C4<01010>;
S_0x1e865f0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e86370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ee0060/d .functor AND 1, L_0x1ee29f0, L_0x1ee2a90, C4<1>, C4<1>;
L_0x1ee0060 .delay 1 (5000,5000,5000) L_0x1ee0060/d;
L_0x1ee0420/d .functor NAND 1, L_0x1ee29f0, L_0x1ee2a90, C4<1>, C4<1>;
L_0x1ee0420 .delay 1 (5000,5000,5000) L_0x1ee0420/d;
L_0x1ee0840/d .functor OR 1, L_0x1ee29f0, L_0x1ee2a90, C4<0>, C4<0>;
L_0x1ee0840 .delay 1 (5000,5000,5000) L_0x1ee0840/d;
L_0x1ee09d0/d .functor NOR 1, L_0x1ee29f0, L_0x1ee2a90, C4<0>, C4<0>;
L_0x1ee09d0 .delay 1 (5000,5000,5000) L_0x1ee09d0/d;
L_0x1ee0a90/d .functor XOR 1, L_0x1ee29f0, L_0x1ee2a90, C4<0>, C4<0>;
L_0x1ee0a90 .delay 1 (5000,5000,5000) L_0x1ee0a90/d;
L_0x1ee14f0/d .functor NOT 1, L_0x1ee0600, C4<0>, C4<0>, C4<0>;
L_0x1ee14f0 .delay 1 (5000,5000,5000) L_0x1ee14f0/d;
L_0x1ee1650/d .functor NOT 1, L_0x1ee06a0, C4<0>, C4<0>, C4<0>;
L_0x1ee1650 .delay 1 (5000,5000,5000) L_0x1ee1650/d;
L_0x1ee1710/d .functor NOT 1, L_0x1ee0740, C4<0>, C4<0>, C4<0>;
L_0x1ee1710 .delay 1 (5000,5000,5000) L_0x1ee1710/d;
L_0x1ee18c0/d .functor AND 1, L_0x1ee0e10, L_0x1ee14f0, L_0x1ee1650, L_0x1ee1710;
L_0x1ee18c0 .delay 1 (5000,5000,5000) L_0x1ee18c0/d;
L_0x1ee1a70/d .functor AND 1, L_0x1ee0e10, L_0x1ee0600, L_0x1ee1650, L_0x1ee1710;
L_0x1ee1a70 .delay 1 (5000,5000,5000) L_0x1ee1a70/d;
L_0x1ee1c20/d .functor AND 1, L_0x1ee0a90, L_0x1ee14f0, L_0x1ee06a0, L_0x1ee1710;
L_0x1ee1c20 .delay 1 (5000,5000,5000) L_0x1ee1c20/d;
L_0x1ee1e10/d .functor AND 1, L_0x1ee0060, L_0x1ee14f0, L_0x1ee1650, L_0x1ee0740;
L_0x1ee1e10 .delay 1 (5000,5000,5000) L_0x1ee1e10/d;
L_0x1ee2060/d .functor AND 1, L_0x1ee0420, L_0x1ee0600, L_0x1ee1650, L_0x1ee0740;
L_0x1ee2060 .delay 1 (5000,5000,5000) L_0x1ee2060/d;
L_0x1ee21f0/d .functor AND 1, L_0x1ee09d0, L_0x1ee14f0, L_0x1ee06a0, L_0x1ee0740;
L_0x1ee21f0 .delay 1 (5000,5000,5000) L_0x1ee21f0/d;
L_0x1ee1ff0/d .functor AND 1, L_0x1ee0840, L_0x1ee0600, L_0x1ee06a0, L_0x1ee0740;
L_0x1ee1ff0 .delay 1 (5000,5000,5000) L_0x1ee1ff0/d;
L_0x1ee2550/0/0 .functor OR 1, L_0x1ee18c0, L_0x1ee1a70, L_0x1ee1c20, L_0x1ee1e10;
L_0x1ee2550/0/4 .functor OR 1, L_0x1ee2060, L_0x1ee21f0, L_0x1ee1ff0, C4<0>;
L_0x1ee2550/d .functor OR 1, L_0x1ee2550/0/0, L_0x1ee2550/0/4, C4<0>, C4<0>;
L_0x1ee2550 .delay 1 (5000,5000,5000) L_0x1ee2550/d;
v0x1e874f0_0 .net "a", 0 0, L_0x1ee29f0;  1 drivers
v0x1e875b0_0 .net "addSub", 0 0, L_0x1ee0e10;  1 drivers
v0x1e87680_0 .net "andRes", 0 0, L_0x1ee0060;  1 drivers
v0x1e87750_0 .net "b", 0 0, L_0x1ee2a90;  1 drivers
v0x1e87820_0 .net "carryIn", 0 0, L_0x1ee0900;  1 drivers
v0x1e878c0_0 .net "carryOut", 0 0, L_0x1ee12f0;  1 drivers
v0x1e87990_0 .net "initialResult", 0 0, L_0x1ee2550;  1 drivers
v0x1e87a30_0 .net "isAdd", 0 0, L_0x1ee18c0;  1 drivers
v0x1e87ad0_0 .net "isAnd", 0 0, L_0x1ee1e10;  1 drivers
v0x1e87c00_0 .net "isNand", 0 0, L_0x1ee2060;  1 drivers
v0x1e87ca0_0 .net "isNor", 0 0, L_0x1ee21f0;  1 drivers
v0x1e87d40_0 .net "isOr", 0 0, L_0x1ee1ff0;  1 drivers
v0x1e87e00_0 .net "isSub", 0 0, L_0x1ee1a70;  1 drivers
v0x1e87ec0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e87f60_0 .net "isXor", 0 0, L_0x1ee1c20;  1 drivers
v0x1e88020_0 .net "nandRes", 0 0, L_0x1ee0420;  1 drivers
v0x1e880e0_0 .net "norRes", 0 0, L_0x1ee09d0;  1 drivers
v0x1e88290_0 .net "orRes", 0 0, L_0x1ee0840;  1 drivers
v0x1e88330_0 .net "s0", 0 0, L_0x1ee0600;  1 drivers
v0x1e883d0_0 .net "s0inv", 0 0, L_0x1ee14f0;  1 drivers
v0x1e88470_0 .net "s1", 0 0, L_0x1ee06a0;  1 drivers
v0x1e88530_0 .net "s1inv", 0 0, L_0x1ee1650;  1 drivers
v0x1e885f0_0 .net "s2", 0 0, L_0x1ee0740;  1 drivers
v0x1e886b0_0 .net "s2inv", 0 0, L_0x1ee1710;  1 drivers
v0x1e88770_0 .net "xorRes", 0 0, L_0x1ee0a90;  1 drivers
S_0x1e868f0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e865f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ee0bf0/d .functor XOR 1, L_0x1ee2a90, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee0bf0 .delay 1 (5000,5000,5000) L_0x1ee0bf0/d;
L_0x1ee0cb0/d .functor XOR 1, L_0x1ee29f0, L_0x1ee0bf0, C4<0>, C4<0>;
L_0x1ee0cb0 .delay 1 (5000,5000,5000) L_0x1ee0cb0/d;
L_0x1ee0e10/d .functor XOR 1, L_0x1ee0cb0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee0e10 .delay 1 (5000,5000,5000) L_0x1ee0e10/d;
L_0x1ee0fc0/d .functor AND 1, L_0x1ee29f0, L_0x1ee0bf0, C4<1>, C4<1>;
L_0x1ee0fc0 .delay 1 (5000,5000,5000) L_0x1ee0fc0/d;
L_0x1ee1230/d .functor AND 1, L_0x1ee0cb0, L_0x1ee0900, C4<1>, C4<1>;
L_0x1ee1230 .delay 1 (5000,5000,5000) L_0x1ee1230/d;
L_0x1ee12f0/d .functor OR 1, L_0x1ee0fc0, L_0x1ee1230, C4<0>, C4<0>;
L_0x1ee12f0 .delay 1 (5000,5000,5000) L_0x1ee12f0/d;
v0x1e86b80_0 .net "AandB", 0 0, L_0x1ee0fc0;  1 drivers
v0x1e86c60_0 .net "BxorSub", 0 0, L_0x1ee0bf0;  1 drivers
v0x1e86d20_0 .net "a", 0 0, L_0x1ee29f0;  alias, 1 drivers
v0x1e86df0_0 .net "b", 0 0, L_0x1ee2a90;  alias, 1 drivers
v0x1e86eb0_0 .net "carryin", 0 0, L_0x1ee0900;  alias, 1 drivers
v0x1e86fc0_0 .net "carryout", 0 0, L_0x1ee12f0;  alias, 1 drivers
v0x1e87080_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e87120_0 .net "res", 0 0, L_0x1ee0e10;  alias, 1 drivers
v0x1e871e0_0 .net "xAorB", 0 0, L_0x1ee0cb0;  1 drivers
v0x1e87330_0 .net "xAorBandCin", 0 0, L_0x1ee1230;  1 drivers
S_0x1e88950 .scope generate, "genblk1[11]" "genblk1[11]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e88b10 .param/l "i" 0 3 139, +C4<01011>;
S_0x1e88bd0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e88950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ee2920/d .functor AND 1, L_0x1ee54f0, L_0x1ee5590, C4<1>, C4<1>;
L_0x1ee2920 .delay 1 (5000,5000,5000) L_0x1ee2920/d;
L_0x1ee2c90/d .functor NAND 1, L_0x1ee54f0, L_0x1ee5590, C4<1>, C4<1>;
L_0x1ee2c90 .delay 1 (5000,5000,5000) L_0x1ee2c90/d;
L_0x1ee2d00/d .functor OR 1, L_0x1ee54f0, L_0x1ee5590, C4<0>, C4<0>;
L_0x1ee2d00 .delay 1 (5000,5000,5000) L_0x1ee2d00/d;
L_0x1ee3470/d .functor NOR 1, L_0x1ee54f0, L_0x1ee5590, C4<0>, C4<0>;
L_0x1ee3470 .delay 1 (5000,5000,5000) L_0x1ee3470/d;
L_0x1ee3530/d .functor XOR 1, L_0x1ee54f0, L_0x1ee5590, C4<0>, C4<0>;
L_0x1ee3530 .delay 1 (5000,5000,5000) L_0x1ee3530/d;
L_0x1ee3f70/d .functor NOT 1, L_0x1ee32f0, C4<0>, C4<0>, C4<0>;
L_0x1ee3f70 .delay 1 (5000,5000,5000) L_0x1ee3f70/d;
L_0x1ee40d0/d .functor NOT 1, L_0x1ee3390, C4<0>, C4<0>, C4<0>;
L_0x1ee40d0 .delay 1 (5000,5000,5000) L_0x1ee40d0/d;
L_0x1ee4190/d .functor NOT 1, L_0x1ee5980, C4<0>, C4<0>, C4<0>;
L_0x1ee4190 .delay 1 (5000,5000,5000) L_0x1ee4190/d;
L_0x1ee4340/d .functor AND 1, L_0x1ee38b0, L_0x1ee3f70, L_0x1ee40d0, L_0x1ee4190;
L_0x1ee4340 .delay 1 (5000,5000,5000) L_0x1ee4340/d;
L_0x1ee44f0/d .functor AND 1, L_0x1ee38b0, L_0x1ee32f0, L_0x1ee40d0, L_0x1ee4190;
L_0x1ee44f0 .delay 1 (5000,5000,5000) L_0x1ee44f0/d;
L_0x1ee46a0/d .functor AND 1, L_0x1ee3530, L_0x1ee3f70, L_0x1ee3390, L_0x1ee4190;
L_0x1ee46a0 .delay 1 (5000,5000,5000) L_0x1ee46a0/d;
L_0x1ee4890/d .functor AND 1, L_0x1ee2920, L_0x1ee3f70, L_0x1ee40d0, L_0x1ee5980;
L_0x1ee4890 .delay 1 (5000,5000,5000) L_0x1ee4890/d;
L_0x1ee4ae0/d .functor AND 1, L_0x1ee2c90, L_0x1ee32f0, L_0x1ee40d0, L_0x1ee5980;
L_0x1ee4ae0 .delay 1 (5000,5000,5000) L_0x1ee4ae0/d;
L_0x1ee4c70/d .functor AND 1, L_0x1ee3470, L_0x1ee3f70, L_0x1ee3390, L_0x1ee5980;
L_0x1ee4c70 .delay 1 (5000,5000,5000) L_0x1ee4c70/d;
L_0x1ee4a70/d .functor AND 1, L_0x1ee2d00, L_0x1ee32f0, L_0x1ee3390, L_0x1ee5980;
L_0x1ee4a70 .delay 1 (5000,5000,5000) L_0x1ee4a70/d;
L_0x1ee5050/0/0 .functor OR 1, L_0x1ee4340, L_0x1ee44f0, L_0x1ee46a0, L_0x1ee4890;
L_0x1ee5050/0/4 .functor OR 1, L_0x1ee4ae0, L_0x1ee4c70, L_0x1ee4a70, C4<0>;
L_0x1ee5050/d .functor OR 1, L_0x1ee5050/0/0, L_0x1ee5050/0/4, C4<0>, C4<0>;
L_0x1ee5050 .delay 1 (5000,5000,5000) L_0x1ee5050/d;
v0x1e89ad0_0 .net "a", 0 0, L_0x1ee54f0;  1 drivers
v0x1e89b90_0 .net "addSub", 0 0, L_0x1ee38b0;  1 drivers
v0x1e89c60_0 .net "andRes", 0 0, L_0x1ee2920;  1 drivers
v0x1e89d30_0 .net "b", 0 0, L_0x1ee5590;  1 drivers
v0x1e89e00_0 .net "carryIn", 0 0, L_0x1ee3250;  1 drivers
v0x1e89ea0_0 .net "carryOut", 0 0, L_0x1ee3d70;  1 drivers
v0x1e89f70_0 .net "initialResult", 0 0, L_0x1ee5050;  1 drivers
v0x1e8a010_0 .net "isAdd", 0 0, L_0x1ee4340;  1 drivers
v0x1e8a0b0_0 .net "isAnd", 0 0, L_0x1ee4890;  1 drivers
v0x1e8a1e0_0 .net "isNand", 0 0, L_0x1ee4ae0;  1 drivers
v0x1e8a280_0 .net "isNor", 0 0, L_0x1ee4c70;  1 drivers
v0x1e8a320_0 .net "isOr", 0 0, L_0x1ee4a70;  1 drivers
v0x1e8a3c0_0 .net "isSub", 0 0, L_0x1ee44f0;  1 drivers
v0x1e8a460_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e8a500_0 .net "isXor", 0 0, L_0x1ee46a0;  1 drivers
v0x1e8a5c0_0 .net "nandRes", 0 0, L_0x1ee2c90;  1 drivers
v0x1e8a680_0 .net "norRes", 0 0, L_0x1ee3470;  1 drivers
v0x1e8a830_0 .net "orRes", 0 0, L_0x1ee2d00;  1 drivers
v0x1e8a8d0_0 .net "s0", 0 0, L_0x1ee32f0;  1 drivers
v0x1e8a970_0 .net "s0inv", 0 0, L_0x1ee3f70;  1 drivers
v0x1e8aa10_0 .net "s1", 0 0, L_0x1ee3390;  1 drivers
v0x1e8aad0_0 .net "s1inv", 0 0, L_0x1ee40d0;  1 drivers
v0x1e8ab90_0 .net "s2", 0 0, L_0x1ee5980;  1 drivers
v0x1e8ac50_0 .net "s2inv", 0 0, L_0x1ee4190;  1 drivers
v0x1e8ad10_0 .net "xorRes", 0 0, L_0x1ee3530;  1 drivers
S_0x1e88ed0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e88bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ee3690/d .functor XOR 1, L_0x1ee5590, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee3690 .delay 1 (5000,5000,5000) L_0x1ee3690/d;
L_0x1ee3750/d .functor XOR 1, L_0x1ee54f0, L_0x1ee3690, C4<0>, C4<0>;
L_0x1ee3750 .delay 1 (5000,5000,5000) L_0x1ee3750/d;
L_0x1ee38b0/d .functor XOR 1, L_0x1ee3750, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee38b0 .delay 1 (5000,5000,5000) L_0x1ee38b0/d;
L_0x1ee3a60/d .functor AND 1, L_0x1ee54f0, L_0x1ee3690, C4<1>, C4<1>;
L_0x1ee3a60 .delay 1 (5000,5000,5000) L_0x1ee3a60/d;
L_0x1ed3840/d .functor AND 1, L_0x1ee3750, L_0x1ee3250, C4<1>, C4<1>;
L_0x1ed3840 .delay 1 (5000,5000,5000) L_0x1ed3840/d;
L_0x1ee3d70/d .functor OR 1, L_0x1ee3a60, L_0x1ed3840, C4<0>, C4<0>;
L_0x1ee3d70 .delay 1 (5000,5000,5000) L_0x1ee3d70/d;
v0x1e89160_0 .net "AandB", 0 0, L_0x1ee3a60;  1 drivers
v0x1e89240_0 .net "BxorSub", 0 0, L_0x1ee3690;  1 drivers
v0x1e89300_0 .net "a", 0 0, L_0x1ee54f0;  alias, 1 drivers
v0x1e893d0_0 .net "b", 0 0, L_0x1ee5590;  alias, 1 drivers
v0x1e89490_0 .net "carryin", 0 0, L_0x1ee3250;  alias, 1 drivers
v0x1e895a0_0 .net "carryout", 0 0, L_0x1ee3d70;  alias, 1 drivers
v0x1e89660_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e89700_0 .net "res", 0 0, L_0x1ee38b0;  alias, 1 drivers
v0x1e897c0_0 .net "xAorB", 0 0, L_0x1ee3750;  1 drivers
v0x1e89910_0 .net "xAorBandCin", 0 0, L_0x1ed3840;  1 drivers
S_0x1e8aef0 .scope generate, "genblk1[12]" "genblk1[12]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e8b0b0 .param/l "i" 0 3 139, +C4<01100>;
S_0x1e8b170 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e8aef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ee5420/d .functor AND 1, L_0x1ee7e20, L_0x1ee7ec0, C4<1>, C4<1>;
L_0x1ee5420 .delay 1 (5000,5000,5000) L_0x1ee5420/d;
L_0x1ee57e0/d .functor NAND 1, L_0x1ee7e20, L_0x1ee7ec0, C4<1>, C4<1>;
L_0x1ee57e0 .delay 1 (5000,5000,5000) L_0x1ee57e0/d;
L_0x1ee5c70/d .functor OR 1, L_0x1ee7e20, L_0x1ee7ec0, C4<0>, C4<0>;
L_0x1ee5c70 .delay 1 (5000,5000,5000) L_0x1ee5c70/d;
L_0x1ee5e00/d .functor NOR 1, L_0x1ee7e20, L_0x1ee7ec0, C4<0>, C4<0>;
L_0x1ee5e00 .delay 1 (5000,5000,5000) L_0x1ee5e00/d;
L_0x1ee5ec0/d .functor XOR 1, L_0x1ee7e20, L_0x1ee7ec0, C4<0>, C4<0>;
L_0x1ee5ec0 .delay 1 (5000,5000,5000) L_0x1ee5ec0/d;
L_0x1ee6920/d .functor NOT 1, L_0x1ee5a20, C4<0>, C4<0>, C4<0>;
L_0x1ee6920 .delay 1 (5000,5000,5000) L_0x1ee6920/d;
L_0x1ee6a80/d .functor NOT 1, L_0x1ee5ac0, C4<0>, C4<0>, C4<0>;
L_0x1ee6a80 .delay 1 (5000,5000,5000) L_0x1ee6a80/d;
L_0x1ee6b40/d .functor NOT 1, L_0x1ee5b60, C4<0>, C4<0>, C4<0>;
L_0x1ee6b40 .delay 1 (5000,5000,5000) L_0x1ee6b40/d;
L_0x1ee6cf0/d .functor AND 1, L_0x1ee6240, L_0x1ee6920, L_0x1ee6a80, L_0x1ee6b40;
L_0x1ee6cf0 .delay 1 (5000,5000,5000) L_0x1ee6cf0/d;
L_0x1ee6ea0/d .functor AND 1, L_0x1ee6240, L_0x1ee5a20, L_0x1ee6a80, L_0x1ee6b40;
L_0x1ee6ea0 .delay 1 (5000,5000,5000) L_0x1ee6ea0/d;
L_0x1ee7050/d .functor AND 1, L_0x1ee5ec0, L_0x1ee6920, L_0x1ee5ac0, L_0x1ee6b40;
L_0x1ee7050 .delay 1 (5000,5000,5000) L_0x1ee7050/d;
L_0x1ee7240/d .functor AND 1, L_0x1ee5420, L_0x1ee6920, L_0x1ee6a80, L_0x1ee5b60;
L_0x1ee7240 .delay 1 (5000,5000,5000) L_0x1ee7240/d;
L_0x1ee7490/d .functor AND 1, L_0x1ee57e0, L_0x1ee5a20, L_0x1ee6a80, L_0x1ee5b60;
L_0x1ee7490 .delay 1 (5000,5000,5000) L_0x1ee7490/d;
L_0x1ee7620/d .functor AND 1, L_0x1ee5e00, L_0x1ee6920, L_0x1ee5ac0, L_0x1ee5b60;
L_0x1ee7620 .delay 1 (5000,5000,5000) L_0x1ee7620/d;
L_0x1ee7420/d .functor AND 1, L_0x1ee5c70, L_0x1ee5a20, L_0x1ee5ac0, L_0x1ee5b60;
L_0x1ee7420 .delay 1 (5000,5000,5000) L_0x1ee7420/d;
L_0x1ee7980/0/0 .functor OR 1, L_0x1ee6cf0, L_0x1ee6ea0, L_0x1ee7050, L_0x1ee7240;
L_0x1ee7980/0/4 .functor OR 1, L_0x1ee7490, L_0x1ee7620, L_0x1ee7420, C4<0>;
L_0x1ee7980/d .functor OR 1, L_0x1ee7980/0/0, L_0x1ee7980/0/4, C4<0>, C4<0>;
L_0x1ee7980 .delay 1 (5000,5000,5000) L_0x1ee7980/d;
v0x1e8c0b0_0 .net "a", 0 0, L_0x1ee7e20;  1 drivers
v0x1e8c170_0 .net "addSub", 0 0, L_0x1ee6240;  1 drivers
v0x1e8c240_0 .net "andRes", 0 0, L_0x1ee5420;  1 drivers
v0x1e8c310_0 .net "b", 0 0, L_0x1ee7ec0;  1 drivers
v0x1e8c3e0_0 .net "carryIn", 0 0, L_0x1ee5d30;  1 drivers
v0x1e8c480_0 .net "carryOut", 0 0, L_0x1ee6720;  1 drivers
v0x1e8c550_0 .net "initialResult", 0 0, L_0x1ee7980;  1 drivers
v0x1e8c5f0_0 .net "isAdd", 0 0, L_0x1ee6cf0;  1 drivers
v0x1e8c690_0 .net "isAnd", 0 0, L_0x1ee7240;  1 drivers
v0x1e8c7c0_0 .net "isNand", 0 0, L_0x1ee7490;  1 drivers
v0x1e8c860_0 .net "isNor", 0 0, L_0x1ee7620;  1 drivers
v0x1e8c900_0 .net "isOr", 0 0, L_0x1ee7420;  1 drivers
v0x1e8c9c0_0 .net "isSub", 0 0, L_0x1ee6ea0;  1 drivers
v0x1e8ca80_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e8cb20_0 .net "isXor", 0 0, L_0x1ee7050;  1 drivers
v0x1e8cbe0_0 .net "nandRes", 0 0, L_0x1ee57e0;  1 drivers
v0x1e8cca0_0 .net "norRes", 0 0, L_0x1ee5e00;  1 drivers
v0x1e8ce50_0 .net "orRes", 0 0, L_0x1ee5c70;  1 drivers
v0x1e8cef0_0 .net "s0", 0 0, L_0x1ee5a20;  1 drivers
v0x1e8cf90_0 .net "s0inv", 0 0, L_0x1ee6920;  1 drivers
v0x1e8d030_0 .net "s1", 0 0, L_0x1ee5ac0;  1 drivers
v0x1e8d0f0_0 .net "s1inv", 0 0, L_0x1ee6a80;  1 drivers
v0x1e8d1b0_0 .net "s2", 0 0, L_0x1ee5b60;  1 drivers
v0x1e8d270_0 .net "s2inv", 0 0, L_0x1ee6b40;  1 drivers
v0x1e8d330_0 .net "xorRes", 0 0, L_0x1ee5ec0;  1 drivers
S_0x1e8b470 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e8b170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ee6020/d .functor XOR 1, L_0x1ee7ec0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee6020 .delay 1 (5000,5000,5000) L_0x1ee6020/d;
L_0x1ee60e0/d .functor XOR 1, L_0x1ee7e20, L_0x1ee6020, C4<0>, C4<0>;
L_0x1ee60e0 .delay 1 (5000,5000,5000) L_0x1ee60e0/d;
L_0x1ee6240/d .functor XOR 1, L_0x1ee60e0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee6240 .delay 1 (5000,5000,5000) L_0x1ee6240/d;
L_0x1ee63f0/d .functor AND 1, L_0x1ee7e20, L_0x1ee6020, C4<1>, C4<1>;
L_0x1ee63f0 .delay 1 (5000,5000,5000) L_0x1ee63f0/d;
L_0x1ee6660/d .functor AND 1, L_0x1ee60e0, L_0x1ee5d30, C4<1>, C4<1>;
L_0x1ee6660 .delay 1 (5000,5000,5000) L_0x1ee6660/d;
L_0x1ee6720/d .functor OR 1, L_0x1ee63f0, L_0x1ee6660, C4<0>, C4<0>;
L_0x1ee6720 .delay 1 (5000,5000,5000) L_0x1ee6720/d;
v0x1e8b740_0 .net "AandB", 0 0, L_0x1ee63f0;  1 drivers
v0x1e8b820_0 .net "BxorSub", 0 0, L_0x1ee6020;  1 drivers
v0x1e8b8e0_0 .net "a", 0 0, L_0x1ee7e20;  alias, 1 drivers
v0x1e8b9b0_0 .net "b", 0 0, L_0x1ee7ec0;  alias, 1 drivers
v0x1e8ba70_0 .net "carryin", 0 0, L_0x1ee5d30;  alias, 1 drivers
v0x1e8bb80_0 .net "carryout", 0 0, L_0x1ee6720;  alias, 1 drivers
v0x1e8bc40_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e8bce0_0 .net "res", 0 0, L_0x1ee6240;  alias, 1 drivers
v0x1e8bda0_0 .net "xAorB", 0 0, L_0x1ee60e0;  1 drivers
v0x1e8bef0_0 .net "xAorBandCin", 0 0, L_0x1ee6660;  1 drivers
S_0x1e8d510 .scope generate, "genblk1[13]" "genblk1[13]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e8d6d0 .param/l "i" 0 3 139, +C4<01101>;
S_0x1e8d790 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e8d510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ee5c00/d .functor AND 1, L_0x1eea6a0, L_0x1eea740, C4<1>, C4<1>;
L_0x1ee5c00 .delay 1 (5000,5000,5000) L_0x1ee5c00/d;
L_0x1ee8390/d .functor NAND 1, L_0x1eea6a0, L_0x1eea740, C4<1>, C4<1>;
L_0x1ee8390 .delay 1 (5000,5000,5000) L_0x1ee8390/d;
L_0x1ee84f0/d .functor OR 1, L_0x1eea6a0, L_0x1eea740, C4<0>, C4<0>;
L_0x1ee84f0 .delay 1 (5000,5000,5000) L_0x1ee84f0/d;
L_0x1ee8680/d .functor NOR 1, L_0x1eea6a0, L_0x1eea740, C4<0>, C4<0>;
L_0x1ee8680 .delay 1 (5000,5000,5000) L_0x1ee8680/d;
L_0x1ee8740/d .functor XOR 1, L_0x1eea6a0, L_0x1eea740, C4<0>, C4<0>;
L_0x1ee8740 .delay 1 (5000,5000,5000) L_0x1ee8740/d;
L_0x1ee91a0/d .functor NOT 1, L_0x1ee8070, C4<0>, C4<0>, C4<0>;
L_0x1ee91a0 .delay 1 (5000,5000,5000) L_0x1ee91a0/d;
L_0x1ee9300/d .functor NOT 1, L_0x1ee8110, C4<0>, C4<0>, C4<0>;
L_0x1ee9300 .delay 1 (5000,5000,5000) L_0x1ee9300/d;
L_0x1ee93c0/d .functor NOT 1, L_0x1ee81b0, C4<0>, C4<0>, C4<0>;
L_0x1ee93c0 .delay 1 (5000,5000,5000) L_0x1ee93c0/d;
L_0x1ee9570/d .functor AND 1, L_0x1ee8ac0, L_0x1ee91a0, L_0x1ee9300, L_0x1ee93c0;
L_0x1ee9570 .delay 1 (5000,5000,5000) L_0x1ee9570/d;
L_0x1ee9720/d .functor AND 1, L_0x1ee8ac0, L_0x1ee8070, L_0x1ee9300, L_0x1ee93c0;
L_0x1ee9720 .delay 1 (5000,5000,5000) L_0x1ee9720/d;
L_0x1ee98d0/d .functor AND 1, L_0x1ee8740, L_0x1ee91a0, L_0x1ee8110, L_0x1ee93c0;
L_0x1ee98d0 .delay 1 (5000,5000,5000) L_0x1ee98d0/d;
L_0x1ee9ac0/d .functor AND 1, L_0x1ee5c00, L_0x1ee91a0, L_0x1ee9300, L_0x1ee81b0;
L_0x1ee9ac0 .delay 1 (5000,5000,5000) L_0x1ee9ac0/d;
L_0x1ee9d10/d .functor AND 1, L_0x1ee8390, L_0x1ee8070, L_0x1ee9300, L_0x1ee81b0;
L_0x1ee9d10 .delay 1 (5000,5000,5000) L_0x1ee9d10/d;
L_0x1ee9ea0/d .functor AND 1, L_0x1ee8680, L_0x1ee91a0, L_0x1ee8110, L_0x1ee81b0;
L_0x1ee9ea0 .delay 1 (5000,5000,5000) L_0x1ee9ea0/d;
L_0x1ee9ca0/d .functor AND 1, L_0x1ee84f0, L_0x1ee8070, L_0x1ee8110, L_0x1ee81b0;
L_0x1ee9ca0 .delay 1 (5000,5000,5000) L_0x1ee9ca0/d;
L_0x1eea200/0/0 .functor OR 1, L_0x1ee9570, L_0x1ee9720, L_0x1ee98d0, L_0x1ee9ac0;
L_0x1eea200/0/4 .functor OR 1, L_0x1ee9d10, L_0x1ee9ea0, L_0x1ee9ca0, C4<0>;
L_0x1eea200/d .functor OR 1, L_0x1eea200/0/0, L_0x1eea200/0/4, C4<0>, C4<0>;
L_0x1eea200 .delay 1 (5000,5000,5000) L_0x1eea200/d;
v0x1e8e690_0 .net "a", 0 0, L_0x1eea6a0;  1 drivers
v0x1e8e750_0 .net "addSub", 0 0, L_0x1ee8ac0;  1 drivers
v0x1e8e820_0 .net "andRes", 0 0, L_0x1ee5c00;  1 drivers
v0x1e8e8f0_0 .net "b", 0 0, L_0x1eea740;  1 drivers
v0x1e8e9c0_0 .net "carryIn", 0 0, L_0x1ee85b0;  1 drivers
v0x1e8ea60_0 .net "carryOut", 0 0, L_0x1ee8fa0;  1 drivers
v0x1e8eb30_0 .net "initialResult", 0 0, L_0x1eea200;  1 drivers
v0x1e8ebd0_0 .net "isAdd", 0 0, L_0x1ee9570;  1 drivers
v0x1e8ec70_0 .net "isAnd", 0 0, L_0x1ee9ac0;  1 drivers
v0x1e8eda0_0 .net "isNand", 0 0, L_0x1ee9d10;  1 drivers
v0x1e8ee40_0 .net "isNor", 0 0, L_0x1ee9ea0;  1 drivers
v0x1e8eee0_0 .net "isOr", 0 0, L_0x1ee9ca0;  1 drivers
v0x1e8efa0_0 .net "isSub", 0 0, L_0x1ee9720;  1 drivers
v0x1e8f060_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e8f100_0 .net "isXor", 0 0, L_0x1ee98d0;  1 drivers
v0x1e8f1c0_0 .net "nandRes", 0 0, L_0x1ee8390;  1 drivers
v0x1e8f280_0 .net "norRes", 0 0, L_0x1ee8680;  1 drivers
v0x1e8f430_0 .net "orRes", 0 0, L_0x1ee84f0;  1 drivers
v0x1e8f4d0_0 .net "s0", 0 0, L_0x1ee8070;  1 drivers
v0x1e8f570_0 .net "s0inv", 0 0, L_0x1ee91a0;  1 drivers
v0x1e8f610_0 .net "s1", 0 0, L_0x1ee8110;  1 drivers
v0x1e8f6d0_0 .net "s1inv", 0 0, L_0x1ee9300;  1 drivers
v0x1e8f790_0 .net "s2", 0 0, L_0x1ee81b0;  1 drivers
v0x1e8f850_0 .net "s2inv", 0 0, L_0x1ee93c0;  1 drivers
v0x1e8f910_0 .net "xorRes", 0 0, L_0x1ee8740;  1 drivers
S_0x1e8da90 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e8d790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ee88a0/d .functor XOR 1, L_0x1eea740, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee88a0 .delay 1 (5000,5000,5000) L_0x1ee88a0/d;
L_0x1ee8960/d .functor XOR 1, L_0x1eea6a0, L_0x1ee88a0, C4<0>, C4<0>;
L_0x1ee8960 .delay 1 (5000,5000,5000) L_0x1ee8960/d;
L_0x1ee8ac0/d .functor XOR 1, L_0x1ee8960, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ee8ac0 .delay 1 (5000,5000,5000) L_0x1ee8ac0/d;
L_0x1ee8c70/d .functor AND 1, L_0x1eea6a0, L_0x1ee88a0, C4<1>, C4<1>;
L_0x1ee8c70 .delay 1 (5000,5000,5000) L_0x1ee8c70/d;
L_0x1ee8ee0/d .functor AND 1, L_0x1ee8960, L_0x1ee85b0, C4<1>, C4<1>;
L_0x1ee8ee0 .delay 1 (5000,5000,5000) L_0x1ee8ee0/d;
L_0x1ee8fa0/d .functor OR 1, L_0x1ee8c70, L_0x1ee8ee0, C4<0>, C4<0>;
L_0x1ee8fa0 .delay 1 (5000,5000,5000) L_0x1ee8fa0/d;
v0x1e8dd20_0 .net "AandB", 0 0, L_0x1ee8c70;  1 drivers
v0x1e8de00_0 .net "BxorSub", 0 0, L_0x1ee88a0;  1 drivers
v0x1e8dec0_0 .net "a", 0 0, L_0x1eea6a0;  alias, 1 drivers
v0x1e8df90_0 .net "b", 0 0, L_0x1eea740;  alias, 1 drivers
v0x1e8e050_0 .net "carryin", 0 0, L_0x1ee85b0;  alias, 1 drivers
v0x1e8e160_0 .net "carryout", 0 0, L_0x1ee8fa0;  alias, 1 drivers
v0x1e8e220_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e8e2c0_0 .net "res", 0 0, L_0x1ee8ac0;  alias, 1 drivers
v0x1e8e380_0 .net "xAorB", 0 0, L_0x1ee8960;  1 drivers
v0x1e8e4d0_0 .net "xAorBandCin", 0 0, L_0x1ee8ee0;  1 drivers
S_0x1e8faf0 .scope generate, "genblk1[14]" "genblk1[14]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e8fcb0 .param/l "i" 0 3 139, +C4<01110>;
S_0x1e8fd70 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e8faf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ee8250/d .functor AND 1, L_0x1eecf20, L_0x1ed84f0, C4<1>, C4<1>;
L_0x1ee8250 .delay 1 (5000,5000,5000) L_0x1ee8250/d;
L_0x1eeac40/d .functor NAND 1, L_0x1eecf20, L_0x1ed84f0, C4<1>, C4<1>;
L_0x1eeac40 .delay 1 (5000,5000,5000) L_0x1eeac40/d;
L_0x1eeada0/d .functor OR 1, L_0x1eecf20, L_0x1ed84f0, C4<0>, C4<0>;
L_0x1eeada0 .delay 1 (5000,5000,5000) L_0x1eeada0/d;
L_0x1eeaf30/d .functor NOR 1, L_0x1eecf20, L_0x1ed84f0, C4<0>, C4<0>;
L_0x1eeaf30 .delay 1 (5000,5000,5000) L_0x1eeaf30/d;
L_0x1eeaff0/d .functor XOR 1, L_0x1eecf20, L_0x1ed84f0, C4<0>, C4<0>;
L_0x1eeaff0 .delay 1 (5000,5000,5000) L_0x1eeaff0/d;
L_0x1eeba50/d .functor NOT 1, L_0x1ed87b0, C4<0>, C4<0>, C4<0>;
L_0x1eeba50 .delay 1 (5000,5000,5000) L_0x1eeba50/d;
L_0x1eebbb0/d .functor NOT 1, L_0x1eea8f0, C4<0>, C4<0>, C4<0>;
L_0x1eebbb0 .delay 1 (5000,5000,5000) L_0x1eebbb0/d;
L_0x1eebc70/d .functor NOT 1, L_0x1eea990, C4<0>, C4<0>, C4<0>;
L_0x1eebc70 .delay 1 (5000,5000,5000) L_0x1eebc70/d;
L_0x1eebe20/d .functor AND 1, L_0x1eeb370, L_0x1eeba50, L_0x1eebbb0, L_0x1eebc70;
L_0x1eebe20 .delay 1 (5000,5000,5000) L_0x1eebe20/d;
L_0x1ee4e60/d .functor AND 1, L_0x1eeb370, L_0x1ed87b0, L_0x1eebbb0, L_0x1eebc70;
L_0x1ee4e60 .delay 1 (5000,5000,5000) L_0x1ee4e60/d;
L_0x1eec110/d .functor AND 1, L_0x1eeaff0, L_0x1eeba50, L_0x1eea8f0, L_0x1eebc70;
L_0x1eec110 .delay 1 (5000,5000,5000) L_0x1eec110/d;
L_0x1eec2f0/d .functor AND 1, L_0x1ee8250, L_0x1eeba50, L_0x1eebbb0, L_0x1eea990;
L_0x1eec2f0 .delay 1 (5000,5000,5000) L_0x1eec2f0/d;
L_0x1eec5e0/d .functor AND 1, L_0x1eeac40, L_0x1ed87b0, L_0x1eebbb0, L_0x1eea990;
L_0x1eec5e0 .delay 1 (5000,5000,5000) L_0x1eec5e0/d;
L_0x1eec6f0/d .functor AND 1, L_0x1eeaf30, L_0x1eeba50, L_0x1eea8f0, L_0x1eea990;
L_0x1eec6f0 .delay 1 (5000,5000,5000) L_0x1eec6f0/d;
L_0x1eec570/d .functor AND 1, L_0x1eeada0, L_0x1ed87b0, L_0x1eea8f0, L_0x1eea990;
L_0x1eec570 .delay 1 (5000,5000,5000) L_0x1eec570/d;
L_0x1eeca80/0/0 .functor OR 1, L_0x1eebe20, L_0x1ee4e60, L_0x1eec110, L_0x1eec2f0;
L_0x1eeca80/0/4 .functor OR 1, L_0x1eec5e0, L_0x1eec6f0, L_0x1eec570, C4<0>;
L_0x1eeca80/d .functor OR 1, L_0x1eeca80/0/0, L_0x1eeca80/0/4, C4<0>, C4<0>;
L_0x1eeca80 .delay 1 (5000,5000,5000) L_0x1eeca80/d;
v0x1e90c70_0 .net "a", 0 0, L_0x1eecf20;  1 drivers
v0x1e90d30_0 .net "addSub", 0 0, L_0x1eeb370;  1 drivers
v0x1e90e00_0 .net "andRes", 0 0, L_0x1ee8250;  1 drivers
v0x1e90ed0_0 .net "b", 0 0, L_0x1ed84f0;  1 drivers
v0x1e90fa0_0 .net "carryIn", 0 0, L_0x1eeae60;  1 drivers
v0x1e91040_0 .net "carryOut", 0 0, L_0x1eeb850;  1 drivers
v0x1e91110_0 .net "initialResult", 0 0, L_0x1eeca80;  1 drivers
v0x1e911b0_0 .net "isAdd", 0 0, L_0x1eebe20;  1 drivers
v0x1e91250_0 .net "isAnd", 0 0, L_0x1eec2f0;  1 drivers
v0x1e91380_0 .net "isNand", 0 0, L_0x1eec5e0;  1 drivers
v0x1e91420_0 .net "isNor", 0 0, L_0x1eec6f0;  1 drivers
v0x1e914c0_0 .net "isOr", 0 0, L_0x1eec570;  1 drivers
v0x1e91580_0 .net "isSub", 0 0, L_0x1ee4e60;  1 drivers
v0x1e91640_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e916e0_0 .net "isXor", 0 0, L_0x1eec110;  1 drivers
v0x1e917a0_0 .net "nandRes", 0 0, L_0x1eeac40;  1 drivers
v0x1e91860_0 .net "norRes", 0 0, L_0x1eeaf30;  1 drivers
v0x1e91a10_0 .net "orRes", 0 0, L_0x1eeada0;  1 drivers
v0x1e91ab0_0 .net "s0", 0 0, L_0x1ed87b0;  1 drivers
v0x1e91b50_0 .net "s0inv", 0 0, L_0x1eeba50;  1 drivers
v0x1e91bf0_0 .net "s1", 0 0, L_0x1eea8f0;  1 drivers
v0x1e91cb0_0 .net "s1inv", 0 0, L_0x1eebbb0;  1 drivers
v0x1e91d70_0 .net "s2", 0 0, L_0x1eea990;  1 drivers
v0x1e91e30_0 .net "s2inv", 0 0, L_0x1eebc70;  1 drivers
v0x1e91ef0_0 .net "xorRes", 0 0, L_0x1eeaff0;  1 drivers
S_0x1e90070 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e8fd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1eeb150/d .functor XOR 1, L_0x1ed84f0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1eeb150 .delay 1 (5000,5000,5000) L_0x1eeb150/d;
L_0x1eeb210/d .functor XOR 1, L_0x1eecf20, L_0x1eeb150, C4<0>, C4<0>;
L_0x1eeb210 .delay 1 (5000,5000,5000) L_0x1eeb210/d;
L_0x1eeb370/d .functor XOR 1, L_0x1eeb210, L_0x1f1c380, C4<0>, C4<0>;
L_0x1eeb370 .delay 1 (5000,5000,5000) L_0x1eeb370/d;
L_0x1eeb520/d .functor AND 1, L_0x1eecf20, L_0x1eeb150, C4<1>, C4<1>;
L_0x1eeb520 .delay 1 (5000,5000,5000) L_0x1eeb520/d;
L_0x1eeb790/d .functor AND 1, L_0x1eeb210, L_0x1eeae60, C4<1>, C4<1>;
L_0x1eeb790 .delay 1 (5000,5000,5000) L_0x1eeb790/d;
L_0x1eeb850/d .functor OR 1, L_0x1eeb520, L_0x1eeb790, C4<0>, C4<0>;
L_0x1eeb850 .delay 1 (5000,5000,5000) L_0x1eeb850/d;
v0x1e90300_0 .net "AandB", 0 0, L_0x1eeb520;  1 drivers
v0x1e903e0_0 .net "BxorSub", 0 0, L_0x1eeb150;  1 drivers
v0x1e904a0_0 .net "a", 0 0, L_0x1eecf20;  alias, 1 drivers
v0x1e90570_0 .net "b", 0 0, L_0x1ed84f0;  alias, 1 drivers
v0x1e90630_0 .net "carryin", 0 0, L_0x1eeae60;  alias, 1 drivers
v0x1e90740_0 .net "carryout", 0 0, L_0x1eeb850;  alias, 1 drivers
v0x1e90800_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e908a0_0 .net "res", 0 0, L_0x1eeb370;  alias, 1 drivers
v0x1e90960_0 .net "xAorB", 0 0, L_0x1eeb210;  1 drivers
v0x1e90ab0_0 .net "xAorBandCin", 0 0, L_0x1eeb790;  1 drivers
S_0x1e920d0 .scope generate, "genblk1[15]" "genblk1[15]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e92290 .param/l "i" 0 3 139, +C4<01111>;
S_0x1e92350 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e920d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ed8590/d .functor AND 1, L_0x1eef9d0, L_0x1eefa70, C4<1>, C4<1>;
L_0x1ed8590 .delay 1 (5000,5000,5000) L_0x1ed8590/d;
L_0x1eece50/d .functor NAND 1, L_0x1eef9d0, L_0x1eefa70, C4<1>, C4<1>;
L_0x1eece50 .delay 1 (5000,5000,5000) L_0x1eece50/d;
L_0x1eed7d0/d .functor OR 1, L_0x1eef9d0, L_0x1eefa70, C4<0>, C4<0>;
L_0x1eed7d0 .delay 1 (5000,5000,5000) L_0x1eed7d0/d;
L_0x1eed960/d .functor NOR 1, L_0x1eef9d0, L_0x1eefa70, C4<0>, C4<0>;
L_0x1eed960 .delay 1 (5000,5000,5000) L_0x1eed960/d;
L_0x1eeda20/d .functor XOR 1, L_0x1eef9d0, L_0x1eefa70, C4<0>, C4<0>;
L_0x1eeda20 .delay 1 (5000,5000,5000) L_0x1eeda20/d;
L_0x1eee480/d .functor NOT 1, L_0x1eed700, C4<0>, C4<0>, C4<0>;
L_0x1eee480 .delay 1 (5000,5000,5000) L_0x1eee480/d;
L_0x1eee5e0/d .functor NOT 1, L_0x1edb250, C4<0>, C4<0>, C4<0>;
L_0x1eee5e0 .delay 1 (5000,5000,5000) L_0x1eee5e0/d;
L_0x1eee650/d .functor NOT 1, L_0x1eeff20, C4<0>, C4<0>, C4<0>;
L_0x1eee650 .delay 1 (5000,5000,5000) L_0x1eee650/d;
L_0x1eee800/d .functor AND 1, L_0x1eedda0, L_0x1eee480, L_0x1eee5e0, L_0x1eee650;
L_0x1eee800 .delay 1 (5000,5000,5000) L_0x1eee800/d;
L_0x1eee9b0/d .functor AND 1, L_0x1eedda0, L_0x1eed700, L_0x1eee5e0, L_0x1eee650;
L_0x1eee9b0 .delay 1 (5000,5000,5000) L_0x1eee9b0/d;
L_0x1eeebc0/d .functor AND 1, L_0x1eeda20, L_0x1eee480, L_0x1edb250, L_0x1eee650;
L_0x1eeebc0 .delay 1 (5000,5000,5000) L_0x1eeebc0/d;
L_0x1eeeda0/d .functor AND 1, L_0x1ed8590, L_0x1eee480, L_0x1eee5e0, L_0x1eeff20;
L_0x1eeeda0 .delay 1 (5000,5000,5000) L_0x1eeeda0/d;
L_0x1eef090/d .functor AND 1, L_0x1eece50, L_0x1eed700, L_0x1eee5e0, L_0x1eeff20;
L_0x1eef090 .delay 1 (5000,5000,5000) L_0x1eef090/d;
L_0x1eef1a0/d .functor AND 1, L_0x1eed960, L_0x1eee480, L_0x1edb250, L_0x1eeff20;
L_0x1eef1a0 .delay 1 (5000,5000,5000) L_0x1eef1a0/d;
L_0x1eef020/d .functor AND 1, L_0x1eed7d0, L_0x1eed700, L_0x1edb250, L_0x1eeff20;
L_0x1eef020 .delay 1 (5000,5000,5000) L_0x1eef020/d;
L_0x1eef530/0/0 .functor OR 1, L_0x1eee800, L_0x1eee9b0, L_0x1eeebc0, L_0x1eeeda0;
L_0x1eef530/0/4 .functor OR 1, L_0x1eef090, L_0x1eef1a0, L_0x1eef020, C4<0>;
L_0x1eef530/d .functor OR 1, L_0x1eef530/0/0, L_0x1eef530/0/4, C4<0>, C4<0>;
L_0x1eef530 .delay 1 (5000,5000,5000) L_0x1eef530/d;
v0x1e93250_0 .net "a", 0 0, L_0x1eef9d0;  1 drivers
v0x1e93310_0 .net "addSub", 0 0, L_0x1eedda0;  1 drivers
v0x1e933e0_0 .net "andRes", 0 0, L_0x1ed8590;  1 drivers
v0x1e934b0_0 .net "b", 0 0, L_0x1eefa70;  1 drivers
v0x1e93580_0 .net "carryIn", 0 0, L_0x1eed890;  1 drivers
v0x1e93620_0 .net "carryOut", 0 0, L_0x1eee280;  1 drivers
v0x1e936f0_0 .net "initialResult", 0 0, L_0x1eef530;  1 drivers
v0x1e93790_0 .net "isAdd", 0 0, L_0x1eee800;  1 drivers
v0x1e93830_0 .net "isAnd", 0 0, L_0x1eeeda0;  1 drivers
v0x1e93960_0 .net "isNand", 0 0, L_0x1eef090;  1 drivers
v0x1e93a00_0 .net "isNor", 0 0, L_0x1eef1a0;  1 drivers
v0x1e93aa0_0 .net "isOr", 0 0, L_0x1eef020;  1 drivers
v0x1e93b60_0 .net "isSub", 0 0, L_0x1eee9b0;  1 drivers
v0x1e93c20_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e93cc0_0 .net "isXor", 0 0, L_0x1eeebc0;  1 drivers
v0x1e93d80_0 .net "nandRes", 0 0, L_0x1eece50;  1 drivers
v0x1e93e40_0 .net "norRes", 0 0, L_0x1eed960;  1 drivers
v0x1e93ff0_0 .net "orRes", 0 0, L_0x1eed7d0;  1 drivers
v0x1e94090_0 .net "s0", 0 0, L_0x1eed700;  1 drivers
v0x1e94130_0 .net "s0inv", 0 0, L_0x1eee480;  1 drivers
v0x1e941d0_0 .net "s1", 0 0, L_0x1edb250;  1 drivers
v0x1e94290_0 .net "s1inv", 0 0, L_0x1eee5e0;  1 drivers
v0x1e94350_0 .net "s2", 0 0, L_0x1eeff20;  1 drivers
v0x1e94410_0 .net "s2inv", 0 0, L_0x1eee650;  1 drivers
v0x1e944d0_0 .net "xorRes", 0 0, L_0x1eeda20;  1 drivers
S_0x1e92650 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e92350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1eedb80/d .functor XOR 1, L_0x1eefa70, L_0x1f1c380, C4<0>, C4<0>;
L_0x1eedb80 .delay 1 (5000,5000,5000) L_0x1eedb80/d;
L_0x1eedc40/d .functor XOR 1, L_0x1eef9d0, L_0x1eedb80, C4<0>, C4<0>;
L_0x1eedc40 .delay 1 (5000,5000,5000) L_0x1eedc40/d;
L_0x1eedda0/d .functor XOR 1, L_0x1eedc40, L_0x1f1c380, C4<0>, C4<0>;
L_0x1eedda0 .delay 1 (5000,5000,5000) L_0x1eedda0/d;
L_0x1eedf50/d .functor AND 1, L_0x1eef9d0, L_0x1eedb80, C4<1>, C4<1>;
L_0x1eedf50 .delay 1 (5000,5000,5000) L_0x1eedf50/d;
L_0x1eee1c0/d .functor AND 1, L_0x1eedc40, L_0x1eed890, C4<1>, C4<1>;
L_0x1eee1c0 .delay 1 (5000,5000,5000) L_0x1eee1c0/d;
L_0x1eee280/d .functor OR 1, L_0x1eedf50, L_0x1eee1c0, C4<0>, C4<0>;
L_0x1eee280 .delay 1 (5000,5000,5000) L_0x1eee280/d;
v0x1e928e0_0 .net "AandB", 0 0, L_0x1eedf50;  1 drivers
v0x1e929c0_0 .net "BxorSub", 0 0, L_0x1eedb80;  1 drivers
v0x1e92a80_0 .net "a", 0 0, L_0x1eef9d0;  alias, 1 drivers
v0x1e92b50_0 .net "b", 0 0, L_0x1eefa70;  alias, 1 drivers
v0x1e92c10_0 .net "carryin", 0 0, L_0x1eed890;  alias, 1 drivers
v0x1e92d20_0 .net "carryout", 0 0, L_0x1eee280;  alias, 1 drivers
v0x1e92de0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e92e80_0 .net "res", 0 0, L_0x1eedda0;  alias, 1 drivers
v0x1e92f40_0 .net "xAorB", 0 0, L_0x1eedc40;  1 drivers
v0x1e93090_0 .net "xAorBandCin", 0 0, L_0x1eee1c0;  1 drivers
S_0x1e946b0 .scope generate, "genblk1[16]" "genblk1[16]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e81820 .param/l "i" 0 3 139, +C4<010000>;
S_0x1e949d0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e946b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1edb2f0/d .functor AND 1, L_0x1ef2340, L_0x1ef23e0, C4<1>, C4<1>;
L_0x1edb2f0 .delay 1 (5000,5000,5000) L_0x1edb2f0/d;
L_0x1eefe20/d .functor NAND 1, L_0x1ef2340, L_0x1ef23e0, C4<1>, C4<1>;
L_0x1eefe20 .delay 1 (5000,5000,5000) L_0x1eefe20/d;
L_0x1eefcc0/d .functor OR 1, L_0x1ef2340, L_0x1ef23e0, C4<0>, C4<0>;
L_0x1eefcc0 .delay 1 (5000,5000,5000) L_0x1eefcc0/d;
L_0x1eef390/d .functor NOR 1, L_0x1ef2340, L_0x1ef23e0, C4<0>, C4<0>;
L_0x1eef390 .delay 1 (5000,5000,5000) L_0x1eef390/d;
L_0x1ef0400/d .functor XOR 1, L_0x1ef2340, L_0x1ef23e0, C4<0>, C4<0>;
L_0x1ef0400 .delay 1 (5000,5000,5000) L_0x1ef0400/d;
L_0x1ef0e40/d .functor NOT 1, L_0x1ef0060, C4<0>, C4<0>, C4<0>;
L_0x1ef0e40 .delay 1 (5000,5000,5000) L_0x1ef0e40/d;
L_0x1ef0fa0/d .functor NOT 1, L_0x1ef0100, C4<0>, C4<0>, C4<0>;
L_0x1ef0fa0 .delay 1 (5000,5000,5000) L_0x1ef0fa0/d;
L_0x1ef1010/d .functor NOT 1, L_0x1ef01a0, C4<0>, C4<0>, C4<0>;
L_0x1ef1010 .delay 1 (5000,5000,5000) L_0x1ef1010/d;
L_0x1ef11c0/d .functor AND 1, L_0x1ef0780, L_0x1ef0e40, L_0x1ef0fa0, L_0x1ef1010;
L_0x1ef11c0 .delay 1 (5000,5000,5000) L_0x1ef11c0/d;
L_0x1ef1370/d .functor AND 1, L_0x1ef0780, L_0x1ef0060, L_0x1ef0fa0, L_0x1ef1010;
L_0x1ef1370 .delay 1 (5000,5000,5000) L_0x1ef1370/d;
L_0x1ef1580/d .functor AND 1, L_0x1ef0400, L_0x1ef0e40, L_0x1ef0100, L_0x1ef1010;
L_0x1ef1580 .delay 1 (5000,5000,5000) L_0x1ef1580/d;
L_0x1ef1760/d .functor AND 1, L_0x1edb2f0, L_0x1ef0e40, L_0x1ef0fa0, L_0x1ef01a0;
L_0x1ef1760 .delay 1 (5000,5000,5000) L_0x1ef1760/d;
L_0x1ef1a50/d .functor AND 1, L_0x1eefe20, L_0x1ef0060, L_0x1ef0fa0, L_0x1ef01a0;
L_0x1ef1a50 .delay 1 (5000,5000,5000) L_0x1ef1a50/d;
L_0x1ef1b60/d .functor AND 1, L_0x1eef390, L_0x1ef0e40, L_0x1ef0100, L_0x1ef01a0;
L_0x1ef1b60 .delay 1 (5000,5000,5000) L_0x1ef1b60/d;
L_0x1ef19e0/d .functor AND 1, L_0x1eefcc0, L_0x1ef0060, L_0x1ef0100, L_0x1ef01a0;
L_0x1ef19e0 .delay 1 (5000,5000,5000) L_0x1ef19e0/d;
L_0x1ef1ef0/0/0 .functor OR 1, L_0x1ef11c0, L_0x1ef1370, L_0x1ef1580, L_0x1ef1760;
L_0x1ef1ef0/0/4 .functor OR 1, L_0x1ef1a50, L_0x1ef1b60, L_0x1ef19e0, C4<0>;
L_0x1ef1ef0/d .functor OR 1, L_0x1ef1ef0/0/0, L_0x1ef1ef0/0/4, C4<0>, C4<0>;
L_0x1ef1ef0 .delay 1 (5000,5000,5000) L_0x1ef1ef0/d;
v0x1e95a90_0 .net "a", 0 0, L_0x1ef2340;  1 drivers
v0x1e95b80_0 .net "addSub", 0 0, L_0x1ef0780;  1 drivers
v0x1e95c50_0 .net "andRes", 0 0, L_0x1edb2f0;  1 drivers
v0x1e95d20_0 .net "b", 0 0, L_0x1ef23e0;  1 drivers
v0x1e95df0_0 .net "carryIn", 0 0, L_0x1eeffc0;  1 drivers
v0x1e95e90_0 .net "carryOut", 0 0, L_0x1ef0c40;  1 drivers
v0x1e95f60_0 .net "initialResult", 0 0, L_0x1ef1ef0;  1 drivers
v0x1e96000_0 .net "isAdd", 0 0, L_0x1ef11c0;  1 drivers
v0x1e960a0_0 .net "isAnd", 0 0, L_0x1ef1760;  1 drivers
v0x1e961d0_0 .net "isNand", 0 0, L_0x1ef1a50;  1 drivers
v0x1e96270_0 .net "isNor", 0 0, L_0x1ef1b60;  1 drivers
v0x1e96310_0 .net "isOr", 0 0, L_0x1ef19e0;  1 drivers
v0x1e963d0_0 .net "isSub", 0 0, L_0x1ef1370;  1 drivers
v0x1e96490_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e96530_0 .net "isXor", 0 0, L_0x1ef1580;  1 drivers
v0x1e965f0_0 .net "nandRes", 0 0, L_0x1eefe20;  1 drivers
v0x1e966b0_0 .net "norRes", 0 0, L_0x1eef390;  1 drivers
v0x1e96860_0 .net "orRes", 0 0, L_0x1eefcc0;  1 drivers
v0x1e96900_0 .net "s0", 0 0, L_0x1ef0060;  1 drivers
v0x1e969a0_0 .net "s0inv", 0 0, L_0x1ef0e40;  1 drivers
v0x1e96a40_0 .net "s1", 0 0, L_0x1ef0100;  1 drivers
v0x1e96b00_0 .net "s1inv", 0 0, L_0x1ef0fa0;  1 drivers
v0x1e96bc0_0 .net "s2", 0 0, L_0x1ef01a0;  1 drivers
v0x1e96c80_0 .net "s2inv", 0 0, L_0x1ef1010;  1 drivers
v0x1e96d40_0 .net "xorRes", 0 0, L_0x1ef0400;  1 drivers
S_0x1e94cd0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e949d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef0560/d .functor XOR 1, L_0x1ef23e0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef0560 .delay 1 (5000,5000,5000) L_0x1ef0560/d;
L_0x1ef0620/d .functor XOR 1, L_0x1ef2340, L_0x1ef0560, C4<0>, C4<0>;
L_0x1ef0620 .delay 1 (5000,5000,5000) L_0x1ef0620/d;
L_0x1ef0780/d .functor XOR 1, L_0x1ef0620, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef0780 .delay 1 (5000,5000,5000) L_0x1ef0780/d;
L_0x1ef0930/d .functor AND 1, L_0x1ef2340, L_0x1ef0560, C4<1>, C4<1>;
L_0x1ef0930 .delay 1 (5000,5000,5000) L_0x1ef0930/d;
L_0x1eefd30/d .functor AND 1, L_0x1ef0620, L_0x1eeffc0, C4<1>, C4<1>;
L_0x1eefd30 .delay 1 (5000,5000,5000) L_0x1eefd30/d;
L_0x1ef0c40/d .functor OR 1, L_0x1ef0930, L_0x1eefd30, C4<0>, C4<0>;
L_0x1ef0c40 .delay 1 (5000,5000,5000) L_0x1ef0c40/d;
v0x1e94f40_0 .net "AandB", 0 0, L_0x1ef0930;  1 drivers
v0x1e95020_0 .net "BxorSub", 0 0, L_0x1ef0560;  1 drivers
v0x1e950e0_0 .net "a", 0 0, L_0x1ef2340;  alias, 1 drivers
v0x1e951b0_0 .net "b", 0 0, L_0x1ef23e0;  alias, 1 drivers
v0x1e95270_0 .net "carryin", 0 0, L_0x1eeffc0;  alias, 1 drivers
v0x1e95380_0 .net "carryout", 0 0, L_0x1ef0c40;  alias, 1 drivers
v0x1e95440_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e82450_0 .net "res", 0 0, L_0x1ef0780;  alias, 1 drivers
v0x1e82510_0 .net "xAorB", 0 0, L_0x1ef0620;  1 drivers
v0x1e958f0_0 .net "xAorBandCin", 0 0, L_0x1eefd30;  1 drivers
S_0x1e96f20 .scope generate, "genblk1[17]" "genblk1[17]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e970e0 .param/l "i" 0 3 139, +C4<010001>;
S_0x1e971a0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e96f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef2270/d .functor AND 1, L_0x1ef4c10, L_0x1ef4cb0, C4<1>, C4<1>;
L_0x1ef2270 .delay 1 (5000,5000,5000) L_0x1ef2270/d;
L_0x1ef2920/d .functor NAND 1, L_0x1ef4c10, L_0x1ef4cb0, C4<1>, C4<1>;
L_0x1ef2920 .delay 1 (5000,5000,5000) L_0x1ef2920/d;
L_0x1ef1d50/d .functor OR 1, L_0x1ef4c10, L_0x1ef4cb0, C4<0>, C4<0>;
L_0x1ef1d50 .delay 1 (5000,5000,5000) L_0x1ef1d50/d;
L_0x1ef2ba0/d .functor NOR 1, L_0x1ef4c10, L_0x1ef4cb0, C4<0>, C4<0>;
L_0x1ef2ba0 .delay 1 (5000,5000,5000) L_0x1ef2ba0/d;
L_0x1ef2c60/d .functor XOR 1, L_0x1ef4c10, L_0x1ef4cb0, C4<0>, C4<0>;
L_0x1ef2c60 .delay 1 (5000,5000,5000) L_0x1ef2c60/d;
L_0x1ef36c0/d .functor NOT 1, L_0x1ef2590, C4<0>, C4<0>, C4<0>;
L_0x1ef36c0 .delay 1 (5000,5000,5000) L_0x1ef36c0/d;
L_0x1ef3820/d .functor NOT 1, L_0x1ef2630, C4<0>, C4<0>, C4<0>;
L_0x1ef3820 .delay 1 (5000,5000,5000) L_0x1ef3820/d;
L_0x1ef3890/d .functor NOT 1, L_0x1ef26d0, C4<0>, C4<0>, C4<0>;
L_0x1ef3890 .delay 1 (5000,5000,5000) L_0x1ef3890/d;
L_0x1ef3a40/d .functor AND 1, L_0x1ef2fe0, L_0x1ef36c0, L_0x1ef3820, L_0x1ef3890;
L_0x1ef3a40 .delay 1 (5000,5000,5000) L_0x1ef3a40/d;
L_0x1ef3bf0/d .functor AND 1, L_0x1ef2fe0, L_0x1ef2590, L_0x1ef3820, L_0x1ef3890;
L_0x1ef3bf0 .delay 1 (5000,5000,5000) L_0x1ef3bf0/d;
L_0x1ef3e00/d .functor AND 1, L_0x1ef2c60, L_0x1ef36c0, L_0x1ef2630, L_0x1ef3890;
L_0x1ef3e00 .delay 1 (5000,5000,5000) L_0x1ef3e00/d;
L_0x1ef3fe0/d .functor AND 1, L_0x1ef2270, L_0x1ef36c0, L_0x1ef3820, L_0x1ef26d0;
L_0x1ef3fe0 .delay 1 (5000,5000,5000) L_0x1ef3fe0/d;
L_0x1ef42d0/d .functor AND 1, L_0x1ef2920, L_0x1ef2590, L_0x1ef3820, L_0x1ef26d0;
L_0x1ef42d0 .delay 1 (5000,5000,5000) L_0x1ef42d0/d;
L_0x1ef43e0/d .functor AND 1, L_0x1ef2ba0, L_0x1ef36c0, L_0x1ef2630, L_0x1ef26d0;
L_0x1ef43e0 .delay 1 (5000,5000,5000) L_0x1ef43e0/d;
L_0x1ef4260/d .functor AND 1, L_0x1ef1d50, L_0x1ef2590, L_0x1ef2630, L_0x1ef26d0;
L_0x1ef4260 .delay 1 (5000,5000,5000) L_0x1ef4260/d;
L_0x1ef4770/0/0 .functor OR 1, L_0x1ef3a40, L_0x1ef3bf0, L_0x1ef3e00, L_0x1ef3fe0;
L_0x1ef4770/0/4 .functor OR 1, L_0x1ef42d0, L_0x1ef43e0, L_0x1ef4260, C4<0>;
L_0x1ef4770/d .functor OR 1, L_0x1ef4770/0/0, L_0x1ef4770/0/4, C4<0>, C4<0>;
L_0x1ef4770 .delay 1 (5000,5000,5000) L_0x1ef4770/d;
v0x1e980a0_0 .net "a", 0 0, L_0x1ef4c10;  1 drivers
v0x1e98160_0 .net "addSub", 0 0, L_0x1ef2fe0;  1 drivers
v0x1e98230_0 .net "andRes", 0 0, L_0x1ef2270;  1 drivers
v0x1e98300_0 .net "b", 0 0, L_0x1ef4cb0;  1 drivers
v0x1e983d0_0 .net "carryIn", 0 0, L_0x1ef2ad0;  1 drivers
v0x1e98470_0 .net "carryOut", 0 0, L_0x1ef34c0;  1 drivers
v0x1e98540_0 .net "initialResult", 0 0, L_0x1ef4770;  1 drivers
v0x1e985e0_0 .net "isAdd", 0 0, L_0x1ef3a40;  1 drivers
v0x1e98680_0 .net "isAnd", 0 0, L_0x1ef3fe0;  1 drivers
v0x1e987b0_0 .net "isNand", 0 0, L_0x1ef42d0;  1 drivers
v0x1e98850_0 .net "isNor", 0 0, L_0x1ef43e0;  1 drivers
v0x1e988f0_0 .net "isOr", 0 0, L_0x1ef4260;  1 drivers
v0x1e989b0_0 .net "isSub", 0 0, L_0x1ef3bf0;  1 drivers
v0x1e98a70_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e98b10_0 .net "isXor", 0 0, L_0x1ef3e00;  1 drivers
v0x1e98bd0_0 .net "nandRes", 0 0, L_0x1ef2920;  1 drivers
v0x1e98c90_0 .net "norRes", 0 0, L_0x1ef2ba0;  1 drivers
v0x1e98e40_0 .net "orRes", 0 0, L_0x1ef1d50;  1 drivers
v0x1e98ee0_0 .net "s0", 0 0, L_0x1ef2590;  1 drivers
v0x1e98f80_0 .net "s0inv", 0 0, L_0x1ef36c0;  1 drivers
v0x1e99020_0 .net "s1", 0 0, L_0x1ef2630;  1 drivers
v0x1e990e0_0 .net "s1inv", 0 0, L_0x1ef3820;  1 drivers
v0x1e991a0_0 .net "s2", 0 0, L_0x1ef26d0;  1 drivers
v0x1e99260_0 .net "s2inv", 0 0, L_0x1ef3890;  1 drivers
v0x1e99320_0 .net "xorRes", 0 0, L_0x1ef2c60;  1 drivers
S_0x1e974a0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e971a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef2dc0/d .functor XOR 1, L_0x1ef4cb0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef2dc0 .delay 1 (5000,5000,5000) L_0x1ef2dc0/d;
L_0x1ef2e80/d .functor XOR 1, L_0x1ef4c10, L_0x1ef2dc0, C4<0>, C4<0>;
L_0x1ef2e80 .delay 1 (5000,5000,5000) L_0x1ef2e80/d;
L_0x1ef2fe0/d .functor XOR 1, L_0x1ef2e80, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef2fe0 .delay 1 (5000,5000,5000) L_0x1ef2fe0/d;
L_0x1ef3190/d .functor AND 1, L_0x1ef4c10, L_0x1ef2dc0, C4<1>, C4<1>;
L_0x1ef3190 .delay 1 (5000,5000,5000) L_0x1ef3190/d;
L_0x1ef3400/d .functor AND 1, L_0x1ef2e80, L_0x1ef2ad0, C4<1>, C4<1>;
L_0x1ef3400 .delay 1 (5000,5000,5000) L_0x1ef3400/d;
L_0x1ef34c0/d .functor OR 1, L_0x1ef3190, L_0x1ef3400, C4<0>, C4<0>;
L_0x1ef34c0 .delay 1 (5000,5000,5000) L_0x1ef34c0/d;
v0x1e97730_0 .net "AandB", 0 0, L_0x1ef3190;  1 drivers
v0x1e97810_0 .net "BxorSub", 0 0, L_0x1ef2dc0;  1 drivers
v0x1e978d0_0 .net "a", 0 0, L_0x1ef4c10;  alias, 1 drivers
v0x1e979a0_0 .net "b", 0 0, L_0x1ef4cb0;  alias, 1 drivers
v0x1e97a60_0 .net "carryin", 0 0, L_0x1ef2ad0;  alias, 1 drivers
v0x1e97b70_0 .net "carryout", 0 0, L_0x1ef34c0;  alias, 1 drivers
v0x1e97c30_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e97cd0_0 .net "res", 0 0, L_0x1ef2fe0;  alias, 1 drivers
v0x1e97d90_0 .net "xAorB", 0 0, L_0x1ef2e80;  1 drivers
v0x1e97ee0_0 .net "xAorBandCin", 0 0, L_0x1ef3400;  1 drivers
S_0x1e99500 .scope generate, "genblk1[18]" "genblk1[18]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e996c0 .param/l "i" 0 3 139, +C4<010010>;
S_0x1e99780 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e99500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef2770/d .functor AND 1, L_0x1ef7460, L_0x1ef7500, C4<1>, C4<1>;
L_0x1ef2770 .delay 1 (5000,5000,5000) L_0x1ef2770/d;
L_0x1ef45d0/d .functor NAND 1, L_0x1ef7460, L_0x1ef7500, C4<1>, C4<1>;
L_0x1ef45d0 .delay 1 (5000,5000,5000) L_0x1ef45d0/d;
L_0x1ef5220/d .functor OR 1, L_0x1ef7460, L_0x1ef7500, C4<0>, C4<0>;
L_0x1ef5220 .delay 1 (5000,5000,5000) L_0x1ef5220/d;
L_0x1ef5410/d .functor NOR 1, L_0x1ef7460, L_0x1ef7500, C4<0>, C4<0>;
L_0x1ef5410 .delay 1 (5000,5000,5000) L_0x1ef5410/d;
L_0x1ef54d0/d .functor XOR 1, L_0x1ef7460, L_0x1ef7500, C4<0>, C4<0>;
L_0x1ef54d0 .delay 1 (5000,5000,5000) L_0x1ef54d0/d;
L_0x1ef5f10/d .functor NOT 1, L_0x1ef4f00, C4<0>, C4<0>, C4<0>;
L_0x1ef5f10 .delay 1 (5000,5000,5000) L_0x1ef5f10/d;
L_0x1ef6070/d .functor NOT 1, L_0x1ef4fa0, C4<0>, C4<0>, C4<0>;
L_0x1ef6070 .delay 1 (5000,5000,5000) L_0x1ef6070/d;
L_0x1ef60e0/d .functor NOT 1, L_0x1ef5040, C4<0>, C4<0>, C4<0>;
L_0x1ef60e0 .delay 1 (5000,5000,5000) L_0x1ef60e0/d;
L_0x1ef6290/d .functor AND 1, L_0x1ef5850, L_0x1ef5f10, L_0x1ef6070, L_0x1ef60e0;
L_0x1ef6290 .delay 1 (5000,5000,5000) L_0x1ef6290/d;
L_0x1ef6440/d .functor AND 1, L_0x1ef5850, L_0x1ef4f00, L_0x1ef6070, L_0x1ef60e0;
L_0x1ef6440 .delay 1 (5000,5000,5000) L_0x1ef6440/d;
L_0x1ef6650/d .functor AND 1, L_0x1ef54d0, L_0x1ef5f10, L_0x1ef4fa0, L_0x1ef60e0;
L_0x1ef6650 .delay 1 (5000,5000,5000) L_0x1ef6650/d;
L_0x1ef6830/d .functor AND 1, L_0x1ef2770, L_0x1ef5f10, L_0x1ef6070, L_0x1ef5040;
L_0x1ef6830 .delay 1 (5000,5000,5000) L_0x1ef6830/d;
L_0x1ef6b20/d .functor AND 1, L_0x1ef45d0, L_0x1ef4f00, L_0x1ef6070, L_0x1ef5040;
L_0x1ef6b20 .delay 1 (5000,5000,5000) L_0x1ef6b20/d;
L_0x1ef6c30/d .functor AND 1, L_0x1ef5410, L_0x1ef5f10, L_0x1ef4fa0, L_0x1ef5040;
L_0x1ef6c30 .delay 1 (5000,5000,5000) L_0x1ef6c30/d;
L_0x1ef6ab0/d .functor AND 1, L_0x1ef5220, L_0x1ef4f00, L_0x1ef4fa0, L_0x1ef5040;
L_0x1ef6ab0 .delay 1 (5000,5000,5000) L_0x1ef6ab0/d;
L_0x1ef6fc0/0/0 .functor OR 1, L_0x1ef6290, L_0x1ef6440, L_0x1ef6650, L_0x1ef6830;
L_0x1ef6fc0/0/4 .functor OR 1, L_0x1ef6b20, L_0x1ef6c30, L_0x1ef6ab0, C4<0>;
L_0x1ef6fc0/d .functor OR 1, L_0x1ef6fc0/0/0, L_0x1ef6fc0/0/4, C4<0>, C4<0>;
L_0x1ef6fc0 .delay 1 (5000,5000,5000) L_0x1ef6fc0/d;
v0x1e9a680_0 .net "a", 0 0, L_0x1ef7460;  1 drivers
v0x1e9a740_0 .net "addSub", 0 0, L_0x1ef5850;  1 drivers
v0x1e9a810_0 .net "andRes", 0 0, L_0x1ef2770;  1 drivers
v0x1e9a8e0_0 .net "b", 0 0, L_0x1ef7500;  1 drivers
v0x1e9a9b0_0 .net "carryIn", 0 0, L_0x1ef4e60;  1 drivers
v0x1e9aa50_0 .net "carryOut", 0 0, L_0x1ef5d10;  1 drivers
v0x1e9ab20_0 .net "initialResult", 0 0, L_0x1ef6fc0;  1 drivers
v0x1e9abc0_0 .net "isAdd", 0 0, L_0x1ef6290;  1 drivers
v0x1e9ac60_0 .net "isAnd", 0 0, L_0x1ef6830;  1 drivers
v0x1e9ad90_0 .net "isNand", 0 0, L_0x1ef6b20;  1 drivers
v0x1e9ae30_0 .net "isNor", 0 0, L_0x1ef6c30;  1 drivers
v0x1e9aed0_0 .net "isOr", 0 0, L_0x1ef6ab0;  1 drivers
v0x1e9af90_0 .net "isSub", 0 0, L_0x1ef6440;  1 drivers
v0x1e9b050_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e9b0f0_0 .net "isXor", 0 0, L_0x1ef6650;  1 drivers
v0x1e9b1b0_0 .net "nandRes", 0 0, L_0x1ef45d0;  1 drivers
v0x1e9b270_0 .net "norRes", 0 0, L_0x1ef5410;  1 drivers
v0x1e9b420_0 .net "orRes", 0 0, L_0x1ef5220;  1 drivers
v0x1e9b4c0_0 .net "s0", 0 0, L_0x1ef4f00;  1 drivers
v0x1e9b560_0 .net "s0inv", 0 0, L_0x1ef5f10;  1 drivers
v0x1e9b600_0 .net "s1", 0 0, L_0x1ef4fa0;  1 drivers
v0x1e9b6c0_0 .net "s1inv", 0 0, L_0x1ef6070;  1 drivers
v0x1e9b780_0 .net "s2", 0 0, L_0x1ef5040;  1 drivers
v0x1e9b840_0 .net "s2inv", 0 0, L_0x1ef60e0;  1 drivers
v0x1e9b900_0 .net "xorRes", 0 0, L_0x1ef54d0;  1 drivers
S_0x1e99a80 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e99780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef5630/d .functor XOR 1, L_0x1ef7500, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef5630 .delay 1 (5000,5000,5000) L_0x1ef5630/d;
L_0x1ef56f0/d .functor XOR 1, L_0x1ef7460, L_0x1ef5630, C4<0>, C4<0>;
L_0x1ef56f0 .delay 1 (5000,5000,5000) L_0x1ef56f0/d;
L_0x1ef5850/d .functor XOR 1, L_0x1ef56f0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef5850 .delay 1 (5000,5000,5000) L_0x1ef5850/d;
L_0x1ef5a00/d .functor AND 1, L_0x1ef7460, L_0x1ef5630, C4<1>, C4<1>;
L_0x1ef5a00 .delay 1 (5000,5000,5000) L_0x1ef5a00/d;
L_0x1ef5290/d .functor AND 1, L_0x1ef56f0, L_0x1ef4e60, C4<1>, C4<1>;
L_0x1ef5290 .delay 1 (5000,5000,5000) L_0x1ef5290/d;
L_0x1ef5d10/d .functor OR 1, L_0x1ef5a00, L_0x1ef5290, C4<0>, C4<0>;
L_0x1ef5d10 .delay 1 (5000,5000,5000) L_0x1ef5d10/d;
v0x1e99d10_0 .net "AandB", 0 0, L_0x1ef5a00;  1 drivers
v0x1e99df0_0 .net "BxorSub", 0 0, L_0x1ef5630;  1 drivers
v0x1e99eb0_0 .net "a", 0 0, L_0x1ef7460;  alias, 1 drivers
v0x1e99f80_0 .net "b", 0 0, L_0x1ef7500;  alias, 1 drivers
v0x1e9a040_0 .net "carryin", 0 0, L_0x1ef4e60;  alias, 1 drivers
v0x1e9a150_0 .net "carryout", 0 0, L_0x1ef5d10;  alias, 1 drivers
v0x1e9a210_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e9a2b0_0 .net "res", 0 0, L_0x1ef5850;  alias, 1 drivers
v0x1e9a370_0 .net "xAorB", 0 0, L_0x1ef56f0;  1 drivers
v0x1e9a4c0_0 .net "xAorBandCin", 0 0, L_0x1ef5290;  1 drivers
S_0x1e9bae0 .scope generate, "genblk1[19]" "genblk1[19]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e9bca0 .param/l "i" 0 3 139, +C4<010011>;
S_0x1e9bd60 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e9bae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef50e0/d .functor AND 1, L_0x1ef9d40, L_0x1ef9de0, C4<1>, C4<1>;
L_0x1ef50e0 .delay 1 (5000,5000,5000) L_0x1ef50e0/d;
L_0x1ef7a50/d .functor NAND 1, L_0x1ef9d40, L_0x1ef9de0, C4<1>, C4<1>;
L_0x1ef7a50 .delay 1 (5000,5000,5000) L_0x1ef7a50/d;
L_0x1ef6e20/d .functor OR 1, L_0x1ef9d40, L_0x1ef9de0, C4<0>, C4<0>;
L_0x1ef6e20 .delay 1 (5000,5000,5000) L_0x1ef6e20/d;
L_0x1ef7cd0/d .functor NOR 1, L_0x1ef9d40, L_0x1ef9de0, C4<0>, C4<0>;
L_0x1ef7cd0 .delay 1 (5000,5000,5000) L_0x1ef7cd0/d;
L_0x1ef7d90/d .functor XOR 1, L_0x1ef9d40, L_0x1ef9de0, C4<0>, C4<0>;
L_0x1ef7d90 .delay 1 (5000,5000,5000) L_0x1ef7d90/d;
L_0x1ef87f0/d .functor NOT 1, L_0x1ef76b0, C4<0>, C4<0>, C4<0>;
L_0x1ef87f0 .delay 1 (5000,5000,5000) L_0x1ef87f0/d;
L_0x1ef8950/d .functor NOT 1, L_0x1ef7750, C4<0>, C4<0>, C4<0>;
L_0x1ef8950 .delay 1 (5000,5000,5000) L_0x1ef8950/d;
L_0x1ef89c0/d .functor NOT 1, L_0x1ef77f0, C4<0>, C4<0>, C4<0>;
L_0x1ef89c0 .delay 1 (5000,5000,5000) L_0x1ef89c0/d;
L_0x1ef8b70/d .functor AND 1, L_0x1ef8110, L_0x1ef87f0, L_0x1ef8950, L_0x1ef89c0;
L_0x1ef8b70 .delay 1 (5000,5000,5000) L_0x1ef8b70/d;
L_0x1ef8d20/d .functor AND 1, L_0x1ef8110, L_0x1ef76b0, L_0x1ef8950, L_0x1ef89c0;
L_0x1ef8d20 .delay 1 (5000,5000,5000) L_0x1ef8d20/d;
L_0x1ef8f30/d .functor AND 1, L_0x1ef7d90, L_0x1ef87f0, L_0x1ef7750, L_0x1ef89c0;
L_0x1ef8f30 .delay 1 (5000,5000,5000) L_0x1ef8f30/d;
L_0x1ef9110/d .functor AND 1, L_0x1ef50e0, L_0x1ef87f0, L_0x1ef8950, L_0x1ef77f0;
L_0x1ef9110 .delay 1 (5000,5000,5000) L_0x1ef9110/d;
L_0x1ef9400/d .functor AND 1, L_0x1ef7a50, L_0x1ef76b0, L_0x1ef8950, L_0x1ef77f0;
L_0x1ef9400 .delay 1 (5000,5000,5000) L_0x1ef9400/d;
L_0x1ef9510/d .functor AND 1, L_0x1ef7cd0, L_0x1ef87f0, L_0x1ef7750, L_0x1ef77f0;
L_0x1ef9510 .delay 1 (5000,5000,5000) L_0x1ef9510/d;
L_0x1ef9390/d .functor AND 1, L_0x1ef6e20, L_0x1ef76b0, L_0x1ef7750, L_0x1ef77f0;
L_0x1ef9390 .delay 1 (5000,5000,5000) L_0x1ef9390/d;
L_0x1ef98a0/0/0 .functor OR 1, L_0x1ef8b70, L_0x1ef8d20, L_0x1ef8f30, L_0x1ef9110;
L_0x1ef98a0/0/4 .functor OR 1, L_0x1ef9400, L_0x1ef9510, L_0x1ef9390, C4<0>;
L_0x1ef98a0/d .functor OR 1, L_0x1ef98a0/0/0, L_0x1ef98a0/0/4, C4<0>, C4<0>;
L_0x1ef98a0 .delay 1 (5000,5000,5000) L_0x1ef98a0/d;
v0x1e9cc60_0 .net "a", 0 0, L_0x1ef9d40;  1 drivers
v0x1e9cd20_0 .net "addSub", 0 0, L_0x1ef8110;  1 drivers
v0x1e9cdf0_0 .net "andRes", 0 0, L_0x1ef50e0;  1 drivers
v0x1e9cec0_0 .net "b", 0 0, L_0x1ef9de0;  1 drivers
v0x1e9cf90_0 .net "carryIn", 0 0, L_0x1ef7c00;  1 drivers
v0x1e9d030_0 .net "carryOut", 0 0, L_0x1ef85f0;  1 drivers
v0x1e9d100_0 .net "initialResult", 0 0, L_0x1ef98a0;  1 drivers
v0x1e9d1a0_0 .net "isAdd", 0 0, L_0x1ef8b70;  1 drivers
v0x1e9d240_0 .net "isAnd", 0 0, L_0x1ef9110;  1 drivers
v0x1e9d370_0 .net "isNand", 0 0, L_0x1ef9400;  1 drivers
v0x1e9d410_0 .net "isNor", 0 0, L_0x1ef9510;  1 drivers
v0x1e9d4b0_0 .net "isOr", 0 0, L_0x1ef9390;  1 drivers
v0x1e9d570_0 .net "isSub", 0 0, L_0x1ef8d20;  1 drivers
v0x1e9d630_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e9d6d0_0 .net "isXor", 0 0, L_0x1ef8f30;  1 drivers
v0x1e9d790_0 .net "nandRes", 0 0, L_0x1ef7a50;  1 drivers
v0x1e9d850_0 .net "norRes", 0 0, L_0x1ef7cd0;  1 drivers
v0x1e9da00_0 .net "orRes", 0 0, L_0x1ef6e20;  1 drivers
v0x1e9daa0_0 .net "s0", 0 0, L_0x1ef76b0;  1 drivers
v0x1e9db40_0 .net "s0inv", 0 0, L_0x1ef87f0;  1 drivers
v0x1e9dbe0_0 .net "s1", 0 0, L_0x1ef7750;  1 drivers
v0x1e9dca0_0 .net "s1inv", 0 0, L_0x1ef8950;  1 drivers
v0x1e9dd60_0 .net "s2", 0 0, L_0x1ef77f0;  1 drivers
v0x1e9de20_0 .net "s2inv", 0 0, L_0x1ef89c0;  1 drivers
v0x1e9dee0_0 .net "xorRes", 0 0, L_0x1ef7d90;  1 drivers
S_0x1e9c060 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e9bd60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef7ef0/d .functor XOR 1, L_0x1ef9de0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef7ef0 .delay 1 (5000,5000,5000) L_0x1ef7ef0/d;
L_0x1ef7fb0/d .functor XOR 1, L_0x1ef9d40, L_0x1ef7ef0, C4<0>, C4<0>;
L_0x1ef7fb0 .delay 1 (5000,5000,5000) L_0x1ef7fb0/d;
L_0x1ef8110/d .functor XOR 1, L_0x1ef7fb0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ef8110 .delay 1 (5000,5000,5000) L_0x1ef8110/d;
L_0x1ef82c0/d .functor AND 1, L_0x1ef9d40, L_0x1ef7ef0, C4<1>, C4<1>;
L_0x1ef82c0 .delay 1 (5000,5000,5000) L_0x1ef82c0/d;
L_0x1ef8530/d .functor AND 1, L_0x1ef7fb0, L_0x1ef7c00, C4<1>, C4<1>;
L_0x1ef8530 .delay 1 (5000,5000,5000) L_0x1ef8530/d;
L_0x1ef85f0/d .functor OR 1, L_0x1ef82c0, L_0x1ef8530, C4<0>, C4<0>;
L_0x1ef85f0 .delay 1 (5000,5000,5000) L_0x1ef85f0/d;
v0x1e9c2f0_0 .net "AandB", 0 0, L_0x1ef82c0;  1 drivers
v0x1e9c3d0_0 .net "BxorSub", 0 0, L_0x1ef7ef0;  1 drivers
v0x1e9c490_0 .net "a", 0 0, L_0x1ef9d40;  alias, 1 drivers
v0x1e9c560_0 .net "b", 0 0, L_0x1ef9de0;  alias, 1 drivers
v0x1e9c620_0 .net "carryin", 0 0, L_0x1ef7c00;  alias, 1 drivers
v0x1e9c730_0 .net "carryout", 0 0, L_0x1ef85f0;  alias, 1 drivers
v0x1e9c7f0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e9c890_0 .net "res", 0 0, L_0x1ef8110;  alias, 1 drivers
v0x1e9c950_0 .net "xAorB", 0 0, L_0x1ef7fb0;  1 drivers
v0x1e9caa0_0 .net "xAorBandCin", 0 0, L_0x1ef8530;  1 drivers
S_0x1e9e0c0 .scope generate, "genblk1[20]" "genblk1[20]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e9e280 .param/l "i" 0 3 139, +C4<010100>;
S_0x1e9e340 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1e9e0c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef7890/d .functor AND 1, L_0x1efc5a0, L_0x1efc640, C4<1>, C4<1>;
L_0x1ef7890 .delay 1 (5000,5000,5000) L_0x1ef7890/d;
L_0x1ef9c70/d .functor NAND 1, L_0x1efc5a0, L_0x1efc640, C4<1>, C4<1>;
L_0x1ef9c70 .delay 1 (5000,5000,5000) L_0x1ef9c70/d;
L_0x1efa360/d .functor OR 1, L_0x1efc5a0, L_0x1efc640, C4<0>, C4<0>;
L_0x1efa360 .delay 1 (5000,5000,5000) L_0x1efa360/d;
L_0x1efa550/d .functor NOR 1, L_0x1efc5a0, L_0x1efc640, C4<0>, C4<0>;
L_0x1efa550 .delay 1 (5000,5000,5000) L_0x1efa550/d;
L_0x1efa610/d .functor XOR 1, L_0x1efc5a0, L_0x1efc640, C4<0>, C4<0>;
L_0x1efa610 .delay 1 (5000,5000,5000) L_0x1efa610/d;
L_0x1efb050/d .functor NOT 1, L_0x1efa030, C4<0>, C4<0>, C4<0>;
L_0x1efb050 .delay 1 (5000,5000,5000) L_0x1efb050/d;
L_0x1efb1b0/d .functor NOT 1, L_0x1efa0d0, C4<0>, C4<0>, C4<0>;
L_0x1efb1b0 .delay 1 (5000,5000,5000) L_0x1efb1b0/d;
L_0x1efb220/d .functor NOT 1, L_0x1efa170, C4<0>, C4<0>, C4<0>;
L_0x1efb220 .delay 1 (5000,5000,5000) L_0x1efb220/d;
L_0x1efb3d0/d .functor AND 1, L_0x1efa990, L_0x1efb050, L_0x1efb1b0, L_0x1efb220;
L_0x1efb3d0 .delay 1 (5000,5000,5000) L_0x1efb3d0/d;
L_0x1efb580/d .functor AND 1, L_0x1efa990, L_0x1efa030, L_0x1efb1b0, L_0x1efb220;
L_0x1efb580 .delay 1 (5000,5000,5000) L_0x1efb580/d;
L_0x1efb790/d .functor AND 1, L_0x1efa610, L_0x1efb050, L_0x1efa0d0, L_0x1efb220;
L_0x1efb790 .delay 1 (5000,5000,5000) L_0x1efb790/d;
L_0x1efb970/d .functor AND 1, L_0x1ef7890, L_0x1efb050, L_0x1efb1b0, L_0x1efa170;
L_0x1efb970 .delay 1 (5000,5000,5000) L_0x1efb970/d;
L_0x1efbc60/d .functor AND 1, L_0x1ef9c70, L_0x1efa030, L_0x1efb1b0, L_0x1efa170;
L_0x1efbc60 .delay 1 (5000,5000,5000) L_0x1efbc60/d;
L_0x1efbd70/d .functor AND 1, L_0x1efa550, L_0x1efb050, L_0x1efa0d0, L_0x1efa170;
L_0x1efbd70 .delay 1 (5000,5000,5000) L_0x1efbd70/d;
L_0x1efbbf0/d .functor AND 1, L_0x1efa360, L_0x1efa030, L_0x1efa0d0, L_0x1efa170;
L_0x1efbbf0 .delay 1 (5000,5000,5000) L_0x1efbbf0/d;
L_0x1efc100/0/0 .functor OR 1, L_0x1efb3d0, L_0x1efb580, L_0x1efb790, L_0x1efb970;
L_0x1efc100/0/4 .functor OR 1, L_0x1efbc60, L_0x1efbd70, L_0x1efbbf0, C4<0>;
L_0x1efc100/d .functor OR 1, L_0x1efc100/0/0, L_0x1efc100/0/4, C4<0>, C4<0>;
L_0x1efc100 .delay 1 (5000,5000,5000) L_0x1efc100/d;
v0x1e9f240_0 .net "a", 0 0, L_0x1efc5a0;  1 drivers
v0x1e9f300_0 .net "addSub", 0 0, L_0x1efa990;  1 drivers
v0x1e9f3d0_0 .net "andRes", 0 0, L_0x1ef7890;  1 drivers
v0x1e9f4a0_0 .net "b", 0 0, L_0x1efc640;  1 drivers
v0x1e9f570_0 .net "carryIn", 0 0, L_0x1ef9f90;  1 drivers
v0x1e9f610_0 .net "carryOut", 0 0, L_0x1efae50;  1 drivers
v0x1e9f6e0_0 .net "initialResult", 0 0, L_0x1efc100;  1 drivers
v0x1e9f780_0 .net "isAdd", 0 0, L_0x1efb3d0;  1 drivers
v0x1e9f820_0 .net "isAnd", 0 0, L_0x1efb970;  1 drivers
v0x1e9f950_0 .net "isNand", 0 0, L_0x1efbc60;  1 drivers
v0x1e9f9f0_0 .net "isNor", 0 0, L_0x1efbd70;  1 drivers
v0x1e9fa90_0 .net "isOr", 0 0, L_0x1efbbf0;  1 drivers
v0x1e9fb50_0 .net "isSub", 0 0, L_0x1efb580;  1 drivers
v0x1e9fc10_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e9fcb0_0 .net "isXor", 0 0, L_0x1efb790;  1 drivers
v0x1e9fd70_0 .net "nandRes", 0 0, L_0x1ef9c70;  1 drivers
v0x1e9fe30_0 .net "norRes", 0 0, L_0x1efa550;  1 drivers
v0x1e9ffe0_0 .net "orRes", 0 0, L_0x1efa360;  1 drivers
v0x1ea0080_0 .net "s0", 0 0, L_0x1efa030;  1 drivers
v0x1ea0120_0 .net "s0inv", 0 0, L_0x1efb050;  1 drivers
v0x1ea01c0_0 .net "s1", 0 0, L_0x1efa0d0;  1 drivers
v0x1ea0280_0 .net "s1inv", 0 0, L_0x1efb1b0;  1 drivers
v0x1ea0340_0 .net "s2", 0 0, L_0x1efa170;  1 drivers
v0x1ea0400_0 .net "s2inv", 0 0, L_0x1efb220;  1 drivers
v0x1ea04c0_0 .net "xorRes", 0 0, L_0x1efa610;  1 drivers
S_0x1e9e640 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1e9e340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1efa770/d .functor XOR 1, L_0x1efc640, L_0x1f1c380, C4<0>, C4<0>;
L_0x1efa770 .delay 1 (5000,5000,5000) L_0x1efa770/d;
L_0x1efa830/d .functor XOR 1, L_0x1efc5a0, L_0x1efa770, C4<0>, C4<0>;
L_0x1efa830 .delay 1 (5000,5000,5000) L_0x1efa830/d;
L_0x1efa990/d .functor XOR 1, L_0x1efa830, L_0x1f1c380, C4<0>, C4<0>;
L_0x1efa990 .delay 1 (5000,5000,5000) L_0x1efa990/d;
L_0x1efab40/d .functor AND 1, L_0x1efc5a0, L_0x1efa770, C4<1>, C4<1>;
L_0x1efab40 .delay 1 (5000,5000,5000) L_0x1efab40/d;
L_0x1efa3d0/d .functor AND 1, L_0x1efa830, L_0x1ef9f90, C4<1>, C4<1>;
L_0x1efa3d0 .delay 1 (5000,5000,5000) L_0x1efa3d0/d;
L_0x1efae50/d .functor OR 1, L_0x1efab40, L_0x1efa3d0, C4<0>, C4<0>;
L_0x1efae50 .delay 1 (5000,5000,5000) L_0x1efae50/d;
v0x1e9e8d0_0 .net "AandB", 0 0, L_0x1efab40;  1 drivers
v0x1e9e9b0_0 .net "BxorSub", 0 0, L_0x1efa770;  1 drivers
v0x1e9ea70_0 .net "a", 0 0, L_0x1efc5a0;  alias, 1 drivers
v0x1e9eb40_0 .net "b", 0 0, L_0x1efc640;  alias, 1 drivers
v0x1e9ec00_0 .net "carryin", 0 0, L_0x1ef9f90;  alias, 1 drivers
v0x1e9ed10_0 .net "carryout", 0 0, L_0x1efae50;  alias, 1 drivers
v0x1e9edd0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1e9ee70_0 .net "res", 0 0, L_0x1efa990;  alias, 1 drivers
v0x1e9ef30_0 .net "xAorB", 0 0, L_0x1efa830;  1 drivers
v0x1e9f080_0 .net "xAorBandCin", 0 0, L_0x1efa3d0;  1 drivers
S_0x1ea06a0 .scope generate, "genblk1[21]" "genblk1[21]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ea0860 .param/l "i" 0 3 139, +C4<010101>;
S_0x1ea0920 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1ea06a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1efc4d0/d .functor AND 1, L_0x1eff360, L_0x1eff400, C4<1>, C4<1>;
L_0x1efc4d0 .delay 1 (5000,5000,5000) L_0x1efc4d0/d;
L_0x1efa260/d .functor NAND 1, L_0x1eff360, L_0x1eff400, C4<1>, C4<1>;
L_0x1efa260 .delay 1 (5000,5000,5000) L_0x1efa260/d;
L_0x1efc7f0/d .functor OR 1, L_0x1eff360, L_0x1eff400, C4<0>, C4<0>;
L_0x1efc7f0 .delay 1 (5000,5000,5000) L_0x1efc7f0/d;
L_0x1efca30/d .functor NOR 1, L_0x1eff360, L_0x1eff400, C4<0>, C4<0>;
L_0x1efca30 .delay 1 (5000,5000,5000) L_0x1efca30/d;
L_0x1efcb40/d .functor XOR 1, L_0x1eff360, L_0x1eff400, C4<0>, C4<0>;
L_0x1efcb40 .delay 1 (5000,5000,5000) L_0x1efcb40/d;
L_0x1efdd70/d .functor NOT 1, L_0x1eff650, C4<0>, C4<0>, C4<0>;
L_0x1efdd70 .delay 1 (5000,5000,5000) L_0x1efdd70/d;
L_0x1efded0/d .functor NOT 1, L_0x1ee2e40, C4<0>, C4<0>, C4<0>;
L_0x1efded0 .delay 1 (5000,5000,5000) L_0x1efded0/d;
L_0x1efdf90/d .functor NOT 1, L_0x1ee2ee0, C4<0>, C4<0>, C4<0>;
L_0x1efdf90 .delay 1 (5000,5000,5000) L_0x1efdf90/d;
L_0x1efe140/d .functor AND 1, L_0x1efd6b0, L_0x1efdd70, L_0x1efded0, L_0x1efdf90;
L_0x1efe140 .delay 1 (5000,5000,5000) L_0x1efe140/d;
L_0x1efe2f0/d .functor AND 1, L_0x1efd6b0, L_0x1eff650, L_0x1efded0, L_0x1efdf90;
L_0x1efe2f0 .delay 1 (5000,5000,5000) L_0x1efe2f0/d;
L_0x1efe500/d .functor AND 1, L_0x1efcb40, L_0x1efdd70, L_0x1ee2e40, L_0x1efdf90;
L_0x1efe500 .delay 1 (5000,5000,5000) L_0x1efe500/d;
L_0x1efe6e0/d .functor AND 1, L_0x1efc4d0, L_0x1efdd70, L_0x1efded0, L_0x1ee2ee0;
L_0x1efe6e0 .delay 1 (5000,5000,5000) L_0x1efe6e0/d;
L_0x1efe9d0/d .functor AND 1, L_0x1efa260, L_0x1eff650, L_0x1efded0, L_0x1ee2ee0;
L_0x1efe9d0 .delay 1 (5000,5000,5000) L_0x1efe9d0/d;
L_0x1efeae0/d .functor AND 1, L_0x1efca30, L_0x1efdd70, L_0x1ee2e40, L_0x1ee2ee0;
L_0x1efeae0 .delay 1 (5000,5000,5000) L_0x1efeae0/d;
L_0x1efe960/d .functor AND 1, L_0x1efc7f0, L_0x1eff650, L_0x1ee2e40, L_0x1ee2ee0;
L_0x1efe960 .delay 1 (5000,5000,5000) L_0x1efe960/d;
L_0x1efeec0/0/0 .functor OR 1, L_0x1efe140, L_0x1efe2f0, L_0x1efe500, L_0x1efe6e0;
L_0x1efeec0/0/4 .functor OR 1, L_0x1efe9d0, L_0x1efeae0, L_0x1efe960, C4<0>;
L_0x1efeec0/d .functor OR 1, L_0x1efeec0/0/0, L_0x1efeec0/0/4, C4<0>, C4<0>;
L_0x1efeec0 .delay 1 (5000,5000,5000) L_0x1efeec0/d;
v0x1ea1820_0 .net "a", 0 0, L_0x1eff360;  1 drivers
v0x1ea18e0_0 .net "addSub", 0 0, L_0x1efd6b0;  1 drivers
v0x1ea19b0_0 .net "andRes", 0 0, L_0x1efc4d0;  1 drivers
v0x1ea1a80_0 .net "b", 0 0, L_0x1eff400;  1 drivers
v0x1ea1b50_0 .net "carryIn", 0 0, L_0x1eff5b0;  1 drivers
v0x1ea1bf0_0 .net "carryOut", 0 0, L_0x1efdb70;  1 drivers
v0x1ea1cc0_0 .net "initialResult", 0 0, L_0x1efeec0;  1 drivers
v0x1ea1d60_0 .net "isAdd", 0 0, L_0x1efe140;  1 drivers
v0x1ea1e00_0 .net "isAnd", 0 0, L_0x1efe6e0;  1 drivers
v0x1ea1f30_0 .net "isNand", 0 0, L_0x1efe9d0;  1 drivers
v0x1ea1fd0_0 .net "isNor", 0 0, L_0x1efeae0;  1 drivers
v0x1ea2070_0 .net "isOr", 0 0, L_0x1efe960;  1 drivers
v0x1ea2130_0 .net "isSub", 0 0, L_0x1efe2f0;  1 drivers
v0x1ea21f0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea2290_0 .net "isXor", 0 0, L_0x1efe500;  1 drivers
v0x1ea2350_0 .net "nandRes", 0 0, L_0x1efa260;  1 drivers
v0x1ea2410_0 .net "norRes", 0 0, L_0x1efca30;  1 drivers
v0x1ea25c0_0 .net "orRes", 0 0, L_0x1efc7f0;  1 drivers
v0x1ea2660_0 .net "s0", 0 0, L_0x1eff650;  1 drivers
v0x1ea2700_0 .net "s0inv", 0 0, L_0x1efdd70;  1 drivers
v0x1ea27a0_0 .net "s1", 0 0, L_0x1ee2e40;  1 drivers
v0x1ea2860_0 .net "s1inv", 0 0, L_0x1efded0;  1 drivers
v0x1ea2920_0 .net "s2", 0 0, L_0x1ee2ee0;  1 drivers
v0x1ea29e0_0 .net "s2inv", 0 0, L_0x1efdf90;  1 drivers
v0x1ea2aa0_0 .net "xorRes", 0 0, L_0x1efcb40;  1 drivers
S_0x1ea0c20 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1ea0920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1efd440/d .functor XOR 1, L_0x1eff400, L_0x1f1c380, C4<0>, C4<0>;
L_0x1efd440 .delay 1 (5000,5000,5000) L_0x1efd440/d;
L_0x1efd5a0/d .functor XOR 1, L_0x1eff360, L_0x1efd440, C4<0>, C4<0>;
L_0x1efd5a0 .delay 1 (5000,5000,5000) L_0x1efd5a0/d;
L_0x1efd6b0/d .functor XOR 1, L_0x1efd5a0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1efd6b0 .delay 1 (5000,5000,5000) L_0x1efd6b0/d;
L_0x1efd860/d .functor AND 1, L_0x1eff360, L_0x1efd440, C4<1>, C4<1>;
L_0x1efd860 .delay 1 (5000,5000,5000) L_0x1efd860/d;
L_0x1efc860/d .functor AND 1, L_0x1efd5a0, L_0x1eff5b0, C4<1>, C4<1>;
L_0x1efc860 .delay 1 (5000,5000,5000) L_0x1efc860/d;
L_0x1efdb70/d .functor OR 1, L_0x1efd860, L_0x1efc860, C4<0>, C4<0>;
L_0x1efdb70 .delay 1 (5000,5000,5000) L_0x1efdb70/d;
v0x1ea0eb0_0 .net "AandB", 0 0, L_0x1efd860;  1 drivers
v0x1ea0f90_0 .net "BxorSub", 0 0, L_0x1efd440;  1 drivers
v0x1ea1050_0 .net "a", 0 0, L_0x1eff360;  alias, 1 drivers
v0x1ea1120_0 .net "b", 0 0, L_0x1eff400;  alias, 1 drivers
v0x1ea11e0_0 .net "carryin", 0 0, L_0x1eff5b0;  alias, 1 drivers
v0x1ea12f0_0 .net "carryout", 0 0, L_0x1efdb70;  alias, 1 drivers
v0x1ea13b0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea1450_0 .net "res", 0 0, L_0x1efd6b0;  alias, 1 drivers
v0x1ea1510_0 .net "xAorB", 0 0, L_0x1efd5a0;  1 drivers
v0x1ea1660_0 .net "xAorBandCin", 0 0, L_0x1efc860;  1 drivers
S_0x1ea2c80 .scope generate, "genblk1[22]" "genblk1[22]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ea2e40 .param/l "i" 0 3 139, +C4<010110>;
S_0x1ea2f00 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1ea2c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ee2f80/d .functor AND 1, L_0x1f01c50, L_0x1f01cf0, C4<1>, C4<1>;
L_0x1ee2f80 .delay 1 (5000,5000,5000) L_0x1ee2f80/d;
L_0x1eff290/d .functor NAND 1, L_0x1f01c50, L_0x1f01cf0, C4<1>, C4<1>;
L_0x1eff290 .delay 1 (5000,5000,5000) L_0x1eff290/d;
L_0x1efc9a0/d .functor OR 1, L_0x1f01c50, L_0x1f01cf0, C4<0>, C4<0>;
L_0x1efc9a0 .delay 1 (5000,5000,5000) L_0x1efc9a0/d;
L_0x1ee3170/d .functor NOR 1, L_0x1f01c50, L_0x1f01cf0, C4<0>, C4<0>;
L_0x1ee3170 .delay 1 (5000,5000,5000) L_0x1ee3170/d;
L_0x1effc00/d .functor XOR 1, L_0x1f01c50, L_0x1f01cf0, C4<0>, C4<0>;
L_0x1effc00 .delay 1 (5000,5000,5000) L_0x1effc00/d;
L_0x1f00660/d .functor NOT 1, L_0x1f01f40, C4<0>, C4<0>, C4<0>;
L_0x1f00660 .delay 1 (5000,5000,5000) L_0x1f00660/d;
L_0x1f007c0/d .functor NOT 1, L_0x1eff6f0, C4<0>, C4<0>, C4<0>;
L_0x1f007c0 .delay 1 (5000,5000,5000) L_0x1f007c0/d;
L_0x1f00880/d .functor NOT 1, L_0x1eff790, C4<0>, C4<0>, C4<0>;
L_0x1f00880 .delay 1 (5000,5000,5000) L_0x1f00880/d;
L_0x1f00a30/d .functor AND 1, L_0x1efff80, L_0x1f00660, L_0x1f007c0, L_0x1f00880;
L_0x1f00a30 .delay 1 (5000,5000,5000) L_0x1f00a30/d;
L_0x1f00be0/d .functor AND 1, L_0x1efff80, L_0x1f01f40, L_0x1f007c0, L_0x1f00880;
L_0x1f00be0 .delay 1 (5000,5000,5000) L_0x1f00be0/d;
L_0x1f00df0/d .functor AND 1, L_0x1effc00, L_0x1f00660, L_0x1eff6f0, L_0x1f00880;
L_0x1f00df0 .delay 1 (5000,5000,5000) L_0x1f00df0/d;
L_0x1f00fd0/d .functor AND 1, L_0x1ee2f80, L_0x1f00660, L_0x1f007c0, L_0x1eff790;
L_0x1f00fd0 .delay 1 (5000,5000,5000) L_0x1f00fd0/d;
L_0x1f012c0/d .functor AND 1, L_0x1eff290, L_0x1f01f40, L_0x1f007c0, L_0x1eff790;
L_0x1f012c0 .delay 1 (5000,5000,5000) L_0x1f012c0/d;
L_0x1f013d0/d .functor AND 1, L_0x1ee3170, L_0x1f00660, L_0x1eff6f0, L_0x1eff790;
L_0x1f013d0 .delay 1 (5000,5000,5000) L_0x1f013d0/d;
L_0x1f01250/d .functor AND 1, L_0x1efc9a0, L_0x1f01f40, L_0x1eff6f0, L_0x1eff790;
L_0x1f01250 .delay 1 (5000,5000,5000) L_0x1f01250/d;
L_0x1f017b0/0/0 .functor OR 1, L_0x1f00a30, L_0x1f00be0, L_0x1f00df0, L_0x1f00fd0;
L_0x1f017b0/0/4 .functor OR 1, L_0x1f012c0, L_0x1f013d0, L_0x1f01250, C4<0>;
L_0x1f017b0/d .functor OR 1, L_0x1f017b0/0/0, L_0x1f017b0/0/4, C4<0>, C4<0>;
L_0x1f017b0 .delay 1 (5000,5000,5000) L_0x1f017b0/d;
v0x1ea3e00_0 .net "a", 0 0, L_0x1f01c50;  1 drivers
v0x1ea3ec0_0 .net "addSub", 0 0, L_0x1efff80;  1 drivers
v0x1ea3f90_0 .net "andRes", 0 0, L_0x1ee2f80;  1 drivers
v0x1ea4060_0 .net "b", 0 0, L_0x1f01cf0;  1 drivers
v0x1ea4130_0 .net "carryIn", 0 0, L_0x1f01ea0;  1 drivers
v0x1ea41d0_0 .net "carryOut", 0 0, L_0x1f00460;  1 drivers
v0x1ea42a0_0 .net "initialResult", 0 0, L_0x1f017b0;  1 drivers
v0x1ea4340_0 .net "isAdd", 0 0, L_0x1f00a30;  1 drivers
v0x1ea43e0_0 .net "isAnd", 0 0, L_0x1f00fd0;  1 drivers
v0x1ea4510_0 .net "isNand", 0 0, L_0x1f012c0;  1 drivers
v0x1ea45b0_0 .net "isNor", 0 0, L_0x1f013d0;  1 drivers
v0x1ea4650_0 .net "isOr", 0 0, L_0x1f01250;  1 drivers
v0x1ea4710_0 .net "isSub", 0 0, L_0x1f00be0;  1 drivers
v0x1ea47d0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea4870_0 .net "isXor", 0 0, L_0x1f00df0;  1 drivers
v0x1ea4930_0 .net "nandRes", 0 0, L_0x1eff290;  1 drivers
v0x1ea49f0_0 .net "norRes", 0 0, L_0x1ee3170;  1 drivers
v0x1ea4ba0_0 .net "orRes", 0 0, L_0x1efc9a0;  1 drivers
v0x1ea4c40_0 .net "s0", 0 0, L_0x1f01f40;  1 drivers
v0x1ea4ce0_0 .net "s0inv", 0 0, L_0x1f00660;  1 drivers
v0x1ea4d80_0 .net "s1", 0 0, L_0x1eff6f0;  1 drivers
v0x1ea4e40_0 .net "s1inv", 0 0, L_0x1f007c0;  1 drivers
v0x1ea4f00_0 .net "s2", 0 0, L_0x1eff790;  1 drivers
v0x1ea4fc0_0 .net "s2inv", 0 0, L_0x1f00880;  1 drivers
v0x1ea5080_0 .net "xorRes", 0 0, L_0x1effc00;  1 drivers
S_0x1ea3200 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1ea2f00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1effd60/d .functor XOR 1, L_0x1f01cf0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1effd60 .delay 1 (5000,5000,5000) L_0x1effd60/d;
L_0x1effe20/d .functor XOR 1, L_0x1f01c50, L_0x1effd60, C4<0>, C4<0>;
L_0x1effe20 .delay 1 (5000,5000,5000) L_0x1effe20/d;
L_0x1efff80/d .functor XOR 1, L_0x1effe20, L_0x1f1c380, C4<0>, C4<0>;
L_0x1efff80 .delay 1 (5000,5000,5000) L_0x1efff80/d;
L_0x1f00130/d .functor AND 1, L_0x1f01c50, L_0x1effd60, C4<1>, C4<1>;
L_0x1f00130 .delay 1 (5000,5000,5000) L_0x1f00130/d;
L_0x1f003a0/d .functor AND 1, L_0x1effe20, L_0x1f01ea0, C4<1>, C4<1>;
L_0x1f003a0 .delay 1 (5000,5000,5000) L_0x1f003a0/d;
L_0x1f00460/d .functor OR 1, L_0x1f00130, L_0x1f003a0, C4<0>, C4<0>;
L_0x1f00460 .delay 1 (5000,5000,5000) L_0x1f00460/d;
v0x1ea3490_0 .net "AandB", 0 0, L_0x1f00130;  1 drivers
v0x1ea3570_0 .net "BxorSub", 0 0, L_0x1effd60;  1 drivers
v0x1ea3630_0 .net "a", 0 0, L_0x1f01c50;  alias, 1 drivers
v0x1ea3700_0 .net "b", 0 0, L_0x1f01cf0;  alias, 1 drivers
v0x1ea37c0_0 .net "carryin", 0 0, L_0x1f01ea0;  alias, 1 drivers
v0x1ea38d0_0 .net "carryout", 0 0, L_0x1f00460;  alias, 1 drivers
v0x1ea3990_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea3a30_0 .net "res", 0 0, L_0x1efff80;  alias, 1 drivers
v0x1ea3af0_0 .net "xAorB", 0 0, L_0x1effe20;  1 drivers
v0x1ea3c40_0 .net "xAorBandCin", 0 0, L_0x1f003a0;  1 drivers
S_0x1ea5260 .scope generate, "genblk1[23]" "genblk1[23]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ea5420 .param/l "i" 0 3 139, +C4<010111>;
S_0x1ea54e0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1ea5260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1eff830/d .functor AND 1, L_0x1f04520, L_0x1f045c0, C4<1>, C4<1>;
L_0x1eff830 .delay 1 (5000,5000,5000) L_0x1eff830/d;
L_0x1f01b80/d .functor NAND 1, L_0x1f04520, L_0x1f045c0, C4<1>, C4<1>;
L_0x1f01b80 .delay 1 (5000,5000,5000) L_0x1f01b80/d;
L_0x1effaf0/d .functor OR 1, L_0x1f04520, L_0x1f045c0, C4<0>, C4<0>;
L_0x1effaf0 .delay 1 (5000,5000,5000) L_0x1effaf0/d;
L_0x1effa20/d .functor NOR 1, L_0x1f04520, L_0x1f045c0, C4<0>, C4<0>;
L_0x1effa20 .delay 1 (5000,5000,5000) L_0x1effa20/d;
L_0x1f024d0/d .functor XOR 1, L_0x1f04520, L_0x1f045c0, C4<0>, C4<0>;
L_0x1f024d0 .delay 1 (5000,5000,5000) L_0x1f024d0/d;
L_0x1f02f30/d .functor NOT 1, L_0x1f04810, C4<0>, C4<0>, C4<0>;
L_0x1f02f30 .delay 1 (5000,5000,5000) L_0x1f02f30/d;
L_0x1f03090/d .functor NOT 1, L_0x1f01fe0, C4<0>, C4<0>, C4<0>;
L_0x1f03090 .delay 1 (5000,5000,5000) L_0x1f03090/d;
L_0x1f03150/d .functor NOT 1, L_0x1f02080, C4<0>, C4<0>, C4<0>;
L_0x1f03150 .delay 1 (5000,5000,5000) L_0x1f03150/d;
L_0x1f03300/d .functor AND 1, L_0x1f02850, L_0x1f02f30, L_0x1f03090, L_0x1f03150;
L_0x1f03300 .delay 1 (5000,5000,5000) L_0x1f03300/d;
L_0x1f034b0/d .functor AND 1, L_0x1f02850, L_0x1f04810, L_0x1f03090, L_0x1f03150;
L_0x1f034b0 .delay 1 (5000,5000,5000) L_0x1f034b0/d;
L_0x1f036c0/d .functor AND 1, L_0x1f024d0, L_0x1f02f30, L_0x1f01fe0, L_0x1f03150;
L_0x1f036c0 .delay 1 (5000,5000,5000) L_0x1f036c0/d;
L_0x1f038a0/d .functor AND 1, L_0x1eff830, L_0x1f02f30, L_0x1f03090, L_0x1f02080;
L_0x1f038a0 .delay 1 (5000,5000,5000) L_0x1f038a0/d;
L_0x1f03b90/d .functor AND 1, L_0x1f01b80, L_0x1f04810, L_0x1f03090, L_0x1f02080;
L_0x1f03b90 .delay 1 (5000,5000,5000) L_0x1f03b90/d;
L_0x1f03ca0/d .functor AND 1, L_0x1effa20, L_0x1f02f30, L_0x1f01fe0, L_0x1f02080;
L_0x1f03ca0 .delay 1 (5000,5000,5000) L_0x1f03ca0/d;
L_0x1f03b20/d .functor AND 1, L_0x1effaf0, L_0x1f04810, L_0x1f01fe0, L_0x1f02080;
L_0x1f03b20 .delay 1 (5000,5000,5000) L_0x1f03b20/d;
L_0x1f04080/0/0 .functor OR 1, L_0x1f03300, L_0x1f034b0, L_0x1f036c0, L_0x1f038a0;
L_0x1f04080/0/4 .functor OR 1, L_0x1f03b90, L_0x1f03ca0, L_0x1f03b20, C4<0>;
L_0x1f04080/d .functor OR 1, L_0x1f04080/0/0, L_0x1f04080/0/4, C4<0>, C4<0>;
L_0x1f04080 .delay 1 (5000,5000,5000) L_0x1f04080/d;
v0x1ea63e0_0 .net "a", 0 0, L_0x1f04520;  1 drivers
v0x1ea64a0_0 .net "addSub", 0 0, L_0x1f02850;  1 drivers
v0x1ea6570_0 .net "andRes", 0 0, L_0x1eff830;  1 drivers
v0x1ea6640_0 .net "b", 0 0, L_0x1f045c0;  1 drivers
v0x1ea6710_0 .net "carryIn", 0 0, L_0x1f04770;  1 drivers
v0x1ea67b0_0 .net "carryOut", 0 0, L_0x1f02d30;  1 drivers
v0x1ea6880_0 .net "initialResult", 0 0, L_0x1f04080;  1 drivers
v0x1ea6920_0 .net "isAdd", 0 0, L_0x1f03300;  1 drivers
v0x1ea69c0_0 .net "isAnd", 0 0, L_0x1f038a0;  1 drivers
v0x1ea6af0_0 .net "isNand", 0 0, L_0x1f03b90;  1 drivers
v0x1ea6b90_0 .net "isNor", 0 0, L_0x1f03ca0;  1 drivers
v0x1ea6c30_0 .net "isOr", 0 0, L_0x1f03b20;  1 drivers
v0x1ea6cf0_0 .net "isSub", 0 0, L_0x1f034b0;  1 drivers
v0x1ea6db0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea6e50_0 .net "isXor", 0 0, L_0x1f036c0;  1 drivers
v0x1ea6f10_0 .net "nandRes", 0 0, L_0x1f01b80;  1 drivers
v0x1ea6fd0_0 .net "norRes", 0 0, L_0x1effa20;  1 drivers
v0x1ea7180_0 .net "orRes", 0 0, L_0x1effaf0;  1 drivers
v0x1ea7220_0 .net "s0", 0 0, L_0x1f04810;  1 drivers
v0x1ea72c0_0 .net "s0inv", 0 0, L_0x1f02f30;  1 drivers
v0x1ea7360_0 .net "s1", 0 0, L_0x1f01fe0;  1 drivers
v0x1ea7420_0 .net "s1inv", 0 0, L_0x1f03090;  1 drivers
v0x1ea74e0_0 .net "s2", 0 0, L_0x1f02080;  1 drivers
v0x1ea75a0_0 .net "s2inv", 0 0, L_0x1f03150;  1 drivers
v0x1ea7660_0 .net "xorRes", 0 0, L_0x1f024d0;  1 drivers
S_0x1ea57e0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1ea54e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f02630/d .functor XOR 1, L_0x1f045c0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f02630 .delay 1 (5000,5000,5000) L_0x1f02630/d;
L_0x1f026f0/d .functor XOR 1, L_0x1f04520, L_0x1f02630, C4<0>, C4<0>;
L_0x1f026f0 .delay 1 (5000,5000,5000) L_0x1f026f0/d;
L_0x1f02850/d .functor XOR 1, L_0x1f026f0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f02850 .delay 1 (5000,5000,5000) L_0x1f02850/d;
L_0x1f02a00/d .functor AND 1, L_0x1f04520, L_0x1f02630, C4<1>, C4<1>;
L_0x1f02a00 .delay 1 (5000,5000,5000) L_0x1f02a00/d;
L_0x1f02c70/d .functor AND 1, L_0x1f026f0, L_0x1f04770, C4<1>, C4<1>;
L_0x1f02c70 .delay 1 (5000,5000,5000) L_0x1f02c70/d;
L_0x1f02d30/d .functor OR 1, L_0x1f02a00, L_0x1f02c70, C4<0>, C4<0>;
L_0x1f02d30 .delay 1 (5000,5000,5000) L_0x1f02d30/d;
v0x1ea5a70_0 .net "AandB", 0 0, L_0x1f02a00;  1 drivers
v0x1ea5b50_0 .net "BxorSub", 0 0, L_0x1f02630;  1 drivers
v0x1ea5c10_0 .net "a", 0 0, L_0x1f04520;  alias, 1 drivers
v0x1ea5ce0_0 .net "b", 0 0, L_0x1f045c0;  alias, 1 drivers
v0x1ea5da0_0 .net "carryin", 0 0, L_0x1f04770;  alias, 1 drivers
v0x1ea5eb0_0 .net "carryout", 0 0, L_0x1f02d30;  alias, 1 drivers
v0x1ea5f70_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea6010_0 .net "res", 0 0, L_0x1f02850;  alias, 1 drivers
v0x1ea60d0_0 .net "xAorB", 0 0, L_0x1f026f0;  1 drivers
v0x1ea6220_0 .net "xAorBandCin", 0 0, L_0x1f02c70;  1 drivers
S_0x1ea7840 .scope generate, "genblk1[24]" "genblk1[24]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ea7a00 .param/l "i" 0 3 139, +C4<011000>;
S_0x1ea7ac0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1ea7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f02120/d .functor AND 1, L_0x1f06e20, L_0x1f06ec0, C4<1>, C4<1>;
L_0x1f02120 .delay 1 (5000,5000,5000) L_0x1f02120/d;
L_0x1f04450/d .functor NAND 1, L_0x1f06e20, L_0x1f06ec0, C4<1>, C4<1>;
L_0x1f04450 .delay 1 (5000,5000,5000) L_0x1f04450/d;
L_0x1f023e0/d .functor OR 1, L_0x1f06e20, L_0x1f06ec0, C4<0>, C4<0>;
L_0x1f023e0 .delay 1 (5000,5000,5000) L_0x1f023e0/d;
L_0x1f02450/d .functor NOR 1, L_0x1f06e20, L_0x1f06ec0, C4<0>, C4<0>;
L_0x1f02450 .delay 1 (5000,5000,5000) L_0x1f02450/d;
L_0x1f04dd0/d .functor XOR 1, L_0x1f06e20, L_0x1f06ec0, C4<0>, C4<0>;
L_0x1f04dd0 .delay 1 (5000,5000,5000) L_0x1f04dd0/d;
L_0x1f05830/d .functor NOT 1, L_0x1f07110, C4<0>, C4<0>, C4<0>;
L_0x1f05830 .delay 1 (5000,5000,5000) L_0x1f05830/d;
L_0x1f05990/d .functor NOT 1, L_0x1f048b0, C4<0>, C4<0>, C4<0>;
L_0x1f05990 .delay 1 (5000,5000,5000) L_0x1f05990/d;
L_0x1f05a50/d .functor NOT 1, L_0x1f04950, C4<0>, C4<0>, C4<0>;
L_0x1f05a50 .delay 1 (5000,5000,5000) L_0x1f05a50/d;
L_0x1f05c00/d .functor AND 1, L_0x1f05150, L_0x1f05830, L_0x1f05990, L_0x1f05a50;
L_0x1f05c00 .delay 1 (5000,5000,5000) L_0x1f05c00/d;
L_0x1f05db0/d .functor AND 1, L_0x1f05150, L_0x1f07110, L_0x1f05990, L_0x1f05a50;
L_0x1f05db0 .delay 1 (5000,5000,5000) L_0x1f05db0/d;
L_0x1f05fc0/d .functor AND 1, L_0x1f04dd0, L_0x1f05830, L_0x1f048b0, L_0x1f05a50;
L_0x1f05fc0 .delay 1 (5000,5000,5000) L_0x1f05fc0/d;
L_0x1f061a0/d .functor AND 1, L_0x1f02120, L_0x1f05830, L_0x1f05990, L_0x1f04950;
L_0x1f061a0 .delay 1 (5000,5000,5000) L_0x1f061a0/d;
L_0x1f06490/d .functor AND 1, L_0x1f04450, L_0x1f07110, L_0x1f05990, L_0x1f04950;
L_0x1f06490 .delay 1 (5000,5000,5000) L_0x1f06490/d;
L_0x1f065a0/d .functor AND 1, L_0x1f02450, L_0x1f05830, L_0x1f048b0, L_0x1f04950;
L_0x1f065a0 .delay 1 (5000,5000,5000) L_0x1f065a0/d;
L_0x1f06420/d .functor AND 1, L_0x1f023e0, L_0x1f07110, L_0x1f048b0, L_0x1f04950;
L_0x1f06420 .delay 1 (5000,5000,5000) L_0x1f06420/d;
L_0x1f06980/0/0 .functor OR 1, L_0x1f05c00, L_0x1f05db0, L_0x1f05fc0, L_0x1f061a0;
L_0x1f06980/0/4 .functor OR 1, L_0x1f06490, L_0x1f065a0, L_0x1f06420, C4<0>;
L_0x1f06980/d .functor OR 1, L_0x1f06980/0/0, L_0x1f06980/0/4, C4<0>, C4<0>;
L_0x1f06980 .delay 1 (5000,5000,5000) L_0x1f06980/d;
v0x1ea89c0_0 .net "a", 0 0, L_0x1f06e20;  1 drivers
v0x1ea8a80_0 .net "addSub", 0 0, L_0x1f05150;  1 drivers
v0x1ea8b50_0 .net "andRes", 0 0, L_0x1f02120;  1 drivers
v0x1ea8c20_0 .net "b", 0 0, L_0x1f06ec0;  1 drivers
v0x1ea8cf0_0 .net "carryIn", 0 0, L_0x1f07070;  1 drivers
v0x1ea8d90_0 .net "carryOut", 0 0, L_0x1f05630;  1 drivers
v0x1ea8e60_0 .net "initialResult", 0 0, L_0x1f06980;  1 drivers
v0x1ea8f00_0 .net "isAdd", 0 0, L_0x1f05c00;  1 drivers
v0x1ea8fa0_0 .net "isAnd", 0 0, L_0x1f061a0;  1 drivers
v0x1ea90d0_0 .net "isNand", 0 0, L_0x1f06490;  1 drivers
v0x1ea9170_0 .net "isNor", 0 0, L_0x1f065a0;  1 drivers
v0x1ea9210_0 .net "isOr", 0 0, L_0x1f06420;  1 drivers
v0x1ea92d0_0 .net "isSub", 0 0, L_0x1f05db0;  1 drivers
v0x1ea9390_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea9430_0 .net "isXor", 0 0, L_0x1f05fc0;  1 drivers
v0x1ea94f0_0 .net "nandRes", 0 0, L_0x1f04450;  1 drivers
v0x1ea95b0_0 .net "norRes", 0 0, L_0x1f02450;  1 drivers
v0x1ea9760_0 .net "orRes", 0 0, L_0x1f023e0;  1 drivers
v0x1ea9800_0 .net "s0", 0 0, L_0x1f07110;  1 drivers
v0x1ea98a0_0 .net "s0inv", 0 0, L_0x1f05830;  1 drivers
v0x1ea9940_0 .net "s1", 0 0, L_0x1f048b0;  1 drivers
v0x1ea9a00_0 .net "s1inv", 0 0, L_0x1f05990;  1 drivers
v0x1ea9ac0_0 .net "s2", 0 0, L_0x1f04950;  1 drivers
v0x1ea9b80_0 .net "s2inv", 0 0, L_0x1f05a50;  1 drivers
v0x1ea9c40_0 .net "xorRes", 0 0, L_0x1f04dd0;  1 drivers
S_0x1ea7dc0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1ea7ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f04f30/d .functor XOR 1, L_0x1f06ec0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f04f30 .delay 1 (5000,5000,5000) L_0x1f04f30/d;
L_0x1f04ff0/d .functor XOR 1, L_0x1f06e20, L_0x1f04f30, C4<0>, C4<0>;
L_0x1f04ff0 .delay 1 (5000,5000,5000) L_0x1f04ff0/d;
L_0x1f05150/d .functor XOR 1, L_0x1f04ff0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f05150 .delay 1 (5000,5000,5000) L_0x1f05150/d;
L_0x1f05300/d .functor AND 1, L_0x1f06e20, L_0x1f04f30, C4<1>, C4<1>;
L_0x1f05300 .delay 1 (5000,5000,5000) L_0x1f05300/d;
L_0x1f05570/d .functor AND 1, L_0x1f04ff0, L_0x1f07070, C4<1>, C4<1>;
L_0x1f05570 .delay 1 (5000,5000,5000) L_0x1f05570/d;
L_0x1f05630/d .functor OR 1, L_0x1f05300, L_0x1f05570, C4<0>, C4<0>;
L_0x1f05630 .delay 1 (5000,5000,5000) L_0x1f05630/d;
v0x1ea8050_0 .net "AandB", 0 0, L_0x1f05300;  1 drivers
v0x1ea8130_0 .net "BxorSub", 0 0, L_0x1f04f30;  1 drivers
v0x1ea81f0_0 .net "a", 0 0, L_0x1f06e20;  alias, 1 drivers
v0x1ea82c0_0 .net "b", 0 0, L_0x1f06ec0;  alias, 1 drivers
v0x1ea8380_0 .net "carryin", 0 0, L_0x1f07070;  alias, 1 drivers
v0x1ea8490_0 .net "carryout", 0 0, L_0x1f05630;  alias, 1 drivers
v0x1ea8550_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ea85f0_0 .net "res", 0 0, L_0x1f05150;  alias, 1 drivers
v0x1ea86b0_0 .net "xAorB", 0 0, L_0x1f04ff0;  1 drivers
v0x1ea8800_0 .net "xAorBandCin", 0 0, L_0x1f05570;  1 drivers
S_0x1ea9e20 .scope generate, "genblk1[25]" "genblk1[25]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ea9fe0 .param/l "i" 0 3 139, +C4<011001>;
S_0x1eaa0a0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1ea9e20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f049f0/d .functor AND 1, L_0x1f096f0, L_0x1f09790, C4<1>, C4<1>;
L_0x1f049f0 .delay 1 (5000,5000,5000) L_0x1f049f0/d;
L_0x1f06d50/d .functor NAND 1, L_0x1f096f0, L_0x1f09790, C4<1>, C4<1>;
L_0x1f06d50 .delay 1 (5000,5000,5000) L_0x1f06d50/d;
L_0x1f04b50/d .functor OR 1, L_0x1f096f0, L_0x1f09790, C4<0>, C4<0>;
L_0x1f04b50 .delay 1 (5000,5000,5000) L_0x1f04b50/d;
L_0x1f04d40/d .functor NOR 1, L_0x1f096f0, L_0x1f09790, C4<0>, C4<0>;
L_0x1f04d40 .delay 1 (5000,5000,5000) L_0x1f04d40/d;
L_0x1f076c0/d .functor XOR 1, L_0x1f096f0, L_0x1f09790, C4<0>, C4<0>;
L_0x1f076c0 .delay 1 (5000,5000,5000) L_0x1f076c0/d;
L_0x1f08100/d .functor NOT 1, L_0x1f07250, C4<0>, C4<0>, C4<0>;
L_0x1f08100 .delay 1 (5000,5000,5000) L_0x1f08100/d;
L_0x1f08260/d .functor NOT 1, L_0x1f072f0, C4<0>, C4<0>, C4<0>;
L_0x1f08260 .delay 1 (5000,5000,5000) L_0x1f08260/d;
L_0x1f08320/d .functor NOT 1, L_0x1f07390, C4<0>, C4<0>, C4<0>;
L_0x1f08320 .delay 1 (5000,5000,5000) L_0x1f08320/d;
L_0x1f084d0/d .functor AND 1, L_0x1f07a40, L_0x1f08100, L_0x1f08260, L_0x1f08320;
L_0x1f084d0 .delay 1 (5000,5000,5000) L_0x1f084d0/d;
L_0x1f08680/d .functor AND 1, L_0x1f07a40, L_0x1f07250, L_0x1f08260, L_0x1f08320;
L_0x1f08680 .delay 1 (5000,5000,5000) L_0x1f08680/d;
L_0x1f08890/d .functor AND 1, L_0x1f076c0, L_0x1f08100, L_0x1f072f0, L_0x1f08320;
L_0x1f08890 .delay 1 (5000,5000,5000) L_0x1f08890/d;
L_0x1f08a70/d .functor AND 1, L_0x1f049f0, L_0x1f08100, L_0x1f08260, L_0x1f07390;
L_0x1f08a70 .delay 1 (5000,5000,5000) L_0x1f08a70/d;
L_0x1f08d60/d .functor AND 1, L_0x1f06d50, L_0x1f07250, L_0x1f08260, L_0x1f07390;
L_0x1f08d60 .delay 1 (5000,5000,5000) L_0x1f08d60/d;
L_0x1f08e70/d .functor AND 1, L_0x1f04d40, L_0x1f08100, L_0x1f072f0, L_0x1f07390;
L_0x1f08e70 .delay 1 (5000,5000,5000) L_0x1f08e70/d;
L_0x1f08cf0/d .functor AND 1, L_0x1f04b50, L_0x1f07250, L_0x1f072f0, L_0x1f07390;
L_0x1f08cf0 .delay 1 (5000,5000,5000) L_0x1f08cf0/d;
L_0x1f09250/0/0 .functor OR 1, L_0x1f084d0, L_0x1f08680, L_0x1f08890, L_0x1f08a70;
L_0x1f09250/0/4 .functor OR 1, L_0x1f08d60, L_0x1f08e70, L_0x1f08cf0, C4<0>;
L_0x1f09250/d .functor OR 1, L_0x1f09250/0/0, L_0x1f09250/0/4, C4<0>, C4<0>;
L_0x1f09250 .delay 1 (5000,5000,5000) L_0x1f09250/d;
v0x1eaafa0_0 .net "a", 0 0, L_0x1f096f0;  1 drivers
v0x1eab040_0 .net "addSub", 0 0, L_0x1f07a40;  1 drivers
v0x1eab0e0_0 .net "andRes", 0 0, L_0x1f049f0;  1 drivers
v0x1eab180_0 .net "b", 0 0, L_0x1f09790;  1 drivers
v0x1eab250_0 .net "carryIn", 0 0, L_0x1f071b0;  1 drivers
v0x1eab340_0 .net "carryOut", 0 0, L_0x1f07f00;  1 drivers
v0x1eab410_0 .net "initialResult", 0 0, L_0x1f09250;  1 drivers
v0x1eab4b0_0 .net "isAdd", 0 0, L_0x1f084d0;  1 drivers
v0x1eab550_0 .net "isAnd", 0 0, L_0x1f08a70;  1 drivers
v0x1eab680_0 .net "isNand", 0 0, L_0x1f08d60;  1 drivers
v0x1eab720_0 .net "isNor", 0 0, L_0x1f08e70;  1 drivers
v0x1eab7c0_0 .net "isOr", 0 0, L_0x1f08cf0;  1 drivers
v0x1eab880_0 .net "isSub", 0 0, L_0x1f08680;  1 drivers
v0x1eab940_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eab9e0_0 .net "isXor", 0 0, L_0x1f08890;  1 drivers
v0x1eabaa0_0 .net "nandRes", 0 0, L_0x1f06d50;  1 drivers
v0x1eabb60_0 .net "norRes", 0 0, L_0x1f04d40;  1 drivers
v0x1eabd10_0 .net "orRes", 0 0, L_0x1f04b50;  1 drivers
v0x1eabdb0_0 .net "s0", 0 0, L_0x1f07250;  1 drivers
v0x1eabe50_0 .net "s0inv", 0 0, L_0x1f08100;  1 drivers
v0x1eabef0_0 .net "s1", 0 0, L_0x1f072f0;  1 drivers
v0x1eabfb0_0 .net "s1inv", 0 0, L_0x1f08260;  1 drivers
v0x1eac070_0 .net "s2", 0 0, L_0x1f07390;  1 drivers
v0x1eac130_0 .net "s2inv", 0 0, L_0x1f08320;  1 drivers
v0x1eac1f0_0 .net "xorRes", 0 0, L_0x1f076c0;  1 drivers
S_0x1eaa3a0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eaa0a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f07820/d .functor XOR 1, L_0x1f09790, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f07820 .delay 1 (5000,5000,5000) L_0x1f07820/d;
L_0x1f078e0/d .functor XOR 1, L_0x1f096f0, L_0x1f07820, C4<0>, C4<0>;
L_0x1f078e0 .delay 1 (5000,5000,5000) L_0x1f078e0/d;
L_0x1f07a40/d .functor XOR 1, L_0x1f078e0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f07a40 .delay 1 (5000,5000,5000) L_0x1f07a40/d;
L_0x1f07bf0/d .functor AND 1, L_0x1f096f0, L_0x1f07820, C4<1>, C4<1>;
L_0x1f07bf0 .delay 1 (5000,5000,5000) L_0x1f07bf0/d;
L_0x1f04bc0/d .functor AND 1, L_0x1f078e0, L_0x1f071b0, C4<1>, C4<1>;
L_0x1f04bc0 .delay 1 (5000,5000,5000) L_0x1f04bc0/d;
L_0x1f07f00/d .functor OR 1, L_0x1f07bf0, L_0x1f04bc0, C4<0>, C4<0>;
L_0x1f07f00 .delay 1 (5000,5000,5000) L_0x1f07f00/d;
v0x1eaa630_0 .net "AandB", 0 0, L_0x1f07bf0;  1 drivers
v0x1eaa710_0 .net "BxorSub", 0 0, L_0x1f07820;  1 drivers
v0x1eaa7d0_0 .net "a", 0 0, L_0x1f096f0;  alias, 1 drivers
v0x1eaa8a0_0 .net "b", 0 0, L_0x1f09790;  alias, 1 drivers
v0x1eaa960_0 .net "carryin", 0 0, L_0x1f071b0;  alias, 1 drivers
v0x1eaaa70_0 .net "carryout", 0 0, L_0x1f07f00;  alias, 1 drivers
v0x1eaab30_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eaabd0_0 .net "res", 0 0, L_0x1f07a40;  alias, 1 drivers
v0x1eaac90_0 .net "xAorB", 0 0, L_0x1f078e0;  1 drivers
v0x1eaade0_0 .net "xAorBandCin", 0 0, L_0x1f04bc0;  1 drivers
S_0x1eac3d0 .scope generate, "genblk1[26]" "genblk1[26]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1eac590 .param/l "i" 0 3 139, +C4<011010>;
S_0x1eac650 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1eac3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f07430/d .functor AND 1, L_0x1f0bff0, L_0x1f0c090, C4<1>, C4<1>;
L_0x1f07430 .delay 1 (5000,5000,5000) L_0x1f07430/d;
L_0x1f09620/d .functor NAND 1, L_0x1f0bff0, L_0x1f0c090, C4<1>, C4<1>;
L_0x1f09620 .delay 1 (5000,5000,5000) L_0x1f09620/d;
L_0x1f07590/d .functor OR 1, L_0x1f0bff0, L_0x1f0c090, C4<0>, C4<0>;
L_0x1f07590 .delay 1 (5000,5000,5000) L_0x1f07590/d;
L_0x1f07600/d .functor NOR 1, L_0x1f0bff0, L_0x1f0c090, C4<0>, C4<0>;
L_0x1f07600 .delay 1 (5000,5000,5000) L_0x1f07600/d;
L_0x1f09fa0/d .functor XOR 1, L_0x1f0bff0, L_0x1f0c090, C4<0>, C4<0>;
L_0x1f09fa0 .delay 1 (5000,5000,5000) L_0x1f09fa0/d;
L_0x1f0aa00/d .functor NOT 1, L_0x1f09940, C4<0>, C4<0>, C4<0>;
L_0x1f0aa00 .delay 1 (5000,5000,5000) L_0x1f0aa00/d;
L_0x1f0ab60/d .functor NOT 1, L_0x1f099e0, C4<0>, C4<0>, C4<0>;
L_0x1f0ab60 .delay 1 (5000,5000,5000) L_0x1f0ab60/d;
L_0x1f0ac20/d .functor NOT 1, L_0x1f09a80, C4<0>, C4<0>, C4<0>;
L_0x1f0ac20 .delay 1 (5000,5000,5000) L_0x1f0ac20/d;
L_0x1f0add0/d .functor AND 1, L_0x1f0a320, L_0x1f0aa00, L_0x1f0ab60, L_0x1f0ac20;
L_0x1f0add0 .delay 1 (5000,5000,5000) L_0x1f0add0/d;
L_0x1f0af80/d .functor AND 1, L_0x1f0a320, L_0x1f09940, L_0x1f0ab60, L_0x1f0ac20;
L_0x1f0af80 .delay 1 (5000,5000,5000) L_0x1f0af80/d;
L_0x1f0b190/d .functor AND 1, L_0x1f09fa0, L_0x1f0aa00, L_0x1f099e0, L_0x1f0ac20;
L_0x1f0b190 .delay 1 (5000,5000,5000) L_0x1f0b190/d;
L_0x1f0b370/d .functor AND 1, L_0x1f07430, L_0x1f0aa00, L_0x1f0ab60, L_0x1f09a80;
L_0x1f0b370 .delay 1 (5000,5000,5000) L_0x1f0b370/d;
L_0x1f0b660/d .functor AND 1, L_0x1f09620, L_0x1f09940, L_0x1f0ab60, L_0x1f09a80;
L_0x1f0b660 .delay 1 (5000,5000,5000) L_0x1f0b660/d;
L_0x1f0b770/d .functor AND 1, L_0x1f07600, L_0x1f0aa00, L_0x1f099e0, L_0x1f09a80;
L_0x1f0b770 .delay 1 (5000,5000,5000) L_0x1f0b770/d;
L_0x1f0b5f0/d .functor AND 1, L_0x1f07590, L_0x1f09940, L_0x1f099e0, L_0x1f09a80;
L_0x1f0b5f0 .delay 1 (5000,5000,5000) L_0x1f0b5f0/d;
L_0x1f0bb50/0/0 .functor OR 1, L_0x1f0add0, L_0x1f0af80, L_0x1f0b190, L_0x1f0b370;
L_0x1f0bb50/0/4 .functor OR 1, L_0x1f0b660, L_0x1f0b770, L_0x1f0b5f0, C4<0>;
L_0x1f0bb50/d .functor OR 1, L_0x1f0bb50/0/0, L_0x1f0bb50/0/4, C4<0>, C4<0>;
L_0x1f0bb50 .delay 1 (5000,5000,5000) L_0x1f0bb50/d;
v0x1ead590_0 .net "a", 0 0, L_0x1f0bff0;  1 drivers
v0x1ead650_0 .net "addSub", 0 0, L_0x1f0a320;  1 drivers
v0x1ead720_0 .net "andRes", 0 0, L_0x1f07430;  1 drivers
v0x1ead7f0_0 .net "b", 0 0, L_0x1f0c090;  1 drivers
v0x1ead8c0_0 .net "carryIn", 0 0, L_0x1f09e80;  1 drivers
v0x1ead960_0 .net "carryOut", 0 0, L_0x1f0a800;  1 drivers
v0x1eada30_0 .net "initialResult", 0 0, L_0x1f0bb50;  1 drivers
v0x1eadad0_0 .net "isAdd", 0 0, L_0x1f0add0;  1 drivers
v0x1eadb70_0 .net "isAnd", 0 0, L_0x1f0b370;  1 drivers
v0x1eadca0_0 .net "isNand", 0 0, L_0x1f0b660;  1 drivers
v0x1eadd40_0 .net "isNor", 0 0, L_0x1f0b770;  1 drivers
v0x1eadde0_0 .net "isOr", 0 0, L_0x1f0b5f0;  1 drivers
v0x1eadea0_0 .net "isSub", 0 0, L_0x1f0af80;  1 drivers
v0x1eadf60_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eae000_0 .net "isXor", 0 0, L_0x1f0b190;  1 drivers
v0x1eae0c0_0 .net "nandRes", 0 0, L_0x1f09620;  1 drivers
v0x1eae180_0 .net "norRes", 0 0, L_0x1f07600;  1 drivers
v0x1eae330_0 .net "orRes", 0 0, L_0x1f07590;  1 drivers
v0x1eae3d0_0 .net "s0", 0 0, L_0x1f09940;  1 drivers
v0x1eae470_0 .net "s0inv", 0 0, L_0x1f0aa00;  1 drivers
v0x1eae510_0 .net "s1", 0 0, L_0x1f099e0;  1 drivers
v0x1eae5d0_0 .net "s1inv", 0 0, L_0x1f0ab60;  1 drivers
v0x1eae690_0 .net "s2", 0 0, L_0x1f09a80;  1 drivers
v0x1eae750_0 .net "s2inv", 0 0, L_0x1f0ac20;  1 drivers
v0x1eae810_0 .net "xorRes", 0 0, L_0x1f09fa0;  1 drivers
S_0x1eac950 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eac650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f0a100/d .functor XOR 1, L_0x1f0c090, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f0a100 .delay 1 (5000,5000,5000) L_0x1f0a100/d;
L_0x1f0a1c0/d .functor XOR 1, L_0x1f0bff0, L_0x1f0a100, C4<0>, C4<0>;
L_0x1f0a1c0 .delay 1 (5000,5000,5000) L_0x1f0a1c0/d;
L_0x1f0a320/d .functor XOR 1, L_0x1f0a1c0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f0a320 .delay 1 (5000,5000,5000) L_0x1f0a320/d;
L_0x1f0a4d0/d .functor AND 1, L_0x1f0bff0, L_0x1f0a100, C4<1>, C4<1>;
L_0x1f0a4d0 .delay 1 (5000,5000,5000) L_0x1f0a4d0/d;
L_0x1f0a740/d .functor AND 1, L_0x1f0a1c0, L_0x1f09e80, C4<1>, C4<1>;
L_0x1f0a740 .delay 1 (5000,5000,5000) L_0x1f0a740/d;
L_0x1f0a800/d .functor OR 1, L_0x1f0a4d0, L_0x1f0a740, C4<0>, C4<0>;
L_0x1f0a800 .delay 1 (5000,5000,5000) L_0x1f0a800/d;
v0x1eacc20_0 .net "AandB", 0 0, L_0x1f0a4d0;  1 drivers
v0x1eacd00_0 .net "BxorSub", 0 0, L_0x1f0a100;  1 drivers
v0x1eacdc0_0 .net "a", 0 0, L_0x1f0bff0;  alias, 1 drivers
v0x1eace90_0 .net "b", 0 0, L_0x1f0c090;  alias, 1 drivers
v0x1eacf50_0 .net "carryin", 0 0, L_0x1f09e80;  alias, 1 drivers
v0x1ead060_0 .net "carryout", 0 0, L_0x1f0a800;  alias, 1 drivers
v0x1ead120_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1ead1c0_0 .net "res", 0 0, L_0x1f0a320;  alias, 1 drivers
v0x1ead280_0 .net "xAorB", 0 0, L_0x1f0a1c0;  1 drivers
v0x1ead3d0_0 .net "xAorBandCin", 0 0, L_0x1f0a740;  1 drivers
S_0x1eae9f0 .scope generate, "genblk1[27]" "genblk1[27]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1eaebb0 .param/l "i" 0 3 139, +C4<011011>;
S_0x1eaec70 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1eae9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f09b20/d .functor AND 1, L_0x1f0e7f0, L_0x1f0e890, C4<1>, C4<1>;
L_0x1f09b20 .delay 1 (5000,5000,5000) L_0x1f09b20/d;
L_0x1f0bf20/d .functor NAND 1, L_0x1f0e7f0, L_0x1f0e890, C4<1>, C4<1>;
L_0x1f0bf20 .delay 1 (5000,5000,5000) L_0x1f0bf20/d;
L_0x1f0b960/d .functor OR 1, L_0x1f0e7f0, L_0x1f0e890, C4<0>, C4<0>;
L_0x1f0b960 .delay 1 (5000,5000,5000) L_0x1f0b960/d;
L_0x1f09d10/d .functor NOR 1, L_0x1f0e7f0, L_0x1f0e890, C4<0>, C4<0>;
L_0x1f09d10 .delay 1 (5000,5000,5000) L_0x1f09d10/d;
L_0x1f0c840/d .functor XOR 1, L_0x1f0e7f0, L_0x1f0e890, C4<0>, C4<0>;
L_0x1f0c840 .delay 1 (5000,5000,5000) L_0x1f0c840/d;
L_0x1f0d2a0/d .functor NOT 1, L_0x1f0eae0, C4<0>, C4<0>, C4<0>;
L_0x1f0d2a0 .delay 1 (5000,5000,5000) L_0x1f0d2a0/d;
L_0x1f0d400/d .functor NOT 1, L_0x1f0c240, C4<0>, C4<0>, C4<0>;
L_0x1f0d400 .delay 1 (5000,5000,5000) L_0x1f0d400/d;
L_0x1f0d470/d .functor NOT 1, L_0x1f0c2e0, C4<0>, C4<0>, C4<0>;
L_0x1f0d470 .delay 1 (5000,5000,5000) L_0x1f0d470/d;
L_0x1f0d620/d .functor AND 1, L_0x1f0cbc0, L_0x1f0d2a0, L_0x1f0d400, L_0x1f0d470;
L_0x1f0d620 .delay 1 (5000,5000,5000) L_0x1f0d620/d;
L_0x1f0d7d0/d .functor AND 1, L_0x1f0cbc0, L_0x1f0eae0, L_0x1f0d400, L_0x1f0d470;
L_0x1f0d7d0 .delay 1 (5000,5000,5000) L_0x1f0d7d0/d;
L_0x1f0d9e0/d .functor AND 1, L_0x1f0c840, L_0x1f0d2a0, L_0x1f0c240, L_0x1f0d470;
L_0x1f0d9e0 .delay 1 (5000,5000,5000) L_0x1f0d9e0/d;
L_0x1f0dbc0/d .functor AND 1, L_0x1f09b20, L_0x1f0d2a0, L_0x1f0d400, L_0x1f0c2e0;
L_0x1f0dbc0 .delay 1 (5000,5000,5000) L_0x1f0dbc0/d;
L_0x1f0deb0/d .functor AND 1, L_0x1f0bf20, L_0x1f0eae0, L_0x1f0d400, L_0x1f0c2e0;
L_0x1f0deb0 .delay 1 (5000,5000,5000) L_0x1f0deb0/d;
L_0x1f0dfc0/d .functor AND 1, L_0x1f09d10, L_0x1f0d2a0, L_0x1f0c240, L_0x1f0c2e0;
L_0x1f0dfc0 .delay 1 (5000,5000,5000) L_0x1f0dfc0/d;
L_0x1f0de40/d .functor AND 1, L_0x1f0b960, L_0x1f0eae0, L_0x1f0c240, L_0x1f0c2e0;
L_0x1f0de40 .delay 1 (5000,5000,5000) L_0x1f0de40/d;
L_0x1f0e350/0/0 .functor OR 1, L_0x1f0d620, L_0x1f0d7d0, L_0x1f0d9e0, L_0x1f0dbc0;
L_0x1f0e350/0/4 .functor OR 1, L_0x1f0deb0, L_0x1f0dfc0, L_0x1f0de40, C4<0>;
L_0x1f0e350/d .functor OR 1, L_0x1f0e350/0/0, L_0x1f0e350/0/4, C4<0>, C4<0>;
L_0x1f0e350 .delay 1 (5000,5000,5000) L_0x1f0e350/d;
v0x1eafb70_0 .net "a", 0 0, L_0x1f0e7f0;  1 drivers
v0x1eafc30_0 .net "addSub", 0 0, L_0x1f0cbc0;  1 drivers
v0x1eafd00_0 .net "andRes", 0 0, L_0x1f09b20;  1 drivers
v0x1eafdd0_0 .net "b", 0 0, L_0x1f0e890;  1 drivers
v0x1eafea0_0 .net "carryIn", 0 0, L_0x1f0ea40;  1 drivers
v0x1eaff40_0 .net "carryOut", 0 0, L_0x1f0d0a0;  1 drivers
v0x1eb0010_0 .net "initialResult", 0 0, L_0x1f0e350;  1 drivers
v0x1eb00b0_0 .net "isAdd", 0 0, L_0x1f0d620;  1 drivers
v0x1eb0150_0 .net "isAnd", 0 0, L_0x1f0dbc0;  1 drivers
v0x1eb0280_0 .net "isNand", 0 0, L_0x1f0deb0;  1 drivers
v0x1eb0320_0 .net "isNor", 0 0, L_0x1f0dfc0;  1 drivers
v0x1eb03c0_0 .net "isOr", 0 0, L_0x1f0de40;  1 drivers
v0x1eb0480_0 .net "isSub", 0 0, L_0x1f0d7d0;  1 drivers
v0x1eb0540_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb05e0_0 .net "isXor", 0 0, L_0x1f0d9e0;  1 drivers
v0x1eb06a0_0 .net "nandRes", 0 0, L_0x1f0bf20;  1 drivers
v0x1eb0760_0 .net "norRes", 0 0, L_0x1f09d10;  1 drivers
v0x1eb0910_0 .net "orRes", 0 0, L_0x1f0b960;  1 drivers
v0x1eb09b0_0 .net "s0", 0 0, L_0x1f0eae0;  1 drivers
v0x1eb0a50_0 .net "s0inv", 0 0, L_0x1f0d2a0;  1 drivers
v0x1eb0af0_0 .net "s1", 0 0, L_0x1f0c240;  1 drivers
v0x1eb0bb0_0 .net "s1inv", 0 0, L_0x1f0d400;  1 drivers
v0x1eb0c70_0 .net "s2", 0 0, L_0x1f0c2e0;  1 drivers
v0x1eb0d30_0 .net "s2inv", 0 0, L_0x1f0d470;  1 drivers
v0x1eb0df0_0 .net "xorRes", 0 0, L_0x1f0c840;  1 drivers
S_0x1eaef70 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eaec70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f0c9a0/d .functor XOR 1, L_0x1f0e890, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f0c9a0 .delay 1 (5000,5000,5000) L_0x1f0c9a0/d;
L_0x1f0ca60/d .functor XOR 1, L_0x1f0e7f0, L_0x1f0c9a0, C4<0>, C4<0>;
L_0x1f0ca60 .delay 1 (5000,5000,5000) L_0x1f0ca60/d;
L_0x1f0cbc0/d .functor XOR 1, L_0x1f0ca60, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f0cbc0 .delay 1 (5000,5000,5000) L_0x1f0cbc0/d;
L_0x1f0cd70/d .functor AND 1, L_0x1f0e7f0, L_0x1f0c9a0, C4<1>, C4<1>;
L_0x1f0cd70 .delay 1 (5000,5000,5000) L_0x1f0cd70/d;
L_0x1f0cfe0/d .functor AND 1, L_0x1f0ca60, L_0x1f0ea40, C4<1>, C4<1>;
L_0x1f0cfe0 .delay 1 (5000,5000,5000) L_0x1f0cfe0/d;
L_0x1f0d0a0/d .functor OR 1, L_0x1f0cd70, L_0x1f0cfe0, C4<0>, C4<0>;
L_0x1f0d0a0 .delay 1 (5000,5000,5000) L_0x1f0d0a0/d;
v0x1eaf200_0 .net "AandB", 0 0, L_0x1f0cd70;  1 drivers
v0x1eaf2e0_0 .net "BxorSub", 0 0, L_0x1f0c9a0;  1 drivers
v0x1eaf3a0_0 .net "a", 0 0, L_0x1f0e7f0;  alias, 1 drivers
v0x1eaf470_0 .net "b", 0 0, L_0x1f0e890;  alias, 1 drivers
v0x1eaf530_0 .net "carryin", 0 0, L_0x1f0ea40;  alias, 1 drivers
v0x1eaf640_0 .net "carryout", 0 0, L_0x1f0d0a0;  alias, 1 drivers
v0x1eaf700_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eaf7a0_0 .net "res", 0 0, L_0x1f0cbc0;  alias, 1 drivers
v0x1eaf860_0 .net "xAorB", 0 0, L_0x1f0ca60;  1 drivers
v0x1eaf9b0_0 .net "xAorBandCin", 0 0, L_0x1f0cfe0;  1 drivers
S_0x1eb0fd0 .scope generate, "genblk1[28]" "genblk1[28]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1eb1190 .param/l "i" 0 3 139, +C4<011100>;
S_0x1eb1250 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1eb0fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f0c380/d .functor AND 1, L_0x1f11060, L_0x1f11100, C4<1>, C4<1>;
L_0x1f0c380 .delay 1 (5000,5000,5000) L_0x1f0c380/d;
L_0x1f0e720/d .functor NAND 1, L_0x1f11060, L_0x1f11100, C4<1>, C4<1>;
L_0x1f0e720 .delay 1 (5000,5000,5000) L_0x1f0e720/d;
L_0x1f0c4e0/d .functor OR 1, L_0x1f11060, L_0x1f11100, C4<0>, C4<0>;
L_0x1f0c4e0 .delay 1 (5000,5000,5000) L_0x1f0c4e0/d;
L_0x1f0c720/d .functor NOR 1, L_0x1f11060, L_0x1f11100, C4<0>, C4<0>;
L_0x1f0c720 .delay 1 (5000,5000,5000) L_0x1f0c720/d;
L_0x1f0f0d0/d .functor XOR 1, L_0x1f11060, L_0x1f11100, C4<0>, C4<0>;
L_0x1f0f0d0 .delay 1 (5000,5000,5000) L_0x1f0f0d0/d;
L_0x1f0fb10/d .functor NOT 1, L_0x1f0ec20, C4<0>, C4<0>, C4<0>;
L_0x1f0fb10 .delay 1 (5000,5000,5000) L_0x1f0fb10/d;
L_0x1f0fc70/d .functor NOT 1, L_0x1f0ecc0, C4<0>, C4<0>, C4<0>;
L_0x1f0fc70 .delay 1 (5000,5000,5000) L_0x1f0fc70/d;
L_0x1f0fce0/d .functor NOT 1, L_0x1f0ed60, C4<0>, C4<0>, C4<0>;
L_0x1f0fce0 .delay 1 (5000,5000,5000) L_0x1f0fce0/d;
L_0x1f0fe90/d .functor AND 1, L_0x1f0f450, L_0x1f0fb10, L_0x1f0fc70, L_0x1f0fce0;
L_0x1f0fe90 .delay 1 (5000,5000,5000) L_0x1f0fe90/d;
L_0x1f10040/d .functor AND 1, L_0x1f0f450, L_0x1f0ec20, L_0x1f0fc70, L_0x1f0fce0;
L_0x1f10040 .delay 1 (5000,5000,5000) L_0x1f10040/d;
L_0x1f10250/d .functor AND 1, L_0x1f0f0d0, L_0x1f0fb10, L_0x1f0ecc0, L_0x1f0fce0;
L_0x1f10250 .delay 1 (5000,5000,5000) L_0x1f10250/d;
L_0x1f10430/d .functor AND 1, L_0x1f0c380, L_0x1f0fb10, L_0x1f0fc70, L_0x1f0ed60;
L_0x1f10430 .delay 1 (5000,5000,5000) L_0x1f10430/d;
L_0x1f10720/d .functor AND 1, L_0x1f0e720, L_0x1f0ec20, L_0x1f0fc70, L_0x1f0ed60;
L_0x1f10720 .delay 1 (5000,5000,5000) L_0x1f10720/d;
L_0x1f10830/d .functor AND 1, L_0x1f0c720, L_0x1f0fb10, L_0x1f0ecc0, L_0x1f0ed60;
L_0x1f10830 .delay 1 (5000,5000,5000) L_0x1f10830/d;
L_0x1f106b0/d .functor AND 1, L_0x1f0c4e0, L_0x1f0ec20, L_0x1f0ecc0, L_0x1f0ed60;
L_0x1f106b0 .delay 1 (5000,5000,5000) L_0x1f106b0/d;
L_0x1f10bc0/0/0 .functor OR 1, L_0x1f0fe90, L_0x1f10040, L_0x1f10250, L_0x1f10430;
L_0x1f10bc0/0/4 .functor OR 1, L_0x1f10720, L_0x1f10830, L_0x1f106b0, C4<0>;
L_0x1f10bc0/d .functor OR 1, L_0x1f10bc0/0/0, L_0x1f10bc0/0/4, C4<0>, C4<0>;
L_0x1f10bc0 .delay 1 (5000,5000,5000) L_0x1f10bc0/d;
v0x1eb2150_0 .net "a", 0 0, L_0x1f11060;  1 drivers
v0x1eb2210_0 .net "addSub", 0 0, L_0x1f0f450;  1 drivers
v0x1eb22e0_0 .net "andRes", 0 0, L_0x1f0c380;  1 drivers
v0x1eb23b0_0 .net "b", 0 0, L_0x1f11100;  1 drivers
v0x1eb2480_0 .net "carryIn", 0 0, L_0x1f0eb80;  1 drivers
v0x1eb2520_0 .net "carryOut", 0 0, L_0x1f0f910;  1 drivers
v0x1eb25f0_0 .net "initialResult", 0 0, L_0x1f10bc0;  1 drivers
v0x1eb2690_0 .net "isAdd", 0 0, L_0x1f0fe90;  1 drivers
v0x1eb2730_0 .net "isAnd", 0 0, L_0x1f10430;  1 drivers
v0x1eb2860_0 .net "isNand", 0 0, L_0x1f10720;  1 drivers
v0x1eb2900_0 .net "isNor", 0 0, L_0x1f10830;  1 drivers
v0x1eb29a0_0 .net "isOr", 0 0, L_0x1f106b0;  1 drivers
v0x1eb2a60_0 .net "isSub", 0 0, L_0x1f10040;  1 drivers
v0x1eb2b20_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb2bc0_0 .net "isXor", 0 0, L_0x1f10250;  1 drivers
v0x1eb2c80_0 .net "nandRes", 0 0, L_0x1f0e720;  1 drivers
v0x1eb2d40_0 .net "norRes", 0 0, L_0x1f0c720;  1 drivers
v0x1eb2ef0_0 .net "orRes", 0 0, L_0x1f0c4e0;  1 drivers
v0x1eb2f90_0 .net "s0", 0 0, L_0x1f0ec20;  1 drivers
v0x1eb3030_0 .net "s0inv", 0 0, L_0x1f0fb10;  1 drivers
v0x1eb30d0_0 .net "s1", 0 0, L_0x1f0ecc0;  1 drivers
v0x1eb3190_0 .net "s1inv", 0 0, L_0x1f0fc70;  1 drivers
v0x1eb3250_0 .net "s2", 0 0, L_0x1f0ed60;  1 drivers
v0x1eb3310_0 .net "s2inv", 0 0, L_0x1f0fce0;  1 drivers
v0x1eb33d0_0 .net "xorRes", 0 0, L_0x1f0f0d0;  1 drivers
S_0x1eb1550 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eb1250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f0f230/d .functor XOR 1, L_0x1f11100, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f0f230 .delay 1 (5000,5000,5000) L_0x1f0f230/d;
L_0x1f0f2f0/d .functor XOR 1, L_0x1f11060, L_0x1f0f230, C4<0>, C4<0>;
L_0x1f0f2f0 .delay 1 (5000,5000,5000) L_0x1f0f2f0/d;
L_0x1f0f450/d .functor XOR 1, L_0x1f0f2f0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f0f450 .delay 1 (5000,5000,5000) L_0x1f0f450/d;
L_0x1f0f600/d .functor AND 1, L_0x1f11060, L_0x1f0f230, C4<1>, C4<1>;
L_0x1f0f600 .delay 1 (5000,5000,5000) L_0x1f0f600/d;
L_0x1f0c550/d .functor AND 1, L_0x1f0f2f0, L_0x1f0eb80, C4<1>, C4<1>;
L_0x1f0c550 .delay 1 (5000,5000,5000) L_0x1f0c550/d;
L_0x1f0f910/d .functor OR 1, L_0x1f0f600, L_0x1f0c550, C4<0>, C4<0>;
L_0x1f0f910 .delay 1 (5000,5000,5000) L_0x1f0f910/d;
v0x1eb17e0_0 .net "AandB", 0 0, L_0x1f0f600;  1 drivers
v0x1eb18c0_0 .net "BxorSub", 0 0, L_0x1f0f230;  1 drivers
v0x1eb1980_0 .net "a", 0 0, L_0x1f11060;  alias, 1 drivers
v0x1eb1a50_0 .net "b", 0 0, L_0x1f11100;  alias, 1 drivers
v0x1eb1b10_0 .net "carryin", 0 0, L_0x1f0eb80;  alias, 1 drivers
v0x1eb1c20_0 .net "carryout", 0 0, L_0x1f0f910;  alias, 1 drivers
v0x1eb1ce0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb1d80_0 .net "res", 0 0, L_0x1f0f450;  alias, 1 drivers
v0x1eb1e40_0 .net "xAorB", 0 0, L_0x1f0f2f0;  1 drivers
v0x1eb1f90_0 .net "xAorBandCin", 0 0, L_0x1f0c550;  1 drivers
S_0x1eb35b0 .scope generate, "genblk1[29]" "genblk1[29]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1eb3770 .param/l "i" 0 3 139, +C4<011101>;
S_0x1eb3830 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1eb35b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f0ee00/d .functor AND 1, L_0x1f13910, L_0x1f139b0, C4<1>, C4<1>;
L_0x1f0ee00 .delay 1 (5000,5000,5000) L_0x1f0ee00/d;
L_0x1f10f90/d .functor NAND 1, L_0x1f13910, L_0x1f139b0, C4<1>, C4<1>;
L_0x1f10f90 .delay 1 (5000,5000,5000) L_0x1f10f90/d;
L_0x1f0ef60/d .functor OR 1, L_0x1f13910, L_0x1f139b0, C4<0>, C4<0>;
L_0x1f0ef60 .delay 1 (5000,5000,5000) L_0x1f0ef60/d;
L_0x1f118c0/d .functor NOR 1, L_0x1f13910, L_0x1f139b0, C4<0>, C4<0>;
L_0x1f118c0 .delay 1 (5000,5000,5000) L_0x1f118c0/d;
L_0x1f11980/d .functor XOR 1, L_0x1f13910, L_0x1f139b0, C4<0>, C4<0>;
L_0x1f11980 .delay 1 (5000,5000,5000) L_0x1f11980/d;
L_0x1f123c0/d .functor NOT 1, L_0x1f13c00, C4<0>, C4<0>, C4<0>;
L_0x1f123c0 .delay 1 (5000,5000,5000) L_0x1f123c0/d;
L_0x1f12520/d .functor NOT 1, L_0x1f112b0, C4<0>, C4<0>, C4<0>;
L_0x1f12520 .delay 1 (5000,5000,5000) L_0x1f12520/d;
L_0x1f12590/d .functor NOT 1, L_0x1f11350, C4<0>, C4<0>, C4<0>;
L_0x1f12590 .delay 1 (5000,5000,5000) L_0x1f12590/d;
L_0x1f12740/d .functor AND 1, L_0x1f11d00, L_0x1f123c0, L_0x1f12520, L_0x1f12590;
L_0x1f12740 .delay 1 (5000,5000,5000) L_0x1f12740/d;
L_0x1f128f0/d .functor AND 1, L_0x1f11d00, L_0x1f13c00, L_0x1f12520, L_0x1f12590;
L_0x1f128f0 .delay 1 (5000,5000,5000) L_0x1f128f0/d;
L_0x1f12b00/d .functor AND 1, L_0x1f11980, L_0x1f123c0, L_0x1f112b0, L_0x1f12590;
L_0x1f12b00 .delay 1 (5000,5000,5000) L_0x1f12b00/d;
L_0x1f12ce0/d .functor AND 1, L_0x1f0ee00, L_0x1f123c0, L_0x1f12520, L_0x1f11350;
L_0x1f12ce0 .delay 1 (5000,5000,5000) L_0x1f12ce0/d;
L_0x1f12fd0/d .functor AND 1, L_0x1f10f90, L_0x1f13c00, L_0x1f12520, L_0x1f11350;
L_0x1f12fd0 .delay 1 (5000,5000,5000) L_0x1f12fd0/d;
L_0x1f130e0/d .functor AND 1, L_0x1f118c0, L_0x1f123c0, L_0x1f112b0, L_0x1f11350;
L_0x1f130e0 .delay 1 (5000,5000,5000) L_0x1f130e0/d;
L_0x1f12f60/d .functor AND 1, L_0x1f0ef60, L_0x1f13c00, L_0x1f112b0, L_0x1f11350;
L_0x1f12f60 .delay 1 (5000,5000,5000) L_0x1f12f60/d;
L_0x1f13470/0/0 .functor OR 1, L_0x1f12740, L_0x1f128f0, L_0x1f12b00, L_0x1f12ce0;
L_0x1f13470/0/4 .functor OR 1, L_0x1f12fd0, L_0x1f130e0, L_0x1f12f60, C4<0>;
L_0x1f13470/d .functor OR 1, L_0x1f13470/0/0, L_0x1f13470/0/4, C4<0>, C4<0>;
L_0x1f13470 .delay 1 (5000,5000,5000) L_0x1f13470/d;
v0x1eb4730_0 .net "a", 0 0, L_0x1f13910;  1 drivers
v0x1eb47f0_0 .net "addSub", 0 0, L_0x1f11d00;  1 drivers
v0x1eb48c0_0 .net "andRes", 0 0, L_0x1f0ee00;  1 drivers
v0x1eb4990_0 .net "b", 0 0, L_0x1f139b0;  1 drivers
v0x1eb4a60_0 .net "carryIn", 0 0, L_0x1f13b60;  1 drivers
v0x1eb4b00_0 .net "carryOut", 0 0, L_0x1f121c0;  1 drivers
v0x1eb4bd0_0 .net "initialResult", 0 0, L_0x1f13470;  1 drivers
v0x1eb4c70_0 .net "isAdd", 0 0, L_0x1f12740;  1 drivers
v0x1eb4d10_0 .net "isAnd", 0 0, L_0x1f12ce0;  1 drivers
v0x1eb4e40_0 .net "isNand", 0 0, L_0x1f12fd0;  1 drivers
v0x1eb4ee0_0 .net "isNor", 0 0, L_0x1f130e0;  1 drivers
v0x1eb4f80_0 .net "isOr", 0 0, L_0x1f12f60;  1 drivers
v0x1eb5040_0 .net "isSub", 0 0, L_0x1f128f0;  1 drivers
v0x1eb5100_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb51a0_0 .net "isXor", 0 0, L_0x1f12b00;  1 drivers
v0x1eb5260_0 .net "nandRes", 0 0, L_0x1f10f90;  1 drivers
v0x1eb5320_0 .net "norRes", 0 0, L_0x1f118c0;  1 drivers
v0x1eb54d0_0 .net "orRes", 0 0, L_0x1f0ef60;  1 drivers
v0x1eb5570_0 .net "s0", 0 0, L_0x1f13c00;  1 drivers
v0x1eb5610_0 .net "s0inv", 0 0, L_0x1f123c0;  1 drivers
v0x1eb56b0_0 .net "s1", 0 0, L_0x1f112b0;  1 drivers
v0x1eb5770_0 .net "s1inv", 0 0, L_0x1f12520;  1 drivers
v0x1eb5830_0 .net "s2", 0 0, L_0x1f11350;  1 drivers
v0x1eb58f0_0 .net "s2inv", 0 0, L_0x1f12590;  1 drivers
v0x1eb59b0_0 .net "xorRes", 0 0, L_0x1f11980;  1 drivers
S_0x1eb3b30 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eb3830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f11ae0/d .functor XOR 1, L_0x1f139b0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f11ae0 .delay 1 (5000,5000,5000) L_0x1f11ae0/d;
L_0x1f11ba0/d .functor XOR 1, L_0x1f13910, L_0x1f11ae0, C4<0>, C4<0>;
L_0x1f11ba0 .delay 1 (5000,5000,5000) L_0x1f11ba0/d;
L_0x1f11d00/d .functor XOR 1, L_0x1f11ba0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f11d00 .delay 1 (5000,5000,5000) L_0x1f11d00/d;
L_0x1f11eb0/d .functor AND 1, L_0x1f13910, L_0x1f11ae0, C4<1>, C4<1>;
L_0x1f11eb0 .delay 1 (5000,5000,5000) L_0x1f11eb0/d;
L_0x1f0efd0/d .functor AND 1, L_0x1f11ba0, L_0x1f13b60, C4<1>, C4<1>;
L_0x1f0efd0 .delay 1 (5000,5000,5000) L_0x1f0efd0/d;
L_0x1f121c0/d .functor OR 1, L_0x1f11eb0, L_0x1f0efd0, C4<0>, C4<0>;
L_0x1f121c0 .delay 1 (5000,5000,5000) L_0x1f121c0/d;
v0x1eb3dc0_0 .net "AandB", 0 0, L_0x1f11eb0;  1 drivers
v0x1eb3ea0_0 .net "BxorSub", 0 0, L_0x1f11ae0;  1 drivers
v0x1eb3f60_0 .net "a", 0 0, L_0x1f13910;  alias, 1 drivers
v0x1eb4030_0 .net "b", 0 0, L_0x1f139b0;  alias, 1 drivers
v0x1eb40f0_0 .net "carryin", 0 0, L_0x1f13b60;  alias, 1 drivers
v0x1eb4200_0 .net "carryout", 0 0, L_0x1f121c0;  alias, 1 drivers
v0x1eb42c0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb4360_0 .net "res", 0 0, L_0x1f11d00;  alias, 1 drivers
v0x1eb4420_0 .net "xAorB", 0 0, L_0x1f11ba0;  1 drivers
v0x1eb4570_0 .net "xAorBandCin", 0 0, L_0x1f0efd0;  1 drivers
S_0x1eb5b90 .scope generate, "genblk1[30]" "genblk1[30]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1eb5d50 .param/l "i" 0 3 139, +C4<011110>;
S_0x1eb5e10 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1eb5b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f113f0/d .functor AND 1, L_0x1f161e0, L_0x1eecfc0, C4<1>, C4<1>;
L_0x1f113f0 .delay 1 (5000,5000,5000) L_0x1f113f0/d;
L_0x1f13840/d .functor NAND 1, L_0x1f161e0, L_0x1eecfc0, C4<1>, C4<1>;
L_0x1f13840 .delay 1 (5000,5000,5000) L_0x1f13840/d;
L_0x1f11550/d .functor OR 1, L_0x1f161e0, L_0x1eecfc0, C4<0>, C4<0>;
L_0x1f11550 .delay 1 (5000,5000,5000) L_0x1f11550/d;
L_0x1f11790/d .functor NOR 1, L_0x1f161e0, L_0x1eecfc0, C4<0>, C4<0>;
L_0x1f11790 .delay 1 (5000,5000,5000) L_0x1f11790/d;
L_0x1f14250/d .functor XOR 1, L_0x1f161e0, L_0x1eecfc0, C4<0>, C4<0>;
L_0x1f14250 .delay 1 (5000,5000,5000) L_0x1f14250/d;
L_0x1f14c40/d .functor NOT 1, L_0x1eed380, C4<0>, C4<0>, C4<0>;
L_0x1f14c40 .delay 1 (5000,5000,5000) L_0x1f14c40/d;
L_0x1f14da0/d .functor NOT 1, L_0x1eed420, C4<0>, C4<0>, C4<0>;
L_0x1f14da0 .delay 1 (5000,5000,5000) L_0x1f14da0/d;
L_0x1f14e60/d .functor NOT 1, L_0x1f13ca0, C4<0>, C4<0>, C4<0>;
L_0x1f14e60 .delay 1 (5000,5000,5000) L_0x1f14e60/d;
L_0x1f15010/d .functor AND 1, L_0x1f14580, L_0x1f14c40, L_0x1f14da0, L_0x1f14e60;
L_0x1f15010 .delay 1 (5000,5000,5000) L_0x1f15010/d;
L_0x1f151c0/d .functor AND 1, L_0x1f14580, L_0x1eed380, L_0x1f14da0, L_0x1f14e60;
L_0x1f151c0 .delay 1 (5000,5000,5000) L_0x1f151c0/d;
L_0x1f153d0/d .functor AND 1, L_0x1f14250, L_0x1f14c40, L_0x1eed420, L_0x1f14e60;
L_0x1f153d0 .delay 1 (5000,5000,5000) L_0x1f153d0/d;
L_0x1f155b0/d .functor AND 1, L_0x1f113f0, L_0x1f14c40, L_0x1f14da0, L_0x1f13ca0;
L_0x1f155b0 .delay 1 (5000,5000,5000) L_0x1f155b0/d;
L_0x1f158a0/d .functor AND 1, L_0x1f13840, L_0x1eed380, L_0x1f14da0, L_0x1f13ca0;
L_0x1f158a0 .delay 1 (5000,5000,5000) L_0x1f158a0/d;
L_0x1f159b0/d .functor AND 1, L_0x1f11790, L_0x1f14c40, L_0x1eed420, L_0x1f13ca0;
L_0x1f159b0 .delay 1 (5000,5000,5000) L_0x1f159b0/d;
L_0x1f15830/d .functor AND 1, L_0x1f11550, L_0x1eed380, L_0x1eed420, L_0x1f13ca0;
L_0x1f15830 .delay 1 (5000,5000,5000) L_0x1f15830/d;
L_0x1f15d40/0/0 .functor OR 1, L_0x1f15010, L_0x1f151c0, L_0x1f153d0, L_0x1f155b0;
L_0x1f15d40/0/4 .functor OR 1, L_0x1f158a0, L_0x1f159b0, L_0x1f15830, C4<0>;
L_0x1f15d40/d .functor OR 1, L_0x1f15d40/0/0, L_0x1f15d40/0/4, C4<0>, C4<0>;
L_0x1f15d40 .delay 1 (5000,5000,5000) L_0x1f15d40/d;
v0x1eb6d10_0 .net "a", 0 0, L_0x1f161e0;  1 drivers
v0x1eb6dd0_0 .net "addSub", 0 0, L_0x1f14580;  1 drivers
v0x1eb6ea0_0 .net "andRes", 0 0, L_0x1f113f0;  1 drivers
v0x1eb6f70_0 .net "b", 0 0, L_0x1eecfc0;  1 drivers
v0x1eb7040_0 .net "carryIn", 0 0, L_0x1eed2e0;  1 drivers
v0x1eb70e0_0 .net "carryOut", 0 0, L_0x1f14a40;  1 drivers
v0x1eb71b0_0 .net "initialResult", 0 0, L_0x1f15d40;  1 drivers
v0x1eb7250_0 .net "isAdd", 0 0, L_0x1f15010;  1 drivers
v0x1eb72f0_0 .net "isAnd", 0 0, L_0x1f155b0;  1 drivers
v0x1eb7420_0 .net "isNand", 0 0, L_0x1f158a0;  1 drivers
v0x1eb74c0_0 .net "isNor", 0 0, L_0x1f159b0;  1 drivers
v0x1eb7560_0 .net "isOr", 0 0, L_0x1f15830;  1 drivers
v0x1eb7620_0 .net "isSub", 0 0, L_0x1f151c0;  1 drivers
v0x1eb76e0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb7780_0 .net "isXor", 0 0, L_0x1f153d0;  1 drivers
v0x1eb7840_0 .net "nandRes", 0 0, L_0x1f13840;  1 drivers
v0x1eb7900_0 .net "norRes", 0 0, L_0x1f11790;  1 drivers
v0x1eb7ab0_0 .net "orRes", 0 0, L_0x1f11550;  1 drivers
v0x1eb7b50_0 .net "s0", 0 0, L_0x1eed380;  1 drivers
v0x1eb7bf0_0 .net "s0inv", 0 0, L_0x1f14c40;  1 drivers
v0x1eb7c90_0 .net "s1", 0 0, L_0x1eed420;  1 drivers
v0x1eb7d50_0 .net "s1inv", 0 0, L_0x1f14da0;  1 drivers
v0x1eb7e10_0 .net "s2", 0 0, L_0x1f13ca0;  1 drivers
v0x1eb7ed0_0 .net "s2inv", 0 0, L_0x1f14e60;  1 drivers
v0x1eb7f90_0 .net "xorRes", 0 0, L_0x1f14250;  1 drivers
S_0x1eb6110 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eb5e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f14310/d .functor XOR 1, L_0x1eecfc0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f14310 .delay 1 (5000,5000,5000) L_0x1f14310/d;
L_0x1f14470/d .functor XOR 1, L_0x1f161e0, L_0x1f14310, C4<0>, C4<0>;
L_0x1f14470 .delay 1 (5000,5000,5000) L_0x1f14470/d;
L_0x1f14580/d .functor XOR 1, L_0x1f14470, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f14580 .delay 1 (5000,5000,5000) L_0x1f14580/d;
L_0x1f14730/d .functor AND 1, L_0x1f161e0, L_0x1f14310, C4<1>, C4<1>;
L_0x1f14730 .delay 1 (5000,5000,5000) L_0x1f14730/d;
L_0x1f115c0/d .functor AND 1, L_0x1f14470, L_0x1eed2e0, C4<1>, C4<1>;
L_0x1f115c0 .delay 1 (5000,5000,5000) L_0x1f115c0/d;
L_0x1f14a40/d .functor OR 1, L_0x1f14730, L_0x1f115c0, C4<0>, C4<0>;
L_0x1f14a40 .delay 1 (5000,5000,5000) L_0x1f14a40/d;
v0x1eb63a0_0 .net "AandB", 0 0, L_0x1f14730;  1 drivers
v0x1eb6480_0 .net "BxorSub", 0 0, L_0x1f14310;  1 drivers
v0x1eb6540_0 .net "a", 0 0, L_0x1f161e0;  alias, 1 drivers
v0x1eb6610_0 .net "b", 0 0, L_0x1eecfc0;  alias, 1 drivers
v0x1eb66d0_0 .net "carryin", 0 0, L_0x1eed2e0;  alias, 1 drivers
v0x1eb67e0_0 .net "carryout", 0 0, L_0x1f14a40;  alias, 1 drivers
v0x1eb68a0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb6940_0 .net "res", 0 0, L_0x1f14580;  alias, 1 drivers
v0x1eb6a00_0 .net "xAorB", 0 0, L_0x1f14470;  1 drivers
v0x1eb6b50_0 .net "xAorBandCin", 0 0, L_0x1f115c0;  1 drivers
S_0x1eb8170 .scope generate, "genblk1[31]" "genblk1[31]" 3 139, 3 139 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1eb8330 .param/l "i" 0 3 139, +C4<011111>;
S_0x1eb83f0 .scope module, "aluBitSlice" "aluBitSlice" 3 141, 3 56 0, S_0x1eb8170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f13d40/d .functor AND 1, L_0x1f1a2f0, L_0x1f16aa0, C4<1>, C4<1>;
L_0x1f13d40 .delay 1 (5000,5000,5000) L_0x1f13d40/d;
L_0x1f16110/d .functor NAND 1, L_0x1f1a2f0, L_0x1f16aa0, C4<1>, C4<1>;
L_0x1f16110 .delay 1 (5000,5000,5000) L_0x1f16110/d;
L_0x1f11700/d .functor OR 1, L_0x1f1a2f0, L_0x1f16aa0, C4<0>, C4<0>;
L_0x1f11700 .delay 1 (5000,5000,5000) L_0x1f11700/d;
L_0x1f13f30/d .functor NOR 1, L_0x1f1a2f0, L_0x1f16aa0, C4<0>, C4<0>;
L_0x1f13f30 .delay 1 (5000,5000,5000) L_0x1f13f30/d;
L_0x1f140e0/d .functor XOR 1, L_0x1f1a2f0, L_0x1f16aa0, C4<0>, C4<0>;
L_0x1f140e0 .delay 1 (5000,5000,5000) L_0x1f140e0/d;
L_0x1f181f0/d .functor NOT 1, L_0x1eed4c0, C4<0>, C4<0>, C4<0>;
L_0x1f181f0 .delay 1 (5000,5000,5000) L_0x1f181f0/d;
L_0x1f18350/d .functor NOT 1, L_0x1eed560, C4<0>, C4<0>, C4<0>;
L_0x1f18350 .delay 1 (5000,5000,5000) L_0x1f18350/d;
L_0x1f18410/d .functor NOT 1, L_0x1eed600, C4<0>, C4<0>, C4<0>;
L_0x1f18410 .delay 1 (5000,5000,5000) L_0x1f18410/d;
L_0x1f185c0/d .functor AND 1, L_0x1ec2940, L_0x1f181f0, L_0x1f18350, L_0x1f18410;
L_0x1f185c0 .delay 1 (5000,5000,5000) L_0x1f185c0/d;
L_0x1f18770/d .functor AND 1, L_0x1ec2940, L_0x1eed4c0, L_0x1f18350, L_0x1f18410;
L_0x1f18770 .delay 1 (5000,5000,5000) L_0x1f18770/d;
L_0x1f18980/d .functor AND 1, L_0x1f140e0, L_0x1f181f0, L_0x1eed560, L_0x1f18410;
L_0x1f18980 .delay 1 (5000,5000,5000) L_0x1f18980/d;
L_0x1f18b60/d .functor AND 1, L_0x1f13d40, L_0x1f181f0, L_0x1f18350, L_0x1eed600;
L_0x1f18b60 .delay 1 (5000,5000,5000) L_0x1f18b60/d;
L_0x1f18e50/d .functor AND 1, L_0x1f16110, L_0x1eed4c0, L_0x1f18350, L_0x1eed600;
L_0x1f18e50 .delay 1 (5000,5000,5000) L_0x1f18e50/d;
L_0x1f18f60/d .functor AND 1, L_0x1f13f30, L_0x1f181f0, L_0x1eed560, L_0x1eed600;
L_0x1f18f60 .delay 1 (5000,5000,5000) L_0x1f18f60/d;
L_0x1f18de0/d .functor AND 1, L_0x1f11700, L_0x1eed4c0, L_0x1eed560, L_0x1eed600;
L_0x1f18de0 .delay 1 (5000,5000,5000) L_0x1f18de0/d;
L_0x1f192f0/0/0 .functor OR 1, L_0x1f185c0, L_0x1f18770, L_0x1f18980, L_0x1f18b60;
L_0x1f192f0/0/4 .functor OR 1, L_0x1f18e50, L_0x1f18f60, L_0x1f18de0, C4<0>;
L_0x1f192f0/d .functor OR 1, L_0x1f192f0/0/0, L_0x1f192f0/0/4, C4<0>, C4<0>;
L_0x1f192f0 .delay 1 (5000,5000,5000) L_0x1f192f0/d;
v0x1eb92f0_0 .net "a", 0 0, L_0x1f1a2f0;  1 drivers
v0x1eb93b0_0 .net "addSub", 0 0, L_0x1ec2940;  1 drivers
v0x1eb9480_0 .net "andRes", 0 0, L_0x1f13d40;  1 drivers
v0x1eb9550_0 .net "b", 0 0, L_0x1f16aa0;  1 drivers
v0x1eb9620_0 .net "carryIn", 0 0, L_0x1f16c50;  1 drivers
v0x1eb96c0_0 .net "carryOut", 0 0, L_0x1ec2d60;  1 drivers
v0x1eb9790_0 .net "initialResult", 0 0, L_0x1f192f0;  1 drivers
v0x1eb9830_0 .net "isAdd", 0 0, L_0x1f185c0;  1 drivers
v0x1eb98d0_0 .net "isAnd", 0 0, L_0x1f18b60;  1 drivers
v0x1eb9a00_0 .net "isNand", 0 0, L_0x1f18e50;  1 drivers
v0x1eb9aa0_0 .net "isNor", 0 0, L_0x1f18f60;  1 drivers
v0x1eb9b40_0 .net "isOr", 0 0, L_0x1f18de0;  1 drivers
v0x1eb9c00_0 .net "isSub", 0 0, L_0x1f18770;  1 drivers
v0x1eb9cc0_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb9d60_0 .net "isXor", 0 0, L_0x1f18980;  1 drivers
v0x1eb9e20_0 .net "nandRes", 0 0, L_0x1f16110;  1 drivers
v0x1eb9ee0_0 .net "norRes", 0 0, L_0x1f13f30;  1 drivers
v0x1eba090_0 .net "orRes", 0 0, L_0x1f11700;  1 drivers
v0x1eba130_0 .net "s0", 0 0, L_0x1eed4c0;  1 drivers
v0x1eba1d0_0 .net "s0inv", 0 0, L_0x1f181f0;  1 drivers
v0x1eba270_0 .net "s1", 0 0, L_0x1eed560;  1 drivers
v0x1eba330_0 .net "s1inv", 0 0, L_0x1f18350;  1 drivers
v0x1eba3f0_0 .net "s2", 0 0, L_0x1eed600;  1 drivers
v0x1eba4b0_0 .net "s2inv", 0 0, L_0x1f18410;  1 drivers
v0x1eba570_0 .net "xorRes", 0 0, L_0x1f140e0;  1 drivers
S_0x1eb86f0 .scope module, "adder" "AdderAndSubtractor" 3 94, 3 35 0, S_0x1eb83f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f17080/d .functor XOR 1, L_0x1f16aa0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f17080 .delay 1 (5000,5000,5000) L_0x1f17080/d;
L_0x1ec27e0/d .functor XOR 1, L_0x1f1a2f0, L_0x1f17080, C4<0>, C4<0>;
L_0x1ec27e0 .delay 1 (5000,5000,5000) L_0x1ec27e0/d;
L_0x1ec2940/d .functor XOR 1, L_0x1ec27e0, L_0x1f1c380, C4<0>, C4<0>;
L_0x1ec2940 .delay 1 (5000,5000,5000) L_0x1ec2940/d;
L_0x1ec2af0/d .functor AND 1, L_0x1f1a2f0, L_0x1f17080, C4<1>, C4<1>;
L_0x1ec2af0 .delay 1 (5000,5000,5000) L_0x1ec2af0/d;
L_0x1ec2b60/d .functor AND 1, L_0x1ec27e0, L_0x1f16c50, C4<1>, C4<1>;
L_0x1ec2b60 .delay 1 (5000,5000,5000) L_0x1ec2b60/d;
L_0x1ec2d60/d .functor OR 1, L_0x1ec2af0, L_0x1ec2b60, C4<0>, C4<0>;
L_0x1ec2d60 .delay 1 (5000,5000,5000) L_0x1ec2d60/d;
v0x1eb8980_0 .net "AandB", 0 0, L_0x1ec2af0;  1 drivers
v0x1eb8a60_0 .net "BxorSub", 0 0, L_0x1f17080;  1 drivers
v0x1eb8b20_0 .net "a", 0 0, L_0x1f1a2f0;  alias, 1 drivers
v0x1eb8bf0_0 .net "b", 0 0, L_0x1f16aa0;  alias, 1 drivers
v0x1eb8cb0_0 .net "carryin", 0 0, L_0x1f16c50;  alias, 1 drivers
v0x1eb8dc0_0 .net "carryout", 0 0, L_0x1ec2d60;  alias, 1 drivers
v0x1eb8e80_0 .net "isSubtract", 0 0, L_0x1f1c380;  alias, 1 drivers
v0x1eb8f20_0 .net "res", 0 0, L_0x1ec2940;  alias, 1 drivers
v0x1eb8fe0_0 .net "xAorB", 0 0, L_0x1ec27e0;  1 drivers
v0x1eb9130_0 .net "xAorBandCin", 0 0, L_0x1ec2b60;  1 drivers
S_0x1eba750 .scope generate, "genblk2[0]" "genblk2[0]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1e94870 .param/l "j" 0 3 177, +C4<00>;
L_0x1f19150/d .functor AND 1, L_0x1f16cf0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f19150 .delay 1 (5000,5000,5000) L_0x1f19150/d;
v0x1ebab20_0 .net *"_s1", 0 0, L_0x1f16cf0;  1 drivers
S_0x1ebabc0 .scope generate, "genblk2[1]" "genblk2[1]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebadd0 .param/l "j" 0 3 177, +C4<01>;
L_0x1f16e50/d .functor AND 1, L_0x1f16f60, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f16e50 .delay 1 (5000,5000,5000) L_0x1f16e50/d;
v0x1ebae90_0 .net *"_s1", 0 0, L_0x1f16f60;  1 drivers
S_0x1ebaf70 .scope generate, "genblk2[2]" "genblk2[2]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebb180 .param/l "j" 0 3 177, +C4<010>;
L_0x1f1a3e0/d .functor AND 1, L_0x1f1a4a0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1a3e0 .delay 1 (5000,5000,5000) L_0x1f1a3e0/d;
v0x1ebb240_0 .net *"_s1", 0 0, L_0x1f1a4a0;  1 drivers
S_0x1ebb320 .scope generate, "genblk2[3]" "genblk2[3]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebb530 .param/l "j" 0 3 177, +C4<011>;
L_0x1f1a690/d .functor AND 1, L_0x1f1a790, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1a690 .delay 1 (5000,5000,5000) L_0x1f1a690/d;
v0x1ebb5f0_0 .net *"_s1", 0 0, L_0x1f1a790;  1 drivers
S_0x1ebb6d0 .scope generate, "genblk2[4]" "genblk2[4]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebb8e0 .param/l "j" 0 3 177, +C4<0100>;
L_0x1f1a880/d .functor AND 1, L_0x1f1b3c0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1a880 .delay 1 (5000,5000,5000) L_0x1f1a880/d;
v0x1ebb9a0_0 .net *"_s1", 0 0, L_0x1f1b3c0;  1 drivers
S_0x1ebba80 .scope generate, "genblk2[5]" "genblk2[5]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebbc90 .param/l "j" 0 3 177, +C4<0101>;
L_0x1f1ad90/d .functor AND 1, L_0x1f1ae50, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1ad90 .delay 1 (5000,5000,5000) L_0x1f1ad90/d;
v0x1ebbd50_0 .net *"_s1", 0 0, L_0x1f1ae50;  1 drivers
S_0x1ebbe30 .scope generate, "genblk2[6]" "genblk2[6]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebc040 .param/l "j" 0 3 177, +C4<0110>;
L_0x1f1afb0/d .functor AND 1, L_0x1f1b070, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1afb0 .delay 1 (5000,5000,5000) L_0x1f1afb0/d;
v0x1ebc100_0 .net *"_s1", 0 0, L_0x1f1b070;  1 drivers
S_0x1ebc1e0 .scope generate, "genblk2[7]" "genblk2[7]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebc3f0 .param/l "j" 0 3 177, +C4<0111>;
L_0x1f1a600/d .functor AND 1, L_0x1f1bc80, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1a600 .delay 1 (5000,5000,5000) L_0x1f1a600/d;
v0x1ebc4b0_0 .net *"_s1", 0 0, L_0x1f1bc80;  1 drivers
S_0x1ebc590 .scope generate, "genblk2[8]" "genblk2[8]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebc7a0 .param/l "j" 0 3 177, +C4<01000>;
L_0x1f1bd20/d .functor AND 1, L_0x1f1bde0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1bd20 .delay 1 (5000,5000,5000) L_0x1f1bd20/d;
v0x1ebc860_0 .net *"_s1", 0 0, L_0x1f1bde0;  1 drivers
S_0x1ebc940 .scope generate, "genblk2[9]" "genblk2[9]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebcb50 .param/l "j" 0 3 177, +C4<01001>;
L_0x1f1b520/d .functor AND 1, L_0x1f1b5e0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1b520 .delay 1 (5000,5000,5000) L_0x1f1b520/d;
v0x1ebcc10_0 .net *"_s1", 0 0, L_0x1f1b5e0;  1 drivers
S_0x1ebccf0 .scope generate, "genblk2[10]" "genblk2[10]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebcf00 .param/l "j" 0 3 177, +C4<01010>;
L_0x1f1b740/d .functor AND 1, L_0x1f1b800, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1b740 .delay 1 (5000,5000,5000) L_0x1f1b740/d;
v0x1ebcfc0_0 .net *"_s1", 0 0, L_0x1f1b800;  1 drivers
S_0x1ebd0a0 .scope generate, "genblk2[11]" "genblk2[11]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebd2b0 .param/l "j" 0 3 177, +C4<01011>;
L_0x1f1b960/d .functor AND 1, L_0x1f1ba20, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1b960 .delay 1 (5000,5000,5000) L_0x1f1b960/d;
v0x1ebd370_0 .net *"_s1", 0 0, L_0x1f1ba20;  1 drivers
S_0x1ebd450 .scope generate, "genblk2[12]" "genblk2[12]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebd660 .param/l "j" 0 3 177, +C4<01100>;
L_0x1f1c600/d .functor AND 1, L_0x1f1c670, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1c600 .delay 1 (5000,5000,5000) L_0x1f1c600/d;
v0x1ebd720_0 .net *"_s1", 0 0, L_0x1f1c670;  1 drivers
S_0x1ebd800 .scope generate, "genblk2[13]" "genblk2[13]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebda10 .param/l "j" 0 3 177, +C4<01101>;
L_0x1f1bf40/d .functor AND 1, L_0x1f1c000, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1bf40 .delay 1 (5000,5000,5000) L_0x1f1bf40/d;
v0x1ebdad0_0 .net *"_s1", 0 0, L_0x1f1c000;  1 drivers
S_0x1ebdbb0 .scope generate, "genblk2[14]" "genblk2[14]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebddc0 .param/l "j" 0 3 177, +C4<01110>;
L_0x1f1c160/d .functor AND 1, L_0x1f1c220, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1c160 .delay 1 (5000,5000,5000) L_0x1f1c160/d;
v0x1ebde80_0 .net *"_s1", 0 0, L_0x1f1c220;  1 drivers
S_0x1ebdf60 .scope generate, "genblk2[15]" "genblk2[15]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebe170 .param/l "j" 0 3 177, +C4<01111>;
L_0x1f1b1d0/d .functor AND 1, L_0x1f1bb70, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1b1d0 .delay 1 (5000,5000,5000) L_0x1f1b1d0/d;
v0x1ebe230_0 .net *"_s1", 0 0, L_0x1f1bb70;  1 drivers
S_0x1ebe310 .scope generate, "genblk2[16]" "genblk2[16]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebe520 .param/l "j" 0 3 177, +C4<010000>;
L_0x1f1d070/d .functor AND 1, L_0x1f1d130, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1d070 .delay 1 (5000,5000,5000) L_0x1f1d070/d;
v0x1ebe5e0_0 .net *"_s1", 0 0, L_0x1f1d130;  1 drivers
S_0x1ebe6c0 .scope generate, "genblk2[17]" "genblk2[17]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebe8d0 .param/l "j" 0 3 177, +C4<010001>;
L_0x1f1c7d0/d .functor AND 1, L_0x1f1c890, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1c7d0 .delay 1 (5000,5000,5000) L_0x1f1c7d0/d;
v0x1ebe990_0 .net *"_s1", 0 0, L_0x1f1c890;  1 drivers
S_0x1ebea70 .scope generate, "genblk2[18]" "genblk2[18]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebec80 .param/l "j" 0 3 177, +C4<010010>;
L_0x1f1c9f0/d .functor AND 1, L_0x1f1cab0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1c9f0 .delay 1 (5000,5000,5000) L_0x1f1c9f0/d;
v0x1ebed40_0 .net *"_s1", 0 0, L_0x1f1cab0;  1 drivers
S_0x1ebee20 .scope generate, "genblk2[19]" "genblk2[19]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebf030 .param/l "j" 0 3 177, +C4<010011>;
L_0x1f1cc10/d .functor AND 1, L_0x1f1ccd0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1cc10 .delay 1 (5000,5000,5000) L_0x1f1cc10/d;
v0x1ebf0f0_0 .net *"_s1", 0 0, L_0x1f1ccd0;  1 drivers
S_0x1ebf1d0 .scope generate, "genblk2[20]" "genblk2[20]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebf3e0 .param/l "j" 0 3 177, +C4<010100>;
L_0x1f1d940/d .functor AND 1, L_0x1f1da00, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1d940 .delay 1 (5000,5000,5000) L_0x1f1d940/d;
v0x1ebf4a0_0 .net *"_s1", 0 0, L_0x1f1da00;  1 drivers
S_0x1ebf580 .scope generate, "genblk2[21]" "genblk2[21]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebf790 .param/l "j" 0 3 177, +C4<010101>;
L_0x1f1d290/d .functor AND 1, L_0x1f1d350, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1d290 .delay 1 (5000,5000,5000) L_0x1f1d290/d;
v0x1ebf850_0 .net *"_s1", 0 0, L_0x1f1d350;  1 drivers
S_0x1ebf930 .scope generate, "genblk2[22]" "genblk2[22]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebfb40 .param/l "j" 0 3 177, +C4<010110>;
L_0x1f1d4b0/d .functor AND 1, L_0x1f1d570, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1d4b0 .delay 1 (5000,5000,5000) L_0x1f1d4b0/d;
v0x1ebfc00_0 .net *"_s1", 0 0, L_0x1f1d570;  1 drivers
S_0x1ebfce0 .scope generate, "genblk2[23]" "genblk2[23]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ebfef0 .param/l "j" 0 3 177, +C4<010111>;
L_0x1f1d6d0/d .functor AND 1, L_0x1f1d790, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1d6d0 .delay 1 (5000,5000,5000) L_0x1f1d6d0/d;
v0x1ebffb0_0 .net *"_s1", 0 0, L_0x1f1d790;  1 drivers
S_0x1ec0090 .scope generate, "genblk2[24]" "genblk2[24]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec02a0 .param/l "j" 0 3 177, +C4<011000>;
L_0x1f1d830/d .functor AND 1, L_0x1f1e280, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1d830 .delay 1 (5000,5000,5000) L_0x1f1d830/d;
v0x1ec0360_0 .net *"_s1", 0 0, L_0x1f1e280;  1 drivers
S_0x1ec0440 .scope generate, "genblk2[25]" "genblk2[25]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec0650 .param/l "j" 0 3 177, +C4<011001>;
L_0x1f1db60/d .functor AND 1, L_0x1f1dc20, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1db60 .delay 1 (5000,5000,5000) L_0x1f1db60/d;
v0x1ec0710_0 .net *"_s1", 0 0, L_0x1f1dc20;  1 drivers
S_0x1ec07f0 .scope generate, "genblk2[26]" "genblk2[26]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec0a00 .param/l "j" 0 3 177, +C4<011010>;
L_0x1f1dd80/d .functor AND 1, L_0x1f1de40, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1dd80 .delay 1 (5000,5000,5000) L_0x1f1dd80/d;
v0x1ec0ac0_0 .net *"_s1", 0 0, L_0x1f1de40;  1 drivers
S_0x1ec0ba0 .scope generate, "genblk2[27]" "genblk2[27]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec0db0 .param/l "j" 0 3 177, +C4<011011>;
L_0x1f1dfa0/d .functor AND 1, L_0x1f1e060, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1dfa0 .delay 1 (5000,5000,5000) L_0x1f1dfa0/d;
v0x1ec0e70_0 .net *"_s1", 0 0, L_0x1f1e060;  1 drivers
S_0x1ec0f50 .scope generate, "genblk2[28]" "genblk2[28]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec1160 .param/l "j" 0 3 177, +C4<011100>;
L_0x1f1e100/d .functor AND 1, L_0x1f1eb20, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1e100 .delay 1 (5000,5000,5000) L_0x1f1e100/d;
v0x1ec1220_0 .net *"_s1", 0 0, L_0x1f1eb20;  1 drivers
S_0x1ec1300 .scope generate, "genblk2[29]" "genblk2[29]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec1510 .param/l "j" 0 3 177, +C4<011101>;
L_0x1f1e3e0/d .functor AND 1, L_0x1f1e4a0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1e3e0 .delay 1 (5000,5000,5000) L_0x1f1e3e0/d;
v0x1ec15d0_0 .net *"_s1", 0 0, L_0x1f1e4a0;  1 drivers
S_0x1ec16b0 .scope generate, "genblk2[30]" "genblk2[30]" 3 177, 3 177 0, S_0x1dbe5c0;
 .timescale -9 -12;
P_0x1ec18c0 .param/l "j" 0 3 177, +C4<011110>;
L_0x1f1e600/d .functor AND 1, L_0x1f1e6c0, L_0x1f20c40, C4<1>, C4<1>;
L_0x1f1e600 .delay 1 (5000,5000,5000) L_0x1f1e600/d;
v0x1ec1980_0 .net *"_s1", 0 0, L_0x1f1e6c0;  1 drivers
S_0x1ec1a60 .scope module, "overflowCalc" "didOverflow" 3 157, 3 8 0, S_0x1dbe5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1f1f140/d .functor XOR 1, L_0x1f1f790, L_0x1f1c380, C4<0>, C4<0>;
L_0x1f1f140 .delay 1 (5000,5000,5000) L_0x1f1f140/d;
L_0x1f1f200/d .functor NOT 1, L_0x1f20950, C4<0>, C4<0>, C4<0>;
L_0x1f1f200 .delay 1 (5000,5000,5000) L_0x1f1f200/d;
L_0x1f1fec0/d .functor NOT 1, L_0x1f1f140, C4<0>, C4<0>, C4<0>;
L_0x1f1fec0 .delay 1 (5000,5000,5000) L_0x1f1fec0/d;
L_0x1f1ffd0/d .functor NOT 1, L_0x1f1f880, C4<0>, C4<0>, C4<0>;
L_0x1f1ffd0 .delay 1 (5000,5000,5000) L_0x1f1ffd0/d;
L_0x1f20130/d .functor AND 1, L_0x1f20950, L_0x1f1f140, C4<1>, C4<1>;
L_0x1f20130 .delay 1 (5000,5000,5000) L_0x1f20130/d;
L_0x1f20240/d .functor AND 1, L_0x1f1f200, L_0x1f1fec0, C4<1>, C4<1>;
L_0x1f20240 .delay 1 (5000,5000,5000) L_0x1f20240/d;
L_0x1f203f0/d .functor AND 1, L_0x1f20130, L_0x1f1ffd0, C4<1>, C4<1>;
L_0x1f203f0 .delay 1 (5000,5000,5000) L_0x1f203f0/d;
L_0x1f205a0/d .functor AND 1, L_0x1f20240, L_0x1f1f880, C4<1>, C4<1>;
L_0x1f205a0 .delay 1 (5000,5000,5000) L_0x1f205a0/d;
L_0x1f207a0/d .functor OR 1, L_0x1f203f0, L_0x1f205a0, C4<0>, C4<0>;
L_0x1f207a0 .delay 1 (5000,5000,5000) L_0x1f207a0/d;
v0x1ec1ce0_0 .net "BxorSub", 0 0, L_0x1f1f140;  1 drivers
v0x1ec1dc0_0 .net "a", 0 0, L_0x1f20950;  1 drivers
v0x1ec1e80_0 .net "aAndB", 0 0, L_0x1f20130;  1 drivers
v0x1ec1f50_0 .net "b", 0 0, L_0x1f1f790;  1 drivers
v0x1ec2010_0 .net "negToPos", 0 0, L_0x1f203f0;  1 drivers
v0x1ec2120_0 .net "notA", 0 0, L_0x1f1f200;  1 drivers
v0x1ec21e0_0 .net "notB", 0 0, L_0x1f1fec0;  1 drivers
v0x1ec22a0_0 .net "notS", 0 0, L_0x1f1ffd0;  1 drivers
v0x1ec2360_0 .net "notaAndNotb", 0 0, L_0x1f20240;  1 drivers
v0x1ec24b0_0 .net "overflow", 0 0, L_0x1f207a0;  alias, 1 drivers
v0x1ec2570_0 .net "posToNeg", 0 0, L_0x1f205a0;  1 drivers
v0x1ec2630_0 .net "s", 0 0, L_0x1f1f880;  1 drivers
v0x1ec26f0_0 .net "sub", 0 0, L_0x1f1c380;  alias, 1 drivers
    .scope S_0x1dc3ff0;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1dbe5c0 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x1ec6450_0, 3, 1>, &PV<v0x1ec6450_0, 2, 1>, &PV<v0x1ec6450_0, 1, 1>, &PV<v0x1ec6450_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x1ec6450_0, 3, 1>, &PV<v0x1ec6450_0, 2, 1>, &PV<v0x1ec6450_0, 1, 1>, &PV<v0x1ec6450_0, 0, 1> {0 0 0};
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 32 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x1ec6450_0, 3, 1>, &PV<v0x1ec6450_0, 2, 1>, &PV<v0x1ec6450_0, 1, 1>, &PV<v0x1ec6450_0, 0, 1> {0 0 0};
T_0.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 36 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x1ec6450_0, 3, 1>, &PV<v0x1ec6450_0, 2, 1>, &PV<v0x1ec6450_0, 1, 1>, &PV<v0x1ec6450_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 40 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x1ec6450_0, 3, 1>, &PV<v0x1ec6450_0, 2, 1>, &PV<v0x1ec6450_0, 1, 1>, &PV<v0x1ec6450_0, 0, 1>, v0x1ec6450_0 {0 0 0};
T_0.8 ;
    %vpi_call 2 42 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 45 "$display", "p + p = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.10 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.12 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.14 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 49 "$display", "p + p = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.18 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 53 "$display", "0 + p = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 54 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.24 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.26 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 57 "$display", "n + n = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.28 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 58 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 59 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.32 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 61 "$display", "n + n = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 62 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 63 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 65 "$display", "n + p = 0 TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.40 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 66 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.42 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 67 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x1ec64f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.46 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 70 "$display", "n + p = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.48 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 71 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.50 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 72 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x1ec64f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.54 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 75 "$display", "n + p = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.56 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 76 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.58 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 77 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.60 ;
    %vpi_call 2 80 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 83 "$display", "0 - p = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.62 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 84 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.64 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 85 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.66 ;
    %vpi_call 2 86 "$display", "results: %b", v0x1ec6450_0 {0 0 0};
    %vpi_call 2 87 "$display", "results: %d", v0x1ec6450_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 89 "$display", "0 - n = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.68 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 90 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.70 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 91 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.72 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 93 "$display", "n - n = 0 TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.74 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 94 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.76 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 95 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.78 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 97 "$display", "p - p = 0 TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.80 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 98 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.82 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 99 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.84 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 101 "$display", "p - p = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.86 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 102 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 103 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.90 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 2449524101, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 105 "$display", "p - p = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 106 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 107 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 109 "$display", "n - n = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.98 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 110 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.100 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 111 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.102 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 113 "$display", "n - n = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.104 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 114 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.106 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 115 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.108 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 117 "$display", "p - n = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.110 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 118 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.112 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 119 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.114 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 121 "$display", "p - n = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.116 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 122 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.118 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 123 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.120 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 125 "$display", "n - p = n TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.122 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 126 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.124 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 127 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.126 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 129 "$display", "n - p = p TEST FAILED - result: %d", v0x1ec6450_0 {0 0 0};
T_0.128 ;
    %load/vec4 v0x1ec6360_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 130 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.130 ;
    %load/vec4 v0x1ec5fd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 131 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.132 ;
    %vpi_call 2 133 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ec60c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 136 "$display", "0 < p TEST FAILED - result: %b", v0x1ec6450_0 {0 0 0};
T_0.134 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 138 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 140 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.138 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 142 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.140 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 144 "$display", "p < p TEST FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 146 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.144 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 148 "$display", "n < n TEST FAILED" {0 0 0};
T_0.146 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 150 "$display", "n not < n TEST FAILED" {0 0 0};
T_0.148 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 152 "$display", "n < p TEST FAILED" {0 0 0};
T_0.150 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ec6190_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ec6290_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1ec6450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 154 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.152 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu_paige.v";
