{
  "module_name": "gp100.c",
  "hash_id": "2a4ea5f83cefa153273702bcf984923ab14f28b1270428ae2fe43787aa3bca4b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/ce/gp100.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include <core/enum.h>\n\n#include <nvif/class.h>\n\nstatic const struct nvkm_enum\ngp100_ce_launcherr_report[] = {\n\t{ 0x0, \"NO_ERR\" },\n\t{ 0x1, \"2D_LAYER_EXCEEDS_DEPTH\" },\n\t{ 0x2, \"INVALID_ALIGNMENT\" },\n\t{ 0x3, \"MEM2MEM_RECT_OUT_OF_BOUNDS\" },\n\t{ 0x4, \"SRC_LINE_EXCEEDS_PITCH\" },\n\t{ 0x5, \"SRC_LINE_EXCEEDS_NEG_PITCH\" },\n\t{ 0x6, \"DST_LINE_EXCEEDS_PITCH\" },\n\t{ 0x7, \"DST_LINE_EXCEEDS_NEG_PITCH\" },\n\t{ 0x8, \"BAD_SRC_PIXEL_COMP_REF\" },\n\t{ 0x9, \"INVALID_VALUE\" },\n\t{ 0xa, \"UNUSED_FIELD\" },\n\t{ 0xb, \"INVALID_OPERATION\" },\n\t{ 0xc, \"NO_RESOURCES\" },\n\t{ 0xd, \"INVALID_CONFIG\" },\n\t{}\n};\n\nstatic void\ngp100_ce_intr_launcherr(struct nvkm_engine *ce, const u32 base)\n{\n\tstruct nvkm_subdev *subdev = &ce->subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tu32 stat = nvkm_rd32(device, 0x104418 + base);\n\tconst struct nvkm_enum *en =\n\t\tnvkm_enum_find(gp100_ce_launcherr_report, stat & 0x0000000f);\n\tnvkm_warn(subdev, \"LAUNCHERR %08x [%s]\\n\", stat, en ? en->name : \"\");\n}\n\nvoid\ngp100_ce_intr(struct nvkm_engine *ce)\n{\n\tstruct nvkm_subdev *subdev = &ce->subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tconst u32 base = subdev->inst * 0x80;\n\tu32 mask = nvkm_rd32(device, 0x10440c + base);\n\tu32 intr = nvkm_rd32(device, 0x104410 + base) & mask;\n\tif (intr & 0x00000001) { \n\t\tnvkm_warn(subdev, \"BLOCKPIPE\\n\");\n\t\tnvkm_wr32(device, 0x104410 + base, 0x00000001);\n\t\tintr &= ~0x00000001;\n\t}\n\tif (intr & 0x00000002) { \n\t\tnvkm_warn(subdev, \"NONBLOCKPIPE\\n\");\n\t\tnvkm_wr32(device, 0x104410 + base, 0x00000002);\n\t\tintr &= ~0x00000002;\n\t}\n\tif (intr & 0x00000004) {\n\t\tgp100_ce_intr_launcherr(ce, base);\n\t\tnvkm_wr32(device, 0x104410 + base, 0x00000004);\n\t\tintr &= ~0x00000004;\n\t}\n\tif (intr) {\n\t\tnvkm_warn(subdev, \"intr %08x\\n\", intr);\n\t\tnvkm_wr32(device, 0x104410 + base, intr);\n\t}\n}\n\nstatic const struct nvkm_engine_func\ngp100_ce = {\n\t.intr = gp100_ce_intr,\n\t.sclass = {\n\t\t{ -1, -1, PASCAL_DMA_COPY_A },\n\t\t{}\n\t}\n};\n\nint\ngp100_ce_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t     struct nvkm_engine **pengine)\n{\n\treturn nvkm_engine_new_(&gp100_ce, device, type, inst, true, pengine);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}