
MagStrain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ab8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b6c  08005bc4  08005bc4  00015bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006730  08006730  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08006730  08006730  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006730  08006730  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006730  08006730  00016730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006734  08006734  00016734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08006738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  2000001c  08006754  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08006754  000203f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a89c  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ff2  00000000  00000000  0002a8e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  0002c8d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e8  00000000  00000000  0002d270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00007eea  00000000  00000000  0002db58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00003272  00000000  00000000  00035a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00038cb4  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000272c  00000000  00000000  00038d04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005bac 	.word	0x08005bac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08005bac 	.word	0x08005bac

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2iz>:
 8000704:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800070c:	d30f      	bcc.n	800072e <__aeabi_f2iz+0x2a>
 800070e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d90d      	bls.n	8000734 <__aeabi_f2iz+0x30>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000720:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000724:	fa23 f002 	lsr.w	r0, r3, r2
 8000728:	bf18      	it	ne
 800072a:	4240      	negne	r0, r0
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2iz+0x3a>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d105      	bne.n	800074a <__aeabi_f2iz+0x46>
 800073e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000742:	bf08      	it	eq
 8000744:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
    /* MCU Configuration--------------------------------------------------------*/
    HAL_Init();
 8000756:	f002 fd4f 	bl	80031f8 <HAL_Init>
    SystemClock_Config();
 800075a:	f000 fd3f 	bl	80011dc <SystemClock_Config>
    MX_GPIO_Init();
 800075e:	f000 fd99 	bl	8001294 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 8000762:	f000 fe8f 	bl	8001484 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8000766:	f000 feb7 	bl	80014d8 <MX_USART2_UART_Init>
    MX_ADC1_Init();
 800076a:	f000 fedf 	bl	800152c <MX_ADC1_Init>
    MX_ADC2_Init();
 800076e:	f000 ff1b 	bl	80015a8 <MX_ADC2_Init>

    /* Инициализация захвата времени пролёта (PB1 = TIM3_CH4 = CLIK) */
    TIM3_InputCapture_Init();
 8000772:	f000 fa5f 	bl	8000c34 <TIM3_InputCapture_Init>

    /* Калибровка ADC */
    USART2_Print("[ИНИЦ] Калибровка ADC1...\r\n");
 8000776:	48b0      	ldr	r0, [pc, #704]	; (8000a38 <main+0x2e8>)
 8000778:	f002 f864 	bl	8002844 <USART2_Print>
    if (HAL_ADCEx_Calibration_Start(&hadc1) == HAL_OK) {
 800077c:	48af      	ldr	r0, [pc, #700]	; (8000a3c <main+0x2ec>)
 800077e:	f003 faef 	bl	8003d60 <HAL_ADCEx_Calibration_Start>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d106      	bne.n	8000796 <main+0x46>
        adc1_initialized = 1;
 8000788:	4bad      	ldr	r3, [pc, #692]	; (8000a40 <main+0x2f0>)
 800078a:	2201      	movs	r2, #1
 800078c:	701a      	strb	r2, [r3, #0]
        USART2_Print("[ИНИЦ] ADC1 откалиброван успешно\r\n");
 800078e:	48ad      	ldr	r0, [pc, #692]	; (8000a44 <main+0x2f4>)
 8000790:	f002 f858 	bl	8002844 <USART2_Print>
 8000794:	e002      	b.n	800079c <main+0x4c>
    } else {
        USART2_Print("[ИНИЦ] Калибровка ADC1 НЕ УДАЛАСЬ!\r\n");
 8000796:	48ac      	ldr	r0, [pc, #688]	; (8000a48 <main+0x2f8>)
 8000798:	f002 f854 	bl	8002844 <USART2_Print>
    }

    USART2_Print("[ИНИЦ] Калибровка ADC2...\r\n");
 800079c:	48ab      	ldr	r0, [pc, #684]	; (8000a4c <main+0x2fc>)
 800079e:	f002 f851 	bl	8002844 <USART2_Print>
    if (HAL_ADCEx_Calibration_Start(&hadc2) == HAL_OK) {
 80007a2:	48ab      	ldr	r0, [pc, #684]	; (8000a50 <main+0x300>)
 80007a4:	f003 fadc 	bl	8003d60 <HAL_ADCEx_Calibration_Start>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d106      	bne.n	80007bc <main+0x6c>
        adc2_initialized = 1;
 80007ae:	4ba9      	ldr	r3, [pc, #676]	; (8000a54 <main+0x304>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	701a      	strb	r2, [r3, #0]
        USART2_Print("[ИНИЦ] ADC2 откалиброван успешно\r\n");
 80007b4:	48a8      	ldr	r0, [pc, #672]	; (8000a58 <main+0x308>)
 80007b6:	f002 f845 	bl	8002844 <USART2_Print>
 80007ba:	e002      	b.n	80007c2 <main+0x72>
    } else {
        USART2_Print("[ИНИЦ] Калибровка ADC2 НЕ УДАЛАСЬ!\r\n");
 80007bc:	48a7      	ldr	r0, [pc, #668]	; (8000a5c <main+0x30c>)
 80007be:	f002 f841 	bl	8002844 <USART2_Print>
    }

    /* Инициализация ModBus */
    ModBus_Init();
 80007c2:	f001 fce3 	bl	800218c <ModBus_Init>

    /* Задержка для стабилизации */
    HAL_Delay(1000);
 80007c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ca:	f002 fd77 	bl	80032bc <HAL_Delay>

    /* Настройка приоритетов прерываний */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2100      	movs	r1, #0
 80007d2:	2025      	movs	r0, #37	; 0x25
 80007d4:	f003 fc51 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007d8:	2025      	movs	r0, #37	; 0x25
 80007da:	f003 fc6a 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 80007de:	2201      	movs	r2, #1
 80007e0:	2100      	movs	r1, #0
 80007e2:	2026      	movs	r0, #38	; 0x26
 80007e4:	f003 fc49 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007e8:	2026      	movs	r0, #38	; 0x26
 80007ea:	f003 fc62 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  // МАКСИМАЛЬНЫЙ ПРИОРИТЕТ для захвата!
 80007ee:	2200      	movs	r2, #0
 80007f0:	2100      	movs	r1, #0
 80007f2:	201d      	movs	r0, #29
 80007f4:	f003 fc41 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80007f8:	201d      	movs	r0, #29
 80007fa:	f003 fc5a 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 1);
 80007fe:	2201      	movs	r2, #1
 8000800:	2101      	movs	r1, #1
 8000802:	2012      	movs	r0, #18
 8000804:	f003 fc39 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000808:	2012      	movs	r0, #18
 800080a:	f003 fc52 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800080e:	b662      	cpsie	i
}
 8000810:	bf00      	nop

    /* Включаем глобальные прерывания */
    __enable_irq();

    /* Вывод информации о системе */
    USART2_Print("\r\n========================================\r\n");
 8000812:	4893      	ldr	r0, [pc, #588]	; (8000a60 <main+0x310>)
 8000814:	f002 f816 	bl	8002844 <USART2_Print>
    USART2_Print(" Система измерения времени пролёта (TOF)\r\n");
 8000818:	4892      	ldr	r0, [pc, #584]	; (8000a64 <main+0x314>)
 800081a:	f002 f813 	bl	8002844 <USART2_Print>
    USART2_Print("========================================\r\n");
 800081e:	4892      	ldr	r0, [pc, #584]	; (8000a68 <main+0x318>)
 8000820:	f002 f810 	bl	8002844 <USART2_Print>
    USART2_Print("Система инициализирована\r\n");
 8000824:	4891      	ldr	r0, [pc, #580]	; (8000a6c <main+0x31c>)
 8000826:	f002 f80d 	bl	8002844 <USART2_Print>
    USART2_Print("USART2: Отладочный вывод (115200)\r\n");
 800082a:	4891      	ldr	r0, [pc, #580]	; (8000a70 <main+0x320>)
 800082c:	f002 f80a 	bl	8002844 <USART2_Print>
    USART2_Print("USART1: ModBus RTU (9600, 8N1)\r\n");
 8000830:	4890      	ldr	r0, [pc, #576]	; (8000a74 <main+0x324>)
 8000832:	f002 f807 	bl	8002844 <USART2_Print>
    USART2_Print("Адрес устройства: 1\r\n");
 8000836:	4890      	ldr	r0, [pc, #576]	; (8000a78 <main+0x328>)
 8000838:	f002 f804 	bl	8002844 <USART2_Print>
    USART2_Print("Интервал измерений: 10 секунд\r\n");
 800083c:	488f      	ldr	r0, [pc, #572]	; (8000a7c <main+0x32c>)
 800083e:	f002 f801 	bl	8002844 <USART2_Print>
    USART2_Print("Индикация: Красный LED (PB11) = сигнал захвачен на CLIK\r\n");
 8000842:	488f      	ldr	r0, [pc, #572]	; (8000a80 <main+0x330>)
 8000844:	f001 fffe 	bl	8002844 <USART2_Print>
    USART2_Print("           Синий LED (PB12) = мигает (работа системы)\r\n");
 8000848:	488e      	ldr	r0, [pc, #568]	; (8000a84 <main+0x334>)
 800084a:	f001 fffb 	bl	8002844 <USART2_Print>
    USART2_Print("VREFINT_CAL: ");
 800084e:	488e      	ldr	r0, [pc, #568]	; (8000a88 <main+0x338>)
 8000850:	f001 fff8 	bl	8002844 <USART2_Print>
    USART2_PrintNum(VREFINT_CAL_VALUE);
 8000854:	4b8d      	ldr	r3, [pc, #564]	; (8000a8c <main+0x33c>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	4618      	mov	r0, r3
 800085a:	f002 f80b 	bl	8002874 <USART2_PrintNum>
    USART2_Print("\r\nПины:\r\n");
 800085e:	488c      	ldr	r0, [pc, #560]	; (8000a90 <main+0x340>)
 8000860:	f001 fff0 	bl	8002844 <USART2_Print>
    USART2_Print("  PB5 (Gen_Impuls):  выход, импульс 10 мкс\r\n");
 8000864:	488b      	ldr	r0, [pc, #556]	; (8000a94 <main+0x344>)
 8000866:	f001 ffed 	bl	8002844 <USART2_Print>
    USART2_Print("  PB6 (Power_5V):    выход, постоянно LOW (питание ВКЛ)\r\n");
 800086a:	488b      	ldr	r0, [pc, #556]	; (8000a98 <main+0x348>)
 800086c:	f001 ffea 	bl	8002844 <USART2_Print>
    USART2_Print("  PB1 (CLIK):        вход, TIM3_CH4\r\n");
 8000870:	488a      	ldr	r0, [pc, #552]	; (8000a9c <main+0x34c>)
 8000872:	f001 ffe7 	bl	8002844 <USART2_Print>
    USART2_Print("  PB11 (LED_RED):    выход, загорается при захвате сигнала\r\n");
 8000876:	488a      	ldr	r0, [pc, #552]	; (8000aa0 <main+0x350>)
 8000878:	f001 ffe4 	bl	8002844 <USART2_Print>
    USART2_Print("  PB12 (LED_BLUE):   выход, мигает (1 Гц)\r\n");
 800087c:	4889      	ldr	r0, [pc, #548]	; (8000aa4 <main+0x354>)
 800087e:	f001 ffe1 	bl	8002844 <USART2_Print>
    USART2_Print("========================================\r\n\r\n");
 8000882:	4889      	ldr	r0, [pc, #548]	; (8000aa8 <main+0x358>)
 8000884:	f001 ffde 	bl	8002844 <USART2_Print>

    /* Тестовое измерение напряжений при запуске */
    Read_All_Voltages();
 8000888:	f000 fba0 	bl	8000fcc <Read_All_Voltages>

    USART2_Print("[ИНИЦ] --- РЕЗУЛЬТАТЫ ИЗМЕРЕНИЙ ---\r\n");
 800088c:	4887      	ldr	r0, [pc, #540]	; (8000aac <main+0x35c>)
 800088e:	f001 ffd9 	bl	8002844 <USART2_Print>
    USART2_Print("[ИНИЦ] VDDA = ");
 8000892:	4887      	ldr	r0, [pc, #540]	; (8000ab0 <main+0x360>)
 8000894:	f001 ffd6 	bl	8002844 <USART2_Print>
    float_to_str(current_vdda, float_buffer, 3);
 8000898:	4b86      	ldr	r3, [pc, #536]	; (8000ab4 <main+0x364>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2203      	movs	r2, #3
 800089e:	4986      	ldr	r1, [pc, #536]	; (8000ab8 <main+0x368>)
 80008a0:	4618      	mov	r0, r3
 80008a2:	f002 fb99 	bl	8002fd8 <float_to_str>
    USART2_Print(float_buffer);
 80008a6:	4884      	ldr	r0, [pc, #528]	; (8000ab8 <main+0x368>)
 80008a8:	f001 ffcc 	bl	8002844 <USART2_Print>
    USART2_Print(" В\r\n");
 80008ac:	4883      	ldr	r0, [pc, #524]	; (8000abc <main+0x36c>)
 80008ae:	f001 ffc9 	bl	8002844 <USART2_Print>

    USART2_Print("[ИНИЦ] 24В  = ");
 80008b2:	4883      	ldr	r0, [pc, #524]	; (8000ac0 <main+0x370>)
 80008b4:	f001 ffc6 	bl	8002844 <USART2_Print>
    float_to_str(current_24v, float_buffer, 2);
 80008b8:	4b82      	ldr	r3, [pc, #520]	; (8000ac4 <main+0x374>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2202      	movs	r2, #2
 80008be:	497e      	ldr	r1, [pc, #504]	; (8000ab8 <main+0x368>)
 80008c0:	4618      	mov	r0, r3
 80008c2:	f002 fb89 	bl	8002fd8 <float_to_str>
    USART2_Print(float_buffer);
 80008c6:	487c      	ldr	r0, [pc, #496]	; (8000ab8 <main+0x368>)
 80008c8:	f001 ffbc 	bl	8002844 <USART2_Print>
    USART2_Print(" В\r\n");
 80008cc:	487b      	ldr	r0, [pc, #492]	; (8000abc <main+0x36c>)
 80008ce:	f001 ffb9 	bl	8002844 <USART2_Print>

    USART2_Print("[ИНИЦ] 12В  = ");
 80008d2:	487d      	ldr	r0, [pc, #500]	; (8000ac8 <main+0x378>)
 80008d4:	f001 ffb6 	bl	8002844 <USART2_Print>
    float_to_str(current_12v, float_buffer, 2);
 80008d8:	4b7c      	ldr	r3, [pc, #496]	; (8000acc <main+0x37c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2202      	movs	r2, #2
 80008de:	4976      	ldr	r1, [pc, #472]	; (8000ab8 <main+0x368>)
 80008e0:	4618      	mov	r0, r3
 80008e2:	f002 fb79 	bl	8002fd8 <float_to_str>
    USART2_Print(float_buffer);
 80008e6:	4874      	ldr	r0, [pc, #464]	; (8000ab8 <main+0x368>)
 80008e8:	f001 ffac 	bl	8002844 <USART2_Print>
    USART2_Print(" В\r\n");
 80008ec:	4873      	ldr	r0, [pc, #460]	; (8000abc <main+0x36c>)
 80008ee:	f001 ffa9 	bl	8002844 <USART2_Print>

    USART2_Print("[ИНИЦ] 5В   = ");
 80008f2:	4877      	ldr	r0, [pc, #476]	; (8000ad0 <main+0x380>)
 80008f4:	f001 ffa6 	bl	8002844 <USART2_Print>
    float_to_str(current_5v, float_buffer, 2);
 80008f8:	4b76      	ldr	r3, [pc, #472]	; (8000ad4 <main+0x384>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2202      	movs	r2, #2
 80008fe:	496e      	ldr	r1, [pc, #440]	; (8000ab8 <main+0x368>)
 8000900:	4618      	mov	r0, r3
 8000902:	f002 fb69 	bl	8002fd8 <float_to_str>
    USART2_Print(float_buffer);
 8000906:	486c      	ldr	r0, [pc, #432]	; (8000ab8 <main+0x368>)
 8000908:	f001 ff9c 	bl	8002844 <USART2_Print>
    USART2_Print(" В\r\n");
 800090c:	486b      	ldr	r0, [pc, #428]	; (8000abc <main+0x36c>)
 800090e:	f001 ff99 	bl	8002844 <USART2_Print>

    /* Основные переменные цикла */
    uint32_t last_measure_time = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]
    uint32_t last_debug_time = 0;
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
    uint8_t blue_led_state = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	73fb      	strb	r3, [r7, #15]

    /* Бесконечный цикл */
    while (1)
    {
        /* Мигание синим светодиодом каждую секунду (индикация работы) */
        if (HAL_GetTick() - last_debug_time >= 1000)
 800091e:	f002 fcc3 	bl	80032a8 <HAL_GetTick>
 8000922:	4602      	mov	r2, r0
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800092c:	d315      	bcc.n	800095a <main+0x20a>
        {
            last_debug_time = HAL_GetTick();
 800092e:	f002 fcbb 	bl	80032a8 <HAL_GetTick>
 8000932:	6138      	str	r0, [r7, #16]
            blue_led_state = !blue_led_state;
 8000934:	7bfb      	ldrb	r3, [r7, #15]
 8000936:	2b00      	cmp	r3, #0
 8000938:	bf0c      	ite	eq
 800093a:	2301      	moveq	r3, #1
 800093c:	2300      	movne	r3, #0
 800093e:	b2db      	uxtb	r3, r3
 8000940:	73fb      	strb	r3, [r7, #15]
            HAL_GPIO_WritePin(GPIOB, LED_BLUE_PIN, blue_led_state ? LED_BLUE_ON : LED_BLUE_OFF);
 8000942:	7bfb      	ldrb	r3, [r7, #15]
 8000944:	2b00      	cmp	r3, #0
 8000946:	bf14      	ite	ne
 8000948:	2301      	movne	r3, #1
 800094a:	2300      	moveq	r3, #0
 800094c:	b2db      	uxtb	r3, r3
 800094e:	461a      	mov	r2, r3
 8000950:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000954:	4860      	ldr	r0, [pc, #384]	; (8000ad8 <main+0x388>)
 8000956:	f003 fdfb 	bl	8004550 <HAL_GPIO_WritePin>
        }

        /* Измерение каждые 10 секунд */
        if (HAL_GetTick() - last_measure_time >= PULSE_PERIOD_MS)
 800095a:	f002 fca5 	bl	80032a8 <HAL_GetTick>
 800095e:	4602      	mov	r2, r0
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	f242 720f 	movw	r2, #9999	; 0x270f
 8000968:	4293      	cmp	r3, r2
 800096a:	f240 812b 	bls.w	8000bc4 <main+0x474>
        {
            last_measure_time = HAL_GetTick();
 800096e:	f002 fc9b 	bl	80032a8 <HAL_GetTick>
 8000972:	6178      	str	r0, [r7, #20]

            /* === НАЧАЛО НОВОГО ЦИКЛА ИЗМЕРЕНИЯ === */
            USART2_Print("\r\n========================================\r\n");
 8000974:	483a      	ldr	r0, [pc, #232]	; (8000a60 <main+0x310>)
 8000976:	f001 ff65 	bl	8002844 <USART2_Print>
            USART2_Print("ЦИКЛ ИЗМЕРЕНИЯ ЗАПУЩЕН (каждые 10 сек)\r\n");
 800097a:	4858      	ldr	r0, [pc, #352]	; (8000adc <main+0x38c>)
 800097c:	f001 ff62 	bl	8002844 <USART2_Print>
            USART2_Print("========================================\r\n");
 8000980:	4839      	ldr	r0, [pc, #228]	; (8000a68 <main+0x318>)
 8000982:	f001 ff5f 	bl	8002844 <USART2_Print>

            /* Сброс индикации: погасить красный светодиод */
            HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8000986:	2200      	movs	r2, #0
 8000988:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800098c:	4852      	ldr	r0, [pc, #328]	; (8000ad8 <main+0x388>)
 800098e:	f003 fddf 	bl	8004550 <HAL_GPIO_WritePin>
            signal_captured = 0;
 8000992:	4b53      	ldr	r3, [pc, #332]	; (8000ae0 <main+0x390>)
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]

            /* Шаг 1: Измерение напряжений */
            Read_All_Voltages();
 8000998:	f000 fb18 	bl	8000fcc <Read_All_Voltages>
            ModBus_UpdateVoltages(current_vdda, current_24v, current_12v, current_5v);
 800099c:	4b45      	ldr	r3, [pc, #276]	; (8000ab4 <main+0x364>)
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	4b48      	ldr	r3, [pc, #288]	; (8000ac4 <main+0x374>)
 80009a2:	6819      	ldr	r1, [r3, #0]
 80009a4:	4b49      	ldr	r3, [pc, #292]	; (8000acc <main+0x37c>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	4b4a      	ldr	r3, [pc, #296]	; (8000ad4 <main+0x384>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f001 fd42 	bl	8002434 <ModBus_UpdateVoltages>

            /* Шаг 2: Генерация импульса и измерение времени пролёта */
            uint32_t tof_ticks = measure_time_of_flight();
 80009b0:	f000 fa08 	bl	8000dc4 <measure_time_of_flight>
 80009b4:	6078      	str	r0, [r7, #4]
            float tof_us = tof_ticks * TOF_TICK_US;
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff fc86 	bl	80002c8 <__aeabi_ui2f>
 80009bc:	4603      	mov	r3, r0
 80009be:	4949      	ldr	r1, [pc, #292]	; (8000ae4 <main+0x394>)
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fcd9 	bl	8000378 <__aeabi_fmul>
 80009c6:	4603      	mov	r3, r0
 80009c8:	60bb      	str	r3, [r7, #8]

            /* Коррекция: вычитаем время импульса (10 мкс) */
            if (tof_ticks > (10.0f / TOF_TICK_US)) {
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f7ff fc7c 	bl	80002c8 <__aeabi_ui2f>
 80009d0:	4603      	mov	r3, r0
 80009d2:	4945      	ldr	r1, [pc, #276]	; (8000ae8 <main+0x398>)
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fe8b 	bl	80006f0 <__aeabi_fcmpgt>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d005      	beq.n	80009ec <main+0x29c>
                tof_us -= 10.0f;
 80009e0:	4942      	ldr	r1, [pc, #264]	; (8000aec <main+0x39c>)
 80009e2:	68b8      	ldr	r0, [r7, #8]
 80009e4:	f7ff fbbe 	bl	8000164 <__aeabi_fsub>
 80009e8:	4603      	mov	r3, r0
 80009ea:	60bb      	str	r3, [r7, #8]
            }

            float position_mm = (tof_us * 0.001f * SOUND_SPEED_MPS) / 2.0f;  // /2 так как туда-обратно
 80009ec:	4940      	ldr	r1, [pc, #256]	; (8000af0 <main+0x3a0>)
 80009ee:	68b8      	ldr	r0, [r7, #8]
 80009f0:	f7ff fcc2 	bl	8000378 <__aeabi_fmul>
 80009f4:	4603      	mov	r3, r0
 80009f6:	493f      	ldr	r1, [pc, #252]	; (8000af4 <main+0x3a4>)
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fcbd 	bl	8000378 <__aeabi_fmul>
 80009fe:	4603      	mov	r3, r0
 8000a00:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fd6b 	bl	80004e0 <__aeabi_fdiv>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	603b      	str	r3, [r7, #0]

            /* Шаг 3: Индикация результата */
            if (tof_ticks > 0 && tof_measurement_done) {
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d075      	beq.n	8000b00 <main+0x3b0>
 8000a14:	4b38      	ldr	r3, [pc, #224]	; (8000af8 <main+0x3a8>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d070      	beq.n	8000b00 <main+0x3b0>
                /* Сигнал успешно захвачен — зажечь красный светодиод */
                HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_ON);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a24:	482c      	ldr	r0, [pc, #176]	; (8000ad8 <main+0x388>)
 8000a26:	f003 fd93 	bl	8004550 <HAL_GPIO_WritePin>
                signal_captured = 1;
 8000a2a:	4b2d      	ldr	r3, [pc, #180]	; (8000ae0 <main+0x390>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
                USART2_Print("[УСПЕХ] Сигнал захвачен на CLIK (PB1)!\r\n");
 8000a30:	4832      	ldr	r0, [pc, #200]	; (8000afc <main+0x3ac>)
 8000a32:	f001 ff07 	bl	8002844 <USART2_Print>
 8000a36:	e06f      	b.n	8000b18 <main+0x3c8>
 8000a38:	08005bc4 	.word	0x08005bc4
 8000a3c:	200000c0 	.word	0x200000c0
 8000a40:	20000127 	.word	0x20000127
 8000a44:	08005bf0 	.word	0x08005bf0
 8000a48:	08005c2c 	.word	0x08005c2c
 8000a4c:	08005c68 	.word	0x08005c68
 8000a50:	200000f0 	.word	0x200000f0
 8000a54:	20000128 	.word	0x20000128
 8000a58:	08005c94 	.word	0x08005c94
 8000a5c:	08005cd0 	.word	0x08005cd0
 8000a60:	08005d0c 	.word	0x08005d0c
 8000a64:	08005d3c 	.word	0x08005d3c
 8000a68:	08005d88 	.word	0x08005d88
 8000a6c:	08005db4 	.word	0x08005db4
 8000a70:	08005de8 	.word	0x08005de8
 8000a74:	08005e1c 	.word	0x08005e1c
 8000a78:	08005e40 	.word	0x08005e40
 8000a7c:	08005e68 	.word	0x08005e68
 8000a80:	08005ea0 	.word	0x08005ea0
 8000a84:	08005efc 	.word	0x08005efc
 8000a88:	08005f4c 	.word	0x08005f4c
 8000a8c:	1ffff7ba 	.word	0x1ffff7ba
 8000a90:	08005f5c 	.word	0x08005f5c
 8000a94:	08005f6c 	.word	0x08005f6c
 8000a98:	08005fa8 	.word	0x08005fa8
 8000a9c:	08005ffc 	.word	0x08005ffc
 8000aa0:	08006028 	.word	0x08006028
 8000aa4:	08006088 	.word	0x08006088
 8000aa8:	080060c4 	.word	0x080060c4
 8000aac:	080060f4 	.word	0x080060f4
 8000ab0:	08006134 	.word	0x08006134
 8000ab4:	20000000 	.word	0x20000000
 8000ab8:	2000012c 	.word	0x2000012c
 8000abc:	08006148 	.word	0x08006148
 8000ac0:	08006150 	.word	0x08006150
 8000ac4:	20000004 	.word	0x20000004
 8000ac8:	08006164 	.word	0x08006164
 8000acc:	20000008 	.word	0x20000008
 8000ad0:	08006178 	.word	0x08006178
 8000ad4:	2000000c 	.word	0x2000000c
 8000ad8:	40010c00 	.word	0x40010c00
 8000adc:	0800618c 	.word	0x0800618c
 8000ae0:	20000126 	.word	0x20000126
 8000ae4:	3dc71c72 	.word	0x3dc71c72
 8000ae8:	42cdb6db 	.word	0x42cdb6db
 8000aec:	41200000 	.word	0x41200000
 8000af0:	3a83126f 	.word	0x3a83126f
 8000af4:	452f0000 	.word	0x452f0000
 8000af8:	20000124 	.word	0x20000124
 8000afc:	080061d4 	.word	0x080061d4
            } else {
                /* Сигнал НЕ захвачен — красный светодиод остаётся погашенным */
                HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8000b00:	2200      	movs	r2, #0
 8000b02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b06:	4832      	ldr	r0, [pc, #200]	; (8000bd0 <main+0x480>)
 8000b08:	f003 fd22 	bl	8004550 <HAL_GPIO_WritePin>
                signal_captured = 0;
 8000b0c:	4b31      	ldr	r3, [pc, #196]	; (8000bd4 <main+0x484>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
                USART2_Print("[ОШИБКА] Сигнал НЕ захвачен на CLIK (PB1)!\r\n");
 8000b12:	4831      	ldr	r0, [pc, #196]	; (8000bd8 <main+0x488>)
 8000b14:	f001 fe96 	bl	8002844 <USART2_Print>
            }

            /* Обновление данных в ModBus */
            ModBus_UpdateMeasurements(tof_us, position_mm, 0, signal_captured ? 1 : 0);
 8000b18:	4b2e      	ldr	r3, [pc, #184]	; (8000bd4 <main+0x484>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	bf14      	ite	ne
 8000b22:	2301      	movne	r3, #1
 8000b24:	2300      	moveq	r3, #0
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f04f 0200 	mov.w	r2, #0
 8000b2c:	6839      	ldr	r1, [r7, #0]
 8000b2e:	68b8      	ldr	r0, [r7, #8]
 8000b30:	f001 fcb0 	bl	8002494 <ModBus_UpdateMeasurements>

            /* Вывод результатов */
            USART2_Print("\r\n--- РЕЗУЛЬТАТЫ ИЗМЕРЕНИЯ ---\r\n");
 8000b34:	4829      	ldr	r0, [pc, #164]	; (8000bdc <main+0x48c>)
 8000b36:	f001 fe85 	bl	8002844 <USART2_Print>
            USART2_Print("Напряжения: VDDA=");
 8000b3a:	4829      	ldr	r0, [pc, #164]	; (8000be0 <main+0x490>)
 8000b3c:	f001 fe82 	bl	8002844 <USART2_Print>
            float_to_str(current_vdda, float_buffer, 2);
 8000b40:	4b28      	ldr	r3, [pc, #160]	; (8000be4 <main+0x494>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2202      	movs	r2, #2
 8000b46:	4928      	ldr	r1, [pc, #160]	; (8000be8 <main+0x498>)
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f002 fa45 	bl	8002fd8 <float_to_str>
            USART2_Print(float_buffer);
 8000b4e:	4826      	ldr	r0, [pc, #152]	; (8000be8 <main+0x498>)
 8000b50:	f001 fe78 	bl	8002844 <USART2_Print>
            USART2_Print("В 24В=");
 8000b54:	4825      	ldr	r0, [pc, #148]	; (8000bec <main+0x49c>)
 8000b56:	f001 fe75 	bl	8002844 <USART2_Print>
            float_to_str(current_24v, float_buffer, 1);
 8000b5a:	4b25      	ldr	r3, [pc, #148]	; (8000bf0 <main+0x4a0>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4921      	ldr	r1, [pc, #132]	; (8000be8 <main+0x498>)
 8000b62:	4618      	mov	r0, r3
 8000b64:	f002 fa38 	bl	8002fd8 <float_to_str>
            USART2_Print(float_buffer);
 8000b68:	481f      	ldr	r0, [pc, #124]	; (8000be8 <main+0x498>)
 8000b6a:	f001 fe6b 	bl	8002844 <USART2_Print>
            USART2_Print("В 12В=");
 8000b6e:	4821      	ldr	r0, [pc, #132]	; (8000bf4 <main+0x4a4>)
 8000b70:	f001 fe68 	bl	8002844 <USART2_Print>
            float_to_str(current_12v, float_buffer, 1);
 8000b74:	4b20      	ldr	r3, [pc, #128]	; (8000bf8 <main+0x4a8>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2201      	movs	r2, #1
 8000b7a:	491b      	ldr	r1, [pc, #108]	; (8000be8 <main+0x498>)
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f002 fa2b 	bl	8002fd8 <float_to_str>
            USART2_Print(float_buffer);
 8000b82:	4819      	ldr	r0, [pc, #100]	; (8000be8 <main+0x498>)
 8000b84:	f001 fe5e 	bl	8002844 <USART2_Print>
            USART2_Print("В 5В=");
 8000b88:	481c      	ldr	r0, [pc, #112]	; (8000bfc <main+0x4ac>)
 8000b8a:	f001 fe5b 	bl	8002844 <USART2_Print>
            float_to_str(current_5v, float_buffer, 1);
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	; (8000c00 <main+0x4b0>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2201      	movs	r2, #1
 8000b94:	4914      	ldr	r1, [pc, #80]	; (8000be8 <main+0x498>)
 8000b96:	4618      	mov	r0, r3
 8000b98:	f002 fa1e 	bl	8002fd8 <float_to_str>
            USART2_Print(float_buffer);
 8000b9c:	4812      	ldr	r0, [pc, #72]	; (8000be8 <main+0x498>)
 8000b9e:	f001 fe51 	bl	8002844 <USART2_Print>
            USART2_Print("В\r\n");
 8000ba2:	4818      	ldr	r0, [pc, #96]	; (8000c04 <main+0x4b4>)
 8000ba4:	f001 fe4e 	bl	8002844 <USART2_Print>

            print_tof_results(tof_ticks, tof_us, position_mm, signal_captured);
 8000ba8:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <main+0x484>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	68b9      	ldr	r1, [r7, #8]
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f000 f944 	bl	8000e40 <print_tof_results>

            /* Информация о следующем цикле */
            USART2_Print("\r\nСледующий цикл измерения через 10 секунд...\r\n");
 8000bb8:	4813      	ldr	r0, [pc, #76]	; (8000c08 <main+0x4b8>)
 8000bba:	f001 fe43 	bl	8002844 <USART2_Print>
            USART2_Print("========================================\r\n");
 8000bbe:	4813      	ldr	r0, [pc, #76]	; (8000c0c <main+0x4bc>)
 8000bc0:	f001 fe40 	bl	8002844 <USART2_Print>
        }

        /* Обработка ModBus */
        ModBus_Process();
 8000bc4:	f001 fc10 	bl	80023e8 <ModBus_Process>
        HAL_Delay(1);
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f002 fb77 	bl	80032bc <HAL_Delay>
        if (HAL_GetTick() - last_debug_time >= 1000)
 8000bce:	e6a6      	b.n	800091e <main+0x1ce>
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	20000126 	.word	0x20000126
 8000bd8:	08006214 	.word	0x08006214
 8000bdc:	0800625c 	.word	0x0800625c
 8000be0:	08006290 	.word	0x08006290
 8000be4:	20000000 	.word	0x20000000
 8000be8:	2000012c 	.word	0x2000012c
 8000bec:	080062ac 	.word	0x080062ac
 8000bf0:	20000004 	.word	0x20000004
 8000bf4:	080062b8 	.word	0x080062b8
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	080062c4 	.word	0x080062c4
 8000c00:	2000000c 	.word	0x2000000c
 8000c04:	080062cc 	.word	0x080062cc
 8000c08:	080062d4 	.word	0x080062d4
 8000c0c:	08005d88 	.word	0x08005d88

08000c10 <HAL_UART_RxCpltCallback>:

/**
  * @brief  Callback завершения приема UART
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a04      	ldr	r2, [pc, #16]	; (8000c30 <HAL_UART_RxCpltCallback+0x20>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d102      	bne.n	8000c28 <HAL_UART_RxCpltCallback+0x18>
        ModBus_RxCallback(huart);
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f001 fb70 	bl	8002308 <ModBus_RxCallback>
    }
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40013800 	.word	0x40013800

08000c34 <TIM3_InputCapture_Init>:

/**
  * @brief  Инициализация TIM3 для измерения времени пролёта (канал 4, PB1 = CLIK)
  */
void TIM3_InputCapture_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c3a:	4b40      	ldr	r3, [pc, #256]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	4a3f      	ldr	r2, [pc, #252]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	61d3      	str	r3, [r2, #28]
 8000c46:	4b3d      	ldr	r3, [pc, #244]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	4b3a      	ldr	r3, [pc, #232]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	4a39      	ldr	r2, [pc, #228]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c58:	f043 0308 	orr.w	r3, r3, #8
 8000c5c:	6193      	str	r3, [r2, #24]
 8000c5e:	4b37      	ldr	r3, [pc, #220]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c60:	699b      	ldr	r3, [r3, #24]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_AFIO_CLK_ENABLE();
 8000c6a:	4b34      	ldr	r3, [pc, #208]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	4a33      	ldr	r2, [pc, #204]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6193      	str	r3, [r2, #24]
 8000c76:	4b31      	ldr	r3, [pc, #196]	; (8000d3c <TIM3_InputCapture_Init+0x108>)
 8000c78:	699b      	ldr	r3, [r3, #24]
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	683b      	ldr	r3, [r7, #0]

    /* КРИТИЧЕСКИ ВАЖНО: Перемаппирование ДО настройки GPIO! */
    __HAL_AFIO_REMAP_TIM3_PARTIAL();  // PB1 = TIM3_CH4 (частичное перемаппирование)
 8000c82:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <TIM3_InputCapture_Init+0x10c>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	61fb      	str	r3, [r7, #28]
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000c8e:	61fb      	str	r3, [r7, #28]
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000c96:	61fb      	str	r3, [r7, #28]
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c9e:	61fb      	str	r3, [r7, #28]
 8000ca0:	4a27      	ldr	r2, [pc, #156]	; (8000d40 <TIM3_InputCapture_Init+0x10c>)
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	6053      	str	r3, [r2, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca6:	f107 030c 	add.w	r3, r7, #12
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  // PB1 как цифровой вход (CLIK)
 8000cb8:	2300      	movs	r3, #0
 8000cba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc4:	f107 030c 	add.w	r3, r7, #12
 8000cc8:	4619      	mov	r1, r3
 8000cca:	481e      	ldr	r0, [pc, #120]	; (8000d44 <TIM3_InputCapture_Init+0x110>)
 8000ccc:	f003 fabc 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка таймера */
    TIM3->CR1 = 0;
 8000cd0:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
    TIM3->CR2 = 0;
 8000cd6:	4b1c      	ldr	r3, [pc, #112]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	605a      	str	r2, [r3, #4]
    TIM3->PSC = 6;          // 72 МГц / 7 = 10.2857 МГц → 1 тик = 0.09722 мкс
 8000cdc:	4b1a      	ldr	r3, [pc, #104]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cde:	2206      	movs	r2, #6
 8000ce0:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 0xFFFF;     // Максимальный период (~6.7 мс)
 8000ce2:	4b19      	ldr	r3, [pc, #100]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000ce4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ce8:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CNT = 0;
 8000cea:	4b17      	ldr	r3, [pc, #92]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	625a      	str	r2, [r3, #36]	; 0x24
    TIM3->EGR = TIM_EGR_UG; // Применить настройки
 8000cf0:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	615a      	str	r2, [r3, #20]

    /* Настройка канала 4 для захвата по фронту */
    TIM3->CCMR2 = 0;
 8000cf6:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	61da      	str	r2, [r3, #28]
    TIM3->CCMR2 |= (0x1 << 12);     // CC4S = 01 (вход от TI4/PB1)
 8000cfc:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000cfe:	69db      	ldr	r3, [r3, #28]
 8000d00:	4a11      	ldr	r2, [pc, #68]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d06:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0x3 << 10);    // Без предделителя захвата
 8000d08:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d0a:	69db      	ldr	r3, [r3, #28]
 8000d0c:	4a0e      	ldr	r2, [pc, #56]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d0e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000d12:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0xF << 8);     // Фильтр = 0 (МАКСИМАЛЬНАЯ СКОРОСТЬ!)
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d16:	69db      	ldr	r3, [r3, #28]
 8000d18:	4a0b      	ldr	r2, [pc, #44]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d1a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d1e:	61d3      	str	r3, [r2, #28]

    TIM3->CCER = TIM_CCER_CC4E;     // Включить захват по фронту на канале 4
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d26:	621a      	str	r2, [r3, #32]
    TIM3->DIER = TIM_DIER_CC4IE;    // Только прерывание захвата
 8000d28:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d2a:	2210      	movs	r2, #16
 8000d2c:	60da      	str	r2, [r3, #12]
    TIM3->SR = 0;                   // Очистить флаги
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <TIM3_InputCapture_Init+0x114>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
}
 8000d34:	bf00      	nop
 8000d36:	3720      	adds	r7, #32
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	40010000 	.word	0x40010000
 8000d44:	40010c00 	.word	0x40010c00
 8000d48:	40000400 	.word	0x40000400

08000d4c <generate_pulse_and_start_timer>:
/**
  * @brief  КРИТИЧЕСКИ ВАЖНО: Таймер запускается ДО генерации импульса!
  *         Это позволяет захватить очень короткие задержки (2 мкс)
  */
void generate_pulse_and_start_timer(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
    /* Сброс флагов измерения */
    tof_measurement_done = 0;
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <generate_pulse_and_start_timer+0x64>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
    tof_timeout = 0;
 8000d58:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <generate_pulse_and_start_timer+0x68>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
    tof_capture_value = 0;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <generate_pulse_and_start_timer+0x6c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
    TIM3->SR = 0;
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <generate_pulse_and_start_timer+0x70>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
    TIM3->CNT = 0;  // Сброс счётчика
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <generate_pulse_and_start_timer+0x70>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* === КРИТИЧЕСКИ ВАЖНО: ЗАПУСК ТАЙМЕРА ДО ИМПУЛЬСА === */
    TIM3->CR1 |= TIM_CR1_CEN;  // Запуск таймера (готов к захвату СРАЗУ!)
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <generate_pulse_and_start_timer+0x70>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <generate_pulse_and_start_timer+0x70>)
 8000d76:	f043 0301 	orr.w	r3, r3, #1
 8000d7a:	6013      	str	r3, [r2, #0]

    /* МИНИМАЛЬНАЯ ЗАДЕРЖКА ДЛЯ СТАБИЛИЗАЦИИ ТАЙМЕРА (1 такт) */
    __asm__("NOP");  // ТОЛЬКО 1 такт задержки!
 8000d7c:	bf00      	nop

    /* Генерация импульса 10 мкс на PB5 (Gen_Impuls) */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, PULSE_HIGH);
 8000d7e:	2201      	movs	r2, #1
 8000d80:	2120      	movs	r1, #32
 8000d82:	480f      	ldr	r0, [pc, #60]	; (8000dc0 <generate_pulse_and_start_timer+0x74>)
 8000d84:	f003 fbe4 	bl	8004550 <HAL_GPIO_WritePin>

    /* ТОЧНАЯ ЗАДЕРЖКА 10 МКС */
    for (volatile uint32_t i = 0; i < 54; i++) {
 8000d88:	2300      	movs	r3, #0
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	e003      	b.n	8000d96 <generate_pulse_and_start_timer+0x4a>
        __NOP();
 8000d8e:	bf00      	nop
    for (volatile uint32_t i = 0; i < 54; i++) {
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3301      	adds	r3, #1
 8000d94:	607b      	str	r3, [r7, #4]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b35      	cmp	r3, #53	; 0x35
 8000d9a:	d9f8      	bls.n	8000d8e <generate_pulse_and_start_timer+0x42>
    }

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, PULSE_LOW);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2120      	movs	r1, #32
 8000da0:	4807      	ldr	r0, [pc, #28]	; (8000dc0 <generate_pulse_and_start_timer+0x74>)
 8000da2:	f003 fbd5 	bl	8004550 <HAL_GPIO_WritePin>

    /* Таймер уже работает — ничего не делаем */
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000124 	.word	0x20000124
 8000db4:	20000125 	.word	0x20000125
 8000db8:	20000120 	.word	0x20000120
 8000dbc:	40000400 	.word	0x40000400
 8000dc0:	40010c00 	.word	0x40010c00

08000dc4 <measure_time_of_flight>:
/**
  * @brief  Измерение времени пролёта
  * @retval Значение таймера в тиках (0 при таймауте)
  */
uint32_t measure_time_of_flight(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
    /* Генерация импульса с предварительным запуском таймера */
    generate_pulse_and_start_timer();
 8000dca:	f7ff ffbf 	bl	8000d4c <generate_pulse_and_start_timer>

    /* Ожидание завершения измерения или таймаута */
    uint32_t start_wait = HAL_GetTick();
 8000dce:	f002 fa6b 	bl	80032a8 <HAL_GetTick>
 8000dd2:	6078      	str	r0, [r7, #4]
    while (!tof_measurement_done && !tof_timeout) {
 8000dd4:	e013      	b.n	8000dfe <measure_time_of_flight+0x3a>
        if ((HAL_GetTick() - start_wait) >= MEAS_TIMEOUT_MS) {
 8000dd6:	f002 fa67 	bl	80032a8 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b09      	cmp	r3, #9
 8000de2:	d909      	bls.n	8000df8 <measure_time_of_flight+0x34>
            tof_timeout = 1;
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <measure_time_of_flight+0x6c>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	701a      	strb	r2, [r3, #0]
            TIM3->CR1 &= ~TIM_CR1_CEN;  // Остановить таймер
 8000dea:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <measure_time_of_flight+0x70>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a11      	ldr	r2, [pc, #68]	; (8000e34 <measure_time_of_flight+0x70>)
 8000df0:	f023 0301 	bic.w	r3, r3, #1
 8000df4:	6013      	str	r3, [r2, #0]
            break;
 8000df6:	e00c      	b.n	8000e12 <measure_time_of_flight+0x4e>
        }
        ModBus_Process();
 8000df8:	f001 faf6 	bl	80023e8 <ModBus_Process>
        __NOP();
 8000dfc:	bf00      	nop
    while (!tof_measurement_done && !tof_timeout) {
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <measure_time_of_flight+0x74>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d104      	bne.n	8000e12 <measure_time_of_flight+0x4e>
 8000e08:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <measure_time_of_flight+0x6c>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d0e1      	beq.n	8000dd6 <measure_time_of_flight+0x12>
    }

    /* Остановка таймера */
    TIM3->CR1 &= ~TIM_CR1_CEN;
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <measure_time_of_flight+0x70>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <measure_time_of_flight+0x70>)
 8000e18:	f023 0301 	bic.w	r3, r3, #1
 8000e1c:	6013      	str	r3, [r2, #0]
    TIM3->SR = 0;
 8000e1e:	4b05      	ldr	r3, [pc, #20]	; (8000e34 <measure_time_of_flight+0x70>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	611a      	str	r2, [r3, #16]

    return tof_capture_value;
 8000e24:	4b05      	ldr	r3, [pc, #20]	; (8000e3c <measure_time_of_flight+0x78>)
 8000e26:	681b      	ldr	r3, [r3, #0]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000125 	.word	0x20000125
 8000e34:	40000400 	.word	0x40000400
 8000e38:	20000124 	.word	0x20000124
 8000e3c:	20000120 	.word	0x20000120

08000e40 <print_tof_results>:

/**
  * @brief  Вывод результатов измерения времени пролёта
  */
void print_tof_results(uint32_t tof_ticks, float tof_us, float position_mm, uint8_t captured)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	70fb      	strb	r3, [r7, #3]
    if (captured) {
 8000e4e:	78fb      	ldrb	r3, [r7, #3]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d003      	beq.n	8000e5c <print_tof_results+0x1c>
        USART2_Print("[ИНДИКАЦИЯ] Красный светодиод (PB11): ВКЛ (сигнал захвачен)\r\n");
 8000e54:	481b      	ldr	r0, [pc, #108]	; (8000ec4 <print_tof_results+0x84>)
 8000e56:	f001 fcf5 	bl	8002844 <USART2_Print>
 8000e5a:	e002      	b.n	8000e62 <print_tof_results+0x22>
    } else {
        USART2_Print("[ИНДИКАЦИЯ] Красный светодиод (PB11): ВЫКЛ (сигнал НЕ захвачен)\r\n");
 8000e5c:	481a      	ldr	r0, [pc, #104]	; (8000ec8 <print_tof_results+0x88>)
 8000e5e:	f001 fcf1 	bl	8002844 <USART2_Print>
    }

    USART2_Print("Время пролёта: ");
 8000e62:	481a      	ldr	r0, [pc, #104]	; (8000ecc <print_tof_results+0x8c>)
 8000e64:	f001 fcee 	bl	8002844 <USART2_Print>
    if (captured) {
 8000e68:	78fb      	ldrb	r3, [r7, #3]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d011      	beq.n	8000e92 <print_tof_results+0x52>
        float_to_str(tof_us, float_buffer, 2);
 8000e6e:	2202      	movs	r2, #2
 8000e70:	4917      	ldr	r1, [pc, #92]	; (8000ed0 <print_tof_results+0x90>)
 8000e72:	68b8      	ldr	r0, [r7, #8]
 8000e74:	f002 f8b0 	bl	8002fd8 <float_to_str>
        USART2_Print(float_buffer);
 8000e78:	4815      	ldr	r0, [pc, #84]	; (8000ed0 <print_tof_results+0x90>)
 8000e7a:	f001 fce3 	bl	8002844 <USART2_Print>
        USART2_Print(" мкс (");
 8000e7e:	4815      	ldr	r0, [pc, #84]	; (8000ed4 <print_tof_results+0x94>)
 8000e80:	f001 fce0 	bl	8002844 <USART2_Print>
        USART2_PrintNum(tof_ticks);
 8000e84:	68f8      	ldr	r0, [r7, #12]
 8000e86:	f001 fcf5 	bl	8002874 <USART2_PrintNum>
        USART2_Print(" тиков)\r\n");
 8000e8a:	4813      	ldr	r0, [pc, #76]	; (8000ed8 <print_tof_results+0x98>)
 8000e8c:	f001 fcda 	bl	8002844 <USART2_Print>
 8000e90:	e002      	b.n	8000e98 <print_tof_results+0x58>
    } else {
        USART2_Print("НЕ ИЗМЕРЕНО (таймаут)\r\n");
 8000e92:	4812      	ldr	r0, [pc, #72]	; (8000edc <print_tof_results+0x9c>)
 8000e94:	f001 fcd6 	bl	8002844 <USART2_Print>
    }

    if (captured) {
 8000e98:	78fb      	ldrb	r3, [r7, #3]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d00d      	beq.n	8000eba <print_tof_results+0x7a>
        USART2_Print("Положение магнита: ");
 8000e9e:	4810      	ldr	r0, [pc, #64]	; (8000ee0 <print_tof_results+0xa0>)
 8000ea0:	f001 fcd0 	bl	8002844 <USART2_Print>
        float_to_str(position_mm, float_buffer, 1);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	490a      	ldr	r1, [pc, #40]	; (8000ed0 <print_tof_results+0x90>)
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f002 f895 	bl	8002fd8 <float_to_str>
        USART2_Print(float_buffer);
 8000eae:	4808      	ldr	r0, [pc, #32]	; (8000ed0 <print_tof_results+0x90>)
 8000eb0:	f001 fcc8 	bl	8002844 <USART2_Print>
        USART2_Print(" мм от начала волновода\r\n");
 8000eb4:	480b      	ldr	r0, [pc, #44]	; (8000ee4 <print_tof_results+0xa4>)
 8000eb6:	f001 fcc5 	bl	8002844 <USART2_Print>
    }
}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	08006328 	.word	0x08006328
 8000ec8:	08006390 	.word	0x08006390
 8000ecc:	08006400 	.word	0x08006400
 8000ed0:	2000012c 	.word	0x2000012c
 8000ed4:	0800641c 	.word	0x0800641c
 8000ed8:	08006428 	.word	0x08006428
 8000edc:	08006438 	.word	0x08006438
 8000ee0:	08006464 	.word	0x08006464
 8000ee4:	08006488 	.word	0x08006488

08000ee8 <Read_ADC_Single>:

/**
  * @brief  Чтение одного значения ADC
  */
uint32_t Read_ADC_Single(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	613b      	str	r3, [r7, #16]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	617b      	str	r3, [r7, #20]
    sConfig.SamplingTime = sampling_time;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	61bb      	str	r3, [r7, #24]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	4619      	mov	r1, r3
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f002 fd90 	bl	8003a38 <HAL_ADC_ConfigChannel>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <Read_ADC_Single+0x3a>
        return 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	e016      	b.n	8000f50 <Read_ADC_Single+0x68>
    }

    HAL_ADC_Start(hadc);
 8000f22:	68f8      	ldr	r0, [r7, #12]
 8000f24:	f002 fac6 	bl	80034b4 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK) {
 8000f28:	210a      	movs	r1, #10
 8000f2a:	68f8      	ldr	r0, [r7, #12]
 8000f2c:	f002 fb9c 	bl	8003668 <HAL_ADC_PollForConversion>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d004      	beq.n	8000f40 <Read_ADC_Single+0x58>
        HAL_ADC_Stop(hadc);
 8000f36:	68f8      	ldr	r0, [r7, #12]
 8000f38:	f002 fb6a 	bl	8003610 <HAL_ADC_Stop>
        return 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	e007      	b.n	8000f50 <Read_ADC_Single+0x68>
    }

    uint32_t adc_value = HAL_ADC_GetValue(hadc);
 8000f40:	68f8      	ldr	r0, [r7, #12]
 8000f42:	f002 fc97 	bl	8003874 <HAL_ADC_GetValue>
 8000f46:	61f8      	str	r0, [r7, #28]
    HAL_ADC_Stop(hadc);
 8000f48:	68f8      	ldr	r0, [r7, #12]
 8000f4a:	f002 fb61 	bl	8003610 <HAL_ADC_Stop>
    return adc_value;
 8000f4e:	69fb      	ldr	r3, [r7, #28]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3720      	adds	r7, #32
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <Read_ADC_Average>:

/**
  * @brief  Чтение среднего значения ADC
  */
uint32_t Read_ADC_Average(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time, uint8_t samples)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
    uint8_t valid_samples = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	76fb      	strb	r3, [r7, #27]

    for (uint8_t i = 0; i < samples; i++) {
 8000f6e:	2300      	movs	r3, #0
 8000f70:	76bb      	strb	r3, [r7, #26]
 8000f72:	e019      	b.n	8000fa8 <Read_ADC_Average+0x50>
        uint32_t value = Read_ADC_Single(hadc, channel, sampling_time);
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	68b9      	ldr	r1, [r7, #8]
 8000f78:	68f8      	ldr	r0, [r7, #12]
 8000f7a:	f7ff ffb5 	bl	8000ee8 <Read_ADC_Single>
 8000f7e:	6178      	str	r0, [r7, #20]
        if (value > 100 && value < 4000) {
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	2b64      	cmp	r3, #100	; 0x64
 8000f84:	d90a      	bls.n	8000f9c <Read_ADC_Average+0x44>
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000f8c:	d206      	bcs.n	8000f9c <Read_ADC_Average+0x44>
            sum += value;
 8000f8e:	69fa      	ldr	r2, [r7, #28]
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	4413      	add	r3, r2
 8000f94:	61fb      	str	r3, [r7, #28]
            valid_samples++;
 8000f96:	7efb      	ldrb	r3, [r7, #27]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	76fb      	strb	r3, [r7, #27]
        }
        HAL_Delay(1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f002 f98d 	bl	80032bc <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++) {
 8000fa2:	7ebb      	ldrb	r3, [r7, #26]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	76bb      	strb	r3, [r7, #26]
 8000fa8:	7eba      	ldrb	r2, [r7, #26]
 8000faa:	78fb      	ldrb	r3, [r7, #3]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d3e1      	bcc.n	8000f74 <Read_ADC_Average+0x1c>
    }

    if (valid_samples == 0) {
 8000fb0:	7efb      	ldrb	r3, [r7, #27]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <Read_ADC_Average+0x62>
        return 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	e003      	b.n	8000fc2 <Read_ADC_Average+0x6a>
    }

    return sum / valid_samples;
 8000fba:	7efb      	ldrb	r3, [r7, #27]
 8000fbc:	69fa      	ldr	r2, [r7, #28]
 8000fbe:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3720      	adds	r7, #32
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <Read_All_Voltages>:

/**
  * @brief  Чтение всех напряжений
  */
void Read_All_Voltages(void)
{
 8000fcc:	b590      	push	{r4, r7, lr}
 8000fce:	b089      	sub	sp, #36	; 0x24
 8000fd0:	af00      	add	r7, sp, #0
    if (!adc1_initialized || !adc2_initialized) {
 8000fd2:	4b70      	ldr	r3, [pc, #448]	; (8001194 <Read_All_Voltages+0x1c8>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <Read_All_Voltages+0x16>
 8000fda:	4b6f      	ldr	r3, [pc, #444]	; (8001198 <Read_All_Voltages+0x1cc>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d103      	bne.n	8000fea <Read_All_Voltages+0x1e>
        USART2_Print("[ADC] ОШИБКА: ADC не инициализирован!\r\n");
 8000fe2:	486e      	ldr	r0, [pc, #440]	; (800119c <Read_All_Voltages+0x1d0>)
 8000fe4:	f001 fc2e 	bl	8002844 <USART2_Print>
        return;
 8000fe8:	e0d0      	b.n	800118c <Read_All_Voltages+0x1c0>
    }

    uint32_t adc_raw_vdda = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
    uint32_t adc_raw_24v = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
    uint32_t adc_raw_12v = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
    uint32_t adc_raw_5v = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]

    /* --- Измерение VREFINT для калибровки VDDA --- */
    ADC1->CR2 |= ADC_CR2_TSVREFE;
 8000ffa:	4b69      	ldr	r3, [pc, #420]	; (80011a0 <Read_All_Voltages+0x1d4>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	4a68      	ldr	r2, [pc, #416]	; (80011a0 <Read_All_Voltages+0x1d4>)
 8001000:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001004:	6093      	str	r3, [r2, #8]
    HAL_Delay(10);
 8001006:	200a      	movs	r0, #10
 8001008:	f002 f958 	bl	80032bc <HAL_Delay>
    adc_raw_vdda = Read_ADC_Average(&hadc1, ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 800100c:	2310      	movs	r3, #16
 800100e:	2207      	movs	r2, #7
 8001010:	2111      	movs	r1, #17
 8001012:	4864      	ldr	r0, [pc, #400]	; (80011a4 <Read_All_Voltages+0x1d8>)
 8001014:	f7ff ffa0 	bl	8000f58 <Read_ADC_Average>
 8001018:	61f8      	str	r0, [r7, #28]
    ADC1->CR2 &= ~ADC_CR2_TSVREFE;
 800101a:	4b61      	ldr	r3, [pc, #388]	; (80011a0 <Read_All_Voltages+0x1d4>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	4a60      	ldr	r2, [pc, #384]	; (80011a0 <Read_All_Voltages+0x1d4>)
 8001020:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001024:	6093      	str	r3, [r2, #8]
    HAL_Delay(1);
 8001026:	2001      	movs	r0, #1
 8001028:	f002 f948 	bl	80032bc <HAL_Delay>

    /* Расчёт VDDA */
    if (adc_raw_vdda > 1000 && adc_raw_vdda < 2000 && VREFINT_CAL_VALUE > 1000 && VREFINT_CAL_VALUE < 2000) {
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001032:	d926      	bls.n	8001082 <Read_All_Voltages+0xb6>
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800103a:	d222      	bcs.n	8001082 <Read_All_Voltages+0xb6>
 800103c:	4b5a      	ldr	r3, [pc, #360]	; (80011a8 <Read_All_Voltages+0x1dc>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001044:	d91d      	bls.n	8001082 <Read_All_Voltages+0xb6>
 8001046:	4b58      	ldr	r3, [pc, #352]	; (80011a8 <Read_All_Voltages+0x1dc>)
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800104e:	d218      	bcs.n	8001082 <Read_All_Voltages+0xb6>
        current_vdda = 3.3f * (float)VREFINT_CAL_VALUE / (float)adc_raw_vdda;
 8001050:	4b55      	ldr	r3, [pc, #340]	; (80011a8 <Read_All_Voltages+0x1dc>)
 8001052:	881b      	ldrh	r3, [r3, #0]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f937 	bl	80002c8 <__aeabi_ui2f>
 800105a:	4603      	mov	r3, r0
 800105c:	4953      	ldr	r1, [pc, #332]	; (80011ac <Read_All_Voltages+0x1e0>)
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff f98a 	bl	8000378 <__aeabi_fmul>
 8001064:	4603      	mov	r3, r0
 8001066:	461c      	mov	r4, r3
 8001068:	69f8      	ldr	r0, [r7, #28]
 800106a:	f7ff f92d 	bl	80002c8 <__aeabi_ui2f>
 800106e:	4603      	mov	r3, r0
 8001070:	4619      	mov	r1, r3
 8001072:	4620      	mov	r0, r4
 8001074:	f7ff fa34 	bl	80004e0 <__aeabi_fdiv>
 8001078:	4603      	mov	r3, r0
 800107a:	461a      	mov	r2, r3
 800107c:	4b4c      	ldr	r3, [pc, #304]	; (80011b0 <Read_All_Voltages+0x1e4>)
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	e002      	b.n	8001088 <Read_All_Voltages+0xbc>
    } else {
        current_vdda = 3.3f;
 8001082:	4b4b      	ldr	r3, [pc, #300]	; (80011b0 <Read_All_Voltages+0x1e4>)
 8001084:	4a49      	ldr	r2, [pc, #292]	; (80011ac <Read_All_Voltages+0x1e0>)
 8001086:	601a      	str	r2, [r3, #0]
    }

    /* --- 24В (PA0, ADC1) --- */
    adc_raw_24v = Read_ADC_Average(&hadc1, ADC_CHANNEL_0, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001088:	2310      	movs	r3, #16
 800108a:	2207      	movs	r2, #7
 800108c:	2100      	movs	r1, #0
 800108e:	4845      	ldr	r0, [pc, #276]	; (80011a4 <Read_All_Voltages+0x1d8>)
 8001090:	f7ff ff62 	bl	8000f58 <Read_ADC_Average>
 8001094:	61b8      	str	r0, [r7, #24]
    if (adc_raw_24v > 100 && adc_raw_24v < 4000) {
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	2b64      	cmp	r3, #100	; 0x64
 800109a:	d91d      	bls.n	80010d8 <Read_All_Voltages+0x10c>
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80010a2:	d219      	bcs.n	80010d8 <Read_All_Voltages+0x10c>
        float adc_voltage = (float)adc_raw_24v * current_vdda / 4095.0f;
 80010a4:	69b8      	ldr	r0, [r7, #24]
 80010a6:	f7ff f90f 	bl	80002c8 <__aeabi_ui2f>
 80010aa:	4602      	mov	r2, r0
 80010ac:	4b40      	ldr	r3, [pc, #256]	; (80011b0 <Read_All_Voltages+0x1e4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4619      	mov	r1, r3
 80010b2:	4610      	mov	r0, r2
 80010b4:	f7ff f960 	bl	8000378 <__aeabi_fmul>
 80010b8:	4603      	mov	r3, r0
 80010ba:	493e      	ldr	r1, [pc, #248]	; (80011b4 <Read_All_Voltages+0x1e8>)
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa0f 	bl	80004e0 <__aeabi_fdiv>
 80010c2:	4603      	mov	r3, r0
 80010c4:	60fb      	str	r3, [r7, #12]
        current_24v = adc_voltage * DIV_24V_FACTOR;
 80010c6:	493c      	ldr	r1, [pc, #240]	; (80011b8 <Read_All_Voltages+0x1ec>)
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f7ff f955 	bl	8000378 <__aeabi_fmul>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b3a      	ldr	r3, [pc, #232]	; (80011bc <Read_All_Voltages+0x1f0>)
 80010d4:	601a      	str	r2, [r3, #0]
    if (adc_raw_24v > 100 && adc_raw_24v < 4000) {
 80010d6:	e002      	b.n	80010de <Read_All_Voltages+0x112>
    } else {
        current_24v = 24.0f;
 80010d8:	4b38      	ldr	r3, [pc, #224]	; (80011bc <Read_All_Voltages+0x1f0>)
 80010da:	4a39      	ldr	r2, [pc, #228]	; (80011c0 <Read_All_Voltages+0x1f4>)
 80010dc:	601a      	str	r2, [r3, #0]
    }

    /* --- 12В (PA1, ADC2) --- */
    adc_raw_12v = Read_ADC_Average(&hadc2, ADC_CHANNEL_1, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 80010de:	2310      	movs	r3, #16
 80010e0:	2207      	movs	r2, #7
 80010e2:	2101      	movs	r1, #1
 80010e4:	4837      	ldr	r0, [pc, #220]	; (80011c4 <Read_All_Voltages+0x1f8>)
 80010e6:	f7ff ff37 	bl	8000f58 <Read_ADC_Average>
 80010ea:	6178      	str	r0, [r7, #20]
    if (adc_raw_12v > 100 && adc_raw_12v < 4000) {
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	2b64      	cmp	r3, #100	; 0x64
 80010f0:	d91d      	bls.n	800112e <Read_All_Voltages+0x162>
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80010f8:	d219      	bcs.n	800112e <Read_All_Voltages+0x162>
        float adc_voltage = (float)adc_raw_12v * current_vdda / 4095.0f;
 80010fa:	6978      	ldr	r0, [r7, #20]
 80010fc:	f7ff f8e4 	bl	80002c8 <__aeabi_ui2f>
 8001100:	4602      	mov	r2, r0
 8001102:	4b2b      	ldr	r3, [pc, #172]	; (80011b0 <Read_All_Voltages+0x1e4>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	4610      	mov	r0, r2
 800110a:	f7ff f935 	bl	8000378 <__aeabi_fmul>
 800110e:	4603      	mov	r3, r0
 8001110:	4928      	ldr	r1, [pc, #160]	; (80011b4 <Read_All_Voltages+0x1e8>)
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f9e4 	bl	80004e0 <__aeabi_fdiv>
 8001118:	4603      	mov	r3, r0
 800111a:	60bb      	str	r3, [r7, #8]
        current_12v = adc_voltage * DIV_12V_FACTOR;
 800111c:	492a      	ldr	r1, [pc, #168]	; (80011c8 <Read_All_Voltages+0x1fc>)
 800111e:	68b8      	ldr	r0, [r7, #8]
 8001120:	f7ff f92a 	bl	8000378 <__aeabi_fmul>
 8001124:	4603      	mov	r3, r0
 8001126:	461a      	mov	r2, r3
 8001128:	4b28      	ldr	r3, [pc, #160]	; (80011cc <Read_All_Voltages+0x200>)
 800112a:	601a      	str	r2, [r3, #0]
    if (adc_raw_12v > 100 && adc_raw_12v < 4000) {
 800112c:	e002      	b.n	8001134 <Read_All_Voltages+0x168>
    } else {
        current_12v = 12.0f;
 800112e:	4b27      	ldr	r3, [pc, #156]	; (80011cc <Read_All_Voltages+0x200>)
 8001130:	4a27      	ldr	r2, [pc, #156]	; (80011d0 <Read_All_Voltages+0x204>)
 8001132:	601a      	str	r2, [r3, #0]
    }

    /* --- 5В (PA5, ADC2) --- */
    adc_raw_5v = Read_ADC_Average(&hadc2, ADC_CHANNEL_5, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001134:	2310      	movs	r3, #16
 8001136:	2207      	movs	r2, #7
 8001138:	2105      	movs	r1, #5
 800113a:	4822      	ldr	r0, [pc, #136]	; (80011c4 <Read_All_Voltages+0x1f8>)
 800113c:	f7ff ff0c 	bl	8000f58 <Read_ADC_Average>
 8001140:	6138      	str	r0, [r7, #16]
    if (adc_raw_5v > 100 && adc_raw_5v < 4000) {
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	2b64      	cmp	r3, #100	; 0x64
 8001146:	d91e      	bls.n	8001186 <Read_All_Voltages+0x1ba>
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800114e:	d21a      	bcs.n	8001186 <Read_All_Voltages+0x1ba>
        float adc_voltage = (float)adc_raw_5v * current_vdda / 4095.0f;
 8001150:	6938      	ldr	r0, [r7, #16]
 8001152:	f7ff f8b9 	bl	80002c8 <__aeabi_ui2f>
 8001156:	4602      	mov	r2, r0
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <Read_All_Voltages+0x1e4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4619      	mov	r1, r3
 800115e:	4610      	mov	r0, r2
 8001160:	f7ff f90a 	bl	8000378 <__aeabi_fmul>
 8001164:	4603      	mov	r3, r0
 8001166:	4913      	ldr	r1, [pc, #76]	; (80011b4 <Read_All_Voltages+0x1e8>)
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f9b9 	bl	80004e0 <__aeabi_fdiv>
 800116e:	4603      	mov	r3, r0
 8001170:	607b      	str	r3, [r7, #4]
        current_5v = adc_voltage * DIV_5V_FACTOR;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4619      	mov	r1, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f7fe fff6 	bl	8000168 <__addsf3>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <Read_All_Voltages+0x208>)
 8001182:	601a      	str	r2, [r3, #0]
    if (adc_raw_5v > 100 && adc_raw_5v < 4000) {
 8001184:	e002      	b.n	800118c <Read_All_Voltages+0x1c0>
    } else {
        current_5v = 5.0f;
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <Read_All_Voltages+0x208>)
 8001188:	4a13      	ldr	r2, [pc, #76]	; (80011d8 <Read_All_Voltages+0x20c>)
 800118a:	601a      	str	r2, [r3, #0]
    }
}
 800118c:	3724      	adds	r7, #36	; 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd90      	pop	{r4, r7, pc}
 8001192:	bf00      	nop
 8001194:	20000127 	.word	0x20000127
 8001198:	20000128 	.word	0x20000128
 800119c:	080064b8 	.word	0x080064b8
 80011a0:	40012400 	.word	0x40012400
 80011a4:	200000c0 	.word	0x200000c0
 80011a8:	1ffff7ba 	.word	0x1ffff7ba
 80011ac:	40533333 	.word	0x40533333
 80011b0:	20000000 	.word	0x20000000
 80011b4:	457ff000 	.word	0x457ff000
 80011b8:	4111999a 	.word	0x4111999a
 80011bc:	20000004 	.word	0x20000004
 80011c0:	41c00000 	.word	0x41c00000
 80011c4:	200000f0 	.word	0x200000f0
 80011c8:	40900000 	.word	0x40900000
 80011cc:	20000008 	.word	0x20000008
 80011d0:	41400000 	.word	0x41400000
 80011d4:	2000000c 	.word	0x2000000c
 80011d8:	40a00000 	.word	0x40a00000

080011dc <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	; 0x50
 80011e0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011e6:	2228      	movs	r2, #40	; 0x28
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f004 fcce 	bl	8005b8c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120c:	2301      	movs	r3, #1
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001210:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001214:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121a:	2301      	movs	r3, #1
 800121c:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121e:	2302      	movs	r3, #2
 8001220:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001222:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001228:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800122c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001232:	4618      	mov	r0, r3
 8001234:	f003 f9be 	bl	80045b4 <HAL_RCC_OscConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0x66>
    {
        Error_Handler();
 800123e:	f000 f9f1 	bl	8001624 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001242:	230f      	movs	r3, #15
 8001244:	617b      	str	r3, [r7, #20]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001246:	2302      	movs	r3, #2
 8001248:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800124e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001252:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2102      	movs	r1, #2
 800125e:	4618      	mov	r0, r3
 8001260:	f003 fc2a 	bl	8004ab8 <HAL_RCC_ClockConfig>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <SystemClock_Config+0x92>
    {
        Error_Handler();
 800126a:	f000 f9db 	bl	8001624 <Error_Handler>
    }

    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800126e:	2302      	movs	r3, #2
 8001270:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001276:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	4618      	mov	r0, r3
 800127c:	f003 fdb4 	bl	8004de8 <HAL_RCCEx_PeriphCLKConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0xae>
    {
        Error_Handler();
 8001286:	f000 f9cd 	bl	8001624 <Error_Handler>
    }
}
 800128a:	bf00      	nop
 800128c:	3750      	adds	r7, #80	; 0x50
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	; 0x28
 8001298:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 0318 	add.w	r3, r7, #24
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a8:	4b72      	ldr	r3, [pc, #456]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	4a71      	ldr	r2, [pc, #452]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012ae:	f043 0310 	orr.w	r3, r3, #16
 80012b2:	6193      	str	r3, [r2, #24]
 80012b4:	4b6f      	ldr	r3, [pc, #444]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	f003 0310 	and.w	r3, r3, #16
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c0:	4b6c      	ldr	r3, [pc, #432]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	4a6b      	ldr	r2, [pc, #428]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012c6:	f043 0320 	orr.w	r3, r3, #32
 80012ca:	6193      	str	r3, [r2, #24]
 80012cc:	4b69      	ldr	r3, [pc, #420]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0320 	and.w	r3, r3, #32
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d8:	4b66      	ldr	r3, [pc, #408]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	4a65      	ldr	r2, [pc, #404]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012de:	f043 0304 	orr.w	r3, r3, #4
 80012e2:	6193      	str	r3, [r2, #24]
 80012e4:	4b63      	ldr	r3, [pc, #396]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	f003 0304 	and.w	r3, r3, #4
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f0:	4b60      	ldr	r3, [pc, #384]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	4a5f      	ldr	r2, [pc, #380]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012f6:	f043 0308 	orr.w	r3, r3, #8
 80012fa:	6193      	str	r3, [r2, #24]
 80012fc:	4b5d      	ldr	r3, [pc, #372]	; (8001474 <MX_GPIO_Init+0x1e0>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f003 0308 	and.w	r3, r3, #8
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 8001308:	4b5a      	ldr	r3, [pc, #360]	; (8001474 <MX_GPIO_Init+0x1e0>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a59      	ldr	r2, [pc, #356]	; (8001474 <MX_GPIO_Init+0x1e0>)
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b57      	ldr	r3, [pc, #348]	; (8001474 <MX_GPIO_Init+0x1e0>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f003 0301 	and.w	r3, r3, #1
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	687b      	ldr	r3, [r7, #4]

    /* Настройка кварца 32768 Гц на PC14/PC15 */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001320:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132e:	2303      	movs	r3, #3
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001332:	f107 0318 	add.w	r3, r7, #24
 8001336:	4619      	mov	r1, r3
 8001338:	484f      	ldr	r0, [pc, #316]	; (8001478 <MX_GPIO_Init+0x1e4>)
 800133a:	f002 ff85 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка аналоговых входов */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 800133e:	2323      	movs	r3, #35	; 0x23
 8001340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001342:	2303      	movs	r3, #3
 8001344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134a:	f107 0318 	add.w	r3, r7, #24
 800134e:	4619      	mov	r1, r3
 8001350:	484a      	ldr	r0, [pc, #296]	; (800147c <MX_GPIO_Init+0x1e8>)
 8001352:	f002 ff79 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка PB1 для захвата времени пролёта (CLIK - TIM3_CH4) */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001356:	2302      	movs	r3, #2
 8001358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	2300      	movs	r3, #0
 8001360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001362:	2303      	movs	r3, #3
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 0318 	add.w	r3, r7, #24
 800136a:	4619      	mov	r1, r3
 800136c:	4844      	ldr	r0, [pc, #272]	; (8001480 <MX_GPIO_Init+0x1ec>)
 800136e:	f002 ff6b 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка PB5 как цифрового выхода для генерации импульсов (Gen_Impuls) */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001372:	2320      	movs	r3, #32
 8001374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001376:	2301      	movs	r3, #1
 8001378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137e:	2303      	movs	r3, #3
 8001380:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001382:	f107 0318 	add.w	r3, r7, #24
 8001386:	4619      	mov	r1, r3
 8001388:	483d      	ldr	r0, [pc, #244]	; (8001480 <MX_GPIO_Init+0x1ec>)
 800138a:	f002 ff5d 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка PB6 как выхода управления питанием 5В (активный низкий уровень) */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800138e:	2340      	movs	r3, #64	; 0x40
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001392:	2301      	movs	r3, #1
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800139a:	2303      	movs	r3, #3
 800139c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	f107 0318 	add.w	r3, r7, #24
 80013a2:	4619      	mov	r1, r3
 80013a4:	4836      	ldr	r0, [pc, #216]	; (8001480 <MX_GPIO_Init+0x1ec>)
 80013a6:	f002 ff4f 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка красного светодиода на PB11 (загорается при захвате сигнала) */
    GPIO_InitStruct.Pin = LED_RED_PIN;
 80013aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2302      	movs	r3, #2
 80013ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013bc:	f107 0318 	add.w	r3, r7, #24
 80013c0:	4619      	mov	r1, r3
 80013c2:	482f      	ldr	r0, [pc, #188]	; (8001480 <MX_GPIO_Init+0x1ec>)
 80013c4:	f002 ff40 	bl	8004248 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);  // Изначально ВЫКЛ
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ce:	482c      	ldr	r0, [pc, #176]	; (8001480 <MX_GPIO_Init+0x1ec>)
 80013d0:	f003 f8be 	bl	8004550 <HAL_GPIO_WritePin>

    /* Настройка синего светодиода на PB12 (мигает для индикации работы) */
    GPIO_InitStruct.Pin = LED_BLUE_PIN;
 80013d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2302      	movs	r3, #2
 80013e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 0318 	add.w	r3, r7, #24
 80013ea:	4619      	mov	r1, r3
 80013ec:	4824      	ldr	r0, [pc, #144]	; (8001480 <MX_GPIO_Init+0x1ec>)
 80013ee:	f002 ff2b 	bl	8004248 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, LED_BLUE_PIN, LED_BLUE_OFF);  // Изначально ВЫКЛ
 80013f2:	2200      	movs	r2, #0
 80013f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f8:	4821      	ldr	r0, [pc, #132]	; (8001480 <MX_GPIO_Init+0x1ec>)
 80013fa:	f003 f8a9 	bl	8004550 <HAL_GPIO_WritePin>

    /* ВАЖНО: Питание 5В постоянно ВКЛЮЧЕНО (низкий уровень на PB6) */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, POWER_5V_ON);  // LOW = питание ВКЛ
 80013fe:	2200      	movs	r2, #0
 8001400:	2140      	movs	r1, #64	; 0x40
 8001402:	481f      	ldr	r0, [pc, #124]	; (8001480 <MX_GPIO_Init+0x1ec>)
 8001404:	f003 f8a4 	bl	8004550 <HAL_GPIO_WritePin>

    /* Настройка USART1 (PA9-TX, PA10-RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001408:	f44f 7300 	mov.w	r3, #512	; 0x200
 800140c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001416:	f107 0318 	add.w	r3, r7, #24
 800141a:	4619      	mov	r1, r3
 800141c:	4817      	ldr	r0, [pc, #92]	; (800147c <MX_GPIO_Init+0x1e8>)
 800141e:	f002 ff13 	bl	8004248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001422:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001428:	2300      	movs	r3, #0
 800142a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142c:	2301      	movs	r3, #1
 800142e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	4619      	mov	r1, r3
 8001436:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_GPIO_Init+0x1e8>)
 8001438:	f002 ff06 	bl	8004248 <HAL_GPIO_Init>

    /* Настройка USART2 (PA2-TX, PA3-RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800143c:	2304      	movs	r3, #4
 800143e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	f107 0318 	add.w	r3, r7, #24
 800144c:	4619      	mov	r1, r3
 800144e:	480b      	ldr	r0, [pc, #44]	; (800147c <MX_GPIO_Init+0x1e8>)
 8001450:	f002 fefa 	bl	8004248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001454:	2308      	movs	r3, #8
 8001456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001458:	2300      	movs	r3, #0
 800145a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800145c:	2301      	movs	r3, #1
 800145e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 0318 	add.w	r3, r7, #24
 8001464:	4619      	mov	r1, r3
 8001466:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_GPIO_Init+0x1e8>)
 8001468:	f002 feee 	bl	8004248 <HAL_GPIO_Init>
}
 800146c:	bf00      	nop
 800146e:	3728      	adds	r7, #40	; 0x28
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40021000 	.word	0x40021000
 8001478:	40011000 	.word	0x40011000
 800147c:	40010800 	.word	0x40010800
 8001480:	40010c00 	.word	0x40010c00

08001484 <MX_USART1_UART_Init>:

/**
  * @brief USART1 Initialization Function (ModBus)
  */
static void MX_USART1_UART_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8001488:	4b11      	ldr	r3, [pc, #68]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 800148a:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <MX_USART1_UART_Init+0x50>)
 800148c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 8001490:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001494:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001496:	4b0e      	ldr	r3, [pc, #56]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 800149c:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80014a2:	4b0b      	ldr	r3, [pc, #44]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80014a8:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 80014aa:	220c      	movs	r2, #12
 80014ac:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ae:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ba:	4805      	ldr	r0, [pc, #20]	; (80014d0 <MX_USART1_UART_Init+0x4c>)
 80014bc:	f003 fe0a 	bl	80050d4 <HAL_UART_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 80014c6:	f000 f8ad 	bl	8001624 <Error_Handler>
    }
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000038 	.word	0x20000038
 80014d4:	40013800 	.word	0x40013800

080014d8 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (Debug)
  */
static void MX_USART2_UART_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <MX_USART2_UART_Init+0x50>)
 80014e0:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 80014e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014e8:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 80014fe:	220c      	movs	r2, #12
 8001500:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800150e:	4805      	ldr	r0, [pc, #20]	; (8001524 <MX_USART2_UART_Init+0x4c>)
 8001510:	f003 fde0 	bl	80050d4 <HAL_UART_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 800151a:	f000 f883 	bl	8001624 <Error_Handler>
    }
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	2000007c 	.word	0x2000007c
 8001528:	40004400 	.word	0x40004400

0800152c <MX_ADC1_Init>:

/**
  * @brief ADC1 Initialization Function
  */
static void MX_ADC1_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]

    hadc1.Instance = ADC1;
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_ADC1_Init+0x74>)
 800153e:	4a19      	ldr	r2, [pc, #100]	; (80015a4 <MX_ADC1_Init+0x78>)
 8001540:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001542:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <MX_ADC1_Init+0x74>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_ADC1_Init+0x74>)
 800154a:	2200      	movs	r2, #0
 800154c:	731a      	strb	r2, [r3, #12]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <MX_ADC1_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	751a      	strb	r2, [r3, #20]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <MX_ADC1_Init+0x74>)
 8001556:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800155a:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800155c:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <MX_ADC1_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion = 1;
 8001562:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_ADC1_Init+0x74>)
 8001564:	2201      	movs	r2, #1
 8001566:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001568:	480d      	ldr	r0, [pc, #52]	; (80015a0 <MX_ADC1_Init+0x74>)
 800156a:	f001 fecb 	bl	8003304 <HAL_ADC_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_ADC1_Init+0x4c>
    {
        Error_Handler();
 8001574:	f000 f856 	bl	8001624 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_0;
 8001578:	2300      	movs	r3, #0
 800157a:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800157c:	2301      	movs	r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001580:	2307      	movs	r3, #7
 8001582:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_ADC1_Init+0x74>)
 800158a:	f002 fa55 	bl	8003a38 <HAL_ADC_ConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_ADC1_Init+0x6c>
    {
        Error_Handler();
 8001594:	f000 f846 	bl	8001624 <Error_Handler>
    }
}
 8001598:	bf00      	nop
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	200000c0 	.word	0x200000c0
 80015a4:	40012400 	.word	0x40012400

080015a8 <MX_ADC2_Init>:

/**
  * @brief ADC2 Initialization Function
  */
static void MX_ADC2_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]

    hadc2.Instance = ADC2;
 80015b8:	4b18      	ldr	r3, [pc, #96]	; (800161c <MX_ADC2_Init+0x74>)
 80015ba:	4a19      	ldr	r2, [pc, #100]	; (8001620 <MX_ADC2_Init+0x78>)
 80015bc:	601a      	str	r2, [r3, #0]
    hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015be:	4b17      	ldr	r3, [pc, #92]	; (800161c <MX_ADC2_Init+0x74>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
    hadc2.Init.ContinuousConvMode = DISABLE;
 80015c4:	4b15      	ldr	r3, [pc, #84]	; (800161c <MX_ADC2_Init+0x74>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	731a      	strb	r2, [r3, #12]
    hadc2.Init.DiscontinuousConvMode = DISABLE;
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <MX_ADC2_Init+0x74>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	751a      	strb	r2, [r3, #20]
    hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <MX_ADC2_Init+0x74>)
 80015d2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80015d6:	61da      	str	r2, [r3, #28]
    hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015d8:	4b10      	ldr	r3, [pc, #64]	; (800161c <MX_ADC2_Init+0x74>)
 80015da:	2200      	movs	r2, #0
 80015dc:	605a      	str	r2, [r3, #4]
    hadc2.Init.NbrOfConversion = 1;
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <MX_ADC2_Init+0x74>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80015e4:	480d      	ldr	r0, [pc, #52]	; (800161c <MX_ADC2_Init+0x74>)
 80015e6:	f001 fe8d 	bl	8003304 <HAL_ADC_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_ADC2_Init+0x4c>
    {
        Error_Handler();
 80015f0:	f000 f818 	bl	8001624 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_1;
 80015f4:	2301      	movs	r3, #1
 80015f6:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80015f8:	2301      	movs	r3, #1
 80015fa:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80015fc:	2307      	movs	r3, #7
 80015fe:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <MX_ADC2_Init+0x74>)
 8001606:	f002 fa17 	bl	8003a38 <HAL_ADC_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_ADC2_Init+0x6c>
    {
        Error_Handler();
 8001610:	f000 f808 	bl	8001624 <Error_Handler>
    }
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200000f0 	.word	0x200000f0
 8001620:	40012800 	.word	0x40012800

08001624 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  */
void Error_Handler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001628:	b672      	cpsid	i
}
 800162a:	bf00      	nop
    __disable_irq();
    while (1)
    {
        /* Мигание красным светодиодом при критической ошибке */
        HAL_GPIO_TogglePin(GPIOB, LED_RED_PIN);
 800162c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001630:	4803      	ldr	r0, [pc, #12]	; (8001640 <Error_Handler+0x1c>)
 8001632:	f002 ffa5 	bl	8004580 <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 8001636:	20c8      	movs	r0, #200	; 0xc8
 8001638:	f001 fe40 	bl	80032bc <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOB, LED_RED_PIN);
 800163c:	e7f6      	b.n	800162c <Error_Handler+0x8>
 800163e:	bf00      	nop
 8001640:	40010c00 	.word	0x40010c00

08001644 <modbus_uint32_to_str>:
/* Внешние переменные -----------------------------------------------------*/
extern UART_HandleTypeDef huart1;

/* Вспомогательная функция для преобразования числа в строку в modbus.c */
static void modbus_uint32_to_str(uint32_t value, char* buffer)
{
 8001644:	b480      	push	{r7}
 8001646:	b089      	sub	sp, #36	; 0x24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
    if (value == 0) {
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d107      	bne.n	8001664 <modbus_uint32_to_str+0x20>
        buffer[0] = '0';
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	2230      	movs	r2, #48	; 0x30
 8001658:	701a      	strb	r2, [r3, #0]
        buffer[1] = '\0';
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	3301      	adds	r3, #1
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
 8001662:	e03d      	b.n	80016e0 <modbus_uint32_to_str+0x9c>
        return;
    }

    char temp[16];
    int i = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]

    while (value > 0 && i < 15) {
 8001668:	e019      	b.n	800169e <modbus_uint32_to_str+0x5a>
        temp[i++] = (value % 10) + '0';
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <modbus_uint32_to_str+0xa4>)
 800166e:	fba3 2301 	umull	r2, r3, r3, r1
 8001672:	08da      	lsrs	r2, r3, #3
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	1aca      	subs	r2, r1, r3
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	1c59      	adds	r1, r3, #1
 8001684:	61f9      	str	r1, [r7, #28]
 8001686:	3230      	adds	r2, #48	; 0x30
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	3320      	adds	r3, #32
 800168c:	443b      	add	r3, r7
 800168e:	f803 2c18 	strb.w	r2, [r3, #-24]
        value /= 10;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <modbus_uint32_to_str+0xa4>)
 8001696:	fba2 2303 	umull	r2, r3, r2, r3
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	607b      	str	r3, [r7, #4]
    while (value > 0 && i < 15) {
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d002      	beq.n	80016aa <modbus_uint32_to_str+0x66>
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	2b0e      	cmp	r3, #14
 80016a8:	dddf      	ble.n	800166a <modbus_uint32_to_str+0x26>
    }

    for (int j = 0; j < i; j++) {
 80016aa:	2300      	movs	r3, #0
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	e00e      	b.n	80016ce <modbus_uint32_to_str+0x8a>
        buffer[j] = temp[i - j - 1];
 80016b0:	69fa      	ldr	r2, [r7, #28]
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	1e5a      	subs	r2, r3, #1
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	6839      	ldr	r1, [r7, #0]
 80016bc:	440b      	add	r3, r1
 80016be:	3220      	adds	r2, #32
 80016c0:	443a      	add	r2, r7
 80016c2:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80016c6:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < i; j++) {
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3301      	adds	r3, #1
 80016cc:	61bb      	str	r3, [r7, #24]
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	dbec      	blt.n	80016b0 <modbus_uint32_to_str+0x6c>
    }
    buffer[i] = '\0';
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	4413      	add	r3, r2
 80016dc:	2200      	movs	r2, #0
 80016de:	701a      	strb	r2, [r3, #0]
}
 80016e0:	3724      	adds	r7, #36	; 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	cccccccd 	.word	0xcccccccd

080016ec <ModBus_CRC16>:

/* Функции для работы с CRC16 ---------------------------------------------*/
uint16_t ModBus_CRC16(const uint8_t *data, uint16_t length)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	807b      	strh	r3, [r7, #2]
    uint16_t crc = MODBUS_CRC_INIT;
 80016f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016fc:	81fb      	strh	r3, [r7, #14]
    uint8_t bit;

    while(length--) {
 80016fe:	e01f      	b.n	8001740 <ModBus_CRC16+0x54>
        crc ^= *data++;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b29a      	uxth	r2, r3
 800170a:	89fb      	ldrh	r3, [r7, #14]
 800170c:	4053      	eors	r3, r2
 800170e:	81fb      	strh	r3, [r7, #14]

        for(bit = 0; bit < 8; bit++) {
 8001710:	2300      	movs	r3, #0
 8001712:	737b      	strb	r3, [r7, #13]
 8001714:	e011      	b.n	800173a <ModBus_CRC16+0x4e>
            if(crc & 0x0001) {
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	2b00      	cmp	r3, #0
 800171e:	d006      	beq.n	800172e <ModBus_CRC16+0x42>
                crc = (crc >> 1) ^ 0xA001;
 8001720:	89fb      	ldrh	r3, [r7, #14]
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	b29a      	uxth	r2, r3
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <ModBus_CRC16+0x6c>)
 8001728:	4053      	eors	r3, r2
 800172a:	81fb      	strh	r3, [r7, #14]
 800172c:	e002      	b.n	8001734 <ModBus_CRC16+0x48>
            } else {
                crc >>= 1;
 800172e:	89fb      	ldrh	r3, [r7, #14]
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	81fb      	strh	r3, [r7, #14]
        for(bit = 0; bit < 8; bit++) {
 8001734:	7b7b      	ldrb	r3, [r7, #13]
 8001736:	3301      	adds	r3, #1
 8001738:	737b      	strb	r3, [r7, #13]
 800173a:	7b7b      	ldrb	r3, [r7, #13]
 800173c:	2b07      	cmp	r3, #7
 800173e:	d9ea      	bls.n	8001716 <ModBus_CRC16+0x2a>
    while(length--) {
 8001740:	887b      	ldrh	r3, [r7, #2]
 8001742:	1e5a      	subs	r2, r3, #1
 8001744:	807a      	strh	r2, [r7, #2]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1da      	bne.n	8001700 <ModBus_CRC16+0x14>
            }
        }
    }

    return crc;
 800174a:	89fb      	ldrh	r3, [r7, #14]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	ffffa001 	.word	0xffffa001

0800175c <ModBus_SendException>:

/* Отправка исключения ----------------------------------------------------*/
static void ModBus_SendException(uint8_t function, uint8_t exception_code)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	460a      	mov	r2, r1
 8001766:	71fb      	strb	r3, [r7, #7]
 8001768:	4613      	mov	r3, r2
 800176a:	71bb      	strb	r3, [r7, #6]
    uint8_t response[5];
    uint16_t crc;

    response[0] = modbus.device_address;
 800176c:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <ModBus_SendException+0x68>)
 800176e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001772:	723b      	strb	r3, [r7, #8]
    response[1] = function | 0x80;
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800177a:	b2db      	uxtb	r3, r3
 800177c:	727b      	strb	r3, [r7, #9]
    response[2] = exception_code;
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	72bb      	strb	r3, [r7, #10]

    crc = ModBus_CRC16(response, 3);
 8001782:	f107 0308 	add.w	r3, r7, #8
 8001786:	2103      	movs	r1, #3
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ffaf 	bl	80016ec <ModBus_CRC16>
 800178e:	4603      	mov	r3, r0
 8001790:	81fb      	strh	r3, [r7, #14]
    response[3] = crc & 0xFF;
 8001792:	89fb      	ldrh	r3, [r7, #14]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	72fb      	strb	r3, [r7, #11]
    response[4] = (crc >> 8) & 0xFF;
 8001798:	89fb      	ldrh	r3, [r7, #14]
 800179a:	0a1b      	lsrs	r3, r3, #8
 800179c:	b29b      	uxth	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	733b      	strb	r3, [r7, #12]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, 5);
 80017a2:	f107 0308 	add.w	r3, r7, #8
 80017a6:	2105      	movs	r1, #5
 80017a8:	4618      	mov	r0, r3
 80017aa:	f001 f995 	bl	8002ad8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, 5, 200);
 80017ae:	f107 0108 	add.w	r1, r7, #8
 80017b2:	23c8      	movs	r3, #200	; 0xc8
 80017b4:	2205      	movs	r2, #5
 80017b6:	4804      	ldr	r0, [pc, #16]	; (80017c8 <ModBus_SendException+0x6c>)
 80017b8:	f003 fcd9 	bl	800516e <HAL_UART_Transmit>
}
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	2000014c 	.word	0x2000014c
 80017c8:	20000038 	.word	0x20000038

080017cc <FloatToRegisters>:

/* Преобразование float в два регистра ------------------------------------*/
static void FloatToRegisters(float value, uint16_t *reg_high, uint16_t *reg_low)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
    union {
        float f;
        uint32_t u32;
    } converter;

    converter.f = value;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	617b      	str	r3, [r7, #20]
    *reg_high = (converter.u32 >> 16) & 0xFFFF;
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	0c1b      	lsrs	r3, r3, #16
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	801a      	strh	r2, [r3, #0]
    *reg_low = converter.u32 & 0xFFFF;
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	801a      	strh	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	371c      	adds	r7, #28
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <ModBus_ReadHoldingRegisters>:

/* Чтение holding регистров (функция 0x03) --------------------------------*/
static void ModBus_ReadHoldingRegisters(uint16_t start_addr, uint16_t reg_count)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b0c6      	sub	sp, #280	; 0x118
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4602      	mov	r2, r0
 8001800:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001804:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001808:	801a      	strh	r2, [r3, #0]
 800180a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800180e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001812:	460a      	mov	r2, r1
 8001814:	801a      	strh	r2, [r3, #0]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 8001816:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800181a:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	2b1f      	cmp	r3, #31
 8001822:	d904      	bls.n	800182e <ModBus_ReadHoldingRegisters+0x36>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001824:	2102      	movs	r1, #2
 8001826:	2003      	movs	r0, #3
 8001828:	f7ff ff98 	bl	800175c <ModBus_SendException>
        return;
 800182c:	e0cd      	b.n	80019ca <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (reg_count == 0 || reg_count > 125) {
 800182e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001832:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d006      	beq.n	800184a <ModBus_ReadHoldingRegisters+0x52>
 800183c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001840:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	2b7d      	cmp	r3, #125	; 0x7d
 8001848:	d904      	bls.n	8001854 <ModBus_ReadHoldingRegisters+0x5c>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800184a:	2103      	movs	r1, #3
 800184c:	2003      	movs	r0, #3
 800184e:	f7ff ff85 	bl	800175c <ModBus_SendException>
        return;
 8001852:	e0ba      	b.n	80019ca <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 8001854:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001858:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 800185c:	881a      	ldrh	r2, [r3, #0]
 800185e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001862:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	4413      	add	r3, r2
 800186a:	2b20      	cmp	r3, #32
 800186c:	dd04      	ble.n	8001878 <ModBus_ReadHoldingRegisters+0x80>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800186e:	2102      	movs	r1, #2
 8001870:	2003      	movs	r0, #3
 8001872:	f7ff ff73 	bl	800175c <ModBus_SendException>
        return;
 8001876:	e0a8      	b.n	80019ca <ModBus_ReadHoldingRegisters+0x1d2>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 800187e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001882:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 800188e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001898:	461a      	mov	r2, r3
 800189a:	4b4e      	ldr	r3, [pc, #312]	; (80019d4 <ModBus_ReadHoldingRegisters+0x1dc>)
 800189c:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 80018a0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018a4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80018a8:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_HOLDING_REGISTERS;
 80018aa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 80018b4:	461a      	mov	r2, r3
 80018b6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80018be:	2103      	movs	r1, #3
 80018c0:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 80018c2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 80018cc:	461a      	mov	r2, r3
 80018ce:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80018d2:	b2d9      	uxtb	r1, r3
 80018d4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018d8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80018dc:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 80018de:	2300      	movs	r3, #0
 80018e0:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 80018e4:	e02f      	b.n	8001946 <ModBus_ReadHoldingRegisters+0x14e>
        uint16_t reg_value = modbus.holding_regs[start_addr + i];
 80018e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018ea:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 80018ee:	881a      	ldrh	r2, [r3, #0]
 80018f0:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 80018f4:	4413      	add	r3, r2
 80018f6:	4a37      	ldr	r2, [pc, #220]	; (80019d4 <ModBus_ReadHoldingRegisters+0x1dc>)
 80018f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018fc:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001900:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001904:	0a1b      	lsrs	r3, r3, #8
 8001906:	b299      	uxth	r1, r3
 8001908:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 800190c:	1c5a      	adds	r2, r3, #1
 800190e:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001912:	461a      	mov	r2, r3
 8001914:	b2c9      	uxtb	r1, r1
 8001916:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800191a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800191e:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001920:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001924:	1c5a      	adds	r2, r3, #1
 8001926:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 800192a:	461a      	mov	r2, r3
 800192c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001930:	b2d9      	uxtb	r1, r3
 8001932:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001936:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800193a:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 800193c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001940:	3301      	adds	r3, #1
 8001942:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001946:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800194a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800194e:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	429a      	cmp	r2, r3
 8001956:	d3c6      	bcc.n	80018e6 <ModBus_ReadHoldingRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001958:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 800195c:	f107 030c 	add.w	r3, r7, #12
 8001960:	4611      	mov	r1, r2
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fec2 	bl	80016ec <ModBus_CRC16>
 8001968:	4603      	mov	r3, r0
 800196a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 800196e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001972:	1c5a      	adds	r2, r3, #1
 8001974:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001978:	461a      	mov	r2, r3
 800197a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 800197e:	b2d9      	uxtb	r1, r3
 8001980:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001984:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001988:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 800198a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	b299      	uxth	r1, r3
 8001992:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 800199c:	461a      	mov	r2, r3
 800199e:	b2c9      	uxtb	r1, r1
 80019a0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80019a4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80019a8:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 80019aa:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 80019ae:	f107 030c 	add.w	r3, r7, #12
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f001 f88f 	bl	8002ad8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 80019ba:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 80019be:	f107 010c 	add.w	r1, r7, #12
 80019c2:	23c8      	movs	r3, #200	; 0xc8
 80019c4:	4804      	ldr	r0, [pc, #16]	; (80019d8 <ModBus_ReadHoldingRegisters+0x1e0>)
 80019c6:	f003 fbd2 	bl	800516e <HAL_UART_Transmit>
}
 80019ca:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	2000014c 	.word	0x2000014c
 80019d8:	20000038 	.word	0x20000038

080019dc <ModBus_ReadInputRegisters>:

/* Чтение input регистров (функция 0x04) ---------------------------------*/
static void ModBus_ReadInputRegisters(uint16_t start_addr, uint16_t reg_count)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b0c6      	sub	sp, #280	; 0x118
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4602      	mov	r2, r0
 80019e4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80019e8:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 80019ec:	801a      	strh	r2, [r3, #0]
 80019ee:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80019f2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80019f6:	460a      	mov	r2, r1
 80019f8:	801a      	strh	r2, [r3, #0]
    if (start_addr >= REG_INPUT_REG_COUNT) {
 80019fa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80019fe:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	2b11      	cmp	r3, #17
 8001a06:	d904      	bls.n	8001a12 <ModBus_ReadInputRegisters+0x36>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001a08:	2102      	movs	r1, #2
 8001a0a:	2004      	movs	r0, #4
 8001a0c:	f7ff fea6 	bl	800175c <ModBus_SendException>
        return;
 8001a10:	e0ce      	b.n	8001bb0 <ModBus_ReadInputRegisters+0x1d4>
    }

    if (reg_count == 0 || reg_count > 125) {
 8001a12:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a16:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d006      	beq.n	8001a2e <ModBus_ReadInputRegisters+0x52>
 8001a20:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a24:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	2b7d      	cmp	r3, #125	; 0x7d
 8001a2c:	d904      	bls.n	8001a38 <ModBus_ReadInputRegisters+0x5c>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001a2e:	2103      	movs	r1, #3
 8001a30:	2004      	movs	r0, #4
 8001a32:	f7ff fe93 	bl	800175c <ModBus_SendException>
        return;
 8001a36:	e0bb      	b.n	8001bb0 <ModBus_ReadInputRegisters+0x1d4>
    }

    if (start_addr + reg_count > REG_INPUT_REG_COUNT) {
 8001a38:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a3c:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001a40:	881a      	ldrh	r2, [r3, #0]
 8001a42:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a46:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a4a:	881b      	ldrh	r3, [r3, #0]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	2b12      	cmp	r3, #18
 8001a50:	dd04      	ble.n	8001a5c <ModBus_ReadInputRegisters+0x80>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001a52:	2102      	movs	r1, #2
 8001a54:	2004      	movs	r0, #4
 8001a56:	f7ff fe81 	bl	800175c <ModBus_SendException>
        return;
 8001a5a:	e0a9      	b.n	8001bb0 <ModBus_ReadInputRegisters+0x1d4>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 8001a62:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a66:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a6a:	881b      	ldrh	r3, [r3, #0]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 8001a72:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b4e      	ldr	r3, [pc, #312]	; (8001bb8 <ModBus_ReadInputRegisters+0x1dc>)
 8001a80:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8001a84:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a88:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001a8c:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_INPUT_REGISTERS;
 8001a8e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001a92:	1c5a      	adds	r2, r3, #1
 8001a94:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001a98:	461a      	mov	r2, r3
 8001a9a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001a9e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8001aa6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8001ab6:	b2d9      	uxtb	r1, r3
 8001ab8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001abc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001ac0:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001ac8:	e030      	b.n	8001b2c <ModBus_ReadInputRegisters+0x150>
        uint16_t reg_value = modbus.input_regs[start_addr + i];
 8001aca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ace:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001ad2:	881a      	ldrh	r2, [r3, #0]
 8001ad4:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001ad8:	4413      	add	r3, r2
 8001ada:	4a37      	ldr	r2, [pc, #220]	; (8001bb8 <ModBus_ReadInputRegisters+0x1dc>)
 8001adc:	3320      	adds	r3, #32
 8001ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ae2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001ae6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001aea:	0a1b      	lsrs	r3, r3, #8
 8001aec:	b299      	uxth	r1, r3
 8001aee:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001af2:	1c5a      	adds	r2, r3, #1
 8001af4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001af8:	461a      	mov	r2, r3
 8001afa:	b2c9      	uxtb	r1, r1
 8001afc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b00:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b04:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001b06:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001b0a:	1c5a      	adds	r2, r3, #1
 8001b0c:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001b10:	461a      	mov	r2, r3
 8001b12:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001b16:	b2d9      	uxtb	r1, r3
 8001b18:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b1c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b20:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8001b22:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001b26:	3301      	adds	r3, #1
 8001b28:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001b2c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b30:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b34:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d3c5      	bcc.n	8001aca <ModBus_ReadInputRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001b3e:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	4611      	mov	r1, r2
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fdcf 	bl	80016ec <ModBus_CRC16>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 8001b54:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001b5e:	461a      	mov	r2, r3
 8001b60:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001b64:	b2d9      	uxtb	r1, r3
 8001b66:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b6a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b6e:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 8001b70:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001b74:	0a1b      	lsrs	r3, r3, #8
 8001b76:	b299      	uxth	r1, r3
 8001b78:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001b82:	461a      	mov	r2, r3
 8001b84:	b2c9      	uxtb	r1, r1
 8001b86:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b8a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b8e:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001b90:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 ff9c 	bl	8002ad8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001ba0:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001ba4:	f107 010c 	add.w	r1, r7, #12
 8001ba8:	23c8      	movs	r3, #200	; 0xc8
 8001baa:	4804      	ldr	r0, [pc, #16]	; (8001bbc <ModBus_ReadInputRegisters+0x1e0>)
 8001bac:	f003 fadf 	bl	800516e <HAL_UART_Transmit>
}
 8001bb0:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	2000014c 	.word	0x2000014c
 8001bbc:	20000038 	.word	0x20000038

08001bc0 <ModBus_WriteSingleRegister>:

/* Запись одного регистра (функция 0x06) ----------------------------------*/
static void ModBus_WriteSingleRegister(uint16_t reg_addr, uint16_t value)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	460a      	mov	r2, r1
 8001bca:	80fb      	strh	r3, [r7, #6]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	80bb      	strh	r3, [r7, #4]
    if (reg_addr >= HOLD_HOLDING_REG_COUNT) {
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	2b1f      	cmp	r3, #31
 8001bd4:	d904      	bls.n	8001be0 <ModBus_WriteSingleRegister+0x20>
        ModBus_SendException(0x06, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	2006      	movs	r0, #6
 8001bda:	f7ff fdbf 	bl	800175c <ModBus_SendException>
 8001bde:	e093      	b.n	8001d08 <ModBus_WriteSingleRegister+0x148>
        return;
    }

    // Записываем значение в регистр
    modbus.holding_regs[reg_addr] = value;
 8001be0:	88fb      	ldrh	r3, [r7, #6]
 8001be2:	494b      	ldr	r1, [pc, #300]	; (8001d10 <ModBus_WriteSingleRegister+0x150>)
 8001be4:	88ba      	ldrh	r2, [r7, #4]
 8001be6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Если изменился адрес устройства, обновляем его
    if (reg_addr == HOLD_DEVICE_ADDR) {
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d122      	bne.n	8001c36 <ModBus_WriteSingleRegister+0x76>
        uint8_t new_addr = (uint8_t)(value & 0xFF);
 8001bf0:	88bb      	ldrh	r3, [r7, #4]
 8001bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (new_addr >= 1 && new_addr <= 247) {
 8001bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d01b      	beq.n	8001c36 <ModBus_WriteSingleRegister+0x76>
 8001bfe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c02:	2bf7      	cmp	r3, #247	; 0xf7
 8001c04:	d817      	bhi.n	8001c36 <ModBus_WriteSingleRegister+0x76>
            modbus.device_address = new_addr;
 8001c06:	4a42      	ldr	r2, [pc, #264]	; (8001d10 <ModBus_WriteSingleRegister+0x150>)
 8001c08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c0c:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
            char num_str[10];
            USART2_Print("[MODBUS] Device address changed to ");
 8001c10:	4840      	ldr	r0, [pc, #256]	; (8001d14 <ModBus_WriteSingleRegister+0x154>)
 8001c12:	f000 fe17 	bl	8002844 <USART2_Print>
            modbus_uint32_to_str(new_addr, num_str);
 8001c16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c1a:	f107 020c 	add.w	r2, r7, #12
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fd0f 	bl	8001644 <modbus_uint32_to_str>
            USART2_Print(num_str);
 8001c26:	f107 030c 	add.w	r3, r7, #12
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 fe0a 	bl	8002844 <USART2_Print>
            USART2_Print("\r\n");
 8001c30:	4839      	ldr	r0, [pc, #228]	; (8001d18 <ModBus_WriteSingleRegister+0x158>)
 8001c32:	f000 fe07 	bl	8002844 <USART2_Print>
        }
    }
    
    // Отправляем ответ (эхо запроса)
    uint8_t response[8];
    uint16_t index = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 8001c3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c3c:	1c5a      	adds	r2, r3, #1
 8001c3e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001c40:	4619      	mov	r1, r3
 8001c42:	4b33      	ldr	r3, [pc, #204]	; (8001d10 <ModBus_WriteSingleRegister+0x150>)
 8001c44:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8001c48:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001c4c:	443b      	add	r3, r7
 8001c4e:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = MODBUS_WRITE_SINGLE_REGISTER;
 8001c52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001c58:	3328      	adds	r3, #40	; 0x28
 8001c5a:	443b      	add	r3, r7
 8001c5c:	2206      	movs	r2, #6
 8001c5e:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (reg_addr >> 8) & 0xFF;
 8001c62:	88fb      	ldrh	r3, [r7, #6]
 8001c64:	0a1b      	lsrs	r3, r3, #8
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c6a:	1c59      	adds	r1, r3, #1
 8001c6c:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	3328      	adds	r3, #40	; 0x28
 8001c72:	443b      	add	r3, r7
 8001c74:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = reg_addr & 0xFF;
 8001c78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001c7e:	88fa      	ldrh	r2, [r7, #6]
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	3328      	adds	r3, #40	; 0x28
 8001c84:	443b      	add	r3, r7
 8001c86:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (value >> 8) & 0xFF;
 8001c8a:	88bb      	ldrh	r3, [r7, #4]
 8001c8c:	0a1b      	lsrs	r3, r3, #8
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c92:	1c59      	adds	r1, r3, #1
 8001c94:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001c96:	b2d2      	uxtb	r2, r2
 8001c98:	3328      	adds	r3, #40	; 0x28
 8001c9a:	443b      	add	r3, r7
 8001c9c:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = value & 0xFF;
 8001ca0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001ca6:	88ba      	ldrh	r2, [r7, #4]
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	3328      	adds	r3, #40	; 0x28
 8001cac:	443b      	add	r3, r7
 8001cae:	f803 2c10 	strb.w	r2, [r3, #-16]

    uint16_t crc = ModBus_CRC16(response, index);
 8001cb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001cb4:	f107 0318 	add.w	r3, r7, #24
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff fd16 	bl	80016ec <ModBus_CRC16>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 8001cc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cc6:	1c5a      	adds	r2, r3, #1
 8001cc8:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001cca:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	3328      	adds	r3, #40	; 0x28
 8001cd0:	443b      	add	r3, r7
 8001cd2:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (crc >> 8) & 0xFF;
 8001cd6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001cd8:	0a1b      	lsrs	r3, r3, #8
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cde:	1c59      	adds	r1, r3, #1
 8001ce0:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	3328      	adds	r3, #40	; 0x28
 8001ce6:	443b      	add	r3, r7
 8001ce8:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001cec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001cee:	f107 0318 	add.w	r3, r7, #24
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f000 feef 	bl	8002ad8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001cfa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001cfc:	f107 0118 	add.w	r1, r7, #24
 8001d00:	23c8      	movs	r3, #200	; 0xc8
 8001d02:	4806      	ldr	r0, [pc, #24]	; (8001d1c <ModBus_WriteSingleRegister+0x15c>)
 8001d04:	f003 fa33 	bl	800516e <HAL_UART_Transmit>
}
 8001d08:	3728      	adds	r7, #40	; 0x28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	2000014c 	.word	0x2000014c
 8001d14:	080064f8 	.word	0x080064f8
 8001d18:	0800651c 	.word	0x0800651c
 8001d1c:	20000038 	.word	0x20000038

08001d20 <ModBus_WriteMultipleRegisters>:

/* Запись нескольких регистров (функция 0x10) -----------------------------*/
static void ModBus_WriteMultipleRegisters(uint16_t start_addr, uint16_t reg_count, uint8_t *data)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	603a      	str	r2, [r7, #0]
 8001d2a:	80fb      	strh	r3, [r7, #6]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	80bb      	strh	r3, [r7, #4]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 8001d30:	88fb      	ldrh	r3, [r7, #6]
 8001d32:	2b1f      	cmp	r3, #31
 8001d34:	d904      	bls.n	8001d40 <ModBus_WriteMultipleRegisters+0x20>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001d36:	2102      	movs	r1, #2
 8001d38:	2010      	movs	r0, #16
 8001d3a:	f7ff fd0f 	bl	800175c <ModBus_SendException>
        return;
 8001d3e:	e0c3      	b.n	8001ec8 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (reg_count == 0 || reg_count > 123) {
 8001d40:	88bb      	ldrh	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <ModBus_WriteMultipleRegisters+0x2c>
 8001d46:	88bb      	ldrh	r3, [r7, #4]
 8001d48:	2b7b      	cmp	r3, #123	; 0x7b
 8001d4a:	d904      	bls.n	8001d56 <ModBus_WriteMultipleRegisters+0x36>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001d4c:	2103      	movs	r1, #3
 8001d4e:	2010      	movs	r0, #16
 8001d50:	f7ff fd04 	bl	800175c <ModBus_SendException>
        return;
 8001d54:	e0b8      	b.n	8001ec8 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 8001d56:	88fa      	ldrh	r2, [r7, #6]
 8001d58:	88bb      	ldrh	r3, [r7, #4]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	2b20      	cmp	r3, #32
 8001d5e:	dd04      	ble.n	8001d6a <ModBus_WriteMultipleRegisters+0x4a>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001d60:	2102      	movs	r1, #2
 8001d62:	2010      	movs	r0, #16
 8001d64:	f7ff fcfa 	bl	800175c <ModBus_SendException>
        return;
 8001d68:	e0ae      	b.n	8001ec8 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    // Записываем данные в регистры
    for(uint16_t i = 0; i < reg_count; i++) {
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d6e:	e03e      	b.n	8001dee <ModBus_WriteMultipleRegisters+0xce>
        uint16_t value = (data[i*2] << 8) | data[i*2 + 1];
 8001d70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	461a      	mov	r2, r3
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	4413      	add	r3, r2
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	b21a      	sxth	r2, r3
 8001d80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	3301      	adds	r3, #1
 8001d86:	6839      	ldr	r1, [r7, #0]
 8001d88:	440b      	add	r3, r1
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	b21b      	sxth	r3, r3
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	b21b      	sxth	r3, r3
 8001d92:	843b      	strh	r3, [r7, #32]
        modbus.holding_regs[start_addr + i] = value;
 8001d94:	88fa      	ldrh	r2, [r7, #6]
 8001d96:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d98:	4413      	add	r3, r2
 8001d9a:	494d      	ldr	r1, [pc, #308]	; (8001ed0 <ModBus_WriteMultipleRegisters+0x1b0>)
 8001d9c:	8c3a      	ldrh	r2, [r7, #32]
 8001d9e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

        // Если изменился адрес устройства (регистр 0), обновляем его
        if ((start_addr + i) == HOLD_DEVICE_ADDR) {
 8001da2:	88fa      	ldrh	r2, [r7, #6]
 8001da4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001da6:	4413      	add	r3, r2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d11d      	bne.n	8001de8 <ModBus_WriteMultipleRegisters+0xc8>
            uint8_t new_addr = (uint8_t)(value & 0xFF);
 8001dac:	8c3b      	ldrh	r3, [r7, #32]
 8001dae:	77fb      	strb	r3, [r7, #31]
            if (new_addr >= 1 && new_addr <= 247) {
 8001db0:	7ffb      	ldrb	r3, [r7, #31]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d018      	beq.n	8001de8 <ModBus_WriteMultipleRegisters+0xc8>
 8001db6:	7ffb      	ldrb	r3, [r7, #31]
 8001db8:	2bf7      	cmp	r3, #247	; 0xf7
 8001dba:	d815      	bhi.n	8001de8 <ModBus_WriteMultipleRegisters+0xc8>
                modbus.device_address = new_addr;
 8001dbc:	4a44      	ldr	r2, [pc, #272]	; (8001ed0 <ModBus_WriteMultipleRegisters+0x1b0>)
 8001dbe:	7ffb      	ldrb	r3, [r7, #31]
 8001dc0:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
                char num_str[10];
                USART2_Print("[MODBUS] Device address changed to ");
 8001dc4:	4843      	ldr	r0, [pc, #268]	; (8001ed4 <ModBus_WriteMultipleRegisters+0x1b4>)
 8001dc6:	f000 fd3d 	bl	8002844 <USART2_Print>
                modbus_uint32_to_str(new_addr, num_str);
 8001dca:	7ffb      	ldrb	r3, [r7, #31]
 8001dcc:	f107 0208 	add.w	r2, r7, #8
 8001dd0:	4611      	mov	r1, r2
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff fc36 	bl	8001644 <modbus_uint32_to_str>
                USART2_Print(num_str);
 8001dd8:	f107 0308 	add.w	r3, r7, #8
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f000 fd31 	bl	8002844 <USART2_Print>
                USART2_Print("\r\n");
 8001de2:	483d      	ldr	r0, [pc, #244]	; (8001ed8 <ModBus_WriteMultipleRegisters+0x1b8>)
 8001de4:	f000 fd2e 	bl	8002844 <USART2_Print>
    for(uint16_t i = 0; i < reg_count; i++) {
 8001de8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001dea:	3301      	adds	r3, #1
 8001dec:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001dee:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001df0:	88bb      	ldrh	r3, [r7, #4]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d3bc      	bcc.n	8001d70 <ModBus_WriteMultipleRegisters+0x50>
        }
    }

    // Отправляем ответ
    uint8_t response[8];
    uint16_t index = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 8001dfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001e00:	4619      	mov	r1, r3
 8001e02:	4b33      	ldr	r3, [pc, #204]	; (8001ed0 <ModBus_WriteMultipleRegisters+0x1b0>)
 8001e04:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8001e08:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001e0c:	443b      	add	r3, r7
 8001e0e:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = MODBUS_WRITE_MULTIPLE_REGISTERS;
 8001e12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e14:	1c5a      	adds	r2, r3, #1
 8001e16:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001e18:	3328      	adds	r3, #40	; 0x28
 8001e1a:	443b      	add	r3, r7
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (start_addr >> 8) & 0xFF;
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	0a1b      	lsrs	r3, r3, #8
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e2a:	1c59      	adds	r1, r3, #1
 8001e2c:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	3328      	adds	r3, #40	; 0x28
 8001e32:	443b      	add	r3, r7
 8001e34:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = start_addr & 0xFF;
 8001e38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001e3e:	88fa      	ldrh	r2, [r7, #6]
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	3328      	adds	r3, #40	; 0x28
 8001e44:	443b      	add	r3, r7
 8001e46:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (reg_count >> 8) & 0xFF;
 8001e4a:	88bb      	ldrh	r3, [r7, #4]
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e52:	1c59      	adds	r1, r3, #1
 8001e54:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	3328      	adds	r3, #40	; 0x28
 8001e5a:	443b      	add	r3, r7
 8001e5c:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = reg_count & 0xFF;
 8001e60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001e66:	88ba      	ldrh	r2, [r7, #4]
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	3328      	adds	r3, #40	; 0x28
 8001e6c:	443b      	add	r3, r7
 8001e6e:	f803 2c14 	strb.w	r2, [r3, #-20]

    uint16_t crc = ModBus_CRC16(response, index);
 8001e72:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	4611      	mov	r1, r2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff fc36 	bl	80016ec <ModBus_CRC16>
 8001e80:	4603      	mov	r3, r0
 8001e82:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 8001e84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e86:	1c5a      	adds	r2, r3, #1
 8001e88:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001e8a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	3328      	adds	r3, #40	; 0x28
 8001e90:	443b      	add	r3, r7
 8001e92:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (crc >> 8) & 0xFF;
 8001e96:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e98:	0a1b      	lsrs	r3, r3, #8
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e9e:	1c59      	adds	r1, r3, #1
 8001ea0:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	3328      	adds	r3, #40	; 0x28
 8001ea6:	443b      	add	r3, r7
 8001ea8:	f803 2c14 	strb.w	r2, [r3, #-20]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001eac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001eae:	f107 0314 	add.w	r3, r7, #20
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fe0f 	bl	8002ad8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001eba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ebc:	f107 0114 	add.w	r1, r7, #20
 8001ec0:	23c8      	movs	r3, #200	; 0xc8
 8001ec2:	4806      	ldr	r0, [pc, #24]	; (8001edc <ModBus_WriteMultipleRegisters+0x1bc>)
 8001ec4:	f003 f953 	bl	800516e <HAL_UART_Transmit>
}
 8001ec8:	3728      	adds	r7, #40	; 0x28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	2000014c 	.word	0x2000014c
 8001ed4:	080064f8 	.word	0x080064f8
 8001ed8:	0800651c 	.word	0x0800651c
 8001edc:	20000038 	.word	0x20000038

08001ee0 <ModBus_ProcessFrame>:

/* Обработка принятого фрейма ---------------------------------------------*/
static void ModBus_ProcessFrame(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
    if (modbus.rx_index < 4) {
 8001ee6:	4ba4      	ldr	r3, [pc, #656]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001ee8:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001eec:	2b03      	cmp	r3, #3
 8001eee:	d807      	bhi.n	8001f00 <ModBus_ProcessFrame+0x20>
        USART2_Print("[MODBUS] Frame too short, ignoring\r\n");
 8001ef0:	48a2      	ldr	r0, [pc, #648]	; (800217c <ModBus_ProcessFrame+0x29c>)
 8001ef2:	f000 fca7 	bl	8002844 <USART2_Print>
        modbus.rx_index = 0;
 8001ef6:	4ba0      	ldr	r3, [pc, #640]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 8001efe:	e138      	b.n	8002172 <ModBus_ProcessFrame+0x292>
    }

    // Проверяем CRC
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 8001f00:	4b9d      	ldr	r3, [pc, #628]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f02:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001f06:	3b01      	subs	r3, #1
 8001f08:	4a9b      	ldr	r2, [pc, #620]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f0a:	4413      	add	r3, r2
 8001f0c:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8001f10:	021b      	lsls	r3, r3, #8
 8001f12:	b21a      	sxth	r2, r3
                           modbus.rx_buffer[modbus.rx_index - 2];
 8001f14:	4b98      	ldr	r3, [pc, #608]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f16:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001f1a:	3b02      	subs	r3, #2
 8001f1c:	4996      	ldr	r1, [pc, #600]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f1e:	440b      	add	r3, r1
 8001f20:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8001f24:	b21b      	sxth	r3, r3
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 8001f26:	4313      	orrs	r3, r2
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	82fb      	strh	r3, [r7, #22]
    uint16_t calculated_crc = ModBus_CRC16(modbus.rx_buffer, modbus.rx_index - 2);
 8001f2c:	4b92      	ldr	r3, [pc, #584]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f2e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001f32:	3b02      	subs	r3, #2
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	4619      	mov	r1, r3
 8001f38:	4891      	ldr	r0, [pc, #580]	; (8002180 <ModBus_ProcessFrame+0x2a0>)
 8001f3a:	f7ff fbd7 	bl	80016ec <ModBus_CRC16>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	82bb      	strh	r3, [r7, #20]

    if (received_crc != calculated_crc) {
 8001f42:	8afa      	ldrh	r2, [r7, #22]
 8001f44:	8abb      	ldrh	r3, [r7, #20]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d010      	beq.n	8001f6c <ModBus_ProcessFrame+0x8c>
        ModBus_DebugFrame(modbus.rx_buffer, modbus.rx_index, "RX CRC ERROR");
 8001f4a:	4b8b      	ldr	r3, [pc, #556]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f4c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001f50:	4a8c      	ldr	r2, [pc, #560]	; (8002184 <ModBus_ProcessFrame+0x2a4>)
 8001f52:	4619      	mov	r1, r3
 8001f54:	488a      	ldr	r0, [pc, #552]	; (8002180 <ModBus_ProcessFrame+0x2a0>)
 8001f56:	f000 fe51 	bl	8002bfc <ModBus_DebugFrame>
        modbus.rx_index = 0;
 8001f5a:	4b87      	ldr	r3, [pc, #540]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        modbus.rx_error = 1;
 8001f62:	4b85      	ldr	r3, [pc, #532]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        return;
 8001f6a:	e102      	b.n	8002172 <ModBus_ProcessFrame+0x292>
    }

    // Проверяем адрес устройства
    uint8_t device_addr = modbus.rx_buffer[0];
 8001f6c:	4b82      	ldr	r3, [pc, #520]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f6e:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8001f72:	74fb      	strb	r3, [r7, #19]
    if (device_addr != modbus.device_address && device_addr != 0) {
 8001f74:	4b80      	ldr	r3, [pc, #512]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f76:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001f7a:	7cfa      	ldrb	r2, [r7, #19]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d007      	beq.n	8001f90 <ModBus_ProcessFrame+0xb0>
 8001f80:	7cfb      	ldrb	r3, [r7, #19]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d004      	beq.n	8001f90 <ModBus_ProcessFrame+0xb0>
        modbus.rx_index = 0;
 8001f86:	4b7c      	ldr	r3, [pc, #496]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 8001f8e:	e0f0      	b.n	8002172 <ModBus_ProcessFrame+0x292>
    }

    // Выводим принятую команду в формате как в QModMaster
    USART2_PrintModBusCommand(modbus.rx_buffer, modbus.rx_index);
 8001f90:	4b79      	ldr	r3, [pc, #484]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001f92:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001f96:	4619      	mov	r1, r3
 8001f98:	4879      	ldr	r0, [pc, #484]	; (8002180 <ModBus_ProcessFrame+0x2a0>)
 8001f9a:	f000 fd0b 	bl	80029b4 <USART2_PrintModBusCommand>

    // Обработка в зависимости от функции
    switch(modbus.rx_buffer[1]) {
 8001f9e:	4b76      	ldr	r3, [pc, #472]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001fa0:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8001fa4:	3b03      	subs	r3, #3
 8001fa6:	2b0d      	cmp	r3, #13
 8001fa8:	f200 80c8 	bhi.w	800213c <ModBus_ProcessFrame+0x25c>
 8001fac:	a201      	add	r2, pc, #4	; (adr r2, 8001fb4 <ModBus_ProcessFrame+0xd4>)
 8001fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb2:	bf00      	nop
 8001fb4:	08001fed 	.word	0x08001fed
 8001fb8:	08002037 	.word	0x08002037
 8001fbc:	0800213d 	.word	0x0800213d
 8001fc0:	08002081 	.word	0x08002081
 8001fc4:	0800213d 	.word	0x0800213d
 8001fc8:	0800213d 	.word	0x0800213d
 8001fcc:	0800213d 	.word	0x0800213d
 8001fd0:	0800213d 	.word	0x0800213d
 8001fd4:	0800213d 	.word	0x0800213d
 8001fd8:	0800213d 	.word	0x0800213d
 8001fdc:	0800213d 	.word	0x0800213d
 8001fe0:	0800213d 	.word	0x0800213d
 8001fe4:	0800213d 	.word	0x0800213d
 8001fe8:	080020c9 	.word	0x080020c9
        case MODBUS_READ_HOLDING_REGISTERS:
            if (modbus.rx_index >= 8) {
 8001fec:	4b62      	ldr	r3, [pc, #392]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001fee:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001ff2:	2b07      	cmp	r3, #7
 8001ff4:	f240 80aa 	bls.w	800214c <ModBus_ProcessFrame+0x26c>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8001ff8:	4b5f      	ldr	r3, [pc, #380]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8001ffa:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001ffe:	021b      	lsls	r3, r3, #8
 8002000:	b21a      	sxth	r2, r3
 8002002:	4b5d      	ldr	r3, [pc, #372]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002004:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002008:	b21b      	sxth	r3, r3
 800200a:	4313      	orrs	r3, r2
 800200c:	b21b      	sxth	r3, r3
 800200e:	807b      	strh	r3, [r7, #2]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 8002010:	4b59      	ldr	r3, [pc, #356]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002012:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	b21a      	sxth	r2, r3
 800201a:	4b57      	ldr	r3, [pc, #348]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800201c:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002020:	b21b      	sxth	r3, r3
 8002022:	4313      	orrs	r3, r2
 8002024:	b21b      	sxth	r3, r3
 8002026:	803b      	strh	r3, [r7, #0]
                ModBus_ReadHoldingRegisters(start_addr, reg_count);
 8002028:	883a      	ldrh	r2, [r7, #0]
 800202a:	887b      	ldrh	r3, [r7, #2]
 800202c:	4611      	mov	r1, r2
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fbe2 	bl	80017f8 <ModBus_ReadHoldingRegisters>
            }
            break;
 8002034:	e08a      	b.n	800214c <ModBus_ProcessFrame+0x26c>

        case MODBUS_READ_INPUT_REGISTERS:
            if (modbus.rx_index >= 8) {
 8002036:	4b50      	ldr	r3, [pc, #320]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002038:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800203c:	2b07      	cmp	r3, #7
 800203e:	f240 8087 	bls.w	8002150 <ModBus_ProcessFrame+0x270>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8002042:	4b4d      	ldr	r3, [pc, #308]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002044:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002048:	021b      	lsls	r3, r3, #8
 800204a:	b21a      	sxth	r2, r3
 800204c:	4b4a      	ldr	r3, [pc, #296]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800204e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002052:	b21b      	sxth	r3, r3
 8002054:	4313      	orrs	r3, r2
 8002056:	b21b      	sxth	r3, r3
 8002058:	80fb      	strh	r3, [r7, #6]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 800205a:	4b47      	ldr	r3, [pc, #284]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800205c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	b21a      	sxth	r2, r3
 8002064:	4b44      	ldr	r3, [pc, #272]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002066:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 800206a:	b21b      	sxth	r3, r3
 800206c:	4313      	orrs	r3, r2
 800206e:	b21b      	sxth	r3, r3
 8002070:	80bb      	strh	r3, [r7, #4]
                ModBus_ReadInputRegisters(start_addr, reg_count);
 8002072:	88ba      	ldrh	r2, [r7, #4]
 8002074:	88fb      	ldrh	r3, [r7, #6]
 8002076:	4611      	mov	r1, r2
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff fcaf 	bl	80019dc <ModBus_ReadInputRegisters>
            }
            break;
 800207e:	e067      	b.n	8002150 <ModBus_ProcessFrame+0x270>

        case MODBUS_WRITE_SINGLE_REGISTER:
            if (modbus.rx_index >= 8) {
 8002080:	4b3d      	ldr	r3, [pc, #244]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002082:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002086:	2b07      	cmp	r3, #7
 8002088:	d964      	bls.n	8002154 <ModBus_ProcessFrame+0x274>
                uint16_t reg_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 800208a:	4b3b      	ldr	r3, [pc, #236]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800208c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002090:	021b      	lsls	r3, r3, #8
 8002092:	b21a      	sxth	r2, r3
 8002094:	4b38      	ldr	r3, [pc, #224]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002096:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800209a:	b21b      	sxth	r3, r3
 800209c:	4313      	orrs	r3, r2
 800209e:	b21b      	sxth	r3, r3
 80020a0:	817b      	strh	r3, [r7, #10]
                uint16_t reg_value = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 80020a2:	4b35      	ldr	r3, [pc, #212]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020a4:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	b21a      	sxth	r2, r3
 80020ac:	4b32      	ldr	r3, [pc, #200]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020ae:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80020b2:	b21b      	sxth	r3, r3
 80020b4:	4313      	orrs	r3, r2
 80020b6:	b21b      	sxth	r3, r3
 80020b8:	813b      	strh	r3, [r7, #8]
                ModBus_WriteSingleRegister(reg_addr, reg_value);
 80020ba:	893a      	ldrh	r2, [r7, #8]
 80020bc:	897b      	ldrh	r3, [r7, #10]
 80020be:	4611      	mov	r1, r2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fd7d 	bl	8001bc0 <ModBus_WriteSingleRegister>
            }
            break;
 80020c6:	e045      	b.n	8002154 <ModBus_ProcessFrame+0x274>

        case MODBUS_WRITE_MULTIPLE_REGISTERS:
            if (modbus.rx_index >= 9) {
 80020c8:	4b2b      	ldr	r3, [pc, #172]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020ca:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d942      	bls.n	8002158 <ModBus_ProcessFrame+0x278>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 80020d2:	4b29      	ldr	r3, [pc, #164]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020d4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80020d8:	021b      	lsls	r3, r3, #8
 80020da:	b21a      	sxth	r2, r3
 80020dc:	4b26      	ldr	r3, [pc, #152]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020de:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80020e2:	b21b      	sxth	r3, r3
 80020e4:	4313      	orrs	r3, r2
 80020e6:	b21b      	sxth	r3, r3
 80020e8:	823b      	strh	r3, [r7, #16]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 80020ea:	4b23      	ldr	r3, [pc, #140]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020ec:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80020f0:	021b      	lsls	r3, r3, #8
 80020f2:	b21a      	sxth	r2, r3
 80020f4:	4b20      	ldr	r3, [pc, #128]	; (8002178 <ModBus_ProcessFrame+0x298>)
 80020f6:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80020fa:	b21b      	sxth	r3, r3
 80020fc:	4313      	orrs	r3, r2
 80020fe:	b21b      	sxth	r3, r3
 8002100:	81fb      	strh	r3, [r7, #14]
                uint8_t byte_count = modbus.rx_buffer[6];
 8002102:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002104:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002108:	737b      	strb	r3, [r7, #13]

                // Проверяем соответствие количества байт
                if (byte_count == reg_count * 2 &&
 800210a:	7b7a      	ldrb	r2, [r7, #13]
 800210c:	89fb      	ldrh	r3, [r7, #14]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	429a      	cmp	r2, r3
 8002112:	d10e      	bne.n	8002132 <ModBus_ProcessFrame+0x252>
                    modbus.rx_index == 7 + byte_count + 2) { // +2 для CRC
 8002114:	4b18      	ldr	r3, [pc, #96]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002116:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800211a:	461a      	mov	r2, r3
 800211c:	7b7b      	ldrb	r3, [r7, #13]
 800211e:	3309      	adds	r3, #9
                if (byte_count == reg_count * 2 &&
 8002120:	429a      	cmp	r2, r3
 8002122:	d106      	bne.n	8002132 <ModBus_ProcessFrame+0x252>
                    ModBus_WriteMultipleRegisters(start_addr, reg_count,
 8002124:	89f9      	ldrh	r1, [r7, #14]
 8002126:	8a3b      	ldrh	r3, [r7, #16]
 8002128:	4a17      	ldr	r2, [pc, #92]	; (8002188 <ModBus_ProcessFrame+0x2a8>)
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fdf8 	bl	8001d20 <ModBus_WriteMultipleRegisters>
                                                 &modbus.rx_buffer[7]);
                } else {
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
                }
            }
            break;
 8002130:	e012      	b.n	8002158 <ModBus_ProcessFrame+0x278>
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002132:	2103      	movs	r1, #3
 8002134:	2010      	movs	r0, #16
 8002136:	f7ff fb11 	bl	800175c <ModBus_SendException>
            break;
 800213a:	e00d      	b.n	8002158 <ModBus_ProcessFrame+0x278>

        default:
            ModBus_SendException(modbus.rx_buffer[1], MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800213c:	4b0e      	ldr	r3, [pc, #56]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800213e:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8002142:	2101      	movs	r1, #1
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fb09 	bl	800175c <ModBus_SendException>
            break;
 800214a:	e006      	b.n	800215a <ModBus_ProcessFrame+0x27a>
            break;
 800214c:	bf00      	nop
 800214e:	e004      	b.n	800215a <ModBus_ProcessFrame+0x27a>
            break;
 8002150:	bf00      	nop
 8002152:	e002      	b.n	800215a <ModBus_ProcessFrame+0x27a>
            break;
 8002154:	bf00      	nop
 8002156:	e000      	b.n	800215a <ModBus_ProcessFrame+0x27a>
            break;
 8002158:	bf00      	nop
    }

    modbus.rx_index = 0;
 800215a:	4b07      	ldr	r3, [pc, #28]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800215c:	2200      	movs	r2, #0
 800215e:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    modbus.rx_complete = 0;
 8002162:	4b05      	ldr	r3, [pc, #20]	; (8002178 <ModBus_ProcessFrame+0x298>)
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 800216a:	4b03      	ldr	r3, [pc, #12]	; (8002178 <ModBus_ProcessFrame+0x298>)
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
}
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	2000014c 	.word	0x2000014c
 800217c:	08006520 	.word	0x08006520
 8002180:	200001ba 	.word	0x200001ba
 8002184:	08006548 	.word	0x08006548
 8002188:	200001c1 	.word	0x200001c1

0800218c <ModBus_Init>:

/* Инициализация ModBus ---------------------------------------------------*/
void ModBus_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
    // Инициализация ModBus структуры
    memset(&modbus, 0, sizeof(modbus));
 8002192:	f44f 7220 	mov.w	r2, #640	; 0x280
 8002196:	2100      	movs	r1, #0
 8002198:	4847      	ldr	r0, [pc, #284]	; (80022b8 <ModBus_Init+0x12c>)
 800219a:	f003 fcf7 	bl	8005b8c <memset>
    modbus.device_address = MODBUS_DEFAULT_ADDRESS;
 800219e:	4b46      	ldr	r3, [pc, #280]	; (80022b8 <ModBus_Init+0x12c>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    modbus.rx_active = 1;
 80021a6:	4b44      	ldr	r3, [pc, #272]	; (80022b8 <ModBus_Init+0x12c>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
    modbus.rx_complete = 0;
 80021ae:	4b42      	ldr	r3, [pc, #264]	; (80022b8 <ModBus_Init+0x12c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 80021b6:	4b40      	ldr	r3, [pc, #256]	; (80022b8 <ModBus_Init+0x12c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
    modbus.rx_byte_count = 0;
 80021be:	4b3e      	ldr	r3, [pc, #248]	; (80022b8 <ModBus_Init+0x12c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
    modbus.last_byte_time = HAL_GetTick();
 80021c6:	f001 f86f 	bl	80032a8 <HAL_GetTick>
 80021ca:	4603      	mov	r3, r0
 80021cc:	4a3a      	ldr	r2, [pc, #232]	; (80022b8 <ModBus_Init+0x12c>)
 80021ce:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Инициализация holding регистров нулями
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	e007      	b.n	80021e8 <ModBus_Init+0x5c>
        modbus.holding_regs[i] = 0;
 80021d8:	4a37      	ldr	r2, [pc, #220]	; (80022b8 <ModBus_Init+0x12c>)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2100      	movs	r1, #0
 80021de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3301      	adds	r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2b1f      	cmp	r3, #31
 80021ec:	ddf4      	ble.n	80021d8 <ModBus_Init+0x4c>
    }

    // Установка начальных значений регистров
    modbus.holding_regs[HOLD_DEVICE_ADDR] = MODBUS_DEFAULT_ADDRESS;
 80021ee:	4b32      	ldr	r3, [pc, #200]	; (80022b8 <ModBus_Init+0x12c>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	801a      	strh	r2, [r3, #0]
    modbus.holding_regs[HOLD_BAUDRATE] = MODBUS_BAUDRATE;
 80021f4:	4b30      	ldr	r3, [pc, #192]	; (80022b8 <ModBus_Init+0x12c>)
 80021f6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021fa:	805a      	strh	r2, [r3, #2]
    modbus.holding_regs[HOLD_PARITY] = 0;
 80021fc:	4b2e      	ldr	r3, [pc, #184]	; (80022b8 <ModBus_Init+0x12c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	809a      	strh	r2, [r3, #4]
    modbus.holding_regs[HOLD_STOP_BITS] = 1;
 8002202:	4b2d      	ldr	r3, [pc, #180]	; (80022b8 <ModBus_Init+0x12c>)
 8002204:	2201      	movs	r2, #1
 8002206:	80da      	strh	r2, [r3, #6]

    // Настройка начальных значений input регистров
    FloatToRegisters(3.3f, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 8002208:	4a2c      	ldr	r2, [pc, #176]	; (80022bc <ModBus_Init+0x130>)
 800220a:	492d      	ldr	r1, [pc, #180]	; (80022c0 <ModBus_Init+0x134>)
 800220c:	482d      	ldr	r0, [pc, #180]	; (80022c4 <ModBus_Init+0x138>)
 800220e:	f7ff fadd 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(24.0f, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 8002212:	4a2d      	ldr	r2, [pc, #180]	; (80022c8 <ModBus_Init+0x13c>)
 8002214:	492d      	ldr	r1, [pc, #180]	; (80022cc <ModBus_Init+0x140>)
 8002216:	482e      	ldr	r0, [pc, #184]	; (80022d0 <ModBus_Init+0x144>)
 8002218:	f7ff fad8 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(12.0f, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 800221c:	4a2d      	ldr	r2, [pc, #180]	; (80022d4 <ModBus_Init+0x148>)
 800221e:	492e      	ldr	r1, [pc, #184]	; (80022d8 <ModBus_Init+0x14c>)
 8002220:	482e      	ldr	r0, [pc, #184]	; (80022dc <ModBus_Init+0x150>)
 8002222:	f7ff fad3 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(5.0f, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 8002226:	4a2e      	ldr	r2, [pc, #184]	; (80022e0 <ModBus_Init+0x154>)
 8002228:	492e      	ldr	r1, [pc, #184]	; (80022e4 <ModBus_Init+0x158>)
 800222a:	482f      	ldr	r0, [pc, #188]	; (80022e8 <ModBus_Init+0x15c>)
 800222c:	f7ff face 	bl	80017cc <FloatToRegisters>

    // Установка значений по умолчанию для измерений
    modbus.input_regs[REG_STATUS] = 0;
 8002230:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <ModBus_Init+0x12c>)
 8002232:	2200      	movs	r2, #0
 8002234:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = 0;
 8002238:	4b1f      	ldr	r3, [pc, #124]	; (80022b8 <ModBus_Init+0x12c>)
 800223a:	2200      	movs	r2, #0
 800223c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    modbus.input_regs[REG_TIMESTAMP_HIGH] = 0;
 8002240:	4b1d      	ldr	r3, [pc, #116]	; (80022b8 <ModBus_Init+0x12c>)
 8002242:	2200      	movs	r2, #0
 8002244:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = 0;
 8002248:	4b1b      	ldr	r3, [pc, #108]	; (80022b8 <ModBus_Init+0x12c>)
 800224a:	2200      	movs	r2, #0
 800224c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

    // Запуск приема по прерыванию
    HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 8002250:	2201      	movs	r2, #1
 8002252:	4926      	ldr	r1, [pc, #152]	; (80022ec <ModBus_Init+0x160>)
 8002254:	4826      	ldr	r0, [pc, #152]	; (80022f0 <ModBus_Init+0x164>)
 8002256:	f003 f81c 	bl	8005292 <HAL_UART_Receive_IT>

    USART2_Print("[MODBUS] ModBus initialized\r\n");
 800225a:	4826      	ldr	r0, [pc, #152]	; (80022f4 <ModBus_Init+0x168>)
 800225c:	f000 faf2 	bl	8002844 <USART2_Print>
    USART2_Print("[MODBUS] Address: ");
 8002260:	4825      	ldr	r0, [pc, #148]	; (80022f8 <ModBus_Init+0x16c>)
 8002262:	f000 faef 	bl	8002844 <USART2_Print>
    char num_str[10];
    modbus_uint32_to_str(MODBUS_DEFAULT_ADDRESS, num_str);
 8002266:	463b      	mov	r3, r7
 8002268:	4619      	mov	r1, r3
 800226a:	2001      	movs	r0, #1
 800226c:	f7ff f9ea 	bl	8001644 <modbus_uint32_to_str>
    USART2_Print(num_str);
 8002270:	463b      	mov	r3, r7
 8002272:	4618      	mov	r0, r3
 8002274:	f000 fae6 	bl	8002844 <USART2_Print>
    USART2_Print(", Baudrate: ");
 8002278:	4820      	ldr	r0, [pc, #128]	; (80022fc <ModBus_Init+0x170>)
 800227a:	f000 fae3 	bl	8002844 <USART2_Print>
    modbus_uint32_to_str(MODBUS_BAUDRATE, num_str);
 800227e:	463b      	mov	r3, r7
 8002280:	4619      	mov	r1, r3
 8002282:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002286:	f7ff f9dd 	bl	8001644 <modbus_uint32_to_str>
    USART2_Print(num_str);
 800228a:	463b      	mov	r3, r7
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fad9 	bl	8002844 <USART2_Print>
    USART2_Print(", Holding registers: ");
 8002292:	481b      	ldr	r0, [pc, #108]	; (8002300 <ModBus_Init+0x174>)
 8002294:	f000 fad6 	bl	8002844 <USART2_Print>
    modbus_uint32_to_str(HOLD_HOLDING_REG_COUNT, num_str);
 8002298:	463b      	mov	r3, r7
 800229a:	4619      	mov	r1, r3
 800229c:	2020      	movs	r0, #32
 800229e:	f7ff f9d1 	bl	8001644 <modbus_uint32_to_str>
    USART2_Print(num_str);
 80022a2:	463b      	mov	r3, r7
 80022a4:	4618      	mov	r0, r3
 80022a6:	f000 facd 	bl	8002844 <USART2_Print>
    USART2_Print("\r\n");
 80022aa:	4816      	ldr	r0, [pc, #88]	; (8002304 <ModBus_Init+0x178>)
 80022ac:	f000 faca 	bl	8002844 <USART2_Print>
}
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	2000014c 	.word	0x2000014c
 80022bc:	2000018e 	.word	0x2000018e
 80022c0:	2000018c 	.word	0x2000018c
 80022c4:	40533333 	.word	0x40533333
 80022c8:	20000192 	.word	0x20000192
 80022cc:	20000190 	.word	0x20000190
 80022d0:	41c00000 	.word	0x41c00000
 80022d4:	20000196 	.word	0x20000196
 80022d8:	20000194 	.word	0x20000194
 80022dc:	41400000 	.word	0x41400000
 80022e0:	2000019a 	.word	0x2000019a
 80022e4:	20000198 	.word	0x20000198
 80022e8:	40a00000 	.word	0x40a00000
 80022ec:	200002ba 	.word	0x200002ba
 80022f0:	20000038 	.word	0x20000038
 80022f4:	08006558 	.word	0x08006558
 80022f8:	08006578 	.word	0x08006578
 80022fc:	0800658c 	.word	0x0800658c
 8002300:	0800659c 	.word	0x0800659c
 8002304:	0800651c 	.word	0x0800651c

08002308 <ModBus_RxCallback>:

/* Callback приема данных UART --------------------------------------------*/
void ModBus_RxCallback(UART_HandleTypeDef *huart)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a08      	ldr	r2, [pc, #32]	; (8002338 <ModBus_RxCallback+0x30>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d10a      	bne.n	8002330 <ModBus_RxCallback+0x28>
        // Вызываем обработку принятого байта
        ModBus_RxByte(modbus.rx_byte);
 800231a:	4b08      	ldr	r3, [pc, #32]	; (800233c <ModBus_RxCallback+0x34>)
 800231c:	f893 316e 	ldrb.w	r3, [r3, #366]	; 0x16e
 8002320:	4618      	mov	r0, r3
 8002322:	f000 f811 	bl	8002348 <ModBus_RxByte>

        // Запускаем прием следующего байта
        HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 8002326:	2201      	movs	r2, #1
 8002328:	4905      	ldr	r1, [pc, #20]	; (8002340 <ModBus_RxCallback+0x38>)
 800232a:	4806      	ldr	r0, [pc, #24]	; (8002344 <ModBus_RxCallback+0x3c>)
 800232c:	f002 ffb1 	bl	8005292 <HAL_UART_Receive_IT>
    }
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40013800 	.word	0x40013800
 800233c:	2000014c 	.word	0x2000014c
 8002340:	200002ba 	.word	0x200002ba
 8002344:	20000038 	.word	0x20000038

08002348 <ModBus_RxByte>:

/* Прием одного байта данных ---------------------------------------------*/
void ModBus_RxByte(uint8_t byte)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 8002352:	f000 ffa9 	bl	80032a8 <HAL_GetTick>
 8002356:	60f8      	str	r0, [r7, #12]

    // Проверяем межкадровый интервал (3.5 символа при 9600 бод ~ 4 мс)
    if (current_time - modbus.last_byte_time > MODBUS_INTER_FRAME_TIMEOUT_MS) {
 8002358:	4b22      	ldr	r3, [pc, #136]	; (80023e4 <ModBus_RxByte+0x9c>)
 800235a:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b0a      	cmp	r3, #10
 8002364:	d903      	bls.n	800236e <ModBus_RxByte+0x26>
        // Новый фрейм, сбрасываем буфер
        modbus.rx_index = 0;
 8002366:	4b1f      	ldr	r3, [pc, #124]	; (80023e4 <ModBus_RxByte+0x9c>)
 8002368:	2200      	movs	r2, #0
 800236a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
    modbus.last_byte_time = current_time;
 800236e:	4a1d      	ldr	r2, [pc, #116]	; (80023e4 <ModBus_RxByte+0x9c>)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Проверяем, что прием активен и есть место в буфере
    if (modbus.rx_active && modbus.rx_index < MODBUS_BUFFER_SIZE) {
 8002376:	4b1b      	ldr	r3, [pc, #108]	; (80023e4 <ModBus_RxByte+0x9c>)
 8002378:	f893 316f 	ldrb.w	r3, [r3, #367]	; 0x16f
 800237c:	2b00      	cmp	r3, #0
 800237e:	d023      	beq.n	80023c8 <ModBus_RxByte+0x80>
 8002380:	4b18      	ldr	r3, [pc, #96]	; (80023e4 <ModBus_RxByte+0x9c>)
 8002382:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002386:	2bff      	cmp	r3, #255	; 0xff
 8002388:	d81e      	bhi.n	80023c8 <ModBus_RxByte+0x80>
        // Сохраняем принятый байт
        modbus.rx_buffer[modbus.rx_index] = byte;
 800238a:	4b16      	ldr	r3, [pc, #88]	; (80023e4 <ModBus_RxByte+0x9c>)
 800238c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002390:	461a      	mov	r2, r3
 8002392:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <ModBus_RxByte+0x9c>)
 8002394:	4413      	add	r3, r2
 8002396:	79fa      	ldrb	r2, [r7, #7]
 8002398:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
        modbus.rx_index++;
 800239c:	4b11      	ldr	r3, [pc, #68]	; (80023e4 <ModBus_RxByte+0x9c>)
 800239e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023a2:	3301      	adds	r3, #1
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	4b0f      	ldr	r3, [pc, #60]	; (80023e4 <ModBus_RxByte+0x9c>)
 80023a8:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

        // Если индекс превысил размер буфера, сбрасываем
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 80023ac:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <ModBus_RxByte+0x9c>)
 80023ae:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023b2:	2bff      	cmp	r3, #255	; 0xff
 80023b4:	d911      	bls.n	80023da <ModBus_RxByte+0x92>
            modbus.rx_index = 0;
 80023b6:	4b0b      	ldr	r3, [pc, #44]	; (80023e4 <ModBus_RxByte+0x9c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
            modbus.rx_error = 1;
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <ModBus_RxByte+0x9c>)
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 80023c6:	e008      	b.n	80023da <ModBus_RxByte+0x92>
        }
    } else {
        // Переполнение буфера
        modbus.rx_error = 1;
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <ModBus_RxByte+0x9c>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        modbus.rx_index = 0;
 80023d0:	4b04      	ldr	r3, [pc, #16]	; (80023e4 <ModBus_RxByte+0x9c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
}
 80023d8:	bf00      	nop
 80023da:	bf00      	nop
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	2000014c 	.word	0x2000014c

080023e8 <ModBus_Process>:

/* Обработка ModBus (вызывать в цикле) -----------------------------------*/
void ModBus_Process(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
    static uint32_t last_process_time = 0;
    uint32_t current_time = HAL_GetTick();
 80023ee:	f000 ff5b 	bl	80032a8 <HAL_GetTick>
 80023f2:	6078      	str	r0, [r7, #4]

    // Обработка не чаще чем раз в 10 мс
    if (current_time - last_process_time < 10) {
 80023f4:	4b0d      	ldr	r3, [pc, #52]	; (800242c <ModBus_Process+0x44>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b09      	cmp	r3, #9
 80023fe:	d911      	bls.n	8002424 <ModBus_Process+0x3c>
        return;
    }
    last_process_time = current_time;
 8002400:	4a0a      	ldr	r2, [pc, #40]	; (800242c <ModBus_Process+0x44>)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6013      	str	r3, [r2, #0]

    // Если принят хотя бы 1 байт и прошло время таймаута, обрабатываем фрейм
    if (modbus.rx_index > 0 && (current_time - modbus.last_byte_time > MODBUS_RESPONSE_TIMEOUT_MS)) {
 8002406:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <ModBus_Process+0x48>)
 8002408:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00a      	beq.n	8002426 <ModBus_Process+0x3e>
 8002410:	4b07      	ldr	r3, [pc, #28]	; (8002430 <ModBus_Process+0x48>)
 8002412:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2bc8      	cmp	r3, #200	; 0xc8
 800241c:	d903      	bls.n	8002426 <ModBus_Process+0x3e>
        // Принудительная обработка фрейма
        ModBus_ProcessFrame();
 800241e:	f7ff fd5f 	bl	8001ee0 <ModBus_ProcessFrame>
 8002422:	e000      	b.n	8002426 <ModBus_Process+0x3e>
        return;
 8002424:	bf00      	nop
    }
}
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	200003cc 	.word	0x200003cc
 8002430:	2000014c 	.word	0x2000014c

08002434 <ModBus_UpdateVoltages>:

/* Обновление данных напряжений -------------------------------------------*/
void ModBus_UpdateVoltages(float vdda, float v24, float v12, float v5)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
    FloatToRegisters(vdda, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 8002442:	4a0c      	ldr	r2, [pc, #48]	; (8002474 <ModBus_UpdateVoltages+0x40>)
 8002444:	490c      	ldr	r1, [pc, #48]	; (8002478 <ModBus_UpdateVoltages+0x44>)
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f7ff f9c0 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(v24, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 800244c:	4a0b      	ldr	r2, [pc, #44]	; (800247c <ModBus_UpdateVoltages+0x48>)
 800244e:	490c      	ldr	r1, [pc, #48]	; (8002480 <ModBus_UpdateVoltages+0x4c>)
 8002450:	68b8      	ldr	r0, [r7, #8]
 8002452:	f7ff f9bb 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(v12, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 8002456:	4a0b      	ldr	r2, [pc, #44]	; (8002484 <ModBus_UpdateVoltages+0x50>)
 8002458:	490b      	ldr	r1, [pc, #44]	; (8002488 <ModBus_UpdateVoltages+0x54>)
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f7ff f9b6 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(v5, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 8002460:	4a0a      	ldr	r2, [pc, #40]	; (800248c <ModBus_UpdateVoltages+0x58>)
 8002462:	490b      	ldr	r1, [pc, #44]	; (8002490 <ModBus_UpdateVoltages+0x5c>)
 8002464:	6838      	ldr	r0, [r7, #0]
 8002466:	f7ff f9b1 	bl	80017cc <FloatToRegisters>
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000018e 	.word	0x2000018e
 8002478:	2000018c 	.word	0x2000018c
 800247c:	20000192 	.word	0x20000192
 8002480:	20000190 	.word	0x20000190
 8002484:	20000196 	.word	0x20000196
 8002488:	20000194 	.word	0x20000194
 800248c:	2000019a 	.word	0x2000019a
 8002490:	20000198 	.word	0x20000198

08002494 <ModBus_UpdateMeasurements>:

/* Обновление данных измерений --------------------------------------------*/
void ModBus_UpdateMeasurements(float p1, float p2, float freq, uint8_t status)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	70fb      	strb	r3, [r7, #3]
    static uint16_t counter = 0;

    FloatToRegisters(p1, &modbus.input_regs[REG_PERIOD1_HIGH], &modbus.input_regs[REG_PERIOD1_LOW]);
 80024a2:	4a17      	ldr	r2, [pc, #92]	; (8002500 <ModBus_UpdateMeasurements+0x6c>)
 80024a4:	4917      	ldr	r1, [pc, #92]	; (8002504 <ModBus_UpdateMeasurements+0x70>)
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f7ff f990 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(p2, &modbus.input_regs[REG_PERIOD2_HIGH], &modbus.input_regs[REG_PERIOD2_LOW]);
 80024ac:	4a16      	ldr	r2, [pc, #88]	; (8002508 <ModBus_UpdateMeasurements+0x74>)
 80024ae:	4917      	ldr	r1, [pc, #92]	; (800250c <ModBus_UpdateMeasurements+0x78>)
 80024b0:	68b8      	ldr	r0, [r7, #8]
 80024b2:	f7ff f98b 	bl	80017cc <FloatToRegisters>
    FloatToRegisters(freq, &modbus.input_regs[REG_FREQ_HIGH], &modbus.input_regs[REG_FREQ_LOW]);
 80024b6:	4a16      	ldr	r2, [pc, #88]	; (8002510 <ModBus_UpdateMeasurements+0x7c>)
 80024b8:	4916      	ldr	r1, [pc, #88]	; (8002514 <ModBus_UpdateMeasurements+0x80>)
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7ff f986 	bl	80017cc <FloatToRegisters>

    modbus.input_regs[REG_STATUS] = status;
 80024c0:	78fb      	ldrb	r3, [r7, #3]
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	4b14      	ldr	r3, [pc, #80]	; (8002518 <ModBus_UpdateMeasurements+0x84>)
 80024c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = counter++;
 80024ca:	4b14      	ldr	r3, [pc, #80]	; (800251c <ModBus_UpdateMeasurements+0x88>)
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	1c5a      	adds	r2, r3, #1
 80024d0:	b291      	uxth	r1, r2
 80024d2:	4a12      	ldr	r2, [pc, #72]	; (800251c <ModBus_UpdateMeasurements+0x88>)
 80024d4:	8011      	strh	r1, [r2, #0]
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <ModBus_UpdateMeasurements+0x84>)
 80024d8:	f8a2 305e 	strh.w	r3, [r2, #94]	; 0x5e
    if (counter > 65535) counter = 0;

    uint32_t timestamp = HAL_GetTick();
 80024dc:	f000 fee4 	bl	80032a8 <HAL_GetTick>
 80024e0:	6178      	str	r0, [r7, #20]
    modbus.input_regs[REG_TIMESTAMP_HIGH] = (timestamp >> 16) & 0xFFFF;
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	0c1b      	lsrs	r3, r3, #16
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <ModBus_UpdateMeasurements+0x84>)
 80024ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = timestamp & 0xFFFF;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <ModBus_UpdateMeasurements+0x84>)
 80024f4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
}
 80024f8:	bf00      	nop
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	2000019e 	.word	0x2000019e
 8002504:	2000019c 	.word	0x2000019c
 8002508:	200001a2 	.word	0x200001a2
 800250c:	200001a0 	.word	0x200001a0
 8002510:	200001a6 	.word	0x200001a6
 8002514:	200001a4 	.word	0x200001a4
 8002518:	2000014c 	.word	0x2000014c
 800251c:	200003d0 	.word	0x200003d0

08002520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002526:	4b15      	ldr	r3, [pc, #84]	; (800257c <HAL_MspInit+0x5c>)
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	4a14      	ldr	r2, [pc, #80]	; (800257c <HAL_MspInit+0x5c>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6193      	str	r3, [r2, #24]
 8002532:	4b12      	ldr	r3, [pc, #72]	; (800257c <HAL_MspInit+0x5c>)
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <HAL_MspInit+0x5c>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	4a0e      	ldr	r2, [pc, #56]	; (800257c <HAL_MspInit+0x5c>)
 8002544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002548:	61d3      	str	r3, [r2, #28]
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <HAL_MspInit+0x5c>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002552:	607b      	str	r3, [r7, #4]
 8002554:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002556:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <HAL_MspInit+0x60>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	4a04      	ldr	r2, [pc, #16]	; (8002580 <HAL_MspInit+0x60>)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002572:	bf00      	nop
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	40021000 	.word	0x40021000
 8002580:	40010000 	.word	0x40010000

08002584 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08a      	sub	sp, #40	; 0x28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800258c:	f107 0318 	add.w	r3, r7, #24
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
 8002598:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a28      	ldr	r2, [pc, #160]	; (8002640 <HAL_ADC_MspInit+0xbc>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d122      	bne.n	80025ea <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025a4:	4b27      	ldr	r3, [pc, #156]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	4a26      	ldr	r2, [pc, #152]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ae:	6193      	str	r3, [r2, #24]
 80025b0:	4b24      	ldr	r3, [pc, #144]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025bc:	4b21      	ldr	r3, [pc, #132]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	4a20      	ldr	r2, [pc, #128]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025c2:	f043 0304 	orr.w	r3, r3, #4
 80025c6:	6193      	str	r3, [r2, #24]
 80025c8:	4b1e      	ldr	r3, [pc, #120]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Read_24V_Pin;
 80025d4:	2301      	movs	r3, #1
 80025d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025d8:	2303      	movs	r3, #3
 80025da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Read_24V_GPIO_Port, &GPIO_InitStruct);
 80025dc:	f107 0318 	add.w	r3, r7, #24
 80025e0:	4619      	mov	r1, r3
 80025e2:	4819      	ldr	r0, [pc, #100]	; (8002648 <HAL_ADC_MspInit+0xc4>)
 80025e4:	f001 fe30 	bl	8004248 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80025e8:	e026      	b.n	8002638 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a17      	ldr	r2, [pc, #92]	; (800264c <HAL_ADC_MspInit+0xc8>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d121      	bne.n	8002638 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a12      	ldr	r2, [pc, #72]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 80025fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260c:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a0c      	ldr	r2, [pc, #48]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 8002612:	f043 0304 	orr.w	r3, r3, #4
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <HAL_ADC_MspInit+0xc0>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Read_12V_Pin|Read_5V_Pin;
 8002624:	2322      	movs	r3, #34	; 0x22
 8002626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002628:	2303      	movs	r3, #3
 800262a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	f107 0318 	add.w	r3, r7, #24
 8002630:	4619      	mov	r1, r3
 8002632:	4805      	ldr	r0, [pc, #20]	; (8002648 <HAL_ADC_MspInit+0xc4>)
 8002634:	f001 fe08 	bl	8004248 <HAL_GPIO_Init>
}
 8002638:	bf00      	nop
 800263a:	3728      	adds	r7, #40	; 0x28
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40012400 	.word	0x40012400
 8002644:	40021000 	.word	0x40021000
 8002648:	40010800 	.word	0x40010800
 800264c:	40012800 	.word	0x40012800

08002650 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b08a      	sub	sp, #40	; 0x28
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002658:	f107 0318 	add.w	r3, r7, #24
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a37      	ldr	r2, [pc, #220]	; (8002748 <HAL_UART_MspInit+0xf8>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d132      	bne.n	80026d6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002670:	4b36      	ldr	r3, [pc, #216]	; (800274c <HAL_UART_MspInit+0xfc>)
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	4a35      	ldr	r2, [pc, #212]	; (800274c <HAL_UART_MspInit+0xfc>)
 8002676:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800267a:	6193      	str	r3, [r2, #24]
 800267c:	4b33      	ldr	r3, [pc, #204]	; (800274c <HAL_UART_MspInit+0xfc>)
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002688:	4b30      	ldr	r3, [pc, #192]	; (800274c <HAL_UART_MspInit+0xfc>)
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	4a2f      	ldr	r2, [pc, #188]	; (800274c <HAL_UART_MspInit+0xfc>)
 800268e:	f043 0304 	orr.w	r3, r3, #4
 8002692:	6193      	str	r3, [r2, #24]
 8002694:	4b2d      	ldr	r3, [pc, #180]	; (800274c <HAL_UART_MspInit+0xfc>)
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a6:	2302      	movs	r3, #2
 80026a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026aa:	2303      	movs	r3, #3
 80026ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ae:	f107 0318 	add.w	r3, r7, #24
 80026b2:	4619      	mov	r1, r3
 80026b4:	4826      	ldr	r0, [pc, #152]	; (8002750 <HAL_UART_MspInit+0x100>)
 80026b6:	f001 fdc7 	bl	8004248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026c0:	2300      	movs	r3, #0
 80026c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c8:	f107 0318 	add.w	r3, r7, #24
 80026cc:	4619      	mov	r1, r3
 80026ce:	4820      	ldr	r0, [pc, #128]	; (8002750 <HAL_UART_MspInit+0x100>)
 80026d0:	f001 fdba 	bl	8004248 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026d4:	e034      	b.n	8002740 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a1e      	ldr	r2, [pc, #120]	; (8002754 <HAL_UART_MspInit+0x104>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d12f      	bne.n	8002740 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80026e0:	4b1a      	ldr	r3, [pc, #104]	; (800274c <HAL_UART_MspInit+0xfc>)
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	4a19      	ldr	r2, [pc, #100]	; (800274c <HAL_UART_MspInit+0xfc>)
 80026e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ea:	61d3      	str	r3, [r2, #28]
 80026ec:	4b17      	ldr	r3, [pc, #92]	; (800274c <HAL_UART_MspInit+0xfc>)
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f8:	4b14      	ldr	r3, [pc, #80]	; (800274c <HAL_UART_MspInit+0xfc>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	4a13      	ldr	r2, [pc, #76]	; (800274c <HAL_UART_MspInit+0xfc>)
 80026fe:	f043 0304 	orr.w	r3, r3, #4
 8002702:	6193      	str	r3, [r2, #24]
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <HAL_UART_MspInit+0xfc>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002710:	2304      	movs	r3, #4
 8002712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002714:	2302      	movs	r3, #2
 8002716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002718:	2303      	movs	r3, #3
 800271a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271c:	f107 0318 	add.w	r3, r7, #24
 8002720:	4619      	mov	r1, r3
 8002722:	480b      	ldr	r0, [pc, #44]	; (8002750 <HAL_UART_MspInit+0x100>)
 8002724:	f001 fd90 	bl	8004248 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002728:	2308      	movs	r3, #8
 800272a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002734:	f107 0318 	add.w	r3, r7, #24
 8002738:	4619      	mov	r1, r3
 800273a:	4805      	ldr	r0, [pc, #20]	; (8002750 <HAL_UART_MspInit+0x100>)
 800273c:	f001 fd84 	bl	8004248 <HAL_GPIO_Init>
}
 8002740:	bf00      	nop
 8002742:	3728      	adds	r7, #40	; 0x28
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40013800 	.word	0x40013800
 800274c:	40021000 	.word	0x40021000
 8002750:	40010800 	.word	0x40010800
 8002754:	40004400 	.word	0x40004400

08002758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800275c:	e7fe      	b.n	800275c <NMI_Handler+0x4>

0800275e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800275e:	b480      	push	{r7}
 8002760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002762:	e7fe      	b.n	8002762 <HardFault_Handler+0x4>

08002764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002768:	e7fe      	b.n	8002768 <MemManage_Handler+0x4>

0800276a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800276a:	b480      	push	{r7}
 800276c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800276e:	e7fe      	b.n	800276e <BusFault_Handler+0x4>

08002770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002774:	e7fe      	b.n	8002774 <UsageFault_Handler+0x4>

08002776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800277a:	bf00      	nop
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002782:	b480      	push	{r7}
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800279e:	f000 fd71 	bl	8003284 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <TIM3_IRQHandler>:
/**
  * @brief This function handles TIM3 global interrupt (CLIK input capture).
  *        CRITICAL: Minimal code for lowest latency (2 us response)
  */
void TIM3_IRQHandler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* Обработка захвата канала 4 (PB1 = CLIK) - МИНИМАЛЬНЫЙ КОД! */
  if (TIM3->SR & TIM_SR_CC4IF) {
 80027ac:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <TIM3_IRQHandler+0x40>)
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f003 0310 	and.w	r3, r3, #16
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d012      	beq.n	80027de <TIM3_IRQHandler+0x36>
      /* Сразу сохраняем значение захвата */
      tof_capture_value = TIM3->CCR4;
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <TIM3_IRQHandler+0x40>)
 80027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027bc:	4a0b      	ldr	r2, [pc, #44]	; (80027ec <TIM3_IRQHandler+0x44>)
 80027be:	6013      	str	r3, [r2, #0]

      /* Останавливаем таймер */
      TIM3->CR1 &= ~TIM_CR1_CEN;
 80027c0:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <TIM3_IRQHandler+0x40>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a08      	ldr	r2, [pc, #32]	; (80027e8 <TIM3_IRQHandler+0x40>)
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	6013      	str	r3, [r2, #0]

      /* Устанавливаем флаг завершения измерения */
      tof_measurement_done = 1;
 80027cc:	4b08      	ldr	r3, [pc, #32]	; (80027f0 <TIM3_IRQHandler+0x48>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	701a      	strb	r2, [r3, #0]

      /* Сбрасываем флаг прерывания */
      TIM3->SR &= ~TIM_SR_CC4IF;
 80027d2:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <TIM3_IRQHandler+0x40>)
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <TIM3_IRQHandler+0x40>)
 80027d8:	f023 0310 	bic.w	r3, r3, #16
 80027dc:	6113      	str	r3, [r2, #16]

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80027de:	bf00      	nop
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40000400 	.word	0x40000400
 80027ec:	20000120 	.word	0x20000120
 80027f0:	20000124 	.word	0x20000124

080027f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80027f8:	4802      	ldr	r0, [pc, #8]	; (8002804 <USART1_IRQHandler+0x10>)
 80027fa:	f002 fd7b 	bl	80052f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000038 	.word	0x20000038

08002808 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800280c:	4802      	ldr	r0, [pc, #8]	; (8002818 <USART2_IRQHandler+0x10>)
 800280e:	f002 fd71 	bl	80052f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	2000007c 	.word	0x2000007c

0800281c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002820:	4803      	ldr	r0, [pc, #12]	; (8002830 <ADC1_2_IRQHandler+0x14>)
 8002822:	f001 f833 	bl	800388c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002826:	4803      	ldr	r0, [pc, #12]	; (8002834 <ADC1_2_IRQHandler+0x18>)
 8002828:	f001 f830 	bl	800388c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800282c:	bf00      	nop
 800282e:	bd80      	pop	{r7, pc}
 8002830:	200000c0 	.word	0x200000c0
 8002834:	200000f0 	.word	0x200000f0

08002838 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <USART2_Print>:

/**
  * @brief  Вывод строки через USART2
  */
void USART2_Print(const char* str)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00a      	beq.n	8002868 <USART2_Print+0x24>
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), 100);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fd fc7a 	bl	800014c <strlen>
 8002858:	4603      	mov	r3, r0
 800285a:	b29a      	uxth	r2, r3
 800285c:	2364      	movs	r3, #100	; 0x64
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	4803      	ldr	r0, [pc, #12]	; (8002870 <USART2_Print+0x2c>)
 8002862:	f002 fc84 	bl	800516e <HAL_UART_Transmit>
 8002866:	e000      	b.n	800286a <USART2_Print+0x26>
    if (str == NULL) return;
 8002868:	bf00      	nop
}
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	2000007c 	.word	0x2000007c

08002874 <USART2_PrintNum>:

/**
  * @brief  Вывод числа через USART2
  */
void USART2_PrintNum(uint32_t num)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
    /* Преобразование числа в строку */
    if (num == 0) {
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d103      	bne.n	800288a <USART2_PrintNum+0x16>
        USART2_Print("0");
 8002882:	481e      	ldr	r0, [pc, #120]	; (80028fc <USART2_PrintNum+0x88>)
 8002884:	f7ff ffde 	bl	8002844 <USART2_Print>
 8002888:	e035      	b.n	80028f6 <USART2_PrintNum+0x82>
        return;
    }
    
    char temp[16];
    int i = 0;
 800288a:	2300      	movs	r3, #0
 800288c:	61fb      	str	r3, [r7, #28]
    
    while (num > 0 && i < 15) {
 800288e:	e019      	b.n	80028c4 <USART2_PrintNum+0x50>
        temp[i++] = (num % 10) + '0';
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <USART2_PrintNum+0x8c>)
 8002894:	fba3 2301 	umull	r2, r3, r3, r1
 8002898:	08da      	lsrs	r2, r3, #3
 800289a:	4613      	mov	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	1aca      	subs	r2, r1, r3
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	1c59      	adds	r1, r3, #1
 80028aa:	61f9      	str	r1, [r7, #28]
 80028ac:	3230      	adds	r2, #48	; 0x30
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	3320      	adds	r3, #32
 80028b2:	443b      	add	r3, r7
 80028b4:	f803 2c18 	strb.w	r2, [r3, #-24]
        num /= 10;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a11      	ldr	r2, [pc, #68]	; (8002900 <USART2_PrintNum+0x8c>)
 80028bc:	fba2 2303 	umull	r2, r3, r2, r3
 80028c0:	08db      	lsrs	r3, r3, #3
 80028c2:	607b      	str	r3, [r7, #4]
    while (num > 0 && i < 15) {
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <USART2_PrintNum+0x5c>
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	2b0e      	cmp	r3, #14
 80028ce:	dddf      	ble.n	8002890 <USART2_PrintNum+0x1c>
    }
    
    /* Вывод в обратном порядке */
    for (int j = i - 1; j >= 0; j--) {
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	61bb      	str	r3, [r7, #24]
 80028d6:	e00b      	b.n	80028f0 <USART2_PrintNum+0x7c>
        HAL_UART_Transmit(&huart2, (uint8_t*)&temp[j], 1, 100);
 80028d8:	f107 0208 	add.w	r2, r7, #8
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	18d1      	adds	r1, r2, r3
 80028e0:	2364      	movs	r3, #100	; 0x64
 80028e2:	2201      	movs	r2, #1
 80028e4:	4807      	ldr	r0, [pc, #28]	; (8002904 <USART2_PrintNum+0x90>)
 80028e6:	f002 fc42 	bl	800516e <HAL_UART_Transmit>
    for (int j = i - 1; j >= 0; j--) {
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	3b01      	subs	r3, #1
 80028ee:	61bb      	str	r3, [r7, #24]
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	daf0      	bge.n	80028d8 <USART2_PrintNum+0x64>
    }
}
 80028f6:	3720      	adds	r7, #32
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	080065b4 	.word	0x080065b4
 8002900:	cccccccd 	.word	0xcccccccd
 8002904:	2000007c 	.word	0x2000007c

08002908 <USART2_PrintHexByte>:

/**
  * @brief  Вывод одного байта в hex формате на USART2
  */
void USART2_PrintHexByte(uint8_t byte)
{
 8002908:	b5b0      	push	{r4, r5, r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	71fb      	strb	r3, [r7, #7]
    const char hex_chars[] = "0123456789ABCDEF";
 8002912:	4b13      	ldr	r3, [pc, #76]	; (8002960 <USART2_PrintHexByte+0x58>)
 8002914:	f107 040c 	add.w	r4, r7, #12
 8002918:	461d      	mov	r5, r3
 800291a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800291c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800291e:	682b      	ldr	r3, [r5, #0]
 8002920:	7023      	strb	r3, [r4, #0]
    str_buffer[0] = hex_chars[(byte >> 4) & 0x0F];
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	b2db      	uxtb	r3, r3
 8002928:	f003 030f 	and.w	r3, r3, #15
 800292c:	3320      	adds	r3, #32
 800292e:	443b      	add	r3, r7
 8002930:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <USART2_PrintHexByte+0x5c>)
 8002936:	701a      	strb	r2, [r3, #0]
    str_buffer[1] = hex_chars[byte & 0x0F];
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	3320      	adds	r3, #32
 8002940:	443b      	add	r3, r7
 8002942:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002946:	4b07      	ldr	r3, [pc, #28]	; (8002964 <USART2_PrintHexByte+0x5c>)
 8002948:	705a      	strb	r2, [r3, #1]
    str_buffer[2] = '\0';
 800294a:	4b06      	ldr	r3, [pc, #24]	; (8002964 <USART2_PrintHexByte+0x5c>)
 800294c:	2200      	movs	r2, #0
 800294e:	709a      	strb	r2, [r3, #2]
    USART2_Print(str_buffer);
 8002950:	4804      	ldr	r0, [pc, #16]	; (8002964 <USART2_PrintHexByte+0x5c>)
 8002952:	f7ff ff77 	bl	8002844 <USART2_Print>
}
 8002956:	bf00      	nop
 8002958:	3720      	adds	r7, #32
 800295a:	46bd      	mov	sp, r7
 800295c:	bdb0      	pop	{r4, r5, r7, pc}
 800295e:	bf00      	nop
 8002960:	080065b8 	.word	0x080065b8
 8002964:	200003d4 	.word	0x200003d4

08002968 <USART2_PrintHexBuffer>:

/**
  * @brief  Вывод буфера в hex формате на USART2
  */
void USART2_PrintHexBuffer(const uint8_t* buffer, uint16_t length)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	460b      	mov	r3, r1
 8002972:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < length; i++) {
 8002974:	2300      	movs	r3, #0
 8002976:	81fb      	strh	r3, [r7, #14]
 8002978:	e011      	b.n	800299e <USART2_PrintHexBuffer+0x36>
        USART2_PrintHexByte(buffer[i]);
 800297a:	89fb      	ldrh	r3, [r7, #14]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	4413      	add	r3, r2
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff ffc0 	bl	8002908 <USART2_PrintHexByte>
        if (i < length - 1) {
 8002988:	89fa      	ldrh	r2, [r7, #14]
 800298a:	887b      	ldrh	r3, [r7, #2]
 800298c:	3b01      	subs	r3, #1
 800298e:	429a      	cmp	r2, r3
 8002990:	da02      	bge.n	8002998 <USART2_PrintHexBuffer+0x30>
            USART2_Print(" ");
 8002992:	4807      	ldr	r0, [pc, #28]	; (80029b0 <USART2_PrintHexBuffer+0x48>)
 8002994:	f7ff ff56 	bl	8002844 <USART2_Print>
    for (uint16_t i = 0; i < length; i++) {
 8002998:	89fb      	ldrh	r3, [r7, #14]
 800299a:	3301      	adds	r3, #1
 800299c:	81fb      	strh	r3, [r7, #14]
 800299e:	89fa      	ldrh	r2, [r7, #14]
 80029a0:	887b      	ldrh	r3, [r7, #2]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d3e9      	bcc.n	800297a <USART2_PrintHexBuffer+0x12>
        }
    }
}
 80029a6:	bf00      	nop
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	080065cc 	.word	0x080065cc

080029b4 <USART2_PrintModBusCommand>:

/**
  * @brief  Вывод ModBus команды в формате QModMaster на USART2
  */
void USART2_PrintModBusCommand(const uint8_t* data, uint16_t length)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 80029c0:	887b      	ldrh	r3, [r7, #2]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d072      	beq.n	8002aac <USART2_PrintModBusCommand+0xf8>

    USART2_Print("Sys > ");
 80029c6:	483b      	ldr	r0, [pc, #236]	; (8002ab4 <USART2_PrintModBusCommand+0x100>)
 80029c8:	f7ff ff3c 	bl	8002844 <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 80029cc:	f000 fc6c 	bl	80032a8 <HAL_GetTick>
 80029d0:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	4a38      	ldr	r2, [pc, #224]	; (8002ab8 <USART2_PrintModBusCommand+0x104>)
 80029d6:	fba2 2303 	umull	r2, r3, r2, r3
 80029da:	0d5b      	lsrs	r3, r3, #21
 80029dc:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 80029de:	69fa      	ldr	r2, [r7, #28]
 80029e0:	4b35      	ldr	r3, [pc, #212]	; (8002ab8 <USART2_PrintModBusCommand+0x104>)
 80029e2:	fba3 1302 	umull	r1, r3, r3, r2
 80029e6:	0d5b      	lsrs	r3, r3, #21
 80029e8:	4934      	ldr	r1, [pc, #208]	; (8002abc <USART2_PrintModBusCommand+0x108>)
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	4a33      	ldr	r2, [pc, #204]	; (8002ac0 <USART2_PrintModBusCommand+0x10c>)
 80029f2:	fba2 2303 	umull	r2, r3, r2, r3
 80029f6:	0b9b      	lsrs	r3, r3, #14
 80029f8:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 80029fa:	69fa      	ldr	r2, [r7, #28]
 80029fc:	4b30      	ldr	r3, [pc, #192]	; (8002ac0 <USART2_PrintModBusCommand+0x10c>)
 80029fe:	fba3 1302 	umull	r1, r3, r3, r2
 8002a02:	0b9b      	lsrs	r3, r3, #14
 8002a04:	f64e 2160 	movw	r1, #60000	; 0xea60
 8002a08:	fb01 f303 	mul.w	r3, r1, r3
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	4a2d      	ldr	r2, [pc, #180]	; (8002ac4 <USART2_PrintModBusCommand+0x110>)
 8002a10:	fba2 2303 	umull	r2, r3, r2, r3
 8002a14:	099b      	lsrs	r3, r3, #6
 8002a16:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	4a2a      	ldr	r2, [pc, #168]	; (8002ac4 <USART2_PrintModBusCommand+0x110>)
 8002a1c:	fba2 1203 	umull	r1, r2, r2, r3
 8002a20:	0992      	lsrs	r2, r2, #6
 8002a22:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a26:	fb01 f202 	mul.w	r2, r1, r2
 8002a2a:	1a9b      	subs	r3, r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	2b09      	cmp	r3, #9
 8002a32:	d802      	bhi.n	8002a3a <USART2_PrintModBusCommand+0x86>
 8002a34:	4824      	ldr	r0, [pc, #144]	; (8002ac8 <USART2_PrintModBusCommand+0x114>)
 8002a36:	f7ff ff05 	bl	8002844 <USART2_Print>
    USART2_PrintNum(hours);
 8002a3a:	69b8      	ldr	r0, [r7, #24]
 8002a3c:	f7ff ff1a 	bl	8002874 <USART2_PrintNum>
    USART2_Print(":");
 8002a40:	4822      	ldr	r0, [pc, #136]	; (8002acc <USART2_PrintModBusCommand+0x118>)
 8002a42:	f7ff feff 	bl	8002844 <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2b09      	cmp	r3, #9
 8002a4a:	d802      	bhi.n	8002a52 <USART2_PrintModBusCommand+0x9e>
 8002a4c:	481e      	ldr	r0, [pc, #120]	; (8002ac8 <USART2_PrintModBusCommand+0x114>)
 8002a4e:	f7ff fef9 	bl	8002844 <USART2_Print>
    USART2_PrintNum(mins);
 8002a52:	6978      	ldr	r0, [r7, #20]
 8002a54:	f7ff ff0e 	bl	8002874 <USART2_PrintNum>
    USART2_Print(":");
 8002a58:	481c      	ldr	r0, [pc, #112]	; (8002acc <USART2_PrintModBusCommand+0x118>)
 8002a5a:	f7ff fef3 	bl	8002844 <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	2b09      	cmp	r3, #9
 8002a62:	d802      	bhi.n	8002a6a <USART2_PrintModBusCommand+0xb6>
 8002a64:	4818      	ldr	r0, [pc, #96]	; (8002ac8 <USART2_PrintModBusCommand+0x114>)
 8002a66:	f7ff feed 	bl	8002844 <USART2_Print>
    USART2_PrintNum(secs);
 8002a6a:	6938      	ldr	r0, [r7, #16]
 8002a6c:	f7ff ff02 	bl	8002874 <USART2_PrintNum>
    USART2_Print(":");
 8002a70:	4816      	ldr	r0, [pc, #88]	; (8002acc <USART2_PrintModBusCommand+0x118>)
 8002a72:	f7ff fee7 	bl	8002844 <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2b63      	cmp	r3, #99	; 0x63
 8002a7a:	d802      	bhi.n	8002a82 <USART2_PrintModBusCommand+0xce>
 8002a7c:	4812      	ldr	r0, [pc, #72]	; (8002ac8 <USART2_PrintModBusCommand+0x114>)
 8002a7e:	f7ff fee1 	bl	8002844 <USART2_Print>
    if (ms < 10) USART2_Print("0");
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2b09      	cmp	r3, #9
 8002a86:	d802      	bhi.n	8002a8e <USART2_PrintModBusCommand+0xda>
 8002a88:	480f      	ldr	r0, [pc, #60]	; (8002ac8 <USART2_PrintModBusCommand+0x114>)
 8002a8a:	f7ff fedb 	bl	8002844 <USART2_Print>
    USART2_PrintNum(ms);
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f7ff fef0 	bl	8002874 <USART2_PrintNum>
    USART2_Print(" - ");
 8002a94:	480e      	ldr	r0, [pc, #56]	; (8002ad0 <USART2_PrintModBusCommand+0x11c>)
 8002a96:	f7ff fed5 	bl	8002844 <USART2_Print>

    /* Выводим данные команды */
    USART2_PrintHexBuffer(data, length);
 8002a9a:	887b      	ldrh	r3, [r7, #2]
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff62 	bl	8002968 <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 8002aa4:	480b      	ldr	r0, [pc, #44]	; (8002ad4 <USART2_PrintModBusCommand+0x120>)
 8002aa6:	f7ff fecd 	bl	8002844 <USART2_Print>
 8002aaa:	e000      	b.n	8002aae <USART2_PrintModBusCommand+0xfa>
    if (length == 0) return;
 8002aac:	bf00      	nop
}
 8002aae:	3720      	adds	r7, #32
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	080065d0 	.word	0x080065d0
 8002ab8:	95217cb1 	.word	0x95217cb1
 8002abc:	0036ee80 	.word	0x0036ee80
 8002ac0:	45e7b273 	.word	0x45e7b273
 8002ac4:	10624dd3 	.word	0x10624dd3
 8002ac8:	080065b4 	.word	0x080065b4
 8002acc:	080065d8 	.word	0x080065d8
 8002ad0:	080065dc 	.word	0x080065dc
 8002ad4:	080065e0 	.word	0x080065e0

08002ad8 <USART2_PrintModBusResponse>:

/**
  * @brief  Вывод ModBus ответа на USART2
  */
void USART2_PrintModBusResponse(const uint8_t* data, uint16_t length)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8002ae4:	887b      	ldrh	r3, [r7, #2]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d072      	beq.n	8002bd0 <USART2_PrintModBusResponse+0xf8>

    USART2_Print("[RTU]>Tx > ");
 8002aea:	483b      	ldr	r0, [pc, #236]	; (8002bd8 <USART2_PrintModBusResponse+0x100>)
 8002aec:	f7ff feaa 	bl	8002844 <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8002af0:	f000 fbda 	bl	80032a8 <HAL_GetTick>
 8002af4:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	4a38      	ldr	r2, [pc, #224]	; (8002bdc <USART2_PrintModBusResponse+0x104>)
 8002afa:	fba2 2303 	umull	r2, r3, r2, r3
 8002afe:	0d5b      	lsrs	r3, r3, #21
 8002b00:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8002b02:	69fa      	ldr	r2, [r7, #28]
 8002b04:	4b35      	ldr	r3, [pc, #212]	; (8002bdc <USART2_PrintModBusResponse+0x104>)
 8002b06:	fba3 1302 	umull	r1, r3, r3, r2
 8002b0a:	0d5b      	lsrs	r3, r3, #21
 8002b0c:	4934      	ldr	r1, [pc, #208]	; (8002be0 <USART2_PrintModBusResponse+0x108>)
 8002b0e:	fb01 f303 	mul.w	r3, r1, r3
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	4a33      	ldr	r2, [pc, #204]	; (8002be4 <USART2_PrintModBusResponse+0x10c>)
 8002b16:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1a:	0b9b      	lsrs	r3, r3, #14
 8002b1c:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	4b30      	ldr	r3, [pc, #192]	; (8002be4 <USART2_PrintModBusResponse+0x10c>)
 8002b22:	fba3 1302 	umull	r1, r3, r3, r2
 8002b26:	0b9b      	lsrs	r3, r3, #14
 8002b28:	f64e 2160 	movw	r1, #60000	; 0xea60
 8002b2c:	fb01 f303 	mul.w	r3, r1, r3
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	4a2d      	ldr	r2, [pc, #180]	; (8002be8 <USART2_PrintModBusResponse+0x110>)
 8002b34:	fba2 2303 	umull	r2, r3, r2, r3
 8002b38:	099b      	lsrs	r3, r3, #6
 8002b3a:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	4a2a      	ldr	r2, [pc, #168]	; (8002be8 <USART2_PrintModBusResponse+0x110>)
 8002b40:	fba2 1203 	umull	r1, r2, r2, r3
 8002b44:	0992      	lsrs	r2, r2, #6
 8002b46:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b4a:	fb01 f202 	mul.w	r2, r1, r2
 8002b4e:	1a9b      	subs	r3, r3, r2
 8002b50:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	2b09      	cmp	r3, #9
 8002b56:	d802      	bhi.n	8002b5e <USART2_PrintModBusResponse+0x86>
 8002b58:	4824      	ldr	r0, [pc, #144]	; (8002bec <USART2_PrintModBusResponse+0x114>)
 8002b5a:	f7ff fe73 	bl	8002844 <USART2_Print>
    USART2_PrintNum(hours);
 8002b5e:	69b8      	ldr	r0, [r7, #24]
 8002b60:	f7ff fe88 	bl	8002874 <USART2_PrintNum>
    USART2_Print(":");
 8002b64:	4822      	ldr	r0, [pc, #136]	; (8002bf0 <USART2_PrintModBusResponse+0x118>)
 8002b66:	f7ff fe6d 	bl	8002844 <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d802      	bhi.n	8002b76 <USART2_PrintModBusResponse+0x9e>
 8002b70:	481e      	ldr	r0, [pc, #120]	; (8002bec <USART2_PrintModBusResponse+0x114>)
 8002b72:	f7ff fe67 	bl	8002844 <USART2_Print>
    USART2_PrintNum(mins);
 8002b76:	6978      	ldr	r0, [r7, #20]
 8002b78:	f7ff fe7c 	bl	8002874 <USART2_PrintNum>
    USART2_Print(":");
 8002b7c:	481c      	ldr	r0, [pc, #112]	; (8002bf0 <USART2_PrintModBusResponse+0x118>)
 8002b7e:	f7ff fe61 	bl	8002844 <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	2b09      	cmp	r3, #9
 8002b86:	d802      	bhi.n	8002b8e <USART2_PrintModBusResponse+0xb6>
 8002b88:	4818      	ldr	r0, [pc, #96]	; (8002bec <USART2_PrintModBusResponse+0x114>)
 8002b8a:	f7ff fe5b 	bl	8002844 <USART2_Print>
    USART2_PrintNum(secs);
 8002b8e:	6938      	ldr	r0, [r7, #16]
 8002b90:	f7ff fe70 	bl	8002874 <USART2_PrintNum>
    USART2_Print(":");
 8002b94:	4816      	ldr	r0, [pc, #88]	; (8002bf0 <USART2_PrintModBusResponse+0x118>)
 8002b96:	f7ff fe55 	bl	8002844 <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b63      	cmp	r3, #99	; 0x63
 8002b9e:	d802      	bhi.n	8002ba6 <USART2_PrintModBusResponse+0xce>
 8002ba0:	4812      	ldr	r0, [pc, #72]	; (8002bec <USART2_PrintModBusResponse+0x114>)
 8002ba2:	f7ff fe4f 	bl	8002844 <USART2_Print>
    if (ms < 10) USART2_Print("0");
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2b09      	cmp	r3, #9
 8002baa:	d802      	bhi.n	8002bb2 <USART2_PrintModBusResponse+0xda>
 8002bac:	480f      	ldr	r0, [pc, #60]	; (8002bec <USART2_PrintModBusResponse+0x114>)
 8002bae:	f7ff fe49 	bl	8002844 <USART2_Print>
    USART2_PrintNum(ms);
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f7ff fe5e 	bl	8002874 <USART2_PrintNum>
    USART2_Print(" - ");
 8002bb8:	480e      	ldr	r0, [pc, #56]	; (8002bf4 <USART2_PrintModBusResponse+0x11c>)
 8002bba:	f7ff fe43 	bl	8002844 <USART2_Print>

    /* Выводим данные ответа */
    USART2_PrintHexBuffer(data, length);
 8002bbe:	887b      	ldrh	r3, [r7, #2]
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff fed0 	bl	8002968 <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 8002bc8:	480b      	ldr	r0, [pc, #44]	; (8002bf8 <USART2_PrintModBusResponse+0x120>)
 8002bca:	f7ff fe3b 	bl	8002844 <USART2_Print>
 8002bce:	e000      	b.n	8002bd2 <USART2_PrintModBusResponse+0xfa>
    if (length == 0) return;
 8002bd0:	bf00      	nop
}
 8002bd2:	3720      	adds	r7, #32
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	080065e4 	.word	0x080065e4
 8002bdc:	95217cb1 	.word	0x95217cb1
 8002be0:	0036ee80 	.word	0x0036ee80
 8002be4:	45e7b273 	.word	0x45e7b273
 8002be8:	10624dd3 	.word	0x10624dd3
 8002bec:	080065b4 	.word	0x080065b4
 8002bf0:	080065d8 	.word	0x080065d8
 8002bf4:	080065dc 	.word	0x080065dc
 8002bf8:	080065e0 	.word	0x080065e0

08002bfc <ModBus_DebugFrame>:

/**
  * @brief  Вывод ModBus фрейма в детальном формате
  */
void ModBus_DebugFrame(const uint8_t* frame, uint16_t length, const char* prefix)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	; 0x28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	460b      	mov	r3, r1
 8002c06:	607a      	str	r2, [r7, #4]
 8002c08:	817b      	strh	r3, [r7, #10]
    if (length == 0) return;
 8002c0a:	897b      	ldrh	r3, [r7, #10]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 81d4 	beq.w	8002fba <ModBus_DebugFrame+0x3be>

    USART2_Print("[MODBUS] ");
 8002c12:	48b0      	ldr	r0, [pc, #704]	; (8002ed4 <ModBus_DebugFrame+0x2d8>)
 8002c14:	f7ff fe16 	bl	8002844 <USART2_Print>
    USART2_Print(prefix);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff fe13 	bl	8002844 <USART2_Print>
    USART2_Print(": ");
 8002c1e:	48ae      	ldr	r0, [pc, #696]	; (8002ed8 <ModBus_DebugFrame+0x2dc>)
 8002c20:	f7ff fe10 	bl	8002844 <USART2_Print>

    /* Вывод hex */
    for(uint16_t i = 0; i < length; i++) {
 8002c24:	2300      	movs	r3, #0
 8002c26:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c28:	e00c      	b.n	8002c44 <ModBus_DebugFrame+0x48>
        USART2_PrintHexByte(frame[i]);
 8002c2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4413      	add	r3, r2
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fe68 	bl	8002908 <USART2_PrintHexByte>
        USART2_Print(" ");
 8002c38:	48a8      	ldr	r0, [pc, #672]	; (8002edc <ModBus_DebugFrame+0x2e0>)
 8002c3a:	f7ff fe03 	bl	8002844 <USART2_Print>
    for(uint16_t i = 0; i < length; i++) {
 8002c3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c40:	3301      	adds	r3, #1
 8002c42:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c44:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002c46:	897b      	ldrh	r3, [r7, #10]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d3ee      	bcc.n	8002c2a <ModBus_DebugFrame+0x2e>
    }

    USART2_Print(" | ");
 8002c4c:	48a4      	ldr	r0, [pc, #656]	; (8002ee0 <ModBus_DebugFrame+0x2e4>)
 8002c4e:	f7ff fdf9 	bl	8002844 <USART2_Print>

    /* Парсинг фрейма */
    if (length >= 3) {
 8002c52:	897b      	ldrh	r3, [r7, #10]
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	f240 8179 	bls.w	8002f4c <ModBus_DebugFrame+0x350>
        uint8_t addr = frame[0];
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        uint8_t func = frame[1];
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	785b      	ldrb	r3, [r3, #1]
 8002c66:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

        USART2_Print("Addr=");
 8002c6a:	489e      	ldr	r0, [pc, #632]	; (8002ee4 <ModBus_DebugFrame+0x2e8>)
 8002c6c:	f7ff fdea 	bl	8002844 <USART2_Print>
        USART2_PrintNum(addr);
 8002c70:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fdfd 	bl	8002874 <USART2_PrintNum>
        USART2_Print(" Func=");
 8002c7a:	489b      	ldr	r0, [pc, #620]	; (8002ee8 <ModBus_DebugFrame+0x2ec>)
 8002c7c:	f7ff fde2 	bl	8002844 <USART2_Print>
        USART2_PrintHexByte(func);
 8002c80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff fe3f 	bl	8002908 <USART2_PrintHexByte>

        switch(func) {
 8002c8a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c8e:	2b10      	cmp	r3, #16
 8002c90:	dc4a      	bgt.n	8002d28 <ModBus_DebugFrame+0x12c>
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	da24      	bge.n	8002ce0 <ModBus_DebugFrame+0xe4>
 8002c96:	e155      	b.n	8002f44 <ModBus_DebugFrame+0x348>
 8002c98:	3b83      	subs	r3, #131	; 0x83
 8002c9a:	2b0d      	cmp	r3, #13
 8002c9c:	f200 8152 	bhi.w	8002f44 <ModBus_DebugFrame+0x348>
 8002ca0:	a201      	add	r2, pc, #4	; (adr r2, 8002ca8 <ModBus_DebugFrame+0xac>)
 8002ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca6:	bf00      	nop
 8002ca8:	08002ea1 	.word	0x08002ea1
 8002cac:	08002ebb 	.word	0x08002ebb
 8002cb0:	08002f45 	.word	0x08002f45
 8002cb4:	08002f11 	.word	0x08002f11
 8002cb8:	08002f45 	.word	0x08002f45
 8002cbc:	08002f45 	.word	0x08002f45
 8002cc0:	08002f45 	.word	0x08002f45
 8002cc4:	08002f45 	.word	0x08002f45
 8002cc8:	08002f45 	.word	0x08002f45
 8002ccc:	08002f45 	.word	0x08002f45
 8002cd0:	08002f45 	.word	0x08002f45
 8002cd4:	08002f45 	.word	0x08002f45
 8002cd8:	08002f45 	.word	0x08002f45
 8002cdc:	08002f2b 	.word	0x08002f2b
 8002ce0:	3b03      	subs	r3, #3
 8002ce2:	2b0d      	cmp	r3, #13
 8002ce4:	f200 812e 	bhi.w	8002f44 <ModBus_DebugFrame+0x348>
 8002ce8:	a201      	add	r2, pc, #4	; (adr r2, 8002cf0 <ModBus_DebugFrame+0xf4>)
 8002cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cee:	bf00      	nop
 8002cf0:	08002d35 	.word	0x08002d35
 8002cf4:	08002d8b 	.word	0x08002d8b
 8002cf8:	08002f45 	.word	0x08002f45
 8002cfc:	08002de1 	.word	0x08002de1
 8002d00:	08002f45 	.word	0x08002f45
 8002d04:	08002f45 	.word	0x08002f45
 8002d08:	08002f45 	.word	0x08002f45
 8002d0c:	08002f45 	.word	0x08002f45
 8002d10:	08002f45 	.word	0x08002f45
 8002d14:	08002f45 	.word	0x08002f45
 8002d18:	08002f45 	.word	0x08002f45
 8002d1c:	08002f45 	.word	0x08002f45
 8002d20:	08002f45 	.word	0x08002f45
 8002d24:	08002e37 	.word	0x08002e37
 8002d28:	2b90      	cmp	r3, #144	; 0x90
 8002d2a:	f300 810b 	bgt.w	8002f44 <ModBus_DebugFrame+0x348>
 8002d2e:	2b83      	cmp	r3, #131	; 0x83
 8002d30:	dab2      	bge.n	8002c98 <ModBus_DebugFrame+0x9c>
 8002d32:	e107      	b.n	8002f44 <ModBus_DebugFrame+0x348>
            case 0x03: /* Read Holding Registers */
                if (length >= 8) {
 8002d34:	897b      	ldrh	r3, [r7, #10]
 8002d36:	2b07      	cmp	r3, #7
 8002d38:	f240 810a 	bls.w	8002f50 <ModBus_DebugFrame+0x354>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3302      	adds	r3, #2
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	021b      	lsls	r3, r3, #8
 8002d44:	b21a      	sxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	3303      	adds	r3, #3
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	b21b      	sxth	r3, r3
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	b21b      	sxth	r3, r3
 8002d52:	82bb      	strh	r3, [r7, #20]
                    uint16_t count = (frame[4] << 8) | frame[5];
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	3304      	adds	r3, #4
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	021b      	lsls	r3, r3, #8
 8002d5c:	b21a      	sxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	3305      	adds	r3, #5
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	b21b      	sxth	r3, r3
 8002d66:	4313      	orrs	r3, r2
 8002d68:	b21b      	sxth	r3, r3
 8002d6a:	827b      	strh	r3, [r7, #18]
                    USART2_Print(" ReadHold Start=");
 8002d6c:	485f      	ldr	r0, [pc, #380]	; (8002eec <ModBus_DebugFrame+0x2f0>)
 8002d6e:	f7ff fd69 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(start);
 8002d72:	8abb      	ldrh	r3, [r7, #20]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff fd7d 	bl	8002874 <USART2_PrintNum>
                    USART2_Print(" Count=");
 8002d7a:	485d      	ldr	r0, [pc, #372]	; (8002ef0 <ModBus_DebugFrame+0x2f4>)
 8002d7c:	f7ff fd62 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(count);
 8002d80:	8a7b      	ldrh	r3, [r7, #18]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fd76 	bl	8002874 <USART2_PrintNum>
                }
                break;
 8002d88:	e0e2      	b.n	8002f50 <ModBus_DebugFrame+0x354>

            case 0x04: /* Read Input Registers */
                if (length >= 8) {
 8002d8a:	897b      	ldrh	r3, [r7, #10]
 8002d8c:	2b07      	cmp	r3, #7
 8002d8e:	f240 80e1 	bls.w	8002f54 <ModBus_DebugFrame+0x358>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	3302      	adds	r3, #2
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	b21a      	sxth	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	3303      	adds	r3, #3
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	b21b      	sxth	r3, r3
 8002da4:	4313      	orrs	r3, r2
 8002da6:	b21b      	sxth	r3, r3
 8002da8:	833b      	strh	r3, [r7, #24]
                    uint16_t count = (frame[4] << 8) | frame[5];
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	3304      	adds	r3, #4
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	b21a      	sxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	3305      	adds	r3, #5
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	b21b      	sxth	r3, r3
 8002dc0:	82fb      	strh	r3, [r7, #22]
                    USART2_Print(" ReadInput Start=");
 8002dc2:	484c      	ldr	r0, [pc, #304]	; (8002ef4 <ModBus_DebugFrame+0x2f8>)
 8002dc4:	f7ff fd3e 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(start);
 8002dc8:	8b3b      	ldrh	r3, [r7, #24]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fd52 	bl	8002874 <USART2_PrintNum>
                    USART2_Print(" Count=");
 8002dd0:	4847      	ldr	r0, [pc, #284]	; (8002ef0 <ModBus_DebugFrame+0x2f4>)
 8002dd2:	f7ff fd37 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(count);
 8002dd6:	8afb      	ldrh	r3, [r7, #22]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fd4b 	bl	8002874 <USART2_PrintNum>
                }
                break;
 8002dde:	e0b9      	b.n	8002f54 <ModBus_DebugFrame+0x358>

            case 0x06: /* Write Single Register */
                if (length >= 8) {
 8002de0:	897b      	ldrh	r3, [r7, #10]
 8002de2:	2b07      	cmp	r3, #7
 8002de4:	f240 80b8 	bls.w	8002f58 <ModBus_DebugFrame+0x35c>
                    uint16_t reg = (frame[2] << 8) | frame[3];
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	3302      	adds	r3, #2
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	021b      	lsls	r3, r3, #8
 8002df0:	b21a      	sxth	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	3303      	adds	r3, #3
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	b21b      	sxth	r3, r3
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	b21b      	sxth	r3, r3
 8002dfe:	83bb      	strh	r3, [r7, #28]
                    uint16_t value = (frame[4] << 8) | frame[5];
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	3304      	adds	r3, #4
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	021b      	lsls	r3, r3, #8
 8002e08:	b21a      	sxth	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	3305      	adds	r3, #5
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	b21b      	sxth	r3, r3
 8002e12:	4313      	orrs	r3, r2
 8002e14:	b21b      	sxth	r3, r3
 8002e16:	837b      	strh	r3, [r7, #26]
                    USART2_Print(" WriteSingle Reg=");
 8002e18:	4837      	ldr	r0, [pc, #220]	; (8002ef8 <ModBus_DebugFrame+0x2fc>)
 8002e1a:	f7ff fd13 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(reg);
 8002e1e:	8bbb      	ldrh	r3, [r7, #28]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff fd27 	bl	8002874 <USART2_PrintNum>
                    USART2_Print(" Value=");
 8002e26:	4835      	ldr	r0, [pc, #212]	; (8002efc <ModBus_DebugFrame+0x300>)
 8002e28:	f7ff fd0c 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(value);
 8002e2c:	8b7b      	ldrh	r3, [r7, #26]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fd20 	bl	8002874 <USART2_PrintNum>
                }
                break;
 8002e34:	e090      	b.n	8002f58 <ModBus_DebugFrame+0x35c>

            case 0x10: /* Write Multiple Registers */
                if (length >= 9) {
 8002e36:	897b      	ldrh	r3, [r7, #10]
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	f240 808f 	bls.w	8002f5c <ModBus_DebugFrame+0x360>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	3302      	adds	r3, #2
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	021b      	lsls	r3, r3, #8
 8002e46:	b21a      	sxth	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3303      	adds	r3, #3
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b21b      	sxth	r3, r3
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b21b      	sxth	r3, r3
 8002e54:	847b      	strh	r3, [r7, #34]	; 0x22
                    uint16_t count = (frame[4] << 8) | frame[5];
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	021b      	lsls	r3, r3, #8
 8002e5e:	b21a      	sxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3305      	adds	r3, #5
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	b21b      	sxth	r3, r3
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	b21b      	sxth	r3, r3
 8002e6c:	843b      	strh	r3, [r7, #32]
                    uint8_t byte_count = frame[6];
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	799b      	ldrb	r3, [r3, #6]
 8002e72:	77fb      	strb	r3, [r7, #31]
                    USART2_Print(" WriteMulti Start=");
 8002e74:	4822      	ldr	r0, [pc, #136]	; (8002f00 <ModBus_DebugFrame+0x304>)
 8002e76:	f7ff fce5 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(start);
 8002e7a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fcf9 	bl	8002874 <USART2_PrintNum>
                    USART2_Print(" Count=");
 8002e82:	481b      	ldr	r0, [pc, #108]	; (8002ef0 <ModBus_DebugFrame+0x2f4>)
 8002e84:	f7ff fcde 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(count);
 8002e88:	8c3b      	ldrh	r3, [r7, #32]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fcf2 	bl	8002874 <USART2_PrintNum>
                    USART2_Print(" Bytes=");
 8002e90:	481c      	ldr	r0, [pc, #112]	; (8002f04 <ModBus_DebugFrame+0x308>)
 8002e92:	f7ff fcd7 	bl	8002844 <USART2_Print>
                    USART2_PrintNum(byte_count);
 8002e96:	7ffb      	ldrb	r3, [r7, #31]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fceb 	bl	8002874 <USART2_PrintNum>
                }
                break;
 8002e9e:	e05d      	b.n	8002f5c <ModBus_DebugFrame+0x360>

            case 0x83: /* Exception for 0x03 */
                USART2_Print(" Exception(0x03) Code=");
 8002ea0:	4819      	ldr	r0, [pc, #100]	; (8002f08 <ModBus_DebugFrame+0x30c>)
 8002ea2:	f7ff fccf 	bl	8002844 <USART2_Print>
                if (length >= 3) {
 8002ea6:	897b      	ldrh	r3, [r7, #10]
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d959      	bls.n	8002f60 <ModBus_DebugFrame+0x364>
                    USART2_PrintHexByte(frame[2]);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	3302      	adds	r3, #2
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fd28 	bl	8002908 <USART2_PrintHexByte>
                }
                break;
 8002eb8:	e052      	b.n	8002f60 <ModBus_DebugFrame+0x364>

            case 0x84: /* Exception for 0x04 */
                USART2_Print(" Exception(0x04) Code=");
 8002eba:	4814      	ldr	r0, [pc, #80]	; (8002f0c <ModBus_DebugFrame+0x310>)
 8002ebc:	f7ff fcc2 	bl	8002844 <USART2_Print>
                if (length >= 3) {
 8002ec0:	897b      	ldrh	r3, [r7, #10]
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d94e      	bls.n	8002f64 <ModBus_DebugFrame+0x368>
                    USART2_PrintHexByte(frame[2]);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3302      	adds	r3, #2
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fd1b 	bl	8002908 <USART2_PrintHexByte>
                }
                break;
 8002ed2:	e047      	b.n	8002f64 <ModBus_DebugFrame+0x368>
 8002ed4:	080065f0 	.word	0x080065f0
 8002ed8:	080065fc 	.word	0x080065fc
 8002edc:	080065cc 	.word	0x080065cc
 8002ee0:	08006600 	.word	0x08006600
 8002ee4:	08006604 	.word	0x08006604
 8002ee8:	0800660c 	.word	0x0800660c
 8002eec:	08006614 	.word	0x08006614
 8002ef0:	08006628 	.word	0x08006628
 8002ef4:	08006630 	.word	0x08006630
 8002ef8:	08006644 	.word	0x08006644
 8002efc:	08006658 	.word	0x08006658
 8002f00:	08006660 	.word	0x08006660
 8002f04:	08006674 	.word	0x08006674
 8002f08:	0800667c 	.word	0x0800667c
 8002f0c:	08006694 	.word	0x08006694

            case 0x86: /* Exception for 0x06 */
                USART2_Print(" Exception(0x06) Code=");
 8002f10:	482c      	ldr	r0, [pc, #176]	; (8002fc4 <ModBus_DebugFrame+0x3c8>)
 8002f12:	f7ff fc97 	bl	8002844 <USART2_Print>
                if (length >= 3) {
 8002f16:	897b      	ldrh	r3, [r7, #10]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d925      	bls.n	8002f68 <ModBus_DebugFrame+0x36c>
                    USART2_PrintHexByte(frame[2]);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	3302      	adds	r3, #2
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff fcf0 	bl	8002908 <USART2_PrintHexByte>
                }
                break;
 8002f28:	e01e      	b.n	8002f68 <ModBus_DebugFrame+0x36c>

            case 0x90: /* Exception for 0x10 */
                USART2_Print(" Exception(0x10) Code=");
 8002f2a:	4827      	ldr	r0, [pc, #156]	; (8002fc8 <ModBus_DebugFrame+0x3cc>)
 8002f2c:	f7ff fc8a 	bl	8002844 <USART2_Print>
                if (length >= 3) {
 8002f30:	897b      	ldrh	r3, [r7, #10]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d91a      	bls.n	8002f6c <ModBus_DebugFrame+0x370>
                    USART2_PrintHexByte(frame[2]);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	3302      	adds	r3, #2
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fce3 	bl	8002908 <USART2_PrintHexByte>
                }
                break;
 8002f42:	e013      	b.n	8002f6c <ModBus_DebugFrame+0x370>

            default:
                USART2_Print(" Unknown function");
 8002f44:	4821      	ldr	r0, [pc, #132]	; (8002fcc <ModBus_DebugFrame+0x3d0>)
 8002f46:	f7ff fc7d 	bl	8002844 <USART2_Print>
                break;
 8002f4a:	e010      	b.n	8002f6e <ModBus_DebugFrame+0x372>
        }
    }
 8002f4c:	bf00      	nop
 8002f4e:	e00e      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f50:	bf00      	nop
 8002f52:	e00c      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f54:	bf00      	nop
 8002f56:	e00a      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f58:	bf00      	nop
 8002f5a:	e008      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f5c:	bf00      	nop
 8002f5e:	e006      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f60:	bf00      	nop
 8002f62:	e004      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f64:	bf00      	nop
 8002f66:	e002      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f68:	bf00      	nop
 8002f6a:	e000      	b.n	8002f6e <ModBus_DebugFrame+0x372>
                break;
 8002f6c:	bf00      	nop

    /* Проверка CRC */
    if (length >= 2) {
 8002f6e:	897b      	ldrh	r3, [r7, #10]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d91e      	bls.n	8002fb2 <ModBus_DebugFrame+0x3b6>
        uint16_t recv_crc = (frame[length-1] << 8) | frame[length-2];
 8002f74:	897b      	ldrh	r3, [r7, #10]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	021b      	lsls	r3, r3, #8
 8002f80:	b21a      	sxth	r2, r3
 8002f82:	897b      	ldrh	r3, [r7, #10]
 8002f84:	3b02      	subs	r3, #2
 8002f86:	68f9      	ldr	r1, [r7, #12]
 8002f88:	440b      	add	r3, r1
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	b21b      	sxth	r3, r3
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	b21b      	sxth	r3, r3
 8002f92:	823b      	strh	r3, [r7, #16]
        USART2_Print(" CRC=");
 8002f94:	480e      	ldr	r0, [pc, #56]	; (8002fd0 <ModBus_DebugFrame+0x3d4>)
 8002f96:	f7ff fc55 	bl	8002844 <USART2_Print>
        USART2_PrintHexByte((recv_crc >> 8) & 0xFF);
 8002f9a:	8a3b      	ldrh	r3, [r7, #16]
 8002f9c:	0a1b      	lsrs	r3, r3, #8
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff fcb0 	bl	8002908 <USART2_PrintHexByte>
        USART2_PrintHexByte(recv_crc & 0xFF);
 8002fa8:	8a3b      	ldrh	r3, [r7, #16]
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff fcab 	bl	8002908 <USART2_PrintHexByte>
    }

    USART2_Print("\r\n");
 8002fb2:	4808      	ldr	r0, [pc, #32]	; (8002fd4 <ModBus_DebugFrame+0x3d8>)
 8002fb4:	f7ff fc46 	bl	8002844 <USART2_Print>
 8002fb8:	e000      	b.n	8002fbc <ModBus_DebugFrame+0x3c0>
    if (length == 0) return;
 8002fba:	bf00      	nop
}
 8002fbc:	3728      	adds	r7, #40	; 0x28
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	080066ac 	.word	0x080066ac
 8002fc8:	080066c4 	.word	0x080066c4
 8002fcc:	080066dc 	.word	0x080066dc
 8002fd0:	080066f0 	.word	0x080066f0
 8002fd4:	080065e0 	.word	0x080065e0

08002fd8 <float_to_str>:

/**
  * @brief  Преобразование float в строку
  */
void float_to_str(float value, char* buffer, int decimals)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b094      	sub	sp, #80	; 0x50
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
    int offset = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
    char temp_buffer[32];

    if (value < 0) {
 8002fe8:	f04f 0100 	mov.w	r1, #0
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f7fd fb61 	bl	80006b4 <__aeabi_fcmplt>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <float_to_str+0x30>
        temp_buffer[0] = '-';
 8002ff8:	232d      	movs	r3, #45	; 0x2d
 8002ffa:	743b      	strb	r3, [r7, #16]
        value = -value;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003002:	60fb      	str	r3, [r7, #12]
        offset = 1;
 8003004:	2301      	movs	r3, #1
 8003006:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    int int_part = (int)value;
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f7fd fb7b 	bl	8000704 <__aeabi_f2iz>
 800300e:	4603      	mov	r3, r0
 8003010:	64bb      	str	r3, [r7, #72]	; 0x48
    float frac_part = value - (float)int_part;
 8003012:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003014:	f7fd f95c 	bl	80002d0 <__aeabi_i2f>
 8003018:	4603      	mov	r3, r0
 800301a:	4619      	mov	r1, r3
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	f7fd f8a1 	bl	8000164 <__aeabi_fsub>
 8003022:	4603      	mov	r3, r0
 8003024:	647b      	str	r3, [r7, #68]	; 0x44

    /* Преобразуем целую часть */
    if (int_part == 0) {
 8003026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003028:	2b00      	cmp	r3, #0
 800302a:	d109      	bne.n	8003040 <float_to_str+0x68>
        temp_buffer[offset] = '0';
 800302c:	f107 0210 	add.w	r2, r7, #16
 8003030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003032:	4413      	add	r3, r2
 8003034:	2230      	movs	r2, #48	; 0x30
 8003036:	701a      	strb	r2, [r3, #0]
        offset += 1;
 8003038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800303a:	3301      	adds	r3, #1
 800303c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800303e:	e061      	b.n	8003104 <float_to_str+0x12c>
    } else {
        int i = 0;
 8003040:	2300      	movs	r3, #0
 8003042:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 8003044:	e020      	b.n	8003088 <float_to_str+0xb0>
            temp_buffer[offset + i] = (int_part % 10) + '0';
 8003046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003048:	4b56      	ldr	r3, [pc, #344]	; (80031a4 <float_to_str+0x1cc>)
 800304a:	fb83 1302 	smull	r1, r3, r3, r2
 800304e:	1099      	asrs	r1, r3, #2
 8003050:	17d3      	asrs	r3, r2, #31
 8003052:	1ac9      	subs	r1, r1, r3
 8003054:	460b      	mov	r3, r1
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	1ad1      	subs	r1, r2, r3
 800305e:	b2ca      	uxtb	r2, r1
 8003060:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003062:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003064:	440b      	add	r3, r1
 8003066:	3230      	adds	r2, #48	; 0x30
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	3350      	adds	r3, #80	; 0x50
 800306c:	443b      	add	r3, r7
 800306e:	f803 2c40 	strb.w	r2, [r3, #-64]
            int_part /= 10;
 8003072:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003074:	4a4b      	ldr	r2, [pc, #300]	; (80031a4 <float_to_str+0x1cc>)
 8003076:	fb82 1203 	smull	r1, r2, r2, r3
 800307a:	1092      	asrs	r2, r2, #2
 800307c:	17db      	asrs	r3, r3, #31
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	64bb      	str	r3, [r7, #72]	; 0x48
            i++;
 8003082:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003084:	3301      	adds	r3, #1
 8003086:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 8003088:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800308a:	2b00      	cmp	r3, #0
 800308c:	dd02      	ble.n	8003094 <float_to_str+0xbc>
 800308e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003090:	2b0e      	cmp	r3, #14
 8003092:	ddd8      	ble.n	8003046 <float_to_str+0x6e>
        }
        
        /* Переворачиваем цифры */
        for (int j = 0; j < i/2; j++) {
 8003094:	2300      	movs	r3, #0
 8003096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003098:	e028      	b.n	80030ec <float_to_str+0x114>
            char temp = temp_buffer[offset + j];
 800309a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800309c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800309e:	4413      	add	r3, r2
 80030a0:	3350      	adds	r3, #80	; 0x50
 80030a2:	443b      	add	r3, r7
 80030a4:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80030a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            temp_buffer[offset + j] = temp_buffer[offset + i - j - 1];
 80030ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030b0:	441a      	add	r2, r3
 80030b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	1e5a      	subs	r2, r3, #1
 80030b8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80030ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030bc:	440b      	add	r3, r1
 80030be:	3250      	adds	r2, #80	; 0x50
 80030c0:	443a      	add	r2, r7
 80030c2:	f812 2c40 	ldrb.w	r2, [r2, #-64]
 80030c6:	3350      	adds	r3, #80	; 0x50
 80030c8:	443b      	add	r3, r7
 80030ca:	f803 2c40 	strb.w	r2, [r3, #-64]
            temp_buffer[offset + i - j - 1] = temp;
 80030ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030d2:	441a      	add	r2, r3
 80030d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	3b01      	subs	r3, #1
 80030da:	3350      	adds	r3, #80	; 0x50
 80030dc:	443b      	add	r3, r7
 80030de:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80030e2:	f803 2c40 	strb.w	r2, [r3, #-64]
        for (int j = 0; j < i/2; j++) {
 80030e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030e8:	3301      	adds	r3, #1
 80030ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ee:	0fda      	lsrs	r2, r3, #31
 80030f0:	4413      	add	r3, r2
 80030f2:	105b      	asrs	r3, r3, #1
 80030f4:	461a      	mov	r2, r3
 80030f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030f8:	4293      	cmp	r3, r2
 80030fa:	dbce      	blt.n	800309a <float_to_str+0xc2>
        }
        offset += i;
 80030fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003100:	4413      	add	r3, r2
 8003102:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    /* Добавляем дробную часть */
    if (decimals > 0) {
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	dd3b      	ble.n	8003182 <float_to_str+0x1aa>
        temp_buffer[offset] = '.';
 800310a:	f107 0210 	add.w	r2, r7, #16
 800310e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003110:	4413      	add	r3, r2
 8003112:	222e      	movs	r2, #46	; 0x2e
 8003114:	701a      	strb	r2, [r3, #0]
        offset++;
 8003116:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003118:	3301      	adds	r3, #1
 800311a:	64fb      	str	r3, [r7, #76]	; 0x4c
        
        for (int i = 0; i < decimals; i++) {
 800311c:	2300      	movs	r3, #0
 800311e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003120:	e022      	b.n	8003168 <float_to_str+0x190>
            frac_part *= 10.0f;
 8003122:	4921      	ldr	r1, [pc, #132]	; (80031a8 <float_to_str+0x1d0>)
 8003124:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003126:	f7fd f927 	bl	8000378 <__aeabi_fmul>
 800312a:	4603      	mov	r3, r0
 800312c:	647b      	str	r3, [r7, #68]	; 0x44
            int digit = (int)frac_part;
 800312e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003130:	f7fd fae8 	bl	8000704 <__aeabi_f2iz>
 8003134:	4603      	mov	r3, r0
 8003136:	633b      	str	r3, [r7, #48]	; 0x30
            temp_buffer[offset + i] = digit + '0';
 8003138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313a:	b2da      	uxtb	r2, r3
 800313c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800313e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003140:	440b      	add	r3, r1
 8003142:	3230      	adds	r2, #48	; 0x30
 8003144:	b2d2      	uxtb	r2, r2
 8003146:	3350      	adds	r3, #80	; 0x50
 8003148:	443b      	add	r3, r7
 800314a:	f803 2c40 	strb.w	r2, [r3, #-64]
            frac_part -= (float)digit;
 800314e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003150:	f7fd f8be 	bl	80002d0 <__aeabi_i2f>
 8003154:	4603      	mov	r3, r0
 8003156:	4619      	mov	r1, r3
 8003158:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800315a:	f7fd f803 	bl	8000164 <__aeabi_fsub>
 800315e:	4603      	mov	r3, r0
 8003160:	647b      	str	r3, [r7, #68]	; 0x44
        for (int i = 0; i < decimals; i++) {
 8003162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003164:	3301      	adds	r3, #1
 8003166:	63bb      	str	r3, [r7, #56]	; 0x38
 8003168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	429a      	cmp	r2, r3
 800316e:	dbd8      	blt.n	8003122 <float_to_str+0x14a>
        }
        temp_buffer[offset + decimals] = '\0';
 8003170:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4413      	add	r3, r2
 8003176:	3350      	adds	r3, #80	; 0x50
 8003178:	443b      	add	r3, r7
 800317a:	2200      	movs	r2, #0
 800317c:	f803 2c40 	strb.w	r2, [r3, #-64]
 8003180:	e005      	b.n	800318e <float_to_str+0x1b6>
    } else {
        temp_buffer[offset] = '\0';
 8003182:	f107 0210 	add.w	r2, r7, #16
 8003186:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003188:	4413      	add	r3, r2
 800318a:	2200      	movs	r2, #0
 800318c:	701a      	strb	r2, [r3, #0]
    }

    /* Копируем в выходной буфер */
    strcpy(buffer, temp_buffer);
 800318e:	f107 0310 	add.w	r3, r7, #16
 8003192:	4619      	mov	r1, r3
 8003194:	68b8      	ldr	r0, [r7, #8]
 8003196:	f002 fd01 	bl	8005b9c <strcpy>
 800319a:	bf00      	nop
 800319c:	3750      	adds	r7, #80	; 0x50
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	66666667 	.word	0x66666667
 80031a8:	41200000 	.word	0x41200000

080031ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031ac:	480c      	ldr	r0, [pc, #48]	; (80031e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80031ae:	490d      	ldr	r1, [pc, #52]	; (80031e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031b0:	4a0d      	ldr	r2, [pc, #52]	; (80031e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031b4:	e002      	b.n	80031bc <LoopCopyDataInit>

080031b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ba:	3304      	adds	r3, #4

080031bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031c0:	d3f9      	bcc.n	80031b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031c2:	4a0a      	ldr	r2, [pc, #40]	; (80031ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031c4:	4c0a      	ldr	r4, [pc, #40]	; (80031f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80031c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031c8:	e001      	b.n	80031ce <LoopFillZerobss>

080031ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031cc:	3204      	adds	r2, #4

080031ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031d0:	d3fb      	bcc.n	80031ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031d2:	f7ff fb31 	bl	8002838 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031d6:	f002 fcb5 	bl	8005b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031da:	f7fd fab9 	bl	8000750 <main>
  bx lr
 80031de:	4770      	bx	lr
  ldr r0, =_sdata
 80031e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031e4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80031e8:	08006738 	.word	0x08006738
  ldr r2, =_sbss
 80031ec:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80031f0:	200003f8 	.word	0x200003f8

080031f4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031f4:	e7fe      	b.n	80031f4 <CAN1_RX1_IRQHandler>
	...

080031f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031fc:	4b08      	ldr	r3, [pc, #32]	; (8003220 <HAL_Init+0x28>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a07      	ldr	r2, [pc, #28]	; (8003220 <HAL_Init+0x28>)
 8003202:	f043 0310 	orr.w	r3, r3, #16
 8003206:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003208:	2003      	movs	r0, #3
 800320a:	f000 ff2b 	bl	8004064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800320e:	200f      	movs	r0, #15
 8003210:	f000 f808 	bl	8003224 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003214:	f7ff f984 	bl	8002520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40022000 	.word	0x40022000

08003224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800322c:	4b12      	ldr	r3, [pc, #72]	; (8003278 <HAL_InitTick+0x54>)
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	4b12      	ldr	r3, [pc, #72]	; (800327c <HAL_InitTick+0x58>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	4619      	mov	r1, r3
 8003236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800323a:	fbb3 f3f1 	udiv	r3, r3, r1
 800323e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003242:	4618      	mov	r0, r3
 8003244:	f000 ff43 	bl	80040ce <HAL_SYSTICK_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e00e      	b.n	8003270 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b0f      	cmp	r3, #15
 8003256:	d80a      	bhi.n	800326e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003258:	2200      	movs	r2, #0
 800325a:	6879      	ldr	r1, [r7, #4]
 800325c:	f04f 30ff 	mov.w	r0, #4294967295
 8003260:	f000 ff0b 	bl	800407a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003264:	4a06      	ldr	r2, [pc, #24]	; (8003280 <HAL_InitTick+0x5c>)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	e000      	b.n	8003270 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
}
 8003270:	4618      	mov	r0, r3
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	20000010 	.word	0x20000010
 800327c:	20000018 	.word	0x20000018
 8003280:	20000014 	.word	0x20000014

08003284 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <HAL_IncTick+0x1c>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <HAL_IncTick+0x20>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4413      	add	r3, r2
 8003294:	4a03      	ldr	r2, [pc, #12]	; (80032a4 <HAL_IncTick+0x20>)
 8003296:	6013      	str	r3, [r2, #0]
}
 8003298:	bf00      	nop
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr
 80032a0:	20000018 	.word	0x20000018
 80032a4:	200003f4 	.word	0x200003f4

080032a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return uwTick;
 80032ac:	4b02      	ldr	r3, [pc, #8]	; (80032b8 <HAL_GetTick+0x10>)
 80032ae:	681b      	ldr	r3, [r3, #0]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr
 80032b8:	200003f4 	.word	0x200003f4

080032bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032c4:	f7ff fff0 	bl	80032a8 <HAL_GetTick>
 80032c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d005      	beq.n	80032e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032d6:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <HAL_Delay+0x44>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4413      	add	r3, r2
 80032e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032e2:	bf00      	nop
 80032e4:	f7ff ffe0 	bl	80032a8 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d8f7      	bhi.n	80032e4 <HAL_Delay+0x28>
  {
  }
}
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000018 	.word	0x20000018

08003304 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e0be      	b.n	80034a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	2b00      	cmp	r3, #0
 8003332:	d109      	bne.n	8003348 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff f91e 	bl	8002584 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fcc7 	bl	8003cdc <ADC_ConversionStop_Disable>
 800334e:	4603      	mov	r3, r0
 8003350:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b00      	cmp	r3, #0
 800335c:	f040 8099 	bne.w	8003492 <HAL_ADC_Init+0x18e>
 8003360:	7dfb      	ldrb	r3, [r7, #23]
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 8095 	bne.w	8003492 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003370:	f023 0302 	bic.w	r3, r3, #2
 8003374:	f043 0202 	orr.w	r2, r3, #2
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003384:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	7b1b      	ldrb	r3, [r3, #12]
 800338a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800338c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	4313      	orrs	r3, r2
 8003392:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800339c:	d003      	beq.n	80033a6 <HAL_ADC_Init+0xa2>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d102      	bne.n	80033ac <HAL_ADC_Init+0xa8>
 80033a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033aa:	e000      	b.n	80033ae <HAL_ADC_Init+0xaa>
 80033ac:	2300      	movs	r3, #0
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7d1b      	ldrb	r3, [r3, #20]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d119      	bne.n	80033f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	7b1b      	ldrb	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d109      	bne.n	80033d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	3b01      	subs	r3, #1
 80033ca:	035a      	lsls	r2, r3, #13
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	e00b      	b.n	80033f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e8:	f043 0201 	orr.w	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	430a      	orrs	r2, r1
 8003402:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	4b28      	ldr	r3, [pc, #160]	; (80034ac <HAL_ADC_Init+0x1a8>)
 800340c:	4013      	ands	r3, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	68b9      	ldr	r1, [r7, #8]
 8003414:	430b      	orrs	r3, r1
 8003416:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003420:	d003      	beq.n	800342a <HAL_ADC_Init+0x126>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d104      	bne.n	8003434 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	3b01      	subs	r3, #1
 8003430:	051b      	lsls	r3, r3, #20
 8003432:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	430a      	orrs	r2, r1
 8003446:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	4b18      	ldr	r3, [pc, #96]	; (80034b0 <HAL_ADC_Init+0x1ac>)
 8003450:	4013      	ands	r3, r2
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	429a      	cmp	r2, r3
 8003456:	d10b      	bne.n	8003470 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	f043 0201 	orr.w	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800346e:	e018      	b.n	80034a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003474:	f023 0312 	bic.w	r3, r3, #18
 8003478:	f043 0210 	orr.w	r2, r3, #16
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	f043 0201 	orr.w	r2, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003490:	e007      	b.n	80034a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003496:	f043 0210 	orr.w	r2, r3, #16
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	ffe1f7fd 	.word	0xffe1f7fd
 80034b0:	ff1f0efe 	.word	0xff1f0efe

080034b4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_Start+0x1a>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e098      	b.n	8003600 <HAL_ADC_Start+0x14c>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fba6 	bl	8003c28 <ADC_Enable>
 80034dc:	4603      	mov	r3, r0
 80034de:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f040 8087 	bne.w	80035f6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034f0:	f023 0301 	bic.w	r3, r3, #1
 80034f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a41      	ldr	r2, [pc, #260]	; (8003608 <HAL_ADC_Start+0x154>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d105      	bne.n	8003512 <HAL_ADC_Start+0x5e>
 8003506:	4b41      	ldr	r3, [pc, #260]	; (800360c <HAL_ADC_Start+0x158>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d115      	bne.n	800353e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003528:	2b00      	cmp	r3, #0
 800352a:	d026      	beq.n	800357a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003530:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003534:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800353c:	e01d      	b.n	800357a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003542:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a2f      	ldr	r2, [pc, #188]	; (800360c <HAL_ADC_Start+0x158>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d004      	beq.n	800355e <HAL_ADC_Start+0xaa>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a2b      	ldr	r2, [pc, #172]	; (8003608 <HAL_ADC_Start+0x154>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d10d      	bne.n	800357a <HAL_ADC_Start+0xc6>
 800355e:	4b2b      	ldr	r3, [pc, #172]	; (800360c <HAL_ADC_Start+0x158>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003572:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d006      	beq.n	8003594 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358a:	f023 0206 	bic.w	r2, r3, #6
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	62da      	str	r2, [r3, #44]	; 0x2c
 8003592:	e002      	b.n	800359a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f06f 0202 	mvn.w	r2, #2
 80035aa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035b6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035ba:	d113      	bne.n	80035e4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035c0:	4a11      	ldr	r2, [pc, #68]	; (8003608 <HAL_ADC_Start+0x154>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d105      	bne.n	80035d2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <HAL_ADC_Start+0x158>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d108      	bne.n	80035e4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80035e0:	609a      	str	r2, [r3, #8]
 80035e2:	e00c      	b.n	80035fe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	e003      	b.n	80035fe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	40012800 	.word	0x40012800
 800360c:	40012400 	.word	0x40012400

08003610 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_ADC_Stop+0x1a>
 8003626:	2302      	movs	r3, #2
 8003628:	e01a      	b.n	8003660 <HAL_ADC_Stop+0x50>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fb52 	bl	8003cdc <ADC_ConversionStop_Disable>
 8003638:	4603      	mov	r3, r0
 800363a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d109      	bne.n	8003656 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003646:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	f043 0201 	orr.w	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800365e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003668:	b590      	push	{r4, r7, lr}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800367e:	f7ff fe13 	bl	80032a8 <HAL_GetTick>
 8003682:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00b      	beq.n	80036aa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003696:	f043 0220 	orr.w	r2, r3, #32
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e0d3      	b.n	8003852 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d131      	bne.n	800371c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d12a      	bne.n	800371c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036c6:	e021      	b.n	800370c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ce:	d01d      	beq.n	800370c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d007      	beq.n	80036e6 <HAL_ADC_PollForConversion+0x7e>
 80036d6:	f7ff fde7 	bl	80032a8 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d212      	bcs.n	800370c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10b      	bne.n	800370c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f8:	f043 0204 	orr.w	r2, r3, #4
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e0a2      	b.n	8003852 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0d6      	beq.n	80036c8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800371a:	e070      	b.n	80037fe <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800371c:	4b4f      	ldr	r3, [pc, #316]	; (800385c <HAL_ADC_PollForConversion+0x1f4>)
 800371e:	681c      	ldr	r4, [r3, #0]
 8003720:	2002      	movs	r0, #2
 8003722:	f001 fc17 	bl	8004f54 <HAL_RCCEx_GetPeriphCLKFreq>
 8003726:	4603      	mov	r3, r0
 8003728:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6919      	ldr	r1, [r3, #16]
 8003732:	4b4b      	ldr	r3, [pc, #300]	; (8003860 <HAL_ADC_PollForConversion+0x1f8>)
 8003734:	400b      	ands	r3, r1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d118      	bne.n	800376c <HAL_ADC_PollForConversion+0x104>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68d9      	ldr	r1, [r3, #12]
 8003740:	4b48      	ldr	r3, [pc, #288]	; (8003864 <HAL_ADC_PollForConversion+0x1fc>)
 8003742:	400b      	ands	r3, r1
 8003744:	2b00      	cmp	r3, #0
 8003746:	d111      	bne.n	800376c <HAL_ADC_PollForConversion+0x104>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6919      	ldr	r1, [r3, #16]
 800374e:	4b46      	ldr	r3, [pc, #280]	; (8003868 <HAL_ADC_PollForConversion+0x200>)
 8003750:	400b      	ands	r3, r1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d108      	bne.n	8003768 <HAL_ADC_PollForConversion+0x100>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68d9      	ldr	r1, [r3, #12]
 800375c:	4b43      	ldr	r3, [pc, #268]	; (800386c <HAL_ADC_PollForConversion+0x204>)
 800375e:	400b      	ands	r3, r1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <HAL_ADC_PollForConversion+0x100>
 8003764:	2314      	movs	r3, #20
 8003766:	e020      	b.n	80037aa <HAL_ADC_PollForConversion+0x142>
 8003768:	2329      	movs	r3, #41	; 0x29
 800376a:	e01e      	b.n	80037aa <HAL_ADC_PollForConversion+0x142>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6919      	ldr	r1, [r3, #16]
 8003772:	4b3d      	ldr	r3, [pc, #244]	; (8003868 <HAL_ADC_PollForConversion+0x200>)
 8003774:	400b      	ands	r3, r1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d106      	bne.n	8003788 <HAL_ADC_PollForConversion+0x120>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68d9      	ldr	r1, [r3, #12]
 8003780:	4b3a      	ldr	r3, [pc, #232]	; (800386c <HAL_ADC_PollForConversion+0x204>)
 8003782:	400b      	ands	r3, r1
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00d      	beq.n	80037a4 <HAL_ADC_PollForConversion+0x13c>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6919      	ldr	r1, [r3, #16]
 800378e:	4b38      	ldr	r3, [pc, #224]	; (8003870 <HAL_ADC_PollForConversion+0x208>)
 8003790:	400b      	ands	r3, r1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d108      	bne.n	80037a8 <HAL_ADC_PollForConversion+0x140>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68d9      	ldr	r1, [r3, #12]
 800379c:	4b34      	ldr	r3, [pc, #208]	; (8003870 <HAL_ADC_PollForConversion+0x208>)
 800379e:	400b      	ands	r3, r1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <HAL_ADC_PollForConversion+0x140>
 80037a4:	2354      	movs	r3, #84	; 0x54
 80037a6:	e000      	b.n	80037aa <HAL_ADC_PollForConversion+0x142>
 80037a8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037b0:	e021      	b.n	80037f6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b8:	d01a      	beq.n	80037f0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d007      	beq.n	80037d0 <HAL_ADC_PollForConversion+0x168>
 80037c0:	f7ff fd72 	bl	80032a8 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d20f      	bcs.n	80037f0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d90b      	bls.n	80037f0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037dc:	f043 0204 	orr.w	r2, r3, #4
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e030      	b.n	8003852 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	3301      	adds	r3, #1
 80037f4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d8d9      	bhi.n	80037b2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f06f 0212 	mvn.w	r2, #18
 8003806:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800381e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003822:	d115      	bne.n	8003850 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003828:	2b00      	cmp	r3, #0
 800382a:	d111      	bne.n	8003850 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003830:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003848:	f043 0201 	orr.w	r2, r3, #1
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	371c      	adds	r7, #28
 8003856:	46bd      	mov	sp, r7
 8003858:	bd90      	pop	{r4, r7, pc}
 800385a:	bf00      	nop
 800385c:	20000010 	.word	0x20000010
 8003860:	24924924 	.word	0x24924924
 8003864:	00924924 	.word	0x00924924
 8003868:	12492492 	.word	0x12492492
 800386c:	00492492 	.word	0x00492492
 8003870:	00249249 	.word	0x00249249

08003874 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003882:	4618      	mov	r0, r3
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 0320 	and.w	r3, r3, #32
 800389e:	2b20      	cmp	r3, #32
 80038a0:	d140      	bne.n	8003924 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d139      	bne.n	8003924 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d105      	bne.n	80038c8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80038d2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80038d6:	d11d      	bne.n	8003914 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d119      	bne.n	8003914 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0220 	bic.w	r2, r2, #32
 80038ee:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003900:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d105      	bne.n	8003914 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390c:	f043 0201 	orr.w	r2, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f87c 	bl	8003a12 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f06f 0212 	mvn.w	r2, #18
 8003922:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800392e:	2b80      	cmp	r3, #128	; 0x80
 8003930:	d14f      	bne.n	80039d2 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b04      	cmp	r3, #4
 800393e:	d148      	bne.n	80039d2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003944:	f003 0310 	and.w	r3, r3, #16
 8003948:	2b00      	cmp	r3, #0
 800394a:	d105      	bne.n	8003958 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003950:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003962:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003966:	d012      	beq.n	800398e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003972:	2b00      	cmp	r3, #0
 8003974:	d125      	bne.n	80039c2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003980:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003984:	d11d      	bne.n	80039c2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800398a:	2b00      	cmp	r3, #0
 800398c:	d119      	bne.n	80039c2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800399c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d105      	bne.n	80039c2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ba:	f043 0201 	orr.w	r2, r3, #1
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fa78 	bl	8003eb8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f06f 020c 	mvn.w	r2, #12
 80039d0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039dc:	2b40      	cmp	r3, #64	; 0x40
 80039de:	d114      	bne.n	8003a0a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d10d      	bne.n	8003a0a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f812 	bl	8003a24 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f06f 0201 	mvn.w	r2, #1
 8003a08:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b083      	sub	sp, #12
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003a1a:	bf00      	nop
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr
	...

08003a38 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x20>
 8003a54:	2302      	movs	r3, #2
 8003a56:	e0dc      	b.n	8003c12 <HAL_ADC_ConfigChannel+0x1da>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b06      	cmp	r3, #6
 8003a66:	d81c      	bhi.n	8003aa2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	3b05      	subs	r3, #5
 8003a7a:	221f      	movs	r2, #31
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	4019      	ands	r1, r3
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	6818      	ldr	r0, [r3, #0]
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	3b05      	subs	r3, #5
 8003a94:	fa00 f203 	lsl.w	r2, r0, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	635a      	str	r2, [r3, #52]	; 0x34
 8003aa0:	e03c      	b.n	8003b1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	2b0c      	cmp	r3, #12
 8003aa8:	d81c      	bhi.n	8003ae4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	3b23      	subs	r3, #35	; 0x23
 8003abc:	221f      	movs	r2, #31
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	4019      	ands	r1, r3
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	6818      	ldr	r0, [r3, #0]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	3b23      	subs	r3, #35	; 0x23
 8003ad6:	fa00 f203 	lsl.w	r2, r0, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
 8003ae2:	e01b      	b.n	8003b1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	3b41      	subs	r3, #65	; 0x41
 8003af6:	221f      	movs	r2, #31
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	43db      	mvns	r3, r3
 8003afe:	4019      	ands	r1, r3
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	6818      	ldr	r0, [r3, #0]
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	3b41      	subs	r3, #65	; 0x41
 8003b10:	fa00 f203 	lsl.w	r2, r0, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b09      	cmp	r3, #9
 8003b22:	d91c      	bls.n	8003b5e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68d9      	ldr	r1, [r3, #12]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	4413      	add	r3, r2
 8003b34:	3b1e      	subs	r3, #30
 8003b36:	2207      	movs	r2, #7
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	4019      	ands	r1, r3
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	6898      	ldr	r0, [r3, #8]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	4413      	add	r3, r2
 8003b4e:	3b1e      	subs	r3, #30
 8003b50:	fa00 f203 	lsl.w	r2, r0, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	60da      	str	r2, [r3, #12]
 8003b5c:	e019      	b.n	8003b92 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6919      	ldr	r1, [r3, #16]
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	4413      	add	r3, r2
 8003b6e:	2207      	movs	r2, #7
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	43db      	mvns	r3, r3
 8003b76:	4019      	ands	r1, r3
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	6898      	ldr	r0, [r3, #8]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	4613      	mov	r3, r2
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	4413      	add	r3, r2
 8003b86:	fa00 f203 	lsl.w	r2, r0, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b10      	cmp	r3, #16
 8003b98:	d003      	beq.n	8003ba2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b9e:	2b11      	cmp	r3, #17
 8003ba0:	d132      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a1d      	ldr	r2, [pc, #116]	; (8003c1c <HAL_ADC_ConfigChannel+0x1e4>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d125      	bne.n	8003bf8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d126      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003bc8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2b10      	cmp	r3, #16
 8003bd0:	d11a      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bd2:	4b13      	ldr	r3, [pc, #76]	; (8003c20 <HAL_ADC_ConfigChannel+0x1e8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a13      	ldr	r2, [pc, #76]	; (8003c24 <HAL_ADC_ConfigChannel+0x1ec>)
 8003bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bdc:	0c9a      	lsrs	r2, r3, #18
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003be8:	e002      	b.n	8003bf0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	3b01      	subs	r3, #1
 8003bee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f9      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x1b2>
 8003bf6:	e007      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfc:	f043 0220 	orr.w	r2, r3, #32
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr
 8003c1c:	40012400 	.word	0x40012400
 8003c20:	20000010 	.word	0x20000010
 8003c24:	431bde83 	.word	0x431bde83

08003c28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d040      	beq.n	8003cc8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003c56:	4b1f      	ldr	r3, [pc, #124]	; (8003cd4 <ADC_Enable+0xac>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a1f      	ldr	r2, [pc, #124]	; (8003cd8 <ADC_Enable+0xb0>)
 8003c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c60:	0c9b      	lsrs	r3, r3, #18
 8003c62:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c64:	e002      	b.n	8003c6c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1f9      	bne.n	8003c66 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c72:	f7ff fb19 	bl	80032a8 <HAL_GetTick>
 8003c76:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c78:	e01f      	b.n	8003cba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c7a:	f7ff fb15 	bl	80032a8 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d918      	bls.n	8003cba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d011      	beq.n	8003cba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9a:	f043 0210 	orr.w	r2, r3, #16
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca6:	f043 0201 	orr.w	r2, r3, #1
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e007      	b.n	8003cca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d1d8      	bne.n	8003c7a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	20000010 	.word	0x20000010
 8003cd8:	431bde83 	.word	0x431bde83

08003cdc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d12e      	bne.n	8003d54 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689a      	ldr	r2, [r3, #8]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0201 	bic.w	r2, r2, #1
 8003d04:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d06:	f7ff facf 	bl	80032a8 <HAL_GetTick>
 8003d0a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003d0c:	e01b      	b.n	8003d46 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d0e:	f7ff facb 	bl	80032a8 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d914      	bls.n	8003d46 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d10d      	bne.n	8003d46 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2e:	f043 0210 	orr.w	r2, r3, #16
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3a:	f043 0201 	orr.w	r2, r3, #1
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e007      	b.n	8003d56 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d0dc      	beq.n	8003d0e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003d60:	b590      	push	{r4, r7, lr}
 8003d62:	b087      	sub	sp, #28
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d101      	bne.n	8003d7e <HAL_ADCEx_Calibration_Start+0x1e>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	e095      	b.n	8003eaa <HAL_ADCEx_Calibration_Start+0x14a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7ff ffa8 	bl	8003cdc <ADC_ConversionStop_Disable>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d90:	7dfb      	ldrb	r3, [r7, #23]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f040 8084 	bne.w	8003ea0 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d9c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003da0:	f023 0302 	bic.w	r3, r3, #2
 8003da4:	f043 0202 	orr.w	r2, r3, #2
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003dac:	4b41      	ldr	r3, [pc, #260]	; (8003eb4 <HAL_ADCEx_Calibration_Start+0x154>)
 8003dae:	681c      	ldr	r4, [r3, #0]
 8003db0:	2002      	movs	r0, #2
 8003db2:	f001 f8cf 	bl	8004f54 <HAL_RCCEx_GetPeriphCLKFreq>
 8003db6:	4603      	mov	r3, r0
 8003db8:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003dbc:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003dbe:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003dc0:	e002      	b.n	8003dc8 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f9      	bne.n	8003dc2 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ff2a 	bl	8003c28 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0208 	orr.w	r2, r2, #8
 8003de2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003de4:	f7ff fa60 	bl	80032a8 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003dea:	e01b      	b.n	8003e24 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003dec:	f7ff fa5c 	bl	80032a8 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b0a      	cmp	r3, #10
 8003df8:	d914      	bls.n	8003e24 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f003 0308 	and.w	r3, r3, #8
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00d      	beq.n	8003e24 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e0c:	f023 0312 	bic.w	r3, r3, #18
 8003e10:	f043 0210 	orr.w	r2, r3, #16
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e042      	b.n	8003eaa <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1dc      	bne.n	8003dec <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0204 	orr.w	r2, r2, #4
 8003e40:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003e42:	f7ff fa31 	bl	80032a8 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003e48:	e01b      	b.n	8003e82 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003e4a:	f7ff fa2d 	bl	80032a8 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b0a      	cmp	r3, #10
 8003e56:	d914      	bls.n	8003e82 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00d      	beq.n	8003e82 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6a:	f023 0312 	bic.w	r3, r3, #18
 8003e6e:	f043 0210 	orr.w	r2, r3, #16
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e013      	b.n	8003eaa <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1dc      	bne.n	8003e4a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e94:	f023 0303 	bic.w	r3, r3, #3
 8003e98:	f043 0201 	orr.w	r2, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003ea8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd90      	pop	{r4, r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000010 	.word	0x20000010

08003eb8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr
	...

08003ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f003 0307 	and.w	r3, r3, #7
 8003eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003edc:	4b0c      	ldr	r3, [pc, #48]	; (8003f10 <__NVIC_SetPriorityGrouping+0x44>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ee8:	4013      	ands	r3, r2
 8003eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003efe:	4a04      	ldr	r2, [pc, #16]	; (8003f10 <__NVIC_SetPriorityGrouping+0x44>)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	60d3      	str	r3, [r2, #12]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	e000ed00 	.word	0xe000ed00

08003f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f18:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <__NVIC_GetPriorityGrouping+0x18>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	0a1b      	lsrs	r3, r3, #8
 8003f1e:	f003 0307 	and.w	r3, r3, #7
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	e000ed00 	.word	0xe000ed00

08003f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	4603      	mov	r3, r0
 8003f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	db0b      	blt.n	8003f5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	f003 021f 	and.w	r2, r3, #31
 8003f48:	4906      	ldr	r1, [pc, #24]	; (8003f64 <__NVIC_EnableIRQ+0x34>)
 8003f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4e:	095b      	lsrs	r3, r3, #5
 8003f50:	2001      	movs	r0, #1
 8003f52:	fa00 f202 	lsl.w	r2, r0, r2
 8003f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr
 8003f64:	e000e100 	.word	0xe000e100

08003f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	6039      	str	r1, [r7, #0]
 8003f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	db0a      	blt.n	8003f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	490c      	ldr	r1, [pc, #48]	; (8003fb4 <__NVIC_SetPriority+0x4c>)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	0112      	lsls	r2, r2, #4
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f90:	e00a      	b.n	8003fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	4908      	ldr	r1, [pc, #32]	; (8003fb8 <__NVIC_SetPriority+0x50>)
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	3b04      	subs	r3, #4
 8003fa0:	0112      	lsls	r2, r2, #4
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	761a      	strb	r2, [r3, #24]
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bc80      	pop	{r7}
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	e000e100 	.word	0xe000e100
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b089      	sub	sp, #36	; 0x24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	f1c3 0307 	rsb	r3, r3, #7
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	bf28      	it	cs
 8003fda:	2304      	movcs	r3, #4
 8003fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d902      	bls.n	8003fec <NVIC_EncodePriority+0x30>
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	3b03      	subs	r3, #3
 8003fea:	e000      	b.n	8003fee <NVIC_EncodePriority+0x32>
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43da      	mvns	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	401a      	ands	r2, r3
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004004:	f04f 31ff 	mov.w	r1, #4294967295
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	fa01 f303 	lsl.w	r3, r1, r3
 800400e:	43d9      	mvns	r1, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004014:	4313      	orrs	r3, r2
         );
}
 8004016:	4618      	mov	r0, r3
 8004018:	3724      	adds	r7, #36	; 0x24
 800401a:	46bd      	mov	sp, r7
 800401c:	bc80      	pop	{r7}
 800401e:	4770      	bx	lr

08004020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3b01      	subs	r3, #1
 800402c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004030:	d301      	bcc.n	8004036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004032:	2301      	movs	r3, #1
 8004034:	e00f      	b.n	8004056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004036:	4a0a      	ldr	r2, [pc, #40]	; (8004060 <SysTick_Config+0x40>)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3b01      	subs	r3, #1
 800403c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800403e:	210f      	movs	r1, #15
 8004040:	f04f 30ff 	mov.w	r0, #4294967295
 8004044:	f7ff ff90 	bl	8003f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004048:	4b05      	ldr	r3, [pc, #20]	; (8004060 <SysTick_Config+0x40>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800404e:	4b04      	ldr	r3, [pc, #16]	; (8004060 <SysTick_Config+0x40>)
 8004050:	2207      	movs	r2, #7
 8004052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	e000e010 	.word	0xe000e010

08004064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7ff ff2d 	bl	8003ecc <__NVIC_SetPriorityGrouping>
}
 8004072:	bf00      	nop
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800407a:	b580      	push	{r7, lr}
 800407c:	b086      	sub	sp, #24
 800407e:	af00      	add	r7, sp, #0
 8004080:	4603      	mov	r3, r0
 8004082:	60b9      	str	r1, [r7, #8]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004088:	2300      	movs	r3, #0
 800408a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800408c:	f7ff ff42 	bl	8003f14 <__NVIC_GetPriorityGrouping>
 8004090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68b9      	ldr	r1, [r7, #8]
 8004096:	6978      	ldr	r0, [r7, #20]
 8004098:	f7ff ff90 	bl	8003fbc <NVIC_EncodePriority>
 800409c:	4602      	mov	r2, r0
 800409e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a2:	4611      	mov	r1, r2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7ff ff5f 	bl	8003f68 <__NVIC_SetPriority>
}
 80040aa:	bf00      	nop
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	4603      	mov	r3, r0
 80040ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff ff35 	bl	8003f30 <__NVIC_EnableIRQ>
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff ffa2 	bl	8004020 <SysTick_Config>
 80040dc:	4603      	mov	r3, r0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b085      	sub	sp, #20
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d008      	beq.n	800410e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2204      	movs	r2, #4
 8004100:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e020      	b.n	8004150 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 020e 	bic.w	r2, r2, #14
 800411c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0201 	bic.w	r2, r2, #1
 800412c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004136:	2101      	movs	r1, #1
 8004138:	fa01 f202 	lsl.w	r2, r1, r2
 800413c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800414e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	bc80      	pop	{r7}
 8004158:	4770      	bx	lr
	...

0800415c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004164:	2300      	movs	r3, #0
 8004166:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800416e:	2b02      	cmp	r3, #2
 8004170:	d005      	beq.n	800417e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2204      	movs	r2, #4
 8004176:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
 800417c:	e051      	b.n	8004222 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 020e 	bic.w	r2, r2, #14
 800418c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a22      	ldr	r2, [pc, #136]	; (800422c <HAL_DMA_Abort_IT+0xd0>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d029      	beq.n	80041fc <HAL_DMA_Abort_IT+0xa0>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a20      	ldr	r2, [pc, #128]	; (8004230 <HAL_DMA_Abort_IT+0xd4>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d022      	beq.n	80041f8 <HAL_DMA_Abort_IT+0x9c>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a1f      	ldr	r2, [pc, #124]	; (8004234 <HAL_DMA_Abort_IT+0xd8>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d01a      	beq.n	80041f2 <HAL_DMA_Abort_IT+0x96>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a1d      	ldr	r2, [pc, #116]	; (8004238 <HAL_DMA_Abort_IT+0xdc>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d012      	beq.n	80041ec <HAL_DMA_Abort_IT+0x90>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a1c      	ldr	r2, [pc, #112]	; (800423c <HAL_DMA_Abort_IT+0xe0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d00a      	beq.n	80041e6 <HAL_DMA_Abort_IT+0x8a>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a1a      	ldr	r2, [pc, #104]	; (8004240 <HAL_DMA_Abort_IT+0xe4>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d102      	bne.n	80041e0 <HAL_DMA_Abort_IT+0x84>
 80041da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80041de:	e00e      	b.n	80041fe <HAL_DMA_Abort_IT+0xa2>
 80041e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041e4:	e00b      	b.n	80041fe <HAL_DMA_Abort_IT+0xa2>
 80041e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ea:	e008      	b.n	80041fe <HAL_DMA_Abort_IT+0xa2>
 80041ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041f0:	e005      	b.n	80041fe <HAL_DMA_Abort_IT+0xa2>
 80041f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041f6:	e002      	b.n	80041fe <HAL_DMA_Abort_IT+0xa2>
 80041f8:	2310      	movs	r3, #16
 80041fa:	e000      	b.n	80041fe <HAL_DMA_Abort_IT+0xa2>
 80041fc:	2301      	movs	r3, #1
 80041fe:	4a11      	ldr	r2, [pc, #68]	; (8004244 <HAL_DMA_Abort_IT+0xe8>)
 8004200:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	4798      	blx	r3
    } 
  }
  return status;
 8004222:	7bfb      	ldrb	r3, [r7, #15]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40020008 	.word	0x40020008
 8004230:	4002001c 	.word	0x4002001c
 8004234:	40020030 	.word	0x40020030
 8004238:	40020044 	.word	0x40020044
 800423c:	40020058 	.word	0x40020058
 8004240:	4002006c 	.word	0x4002006c
 8004244:	40020000 	.word	0x40020000

08004248 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004248:	b480      	push	{r7}
 800424a:	b08b      	sub	sp, #44	; 0x2c
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004252:	2300      	movs	r3, #0
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004256:	2300      	movs	r3, #0
 8004258:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800425a:	e169      	b.n	8004530 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800425c:	2201      	movs	r2, #1
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69fa      	ldr	r2, [r7, #28]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	429a      	cmp	r2, r3
 8004276:	f040 8158 	bne.w	800452a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	4a9a      	ldr	r2, [pc, #616]	; (80044e8 <HAL_GPIO_Init+0x2a0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d05e      	beq.n	8004342 <HAL_GPIO_Init+0xfa>
 8004284:	4a98      	ldr	r2, [pc, #608]	; (80044e8 <HAL_GPIO_Init+0x2a0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d875      	bhi.n	8004376 <HAL_GPIO_Init+0x12e>
 800428a:	4a98      	ldr	r2, [pc, #608]	; (80044ec <HAL_GPIO_Init+0x2a4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d058      	beq.n	8004342 <HAL_GPIO_Init+0xfa>
 8004290:	4a96      	ldr	r2, [pc, #600]	; (80044ec <HAL_GPIO_Init+0x2a4>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d86f      	bhi.n	8004376 <HAL_GPIO_Init+0x12e>
 8004296:	4a96      	ldr	r2, [pc, #600]	; (80044f0 <HAL_GPIO_Init+0x2a8>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d052      	beq.n	8004342 <HAL_GPIO_Init+0xfa>
 800429c:	4a94      	ldr	r2, [pc, #592]	; (80044f0 <HAL_GPIO_Init+0x2a8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d869      	bhi.n	8004376 <HAL_GPIO_Init+0x12e>
 80042a2:	4a94      	ldr	r2, [pc, #592]	; (80044f4 <HAL_GPIO_Init+0x2ac>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d04c      	beq.n	8004342 <HAL_GPIO_Init+0xfa>
 80042a8:	4a92      	ldr	r2, [pc, #584]	; (80044f4 <HAL_GPIO_Init+0x2ac>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d863      	bhi.n	8004376 <HAL_GPIO_Init+0x12e>
 80042ae:	4a92      	ldr	r2, [pc, #584]	; (80044f8 <HAL_GPIO_Init+0x2b0>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d046      	beq.n	8004342 <HAL_GPIO_Init+0xfa>
 80042b4:	4a90      	ldr	r2, [pc, #576]	; (80044f8 <HAL_GPIO_Init+0x2b0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d85d      	bhi.n	8004376 <HAL_GPIO_Init+0x12e>
 80042ba:	2b12      	cmp	r3, #18
 80042bc:	d82a      	bhi.n	8004314 <HAL_GPIO_Init+0xcc>
 80042be:	2b12      	cmp	r3, #18
 80042c0:	d859      	bhi.n	8004376 <HAL_GPIO_Init+0x12e>
 80042c2:	a201      	add	r2, pc, #4	; (adr r2, 80042c8 <HAL_GPIO_Init+0x80>)
 80042c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c8:	08004343 	.word	0x08004343
 80042cc:	0800431d 	.word	0x0800431d
 80042d0:	0800432f 	.word	0x0800432f
 80042d4:	08004371 	.word	0x08004371
 80042d8:	08004377 	.word	0x08004377
 80042dc:	08004377 	.word	0x08004377
 80042e0:	08004377 	.word	0x08004377
 80042e4:	08004377 	.word	0x08004377
 80042e8:	08004377 	.word	0x08004377
 80042ec:	08004377 	.word	0x08004377
 80042f0:	08004377 	.word	0x08004377
 80042f4:	08004377 	.word	0x08004377
 80042f8:	08004377 	.word	0x08004377
 80042fc:	08004377 	.word	0x08004377
 8004300:	08004377 	.word	0x08004377
 8004304:	08004377 	.word	0x08004377
 8004308:	08004377 	.word	0x08004377
 800430c:	08004325 	.word	0x08004325
 8004310:	08004339 	.word	0x08004339
 8004314:	4a79      	ldr	r2, [pc, #484]	; (80044fc <HAL_GPIO_Init+0x2b4>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d013      	beq.n	8004342 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800431a:	e02c      	b.n	8004376 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	623b      	str	r3, [r7, #32]
          break;
 8004322:	e029      	b.n	8004378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	3304      	adds	r3, #4
 800432a:	623b      	str	r3, [r7, #32]
          break;
 800432c:	e024      	b.n	8004378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	3308      	adds	r3, #8
 8004334:	623b      	str	r3, [r7, #32]
          break;
 8004336:	e01f      	b.n	8004378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	330c      	adds	r3, #12
 800433e:	623b      	str	r3, [r7, #32]
          break;
 8004340:	e01a      	b.n	8004378 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800434a:	2304      	movs	r3, #4
 800434c:	623b      	str	r3, [r7, #32]
          break;
 800434e:	e013      	b.n	8004378 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d105      	bne.n	8004364 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004358:	2308      	movs	r3, #8
 800435a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	69fa      	ldr	r2, [r7, #28]
 8004360:	611a      	str	r2, [r3, #16]
          break;
 8004362:	e009      	b.n	8004378 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004364:	2308      	movs	r3, #8
 8004366:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	615a      	str	r2, [r3, #20]
          break;
 800436e:	e003      	b.n	8004378 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004370:	2300      	movs	r3, #0
 8004372:	623b      	str	r3, [r7, #32]
          break;
 8004374:	e000      	b.n	8004378 <HAL_GPIO_Init+0x130>
          break;
 8004376:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	2bff      	cmp	r3, #255	; 0xff
 800437c:	d801      	bhi.n	8004382 <HAL_GPIO_Init+0x13a>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	e001      	b.n	8004386 <HAL_GPIO_Init+0x13e>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	3304      	adds	r3, #4
 8004386:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	2bff      	cmp	r3, #255	; 0xff
 800438c:	d802      	bhi.n	8004394 <HAL_GPIO_Init+0x14c>
 800438e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	e002      	b.n	800439a <HAL_GPIO_Init+0x152>
 8004394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004396:	3b08      	subs	r3, #8
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	210f      	movs	r1, #15
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	fa01 f303 	lsl.w	r3, r1, r3
 80043a8:	43db      	mvns	r3, r3
 80043aa:	401a      	ands	r2, r3
 80043ac:	6a39      	ldr	r1, [r7, #32]
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	fa01 f303 	lsl.w	r3, r1, r3
 80043b4:	431a      	orrs	r2, r3
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 80b1 	beq.w	800452a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80043c8:	4b4d      	ldr	r3, [pc, #308]	; (8004500 <HAL_GPIO_Init+0x2b8>)
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	4a4c      	ldr	r2, [pc, #304]	; (8004500 <HAL_GPIO_Init+0x2b8>)
 80043ce:	f043 0301 	orr.w	r3, r3, #1
 80043d2:	6193      	str	r3, [r2, #24]
 80043d4:	4b4a      	ldr	r3, [pc, #296]	; (8004500 <HAL_GPIO_Init+0x2b8>)
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	60bb      	str	r3, [r7, #8]
 80043de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80043e0:	4a48      	ldr	r2, [pc, #288]	; (8004504 <HAL_GPIO_Init+0x2bc>)
 80043e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e4:	089b      	lsrs	r3, r3, #2
 80043e6:	3302      	adds	r3, #2
 80043e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	f003 0303 	and.w	r3, r3, #3
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	220f      	movs	r2, #15
 80043f8:	fa02 f303 	lsl.w	r3, r2, r3
 80043fc:	43db      	mvns	r3, r3
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	4013      	ands	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a40      	ldr	r2, [pc, #256]	; (8004508 <HAL_GPIO_Init+0x2c0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d013      	beq.n	8004434 <HAL_GPIO_Init+0x1ec>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a3f      	ldr	r2, [pc, #252]	; (800450c <HAL_GPIO_Init+0x2c4>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00d      	beq.n	8004430 <HAL_GPIO_Init+0x1e8>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a3e      	ldr	r2, [pc, #248]	; (8004510 <HAL_GPIO_Init+0x2c8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d007      	beq.n	800442c <HAL_GPIO_Init+0x1e4>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a3d      	ldr	r2, [pc, #244]	; (8004514 <HAL_GPIO_Init+0x2cc>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d101      	bne.n	8004428 <HAL_GPIO_Init+0x1e0>
 8004424:	2303      	movs	r3, #3
 8004426:	e006      	b.n	8004436 <HAL_GPIO_Init+0x1ee>
 8004428:	2304      	movs	r3, #4
 800442a:	e004      	b.n	8004436 <HAL_GPIO_Init+0x1ee>
 800442c:	2302      	movs	r3, #2
 800442e:	e002      	b.n	8004436 <HAL_GPIO_Init+0x1ee>
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <HAL_GPIO_Init+0x1ee>
 8004434:	2300      	movs	r3, #0
 8004436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004438:	f002 0203 	and.w	r2, r2, #3
 800443c:	0092      	lsls	r2, r2, #2
 800443e:	4093      	lsls	r3, r2
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004446:	492f      	ldr	r1, [pc, #188]	; (8004504 <HAL_GPIO_Init+0x2bc>)
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	089b      	lsrs	r3, r3, #2
 800444c:	3302      	adds	r3, #2
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d006      	beq.n	800446e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004460:	4b2d      	ldr	r3, [pc, #180]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	492c      	ldr	r1, [pc, #176]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	4313      	orrs	r3, r2
 800446a:	600b      	str	r3, [r1, #0]
 800446c:	e006      	b.n	800447c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800446e:	4b2a      	ldr	r3, [pc, #168]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	43db      	mvns	r3, r3
 8004476:	4928      	ldr	r1, [pc, #160]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 8004478:	4013      	ands	r3, r2
 800447a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d006      	beq.n	8004496 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004488:	4b23      	ldr	r3, [pc, #140]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	4922      	ldr	r1, [pc, #136]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	4313      	orrs	r3, r2
 8004492:	604b      	str	r3, [r1, #4]
 8004494:	e006      	b.n	80044a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004496:	4b20      	ldr	r3, [pc, #128]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	43db      	mvns	r3, r3
 800449e:	491e      	ldr	r1, [pc, #120]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d006      	beq.n	80044be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80044b0:	4b19      	ldr	r3, [pc, #100]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	4918      	ldr	r1, [pc, #96]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	608b      	str	r3, [r1, #8]
 80044bc:	e006      	b.n	80044cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80044be:	4b16      	ldr	r3, [pc, #88]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	43db      	mvns	r3, r3
 80044c6:	4914      	ldr	r1, [pc, #80]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044c8:	4013      	ands	r3, r2
 80044ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d021      	beq.n	800451c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80044d8:	4b0f      	ldr	r3, [pc, #60]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044da:	68da      	ldr	r2, [r3, #12]
 80044dc:	490e      	ldr	r1, [pc, #56]	; (8004518 <HAL_GPIO_Init+0x2d0>)
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60cb      	str	r3, [r1, #12]
 80044e4:	e021      	b.n	800452a <HAL_GPIO_Init+0x2e2>
 80044e6:	bf00      	nop
 80044e8:	10320000 	.word	0x10320000
 80044ec:	10310000 	.word	0x10310000
 80044f0:	10220000 	.word	0x10220000
 80044f4:	10210000 	.word	0x10210000
 80044f8:	10120000 	.word	0x10120000
 80044fc:	10110000 	.word	0x10110000
 8004500:	40021000 	.word	0x40021000
 8004504:	40010000 	.word	0x40010000
 8004508:	40010800 	.word	0x40010800
 800450c:	40010c00 	.word	0x40010c00
 8004510:	40011000 	.word	0x40011000
 8004514:	40011400 	.word	0x40011400
 8004518:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800451c:	4b0b      	ldr	r3, [pc, #44]	; (800454c <HAL_GPIO_Init+0x304>)
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	43db      	mvns	r3, r3
 8004524:	4909      	ldr	r1, [pc, #36]	; (800454c <HAL_GPIO_Init+0x304>)
 8004526:	4013      	ands	r3, r2
 8004528:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800452a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452c:	3301      	adds	r3, #1
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004536:	fa22 f303 	lsr.w	r3, r2, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	f47f ae8e 	bne.w	800425c <HAL_GPIO_Init+0x14>
  }
}
 8004540:	bf00      	nop
 8004542:	bf00      	nop
 8004544:	372c      	adds	r7, #44	; 0x2c
 8004546:	46bd      	mov	sp, r7
 8004548:	bc80      	pop	{r7}
 800454a:	4770      	bx	lr
 800454c:	40010400 	.word	0x40010400

08004550 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	807b      	strh	r3, [r7, #2]
 800455c:	4613      	mov	r3, r2
 800455e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004560:	787b      	ldrb	r3, [r7, #1]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004566:	887a      	ldrh	r2, [r7, #2]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800456c:	e003      	b.n	8004576 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800456e:	887b      	ldrh	r3, [r7, #2]
 8004570:	041a      	lsls	r2, r3, #16
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	611a      	str	r2, [r3, #16]
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr

08004580 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	460b      	mov	r3, r1
 800458a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004592:	887a      	ldrh	r2, [r7, #2]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	4013      	ands	r3, r2
 8004598:	041a      	lsls	r2, r3, #16
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	43d9      	mvns	r1, r3
 800459e:	887b      	ldrh	r3, [r7, #2]
 80045a0:	400b      	ands	r3, r1
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	611a      	str	r2, [r3, #16]
}
 80045a8:	bf00      	nop
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bc80      	pop	{r7}
 80045b0:	4770      	bx	lr
	...

080045b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b086      	sub	sp, #24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e272      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 8087 	beq.w	80046e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045d4:	4b92      	ldr	r3, [pc, #584]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f003 030c 	and.w	r3, r3, #12
 80045dc:	2b04      	cmp	r3, #4
 80045de:	d00c      	beq.n	80045fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045e0:	4b8f      	ldr	r3, [pc, #572]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f003 030c 	and.w	r3, r3, #12
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	d112      	bne.n	8004612 <HAL_RCC_OscConfig+0x5e>
 80045ec:	4b8c      	ldr	r3, [pc, #560]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f8:	d10b      	bne.n	8004612 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045fa:	4b89      	ldr	r3, [pc, #548]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d06c      	beq.n	80046e0 <HAL_RCC_OscConfig+0x12c>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d168      	bne.n	80046e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e24c      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800461a:	d106      	bne.n	800462a <HAL_RCC_OscConfig+0x76>
 800461c:	4b80      	ldr	r3, [pc, #512]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a7f      	ldr	r2, [pc, #508]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004622:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004626:	6013      	str	r3, [r2, #0]
 8004628:	e02e      	b.n	8004688 <HAL_RCC_OscConfig+0xd4>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10c      	bne.n	800464c <HAL_RCC_OscConfig+0x98>
 8004632:	4b7b      	ldr	r3, [pc, #492]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a7a      	ldr	r2, [pc, #488]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	4b78      	ldr	r3, [pc, #480]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a77      	ldr	r2, [pc, #476]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004644:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	e01d      	b.n	8004688 <HAL_RCC_OscConfig+0xd4>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004654:	d10c      	bne.n	8004670 <HAL_RCC_OscConfig+0xbc>
 8004656:	4b72      	ldr	r3, [pc, #456]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a71      	ldr	r2, [pc, #452]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 800465c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	4b6f      	ldr	r3, [pc, #444]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a6e      	ldr	r2, [pc, #440]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	e00b      	b.n	8004688 <HAL_RCC_OscConfig+0xd4>
 8004670:	4b6b      	ldr	r3, [pc, #428]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a6a      	ldr	r2, [pc, #424]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800467a:	6013      	str	r3, [r2, #0]
 800467c:	4b68      	ldr	r3, [pc, #416]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a67      	ldr	r2, [pc, #412]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004686:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d013      	beq.n	80046b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004690:	f7fe fe0a 	bl	80032a8 <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004696:	e008      	b.n	80046aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004698:	f7fe fe06 	bl	80032a8 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b64      	cmp	r3, #100	; 0x64
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e200      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046aa:	4b5d      	ldr	r3, [pc, #372]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d0f0      	beq.n	8004698 <HAL_RCC_OscConfig+0xe4>
 80046b6:	e014      	b.n	80046e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b8:	f7fe fdf6 	bl	80032a8 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c0:	f7fe fdf2 	bl	80032a8 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b64      	cmp	r3, #100	; 0x64
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e1ec      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046d2:	4b53      	ldr	r3, [pc, #332]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x10c>
 80046de:	e000      	b.n	80046e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d063      	beq.n	80047b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046ee:	4b4c      	ldr	r3, [pc, #304]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	f003 030c 	and.w	r3, r3, #12
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00b      	beq.n	8004712 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046fa:	4b49      	ldr	r3, [pc, #292]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f003 030c 	and.w	r3, r3, #12
 8004702:	2b08      	cmp	r3, #8
 8004704:	d11c      	bne.n	8004740 <HAL_RCC_OscConfig+0x18c>
 8004706:	4b46      	ldr	r3, [pc, #280]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d116      	bne.n	8004740 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004712:	4b43      	ldr	r3, [pc, #268]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d005      	beq.n	800472a <HAL_RCC_OscConfig+0x176>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d001      	beq.n	800472a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e1c0      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800472a:	4b3d      	ldr	r3, [pc, #244]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	4939      	ldr	r1, [pc, #228]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 800473a:	4313      	orrs	r3, r2
 800473c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800473e:	e03a      	b.n	80047b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d020      	beq.n	800478a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004748:	4b36      	ldr	r3, [pc, #216]	; (8004824 <HAL_RCC_OscConfig+0x270>)
 800474a:	2201      	movs	r2, #1
 800474c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800474e:	f7fe fdab 	bl	80032a8 <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004756:	f7fe fda7 	bl	80032a8 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e1a1      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004768:	4b2d      	ldr	r3, [pc, #180]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0f0      	beq.n	8004756 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004774:	4b2a      	ldr	r3, [pc, #168]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	00db      	lsls	r3, r3, #3
 8004782:	4927      	ldr	r1, [pc, #156]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 8004784:	4313      	orrs	r3, r2
 8004786:	600b      	str	r3, [r1, #0]
 8004788:	e015      	b.n	80047b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800478a:	4b26      	ldr	r3, [pc, #152]	; (8004824 <HAL_RCC_OscConfig+0x270>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fe fd8a 	bl	80032a8 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004798:	f7fe fd86 	bl	80032a8 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e180      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047aa:	4b1d      	ldr	r3, [pc, #116]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0308 	and.w	r3, r3, #8
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d03a      	beq.n	8004838 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d019      	beq.n	80047fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ca:	4b17      	ldr	r3, [pc, #92]	; (8004828 <HAL_RCC_OscConfig+0x274>)
 80047cc:	2201      	movs	r2, #1
 80047ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d0:	f7fe fd6a 	bl	80032a8 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d8:	f7fe fd66 	bl	80032a8 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e160      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ea:	4b0d      	ldr	r3, [pc, #52]	; (8004820 <HAL_RCC_OscConfig+0x26c>)
 80047ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047f6:	2001      	movs	r0, #1
 80047f8:	f000 fad8 	bl	8004dac <RCC_Delay>
 80047fc:	e01c      	b.n	8004838 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047fe:	4b0a      	ldr	r3, [pc, #40]	; (8004828 <HAL_RCC_OscConfig+0x274>)
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004804:	f7fe fd50 	bl	80032a8 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800480a:	e00f      	b.n	800482c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800480c:	f7fe fd4c 	bl	80032a8 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d908      	bls.n	800482c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e146      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
 800481e:	bf00      	nop
 8004820:	40021000 	.word	0x40021000
 8004824:	42420000 	.word	0x42420000
 8004828:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800482c:	4b92      	ldr	r3, [pc, #584]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1e9      	bne.n	800480c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0304 	and.w	r3, r3, #4
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 80a6 	beq.w	8004992 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004846:	2300      	movs	r3, #0
 8004848:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800484a:	4b8b      	ldr	r3, [pc, #556]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10d      	bne.n	8004872 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004856:	4b88      	ldr	r3, [pc, #544]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	4a87      	ldr	r2, [pc, #540]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800485c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004860:	61d3      	str	r3, [r2, #28]
 8004862:	4b85      	ldr	r3, [pc, #532]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004864:	69db      	ldr	r3, [r3, #28]
 8004866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486a:	60bb      	str	r3, [r7, #8]
 800486c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800486e:	2301      	movs	r3, #1
 8004870:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004872:	4b82      	ldr	r3, [pc, #520]	; (8004a7c <HAL_RCC_OscConfig+0x4c8>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487a:	2b00      	cmp	r3, #0
 800487c:	d118      	bne.n	80048b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800487e:	4b7f      	ldr	r3, [pc, #508]	; (8004a7c <HAL_RCC_OscConfig+0x4c8>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a7e      	ldr	r2, [pc, #504]	; (8004a7c <HAL_RCC_OscConfig+0x4c8>)
 8004884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800488a:	f7fe fd0d 	bl	80032a8 <HAL_GetTick>
 800488e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004890:	e008      	b.n	80048a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004892:	f7fe fd09 	bl	80032a8 <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	2b64      	cmp	r3, #100	; 0x64
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e103      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a4:	4b75      	ldr	r3, [pc, #468]	; (8004a7c <HAL_RCC_OscConfig+0x4c8>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0f0      	beq.n	8004892 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d106      	bne.n	80048c6 <HAL_RCC_OscConfig+0x312>
 80048b8:	4b6f      	ldr	r3, [pc, #444]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	4a6e      	ldr	r2, [pc, #440]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048be:	f043 0301 	orr.w	r3, r3, #1
 80048c2:	6213      	str	r3, [r2, #32]
 80048c4:	e02d      	b.n	8004922 <HAL_RCC_OscConfig+0x36e>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10c      	bne.n	80048e8 <HAL_RCC_OscConfig+0x334>
 80048ce:	4b6a      	ldr	r3, [pc, #424]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	4a69      	ldr	r2, [pc, #420]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048d4:	f023 0301 	bic.w	r3, r3, #1
 80048d8:	6213      	str	r3, [r2, #32]
 80048da:	4b67      	ldr	r3, [pc, #412]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	4a66      	ldr	r2, [pc, #408]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048e0:	f023 0304 	bic.w	r3, r3, #4
 80048e4:	6213      	str	r3, [r2, #32]
 80048e6:	e01c      	b.n	8004922 <HAL_RCC_OscConfig+0x36e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	2b05      	cmp	r3, #5
 80048ee:	d10c      	bne.n	800490a <HAL_RCC_OscConfig+0x356>
 80048f0:	4b61      	ldr	r3, [pc, #388]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048f2:	6a1b      	ldr	r3, [r3, #32]
 80048f4:	4a60      	ldr	r2, [pc, #384]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048f6:	f043 0304 	orr.w	r3, r3, #4
 80048fa:	6213      	str	r3, [r2, #32]
 80048fc:	4b5e      	ldr	r3, [pc, #376]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80048fe:	6a1b      	ldr	r3, [r3, #32]
 8004900:	4a5d      	ldr	r2, [pc, #372]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004902:	f043 0301 	orr.w	r3, r3, #1
 8004906:	6213      	str	r3, [r2, #32]
 8004908:	e00b      	b.n	8004922 <HAL_RCC_OscConfig+0x36e>
 800490a:	4b5b      	ldr	r3, [pc, #364]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	4a5a      	ldr	r2, [pc, #360]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004910:	f023 0301 	bic.w	r3, r3, #1
 8004914:	6213      	str	r3, [r2, #32]
 8004916:	4b58      	ldr	r3, [pc, #352]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	4a57      	ldr	r2, [pc, #348]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800491c:	f023 0304 	bic.w	r3, r3, #4
 8004920:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d015      	beq.n	8004956 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800492a:	f7fe fcbd 	bl	80032a8 <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004930:	e00a      	b.n	8004948 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004932:	f7fe fcb9 	bl	80032a8 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004940:	4293      	cmp	r3, r2
 8004942:	d901      	bls.n	8004948 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e0b1      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004948:	4b4b      	ldr	r3, [pc, #300]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0ee      	beq.n	8004932 <HAL_RCC_OscConfig+0x37e>
 8004954:	e014      	b.n	8004980 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004956:	f7fe fca7 	bl	80032a8 <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800495c:	e00a      	b.n	8004974 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495e:	f7fe fca3 	bl	80032a8 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	f241 3288 	movw	r2, #5000	; 0x1388
 800496c:	4293      	cmp	r3, r2
 800496e:	d901      	bls.n	8004974 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e09b      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004974:	4b40      	ldr	r3, [pc, #256]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1ee      	bne.n	800495e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004980:	7dfb      	ldrb	r3, [r7, #23]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d105      	bne.n	8004992 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004986:	4b3c      	ldr	r3, [pc, #240]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	4a3b      	ldr	r2, [pc, #236]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800498c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004990:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	2b00      	cmp	r3, #0
 8004998:	f000 8087 	beq.w	8004aaa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800499c:	4b36      	ldr	r3, [pc, #216]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f003 030c 	and.w	r3, r3, #12
 80049a4:	2b08      	cmp	r3, #8
 80049a6:	d061      	beq.n	8004a6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d146      	bne.n	8004a3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b0:	4b33      	ldr	r3, [pc, #204]	; (8004a80 <HAL_RCC_OscConfig+0x4cc>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b6:	f7fe fc77 	bl	80032a8 <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049be:	f7fe fc73 	bl	80032a8 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e06d      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049d0:	4b29      	ldr	r3, [pc, #164]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1f0      	bne.n	80049be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049e4:	d108      	bne.n	80049f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049e6:	4b24      	ldr	r3, [pc, #144]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	4921      	ldr	r1, [pc, #132]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049f8:	4b1f      	ldr	r3, [pc, #124]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a19      	ldr	r1, [r3, #32]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a08:	430b      	orrs	r3, r1
 8004a0a:	491b      	ldr	r1, [pc, #108]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a10:	4b1b      	ldr	r3, [pc, #108]	; (8004a80 <HAL_RCC_OscConfig+0x4cc>)
 8004a12:	2201      	movs	r2, #1
 8004a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a16:	f7fe fc47 	bl	80032a8 <HAL_GetTick>
 8004a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a1c:	e008      	b.n	8004a30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a1e:	f7fe fc43 	bl	80032a8 <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d901      	bls.n	8004a30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e03d      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a30:	4b11      	ldr	r3, [pc, #68]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0f0      	beq.n	8004a1e <HAL_RCC_OscConfig+0x46a>
 8004a3c:	e035      	b.n	8004aaa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a3e:	4b10      	ldr	r3, [pc, #64]	; (8004a80 <HAL_RCC_OscConfig+0x4cc>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a44:	f7fe fc30 	bl	80032a8 <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a4c:	f7fe fc2c 	bl	80032a8 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e026      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a5e:	4b06      	ldr	r3, [pc, #24]	; (8004a78 <HAL_RCC_OscConfig+0x4c4>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1f0      	bne.n	8004a4c <HAL_RCC_OscConfig+0x498>
 8004a6a:	e01e      	b.n	8004aaa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d107      	bne.n	8004a84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e019      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	40007000 	.word	0x40007000
 8004a80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a84:	4b0b      	ldr	r3, [pc, #44]	; (8004ab4 <HAL_RCC_OscConfig+0x500>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d106      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d001      	beq.n	8004aaa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e000      	b.n	8004aac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40021000 	.word	0x40021000

08004ab8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d101      	bne.n	8004acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e0d0      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004acc:	4b6a      	ldr	r3, [pc, #424]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d910      	bls.n	8004afc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ada:	4b67      	ldr	r3, [pc, #412]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f023 0207 	bic.w	r2, r3, #7
 8004ae2:	4965      	ldr	r1, [pc, #404]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aea:	4b63      	ldr	r3, [pc, #396]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0307 	and.w	r3, r3, #7
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d001      	beq.n	8004afc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0b8      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d020      	beq.n	8004b4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d005      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b14:	4b59      	ldr	r3, [pc, #356]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	4a58      	ldr	r2, [pc, #352]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004b1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0308 	and.w	r3, r3, #8
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d005      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b2c:	4b53      	ldr	r3, [pc, #332]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	4a52      	ldr	r2, [pc, #328]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004b36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b38:	4b50      	ldr	r3, [pc, #320]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	494d      	ldr	r1, [pc, #308]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d040      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d107      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5e:	4b47      	ldr	r3, [pc, #284]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d115      	bne.n	8004b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e07f      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d107      	bne.n	8004b86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b76:	4b41      	ldr	r3, [pc, #260]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d109      	bne.n	8004b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e073      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b86:	4b3d      	ldr	r3, [pc, #244]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e06b      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b96:	4b39      	ldr	r3, [pc, #228]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f023 0203 	bic.w	r2, r3, #3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	4936      	ldr	r1, [pc, #216]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ba8:	f7fe fb7e 	bl	80032a8 <HAL_GetTick>
 8004bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bae:	e00a      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb0:	f7fe fb7a 	bl	80032a8 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e053      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bc6:	4b2d      	ldr	r3, [pc, #180]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f003 020c 	and.w	r2, r3, #12
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d1eb      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bd8:	4b27      	ldr	r3, [pc, #156]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d210      	bcs.n	8004c08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004be6:	4b24      	ldr	r3, [pc, #144]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f023 0207 	bic.w	r2, r3, #7
 8004bee:	4922      	ldr	r1, [pc, #136]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bf6:	4b20      	ldr	r3, [pc, #128]	; (8004c78 <HAL_RCC_ClockConfig+0x1c0>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d001      	beq.n	8004c08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e032      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d008      	beq.n	8004c26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c14:	4b19      	ldr	r3, [pc, #100]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	4916      	ldr	r1, [pc, #88]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0308 	and.w	r3, r3, #8
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d009      	beq.n	8004c46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c32:	4b12      	ldr	r3, [pc, #72]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	490e      	ldr	r1, [pc, #56]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c46:	f000 f821 	bl	8004c8c <HAL_RCC_GetSysClockFreq>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_RCC_ClockConfig+0x1c4>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	091b      	lsrs	r3, r3, #4
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	490a      	ldr	r1, [pc, #40]	; (8004c80 <HAL_RCC_ClockConfig+0x1c8>)
 8004c58:	5ccb      	ldrb	r3, [r1, r3]
 8004c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c5e:	4a09      	ldr	r2, [pc, #36]	; (8004c84 <HAL_RCC_ClockConfig+0x1cc>)
 8004c60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c62:	4b09      	ldr	r3, [pc, #36]	; (8004c88 <HAL_RCC_ClockConfig+0x1d0>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fe fadc 	bl	8003224 <HAL_InitTick>

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	40022000 	.word	0x40022000
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	08006718 	.word	0x08006718
 8004c84:	20000010 	.word	0x20000010
 8004c88:	20000014 	.word	0x20000014

08004c8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c8c:	b490      	push	{r4, r7}
 8004c8e:	b08a      	sub	sp, #40	; 0x28
 8004c90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004c92:	4b29      	ldr	r3, [pc, #164]	; (8004d38 <HAL_RCC_GetSysClockFreq+0xac>)
 8004c94:	1d3c      	adds	r4, r7, #4
 8004c96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004c9c:	f240 2301 	movw	r3, #513	; 0x201
 8004ca0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	61fb      	str	r3, [r7, #28]
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61bb      	str	r3, [r7, #24]
 8004caa:	2300      	movs	r3, #0
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
 8004cae:	2300      	movs	r3, #0
 8004cb0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004cb6:	4b21      	ldr	r3, [pc, #132]	; (8004d3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f003 030c 	and.w	r3, r3, #12
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d002      	beq.n	8004ccc <HAL_RCC_GetSysClockFreq+0x40>
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d003      	beq.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x46>
 8004cca:	e02b      	b.n	8004d24 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ccc:	4b1c      	ldr	r3, [pc, #112]	; (8004d40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cce:	623b      	str	r3, [r7, #32]
      break;
 8004cd0:	e02b      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	0c9b      	lsrs	r3, r3, #18
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	3328      	adds	r3, #40	; 0x28
 8004cdc:	443b      	add	r3, r7
 8004cde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004ce2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d012      	beq.n	8004d14 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cee:	4b13      	ldr	r3, [pc, #76]	; (8004d3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	0c5b      	lsrs	r3, r3, #17
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	3328      	adds	r3, #40	; 0x28
 8004cfa:	443b      	add	r3, r7
 8004cfc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d00:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	4a0e      	ldr	r2, [pc, #56]	; (8004d40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004d06:	fb03 f202 	mul.w	r2, r3, r2
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d10:	627b      	str	r3, [r7, #36]	; 0x24
 8004d12:	e004      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	4a0b      	ldr	r2, [pc, #44]	; (8004d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d18:	fb02 f303 	mul.w	r3, r2, r3
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d20:	623b      	str	r3, [r7, #32]
      break;
 8004d22:	e002      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d24:	4b06      	ldr	r3, [pc, #24]	; (8004d40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004d26:	623b      	str	r3, [r7, #32]
      break;
 8004d28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3728      	adds	r7, #40	; 0x28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc90      	pop	{r4, r7}
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	080066f8 	.word	0x080066f8
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	007a1200 	.word	0x007a1200
 8004d44:	003d0900 	.word	0x003d0900

08004d48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d4c:	4b02      	ldr	r3, [pc, #8]	; (8004d58 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bc80      	pop	{r7}
 8004d56:	4770      	bx	lr
 8004d58:	20000010 	.word	0x20000010

08004d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d60:	f7ff fff2 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	0a1b      	lsrs	r3, r3, #8
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4903      	ldr	r1, [pc, #12]	; (8004d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	08006728 	.word	0x08006728

08004d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d88:	f7ff ffde 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	0adb      	lsrs	r3, r3, #11
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	4903      	ldr	r1, [pc, #12]	; (8004da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d9a:	5ccb      	ldrb	r3, [r1, r3]
 8004d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000
 8004da8:	08006728 	.word	0x08006728

08004dac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004db4:	4b0a      	ldr	r3, [pc, #40]	; (8004de0 <RCC_Delay+0x34>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a0a      	ldr	r2, [pc, #40]	; (8004de4 <RCC_Delay+0x38>)
 8004dba:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbe:	0a5b      	lsrs	r3, r3, #9
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	fb02 f303 	mul.w	r3, r2, r3
 8004dc6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004dc8:	bf00      	nop
  }
  while (Delay --);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	1e5a      	subs	r2, r3, #1
 8004dce:	60fa      	str	r2, [r7, #12]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1f9      	bne.n	8004dc8 <RCC_Delay+0x1c>
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bc80      	pop	{r7}
 8004dde:	4770      	bx	lr
 8004de0:	20000010 	.word	0x20000010
 8004de4:	10624dd3 	.word	0x10624dd3

08004de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	613b      	str	r3, [r7, #16]
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d07d      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004e04:	2300      	movs	r3, #0
 8004e06:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e08:	4b4f      	ldr	r3, [pc, #316]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e0a:	69db      	ldr	r3, [r3, #28]
 8004e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10d      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e14:	4b4c      	ldr	r3, [pc, #304]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	4a4b      	ldr	r2, [pc, #300]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1e:	61d3      	str	r3, [r2, #28]
 8004e20:	4b49      	ldr	r3, [pc, #292]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e28:	60bb      	str	r3, [r7, #8]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e30:	4b46      	ldr	r3, [pc, #280]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d118      	bne.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e3c:	4b43      	ldr	r3, [pc, #268]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a42      	ldr	r2, [pc, #264]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e48:	f7fe fa2e 	bl	80032a8 <HAL_GetTick>
 8004e4c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4e:	e008      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e50:	f7fe fa2a 	bl	80032a8 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b64      	cmp	r3, #100	; 0x64
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e06d      	b.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e62:	4b3a      	ldr	r3, [pc, #232]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d0f0      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e6e:	4b36      	ldr	r3, [pc, #216]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e76:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d02e      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d027      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e8c:	4b2e      	ldr	r3, [pc, #184]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e96:	4b2e      	ldr	r3, [pc, #184]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e98:	2201      	movs	r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e9c:	4b2c      	ldr	r3, [pc, #176]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004ea2:	4a29      	ldr	r2, [pc, #164]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d014      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb2:	f7fe f9f9 	bl	80032a8 <HAL_GetTick>
 8004eb6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb8:	e00a      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eba:	f7fe f9f5 	bl	80032a8 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e036      	b.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed0:	4b1d      	ldr	r3, [pc, #116]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0ee      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004edc:	4b1a      	ldr	r3, [pc, #104]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	4917      	ldr	r1, [pc, #92]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d105      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ef4:	4b14      	ldr	r3, [pc, #80]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef6:	69db      	ldr	r3, [r3, #28]
 8004ef8:	4a13      	ldr	r2, [pc, #76]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004efa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004efe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d008      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f0c:	4b0e      	ldr	r3, [pc, #56]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	490b      	ldr	r1, [pc, #44]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0310 	and.w	r3, r3, #16
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d008      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f2a:	4b07      	ldr	r3, [pc, #28]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	4904      	ldr	r1, [pc, #16]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3718      	adds	r7, #24
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	40007000 	.word	0x40007000
 8004f50:	42420440 	.word	0x42420440

08004f54 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f54:	b590      	push	{r4, r7, lr}
 8004f56:	b08d      	sub	sp, #52	; 0x34
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004f5c:	4b58      	ldr	r3, [pc, #352]	; (80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004f5e:	f107 040c 	add.w	r4, r7, #12
 8004f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004f68:	f240 2301 	movw	r3, #513	; 0x201
 8004f6c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
 8004f72:	2300      	movs	r3, #0
 8004f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f76:	2300      	movs	r3, #0
 8004f78:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	61fb      	str	r3, [r7, #28]
 8004f7e:	2300      	movs	r3, #0
 8004f80:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b10      	cmp	r3, #16
 8004f86:	d00a      	beq.n	8004f9e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b10      	cmp	r3, #16
 8004f8c:	f200 808e 	bhi.w	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d049      	beq.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d079      	beq.n	8005090 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004f9c:	e086      	b.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8004f9e:	4b49      	ldr	r3, [pc, #292]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004fa4:	4b47      	ldr	r3, [pc, #284]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d07f      	beq.n	80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	0c9b      	lsrs	r3, r3, #18
 8004fb4:	f003 030f 	and.w	r3, r3, #15
 8004fb8:	3330      	adds	r3, #48	; 0x30
 8004fba:	443b      	add	r3, r7
 8004fbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004fc0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d017      	beq.n	8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fcc:	4b3d      	ldr	r3, [pc, #244]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	0c5b      	lsrs	r3, r3, #17
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	3330      	adds	r3, #48	; 0x30
 8004fd8:	443b      	add	r3, r7
 8004fda:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00d      	beq.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004fea:	4a37      	ldr	r2, [pc, #220]	; (80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fee:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	fb02 f303 	mul.w	r3, r2, r3
 8004ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ffa:	e004      	b.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	4a33      	ldr	r2, [pc, #204]	; (80050cc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005000:	fb02 f303 	mul.w	r3, r2, r3
 8005004:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005006:	4b2f      	ldr	r3, [pc, #188]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800500e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005012:	d102      	bne.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005016:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005018:	e04a      	b.n	80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800501a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	4a2c      	ldr	r2, [pc, #176]	; (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005020:	fba2 2303 	umull	r2, r3, r2, r3
 8005024:	085b      	lsrs	r3, r3, #1
 8005026:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005028:	e042      	b.n	80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800502a:	4b26      	ldr	r3, [pc, #152]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800503a:	d108      	bne.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8005046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800504a:	62bb      	str	r3, [r7, #40]	; 0x28
 800504c:	e01f      	b.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005058:	d109      	bne.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800505a:	4b1a      	ldr	r3, [pc, #104]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800505c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8005066:	f649 4340 	movw	r3, #40000	; 0x9c40
 800506a:	62bb      	str	r3, [r7, #40]	; 0x28
 800506c:	e00f      	b.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005078:	d11c      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800507a:	4b12      	ldr	r3, [pc, #72]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d016      	beq.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8005086:	f24f 4324 	movw	r3, #62500	; 0xf424
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800508c:	e012      	b.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800508e:	e011      	b.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005090:	f7ff fe78 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 8005094:	4602      	mov	r2, r0
 8005096:	4b0b      	ldr	r3, [pc, #44]	; (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	0b9b      	lsrs	r3, r3, #14
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	3301      	adds	r3, #1
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80050aa:	e004      	b.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80050ac:	bf00      	nop
 80050ae:	e002      	b.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80050b0:	bf00      	nop
 80050b2:	e000      	b.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80050b4:	bf00      	nop
    }
  }
  return (frequency);
 80050b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3734      	adds	r7, #52	; 0x34
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd90      	pop	{r4, r7, pc}
 80050c0:	08006708 	.word	0x08006708
 80050c4:	40021000 	.word	0x40021000
 80050c8:	007a1200 	.word	0x007a1200
 80050cc:	003d0900 	.word	0x003d0900
 80050d0:	aaaaaaab 	.word	0xaaaaaaab

080050d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e03f      	b.n	8005166 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d106      	bne.n	8005100 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fd faa8 	bl	8002650 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2224      	movs	r2, #36	; 0x24
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005116:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 fc85 	bl	8005a28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	691a      	ldr	r2, [r3, #16]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800512c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695a      	ldr	r2, [r3, #20]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800513c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800514c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b08a      	sub	sp, #40	; 0x28
 8005172:	af02      	add	r7, sp, #8
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	603b      	str	r3, [r7, #0]
 800517a:	4613      	mov	r3, r2
 800517c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b20      	cmp	r3, #32
 800518c:	d17c      	bne.n	8005288 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <HAL_UART_Transmit+0x2c>
 8005194:	88fb      	ldrh	r3, [r7, #6]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e075      	b.n	800528a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_UART_Transmit+0x3e>
 80051a8:	2302      	movs	r3, #2
 80051aa:	e06e      	b.n	800528a <HAL_UART_Transmit+0x11c>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2221      	movs	r2, #33	; 0x21
 80051be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051c2:	f7fe f871 	bl	80032a8 <HAL_GetTick>
 80051c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051dc:	d108      	bne.n	80051f0 <HAL_UART_Transmit+0x82>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d104      	bne.n	80051f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	e003      	b.n	80051f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005200:	e02a      	b.n	8005258 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2200      	movs	r2, #0
 800520a:	2180      	movs	r1, #128	; 0x80
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 fa38 	bl	8005682 <UART_WaitOnFlagUntilTimeout>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d001      	beq.n	800521c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e036      	b.n	800528a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10b      	bne.n	800523a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	461a      	mov	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005230:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	3302      	adds	r3, #2
 8005236:	61bb      	str	r3, [r7, #24]
 8005238:	e007      	b.n	800524a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	781a      	ldrb	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	3301      	adds	r3, #1
 8005248:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800524e:	b29b      	uxth	r3, r3
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1cf      	bne.n	8005202 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2200      	movs	r2, #0
 800526a:	2140      	movs	r1, #64	; 0x40
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 fa08 	bl	8005682 <UART_WaitOnFlagUntilTimeout>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d001      	beq.n	800527c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e006      	b.n	800528a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2220      	movs	r2, #32
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005284:	2300      	movs	r3, #0
 8005286:	e000      	b.n	800528a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005288:	2302      	movs	r3, #2
  }
}
 800528a:	4618      	mov	r0, r3
 800528c:	3720      	adds	r7, #32
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b084      	sub	sp, #16
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	4613      	mov	r3, r2
 800529e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b20      	cmp	r3, #32
 80052aa:	d11d      	bne.n	80052e8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <HAL_UART_Receive_IT+0x26>
 80052b2:	88fb      	ldrh	r3, [r7, #6]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e016      	b.n	80052ea <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d101      	bne.n	80052ca <HAL_UART_Receive_IT+0x38>
 80052c6:	2302      	movs	r3, #2
 80052c8:	e00f      	b.n	80052ea <HAL_UART_Receive_IT+0x58>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80052d8:	88fb      	ldrh	r3, [r7, #6]
 80052da:	461a      	mov	r2, r3
 80052dc:	68b9      	ldr	r1, [r7, #8]
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 fa19 	bl	8005716 <UART_Start_Receive_IT>
 80052e4:	4603      	mov	r3, r0
 80052e6:	e000      	b.n	80052ea <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80052e8:	2302      	movs	r3, #2
  }
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
	...

080052f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08a      	sub	sp, #40	; 0x28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005314:	2300      	movs	r3, #0
 8005316:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005318:	2300      	movs	r3, #0
 800531a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800531c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10d      	bne.n	8005346 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800532a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532c:	f003 0320 	and.w	r3, r3, #32
 8005330:	2b00      	cmp	r3, #0
 8005332:	d008      	beq.n	8005346 <HAL_UART_IRQHandler+0x52>
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	f003 0320 	and.w	r3, r3, #32
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 fac9 	bl	80058d6 <UART_Receive_IT>
      return;
 8005344:	e17b      	b.n	800563e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 80b1 	beq.w	80054b0 <HAL_UART_IRQHandler+0x1bc>
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	2b00      	cmp	r3, #0
 8005356:	d105      	bne.n	8005364 <HAL_UART_IRQHandler+0x70>
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 80a6 	beq.w	80054b0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <HAL_UART_IRQHandler+0x90>
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005374:	2b00      	cmp	r3, #0
 8005376:	d005      	beq.n	8005384 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537c:	f043 0201 	orr.w	r2, r3, #1
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005386:	f003 0304 	and.w	r3, r3, #4
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_UART_IRQHandler+0xb0>
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b00      	cmp	r3, #0
 8005396:	d005      	beq.n	80053a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539c:	f043 0202 	orr.w	r2, r3, #2
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <HAL_UART_IRQHandler+0xd0>
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	f003 0301 	and.w	r3, r3, #1
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d005      	beq.n	80053c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	f043 0204 	orr.w	r2, r3, #4
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c6:	f003 0308 	and.w	r3, r3, #8
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00f      	beq.n	80053ee <HAL_UART_IRQHandler+0xfa>
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d104      	bne.n	80053e2 <HAL_UART_IRQHandler+0xee>
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d005      	beq.n	80053ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	f043 0208 	orr.w	r2, r3, #8
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 811e 	beq.w	8005634 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d007      	beq.n	8005412 <HAL_UART_IRQHandler+0x11e>
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 fa62 	bl	80058d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800541c:	2b00      	cmp	r3, #0
 800541e:	bf14      	ite	ne
 8005420:	2301      	movne	r3, #1
 8005422:	2300      	moveq	r3, #0
 8005424:	b2db      	uxtb	r3, r3
 8005426:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	f003 0308 	and.w	r3, r3, #8
 8005430:	2b00      	cmp	r3, #0
 8005432:	d102      	bne.n	800543a <HAL_UART_IRQHandler+0x146>
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d031      	beq.n	800549e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 f9a4 	bl	8005788 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544a:	2b00      	cmp	r3, #0
 800544c:	d023      	beq.n	8005496 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695a      	ldr	r2, [r3, #20]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800545c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005462:	2b00      	cmp	r3, #0
 8005464:	d013      	beq.n	800548e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546a:	4a76      	ldr	r2, [pc, #472]	; (8005644 <HAL_UART_IRQHandler+0x350>)
 800546c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005472:	4618      	mov	r0, r3
 8005474:	f7fe fe72 	bl	800415c <HAL_DMA_Abort_IT>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d016      	beq.n	80054ac <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005488:	4610      	mov	r0, r2
 800548a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800548c:	e00e      	b.n	80054ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f8e3 	bl	800565a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005494:	e00a      	b.n	80054ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f8df 	bl	800565a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549c:	e006      	b.n	80054ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f8db 	bl	800565a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80054aa:	e0c3      	b.n	8005634 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ac:	bf00      	nop
    return;
 80054ae:	e0c1      	b.n	8005634 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	f040 80a1 	bne.w	80055fc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	f003 0310 	and.w	r3, r3, #16
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 809b 	beq.w	80055fc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	f003 0310 	and.w	r3, r3, #16
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 8095 	beq.w	80055fc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054d2:	2300      	movs	r3, #0
 80054d4:	60fb      	str	r3, [r7, #12]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d04e      	beq.n	8005594 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005500:	8a3b      	ldrh	r3, [r7, #16]
 8005502:	2b00      	cmp	r3, #0
 8005504:	f000 8098 	beq.w	8005638 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800550c:	8a3a      	ldrh	r2, [r7, #16]
 800550e:	429a      	cmp	r2, r3
 8005510:	f080 8092 	bcs.w	8005638 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8a3a      	ldrh	r2, [r7, #16]
 8005518:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	2b20      	cmp	r3, #32
 8005522:	d02b      	beq.n	800557c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005532:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	695a      	ldr	r2, [r3, #20]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f022 0201 	bic.w	r2, r2, #1
 8005542:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	695a      	ldr	r2, [r3, #20]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005552:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0210 	bic.w	r2, r2, #16
 8005570:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005576:	4618      	mov	r0, r3
 8005578:	f7fe fdb5 	bl	80040e6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005584:	b29b      	uxth	r3, r3
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	b29b      	uxth	r3, r3
 800558a:	4619      	mov	r1, r3
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f86d 	bl	800566c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005592:	e051      	b.n	8005638 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800559c:	b29b      	uxth	r3, r3
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d047      	beq.n	800563c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80055ac:	8a7b      	ldrh	r3, [r7, #18]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d044      	beq.n	800563c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055c0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0201 	bic.w	r2, r2, #1
 80055d0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 0210 	bic.w	r2, r2, #16
 80055ee:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055f0:	8a7b      	ldrh	r3, [r7, #18]
 80055f2:	4619      	mov	r1, r3
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 f839 	bl	800566c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80055fa:	e01f      	b.n	800563c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005602:	2b00      	cmp	r3, #0
 8005604:	d008      	beq.n	8005618 <HAL_UART_IRQHandler+0x324>
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f8f9 	bl	8005808 <UART_Transmit_IT>
    return;
 8005616:	e012      	b.n	800563e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00d      	beq.n	800563e <HAL_UART_IRQHandler+0x34a>
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005628:	2b00      	cmp	r3, #0
 800562a:	d008      	beq.n	800563e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 f93a 	bl	80058a6 <UART_EndTransmit_IT>
    return;
 8005632:	e004      	b.n	800563e <HAL_UART_IRQHandler+0x34a>
    return;
 8005634:	bf00      	nop
 8005636:	e002      	b.n	800563e <HAL_UART_IRQHandler+0x34a>
      return;
 8005638:	bf00      	nop
 800563a:	e000      	b.n	800563e <HAL_UART_IRQHandler+0x34a>
      return;
 800563c:	bf00      	nop
  }
}
 800563e:	3728      	adds	r7, #40	; 0x28
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	080057e1 	.word	0x080057e1

08005648 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr

0800565a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005662:	bf00      	nop
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr

0800566c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	460b      	mov	r3, r1
 8005676:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr

08005682 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b084      	sub	sp, #16
 8005686:	af00      	add	r7, sp, #0
 8005688:	60f8      	str	r0, [r7, #12]
 800568a:	60b9      	str	r1, [r7, #8]
 800568c:	603b      	str	r3, [r7, #0]
 800568e:	4613      	mov	r3, r2
 8005690:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005692:	e02c      	b.n	80056ee <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800569a:	d028      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80056a2:	f7fd fe01 	bl	80032a8 <HAL_GetTick>
 80056a6:	4602      	mov	r2, r0
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	1ad3      	subs	r3, r2, r3
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d21d      	bcs.n	80056ee <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056c0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695a      	ldr	r2, [r3, #20]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0201 	bic.w	r2, r2, #1
 80056d0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e00f      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	4013      	ands	r3, r2
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	bf0c      	ite	eq
 80056fe:	2301      	moveq	r3, #1
 8005700:	2300      	movne	r3, #0
 8005702:	b2db      	uxtb	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	79fb      	ldrb	r3, [r7, #7]
 8005708:	429a      	cmp	r2, r3
 800570a:	d0c3      	beq.n	8005694 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005716:	b480      	push	{r7}
 8005718:	b085      	sub	sp, #20
 800571a:	af00      	add	r7, sp, #0
 800571c:	60f8      	str	r0, [r7, #12]
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	4613      	mov	r3, r2
 8005722:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	88fa      	ldrh	r2, [r7, #6]
 800572e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	88fa      	ldrh	r2, [r7, #6]
 8005734:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2222      	movs	r2, #34	; 0x22
 8005740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68da      	ldr	r2, [r3, #12]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800575a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	695a      	ldr	r2, [r3, #20]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0201 	orr.w	r2, r2, #1
 800576a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0220 	orr.w	r2, r2, #32
 800577a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3714      	adds	r7, #20
 8005782:	46bd      	mov	sp, r7
 8005784:	bc80      	pop	{r7}
 8005786:	4770      	bx	lr

08005788 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800579e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	695a      	ldr	r2, [r3, #20]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f022 0201 	bic.w	r2, r2, #1
 80057ae:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d107      	bne.n	80057c8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68da      	ldr	r2, [r3, #12]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0210 	bic.w	r2, r2, #16
 80057c6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2220      	movs	r2, #32
 80057cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	bc80      	pop	{r7}
 80057de:	4770      	bx	lr

080057e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f7ff ff2d 	bl	800565a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005800:	bf00      	nop
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b21      	cmp	r3, #33	; 0x21
 800581a:	d13e      	bne.n	800589a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005824:	d114      	bne.n	8005850 <UART_Transmit_IT+0x48>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d110      	bne.n	8005850 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	881b      	ldrh	r3, [r3, #0]
 8005838:	461a      	mov	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005842:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a1b      	ldr	r3, [r3, #32]
 8005848:	1c9a      	adds	r2, r3, #2
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	621a      	str	r2, [r3, #32]
 800584e:	e008      	b.n	8005862 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	1c59      	adds	r1, r3, #1
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6211      	str	r1, [r2, #32]
 800585a:	781a      	ldrb	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005866:	b29b      	uxth	r3, r3
 8005868:	3b01      	subs	r3, #1
 800586a:	b29b      	uxth	r3, r3
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	4619      	mov	r1, r3
 8005870:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10f      	bne.n	8005896 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68da      	ldr	r2, [r3, #12]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005884:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005894:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	e000      	b.n	800589c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800589a:	2302      	movs	r3, #2
  }
}
 800589c:	4618      	mov	r0, r3
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr

080058a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b082      	sub	sp, #8
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68da      	ldr	r2, [r3, #12]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff febe 	bl	8005648 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3708      	adds	r7, #8
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b086      	sub	sp, #24
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b22      	cmp	r3, #34	; 0x22
 80058e8:	f040 8099 	bne.w	8005a1e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f4:	d117      	bne.n	8005926 <UART_Receive_IT+0x50>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d113      	bne.n	8005926 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005906:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	b29b      	uxth	r3, r3
 8005910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005914:	b29a      	uxth	r2, r3
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591e:	1c9a      	adds	r2, r3, #2
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	629a      	str	r2, [r3, #40]	; 0x28
 8005924:	e026      	b.n	8005974 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800592a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800592c:	2300      	movs	r3, #0
 800592e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005938:	d007      	beq.n	800594a <UART_Receive_IT+0x74>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10a      	bne.n	8005958 <UART_Receive_IT+0x82>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	b2da      	uxtb	r2, r3
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	701a      	strb	r2, [r3, #0]
 8005956:	e008      	b.n	800596a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	b2db      	uxtb	r3, r3
 8005960:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005964:	b2da      	uxtb	r2, r3
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596e:	1c5a      	adds	r2, r3, #1
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005978:	b29b      	uxth	r3, r3
 800597a:	3b01      	subs	r3, #1
 800597c:	b29b      	uxth	r3, r3
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	4619      	mov	r1, r3
 8005982:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005984:	2b00      	cmp	r3, #0
 8005986:	d148      	bne.n	8005a1a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0220 	bic.w	r2, r2, #32
 8005996:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68da      	ldr	r2, [r3, #12]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695a      	ldr	r2, [r3, #20]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0201 	bic.w	r2, r2, #1
 80059b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d123      	bne.n	8005a10 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68da      	ldr	r2, [r3, #12]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 0210 	bic.w	r2, r2, #16
 80059dc:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0310 	and.w	r3, r3, #16
 80059e8:	2b10      	cmp	r3, #16
 80059ea:	d10a      	bne.n	8005a02 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059ec:	2300      	movs	r3, #0
 80059ee:	60fb      	str	r3, [r7, #12]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	60fb      	str	r3, [r7, #12]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a06:	4619      	mov	r1, r3
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f7ff fe2f 	bl	800566c <HAL_UARTEx_RxEventCallback>
 8005a0e:	e002      	b.n	8005a16 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f7fb f8fd 	bl	8000c10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a16:	2300      	movs	r3, #0
 8005a18:	e002      	b.n	8005a20 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	e000      	b.n	8005a20 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005a1e:	2302      	movs	r3, #2
  }
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3718      	adds	r7, #24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a62:	f023 030c 	bic.w	r3, r3, #12
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	6812      	ldr	r2, [r2, #0]
 8005a6a:	68b9      	ldr	r1, [r7, #8]
 8005a6c:	430b      	orrs	r3, r1
 8005a6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	699a      	ldr	r2, [r3, #24]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a2c      	ldr	r2, [pc, #176]	; (8005b3c <UART_SetConfig+0x114>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d103      	bne.n	8005a98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a90:	f7ff f978 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 8005a94:	60f8      	str	r0, [r7, #12]
 8005a96:	e002      	b.n	8005a9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a98:	f7ff f960 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 8005a9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	4413      	add	r3, r2
 8005aa6:	009a      	lsls	r2, r3, #2
 8005aa8:	441a      	add	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab4:	4a22      	ldr	r2, [pc, #136]	; (8005b40 <UART_SetConfig+0x118>)
 8005ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aba:	095b      	lsrs	r3, r3, #5
 8005abc:	0119      	lsls	r1, r3, #4
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	4413      	add	r3, r2
 8005ac6:	009a      	lsls	r2, r3, #2
 8005ac8:	441a      	add	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ad4:	4b1a      	ldr	r3, [pc, #104]	; (8005b40 <UART_SetConfig+0x118>)
 8005ad6:	fba3 0302 	umull	r0, r3, r3, r2
 8005ada:	095b      	lsrs	r3, r3, #5
 8005adc:	2064      	movs	r0, #100	; 0x64
 8005ade:	fb00 f303 	mul.w	r3, r0, r3
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	011b      	lsls	r3, r3, #4
 8005ae6:	3332      	adds	r3, #50	; 0x32
 8005ae8:	4a15      	ldr	r2, [pc, #84]	; (8005b40 <UART_SetConfig+0x118>)
 8005aea:	fba2 2303 	umull	r2, r3, r2, r3
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005af4:	4419      	add	r1, r3
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	009a      	lsls	r2, r3, #2
 8005b00:	441a      	add	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b0c:	4b0c      	ldr	r3, [pc, #48]	; (8005b40 <UART_SetConfig+0x118>)
 8005b0e:	fba3 0302 	umull	r0, r3, r3, r2
 8005b12:	095b      	lsrs	r3, r3, #5
 8005b14:	2064      	movs	r0, #100	; 0x64
 8005b16:	fb00 f303 	mul.w	r3, r0, r3
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	3332      	adds	r3, #50	; 0x32
 8005b20:	4a07      	ldr	r2, [pc, #28]	; (8005b40 <UART_SetConfig+0x118>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	095b      	lsrs	r3, r3, #5
 8005b28:	f003 020f 	and.w	r2, r3, #15
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	440a      	add	r2, r1
 8005b32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b34:	bf00      	nop
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	40013800 	.word	0x40013800
 8005b40:	51eb851f 	.word	0x51eb851f

08005b44 <__libc_init_array>:
 8005b44:	b570      	push	{r4, r5, r6, lr}
 8005b46:	2600      	movs	r6, #0
 8005b48:	4d0c      	ldr	r5, [pc, #48]	; (8005b7c <__libc_init_array+0x38>)
 8005b4a:	4c0d      	ldr	r4, [pc, #52]	; (8005b80 <__libc_init_array+0x3c>)
 8005b4c:	1b64      	subs	r4, r4, r5
 8005b4e:	10a4      	asrs	r4, r4, #2
 8005b50:	42a6      	cmp	r6, r4
 8005b52:	d109      	bne.n	8005b68 <__libc_init_array+0x24>
 8005b54:	f000 f82a 	bl	8005bac <_init>
 8005b58:	2600      	movs	r6, #0
 8005b5a:	4d0a      	ldr	r5, [pc, #40]	; (8005b84 <__libc_init_array+0x40>)
 8005b5c:	4c0a      	ldr	r4, [pc, #40]	; (8005b88 <__libc_init_array+0x44>)
 8005b5e:	1b64      	subs	r4, r4, r5
 8005b60:	10a4      	asrs	r4, r4, #2
 8005b62:	42a6      	cmp	r6, r4
 8005b64:	d105      	bne.n	8005b72 <__libc_init_array+0x2e>
 8005b66:	bd70      	pop	{r4, r5, r6, pc}
 8005b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b6c:	4798      	blx	r3
 8005b6e:	3601      	adds	r6, #1
 8005b70:	e7ee      	b.n	8005b50 <__libc_init_array+0xc>
 8005b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b76:	4798      	blx	r3
 8005b78:	3601      	adds	r6, #1
 8005b7a:	e7f2      	b.n	8005b62 <__libc_init_array+0x1e>
 8005b7c:	08006730 	.word	0x08006730
 8005b80:	08006730 	.word	0x08006730
 8005b84:	08006730 	.word	0x08006730
 8005b88:	08006734 	.word	0x08006734

08005b8c <memset>:
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	4402      	add	r2, r0
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d100      	bne.n	8005b96 <memset+0xa>
 8005b94:	4770      	bx	lr
 8005b96:	f803 1b01 	strb.w	r1, [r3], #1
 8005b9a:	e7f9      	b.n	8005b90 <memset+0x4>

08005b9c <strcpy>:
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ba2:	f803 2b01 	strb.w	r2, [r3], #1
 8005ba6:	2a00      	cmp	r2, #0
 8005ba8:	d1f9      	bne.n	8005b9e <strcpy+0x2>
 8005baa:	4770      	bx	lr

08005bac <_init>:
 8005bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bae:	bf00      	nop
 8005bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bb2:	bc08      	pop	{r3}
 8005bb4:	469e      	mov	lr, r3
 8005bb6:	4770      	bx	lr

08005bb8 <_fini>:
 8005bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bba:	bf00      	nop
 8005bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bbe:	bc08      	pop	{r3}
 8005bc0:	469e      	mov	lr, r3
 8005bc2:	4770      	bx	lr
