Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov  4 16:53:48 2025
| Host         : DESKTOP-7DCFGKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  4           
TIMING-18  Warning   Missing input or output delay               8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.558        0.000                      0                  387        0.076        0.000                      0                  387        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.558        0.000                      0                  387        0.076        0.000                      0                  387        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.244ns (24.489%)  route 3.836ns (75.511%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.771    10.391    Ecran/read_addr0
    SLICE_X9Y104         FDRE                                         r  Ecran/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.508    14.930    Ecran/clk_IBUF_BUFG
    SLICE_X9Y104         FDRE                                         r  Ecran/read_addr_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.205    14.949    Ecran/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.244ns (24.649%)  route 3.803ns (75.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.738    10.358    Ecran/read_addr0
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[5]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.244ns (24.649%)  route 3.803ns (75.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.738    10.358    Ecran/read_addr0
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[6]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.244ns (24.649%)  route 3.803ns (75.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.738    10.358    Ecran/read_addr0
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[7]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.244ns (24.649%)  route 3.803ns (75.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.738    10.358    Ecran/read_addr0
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[8]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y103        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.244ns (24.690%)  route 3.795ns (75.310%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.730    10.350    Ecran/read_addr0
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[10]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.244ns (24.690%)  route 3.795ns (75.310%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.730    10.350    Ecran/read_addr0
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[11]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.244ns (24.690%)  route 3.795ns (75.310%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.730    10.350    Ecran/read_addr0
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[12]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.244ns (24.690%)  route 3.795ns (75.310%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.730    10.350    Ecran/read_addr0
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.511    14.933    Ecran/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[9]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.952    Ecran/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 Ecran/wait_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.244ns (25.357%)  route 3.662ns (74.643%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Ecran/wait_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Ecran/wait_cnt_reg[20]/Q
                         net (fo=3, routed)           0.868     6.697    Ecran/wait_cnt[20]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  Ecran/wait_cnt[23]_i_6/O
                         net (fo=1, routed)           0.842     7.663    Ecran/wait_cnt[23]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Ecran/wait_cnt[23]_i_2/O
                         net (fo=17, routed)          0.675     8.463    Ecran/OLED_FSM
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.613 r  Ecran/spi_rem_bits[2]_i_2/O
                         net (fo=7, routed)           0.679     9.292    Ecran/spi_rem_bits[2]_i_2_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.328     9.620 r  Ecran/read_addr[11]_i_2/O
                         net (fo=14, routed)          0.597    10.217    Ecran/read_addr0
    SLICE_X11Y102        FDRE                                         r  Ecran/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.512    14.934    Ecran/clk_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  Ecran/read_addr_reg[1]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X11Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.953    Ecran/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Ecran/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.573%)  route 0.198ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.569     1.488    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Ecran/read_addr_reg[5]/Q
                         net (fo=6, routed)           0.198     1.828    Ecran/read_addr[5]
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.883     2.048    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.569    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.752    Ecran/bitmap_reg_1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Ecran/user_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.438%)  route 0.413ns (71.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.576     1.495    Ecran/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Ecran/user_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Ecran/user_addr_reg[3]/Q
                         net (fo=4, routed)           0.413     2.072    Ecran/user_addr[3]
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.882     2.047    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.802    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.985    Ecran/bitmap_reg_1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Ecran/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.154%)  route 0.210ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.570     1.489    Ecran/clk_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  Ecran/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Ecran/read_addr_reg[4]/Q
                         net (fo=6, routed)           0.210     1.841    Ecran/read_addr[4]
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.883     2.048    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.569    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.752    Ecran/bitmap_reg_1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Ecran/read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.273%)  route 0.465ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.569     1.488    Ecran/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  Ecran/read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Ecran/read_addr_reg[9]/Q
                         net (fo=6, routed)           0.465     2.094    Ecran/read_addr[9]
    RAMB36_X0Y19         RAMB36E1                                     r  Ecran/bitmap_reg_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.888     2.053    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  Ecran/bitmap_reg_2/CLKBWRCLK
                         clock pessimism             -0.245     1.808    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.991    Ecran/bitmap_reg_2
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Ecran/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.855%)  route 0.476ns (77.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.569     1.488    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Ecran/read_addr_reg[5]/Q
                         net (fo=6, routed)           0.476     2.105    Ecran/read_addr[5]
    RAMB36_X0Y19         RAMB36E1                                     r  Ecran/bitmap_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.888     2.053    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  Ecran/bitmap_reg_2/CLKBWRCLK
                         clock pessimism             -0.245     1.808    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.991    Ecran/bitmap_reg_2
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Ecran/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.213%)  route 0.238ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.569     1.488    Ecran/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  Ecran/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Ecran/read_addr_reg[8]/Q
                         net (fo=6, routed)           0.238     1.867    Ecran/read_addr[8]
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.883     2.048    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.569    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.752    Ecran/bitmap_reg_1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Ecran/user_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.570     1.489    Ecran/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  Ecran/user_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Ecran/user_addr_reg[6]/Q
                         net (fo=4, routed)           0.221     1.852    Ecran/user_addr[6]
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.882     2.047    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.547    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.730    Ecran/bitmap_reg_1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Ecran/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.261%)  route 0.248ns (63.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.570     1.489    Ecran/clk_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  Ecran/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Ecran/read_addr_reg[1]/Q
                         net (fo=6, routed)           0.248     1.878    Ecran/read_addr[1]
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.883     2.048    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  Ecran/bitmap_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.569    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.752    Ecran/bitmap_reg_1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Ecran/write_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ecran/bitmap_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.148ns (30.580%)  route 0.336ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.576     1.495    Ecran/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Ecran/write_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Ecran/write_dly_reg/Q
                         net (fo=9, routed)           0.336     1.979    Ecran/write_dly
    RAMB36_X0Y21         RAMB36E1                                     r  Ecran/bitmap_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.881     2.046    Ecran/clk_IBUF_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  Ecran/bitmap_reg_3/CLKARDCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.043     1.844    Ecran/bitmap_reg_3
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FSM/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/ROM/DATA_OUT_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.546%)  route 0.221ns (57.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.574     1.493    FSM/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  FSM/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  FSM/address_reg[11]/Q
                         net (fo=5, routed)           0.221     1.879    FSM/ROM/ADDRARDADDR[11]
    RAMB36_X0Y18         RAMB36E1                                     r  FSM/ROM/DATA_OUT_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.888     2.053    FSM/ROM/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  FSM/ROM/DATA_OUT_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.736    FSM/ROM/DATA_OUT_reg_0
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y22  Ecran/bitmap_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y20  Ecran/bitmap_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y19  Ecran/bitmap_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y21  Ecran/bitmap_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22  Ecran/bitmap_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20  Ecran/bitmap_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19  Ecran/bitmap_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21  Ecran/bitmap_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  FSM/ROM/DATA_OUT_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  FSM/ROM/DATA_OUT_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102  Ecran/Ecran/bitmap_reg_0_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106  Ecran/OLED_FSM_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ecran/PMOD_RES_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_RES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.994ns (65.986%)  route 2.059ns (34.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.707     5.309    Ecran/clk_IBUF_BUFG
    SLICE_X4Y107         FDSE                                         r  Ecran/PMOD_RES_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  Ecran/PMOD_RES_reg/Q
                         net (fo=1, routed)           2.059     7.824    PMOD_RES_OBUF
    E17                  OBUF (Prop_obuf_I_O)         3.538    11.362 r  PMOD_RES_OBUF_inst/O
                         net (fo=0)                   0.000    11.362    PMOD_RES
    E17                                                               r  PMOD_RES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_DC_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_DC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.992ns (66.048%)  route 2.052ns (33.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X0Y106         FDSE                                         r  Ecran/PMOD_DC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  Ecran/PMOD_DC_reg/Q
                         net (fo=1, routed)           2.052     7.820    PMOD_DC_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536    11.356 r  PMOD_DC_OBUF_inst/O
                         net (fo=0)                   0.000    11.356    PMOD_DC
    D17                                                               r  PMOD_DC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/spi_sck_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 3.977ns (67.339%)  route 1.929ns (32.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.708     5.310    Ecran/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  Ecran/spi_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  Ecran/spi_sck_reg/Q
                         net (fo=4, routed)           1.929     7.695    PMOD_SCK_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    11.216 r  PMOD_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.216    PMOD_SCK
    G17                                                               r  PMOD_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/spi_shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 4.011ns (68.700%)  route 1.828ns (31.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.708     5.310    Ecran/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  Ecran/spi_shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  Ecran/spi_shift_reg_reg[15]/Q
                         net (fo=1, routed)           1.828     7.594    PMOD_MOSI_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    11.149 r  PMOD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    11.149    PMOD_MOSI
    D18                                                               r  PMOD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_CS_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 4.021ns (70.160%)  route 1.710ns (29.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X1Y105         FDSE                                         r  Ecran/PMOD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  Ecran/PMOD_CS_reg/Q
                         net (fo=1, routed)           1.710     7.477    PMOD_CS_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.042 r  PMOD_CS_OBUF_inst/O
                         net (fo=0)                   0.000    11.042    PMOD_CS
    C17                                                               r  PMOD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.529ns  (logic 4.000ns (72.336%)  route 1.530ns (27.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Ecran/PMOD_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Ecran/PMOD_EN_reg/Q
                         net (fo=1, routed)           1.530     7.297    PMOD_EN_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    10.840 r  PMOD_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.840    PMOD_EN
    G18                                                               r  PMOD_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_VCCEN_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_VCCEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 3.994ns (72.260%)  route 1.533ns (27.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    Ecran/clk_IBUF_BUFG
    SLICE_X0Y105         FDSE                                         r  Ecran/PMOD_VCCEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  Ecran/PMOD_VCCEN_reg/Q
                         net (fo=1, routed)           1.533     7.300    PMOD_VCCEN_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.538    10.838 r  PMOD_VCCEN_OBUF_inst/O
                         net (fo=0)                   0.000    10.838    PMOD_VCCEN
    F18                                                               r  PMOD_VCCEN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ecran/PMOD_VCCEN_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_VCCEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.380ns (82.822%)  route 0.286ns (17.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    Ecran/clk_IBUF_BUFG
    SLICE_X0Y105         FDSE                                         r  Ecran/PMOD_VCCEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  Ecran/PMOD_VCCEN_reg/Q
                         net (fo=1, routed)           0.286     1.945    PMOD_VCCEN_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.183 r  PMOD_VCCEN_OBUF_inst/O
                         net (fo=0)                   0.000     3.183    PMOD_VCCEN
    F18                                                               r  PMOD_VCCEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.385ns (83.059%)  route 0.283ns (16.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    Ecran/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Ecran/PMOD_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Ecran/PMOD_EN_reg/Q
                         net (fo=1, routed)           0.283     1.941    PMOD_EN_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     3.185 r  PMOD_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.185    PMOD_EN
    G18                                                               r  PMOD_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_CS_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.407ns (79.976%)  route 0.352ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    Ecran/clk_IBUF_BUFG
    SLICE_X1Y105         FDSE                                         r  Ecran/PMOD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  Ecran/PMOD_CS_reg/Q
                         net (fo=1, routed)           0.352     2.011    PMOD_CS_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.276 r  PMOD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     3.276    PMOD_CS
    C17                                                               r  PMOD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/spi_shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.397ns (78.108%)  route 0.392ns (21.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    Ecran/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  Ecran/spi_shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Ecran/spi_shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.392     2.049    PMOD_MOSI_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.305 r  PMOD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    PMOD_MOSI
    D18                                                               r  PMOD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/spi_sck_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.363ns (74.852%)  route 0.458ns (25.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.597     1.516    Ecran/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  Ecran/spi_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Ecran/spi_sck_reg/Q
                         net (fo=4, routed)           0.458     2.115    PMOD_SCK_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.222     3.337 r  PMOD_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.337    PMOD_SCK
    G17                                                               r  PMOD_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_RES_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_RES
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.379ns (74.041%)  route 0.484ns (25.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.515    Ecran/clk_IBUF_BUFG
    SLICE_X4Y107         FDSE                                         r  Ecran/PMOD_RES_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  Ecran/PMOD_RES_reg/Q
                         net (fo=1, routed)           0.484     2.140    PMOD_RES_OBUF
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.378 r  PMOD_RES_OBUF_inst/O
                         net (fo=0)                   0.000     3.378    PMOD_RES
    E17                                                               r  PMOD_RES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ecran/PMOD_DC_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PMOD_DC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.378ns (73.563%)  route 0.495ns (26.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    Ecran/clk_IBUF_BUFG
    SLICE_X0Y106         FDSE                                         r  Ecran/PMOD_DC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  Ecran/PMOD_DC_reg/Q
                         net (fo=1, routed)           0.495     2.154    PMOD_DC_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.391 r  PMOD_DC_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    PMOD_DC
    D17                                                               r  PMOD_DC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.631ns (35.860%)  route 2.917ns (64.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.186     4.547    FSM/address
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.521     4.944    FSM/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.631ns (35.860%)  route 2.917ns (64.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.186     4.547    FSM/address
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.521     4.944    FSM/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.631ns (35.860%)  route 2.917ns (64.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.186     4.547    FSM/address
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.521     4.944    FSM/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.631ns (35.860%)  route 2.917ns (64.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.186     4.547    FSM/address
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.521     4.944    FSM/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  FSM/address_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 1.631ns (37.006%)  route 2.776ns (62.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.045     4.406    FSM/address
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.522     4.945    FSM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 1.631ns (37.006%)  route 2.776ns (62.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.045     4.406    FSM/address
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.522     4.945    FSM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 1.631ns (37.006%)  route 2.776ns (62.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.045     4.406    FSM/address
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.522     4.945    FSM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 1.631ns (37.006%)  route 2.776ns (62.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.045     4.406    FSM/address
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.522     4.945    FSM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  FSM/address_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.393ns  (logic 1.631ns (37.118%)  route 2.762ns (62.882%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.032     4.393    FSM/address
    SLICE_X8Y90          FDRE                                         r  FSM/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.522     4.945    FSM/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  FSM/address_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.393ns  (logic 1.631ns (37.118%)  route 2.762ns (62.882%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=12, routed)          1.731     3.208    FSM/reset_IBUF
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.153     3.361 r  FSM/row[5]_i_1/O
                         net (fo=19, routed)          1.032     4.393    FSM/address
    SLICE_X8Y90          FDRE                                         r  FSM/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.522     4.945    FSM/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  FSM/address_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/spi_sck_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.290ns (36.280%)  route 0.510ns (63.720%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=12, routed)          0.510     0.756    Ecran/reset_IBUF
    SLICE_X4Y105         LUT4 (Prop_lut4_I3_O)        0.045     0.801 r  Ecran/spi_sck_i_1/O
                         net (fo=1, routed)           0.000     0.801    Ecran/spi_sck_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  Ecran/spi_sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.867     2.033    Ecran/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  Ecran/spi_sck_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/OLED_FSM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.245ns (30.244%)  route 0.566ns (69.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.566     0.812    Ecran/reset_IBUF
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.867     2.033    Ecran/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/OLED_FSM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.245ns (30.244%)  route 0.566ns (69.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.566     0.812    Ecran/reset_IBUF
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.867     2.033    Ecran/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/OLED_FSM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.245ns (30.244%)  route 0.566ns (69.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.566     0.812    Ecran/reset_IBUF
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.867     2.033    Ecran/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/OLED_FSM_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.245ns (30.244%)  route 0.566ns (69.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.566     0.812    Ecran/reset_IBUF
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.867     2.033    Ecran/clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Ecran/OLED_FSM_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/OLED_FSM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.245ns (28.581%)  route 0.613ns (71.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.613     0.859    Ecran/reset_IBUF
    SLICE_X3Y104         FDRE                                         r  Ecran/OLED_FSM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.871     2.036    Ecran/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  Ecran/OLED_FSM_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/PMOD_EN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.245ns (26.586%)  route 0.678ns (73.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.678     0.923    Ecran/reset_IBUF
    SLICE_X1Y106         FDRE                                         r  Ecran/PMOD_EN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.871     2.036    Ecran/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Ecran/PMOD_EN_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Ecran/PMOD_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.245ns (25.106%)  route 0.732ns (74.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=12, routed)          0.732     0.978    Ecran/reset_IBUF
    SLICE_X1Y105         FDSE                                         r  Ecran/PMOD_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.871     2.036    Ecran/clk_IBUF_BUFG
    SLICE_X1Y105         FDSE                                         r  Ecran/PMOD_CS_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/pix_write_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.290ns (26.212%)  route 0.818ns (73.788%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=12, routed)          0.818     1.063    FSM/reset_IBUF
    SLICE_X8Y100         LUT2 (Prop_lut2_I1_O)        0.045     1.108 r  FSM/pix_write_reg_i_1/O
                         net (fo=1, routed)           0.000     1.108    FSM/pix_write_reg_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  FSM/pix_write_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.841     2.006    FSM/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  FSM/pix_write_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.290ns (25.070%)  route 0.868ns (74.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=12, routed)          0.868     1.114    FSM/reset_IBUF
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.159 r  FSM/flag_i_1/O
                         net (fo=1, routed)           0.000     1.159    FSM/flag_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  FSM/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.841     2.006    FSM/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  FSM/flag_reg/C





