
*** Running vivado
    with args -log top_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_demo.tcl -notrace
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1165.523 ; gain = 24.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DES' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1255]
INFO: [Synth 8-6157] synthesizing module 'GenerateKeys' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'PC1' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'PC1' (1#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:181]
INFO: [Synth 8-6157] synthesizing module 'leftShift1' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'leftShift1' (2#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:169]
INFO: [Synth 8-6157] synthesizing module 'PC2' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:279]
INFO: [Synth 8-6155] done synthesizing module 'PC2' (3#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:279]
INFO: [Synth 8-6157] synthesizing module 'leftShift2' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'leftShift2' (4#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'GenerateKeys' (5#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'IP' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'IP' (6#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:486]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:465]
INFO: [Synth 8-6157] synthesizing module 'feistel' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:437]
INFO: [Synth 8-6157] synthesizing module 'EF' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:381]
INFO: [Synth 8-6155] done synthesizing module 'EF' (7#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:381]
INFO: [Synth 8-6157] synthesizing module 'S1_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:631]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:638]
INFO: [Synth 8-6155] done synthesizing module 'S1_Box' (8#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:631]
INFO: [Synth 8-6157] synthesizing module 'S2_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:709]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:716]
INFO: [Synth 8-6155] done synthesizing module 'S2_Box' (9#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:709]
INFO: [Synth 8-6157] synthesizing module 'S3_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:787]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:794]
INFO: [Synth 8-6155] done synthesizing module 'S3_Box' (10#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:787]
INFO: [Synth 8-6157] synthesizing module 'S4_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:865]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:872]
INFO: [Synth 8-6155] done synthesizing module 'S4_Box' (11#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:865]
INFO: [Synth 8-6157] synthesizing module 'S5_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:943]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:950]
INFO: [Synth 8-6155] done synthesizing module 'S5_Box' (12#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:943]
INFO: [Synth 8-6157] synthesizing module 'S6_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1021]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1028]
INFO: [Synth 8-6155] done synthesizing module 'S6_Box' (13#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1021]
INFO: [Synth 8-6157] synthesizing module 'S7_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1099]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1106]
INFO: [Synth 8-6155] done synthesizing module 'S7_Box' (14#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1099]
INFO: [Synth 8-6157] synthesizing module 'S8_Box' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1177]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1184]
INFO: [Synth 8-6155] done synthesizing module 'S8_Box' (15#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1177]
INFO: [Synth 8-6157] synthesizing module 'SF' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:340]
INFO: [Synth 8-6155] done synthesizing module 'SF' (16#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:340]
INFO: [Synth 8-6155] done synthesizing module 'feistel' (17#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:437]
INFO: [Synth 8-6155] done synthesizing module 'round' (18#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:465]
INFO: [Synth 8-6157] synthesizing module 'FP' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:559]
INFO: [Synth 8-6155] done synthesizing module 'FP' (19#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:559]
INFO: [Synth 8-6155] done synthesizing module 'DES' (20#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/SV/des_stub.sv:1255]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
	Parameter DIGIT_ZERO bound to: 2'b00 
	Parameter DIGIT_ONE bound to: 2'b01 
	Parameter DIGIT_TWO bound to: 2'b10 
	Parameter DIGIT_THREE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (21#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (22#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (23#1) [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.223 ; gain = 80.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.223 ; gain = 80.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.223 ; gain = 80.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1222.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1347.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'segment_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              DIGIT_ZERO |                               00 |                               00
               DIGIT_ONE |                               01 |                               01
               DIGIT_TWO |                               10 |                               10
             DIGIT_THREE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'segment_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
+---XORs : 
	   2 Input     48 Bit         XORs := 32    
	   2 Input     32 Bit         XORs := 32    
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 32    
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|S1_Box      | out_bits                    | 64x4          | LUT            | 
|S2_Box      | out_bits                    | 64x4          | LUT            | 
|S3_Box      | out_bits                    | 64x4          | LUT            | 
|S4_Box      | out_bits                    | 64x4          | LUT            | 
|S5_Box      | out_bits                    | 64x4          | LUT            | 
|S6_Box      | out_bits                    | 64x4          | LUT            | 
|S7_Box      | out_bits                    | 64x4          | LUT            | 
|S8_Box      | out_bits                    | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS1/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS2/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS7/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS6/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS8/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS4/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS3/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
|round       | instfeistel/instS5/out_bits | 64x4          | LUT            | 
+------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1347.016 ; gain = 205.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1347.023 ; gain = 205.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |     4|
|6     |LUT4   |    31|
|7     |LUT5   |    20|
|8     |LUT6   |    51|
|9     |MUXF7  |     7|
|10    |FDRE   |    35|
|11    |IBUF   |    13|
|12    |OBUF   |    14|
|13    |OBUFT  |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1355.414 ; gain = 89.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.414 ; gain = 214.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1367.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1370.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1370.484 ; gain = 229.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/qkoenin/Desktop/Lab2DLD/Lab2/Vivado/Lab1/Lab1.runs/synth_1/top_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_demo_utilization_synth.rpt -pb top_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 15:01:06 2023...
