{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/dualRAM/RTLcode/dualsyn16.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/dualRAM/RTLcode/dualsyn16.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dualsyn16

Top level modules:
	dualsyn16

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/dualRAM/testbench/dualsyn16_tb.v} {2 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/dualRAM/testbench/dualsyn16_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dualsyn16_tb
** Warning: C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/dualRAM/testbench/dualsyn16_tb.v(54): (vlog-2643) Unterminated string literal continues onto next line.

Top level modules:
	dualsyn16_tb

} {} {}}
