<dec f='llvm/llvm/include/llvm/CodeGen/FunctionLoweringInfo.h' l='89' type='const llvm::Value * llvm::FunctionLoweringInfo::getValueFromVirtualReg(unsigned int Vreg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FunctionLoweringInfo.h' l='87'>/// This method is called from TargetLowerinInfo::isSDNodeSourceOfDivergence
  /// to get the Value corresponding to the live-in virtual register.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='528' ll='545' type='const llvm::Value * llvm::FunctionLoweringInfo::getValueFromVirtualReg(unsigned int Vreg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10139' u='c' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
