// Seed: 13577009
module module_0;
  logic id_0;
  always @(posedge id_0) begin
  end
  assign id_1 = id_1[1];
  integer id_2;
  always @(id_1, posedge !id_0);
  always @(negedge 1) begin
    #1 begin
      {1, ""} <= 1'b0;
    end
  end
endmodule
