s5_afifo_32x1b.v,verilog,xil_defaultlib,../../../../dcfifo.srcs/sources_1/ip/s5_afifo_32x1b/sim/s5_afifo_32x1b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
