[INF:CM0023] Creating log file ../../build/regression/UnitSVA/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<441> s<440> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<438> c<1> s<64> l<1:1> el<1:14>
n<up> u<6> t<StringConst> p<7> l<3:18> el<3:20>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:18> el<3:20>
n<> u<8> t<Primary> p<9> c<7> l<3:18> el<3:20>
n<> u<9> t<Expression> p<10> c<8> l<3:18> el<3:20>
n<> u<10> t<Expression_or_dist> p<11> c<9> l<3:18> el<3:20>
n<> u<11> t<Sequence_expr> p<21> c<10> s<14> l<3:18> el<3:20>
n<##> u<12> t<Pound_Pound_delay> p<14> s<13> l<3:21> el<3:23>
n<> u<13> t<Associative_dimension> p<14> l<3:23> el<3:26>
n<> u<14> t<Cycle_delay_range> p<21> c<12> s<20> l<3:21> el<3:26>
n<up> u<15> t<StringConst> p<16> l<3:27> el<3:29>
n<> u<16> t<Primary_literal> p<17> c<15> l<3:27> el<3:29>
n<> u<17> t<Primary> p<18> c<16> l<3:27> el<3:29>
n<> u<18> t<Expression> p<19> c<17> l<3:27> el<3:29>
n<> u<19> t<Expression_or_dist> p<20> c<18> l<3:27> el<3:29>
n<> u<20> t<Sequence_expr> p<21> c<19> l<3:27> el<3:29>
n<> u<21> t<Sequence_expr> p<53> c<11> s<52> l<3:18> el<3:29>
n<cnt> u<22> t<StringConst> p<23> l<3:34> el<3:37>
n<> u<23> t<Primary_literal> p<24> c<22> l<3:34> el<3:37>
n<> u<24> t<Primary> p<25> c<23> l<3:34> el<3:37>
n<> u<25> t<Expression> p<48> c<24> s<47> l<3:34> el<3:37>
n<> u<26> t<Dollar_keyword> p<38> s<27> l<3:41> el<3:42>
n<past> u<27> t<StringConst> p<38> s<37> l<3:42> el<3:46>
n<cnt> u<28> t<StringConst> p<29> l<3:47> el<3:50>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:47> el<3:50>
n<> u<30> t<Primary> p<31> c<29> l<3:47> el<3:50>
n<> u<31> t<Expression> p<37> c<30> s<36> l<3:47> el<3:50>
n<2> u<32> t<IntConst> p<33> l<3:52> el<3:53>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:52> el<3:53>
n<> u<34> t<Primary> p<35> c<33> l<3:52> el<3:53>
n<> u<35> t<Expression> p<36> c<34> l<3:52> el<3:53>
n<> u<36> t<Argument> p<37> c<35> l<3:52> el<3:53>
n<> u<37> t<List_of_arguments> p<38> c<31> l<3:47> el<3:53>
n<> u<38> t<Complex_func_call> p<39> c<26> l<3:41> el<3:54>
n<> u<39> t<Primary> p<40> c<38> l<3:41> el<3:54>
n<> u<40> t<Expression> p<46> c<39> s<45> l<3:41> el<3:54>
n<8'd2> u<41> t<IntConst> p<42> l<3:57> el<3:61>
n<> u<42> t<Primary_literal> p<43> c<41> l<3:57> el<3:61>
n<> u<43> t<Primary> p<44> c<42> l<3:57> el<3:61>
n<> u<44> t<Expression> p<46> c<43> l<3:57> el<3:61>
n<> u<45> t<BinOp_Plus> p<46> s<44> l<3:55> el<3:56>
n<> u<46> t<Expression> p<48> c<40> l<3:41> el<3:61>
n<> u<47> t<BinOp_Equiv> p<48> s<46> l<3:38> el<3:40>
n<> u<48> t<Expression> p<49> c<25> l<3:34> el<3:61>
n<> u<49> t<Expression_or_dist> p<50> c<48> l<3:34> el<3:61>
n<> u<50> t<Sequence_expr> p<51> c<49> l<3:34> el<3:61>
n<> u<51> t<Property_expr> p<53> c<50> l<3:34> el<3:61>
n<> u<52> t<NON_OVERLAP_IMPLY> p<53> s<51> l<3:30> el<3:33>
n<> u<53> t<Property_expr> p<54> c<21> l<3:18> el<3:61>
n<> u<54> t<Property_spec> p<57> c<53> s<56> l<3:18> el<3:61>
n<> u<55> t<Statement_or_null> p<56> l<3:62> el<3:63>
n<> u<56> t<Action_block> p<57> c<55> l<3:62> el<3:63>
n<> u<57> t<Assert_property_statement> p<58> c<54> l<3:1> el<3:63>
n<> u<58> t<Concurrent_assertion_statement> p<59> c<57> l<3:1> el<3:63>
n<> u<59> t<Concurrent_assertion_item> p<60> c<58> l<3:1> el<3:63>
n<> u<60> t<Assertion_item> p<61> c<59> l<3:1> el<3:63>
n<> u<61> t<Module_common_item> p<62> c<60> l<3:1> el<3:63>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<3:1> el<3:63>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<3:1> el<3:63>
n<> u<64> t<Module_item> p<438> c<63> s<122> l<3:1> el<3:63>
n<up> u<65> t<StringConst> p<66> l<5:18> el<5:20>
n<> u<66> t<Primary_literal> p<67> c<65> l<5:18> el<5:20>
n<> u<67> t<Primary> p<68> c<66> l<5:18> el<5:20>
n<> u<68> t<Expression> p<69> c<67> l<5:18> el<5:20>
n<> u<69> t<Expression_or_dist> p<70> c<68> l<5:18> el<5:20>
n<> u<70> t<Sequence_expr> p<79> c<69> s<72> l<5:18> el<5:20>
n<##1> u<71> t<Pound_Pound_delay> p<72> l<5:21> el<5:24>
n<> u<72> t<Cycle_delay_range> p<79> c<71> s<78> l<5:21> el<5:24>
n<up> u<73> t<StringConst> p<74> l<5:25> el<5:27>
n<> u<74> t<Primary_literal> p<75> c<73> l<5:25> el<5:27>
n<> u<75> t<Primary> p<76> c<74> l<5:25> el<5:27>
n<> u<76> t<Expression> p<77> c<75> l<5:25> el<5:27>
n<> u<77> t<Expression_or_dist> p<78> c<76> l<5:25> el<5:27>
n<> u<78> t<Sequence_expr> p<79> c<77> l<5:25> el<5:27>
n<> u<79> t<Sequence_expr> p<111> c<70> s<110> l<5:18> el<5:27>
n<cnt> u<80> t<StringConst> p<81> l<5:32> el<5:35>
n<> u<81> t<Primary_literal> p<82> c<80> l<5:32> el<5:35>
n<> u<82> t<Primary> p<83> c<81> l<5:32> el<5:35>
n<> u<83> t<Expression> p<106> c<82> s<105> l<5:32> el<5:35>
n<> u<84> t<Dollar_keyword> p<96> s<85> l<5:39> el<5:40>
n<past> u<85> t<StringConst> p<96> s<95> l<5:40> el<5:44>
n<cnt> u<86> t<StringConst> p<87> l<5:45> el<5:48>
n<> u<87> t<Primary_literal> p<88> c<86> l<5:45> el<5:48>
n<> u<88> t<Primary> p<89> c<87> l<5:45> el<5:48>
n<> u<89> t<Expression> p<95> c<88> s<94> l<5:45> el<5:48>
n<2> u<90> t<IntConst> p<91> l<5:50> el<5:51>
n<> u<91> t<Primary_literal> p<92> c<90> l<5:50> el<5:51>
n<> u<92> t<Primary> p<93> c<91> l<5:50> el<5:51>
n<> u<93> t<Expression> p<94> c<92> l<5:50> el<5:51>
n<> u<94> t<Argument> p<95> c<93> l<5:50> el<5:51>
n<> u<95> t<List_of_arguments> p<96> c<89> l<5:45> el<5:51>
n<> u<96> t<Complex_func_call> p<97> c<84> l<5:39> el<5:52>
n<> u<97> t<Primary> p<98> c<96> l<5:39> el<5:52>
n<> u<98> t<Expression> p<104> c<97> s<103> l<5:39> el<5:52>
n<8'd2> u<99> t<IntConst> p<100> l<5:55> el<5:59>
n<> u<100> t<Primary_literal> p<101> c<99> l<5:55> el<5:59>
n<> u<101> t<Primary> p<102> c<100> l<5:55> el<5:59>
n<> u<102> t<Expression> p<104> c<101> l<5:55> el<5:59>
n<> u<103> t<BinOp_Plus> p<104> s<102> l<5:53> el<5:54>
n<> u<104> t<Expression> p<106> c<98> l<5:39> el<5:59>
n<> u<105> t<BinOp_Equiv> p<106> s<104> l<5:36> el<5:38>
n<> u<106> t<Expression> p<107> c<83> l<5:32> el<5:59>
n<> u<107> t<Expression_or_dist> p<108> c<106> l<5:32> el<5:59>
n<> u<108> t<Sequence_expr> p<109> c<107> l<5:32> el<5:59>
n<> u<109> t<Property_expr> p<111> c<108> l<5:32> el<5:59>
n<> u<110> t<NON_OVERLAP_IMPLY> p<111> s<109> l<5:28> el<5:31>
n<> u<111> t<Property_expr> p<112> c<79> l<5:18> el<5:59>
n<> u<112> t<Property_spec> p<115> c<111> s<114> l<5:18> el<5:59>
n<> u<113> t<Statement_or_null> p<114> l<5:60> el<5:61>
n<> u<114> t<Action_block> p<115> c<113> l<5:60> el<5:61>
n<> u<115> t<Assert_property_statement> p<116> c<112> l<5:1> el<5:61>
n<> u<116> t<Concurrent_assertion_statement> p<117> c<115> l<5:1> el<5:61>
n<> u<117> t<Concurrent_assertion_item> p<118> c<116> l<5:1> el<5:61>
n<> u<118> t<Assertion_item> p<119> c<117> l<5:1> el<5:61>
n<> u<119> t<Module_common_item> p<120> c<118> l<5:1> el<5:61>
n<> u<120> t<Module_or_generate_item> p<121> c<119> l<5:1> el<5:61>
n<> u<121> t<Non_port_module_item> p<122> c<120> l<5:1> el<5:61>
n<> u<122> t<Module_item> p<438> c<121> s<188> l<5:1> el<5:61>
n<up> u<123> t<StringConst> p<124> l<7:18> el<7:20>
n<> u<124> t<Primary_literal> p<125> c<123> l<7:18> el<7:20>
n<> u<125> t<Primary> p<126> c<124> l<7:18> el<7:20>
n<> u<126> t<Expression> p<127> c<125> l<7:18> el<7:20>
n<> u<127> t<Expression_or_dist> p<128> c<126> l<7:18> el<7:20>
n<> u<128> t<Sequence_expr> p<145> c<127> s<138> l<7:18> el<7:20>
n<1> u<129> t<IntConst> p<130> l<7:24> el<7:25>
n<> u<130> t<Primary_literal> p<131> c<129> l<7:24> el<7:25>
n<> u<131> t<Constant_primary> p<132> c<130> l<7:24> el<7:25>
n<> u<132> t<Constant_expression> p<136> c<131> s<135> l<7:24> el<7:25>
n<> u<133> t<Dollar_keyword> p<134> l<7:26> el<7:27>
n<> u<134> t<Constant_primary> p<135> c<133> l<7:26> el<7:27>
n<> u<135> t<Constant_expression> p<136> c<134> l<7:26> el<7:27>
n<> u<136> t<Cycle_delay_const_range_expression> p<138> c<132> l<7:24> el<7:27>
n<##> u<137> t<Pound_Pound_delay> p<138> s<136> l<7:21> el<7:23>
n<> u<138> t<Cycle_delay_range> p<145> c<137> s<144> l<7:21> el<7:28>
n<up> u<139> t<StringConst> p<140> l<7:29> el<7:31>
n<> u<140> t<Primary_literal> p<141> c<139> l<7:29> el<7:31>
n<> u<141> t<Primary> p<142> c<140> l<7:29> el<7:31>
n<> u<142> t<Expression> p<143> c<141> l<7:29> el<7:31>
n<> u<143> t<Expression_or_dist> p<144> c<142> l<7:29> el<7:31>
n<> u<144> t<Sequence_expr> p<145> c<143> l<7:29> el<7:31>
n<> u<145> t<Sequence_expr> p<177> c<128> s<176> l<7:18> el<7:31>
n<cnt> u<146> t<StringConst> p<147> l<7:36> el<7:39>
n<> u<147> t<Primary_literal> p<148> c<146> l<7:36> el<7:39>
n<> u<148> t<Primary> p<149> c<147> l<7:36> el<7:39>
n<> u<149> t<Expression> p<172> c<148> s<171> l<7:36> el<7:39>
n<> u<150> t<Dollar_keyword> p<162> s<151> l<7:43> el<7:44>
n<past> u<151> t<StringConst> p<162> s<161> l<7:44> el<7:48>
n<cnt> u<152> t<StringConst> p<153> l<7:49> el<7:52>
n<> u<153> t<Primary_literal> p<154> c<152> l<7:49> el<7:52>
n<> u<154> t<Primary> p<155> c<153> l<7:49> el<7:52>
n<> u<155> t<Expression> p<161> c<154> s<160> l<7:49> el<7:52>
n<2> u<156> t<IntConst> p<157> l<7:54> el<7:55>
n<> u<157> t<Primary_literal> p<158> c<156> l<7:54> el<7:55>
n<> u<158> t<Primary> p<159> c<157> l<7:54> el<7:55>
n<> u<159> t<Expression> p<160> c<158> l<7:54> el<7:55>
n<> u<160> t<Argument> p<161> c<159> l<7:54> el<7:55>
n<> u<161> t<List_of_arguments> p<162> c<155> l<7:49> el<7:55>
n<> u<162> t<Complex_func_call> p<163> c<150> l<7:43> el<7:56>
n<> u<163> t<Primary> p<164> c<162> l<7:43> el<7:56>
n<> u<164> t<Expression> p<170> c<163> s<169> l<7:43> el<7:56>
n<8'd2> u<165> t<IntConst> p<166> l<7:59> el<7:63>
n<> u<166> t<Primary_literal> p<167> c<165> l<7:59> el<7:63>
n<> u<167> t<Primary> p<168> c<166> l<7:59> el<7:63>
n<> u<168> t<Expression> p<170> c<167> l<7:59> el<7:63>
n<> u<169> t<BinOp_Plus> p<170> s<168> l<7:57> el<7:58>
n<> u<170> t<Expression> p<172> c<164> l<7:43> el<7:63>
n<> u<171> t<BinOp_Equiv> p<172> s<170> l<7:40> el<7:42>
n<> u<172> t<Expression> p<173> c<149> l<7:36> el<7:63>
n<> u<173> t<Expression_or_dist> p<174> c<172> l<7:36> el<7:63>
n<> u<174> t<Sequence_expr> p<175> c<173> l<7:36> el<7:63>
n<> u<175> t<Property_expr> p<177> c<174> l<7:36> el<7:63>
n<> u<176> t<NON_OVERLAP_IMPLY> p<177> s<175> l<7:32> el<7:35>
n<> u<177> t<Property_expr> p<178> c<145> l<7:18> el<7:63>
n<> u<178> t<Property_spec> p<181> c<177> s<180> l<7:18> el<7:63>
n<> u<179> t<Statement_or_null> p<180> l<7:64> el<7:65>
n<> u<180> t<Action_block> p<181> c<179> l<7:64> el<7:65>
n<> u<181> t<Assert_property_statement> p<182> c<178> l<7:1> el<7:65>
n<> u<182> t<Concurrent_assertion_statement> p<183> c<181> l<7:1> el<7:65>
n<> u<183> t<Concurrent_assertion_item> p<184> c<182> l<7:1> el<7:65>
n<> u<184> t<Assertion_item> p<185> c<183> l<7:1> el<7:65>
n<> u<185> t<Module_common_item> p<186> c<184> l<7:1> el<7:65>
n<> u<186> t<Module_or_generate_item> p<187> c<185> l<7:1> el<7:65>
n<> u<187> t<Non_port_module_item> p<188> c<186> l<7:1> el<7:65>
n<> u<188> t<Module_item> p<438> c<187> s<244> l<7:1> el<7:65>
n<up> u<189> t<StringConst> p<190> l<9:18> el<9:20>
n<> u<190> t<Primary_literal> p<191> c<189> l<9:18> el<9:20>
n<> u<191> t<Primary> p<192> c<190> l<9:18> el<9:20>
n<> u<192> t<Expression> p<193> c<191> l<9:18> el<9:20>
n<> u<193> t<Expression_or_dist> p<201> c<192> s<200> l<9:18> el<9:20>
n<2> u<194> t<IntConst> p<195> l<9:23> el<9:24>
n<> u<195> t<Primary_literal> p<196> c<194> l<9:23> el<9:24>
n<> u<196> t<Constant_primary> p<197> c<195> l<9:23> el<9:24>
n<> u<197> t<Constant_expression> p<198> c<196> l<9:23> el<9:24>
n<> u<198> t<Const_or_range_expression> p<199> c<197> l<9:23> el<9:24>
n<> u<199> t<Consecutive_repetition> p<200> c<198> l<9:21> el<9:25>
n<> u<200> t<Boolean_abbrev> p<201> c<199> l<9:21> el<9:25>
n<> u<201> t<Sequence_expr> p<233> c<193> s<232> l<9:18> el<9:25>
n<cnt> u<202> t<StringConst> p<203> l<9:30> el<9:33>
n<> u<203> t<Primary_literal> p<204> c<202> l<9:30> el<9:33>
n<> u<204> t<Primary> p<205> c<203> l<9:30> el<9:33>
n<> u<205> t<Expression> p<228> c<204> s<227> l<9:30> el<9:33>
n<> u<206> t<Dollar_keyword> p<218> s<207> l<9:37> el<9:38>
n<past> u<207> t<StringConst> p<218> s<217> l<9:38> el<9:42>
n<cnt> u<208> t<StringConst> p<209> l<9:43> el<9:46>
n<> u<209> t<Primary_literal> p<210> c<208> l<9:43> el<9:46>
n<> u<210> t<Primary> p<211> c<209> l<9:43> el<9:46>
n<> u<211> t<Expression> p<217> c<210> s<216> l<9:43> el<9:46>
n<2> u<212> t<IntConst> p<213> l<9:48> el<9:49>
n<> u<213> t<Primary_literal> p<214> c<212> l<9:48> el<9:49>
n<> u<214> t<Primary> p<215> c<213> l<9:48> el<9:49>
n<> u<215> t<Expression> p<216> c<214> l<9:48> el<9:49>
n<> u<216> t<Argument> p<217> c<215> l<9:48> el<9:49>
n<> u<217> t<List_of_arguments> p<218> c<211> l<9:43> el<9:49>
n<> u<218> t<Complex_func_call> p<219> c<206> l<9:37> el<9:50>
n<> u<219> t<Primary> p<220> c<218> l<9:37> el<9:50>
n<> u<220> t<Expression> p<226> c<219> s<225> l<9:37> el<9:50>
n<8'd2> u<221> t<IntConst> p<222> l<9:53> el<9:57>
n<> u<222> t<Primary_literal> p<223> c<221> l<9:53> el<9:57>
n<> u<223> t<Primary> p<224> c<222> l<9:53> el<9:57>
n<> u<224> t<Expression> p<226> c<223> l<9:53> el<9:57>
n<> u<225> t<BinOp_Plus> p<226> s<224> l<9:51> el<9:52>
n<> u<226> t<Expression> p<228> c<220> l<9:37> el<9:57>
n<> u<227> t<BinOp_Equiv> p<228> s<226> l<9:34> el<9:36>
n<> u<228> t<Expression> p<229> c<205> l<9:30> el<9:57>
n<> u<229> t<Expression_or_dist> p<230> c<228> l<9:30> el<9:57>
n<> u<230> t<Sequence_expr> p<231> c<229> l<9:30> el<9:57>
n<> u<231> t<Property_expr> p<233> c<230> l<9:30> el<9:57>
n<> u<232> t<NON_OVERLAP_IMPLY> p<233> s<231> l<9:26> el<9:29>
n<> u<233> t<Property_expr> p<234> c<201> l<9:18> el<9:57>
n<> u<234> t<Property_spec> p<237> c<233> s<236> l<9:18> el<9:57>
n<> u<235> t<Statement_or_null> p<236> l<9:58> el<9:59>
n<> u<236> t<Action_block> p<237> c<235> l<9:58> el<9:59>
n<> u<237> t<Assert_property_statement> p<238> c<234> l<9:1> el<9:59>
n<> u<238> t<Concurrent_assertion_statement> p<239> c<237> l<9:1> el<9:59>
n<> u<239> t<Concurrent_assertion_item> p<240> c<238> l<9:1> el<9:59>
n<> u<240> t<Assertion_item> p<241> c<239> l<9:1> el<9:59>
n<> u<241> t<Module_common_item> p<242> c<240> l<9:1> el<9:59>
n<> u<242> t<Module_or_generate_item> p<243> c<241> l<9:1> el<9:59>
n<> u<243> t<Non_port_module_item> p<244> c<242> l<9:1> el<9:59>
n<> u<244> t<Module_item> p<438> c<243> s<300> l<9:1> el<9:59>
n<up> u<245> t<StringConst> p<246> l<11:18> el<11:20>
n<> u<246> t<Primary_literal> p<247> c<245> l<11:18> el<11:20>
n<> u<247> t<Primary> p<248> c<246> l<11:18> el<11:20>
n<> u<248> t<Expression> p<249> c<247> l<11:18> el<11:20>
n<> u<249> t<Expression_or_dist> p<257> c<248> s<256> l<11:18> el<11:20>
n<n> u<250> t<StringConst> p<251> l<11:23> el<11:24>
n<> u<251> t<Primary_literal> p<252> c<250> l<11:23> el<11:24>
n<> u<252> t<Constant_primary> p<253> c<251> l<11:23> el<11:24>
n<> u<253> t<Constant_expression> p<254> c<252> l<11:23> el<11:24>
n<> u<254> t<Const_or_range_expression> p<255> c<253> l<11:23> el<11:24>
n<> u<255> t<Consecutive_repetition> p<256> c<254> l<11:21> el<11:25>
n<> u<256> t<Boolean_abbrev> p<257> c<255> l<11:21> el<11:25>
n<> u<257> t<Sequence_expr> p<289> c<249> s<288> l<11:18> el<11:25>
n<cnt> u<258> t<StringConst> p<259> l<11:30> el<11:33>
n<> u<259> t<Primary_literal> p<260> c<258> l<11:30> el<11:33>
n<> u<260> t<Primary> p<261> c<259> l<11:30> el<11:33>
n<> u<261> t<Expression> p<284> c<260> s<283> l<11:30> el<11:33>
n<> u<262> t<Dollar_keyword> p<274> s<263> l<11:37> el<11:38>
n<past> u<263> t<StringConst> p<274> s<273> l<11:38> el<11:42>
n<cnt> u<264> t<StringConst> p<265> l<11:43> el<11:46>
n<> u<265> t<Primary_literal> p<266> c<264> l<11:43> el<11:46>
n<> u<266> t<Primary> p<267> c<265> l<11:43> el<11:46>
n<> u<267> t<Expression> p<273> c<266> s<272> l<11:43> el<11:46>
n<2> u<268> t<IntConst> p<269> l<11:48> el<11:49>
n<> u<269> t<Primary_literal> p<270> c<268> l<11:48> el<11:49>
n<> u<270> t<Primary> p<271> c<269> l<11:48> el<11:49>
n<> u<271> t<Expression> p<272> c<270> l<11:48> el<11:49>
n<> u<272> t<Argument> p<273> c<271> l<11:48> el<11:49>
n<> u<273> t<List_of_arguments> p<274> c<267> l<11:43> el<11:49>
n<> u<274> t<Complex_func_call> p<275> c<262> l<11:37> el<11:50>
n<> u<275> t<Primary> p<276> c<274> l<11:37> el<11:50>
n<> u<276> t<Expression> p<282> c<275> s<281> l<11:37> el<11:50>
n<8'd2> u<277> t<IntConst> p<278> l<11:53> el<11:57>
n<> u<278> t<Primary_literal> p<279> c<277> l<11:53> el<11:57>
n<> u<279> t<Primary> p<280> c<278> l<11:53> el<11:57>
n<> u<280> t<Expression> p<282> c<279> l<11:53> el<11:57>
n<> u<281> t<BinOp_Plus> p<282> s<280> l<11:51> el<11:52>
n<> u<282> t<Expression> p<284> c<276> l<11:37> el<11:57>
n<> u<283> t<BinOp_Equiv> p<284> s<282> l<11:34> el<11:36>
n<> u<284> t<Expression> p<285> c<261> l<11:30> el<11:57>
n<> u<285> t<Expression_or_dist> p<286> c<284> l<11:30> el<11:57>
n<> u<286> t<Sequence_expr> p<287> c<285> l<11:30> el<11:57>
n<> u<287> t<Property_expr> p<289> c<286> l<11:30> el<11:57>
n<> u<288> t<NON_OVERLAP_IMPLY> p<289> s<287> l<11:26> el<11:29>
n<> u<289> t<Property_expr> p<290> c<257> l<11:18> el<11:57>
n<> u<290> t<Property_spec> p<293> c<289> s<292> l<11:18> el<11:57>
n<> u<291> t<Statement_or_null> p<292> l<11:58> el<11:59>
n<> u<292> t<Action_block> p<293> c<291> l<11:58> el<11:59>
n<> u<293> t<Assert_property_statement> p<294> c<290> l<11:1> el<11:59>
n<> u<294> t<Concurrent_assertion_statement> p<295> c<293> l<11:1> el<11:59>
n<> u<295> t<Concurrent_assertion_item> p<296> c<294> l<11:1> el<11:59>
n<> u<296> t<Assertion_item> p<297> c<295> l<11:1> el<11:59>
n<> u<297> t<Module_common_item> p<298> c<296> l<11:1> el<11:59>
n<> u<298> t<Module_or_generate_item> p<299> c<297> l<11:1> el<11:59>
n<> u<299> t<Non_port_module_item> p<300> c<298> l<11:1> el<11:59>
n<> u<300> t<Module_item> p<438> c<299> s<343> l<11:1> el<11:59>
n<a> u<301> t<StringConst> p<302> l<14:3> el<14:4>
n<> u<302> t<Primary_literal> p<303> c<301> l<14:3> el<14:4>
n<> u<303> t<Primary> p<304> c<302> l<14:3> el<14:4>
n<> u<304> t<Expression> p<305> c<303> l<14:3> el<14:4>
n<> u<305> t<Expression_or_dist> p<306> c<304> l<14:3> el<14:4>
n<> u<306> t<Sequence_expr> p<332> c<305> s<331> l<14:3> el<14:4>
n<b> u<307> t<StringConst> p<308> l<14:9> el<14:10>
n<> u<308> t<Primary_literal> p<309> c<307> l<14:9> el<14:10>
n<> u<309> t<Primary> p<310> c<308> l<14:9> el<14:10>
n<> u<310> t<Expression> p<311> c<309> l<14:9> el<14:10>
n<> u<311> t<Expression_or_dist> p<329> c<310> s<328> l<14:9> el<14:10>
n<c> u<312> t<StringConst> p<313> l<14:23> el<14:24>
n<> u<313> t<Primary_literal> p<314> c<312> l<14:23> el<14:24>
n<> u<314> t<Primary> p<315> c<313> l<14:23> el<14:24>
n<> u<315> t<Expression> p<316> c<314> l<14:23> el<14:24>
n<> u<316> t<Expression_or_dist> p<317> c<315> l<14:23> el<14:24>
n<> u<317> t<Sequence_expr> p<326> c<316> s<319> l<14:23> el<14:24>
n<##1> u<318> t<Pound_Pound_delay> p<319> l<14:25> el<14:28>
n<> u<319> t<Cycle_delay_range> p<326> c<318> s<325> l<14:25> el<14:28>
n<d> u<320> t<StringConst> p<321> l<14:29> el<14:30>
n<> u<321> t<Primary_literal> p<322> c<320> l<14:29> el<14:30>
n<> u<322> t<Primary> p<323> c<321> l<14:29> el<14:30>
n<> u<323> t<Expression> p<324> c<322> l<14:29> el<14:30>
n<> u<324> t<Expression_or_dist> p<325> c<323> l<14:29> el<14:30>
n<> u<325> t<Sequence_expr> p<326> c<324> l<14:29> el<14:30>
n<> u<326> t<Sequence_expr> p<327> c<317> l<14:23> el<14:30>
n<> u<327> t<Sequence_expr> p<329> c<326> l<14:22> el<14:31>
n<> u<328> t<Throughout> p<329> s<327> l<14:11> el<14:21>
n<> u<329> t<Sequence_expr> p<330> c<311> l<14:9> el<14:31>
n<> u<330> t<Property_expr> p<332> c<329> l<14:9> el<14:31>
n<> u<331> t<NON_OVERLAP_IMPLY> p<332> s<330> l<14:5> el<14:8>
n<> u<332> t<Property_expr> p<333> c<306> l<14:3> el<14:31>
n<> u<333> t<Property_spec> p<336> c<332> s<335> l<14:3> el<14:31>
n<> u<334> t<Statement_or_null> p<335> l<15:2> el<15:3>
n<> u<335> t<Action_block> p<336> c<334> l<15:2> el<15:3>
n<> u<336> t<Assert_property_statement> p<337> c<333> l<13:1> el<15:3>
n<> u<337> t<Concurrent_assertion_statement> p<338> c<336> l<13:1> el<15:3>
n<> u<338> t<Concurrent_assertion_item> p<339> c<337> l<13:1> el<15:3>
n<> u<339> t<Assertion_item> p<340> c<338> l<13:1> el<15:3>
n<> u<340> t<Module_common_item> p<341> c<339> l<13:1> el<15:3>
n<> u<341> t<Module_or_generate_item> p<342> c<340> l<13:1> el<15:3>
n<> u<342> t<Non_port_module_item> p<343> c<341> l<13:1> el<15:3>
n<> u<343> t<Module_item> p<438> c<342> s<408> l<13:1> el<15:3>
n<lock_req> u<344> t<StringConst> p<403> s<402> l<17:1> el<17:9>
n<> u<345> t<Edge_Posedge> p<350> s<349> l<18:15> el<18:22>
n<clk_i> u<346> t<StringConst> p<347> l<18:23> el<18:28>
n<> u<347> t<Primary_literal> p<348> c<346> l<18:23> el<18:28>
n<> u<348> t<Primary> p<349> c<347> l<18:23> el<18:28>
n<> u<349> t<Expression> p<350> c<348> l<18:23> el<18:28>
n<> u<350> t<Event_expression> p<351> c<345> l<18:15> el<18:28>
n<> u<351> t<Clocking_event> p<381> c<350> s<380> l<18:13> el<18:29>
n<LockIn> u<352> t<StringConst> p<353> l<18:30> el<18:36>
n<> u<353> t<Primary_literal> p<354> c<352> l<18:30> el<18:36>
n<> u<354> t<Primary> p<355> c<353> l<18:30> el<18:36>
n<> u<355> t<Expression> p<356> c<354> l<18:30> el<18:36>
n<> u<356> t<Expression_or_dist> p<357> c<355> l<18:30> el<18:36>
n<> u<357> t<Sequence_expr> p<380> c<356> s<379> l<18:30> el<18:36>
n<lock_d> u<358> t<StringConst> p<359> l<18:41> el<18:47>
n<> u<359> t<Primary_literal> p<360> c<358> l<18:41> el<18:47>
n<> u<360> t<Primary> p<361> c<359> l<18:41> el<18:47>
n<> u<361> t<Expression> p<362> c<360> l<18:41> el<18:47>
n<> u<362> t<Expression_or_dist> p<363> c<361> l<18:41> el<18:47>
n<> u<363> t<Sequence_expr> p<378> c<362> s<377> l<18:41> el<18:47>
n<req_tmp> u<364> t<StringConst> p<365> l<18:52> el<18:59>
n<> u<365> t<Primary_literal> p<366> c<364> l<18:52> el<18:59>
n<> u<366> t<Primary> p<367> c<365> l<18:52> el<18:59>
n<> u<367> t<Expression> p<373> c<366> s<372> l<18:52> el<18:59>
n<req_q> u<368> t<StringConst> p<369> l<18:63> el<18:68>
n<> u<369> t<Primary_literal> p<370> c<368> l<18:63> el<18:68>
n<> u<370> t<Primary> p<371> c<369> l<18:63> el<18:68>
n<> u<371> t<Expression> p<373> c<370> l<18:63> el<18:68>
n<> u<372> t<BinOp_Equiv> p<373> s<371> l<18:60> el<18:62>
n<> u<373> t<Expression> p<374> c<367> l<18:52> el<18:68>
n<> u<374> t<Expression_or_dist> p<375> c<373> l<18:52> el<18:68>
n<> u<375> t<Sequence_expr> p<376> c<374> l<18:52> el<18:68>
n<> u<376> t<Property_expr> p<378> c<375> l<18:52> el<18:68>
n<> u<377> t<NON_OVERLAP_IMPLY> p<378> s<376> l<18:48> el<18:51>
n<> u<378> t<Property_expr> p<380> c<363> l<18:41> el<18:68>
n<> u<379> t<OVERLAP_IMPLY> p<380> s<378> l<18:37> el<18:40>
n<> u<380> t<Property_expr> p<381> c<357> l<18:30> el<18:68>
n<> u<381> t<Property_spec> p<401> c<351> s<400> l<18:13> el<18:68>
n<> u<382> t<Dollar_keyword> p<394> s<383> l<19:20> el<19:21>
n<fatal> u<383> t<StringConst> p<394> s<393> l<19:21> el<19:26>
n<1> u<384> t<IntConst> p<385> l<19:28> el<19:29>
n<> u<385> t<Primary_literal> p<386> c<384> l<19:28> el<19:29>
n<> u<386> t<Primary> p<387> c<385> l<19:28> el<19:29>
n<> u<387> t<Expression> p<393> c<386> s<392> l<19:28> el<19:29>
n<"It is disallowed to deassert unserved request signals when LockIn is enabled."> u<388> t<StringLiteral> p<389> l<19:31> el<19:110>
n<> u<389> t<Primary_literal> p<390> c<388> l<19:31> el<19:110>
n<> u<390> t<Primary> p<391> c<389> l<19:31> el<19:110>
n<> u<391> t<Expression> p<392> c<390> l<19:31> el<19:110>
n<> u<392> t<Argument> p<393> c<391> l<19:31> el<19:110>
n<> u<393> t<List_of_arguments> p<394> c<387> l<19:28> el<19:110>
n<> u<394> t<Subroutine_call> p<395> c<382> l<19:20> el<19:111>
n<> u<395> t<Subroutine_call_statement> p<396> c<394> l<19:20> el<19:112>
n<> u<396> t<Statement_item> p<397> c<395> l<19:20> el<19:112>
n<> u<397> t<Statement> p<398> c<396> l<19:20> el<19:112>
n<> u<398> t<Statement_or_null> p<400> c<397> l<19:20> el<19:112>
n<> u<399> t<Else> p<400> s<398> l<19:15> el<19:19>
n<> u<400> t<Action_block> p<401> c<399> l<19:15> el<19:112>
n<> u<401> t<Assume_property_statement> p<402> c<381> l<17:11> el<19:112>
n<> u<402> t<Concurrent_assertion_statement> p<403> c<401> l<17:11> el<19:112>
n<> u<403> t<Concurrent_assertion_item> p<404> c<344> l<17:1> el<19:112>
n<> u<404> t<Assertion_item> p<405> c<403> l<17:1> el<19:112>
n<> u<405> t<Module_common_item> p<406> c<404> l<17:1> el<19:112>
n<> u<406> t<Module_or_generate_item> p<407> c<405> l<17:1> el<19:112>
n<> u<407> t<Non_port_module_item> p<408> c<406> l<17:1> el<19:112>
n<> u<408> t<Module_item> p<438> c<407> s<437> l<17:1> el<19:112>
n<b> u<409> t<StringConst> p<410> l<22:7> el<22:8>
n<> u<410> t<Primary_literal> p<411> c<409> l<22:7> el<22:8>
n<> u<411> t<Primary> p<412> c<410> l<22:7> el<22:8>
n<> u<412> t<Expression> p<413> c<411> l<22:7> el<22:8>
n<> u<413> t<Expression_or_dist> p<414> c<412> l<22:7> el<22:8>
n<> u<414> t<Sequence_expr> p<426> c<413> s<425> l<22:7> el<22:8>
n<##5> u<415> t<Pound_Pound_delay> p<416> l<22:13> el<22:16>
n<> u<416> t<Cycle_delay_range> p<423> c<415> s<422> l<22:13> el<22:16>
n<d> u<417> t<StringConst> p<418> l<22:17> el<22:18>
n<> u<418> t<Primary_literal> p<419> c<417> l<22:17> el<22:18>
n<> u<419> t<Primary> p<420> c<418> l<22:17> el<22:18>
n<> u<420> t<Expression> p<421> c<419> l<22:17> el<22:18>
n<> u<421> t<Expression_or_dist> p<422> c<420> l<22:17> el<22:18>
n<> u<422> t<Sequence_expr> p<423> c<421> l<22:17> el<22:18>
n<> u<423> t<Sequence_expr> p<424> c<416> l<22:13> el<22:18>
n<> u<424> t<Property_expr> p<426> c<423> l<22:13> el<22:18>
n<> u<425> t<NON_OVERLAP_IMPLY> p<426> s<424> l<22:9> el<22:12>
n<> u<426> t<Property_expr> p<427> c<414> l<22:7> el<22:18>
n<> u<427> t<Property_spec> p<430> c<426> s<429> l<22:7> el<22:18>
n<> u<428> t<Statement_or_null> p<429> l<23:2> el<23:3>
n<> u<429> t<Action_block> p<430> c<428> l<23:2> el<23:3>
n<> u<430> t<Assume_property_statement> p<431> c<427> l<21:1> el<23:3>
n<> u<431> t<Concurrent_assertion_statement> p<432> c<430> l<21:1> el<23:3>
n<> u<432> t<Concurrent_assertion_item> p<433> c<431> l<21:1> el<23:3>
n<> u<433> t<Assertion_item> p<434> c<432> l<21:1> el<23:3>
n<> u<434> t<Module_common_item> p<435> c<433> l<21:1> el<23:3>
n<> u<435> t<Module_or_generate_item> p<436> c<434> l<21:1> el<23:3>
n<> u<436> t<Non_port_module_item> p<437> c<435> l<21:1> el<23:3>
n<> u<437> t<Module_item> p<438> c<436> l<21:1> el<23:3>
n<> u<438> t<Module_declaration> p<439> c<5> l<1:1> el<26:10>
n<> u<439> t<Description> p<440> c<438> l<1:1> el<26:10>
n<> u<440> t<Source_text> p<441> c<439> l<1:1> el<26:10>
n<> u<441> t<Top_level_rule> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnitSVA/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnitSVA/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnitSVA/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:26:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiAssertion:
  \_assert_stmt: (work@top), line:3:1, endln:3:63, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:3:18, endln:3:61
      |vpiPropertyExpr:
      \_operation: , line:3:18, endln:3:29
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:3:18, endln:3:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (up), line:3:18, endln:3:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
              |vpiName:up
              |vpiNetType:1
          |vpiOperand:
          \_ref_obj: (up), line:3:27, endln:3:29
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:3:34, endln:3:61
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:3:34, endln:3:37
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
              |vpiName:cnt
              |vpiNetType:1
          |vpiOperand:
          \_operation: , line:3:41, endln:3:61
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:3:41, endln:3:54
              |vpiArgument:
              \_ref_obj: (cnt), line:3:47, endln:3:50, parent:$past
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:3:52, endln:3:53, parent:$past
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:3:57, endln:3:61
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:5:1, endln:5:61, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:5:18, endln:5:59
      |vpiPropertyExpr:
      \_operation: , line:5:18, endln:5:27
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:5:18, endln:5:20
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (up), line:5:18, endln:5:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:5:21, endln:5:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (up), line:5:25, endln:5:27
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:5:32, endln:5:59
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:5:32, endln:5:35
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:5:39, endln:5:59
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:5:39, endln:5:52
              |vpiArgument:
              \_ref_obj: (cnt), line:5:45, endln:5:48, parent:$past
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:5:50, endln:5:51, parent:$past
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:5:55, endln:5:59
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:7:1, endln:7:65, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:7:18, endln:7:63
      |vpiPropertyExpr:
      \_operation: , line:7:18, endln:7:31
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:7:18, endln:7:20
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (up), line:7:18, endln:7:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_range: 
            |vpiLeftRange:
            \_constant: , line:7:24, endln:7:25
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:7:26, endln:7:27
              |vpiDecompile:$
              |vpiSize:1
              |STRING:$
              |vpiConstType:10
          |vpiOperand:
          \_ref_obj: (up), line:7:29, endln:7:31
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:7:36, endln:7:63
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:7:36, endln:7:39
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:7:43, endln:7:63
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:7:43, endln:7:56
              |vpiArgument:
              \_ref_obj: (cnt), line:7:49, endln:7:52, parent:$past
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:7:54, endln:7:55, parent:$past
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:7:59, endln:7:63
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:9:1, endln:9:59, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:9:18, endln:9:57
      |vpiPropertyExpr:
      \_operation: , line:9:18, endln:9:25
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:9:18, endln:9:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (up), line:9:18, endln:9:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:9:23, endln:9:24
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:9:30, endln:9:57
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:9:30, endln:9:33
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:9:37, endln:9:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:9:37, endln:9:50
              |vpiArgument:
              \_ref_obj: (cnt), line:9:43, endln:9:46, parent:$past
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:9:48, endln:9:49, parent:$past
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:9:53, endln:9:57
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:11:1, endln:11:59, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:11:18, endln:11:57
      |vpiPropertyExpr:
      \_operation: , line:11:18, endln:11:25
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:11:18, endln:11:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (up), line:11:18, endln:11:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (n), line:11:23, endln:11:24
            |vpiName:n
            |vpiActual:
            \_logic_net: (n)
              |vpiName:n
              |vpiNetType:1
        |vpiOperand:
        \_operation: , line:11:30, endln:11:57
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:11:30, endln:11:33
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:11:37, endln:11:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:11:37, endln:11:50
              |vpiArgument:
              \_ref_obj: (cnt), line:11:43, endln:11:46, parent:$past
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:11:48, endln:11:49, parent:$past
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:11:53, endln:11:57
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:13:1, endln:15:3, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:14:3, endln:14:31
      |vpiPropertyExpr:
      \_operation: , line:14:3, endln:14:4
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (a), line:14:3, endln:14:4
          |vpiName:a
          |vpiActual:
          \_logic_net: (a)
            |vpiName:a
            |vpiNetType:1
        |vpiOperand:
        \_operation: , line:14:9, endln:14:10
          |vpiOpType:57
          |vpiOperand:
          \_ref_obj: (b), line:14:9, endln:14:10
            |vpiName:b
            |vpiActual:
            \_logic_net: (b)
              |vpiName:b
              |vpiNetType:1
          |vpiOperand:
          \_operation: , line:14:23, endln:14:24
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (c), line:14:23, endln:14:24
              |vpiName:c
              |vpiActual:
              \_logic_net: (c)
                |vpiName:c
                |vpiNetType:1
            |vpiOperand:
            \_constant: , line:14:25, endln:14:28
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (d), line:14:29, endln:14:30
              |vpiName:d
              |vpiActual:
              \_logic_net: (d)
                |vpiName:d
                |vpiNetType:1
  |vpiAssertion:
  \_assume: (work@top.lock_req), line:17:1, endln:19:112, parent:work@top
    |vpiName:lock_req
    |vpiFullName:work@top.lock_req
    |vpiStmt:
    \_sys_func_call: ($fatal), line:19:20, endln:19:111
      |vpiArgument:
      \_constant: , line:19:28, endln:19:29, parent:$fatal
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiArgument:
      \_constant: , line:19:31, endln:19:110, parent:$fatal
        |vpiDecompile:It is disallowed to deassert unserved request signals when LockIn is enabled.
        |vpiSize:77
        |STRING:It is disallowed to deassert unserved request signals when LockIn is enabled.
        |vpiConstType:6
      |vpiName:$fatal
    |vpiProperty:
    \_property_spec: , line:18:13, endln:18:68
      |vpiClockingEvent:
      \_operation: , line:18:15, endln:18:28
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk_i), line:18:23, endln:18:28
          |vpiName:clk_i
          |vpiActual:
          \_logic_net: (clk_i)
            |vpiName:clk_i
            |vpiNetType:1
      |vpiPropertyExpr:
      \_operation: , line:18:30, endln:18:36
        |vpiOpType:52
        |vpiOperand:
        \_ref_obj: (LockIn), line:18:30, endln:18:36
          |vpiName:LockIn
          |vpiActual:
          \_logic_net: (LockIn)
            |vpiName:LockIn
            |vpiNetType:1
        |vpiOperand:
        \_operation: , line:18:41, endln:18:47
          |vpiOpType:51
          |vpiOperand:
          \_ref_obj: (lock_d), line:18:41, endln:18:47
            |vpiName:lock_d
            |vpiActual:
            \_logic_net: (lock_d)
              |vpiName:lock_d
              |vpiNetType:1
          |vpiOperand:
          \_operation: , line:18:52, endln:18:68
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (req_tmp), line:18:52, endln:18:59
              |vpiName:req_tmp
              |vpiActual:
              \_logic_net: (req_tmp)
                |vpiName:req_tmp
                |vpiNetType:1
            |vpiOperand:
            \_ref_obj: (req_q), line:18:63, endln:18:68
              |vpiName:req_q
              |vpiActual:
              \_logic_net: (req_q)
                |vpiName:req_q
                |vpiNetType:1
  |vpiAssertion:
  \_assume: (work@top), line:21:1, endln:23:3, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:22:7, endln:22:18
      |vpiPropertyExpr:
      \_operation: , line:22:7, endln:22:8
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (b), line:22:7, endln:22:8
          |vpiName:b
          |vpiActual:
          \_logic_net: (b)
        |vpiOperand:
        \_operation: , line:22:13, endln:22:16
          |vpiOpType:53
          |vpiOperand:
          \_constant: , line:22:13, endln:22:16
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (d), line:22:17, endln:22:18
            |vpiName:d
            |vpiActual:
            \_logic_net: (d)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:26:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (up)
  |vpiNet:
  \_logic_net: (cnt)
  |vpiNet:
  \_logic_net: (n)
  |vpiNet:
  \_logic_net: (a)
  |vpiNet:
  \_logic_net: (b)
  |vpiNet:
  \_logic_net: (c)
  |vpiNet:
  \_logic_net: (d)
  |vpiNet:
  \_logic_net: (clk_i)
  |vpiNet:
  \_logic_net: (LockIn)
  |vpiNet:
  \_logic_net: (lock_d)
  |vpiNet:
  \_logic_net: (req_tmp)
  |vpiNet:
  \_logic_net: (req_q)
  |vpiAssertion:
  \_assert_stmt: (work@top), line:3:1, endln:3:63, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:3:18, endln:3:61, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:3:18, endln:3:29
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:3:18, endln:3:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (work@top.up), line:3:18, endln:3:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (work@top.up), line:3:27, endln:3:29
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:3:34, endln:3:61
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:3:34, endln:3:37
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:3:41, endln:3:61
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:3:41, endln:3:54
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:3:47, endln:3:50, parent:$past
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:3:52, endln:3:53, parent:$past
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:3:57, endln:3:61
  |vpiAssertion:
  \_assert_stmt: (work@top), line:5:1, endln:5:61, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:5:18, endln:5:59, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:5:18, endln:5:27
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:5:18, endln:5:20
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (work@top.up), line:5:18, endln:5:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:5:21, endln:5:24
          |vpiOperand:
          \_ref_obj: (work@top.up), line:5:25, endln:5:27
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:5:32, endln:5:59
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:5:32, endln:5:35
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:5:39, endln:5:59
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:5:39, endln:5:52
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:5:45, endln:5:48, parent:$past
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:5:50, endln:5:51, parent:$past
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:5:55, endln:5:59
  |vpiAssertion:
  \_assert_stmt: (work@top), line:7:1, endln:7:65, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:7:18, endln:7:63, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:7:18, endln:7:31
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:7:18, endln:7:20
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (work@top.up), line:7:18, endln:7:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_range: 
            |vpiLeftRange:
            \_constant: , line:7:24, endln:7:25
            |vpiRightRange:
            \_constant: , line:7:26, endln:7:27
          |vpiOperand:
          \_ref_obj: (work@top.up), line:7:29, endln:7:31
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:7:36, endln:7:63
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:7:36, endln:7:39
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:7:43, endln:7:63
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:7:43, endln:7:56
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:7:49, endln:7:52, parent:$past
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:7:54, endln:7:55, parent:$past
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:7:59, endln:7:63
  |vpiAssertion:
  \_assert_stmt: (work@top), line:9:1, endln:9:59, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:9:18, endln:9:57, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:9:18, endln:9:25
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:9:18, endln:9:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (work@top.up), line:9:18, endln:9:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:9:23, endln:9:24
        |vpiOperand:
        \_operation: , line:9:30, endln:9:57
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:9:30, endln:9:33
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:9:37, endln:9:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:9:37, endln:9:50
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:9:43, endln:9:46, parent:$past
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:9:48, endln:9:49, parent:$past
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:9:53, endln:9:57
  |vpiAssertion:
  \_assert_stmt: (work@top), line:11:1, endln:11:59, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:11:18, endln:11:57, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:11:18, endln:11:25
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:11:18, endln:11:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (work@top.up), line:11:18, endln:11:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (work@top.n), line:11:23, endln:11:24
            |vpiName:n
            |vpiFullName:work@top.n
            |vpiActual:
            \_logic_net: (n)
        |vpiOperand:
        \_operation: , line:11:30, endln:11:57
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:11:30, endln:11:33
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:11:37, endln:11:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:11:37, endln:11:50
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:11:43, endln:11:46, parent:$past
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:11:48, endln:11:49, parent:$past
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:11:53, endln:11:57
  |vpiAssertion:
  \_assert_stmt: (work@top), line:13:1, endln:15:3, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:14:3, endln:14:31, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:14:3, endln:14:4
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (work@top.a), line:14:3, endln:14:4
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_net: (a)
        |vpiOperand:
        \_operation: , line:14:9, endln:14:10
          |vpiOpType:57
          |vpiOperand:
          \_ref_obj: (work@top.b), line:14:9, endln:14:10
            |vpiName:b
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_net: (b)
          |vpiOperand:
          \_operation: , line:14:23, endln:14:24
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (work@top.c), line:14:23, endln:14:24
              |vpiName:c
              |vpiFullName:work@top.c
              |vpiActual:
              \_logic_net: (c)
            |vpiOperand:
            \_constant: , line:14:25, endln:14:28
            |vpiOperand:
            \_ref_obj: (work@top.d), line:14:29, endln:14:30
              |vpiName:d
              |vpiFullName:work@top.d
              |vpiActual:
              \_logic_net: (d)
  |vpiAssertion:
  \_assume: (work@top.lock_req), line:17:1, endln:19:112, parent:work@top
    |vpiName:lock_req
    |vpiFullName:work@top.lock_req
    |vpiStmt:
    \_sys_func_call: ($fatal), line:19:20, endln:19:111, parent:work@top.lock_req
      |vpiArgument:
      \_constant: , line:19:28, endln:19:29, parent:$fatal
      |vpiArgument:
      \_constant: , line:19:31, endln:19:110, parent:$fatal
      |vpiName:$fatal
    |vpiProperty:
    \_property_spec: , line:18:13, endln:18:68, parent:work@top.lock_req
      |vpiClockingEvent:
      \_operation: , line:18:15, endln:18:28
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.lock_req.clk_i), line:18:23, endln:18:28
          |vpiName:clk_i
          |vpiFullName:work@top.lock_req.clk_i
          |vpiActual:
          \_logic_net: (clk_i)
      |vpiPropertyExpr:
      \_operation: , line:18:30, endln:18:36
        |vpiOpType:52
        |vpiOperand:
        \_ref_obj: (work@top.lock_req.LockIn), line:18:30, endln:18:36
          |vpiName:LockIn
          |vpiFullName:work@top.lock_req.LockIn
          |vpiActual:
          \_logic_net: (LockIn)
        |vpiOperand:
        \_operation: , line:18:41, endln:18:47
          |vpiOpType:51
          |vpiOperand:
          \_ref_obj: (work@top.lock_req.lock_d), line:18:41, endln:18:47
            |vpiName:lock_d
            |vpiFullName:work@top.lock_req.lock_d
            |vpiActual:
            \_logic_net: (lock_d)
          |vpiOperand:
          \_operation: , line:18:52, endln:18:68
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.lock_req.req_tmp), line:18:52, endln:18:59
              |vpiName:req_tmp
              |vpiFullName:work@top.lock_req.req_tmp
              |vpiActual:
              \_logic_net: (req_tmp)
            |vpiOperand:
            \_ref_obj: (work@top.lock_req.req_q), line:18:63, endln:18:68
              |vpiName:req_q
              |vpiFullName:work@top.lock_req.req_q
              |vpiActual:
              \_logic_net: (req_q)
  |vpiAssertion:
  \_assume: (work@top), line:21:1, endln:23:3, parent:work@top
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:22:7, endln:22:18, parent:work@top
      |vpiPropertyExpr:
      \_operation: , line:22:7, endln:22:8
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (work@top.b), line:22:7, endln:22:8
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiActual:
          \_logic_net: (b)
        |vpiOperand:
        \_operation: , line:22:13, endln:22:16
          |vpiOpType:53
          |vpiOperand:
          \_constant: , line:22:13, endln:22:16
          |vpiOperand:
          \_ref_obj: (work@top.d), line:22:17, endln:22:18
            |vpiName:d
            |vpiFullName:work@top.d
            |vpiActual:
            \_logic_net: (d)
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnitSVA/dut.sv | ${SURELOG_DIR}/build/regression/UnitSVA/roundtrip/dut_000.sv | 14 | 26 | 

