\hypertarget{group___d_m_a___data__transfer__direction}{}\doxysection{DMA Data transfer direction}
\label{group___d_m_a___data__transfer__direction}\index{DMA Data transfer direction@{DMA Data transfer direction}}


DMA data transfer direction.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___data__transfer__direction_gacb2cbf03ecae6804ae4a6f60a3e37c12}{DMA\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a___data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}{DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___d_m_a___data__transfer__direction_ga0695035d725855ccf64d2d8452a33810}{DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA data transfer direction. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___data__transfer__direction_ga0695035d725855ccf64d2d8452a33810}\label{group___d_m_a___data__transfer__direction_ga0695035d725855ccf64d2d8452a33810}} 
\index{DMA Data transfer direction@{DMA Data transfer direction}!DMA\_MEMORY\_TO\_MEMORY@{DMA\_MEMORY\_TO\_MEMORY}}
\index{DMA\_MEMORY\_TO\_MEMORY@{DMA\_MEMORY\_TO\_MEMORY}!DMA Data transfer direction@{DMA Data transfer direction}}
\doxysubsubsection{\texorpdfstring{DMA\_MEMORY\_TO\_MEMORY}{DMA\_MEMORY\_TO\_MEMORY}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}})}

Memory to memory direction ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00464}{464}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}\label{group___d_m_a___data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}} 
\index{DMA Data transfer direction@{DMA Data transfer direction}!DMA\_MEMORY\_TO\_PERIPH@{DMA\_MEMORY\_TO\_PERIPH}}
\index{DMA\_MEMORY\_TO\_PERIPH@{DMA\_MEMORY\_TO\_PERIPH}!DMA Data transfer direction@{DMA Data transfer direction}}
\doxysubsubsection{\texorpdfstring{DMA\_MEMORY\_TO\_PERIPH}{DMA\_MEMORY\_TO\_PERIPH}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}})}

Memory to peripheral direction 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00463}{463}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___data__transfer__direction_gacb2cbf03ecae6804ae4a6f60a3e37c12}\label{group___d_m_a___data__transfer__direction_gacb2cbf03ecae6804ae4a6f60a3e37c12}} 
\index{DMA Data transfer direction@{DMA Data transfer direction}!DMA\_PERIPH\_TO\_MEMORY@{DMA\_PERIPH\_TO\_MEMORY}}
\index{DMA\_PERIPH\_TO\_MEMORY@{DMA\_PERIPH\_TO\_MEMORY}!DMA Data transfer direction@{DMA Data transfer direction}}
\doxysubsubsection{\texorpdfstring{DMA\_PERIPH\_TO\_MEMORY}{DMA\_PERIPH\_TO\_MEMORY}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY~((uint32\+\_\+t)0x00000000U)}

Peripheral to memory direction 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00462}{462}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

