

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:57:44 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.271 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_s_fu_283  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_290  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_297  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_304  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_311  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_318  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_325  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_332  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_339  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_346  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_353  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_360  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_367  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_374  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_381  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_388  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_395  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 8 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i14 %p_Val2_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 11 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i14 %p_Val2_1 to i22" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i14 %p_Val2_s to i22" [firmware/myproject.cpp:52]   --->   Operation 16 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i22 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 17 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i224.i32.i32(i224 %x_V_read, i32 42, i32 54)" [firmware/myproject.cpp:51]   --->   Operation 18 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.82ns)   --->   "%ret_V_40 = add i22 -72448, %mul_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_40' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_40, i32 8, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 20 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_11 = sext i14 %p_Val2_1 to i28" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i14 %p_Val2_1 to i15" [firmware/myproject.cpp:52]   --->   Operation 22 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%sub_ln1193 = sub i15 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 23 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%sext_ln1193_1 = sext i15 %sub_ln1193 to i23" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_17)   --->   "%ret_V_41 = mul i23 163, %sext_ln1193_1" [firmware/myproject.cpp:52]   --->   Operation 25 'mul' 'ret_V_41' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_17 = add i23 65536, %ret_V_41" [firmware/myproject.cpp:52]   --->   Operation 26 'add' 'ret_V_17' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i28 %r_V_11, %r_V_11" [firmware/myproject.cpp:53]   --->   Operation 27 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln703_1 = mul i22 238, %sext_ln727" [firmware/myproject.cpp:54]   --->   Operation 28 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i22 65536, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 29 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i14 %p_Val2_2 to i22" [firmware/myproject.cpp:53]   --->   Operation 30 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_1, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 31 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1193 = mul i22 -159, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 32 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i22 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 33 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_32, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_3 = sext i14 %p_Val2_4 to i28" [firmware/myproject.cpp:50]   --->   Operation 35 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i28 %r_V_3, %r_V_3" [firmware/myproject.cpp:50]   --->   Operation 36 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i22 199, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 37 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_5, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 38 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.82ns)   --->   "%add_ln1192_8 = add i22 %mul_ln1192_6, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 39 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_2, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 40 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i22 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 41 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_37 = add i22 -101888, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 42 'add' 'ret_V_37' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_37, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 43 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_7, i9 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.82ns)   --->   "%add_ln1192_7 = add i22 -13568, %trunc_ln1" [firmware/myproject.cpp:51]   --->   Operation 45 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 46 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.97ns)   --->   "%p_7 = call fastcc i9 @"operator()"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 47 'call' 'p_7' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i23 %ret_V_17 to i46" [firmware/myproject.cpp:52]   --->   Operation 48 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.56ns)   --->   "%mul_ln1118 = mul i46 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 49 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.56> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.76ns)   --->   "%add_ln703 = add i14 -179, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 50 'add' 'add_ln703' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i28 %r_V_12 to i30" [firmware/myproject.cpp:53]   --->   Operation 51 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i30 840, %sext_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 52 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i22 840, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln700_3, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i30 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 55 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i22 1680, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 56 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln728_4, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 57 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_43 = add i30 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 58 'add' 'ret_V_43' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_43, i32 16, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 59 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln703_1 = add i14 %p_Val2_5, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 60 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i22 -111104, %trunc_ln1" [firmware/myproject.cpp:54]   --->   Operation 61 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i22 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 62 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_28, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 63 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %ret_V_27 to i44" [firmware/myproject.cpp:54]   --->   Operation 64 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.51ns)   --->   "%mul_ln1118_5 = mul i44 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 65 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.49ns) (grouped into DSP with root node ret_V_48)   --->   "%mul_ln1192_8 = mul i22 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 66 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_48 = add i22 -33792, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 67 'add' 'ret_V_48' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_48, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 68 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 69 [2/2] (3.97ns)   --->   "%p_s = call fastcc i9 @"operator()"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 69 'call' 'p_s' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %p_Val2_s to i30" [firmware/myproject.cpp:50]   --->   Operation 70 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i28 %r_V_4 to i30" [firmware/myproject.cpp:50]   --->   Operation 71 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i30 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 72 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i14.i16(i14 %p_Val2_5, i16 0)" [firmware/myproject.cpp:50]   --->   Operation 73 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.86ns)   --->   "%ret_V_33 = add i30 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 74 'add' 'ret_V_33' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_33, i32 16, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 75 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %p_Val2_5 to i22" [firmware/myproject.cpp:50]   --->   Operation 76 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i22 -199, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 77 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i22 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 78 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.82ns)   --->   "%ret_V_35 = add i22 50432, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 79 'add' 'ret_V_35' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_35, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 80 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.97ns)   --->   "%p_Val2_s_24 = call fastcc i9 @"operator()"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 81 'call' 'p_Val2_s_24' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %p_Val2_5 to i23" [firmware/myproject.cpp:51]   --->   Operation 82 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_19 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %p_Val2_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 83 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i17 %r_V_19 to i20" [firmware/myproject.cpp:51]   --->   Operation 84 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.97ns)   --->   "%p_5 = call fastcc i9 @"operator()"(i14 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_5' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [2/2] (3.97ns)   --->   "%p_6 = call fastcc i9 @"operator()"(i14 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'p_6' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %p_Val2_1 to i21" [firmware/myproject.cpp:52]   --->   Operation 87 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i23 137, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 88 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %p_Val2_5, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %shl_ln to i20" [firmware/myproject.cpp:52]   --->   Operation 90 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_20 = sub i20 %sext_ln1118_5, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 91 'sub' 'r_V_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i9 @"operator()"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 92 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %p_7, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 93 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %tmp_9 to i15" [firmware/myproject.cpp:52]   --->   Operation 94 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i12 %tmp_s to i15" [firmware/myproject.cpp:52]   --->   Operation 96 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.76ns)   --->   "%r_V_21 = sub i15 %sext_ln1118_6, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 97 'sub' 'r_V_21' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %r_V_21 to i20" [firmware/myproject.cpp:52]   --->   Operation 98 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i20 %r_V_20, %sext_ln1118_8" [firmware/myproject.cpp:52]   --->   Operation 99 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i21 -70, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 100 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (3.75ns)   --->   "%r_V_22 = mul i46 627, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 101 'mul' 'r_V_22' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %r_V_22, i32 32, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 102 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (3.97ns)   --->   "%p_9 = call fastcc i9 @"operator()"(i14 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 103 'call' 'p_9' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [2/2] (3.97ns)   --->   "%p_1 = call fastcc i9 @"operator()"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 104 'call' 'p_1' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i14 %p_Val2_5 to i15" [firmware/myproject.cpp:53]   --->   Operation 105 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.76ns)   --->   "%ret_V_44 = add nsw i15 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 106 'add' 'ret_V_44' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [2/2] (3.97ns)   --->   "%p_Val2_27 = call fastcc i9 @"operator()"(i14 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 107 'call' 'p_Val2_27' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %p_Val2_5, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 108 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i20 %shl_ln1118_3 to i21" [firmware/myproject.cpp:54]   --->   Operation 109 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %p_Val2_5, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 110 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %shl_ln1118_4 to i21" [firmware/myproject.cpp:54]   --->   Operation 111 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.80ns)   --->   "%r_V_24 = sub i21 %sext_ln1118_13, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 112 'sub' 'r_V_24' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %r_V_24, i32 8, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 113 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (3.97ns)   --->   "%p_2 = call fastcc i9 @"operator()"(i14 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 114 'call' 'p_2' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i44 %mul_ln1118_5 to i46" [firmware/myproject.cpp:54]   --->   Operation 115 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.68ns)   --->   "%r_V_27 = mul i46 1175, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 116 'mul' 'r_V_27' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %r_V_27, i32 32, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 117 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (3.97ns)   --->   "%p_Val2_38 = call fastcc i9 @"operator()"(i14 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 118 'call' 'p_Val2_38' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln703_2 = add i14 377, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 119 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/myproject.cpp:50]   --->   Operation 120 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i15 -236, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 121 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i15 %ret_V to i30" [firmware/myproject.cpp:50]   --->   Operation 122 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i30 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 123 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i30 %r_V_1 to i33" [firmware/myproject.cpp:50]   --->   Operation 124 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i30 %r_V_1 to i28" [firmware/myproject.cpp:50]   --->   Operation 125 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl = call i33 @_ssdm_op_BitConcatenate.i33.i28.i5(i28 %trunc_ln1193, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 126 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193_1 = sub i33 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 127 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i33 7274496, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 128 'add' 'ret_V_2' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/2] (1.15ns)   --->   "%p_s = call fastcc i9 @"operator()"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 129 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i9 %p_s to i18" [firmware/myproject.cpp:50]   --->   Operation 130 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.49ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_18 = mul i18 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 131 'mul' 'r_V_18' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_4 = add i18 -8448, %r_V_18" [firmware/myproject.cpp:50]   --->   Operation 132 'add' 'ret_V_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [2/2] (3.97ns)   --->   "%p_Val2_7 = call fastcc i9 @"operator()"(i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 133 'call' 'p_Val2_7' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [2/2] (3.97ns)   --->   "%p_Val2_10 = call fastcc i9 @"operator()"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 134 'call' 'p_Val2_10' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [2/2] (3.97ns)   --->   "%p_Val2_12 = call fastcc i9 @"operator()"(i14 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 135 'call' 'p_Val2_12' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [1/2] (1.15ns)   --->   "%p_Val2_s_24 = call fastcc i9 @"operator()"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 136 'call' 'p_Val2_s_24' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i9 @"operator()"(i14 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 137 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i9 %p_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 138 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln703 = mul i17 77, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 139 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into DSP with root node ret_V_38)   --->   "%sext_ln703_4 = sext i17 %mul_ln703 to i18" [firmware/myproject.cpp:51]   --->   Operation 140 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i17 %r_V_19 to i18" [firmware/myproject.cpp:51]   --->   Operation 141 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i18 %sext_ln1192_5, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 142 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i9 @"operator()"(i14 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 143 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i23 %r_V_7 to i38" [firmware/myproject.cpp:52]   --->   Operation 144 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i20 %add_ln1192_12 to i38" [firmware/myproject.cpp:52]   --->   Operation 145 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (2.56ns)   --->   "%mul_ln1192_5 = mul i38 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 146 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.56> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i37 @_ssdm_op_BitConcatenate.i37.i21.i16(i21 %mul_ln728, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 147 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i37 %lhs_V_4 to i38" [firmware/myproject.cpp:52]   --->   Operation 148 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.94ns)   --->   "%sub_ln1192_1 = sub i38 %sext_ln1192_11, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 149 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i22 141, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 150 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i38 @_ssdm_op_BitConcatenate.i38.i22.i16(i22 %mul_ln728_1, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 151 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i38 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 152 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i9 %p_6 to i18" [firmware/myproject.cpp:52]   --->   Operation 153 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.46ns)   --->   "%mul_ln728_2 = mul i18 138, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 154 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_4 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %mul_ln728_2, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 155 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i34 %tmp_4 to i38" [firmware/myproject.cpp:52]   --->   Operation 156 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i38 %add_ln1192_16, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 157 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [2/2] (3.97ns)   --->   "%p_8 = call fastcc i9 @"operator()"(i14 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 158 'call' 'p_8' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 159 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i9 @"operator()"(i14 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 159 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i9 %p_9 to i10" [firmware/myproject.cpp:53]   --->   Operation 160 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i9 @"operator()"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 161 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i9 %p_1 to i10" [firmware/myproject.cpp:53]   --->   Operation 162 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%add_ln1192_22 = add i10 %sext_ln1116_5, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 163 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%sext_ln1192_17 = sext i10 %add_ln1192_22 to i16" [firmware/myproject.cpp:53]   --->   Operation 164 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.49ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1192_11 = mul i16 45, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 165 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_20 = add i16 -1280, %mul_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 166 'add' 'ret_V_20' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%r_V_23 = mul i18 %sext_ln1118_9, %sext_ln1118_9" [firmware/myproject.cpp:53]   --->   Operation 167 'mul' 'r_V_23' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%sext_ln1118_12 = sext i18 %r_V_23 to i24" [firmware/myproject.cpp:53]   --->   Operation 168 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %ret_V_44, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 169 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i23 %lhs_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 170 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i24 %sext_ln1118_12, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 171 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/2] (1.15ns)   --->   "%p_Val2_27 = call fastcc i9 @"operator()"(i14 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 172 'call' 'p_Val2_27' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln708_10 to i14" [firmware/myproject.cpp:54]   --->   Operation 173 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [2/2] (3.97ns)   --->   "%p_Val2_32 = call fastcc i9 @"operator()"(i14 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 174 'call' 'p_Val2_32' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 175 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i9 @"operator()"(i14 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 175 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [2/2] (3.97ns)   --->   "%p_Val2_36 = call fastcc i9 @"operator()"(i14 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 176 'call' 'p_Val2_36' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 177 [1/2] (1.15ns)   --->   "%p_Val2_38 = call fastcc i9 @"operator()"(i14 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 177 'call' 'p_Val2_38' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 178 [2/2] (3.97ns)   --->   "%p_0 = call fastcc i9 @"operator()"(i14 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 178 'call' 'p_0' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i33 %ret_V_2 to i50" [firmware/myproject.cpp:50]   --->   Operation 179 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i18 %ret_V_4 to i50" [firmware/myproject.cpp:50]   --->   Operation 180 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (3.14ns)   --->   "%mul_ln700 = mul i50 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 181 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/2] (1.15ns)   --->   "%p_Val2_7 = call fastcc i9 @"operator()"(i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 182 'call' 'p_Val2_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i14 %p_Val2_4 to i15" [firmware/myproject.cpp:50]   --->   Operation 183 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i9 %p_Val2_7 to i15" [firmware/myproject.cpp:50]   --->   Operation 184 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_34 = sub i15 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 185 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i15 1001, %ret_V_34" [firmware/myproject.cpp:50]   --->   Operation 186 'add' 'add_ln1192' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/2] (1.15ns)   --->   "%p_Val2_10 = call fastcc i9 @"operator()"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 187 'call' 'p_Val2_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 188 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i9 @"operator()"(i14 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 188 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_12 to i11" [firmware/myproject.cpp:51]   --->   Operation 189 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node r_V_5)   --->   "%ret_V_9 = add i11 -352, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 190 'add' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_s_24 to i10" [firmware/myproject.cpp:51]   --->   Operation 191 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.71ns)   --->   "%ret_V_11 = add i10 -237, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 192 'add' 'ret_V_11' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node r_V_5)   --->   "%sext_ln1116_2 = sext i11 %ret_V_9 to i21" [firmware/myproject.cpp:51]   --->   Operation 193 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i10 %ret_V_11 to i21" [firmware/myproject.cpp:51]   --->   Operation 194 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i21 %sext_ln1116_2, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 195 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i9 @"operator()"(i14 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 196 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i9 %p_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 197 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (1.46ns)   --->   "%mul_ln728_3 = mul i18 138, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 198 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_5 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %mul_ln728_3, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 199 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i34 %tmp_5 to i38" [firmware/myproject.cpp:52]   --->   Operation 200 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i38 %add_ln1192_17, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 201 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_42 = add i38 -2818572288, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 202 'add' 'ret_V_42' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_42, i32 24, i32 37)" [firmware/myproject.cpp:52]   --->   Operation 203 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %p_Val2_27, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 204 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i17 %tmp_1 to i24" [firmware/myproject.cpp:53]   --->   Operation 205 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_46 = add i24 %ret_V_45, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 206 'add' 'ret_V_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_24 = add i24 -243712, %ret_V_46" [firmware/myproject.cpp:53]   --->   Operation 207 'add' 'ret_V_24' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i16 %ret_V_20 to i38" [firmware/myproject.cpp:53]   --->   Operation 208 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i24 %ret_V_24 to i38" [firmware/myproject.cpp:53]   --->   Operation 209 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln1192_7 = mul i38 %sext_ln1192_12, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 210 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i38 -4076863488, %mul_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 211 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_47, i32 24, i32 37)" [firmware/myproject.cpp:53]   --->   Operation 212 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/2] (1.15ns)   --->   "%p_Val2_32 = call fastcc i9 @"operator()"(i14 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 213 'call' 'p_Val2_32' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 214 [1/2] (1.15ns)   --->   "%p_Val2_36 = call fastcc i9 @"operator()"(i14 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 214 'call' 'p_Val2_36' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i9 %p_Val2_36 to i10" [firmware/myproject.cpp:54]   --->   Operation 215 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i9 %p_Val2_38 to i10" [firmware/myproject.cpp:54]   --->   Operation 216 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.71ns)   --->   "%ret_V_49 = sub i10 %sext_ln703_6, %sext_ln703_7" [firmware/myproject.cpp:54]   --->   Operation 217 'sub' 'ret_V_49' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i9 @"operator()"(i14 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 218 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i50 %mul_ln700 to i54" [firmware/myproject.cpp:50]   --->   Operation 219 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i15 %add_ln1192 to i54" [firmware/myproject.cpp:50]   --->   Operation 220 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (3.73ns)   --->   "%mul_ln700_1 = mul i54 %sext_ln700_2, %sext_ln700_4" [firmware/myproject.cpp:50]   --->   Operation 221 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.79ns)   --->   "%ret_V_13 = add i18 -5376, %ret_V_38" [firmware/myproject.cpp:51]   --->   Operation 222 'add' 'ret_V_13' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i21 %r_V_5 to i40" [firmware/myproject.cpp:51]   --->   Operation 223 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i18 %ret_V_13 to i40" [firmware/myproject.cpp:51]   --->   Operation 224 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i40 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 225 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i9 %p_Val2_32 to i10" [firmware/myproject.cpp:54]   --->   Operation 226 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.71ns)   --->   "%r_V_25 = sub i10 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 227 'sub' 'r_V_25' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i9 %p_2 to i18" [firmware/myproject.cpp:54]   --->   Operation 228 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (1.46ns)   --->   "%r_V_26 = mul i18 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 229 'mul' 'r_V_26' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i18 %r_V_26 to i20" [firmware/myproject.cpp:54]   --->   Operation 230 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_6 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %r_V_25, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 231 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i18 %tmp_6 to i20" [firmware/myproject.cpp:54]   --->   Operation 232 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%ret_V_26 = add i20 %sext_ln1118_15, %sext_ln700_5" [firmware/myproject.cpp:54]   --->   Operation 233 'add' 'ret_V_26' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i10 %ret_V_49 to i11" [firmware/myproject.cpp:54]   --->   Operation 234 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.72ns)   --->   "%ret_V_30 = add i11 58, %sext_ln703_8" [firmware/myproject.cpp:54]   --->   Operation 235 'add' 'ret_V_30' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%sext_ln1192_19 = sext i20 %ret_V_26 to i31" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i11 %ret_V_30 to i31" [firmware/myproject.cpp:54]   --->   Operation 237 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i31 %sext_ln1192_20, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 238 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.27>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !268"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !274"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !280"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !286"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !292"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !298"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 245 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 246 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 247 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 248 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_3 = call i49 @_ssdm_op_BitConcatenate.i49.i9.i40(i9 %p_Val2_10, i40 0)" [firmware/myproject.cpp:50]   --->   Operation 249 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%rhs_V = sext i49 %tmp_3 to i54" [firmware/myproject.cpp:50]   --->   Operation 250 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (1.01ns)   --->   "%ret_V_36 = sub i54 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 251 'sub' 'ret_V_36' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_36, i32 40, i32 53)" [firmware/myproject.cpp:50]   --->   Operation 252 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 253 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i40 %mul_ln1192_3 to i44" [firmware/myproject.cpp:51]   --->   Operation 254 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i9 %p_6 to i44" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (3.31ns)   --->   "%mul_ln1192_4 = mul i44 %sext_ln1192_8, %sext_ln1192_14" [firmware/myproject.cpp:51]   --->   Operation 256 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.96ns)   --->   "%ret_V_39 = add i44 -932007903232, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 257 'add' 'ret_V_39' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i44.i32.i32(i44 %ret_V_39, i32 32, i32 43)" [firmware/myproject.cpp:51]   --->   Operation 258 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i12 %tmp to i14" [firmware/myproject.cpp:51]   --->   Operation 259 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 260 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 261 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 262 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i31 %mul_ln1192_9 to i37" [firmware/myproject.cpp:54]   --->   Operation 263 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i9 %p_0 to i37" [firmware/myproject.cpp:54]   --->   Operation 264 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (3.02ns)   --->   "%mul_ln1192_10 = mul i37 %sext_ln1192_16, %sext_ln1192_21" [firmware/myproject.cpp:54]   --->   Operation 265 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.93ns)   --->   "%ret_V_50 = add i37 -3657433088, %mul_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 266 'add' 'ret_V_50' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i37.i32.i32(i37 %ret_V_50, i32 24, i32 36)" [firmware/myproject.cpp:54]   --->   Operation 267 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i13 %tmp_8 to i14" [firmware/myproject.cpp:54]   --->   Operation 268 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 269 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 270 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000]
p_Val2_s           (partselect    ) [ 01111000]
p_Val2_2           (partselect    ) [ 01100000]
sext_ln1265        (sext          ) [ 00000000]
p_Val2_1           (partselect    ) [ 01110000]
sext_ln727         (sext          ) [ 01100000]
p_Val2_4           (partselect    ) [ 01111100]
p_Val2_5           (partselect    ) [ 01110000]
sext_ln728_1       (sext          ) [ 01111000]
mul_ln1192_6       (mul           ) [ 01100000]
tmp_7              (partselect    ) [ 01100000]
ret_V_40           (add           ) [ 00000000]
trunc_ln708_7      (partselect    ) [ 01100000]
r_V_11             (sext          ) [ 00000000]
lhs_V_5            (sext          ) [ 01110000]
sub_ln1193         (sub           ) [ 00000000]
sext_ln1193_1      (sext          ) [ 00000000]
ret_V_41           (mul           ) [ 00000000]
ret_V_17           (add           ) [ 01100000]
r_V_12             (mul           ) [ 01100000]
mul_ln703_1        (mul           ) [ 00000000]
ret_V_27           (add           ) [ 01100000]
sext_ln728         (sext          ) [ 00000000]
lhs_V_1            (bitconcatenate) [ 00000000]
mul_ln1193         (mul           ) [ 00000000]
ret_V_32           (add           ) [ 00000000]
trunc_ln           (partselect    ) [ 01010000]
r_V_3              (sext          ) [ 00000000]
r_V_4              (mul           ) [ 01010000]
mul_ln1192_2       (mul           ) [ 01010000]
lhs_V_3            (bitconcatenate) [ 00000000]
add_ln1192_8       (add           ) [ 00000000]
rhs_V_1            (bitconcatenate) [ 00000000]
sub_ln1192         (sub           ) [ 00000000]
ret_V_37           (add           ) [ 00000000]
trunc_ln708_4      (partselect    ) [ 01010000]
trunc_ln1          (bitconcatenate) [ 00000000]
add_ln1192_7       (add           ) [ 00000000]
trunc_ln708_5      (partselect    ) [ 01010000]
sext_ln1118_11     (sext          ) [ 00000000]
mul_ln1118         (mul           ) [ 01010000]
add_ln703          (add           ) [ 01010000]
sext_ln700_3       (sext          ) [ 00000000]
mul_ln700_2        (mul           ) [ 00000000]
mul_ln700_3        (mul           ) [ 00000000]
shl_ln1            (bitconcatenate) [ 00000000]
add_ln700          (add           ) [ 00000000]
mul_ln728_4        (mul           ) [ 00000000]
rhs_V_5            (bitconcatenate) [ 00000000]
ret_V_43           (add           ) [ 00000000]
trunc_ln708_s      (partselect    ) [ 01010000]
add_ln703_1        (add           ) [ 01010000]
add_ln1192_30      (add           ) [ 00000000]
add_ln1192_28      (add           ) [ 00000000]
trunc_ln708_11     (partselect    ) [ 01010000]
sext_ln1118_16     (sext          ) [ 00000000]
mul_ln1118_5       (mul           ) [ 01010000]
mul_ln1192_8       (mul           ) [ 00000000]
ret_V_48           (add           ) [ 00000000]
trunc_ln708_13     (partselect    ) [ 01010000]
sext_ln1192        (sext          ) [ 00000000]
sext_ln1192_1      (sext          ) [ 00000000]
mul_ln1192         (mul           ) [ 00000000]
lhs_V_2            (bitconcatenate) [ 00000000]
ret_V_33           (add           ) [ 00000000]
trunc_ln708_1      (partselect    ) [ 01001000]
sext_ln1192_4      (sext          ) [ 00000000]
mul_ln1192_1       (mul           ) [ 00000000]
add_ln1192_4       (add           ) [ 00000000]
ret_V_35           (add           ) [ 00000000]
trunc_ln708_2      (partselect    ) [ 01001000]
sext_ln1118_2      (sext          ) [ 00000000]
r_V_19             (bitconcatenate) [ 01001000]
sext_ln1118_3      (sext          ) [ 00000000]
sext_ln1118_4      (sext          ) [ 00000000]
r_V_7              (mul           ) [ 01001000]
shl_ln             (bitconcatenate) [ 00000000]
sext_ln1118_5      (sext          ) [ 00000000]
r_V_20             (sub           ) [ 00000000]
p_7                (call          ) [ 00000000]
tmp_9              (bitconcatenate) [ 00000000]
sext_ln1118_6      (sext          ) [ 00000000]
tmp_s              (bitconcatenate) [ 00000000]
sext_ln1118_7      (sext          ) [ 00000000]
r_V_21             (sub           ) [ 00000000]
sext_ln1118_8      (sext          ) [ 00000000]
add_ln1192_12      (add           ) [ 01001000]
mul_ln728          (mul           ) [ 01001000]
r_V_22             (mul           ) [ 00000000]
trunc_ln708_8      (partselect    ) [ 01001000]
rhs_V_6            (sext          ) [ 00000000]
ret_V_44           (add           ) [ 01001000]
shl_ln1118_3       (bitconcatenate) [ 00000000]
sext_ln1118_13     (sext          ) [ 00000000]
shl_ln1118_4       (bitconcatenate) [ 00000000]
sext_ln1118_14     (sext          ) [ 00000000]
r_V_24             (sub           ) [ 00000000]
trunc_ln708_10     (partselect    ) [ 01001000]
sext_ln1118_17     (sext          ) [ 00000000]
r_V_27             (mul           ) [ 00000000]
trunc_ln708_12     (partselect    ) [ 01001000]
add_ln703_2        (add           ) [ 01001000]
lhs_V              (sext          ) [ 00000000]
ret_V              (add           ) [ 00000000]
r_V                (sext          ) [ 00000000]
r_V_1              (mul           ) [ 00000000]
sext_ln1118        (sext          ) [ 00000000]
trunc_ln1193       (trunc         ) [ 00000000]
p_shl              (bitconcatenate) [ 00000000]
sub_ln1193_1       (sub           ) [ 00000000]
ret_V_2            (add           ) [ 01000100]
p_s                (call          ) [ 00000000]
sext_ln1116        (sext          ) [ 00000000]
r_V_18             (mul           ) [ 00000000]
ret_V_4            (add           ) [ 01000100]
p_Val2_s_24        (call          ) [ 01000100]
p_5                (call          ) [ 00000000]
sext_ln703_3       (sext          ) [ 00000000]
mul_ln703          (mul           ) [ 00000000]
sext_ln703_4       (sext          ) [ 00000000]
sext_ln1192_5      (sext          ) [ 00000000]
ret_V_38           (add           ) [ 01000110]
p_6                (call          ) [ 01000111]
sext_ln1192_9      (sext          ) [ 00000000]
sext_ln1192_10     (sext          ) [ 00000000]
mul_ln1192_5       (mul           ) [ 00000000]
lhs_V_4            (bitconcatenate) [ 00000000]
sext_ln1192_11     (sext          ) [ 00000000]
sub_ln1192_1       (sub           ) [ 00000000]
mul_ln728_1        (mul           ) [ 00000000]
rhs_V_2            (bitconcatenate) [ 00000000]
add_ln1192_16      (add           ) [ 00000000]
sext_ln1118_9      (sext          ) [ 00000000]
mul_ln728_2        (mul           ) [ 00000000]
tmp_4              (bitconcatenate) [ 00000000]
rhs_V_3            (sext          ) [ 00000000]
add_ln1192_17      (add           ) [ 01000100]
p_9                (call          ) [ 00000000]
sext_ln1116_5      (sext          ) [ 00000000]
p_1                (call          ) [ 00000000]
sext_ln1192_15     (sext          ) [ 00000000]
add_ln1192_22      (add           ) [ 00000000]
sext_ln1192_17     (sext          ) [ 00000000]
mul_ln1192_11      (mul           ) [ 00000000]
ret_V_20           (add           ) [ 01000100]
r_V_23             (mul           ) [ 00000000]
sext_ln1118_12     (sext          ) [ 00000000]
lhs_V_6            (bitconcatenate) [ 00000000]
sext_ln728_6       (sext          ) [ 00000000]
ret_V_45           (add           ) [ 01000100]
p_Val2_27          (call          ) [ 01000100]
sext_ln708         (sext          ) [ 00000000]
p_2                (call          ) [ 01000110]
p_Val2_38          (call          ) [ 01000100]
sext_ln700         (sext          ) [ 00000000]
sext_ln700_1       (sext          ) [ 00000000]
mul_ln700          (mul           ) [ 01000010]
p_Val2_7           (call          ) [ 00000000]
sext_ln1192_2      (sext          ) [ 00000000]
sext_ln1192_3      (sext          ) [ 00000000]
ret_V_34           (sub           ) [ 00000000]
add_ln1192         (add           ) [ 01000010]
p_Val2_10          (call          ) [ 01000011]
p_Val2_12          (call          ) [ 00000000]
sext_ln703         (sext          ) [ 00000000]
ret_V_9            (add           ) [ 00000000]
sext_ln703_1       (sext          ) [ 00000000]
ret_V_11           (add           ) [ 00000000]
sext_ln1116_2      (sext          ) [ 00000000]
sext_ln1118_1      (sext          ) [ 00000000]
r_V_5              (mul           ) [ 01000010]
p_8                (call          ) [ 00000000]
sext_ln728_4       (sext          ) [ 00000000]
mul_ln728_3        (mul           ) [ 00000000]
tmp_5              (bitconcatenate) [ 00000000]
rhs_V_4            (sext          ) [ 00000000]
add_ln1192_19      (add           ) [ 00000000]
ret_V_42           (add           ) [ 00000000]
trunc_ln708_9      (partselect    ) [ 01000011]
tmp_1              (bitconcatenate) [ 00000000]
sext_ln1192_18     (sext          ) [ 00000000]
ret_V_46           (add           ) [ 00000000]
ret_V_24           (add           ) [ 00000000]
sext_ln1192_12     (sext          ) [ 00000000]
sext_ln1192_13     (sext          ) [ 00000000]
mul_ln1192_7       (mul           ) [ 00000000]
ret_V_47           (add           ) [ 00000000]
trunc_ln708_6      (partselect    ) [ 01000011]
p_Val2_32          (call          ) [ 01000010]
p_Val2_36          (call          ) [ 00000000]
sext_ln703_6       (sext          ) [ 00000000]
sext_ln703_7       (sext          ) [ 00000000]
ret_V_49           (sub           ) [ 01000010]
p_0                (call          ) [ 01000011]
sext_ln700_4       (sext          ) [ 00000000]
sext_ln700_2       (sext          ) [ 00000000]
mul_ln700_1        (mul           ) [ 01000001]
ret_V_13           (add           ) [ 00000000]
sext_ln1192_6      (sext          ) [ 00000000]
sext_ln1192_7      (sext          ) [ 00000000]
mul_ln1192_3       (mul           ) [ 01000001]
sext_ln1253        (sext          ) [ 00000000]
r_V_25             (sub           ) [ 00000000]
sext_ln1116_3      (sext          ) [ 00000000]
r_V_26             (mul           ) [ 00000000]
sext_ln1118_15     (sext          ) [ 00000000]
tmp_6              (bitconcatenate) [ 00000000]
sext_ln700_5       (sext          ) [ 00000000]
ret_V_26           (add           ) [ 00000000]
sext_ln703_8       (sext          ) [ 00000000]
ret_V_30           (add           ) [ 00000000]
sext_ln1192_19     (sext          ) [ 00000000]
sext_ln1192_20     (sext          ) [ 00000000]
mul_ln1192_9       (mul           ) [ 01000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln32 (specinterface ) [ 00000000]
specpipeline_ln33  (specpipeline  ) [ 00000000]
tmp_3              (bitconcatenate) [ 00000000]
rhs_V              (sext          ) [ 00000000]
ret_V_36           (sub           ) [ 00000000]
trunc_ln708_3      (partselect    ) [ 00000000]
write_ln50         (write         ) [ 00000000]
sext_ln1192_14     (sext          ) [ 00000000]
sext_ln1192_8      (sext          ) [ 00000000]
mul_ln1192_4       (mul           ) [ 00000000]
ret_V_39           (add           ) [ 00000000]
tmp                (partselect    ) [ 00000000]
sext_ln708_1       (sext          ) [ 00000000]
write_ln51         (write         ) [ 00000000]
write_ln52         (write         ) [ 00000000]
write_ln53         (write         ) [ 00000000]
sext_ln1192_21     (sext          ) [ 00000000]
sext_ln1192_16     (sext          ) [ 00000000]
mul_ln1192_10      (mul           ) [ 00000000]
ret_V_50           (add           ) [ 00000000]
tmp_8              (partselect    ) [ 00000000]
sext_ln708_2       (sext          ) [ 00000000]
write_ln54         (write         ) [ 00000000]
ret_ln56           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i224P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i13.i9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator()"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i14.i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i14.i6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i28.i5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i21.i16"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i22.i16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i9.i40"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i14P"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="x_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="224" slack="0"/>
<pin id="244" dir="0" index="1" bw="224" slack="0"/>
<pin id="245" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln50_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="0"/>
<pin id="251" dir="0" index="2" bw="14" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="write_ln51_write_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="14" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="0"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln52_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="14" slack="0"/>
<pin id="265" dir="0" index="2" bw="14" slack="2"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="write_ln53_write_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="14" slack="0"/>
<pin id="272" dir="0" index="2" bw="14" slack="2"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln54_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="0"/>
<pin id="279" dir="0" index="2" bw="13" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_operator_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="14" slack="1"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_operator_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="14" slack="1"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_operator_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="14" slack="1"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_24/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_operator_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="1"/>
<pin id="307" dir="0" index="2" bw="9" slack="0"/>
<pin id="308" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_operator_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="2"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_operator_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="14" slack="1"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_operator_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="14" slack="1"/>
<pin id="328" dir="0" index="2" bw="9" slack="0"/>
<pin id="329" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_operator_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="14" slack="1"/>
<pin id="335" dir="0" index="2" bw="9" slack="0"/>
<pin id="336" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_27/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_operator_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="1"/>
<pin id="342" dir="0" index="2" bw="9" slack="0"/>
<pin id="343" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_operator_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="14" slack="1"/>
<pin id="349" dir="0" index="2" bw="9" slack="0"/>
<pin id="350" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_38/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_operator_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="14" slack="1"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_operator_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="14" slack="1"/>
<pin id="363" dir="0" index="2" bw="9" slack="0"/>
<pin id="364" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_operator_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="3"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_operator_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="14" slack="1"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_operator_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="13" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="0"/>
<pin id="385" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_32/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_operator_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="14" slack="1"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_36/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_operator_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="0" index="1" bw="14" slack="1"/>
<pin id="398" dir="0" index="2" bw="9" slack="0"/>
<pin id="399" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Val2_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="0"/>
<pin id="404" dir="0" index="1" bw="224" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Val2_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="0"/>
<pin id="414" dir="0" index="1" bw="224" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln1265_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Val2_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="0"/>
<pin id="428" dir="0" index="1" bw="224" slack="0"/>
<pin id="429" dir="0" index="2" bw="9" slack="0"/>
<pin id="430" dir="0" index="3" bw="9" slack="0"/>
<pin id="431" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln727_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Val2_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="0" index="1" bw="224" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="8" slack="0"/>
<pin id="445" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_Val2_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="0" index="1" bw="224" slack="0"/>
<pin id="453" dir="0" index="2" bw="9" slack="0"/>
<pin id="454" dir="0" index="3" bw="9" slack="0"/>
<pin id="455" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln728_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="0"/>
<pin id="466" dir="0" index="1" bw="224" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="7" slack="0"/>
<pin id="469" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ret_V_40_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="18" slack="0"/>
<pin id="476" dir="0" index="1" bw="22" slack="0"/>
<pin id="477" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln708_7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="0" index="1" bw="22" slack="0"/>
<pin id="482" dir="0" index="2" bw="5" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="r_V_11_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_11/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="lhs_V_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="0"/>
<pin id="495" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln728_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="1"/>
<pin id="499" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="lhs_V_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="22" slack="0"/>
<pin id="502" dir="0" index="1" bw="14" slack="1"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="0" index="1" bw="22" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="r_V_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="1"/>
<pin id="518" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="lhs_V_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="22" slack="0"/>
<pin id="521" dir="0" index="1" bw="14" slack="1"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln1192_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="22" slack="1"/>
<pin id="528" dir="0" index="1" bw="22" slack="0"/>
<pin id="529" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="rhs_V_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="22" slack="0"/>
<pin id="533" dir="0" index="1" bw="14" slack="1"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln1192_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="22" slack="0"/>
<pin id="540" dir="0" index="1" bw="22" slack="0"/>
<pin id="541" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="ret_V_37_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="0"/>
<pin id="546" dir="0" index="1" bw="22" slack="0"/>
<pin id="547" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln708_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="0"/>
<pin id="552" dir="0" index="1" bw="22" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="22" slack="0"/>
<pin id="562" dir="0" index="1" bw="13" slack="1"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln1192_7_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="15" slack="0"/>
<pin id="569" dir="0" index="1" bw="22" slack="0"/>
<pin id="570" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln708_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="0" index="1" bw="22" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="6" slack="0"/>
<pin id="578" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1118_11_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="23" slack="1"/>
<pin id="585" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mul_ln1118_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="23" slack="0"/>
<pin id="588" dir="0" index="1" bw="23" slack="0"/>
<pin id="589" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln703_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="0" index="1" bw="14" slack="1"/>
<pin id="595" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln700_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="28" slack="1"/>
<pin id="599" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="shl_ln1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="30" slack="0"/>
<pin id="602" dir="0" index="1" bw="22" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln700_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="30" slack="0"/>
<pin id="609" dir="0" index="1" bw="30" slack="0"/>
<pin id="610" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="rhs_V_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="30" slack="0"/>
<pin id="614" dir="0" index="1" bw="22" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="ret_V_43_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="30" slack="0"/>
<pin id="621" dir="0" index="1" bw="30" slack="0"/>
<pin id="622" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln708_s_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="14" slack="0"/>
<pin id="627" dir="0" index="1" bw="30" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln703_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="1"/>
<pin id="637" dir="0" index="1" bw="14" slack="1"/>
<pin id="638" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln1192_30_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="18" slack="0"/>
<pin id="641" dir="0" index="1" bw="22" slack="0"/>
<pin id="642" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln1192_28_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="22" slack="0"/>
<pin id="647" dir="0" index="1" bw="22" slack="0"/>
<pin id="648" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln708_11_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="14" slack="0"/>
<pin id="653" dir="0" index="1" bw="22" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln1118_16_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="22" slack="1"/>
<pin id="663" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="mul_ln1118_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="22" slack="0"/>
<pin id="666" dir="0" index="1" bw="22" slack="0"/>
<pin id="667" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln708_13_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="0"/>
<pin id="672" dir="0" index="1" bw="22" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln1192_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="2"/>
<pin id="681" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln1192_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="28" slack="1"/>
<pin id="684" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="lhs_V_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="30" slack="0"/>
<pin id="687" dir="0" index="1" bw="14" slack="2"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ret_V_33_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="30" slack="0"/>
<pin id="694" dir="0" index="1" bw="30" slack="0"/>
<pin id="695" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln708_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="14" slack="0"/>
<pin id="699" dir="0" index="1" bw="30" slack="0"/>
<pin id="700" dir="0" index="2" bw="6" slack="0"/>
<pin id="701" dir="0" index="3" bw="6" slack="0"/>
<pin id="702" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1192_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="2"/>
<pin id="709" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="ret_V_35_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="17" slack="0"/>
<pin id="712" dir="0" index="1" bw="22" slack="0"/>
<pin id="713" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln708_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="0"/>
<pin id="717" dir="0" index="1" bw="22" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1118_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="2"/>
<pin id="727" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="r_V_19_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="17" slack="0"/>
<pin id="730" dir="0" index="1" bw="14" slack="2"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1118_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="17" slack="0"/>
<pin id="737" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln1118_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="14" slack="2"/>
<pin id="741" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="shl_ln_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="19" slack="0"/>
<pin id="744" dir="0" index="1" bw="14" slack="2"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln1118_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="19" slack="0"/>
<pin id="751" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="r_V_20_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="19" slack="0"/>
<pin id="755" dir="0" index="1" bw="17" slack="0"/>
<pin id="756" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_9_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="0"/>
<pin id="761" dir="0" index="1" bw="9" slack="0"/>
<pin id="762" dir="0" index="2" bw="1" slack="0"/>
<pin id="763" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln1118_6_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="14" slack="0"/>
<pin id="769" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_s_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="0" index="1" bw="9" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln1118_7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="r_V_21_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="0"/>
<pin id="785" dir="0" index="1" bw="12" slack="0"/>
<pin id="786" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln1118_8_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="15" slack="0"/>
<pin id="791" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln1192_12_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="20" slack="0"/>
<pin id="795" dir="0" index="1" bw="15" slack="0"/>
<pin id="796" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_V_22_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="0"/>
<pin id="801" dir="0" index="1" bw="46" slack="1"/>
<pin id="802" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln708_8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="0"/>
<pin id="806" dir="0" index="1" bw="46" slack="0"/>
<pin id="807" dir="0" index="2" bw="7" slack="0"/>
<pin id="808" dir="0" index="3" bw="7" slack="0"/>
<pin id="809" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="rhs_V_6_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="2"/>
<pin id="816" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="ret_V_44_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="2"/>
<pin id="819" dir="0" index="1" bw="14" slack="0"/>
<pin id="820" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="shl_ln1118_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="20" slack="0"/>
<pin id="824" dir="0" index="1" bw="14" slack="2"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1118_13_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="20" slack="0"/>
<pin id="831" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="shl_ln1118_4_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="0" index="1" bw="14" slack="2"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln1118_14_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="r_V_24_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="20" slack="0"/>
<pin id="846" dir="0" index="1" bw="16" slack="0"/>
<pin id="847" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_24/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln708_10_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="13" slack="0"/>
<pin id="852" dir="0" index="1" bw="21" slack="0"/>
<pin id="853" dir="0" index="2" bw="5" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/3 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln1118_17_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="44" slack="1"/>
<pin id="862" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="r_V_27_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="0"/>
<pin id="865" dir="0" index="1" bw="44" slack="0"/>
<pin id="866" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln708_12_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="0"/>
<pin id="871" dir="0" index="1" bw="46" slack="0"/>
<pin id="872" dir="0" index="2" bw="7" slack="0"/>
<pin id="873" dir="0" index="3" bw="7" slack="0"/>
<pin id="874" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/3 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln703_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="0"/>
<pin id="881" dir="0" index="1" bw="14" slack="2"/>
<pin id="882" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/3 "/>
</bind>
</comp>

<comp id="884" class="1004" name="lhs_V_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="3"/>
<pin id="886" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln1118_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="30" slack="0"/>
<pin id="889" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln1193_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="30" slack="0"/>
<pin id="892" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1193/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_shl_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="33" slack="0"/>
<pin id="895" dir="0" index="1" bw="28" slack="0"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sub_ln1193_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="30" slack="0"/>
<pin id="903" dir="0" index="1" bw="33" slack="0"/>
<pin id="904" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="ret_V_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="24" slack="0"/>
<pin id="909" dir="0" index="1" bw="33" slack="0"/>
<pin id="910" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sext_ln1116_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="9" slack="0"/>
<pin id="915" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln703_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="0"/>
<pin id="919" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln1192_5_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="17" slack="1"/>
<pin id="923" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/4 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln1192_9_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="23" slack="1"/>
<pin id="926" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln1192_10_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="20" slack="1"/>
<pin id="929" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="mul_ln1192_5_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="23" slack="0"/>
<pin id="932" dir="0" index="1" bw="20" slack="0"/>
<pin id="933" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="lhs_V_4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="37" slack="0"/>
<pin id="938" dir="0" index="1" bw="21" slack="1"/>
<pin id="939" dir="0" index="2" bw="1" slack="0"/>
<pin id="940" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln1192_11_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="37" slack="0"/>
<pin id="945" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sub_ln1192_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="37" slack="0"/>
<pin id="949" dir="0" index="1" bw="38" slack="0"/>
<pin id="950" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="rhs_V_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="38" slack="0"/>
<pin id="955" dir="0" index="1" bw="22" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln1192_16_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="38" slack="0"/>
<pin id="962" dir="0" index="1" bw="38" slack="0"/>
<pin id="963" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sext_ln1118_9_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="0"/>
<pin id="968" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="mul_ln728_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="9" slack="0"/>
<pin id="972" dir="0" index="1" bw="9" slack="0"/>
<pin id="973" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/4 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_4_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="34" slack="0"/>
<pin id="978" dir="0" index="1" bw="18" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="rhs_V_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="34" slack="0"/>
<pin id="986" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln1192_17_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="38" slack="0"/>
<pin id="990" dir="0" index="1" bw="34" slack="0"/>
<pin id="991" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/4 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln1116_5_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="9" slack="0"/>
<pin id="996" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/4 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sext_ln1192_15_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="0"/>
<pin id="1000" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="lhs_V_6_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="23" slack="0"/>
<pin id="1004" dir="0" index="1" bw="15" slack="1"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln728_6_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="23" slack="0"/>
<pin id="1011" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/4 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln708_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="1"/>
<pin id="1015" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln700_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="33" slack="1"/>
<pin id="1019" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln700_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="18" slack="1"/>
<pin id="1022" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="mul_ln700_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="18" slack="0"/>
<pin id="1025" dir="0" index="1" bw="33" slack="0"/>
<pin id="1026" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln1192_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="14" slack="4"/>
<pin id="1031" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sext_ln1192_3_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="0"/>
<pin id="1034" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="ret_V_34_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="0"/>
<pin id="1038" dir="0" index="1" bw="14" slack="0"/>
<pin id="1039" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln1192_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="11" slack="0"/>
<pin id="1044" dir="0" index="1" bw="15" slack="0"/>
<pin id="1045" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sext_ln703_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="9" slack="0"/>
<pin id="1050" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sext_ln703_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="1"/>
<pin id="1054" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="ret_V_11_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="9" slack="0"/>
<pin id="1057" dir="0" index="1" bw="9" slack="0"/>
<pin id="1058" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sext_ln1118_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="0"/>
<pin id="1063" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sext_ln728_4_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="0"/>
<pin id="1067" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/5 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="mul_ln728_3_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="0"/>
<pin id="1071" dir="0" index="1" bw="9" slack="0"/>
<pin id="1072" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/5 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_5_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="34" slack="0"/>
<pin id="1077" dir="0" index="1" bw="18" slack="0"/>
<pin id="1078" dir="0" index="2" bw="1" slack="0"/>
<pin id="1079" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="rhs_V_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="34" slack="0"/>
<pin id="1085" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="add_ln1192_19_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="38" slack="1"/>
<pin id="1089" dir="0" index="1" bw="34" slack="0"/>
<pin id="1090" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="ret_V_42_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="33" slack="0"/>
<pin id="1094" dir="0" index="1" bw="38" slack="0"/>
<pin id="1095" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln708_9_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="14" slack="0"/>
<pin id="1100" dir="0" index="1" bw="38" slack="0"/>
<pin id="1101" dir="0" index="2" bw="6" slack="0"/>
<pin id="1102" dir="0" index="3" bw="7" slack="0"/>
<pin id="1103" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="17" slack="0"/>
<pin id="1110" dir="0" index="1" bw="9" slack="1"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln1192_18_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="17" slack="0"/>
<pin id="1117" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/5 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="ret_V_46_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="24" slack="1"/>
<pin id="1121" dir="0" index="1" bw="17" slack="0"/>
<pin id="1122" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/5 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="ret_V_24_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="19" slack="0"/>
<pin id="1126" dir="0" index="1" bw="24" slack="0"/>
<pin id="1127" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/5 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sext_ln1192_12_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/5 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln1192_13_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="24" slack="0"/>
<pin id="1135" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="trunc_ln708_6_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="14" slack="0"/>
<pin id="1139" dir="0" index="1" bw="38" slack="0"/>
<pin id="1140" dir="0" index="2" bw="6" slack="0"/>
<pin id="1141" dir="0" index="3" bw="7" slack="0"/>
<pin id="1142" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="sext_ln703_6_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="9" slack="0"/>
<pin id="1148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="sext_ln703_7_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="9" slack="1"/>
<pin id="1152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/5 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="ret_V_49_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="9" slack="0"/>
<pin id="1155" dir="0" index="1" bw="9" slack="0"/>
<pin id="1156" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_49/5 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln700_4_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="50" slack="1"/>
<pin id="1161" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="sext_ln700_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="15" slack="1"/>
<pin id="1164" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="mul_ln700_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="15" slack="0"/>
<pin id="1167" dir="0" index="1" bw="50" slack="0"/>
<pin id="1168" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/6 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="ret_V_13_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="14" slack="0"/>
<pin id="1173" dir="0" index="1" bw="18" slack="2"/>
<pin id="1174" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln1192_6_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="21" slack="1"/>
<pin id="1178" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/6 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln1192_7_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="18" slack="0"/>
<pin id="1181" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/6 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="sext_ln1253_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="9" slack="1"/>
<pin id="1185" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/6 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="r_V_25_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="9" slack="0"/>
<pin id="1189" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/6 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sext_ln1116_3_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="9" slack="2"/>
<pin id="1194" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/6 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="r_V_26_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="9" slack="0"/>
<pin id="1197" dir="0" index="1" bw="9" slack="0"/>
<pin id="1198" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/6 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln1118_15_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="18" slack="0"/>
<pin id="1203" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/6 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_6_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="18" slack="0"/>
<pin id="1207" dir="0" index="1" bw="10" slack="0"/>
<pin id="1208" dir="0" index="2" bw="1" slack="0"/>
<pin id="1209" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sext_ln700_5_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="18" slack="0"/>
<pin id="1215" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln703_8_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="1"/>
<pin id="1219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/6 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="ret_V_30_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="7" slack="0"/>
<pin id="1222" dir="0" index="1" bw="10" slack="0"/>
<pin id="1223" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/6 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sext_ln1192_20_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="11" slack="0"/>
<pin id="1228" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/6 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_3_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="49" slack="0"/>
<pin id="1232" dir="0" index="1" bw="9" slack="2"/>
<pin id="1233" dir="0" index="2" bw="1" slack="0"/>
<pin id="1234" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="rhs_V_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="49" slack="0"/>
<pin id="1239" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="ret_V_36_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="54" slack="1"/>
<pin id="1243" dir="0" index="1" bw="49" slack="0"/>
<pin id="1244" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/7 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="trunc_ln708_3_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="14" slack="0"/>
<pin id="1248" dir="0" index="1" bw="54" slack="0"/>
<pin id="1249" dir="0" index="2" bw="7" slack="0"/>
<pin id="1250" dir="0" index="3" bw="7" slack="0"/>
<pin id="1251" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="sext_ln1192_14_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="39" slack="1"/>
<pin id="1259" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/7 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln1192_8_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="9" slack="3"/>
<pin id="1262" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/7 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="mul_ln1192_4_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="9" slack="0"/>
<pin id="1265" dir="0" index="1" bw="39" slack="0"/>
<pin id="1266" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/7 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="ret_V_39_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="41" slack="0"/>
<pin id="1271" dir="0" index="1" bw="44" slack="0"/>
<pin id="1272" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/7 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="tmp_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="12" slack="0"/>
<pin id="1277" dir="0" index="1" bw="44" slack="0"/>
<pin id="1278" dir="0" index="2" bw="7" slack="0"/>
<pin id="1279" dir="0" index="3" bw="7" slack="0"/>
<pin id="1280" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="sext_ln708_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="12" slack="0"/>
<pin id="1287" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/7 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="sext_ln1192_21_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="30" slack="1"/>
<pin id="1292" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/7 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="sext_ln1192_16_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="9" slack="2"/>
<pin id="1295" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/7 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="mul_ln1192_10_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="9" slack="0"/>
<pin id="1298" dir="0" index="1" bw="30" slack="0"/>
<pin id="1299" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/7 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="ret_V_50_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="33" slack="0"/>
<pin id="1304" dir="0" index="1" bw="37" slack="0"/>
<pin id="1305" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_50/7 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_8_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="13" slack="0"/>
<pin id="1310" dir="0" index="1" bw="37" slack="0"/>
<pin id="1311" dir="0" index="2" bw="6" slack="0"/>
<pin id="1312" dir="0" index="3" bw="7" slack="0"/>
<pin id="1313" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln708_2_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="13" slack="0"/>
<pin id="1320" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/7 "/>
</bind>
</comp>

<comp id="1323" class="1007" name="mul_ln1192_6_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="14" slack="0"/>
<pin id="1325" dir="0" index="1" bw="14" slack="0"/>
<pin id="1326" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/1 "/>
</bind>
</comp>

<comp id="1330" class="1007" name="grp_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="14" slack="0"/>
<pin id="1332" dir="0" index="1" bw="14" slack="0"/>
<pin id="1333" dir="0" index="2" bw="23" slack="0"/>
<pin id="1334" dir="0" index="3" bw="23" slack="0"/>
<pin id="1335" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193/1 sext_ln1193_1/1 ret_V_41/1 ret_V_17/1 "/>
</bind>
</comp>

<comp id="1340" class="1007" name="r_V_12_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="14" slack="0"/>
<pin id="1342" dir="0" index="1" bw="14" slack="0"/>
<pin id="1343" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="grp_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="22" slack="0"/>
<pin id="1348" dir="0" index="1" bw="14" slack="0"/>
<pin id="1349" dir="0" index="2" bw="22" slack="0"/>
<pin id="1350" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_27/1 "/>
</bind>
</comp>

<comp id="1354" class="1007" name="grp_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="22" slack="0"/>
<pin id="1356" dir="0" index="1" bw="14" slack="0"/>
<pin id="1357" dir="0" index="2" bw="22" slack="0"/>
<pin id="1358" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/2 ret_V_32/2 "/>
</bind>
</comp>

<comp id="1363" class="1007" name="r_V_4_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="14" slack="0"/>
<pin id="1365" dir="0" index="1" bw="14" slack="0"/>
<pin id="1366" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="1369" class="1007" name="mul_ln1192_2_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="22" slack="0"/>
<pin id="1371" dir="0" index="1" bw="14" slack="1"/>
<pin id="1372" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/2 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="mul_ln700_2_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="30" slack="0"/>
<pin id="1376" dir="0" index="1" bw="28" slack="0"/>
<pin id="1377" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="1381" class="1007" name="mul_ln700_3_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="22" slack="0"/>
<pin id="1383" dir="0" index="1" bw="14" slack="1"/>
<pin id="1384" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/2 "/>
</bind>
</comp>

<comp id="1387" class="1007" name="mul_ln728_4_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="22" slack="0"/>
<pin id="1389" dir="0" index="1" bw="14" slack="0"/>
<pin id="1390" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_4/2 "/>
</bind>
</comp>

<comp id="1394" class="1007" name="grp_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="14" slack="0"/>
<pin id="1396" dir="0" index="1" bw="14" slack="0"/>
<pin id="1397" dir="0" index="2" bw="22" slack="0"/>
<pin id="1398" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_48/2 "/>
</bind>
</comp>

<comp id="1403" class="1007" name="mul_ln1192_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="14" slack="0"/>
<pin id="1405" dir="0" index="1" bw="28" slack="0"/>
<pin id="1406" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="1410" class="1007" name="grp_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="22" slack="0"/>
<pin id="1412" dir="0" index="1" bw="14" slack="0"/>
<pin id="1413" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1414" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/3 add_ln1192_4/3 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="r_V_7_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="23" slack="0"/>
<pin id="1420" dir="0" index="1" bw="14" slack="0"/>
<pin id="1421" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="1424" class="1007" name="mul_ln728_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="21" slack="0"/>
<pin id="1426" dir="0" index="1" bw="14" slack="0"/>
<pin id="1427" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/3 "/>
</bind>
</comp>

<comp id="1430" class="1007" name="grp_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="15" slack="0"/>
<pin id="1432" dir="0" index="1" bw="14" slack="0"/>
<pin id="1433" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/4 r_V/4 r_V_1/4 "/>
</bind>
</comp>

<comp id="1438" class="1007" name="grp_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="9" slack="0"/>
<pin id="1440" dir="0" index="1" bw="9" slack="0"/>
<pin id="1441" dir="0" index="2" bw="18" slack="0"/>
<pin id="1442" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/4 ret_V_4/4 "/>
</bind>
</comp>

<comp id="1446" class="1007" name="grp_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="17" slack="0"/>
<pin id="1448" dir="0" index="1" bw="9" slack="0"/>
<pin id="1449" dir="0" index="2" bw="17" slack="0"/>
<pin id="1450" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/4 sext_ln703_4/4 ret_V_38/4 "/>
</bind>
</comp>

<comp id="1454" class="1007" name="mul_ln728_1_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="22" slack="0"/>
<pin id="1456" dir="0" index="1" bw="14" slack="3"/>
<pin id="1457" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/4 "/>
</bind>
</comp>

<comp id="1460" class="1007" name="grp_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="9" slack="0"/>
<pin id="1462" dir="0" index="1" bw="9" slack="0"/>
<pin id="1463" dir="0" index="2" bw="16" slack="0"/>
<pin id="1464" dir="0" index="3" bw="16" slack="0"/>
<pin id="1465" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/4 sext_ln1192_17/4 mul_ln1192_11/4 ret_V_20/4 "/>
</bind>
</comp>

<comp id="1470" class="1007" name="grp_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="9" slack="0"/>
<pin id="1472" dir="0" index="1" bw="9" slack="0"/>
<pin id="1473" dir="0" index="2" bw="23" slack="0"/>
<pin id="1474" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_23/4 sext_ln1118_12/4 ret_V_45/4 "/>
</bind>
</comp>

<comp id="1478" class="1007" name="grp_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="11" slack="0"/>
<pin id="1480" dir="0" index="1" bw="9" slack="0"/>
<pin id="1481" dir="0" index="2" bw="10" slack="0"/>
<pin id="1482" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_9/5 sext_ln1116_2/5 r_V_5/5 "/>
</bind>
</comp>

<comp id="1486" class="1007" name="grp_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="16" slack="0"/>
<pin id="1488" dir="0" index="1" bw="24" slack="0"/>
<pin id="1489" dir="0" index="2" bw="38" slack="0"/>
<pin id="1490" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/5 ret_V_47/5 "/>
</bind>
</comp>

<comp id="1495" class="1007" name="mul_ln1192_3_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="21" slack="0"/>
<pin id="1497" dir="0" index="1" bw="18" slack="0"/>
<pin id="1498" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/6 "/>
</bind>
</comp>

<comp id="1501" class="1007" name="grp_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="18" slack="0"/>
<pin id="1503" dir="0" index="1" bw="18" slack="0"/>
<pin id="1504" dir="0" index="2" bw="11" slack="0"/>
<pin id="1505" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_26/6 sext_ln1192_19/6 mul_ln1192_9/6 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="p_Val2_s_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="14" slack="2"/>
<pin id="1511" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1516" class="1005" name="p_Val2_2_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="14" slack="1"/>
<pin id="1518" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="p_Val2_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="14" slack="1"/>
<pin id="1526" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="sext_ln727_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="22" slack="1"/>
<pin id="1534" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="p_Val2_4_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="14" slack="1"/>
<pin id="1539" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="p_Val2_5_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="14" slack="1"/>
<pin id="1545" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="sext_ln728_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="22" slack="1"/>
<pin id="1559" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="mul_ln1192_6_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="22" slack="1"/>
<pin id="1565" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_7_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="13" slack="1"/>
<pin id="1570" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="trunc_ln708_7_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="14" slack="1"/>
<pin id="1575" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="lhs_V_5_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="15" slack="2"/>
<pin id="1580" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="ret_V_17_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="23" slack="1"/>
<pin id="1585" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_17 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="r_V_12_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="28" slack="1"/>
<pin id="1590" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="ret_V_27_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="22" slack="1"/>
<pin id="1595" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_27 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="trunc_ln_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="14" slack="1"/>
<pin id="1600" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1603" class="1005" name="r_V_4_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="28" slack="1"/>
<pin id="1605" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="mul_ln1192_2_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="22" slack="1"/>
<pin id="1610" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="trunc_ln708_4_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="14" slack="1"/>
<pin id="1615" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="trunc_ln708_5_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="14" slack="1"/>
<pin id="1620" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="mul_ln1118_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="46" slack="1"/>
<pin id="1625" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="add_ln703_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="14" slack="1"/>
<pin id="1630" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="trunc_ln708_s_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="14" slack="1"/>
<pin id="1635" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1638" class="1005" name="add_ln703_1_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="14" slack="1"/>
<pin id="1640" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="trunc_ln708_11_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="14" slack="1"/>
<pin id="1645" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="mul_ln1118_5_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="44" slack="1"/>
<pin id="1650" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="trunc_ln708_13_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="14" slack="1"/>
<pin id="1655" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="trunc_ln708_1_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="14" slack="1"/>
<pin id="1660" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="trunc_ln708_2_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="14" slack="1"/>
<pin id="1665" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="r_V_19_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="17" slack="1"/>
<pin id="1670" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="r_V_7_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="23" slack="1"/>
<pin id="1675" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="add_ln1192_12_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="20" slack="1"/>
<pin id="1680" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_12 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="mul_ln728_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="21" slack="1"/>
<pin id="1685" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="trunc_ln708_8_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="14" slack="1"/>
<pin id="1690" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="ret_V_44_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="15" slack="1"/>
<pin id="1695" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_44 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="trunc_ln708_10_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="13" slack="1"/>
<pin id="1700" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="trunc_ln708_12_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="14" slack="1"/>
<pin id="1705" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="add_ln703_2_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="14" slack="1"/>
<pin id="1710" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="ret_V_2_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="33" slack="1"/>
<pin id="1715" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="ret_V_4_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="18" slack="1"/>
<pin id="1720" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="p_Val2_s_24_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="9" slack="1"/>
<pin id="1725" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_24 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="ret_V_38_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="18" slack="2"/>
<pin id="1730" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="p_6_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="9" slack="3"/>
<pin id="1735" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="add_ln1192_17_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="38" slack="1"/>
<pin id="1740" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_17 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="ret_V_20_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="16" slack="1"/>
<pin id="1745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="ret_V_45_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="24" slack="1"/>
<pin id="1750" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_45 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="p_Val2_27_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="9" slack="1"/>
<pin id="1755" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_27 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="p_2_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="9" slack="2"/>
<pin id="1760" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="p_Val2_38_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="9" slack="1"/>
<pin id="1765" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="mul_ln700_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="50" slack="1"/>
<pin id="1770" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="add_ln1192_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="15" slack="1"/>
<pin id="1775" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="p_Val2_10_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="9" slack="2"/>
<pin id="1780" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="r_V_5_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="21" slack="1"/>
<pin id="1785" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="trunc_ln708_9_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="14" slack="2"/>
<pin id="1790" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="trunc_ln708_6_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="14" slack="2"/>
<pin id="1795" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="p_Val2_32_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="9" slack="1"/>
<pin id="1800" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_32 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="ret_V_49_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="10" slack="1"/>
<pin id="1805" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_49 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="p_0_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="9" slack="2"/>
<pin id="1810" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="mul_ln700_1_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="54" slack="1"/>
<pin id="1815" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="mul_ln1192_3_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="40" slack="1"/>
<pin id="1820" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="mul_ln1192_9_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="31" slack="1"/>
<pin id="1825" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="246"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="228" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="228" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="228" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="228" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="228" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="12" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="16" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="242" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="18" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="242" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="16" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="242" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="16" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="242" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="242" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="36" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="402" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="242" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="40" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="44" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="46" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="48" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="426" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="426" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="46" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="515"><net_src comp="48" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="526" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="66" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="44" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="46" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="68" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="70" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="72" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="44" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="46" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="605"><net_src comp="82" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="60" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="607" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="612" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="86" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="88" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="90" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="560" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="500" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="44" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="46" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="44" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="46" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="678"><net_src comp="48" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="690"><net_src comp="96" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="98" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="685" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="86" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="88" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="90" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="721"><net_src comp="44" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="46" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="48" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="733"><net_src comp="104" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="106" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="738"><net_src comp="728" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="747"><net_src comp="110" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="112" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="752"><net_src comp="742" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="735" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="114" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="283" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="112" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="116" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="283" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="106" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="767" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="753" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="120" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="810"><net_src comp="122" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="799" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="124" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="126" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="128" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="130" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="832"><net_src comp="822" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="132" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="134" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="843"><net_src comp="833" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="829" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="136" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="46" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="138" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="867"><net_src comp="140" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="875"><net_src comp="122" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="863" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="124" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="126" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="883"><net_src comp="142" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="898"><net_src comp="146" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="112" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="905"><net_src comp="887" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="893" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="148" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="290" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="304" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="934"><net_src comp="924" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="941"><net_src comp="154" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="98" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="946"><net_src comp="936" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="943" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="930" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="158" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="98" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="947" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="953" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="311" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="160" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="162" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="98" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="960" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="984" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="318" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="325" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="168" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="60" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1012"><net_src comp="1002" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="1013" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1027"><net_src comp="1020" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1017" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1035"><net_src comp="353" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1029" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="170" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="367" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1059"><net_src comp="174" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="1055" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="374" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="160" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="1065" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1080"><net_src comp="162" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="1069" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="98" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1086"><net_src comp="1075" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1083" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="176" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1104"><net_src comp="178" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="180" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1107"><net_src comp="182" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1113"><net_src comp="184" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="60" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1118"><net_src comp="1108" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="186" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1119" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1136"><net_src comp="1124" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1143"><net_src comp="178" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="180" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1145"><net_src comp="182" pin="0"/><net_sink comp="1137" pin=3"/></net>

<net id="1149"><net_src comp="388" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1157"><net_src comp="1146" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1169"><net_src comp="1162" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1159" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="190" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1182"><net_src comp="1171" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1190"><net_src comp="192" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1183" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1199"><net_src comp="1192" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="1192" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1204"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1210"><net_src comp="194" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="1186" pin="2"/><net_sink comp="1205" pin=1"/></net>

<net id="1212"><net_src comp="60" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1216"><net_src comp="1205" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1224"><net_src comp="196" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1217" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1229"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1235"><net_src comp="218" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="220" pin="0"/><net_sink comp="1230" pin=2"/></net>

<net id="1240"><net_src comp="1230" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1245"><net_src comp="1237" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1252"><net_src comp="222" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="1241" pin="2"/><net_sink comp="1246" pin=1"/></net>

<net id="1254"><net_src comp="224" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1255"><net_src comp="226" pin="0"/><net_sink comp="1246" pin=3"/></net>

<net id="1256"><net_src comp="1246" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="1257" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="230" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1281"><net_src comp="232" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="124" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1284"><net_src comp="234" pin="0"/><net_sink comp="1275" pin=3"/></net>

<net id="1288"><net_src comp="1275" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1300"><net_src comp="1293" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1290" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="236" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1296" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1314"><net_src comp="238" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1316"><net_src comp="180" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1317"><net_src comp="240" pin="0"/><net_sink comp="1308" pin=3"/></net>

<net id="1321"><net_src comp="1308" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1327"><net_src comp="460" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="460" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1329"><net_src comp="1323" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="1336"><net_src comp="493" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1337"><net_src comp="422" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1338"><net_src comp="50" pin="0"/><net_sink comp="1330" pin=2"/></net>

<net id="1339"><net_src comp="52" pin="0"/><net_sink comp="1330" pin=3"/></net>

<net id="1344"><net_src comp="489" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="489" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1351"><net_src comp="54" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1352"><net_src comp="436" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1353"><net_src comp="56" pin="0"/><net_sink comp="1346" pin=2"/></net>

<net id="1359"><net_src comp="62" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1360"><net_src comp="497" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1361"><net_src comp="500" pin="3"/><net_sink comp="1354" pin=2"/></net>

<net id="1362"><net_src comp="1354" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="1367"><net_src comp="516" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="516" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1373"><net_src comp="64" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1378"><net_src comp="78" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="597" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1380"><net_src comp="1374" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="1385"><net_src comp="80" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="1391"><net_src comp="84" pin="0"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="497" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="1393"><net_src comp="1387" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="1399"><net_src comp="497" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="497" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1401"><net_src comp="94" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1402"><net_src comp="1394" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="1407"><net_src comp="679" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="682" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="1409"><net_src comp="1403" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="1415"><net_src comp="100" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1416"><net_src comp="707" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1417"><net_src comp="1410" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="1422"><net_src comp="108" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="725" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="118" pin="0"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="739" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1434"><net_src comp="144" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="884" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1436"><net_src comp="1430" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="1437"><net_src comp="1430" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="1443"><net_src comp="913" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="913" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1445"><net_src comp="150" pin="0"/><net_sink comp="1438" pin=2"/></net>

<net id="1451"><net_src comp="152" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="917" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="921" pin="1"/><net_sink comp="1446" pin=2"/></net>

<net id="1458"><net_src comp="156" pin="0"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="1466"><net_src comp="994" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1467"><net_src comp="998" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="1468"><net_src comp="164" pin="0"/><net_sink comp="1460" pin=2"/></net>

<net id="1469"><net_src comp="166" pin="0"/><net_sink comp="1460" pin=3"/></net>

<net id="1475"><net_src comp="966" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1476"><net_src comp="966" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1477"><net_src comp="1009" pin="1"/><net_sink comp="1470" pin=2"/></net>

<net id="1483"><net_src comp="172" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1484"><net_src comp="1048" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="1485"><net_src comp="1061" pin="1"/><net_sink comp="1478" pin=2"/></net>

<net id="1491"><net_src comp="1130" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1492"><net_src comp="1133" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1493"><net_src comp="188" pin="0"/><net_sink comp="1486" pin=2"/></net>

<net id="1494"><net_src comp="1486" pin="3"/><net_sink comp="1137" pin=1"/></net>

<net id="1499"><net_src comp="1176" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1500"><net_src comp="1179" pin="1"/><net_sink comp="1495" pin=1"/></net>

<net id="1506"><net_src comp="1201" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1507"><net_src comp="1213" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1508"><net_src comp="1226" pin="1"/><net_sink comp="1501" pin=2"/></net>

<net id="1512"><net_src comp="402" pin="4"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1515"><net_src comp="1509" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1519"><net_src comp="412" pin="4"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1522"><net_src comp="1516" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1523"><net_src comp="1516" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1527"><net_src comp="426" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1530"><net_src comp="1524" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1531"><net_src comp="1524" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1535"><net_src comp="436" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1540"><net_src comp="440" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1546"><net_src comp="450" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1549"><net_src comp="1543" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1550"><net_src comp="1543" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1551"><net_src comp="1543" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1552"><net_src comp="1543" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1553"><net_src comp="1543" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1554"><net_src comp="1543" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1555"><net_src comp="1543" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1556"><net_src comp="1543" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1560"><net_src comp="460" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1566"><net_src comp="1323" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1571"><net_src comp="464" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1576"><net_src comp="479" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1581"><net_src comp="493" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1586"><net_src comp="1330" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1591"><net_src comp="1340" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1596"><net_src comp="1346" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1601"><net_src comp="507" pin="4"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1606"><net_src comp="1363" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1611"><net_src comp="1369" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1616"><net_src comp="550" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1621"><net_src comp="573" pin="4"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1626"><net_src comp="586" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1631"><net_src comp="592" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1636"><net_src comp="625" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1641"><net_src comp="635" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1646"><net_src comp="651" pin="4"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1651"><net_src comp="664" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1656"><net_src comp="670" pin="4"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1661"><net_src comp="697" pin="4"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1666"><net_src comp="715" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1671"><net_src comp="728" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1676"><net_src comp="1418" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1681"><net_src comp="793" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1686"><net_src comp="1424" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1691"><net_src comp="804" pin="4"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1696"><net_src comp="817" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1701"><net_src comp="850" pin="4"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1706"><net_src comp="869" pin="4"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1711"><net_src comp="879" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1716"><net_src comp="907" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1721"><net_src comp="1438" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1726"><net_src comp="297" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1731"><net_src comp="1446" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1736"><net_src comp="311" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1741"><net_src comp="988" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1746"><net_src comp="1460" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1751"><net_src comp="1470" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1756"><net_src comp="332" pin="3"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1761"><net_src comp="339" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1766"><net_src comp="346" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1771"><net_src comp="1023" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1776"><net_src comp="1042" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1781"><net_src comp="360" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1786"><net_src comp="1478" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1791"><net_src comp="1098" pin="4"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1796"><net_src comp="1137" pin="4"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1801"><net_src comp="381" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1806"><net_src comp="1153" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1811"><net_src comp="395" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1816"><net_src comp="1165" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1821"><net_src comp="1495" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1826"><net_src comp="1501" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {7 }
	Port: y_1_V | {7 }
	Port: y_2_V | {7 }
	Port: y_3_V | {7 }
	Port: y_4_V | {7 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sin_lut_samples_V | {2 3 4 5 }
  - Chain level:
	State 1
		sext_ln1265 : 1
		sext_ln727 : 1
		sext_ln728_1 : 1
		mul_ln1192_6 : 2
		ret_V_40 : 3
		trunc_ln708_7 : 4
		r_V_11 : 1
		lhs_V_5 : 1
		sub_ln1193 : 2
		sext_ln1193_1 : 3
		ret_V_41 : 4
		ret_V_17 : 5
		r_V_12 : 2
		mul_ln703_1 : 2
		ret_V_27 : 3
	State 2
		mul_ln1193 : 1
		ret_V_32 : 2
		trunc_ln : 3
		r_V_4 : 1
		add_ln1192_8 : 1
		sub_ln1192 : 2
		ret_V_37 : 3
		trunc_ln708_4 : 4
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		mul_ln1118 : 1
		mul_ln700_2 : 1
		shl_ln1 : 1
		add_ln700 : 2
		mul_ln728_4 : 1
		rhs_V_5 : 2
		ret_V_43 : 3
		trunc_ln708_s : 4
		add_ln1192_30 : 1
		add_ln1192_28 : 2
		trunc_ln708_11 : 3
		mul_ln1118_5 : 1
		mul_ln1192_8 : 1
		ret_V_48 : 2
		trunc_ln708_13 : 3
	State 3
		mul_ln1192 : 1
		ret_V_33 : 2
		trunc_ln708_1 : 3
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_35 : 3
		trunc_ln708_2 : 4
		sext_ln1118_3 : 1
		r_V_7 : 1
		sext_ln1118_5 : 1
		r_V_20 : 2
		tmp_9 : 1
		sext_ln1118_6 : 2
		tmp_s : 1
		sext_ln1118_7 : 2
		r_V_21 : 3
		sext_ln1118_8 : 4
		add_ln1192_12 : 5
		mul_ln728 : 1
		trunc_ln708_8 : 1
		ret_V_44 : 1
		sext_ln1118_13 : 1
		sext_ln1118_14 : 1
		r_V_24 : 2
		trunc_ln708_10 : 3
		r_V_27 : 1
		trunc_ln708_12 : 2
	State 4
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		sext_ln1118 : 4
		trunc_ln1193 : 4
		p_shl : 5
		sub_ln1193_1 : 6
		ret_V_2 : 7
		sext_ln1116 : 1
		r_V_18 : 2
		ret_V_4 : 3
		sext_ln703_3 : 1
		mul_ln703 : 2
		sext_ln703_4 : 3
		ret_V_38 : 4
		mul_ln1192_5 : 1
		sext_ln1192_11 : 1
		sub_ln1192_1 : 2
		rhs_V_2 : 1
		add_ln1192_16 : 3
		sext_ln1118_9 : 1
		mul_ln728_2 : 2
		tmp_4 : 3
		rhs_V_3 : 4
		add_ln1192_17 : 5
		sext_ln1116_5 : 1
		sext_ln1192_15 : 1
		add_ln1192_22 : 2
		sext_ln1192_17 : 3
		mul_ln1192_11 : 4
		ret_V_20 : 5
		r_V_23 : 2
		sext_ln1118_12 : 3
		sext_ln728_6 : 1
		ret_V_45 : 4
		p_Val2_32 : 1
	State 5
		mul_ln700 : 1
		sext_ln1192_3 : 1
		ret_V_34 : 2
		add_ln1192 : 3
		sext_ln703 : 1
		ret_V_9 : 2
		ret_V_11 : 1
		sext_ln1116_2 : 3
		sext_ln1118_1 : 2
		r_V_5 : 4
		sext_ln728_4 : 1
		mul_ln728_3 : 2
		tmp_5 : 3
		rhs_V_4 : 4
		add_ln1192_19 : 5
		ret_V_42 : 6
		trunc_ln708_9 : 7
		sext_ln1192_18 : 1
		ret_V_46 : 2
		ret_V_24 : 3
		sext_ln1192_13 : 4
		mul_ln1192_7 : 5
		ret_V_47 : 6
		trunc_ln708_6 : 7
		sext_ln703_6 : 1
		ret_V_49 : 2
	State 6
		mul_ln700_1 : 1
		sext_ln1192_7 : 1
		mul_ln1192_3 : 2
		r_V_25 : 1
		r_V_26 : 1
		sext_ln1118_15 : 2
		tmp_6 : 2
		sext_ln700_5 : 3
		ret_V_26 : 4
		ret_V_30 : 1
		sext_ln1192_19 : 5
		sext_ln1192_20 : 2
		mul_ln1192_9 : 6
	State 7
		rhs_V : 1
		ret_V_36 : 2
		trunc_ln708_3 : 3
		write_ln50 : 4
		mul_ln1192_4 : 1
		ret_V_39 : 2
		tmp : 3
		sext_ln708_1 : 4
		write_ln51 : 5
		mul_ln1192_10 : 1
		ret_V_50 : 2
		tmp_8 : 3
		sext_ln708_2 : 4
		write_ln54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  grp_operator_s_fu_283  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_290  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_297  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_304  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_311  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_318  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_325  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_332  |    0    |  0.603  |    10   |   116   |
|   call   |  grp_operator_s_fu_339  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_346  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_353  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_360  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_367  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_374  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_381  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_388  |    0    |  0.603  |    10   |   116   |
|          |  grp_operator_s_fu_395  |    0    |  0.603  |    10   |   116   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     ret_V_40_fu_474     |    0    |    0    |    0    |    29   |
|          |   add_ln1192_8_fu_526   |    0    |    0    |    0    |    29   |
|          |     ret_V_37_fu_544     |    0    |    0    |    0    |    22   |
|          |   add_ln1192_7_fu_567   |    0    |    0    |    0    |    29   |
|          |     add_ln703_fu_592    |    0    |    0    |    0    |    21   |
|          |     add_ln700_fu_607    |    0    |    0    |    0    |    22   |
|          |     ret_V_43_fu_619     |    0    |    0    |    0    |    22   |
|          |    add_ln703_1_fu_635   |    0    |    0    |    0    |    21   |
|          |   add_ln1192_30_fu_639  |    0    |    0    |    0    |    22   |
|          |   add_ln1192_28_fu_645  |    0    |    0    |    0    |    22   |
|          |     ret_V_33_fu_692     |    0    |    0    |    0    |    37   |
|          |     ret_V_35_fu_710     |    0    |    0    |    0    |    29   |
|          |   add_ln1192_12_fu_793  |    0    |    0    |    0    |    22   |
|    add   |     ret_V_44_fu_817     |    0    |    0    |    0    |    21   |
|          |    add_ln703_2_fu_879   |    0    |    0    |    0    |    21   |
|          |      ret_V_2_fu_907     |    0    |    0    |    0    |    22   |
|          |   add_ln1192_16_fu_960  |    0    |    0    |    0    |    22   |
|          |   add_ln1192_17_fu_988  |    0    |    0    |    0    |    22   |
|          |    add_ln1192_fu_1042   |    0    |    0    |    0    |    22   |
|          |     ret_V_11_fu_1055    |    0    |    0    |    0    |    16   |
|          |  add_ln1192_19_fu_1087  |    0    |    0    |    0    |    22   |
|          |     ret_V_42_fu_1092    |    0    |    0    |    0    |    22   |
|          |     ret_V_46_fu_1119    |    0    |    0    |    0    |    22   |
|          |     ret_V_24_fu_1124    |    0    |    0    |    0    |    22   |
|          |     ret_V_13_fu_1171    |    0    |    0    |    0    |    25   |
|          |     ret_V_30_fu_1220    |    0    |    0    |    0    |    17   |
|          |     ret_V_39_fu_1269    |    0    |    0    |    0    |    51   |
|          |     ret_V_50_fu_1302    |    0    |    0    |    0    |    44   |
|----------|-------------------------|---------|---------|---------|---------|
|          |    mul_ln1118_fu_586    |    2    |    0    |    0    |    32   |
|          |   mul_ln1118_5_fu_664   |    2    |    0    |    0    |    22   |
|          |      r_V_22_fu_799      |    3    |    0    |    0    |    21   |
|          |      r_V_27_fu_863      |    2    |    0    |    0    |    20   |
|          |   mul_ln1192_5_fu_930   |    2    |    0    |    0    |    32   |
|          |    mul_ln728_2_fu_970   |    0    |    0    |    0    |    49   |
|          |    mul_ln700_fu_1023    |    2    |    0    |    0    |    21   |
|          |   mul_ln728_3_fu_1069   |    0    |    0    |    0    |    49   |
|          |   mul_ln700_1_fu_1165   |    3    |    0    |    0    |    21   |
|          |      r_V_26_fu_1195     |    0    |    0    |    0    |    49   |
|          |   mul_ln1192_4_fu_1263  |    2    |    0    |    0    |    27   |
|    mul   |  mul_ln1192_10_fu_1296  |    2    |    0    |    0    |    30   |
|          |   mul_ln1192_6_fu_1323  |    1    |    0    |    0    |    0    |
|          |      r_V_12_fu_1340     |    1    |    0    |    0    |    0    |
|          |      r_V_4_fu_1363      |    1    |    0    |    0    |    0    |
|          |   mul_ln1192_2_fu_1369  |    1    |    0    |    0    |    0    |
|          |   mul_ln700_2_fu_1374   |    1    |    0    |    0    |    0    |
|          |   mul_ln700_3_fu_1381   |    1    |    0    |    0    |    0    |
|          |   mul_ln728_4_fu_1387   |    1    |    0    |    0    |    0    |
|          |    mul_ln1192_fu_1403   |    1    |    0    |    0    |    0    |
|          |      r_V_7_fu_1418      |    1    |    0    |    0    |    0    |
|          |    mul_ln728_fu_1424    |    1    |    0    |    0    |    0    |
|          |   mul_ln728_1_fu_1454   |    1    |    0    |    0    |    0    |
|          |   mul_ln1192_3_fu_1495  |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sub_ln1192_fu_538    |    0    |    0    |    0    |    22   |
|          |      r_V_20_fu_753      |    0    |    0    |    0    |    22   |
|          |      r_V_21_fu_783      |    0    |    0    |    0    |    21   |
|          |      r_V_24_fu_844      |    0    |    0    |    0    |    27   |
|    sub   |   sub_ln1193_1_fu_901   |    0    |    0    |    0    |    22   |
|          |   sub_ln1192_1_fu_947   |    0    |    0    |    0    |    45   |
|          |     ret_V_34_fu_1036    |    0    |    0    |    0    |    22   |
|          |     ret_V_49_fu_1153    |    0    |    0    |    0    |    16   |
|          |      r_V_25_fu_1186     |    0    |    0    |    0    |    16   |
|          |     ret_V_36_fu_1241    |    0    |    0    |    0    |    61   |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1346       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1354       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1394       |    1    |    0    |    0    |    0    |
|  muladd  |       grp_fu_1410       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1438       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1446       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1470       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1486       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1430       |    1    |    0    |    0    |    0    |
|  addmul  |       grp_fu_1478       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1501       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| submuladd|       grp_fu_1330       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| addmuladd|       grp_fu_1460       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   x_V_read_read_fu_242  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          | write_ln50_write_fu_248 |    0    |    0    |    0    |    0    |
|          | write_ln51_write_fu_255 |    0    |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_262 |    0    |    0    |    0    |    0    |
|          | write_ln53_write_fu_269 |    0    |    0    |    0    |    0    |
|          | write_ln54_write_fu_276 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     p_Val2_s_fu_402     |    0    |    0    |    0    |    0    |
|          |     p_Val2_2_fu_412     |    0    |    0    |    0    |    0    |
|          |     p_Val2_1_fu_426     |    0    |    0    |    0    |    0    |
|          |     p_Val2_4_fu_440     |    0    |    0    |    0    |    0    |
|          |     p_Val2_5_fu_450     |    0    |    0    |    0    |    0    |
|          |       tmp_7_fu_464      |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_7_fu_479  |    0    |    0    |    0    |    0    |
|          |     trunc_ln_fu_507     |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_550  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_5_fu_573  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_625  |    0    |    0    |    0    |    0    |
|partselect|  trunc_ln708_11_fu_651  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_13_fu_670  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_697  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_715  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_8_fu_804  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_10_fu_850  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_12_fu_869  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_9_fu_1098  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_6_fu_1137  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_1246  |    0    |    0    |    0    |    0    |
|          |       tmp_fu_1275       |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_1308      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sext_ln1265_fu_422   |    0    |    0    |    0    |    0    |
|          |    sext_ln727_fu_436    |    0    |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_460   |    0    |    0    |    0    |    0    |
|          |      r_V_11_fu_489      |    0    |    0    |    0    |    0    |
|          |      lhs_V_5_fu_493     |    0    |    0    |    0    |    0    |
|          |    sext_ln728_fu_497    |    0    |    0    |    0    |    0    |
|          |       r_V_3_fu_516      |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_583  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_597   |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_661  |    0    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_679   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_682  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_707  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_725  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_735  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_739  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_749  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_767  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_779  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_789  |    0    |    0    |    0    |    0    |
|          |      rhs_V_6_fu_814     |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_13_fu_829  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_14_fu_840  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_860  |    0    |    0    |    0    |    0    |
|          |       lhs_V_fu_884      |    0    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_887   |    0    |    0    |    0    |    0    |
|          |    sext_ln1116_fu_913   |    0    |    0    |    0    |    0    |
|          |   sext_ln703_3_fu_917   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_921  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_924  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_927  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_943  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_966  |    0    |    0    |    0    |    0    |
|          |      rhs_V_3_fu_984     |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln1116_5_fu_994  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_998  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_6_fu_1009  |    0    |    0    |    0    |    0    |
|          |    sext_ln708_fu_1013   |    0    |    0    |    0    |    0    |
|          |    sext_ln700_fu_1017   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_1020  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_2_fu_1029  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_3_fu_1032  |    0    |    0    |    0    |    0    |
|          |    sext_ln703_fu_1048   |    0    |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_1052  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_1061  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_4_fu_1065  |    0    |    0    |    0    |    0    |
|          |     rhs_V_4_fu_1083     |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_1115 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_1130 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_1133 |    0    |    0    |    0    |    0    |
|          |   sext_ln703_6_fu_1146  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_7_fu_1150  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_1159  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_1162  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_1176  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_1179  |    0    |    0    |    0    |    0    |
|          |   sext_ln1253_fu_1183   |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_1192  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_1201 |    0    |    0    |    0    |    0    |
|          |   sext_ln700_5_fu_1213  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_8_fu_1217  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_20_fu_1226 |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_1237      |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_1257 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_8_fu_1260  |    0    |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_1285  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_21_fu_1290 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_1293 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_2_fu_1318  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |      lhs_V_1_fu_500     |    0    |    0    |    0    |    0    |
|          |      lhs_V_3_fu_519     |    0    |    0    |    0    |    0    |
|          |      rhs_V_1_fu_531     |    0    |    0    |    0    |    0    |
|          |     trunc_ln1_fu_560    |    0    |    0    |    0    |    0    |
|          |      shl_ln1_fu_600     |    0    |    0    |    0    |    0    |
|          |      rhs_V_5_fu_612     |    0    |    0    |    0    |    0    |
|          |      lhs_V_2_fu_685     |    0    |    0    |    0    |    0    |
|          |      r_V_19_fu_728      |    0    |    0    |    0    |    0    |
|          |      shl_ln_fu_742      |    0    |    0    |    0    |    0    |
|          |       tmp_9_fu_759      |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_s_fu_771      |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_3_fu_822   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_4_fu_833   |    0    |    0    |    0    |    0    |
|          |       p_shl_fu_893      |    0    |    0    |    0    |    0    |
|          |      lhs_V_4_fu_936     |    0    |    0    |    0    |    0    |
|          |      rhs_V_2_fu_953     |    0    |    0    |    0    |    0    |
|          |       tmp_4_fu_976      |    0    |    0    |    0    |    0    |
|          |     lhs_V_6_fu_1002     |    0    |    0    |    0    |    0    |
|          |      tmp_5_fu_1075      |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_1108      |    0    |    0    |    0    |    0    |
|          |      tmp_6_fu_1205      |    0    |    0    |    0    |    0    |
|          |      tmp_3_fu_1230      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln1193_fu_890   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    45   |  10.251 |   170   |   3317  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|sin_lut_samples_V|    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    1   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_12_reg_1678|   20   |
| add_ln1192_17_reg_1738|   38   |
|  add_ln1192_reg_1773  |   15   |
|  add_ln703_1_reg_1638 |   14   |
|  add_ln703_2_reg_1708 |   14   |
|   add_ln703_reg_1628  |   14   |
|    lhs_V_5_reg_1578   |   15   |
| mul_ln1118_5_reg_1648 |   44   |
|  mul_ln1118_reg_1623  |   46   |
| mul_ln1192_2_reg_1608 |   22   |
| mul_ln1192_3_reg_1818 |   40   |
| mul_ln1192_6_reg_1563 |   22   |
| mul_ln1192_9_reg_1823 |   31   |
|  mul_ln700_1_reg_1813 |   54   |
|   mul_ln700_reg_1768  |   50   |
|   mul_ln728_reg_1683  |   21   |
|      p_0_reg_1808     |    9   |
|      p_2_reg_1758     |    9   |
|      p_6_reg_1733     |    9   |
|   p_Val2_10_reg_1778  |    9   |
|   p_Val2_1_reg_1524   |   14   |
|   p_Val2_27_reg_1753  |    9   |
|   p_Val2_2_reg_1516   |   14   |
|   p_Val2_32_reg_1798  |    9   |
|   p_Val2_38_reg_1763  |    9   |
|   p_Val2_4_reg_1537   |   14   |
|   p_Val2_5_reg_1543   |   14   |
|  p_Val2_s_24_reg_1723 |    9   |
|   p_Val2_s_reg_1509   |   14   |
|    r_V_12_reg_1588    |   28   |
|    r_V_19_reg_1668    |   17   |
|     r_V_4_reg_1603    |   28   |
|     r_V_5_reg_1783    |   21   |
|     r_V_7_reg_1673    |   23   |
|   ret_V_17_reg_1583   |   23   |
|   ret_V_20_reg_1743   |   16   |
|   ret_V_27_reg_1593   |   22   |
|    ret_V_2_reg_1713   |   33   |
|   ret_V_38_reg_1728   |   18   |
|   ret_V_44_reg_1693   |   15   |
|   ret_V_45_reg_1748   |   24   |
|   ret_V_49_reg_1803   |   10   |
|    ret_V_4_reg_1718   |   18   |
|  sext_ln727_reg_1532  |   22   |
| sext_ln728_1_reg_1557 |   22   |
|     tmp_7_reg_1568    |   13   |
|trunc_ln708_10_reg_1698|   13   |
|trunc_ln708_11_reg_1643|   14   |
|trunc_ln708_12_reg_1703|   14   |
|trunc_ln708_13_reg_1653|   14   |
| trunc_ln708_1_reg_1658|   14   |
| trunc_ln708_2_reg_1663|   14   |
| trunc_ln708_4_reg_1613|   14   |
| trunc_ln708_5_reg_1618|   14   |
| trunc_ln708_6_reg_1793|   14   |
| trunc_ln708_7_reg_1573|   14   |
| trunc_ln708_8_reg_1688|   14   |
| trunc_ln708_9_reg_1788|   14   |
| trunc_ln708_s_reg_1633|   14   |
|   trunc_ln_reg_1598   |   14   |
+-----------------------+--------+
|         Total         |  1150  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1410 |  p0  |   2  |  22  |   44   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   44   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   45   |   10   |   170  |  3317  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1150  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   45   |   10   |  1320  |  3326  |
+-----------+--------+--------+--------+--------+--------+
