
adbms-code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ac  0800d480  0800d480  0000e480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc2c  0800dc2c  0000f2d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dc2c  0800dc2c  0000ec2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc34  0800dc34  0000f2d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc34  0800dc34  0000ec34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dc38  0800dc38  0000ec38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  0800dc3c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f2d4  2**0
                  CONTENTS
 10 .bss          00001f8c  200002d4  200002d4  0000f2d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002260  20002260  0000f2d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f2d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a5cb  00000000  00000000  0000f304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040ea  00000000  00000000  000298cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001688  00000000  00000000  0002d9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001132  00000000  00000000  0002f048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000257ff  00000000  00000000  0003017a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c848  00000000  00000000  00055979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d665b  00000000  00000000  000721c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014881c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006fac  00000000  00000000  00148860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0014f80c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d464 	.word	0x0800d464

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	0800d464 	.word	0x0800d464

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <Pec15_Calc>:
* @return CRC15_Value
*
*******************************************************************************
*/
uint16_t Pec15_Calc(uint8_t len, uint8_t *data)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 8000f80:	2310      	movs	r3, #16
 8000f82:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000f84:	2300      	movs	r3, #0
 8000f86:	737b      	strb	r3, [r7, #13]
 8000f88:	e019      	b.n	8000fbe <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	09db      	lsrs	r3, r3, #7
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	7b7a      	ldrb	r2, [r7, #13]
 8000f92:	6839      	ldr	r1, [r7, #0]
 8000f94:	440a      	add	r2, r1
 8000f96:	7812      	ldrb	r2, [r2, #0]
 8000f98:	4053      	eors	r3, r2
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 8000fa0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fa4:	021b      	lsls	r3, r3, #8
 8000fa6:	b21a      	sxth	r2, r3
 8000fa8:	897b      	ldrh	r3, [r7, #10]
 8000faa:	490b      	ldr	r1, [pc, #44]	@ (8000fd8 <Pec15_Calc+0x64>)
 8000fac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4053      	eors	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000fb8:	7b7b      	ldrb	r3, [r7, #13]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	737b      	strb	r3, [r7, #13]
 8000fbe:	7b7a      	ldrb	r2, [r7, #13]
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d3e1      	bcc.n	8000f8a <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8000fc6:	89fb      	ldrh	r3, [r7, #14]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	b29b      	uxth	r3, r3
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	0800d6a8 	.word	0x0800d6a8

08000fdc <Pec10_Calc>:
* @return CRC10_Value
*
*******************************************************************************
*/
uint16_t Pec10_Calc(bool isRxCmd, int len, uint8_t *data)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b087      	sub	sp, #28
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 8000fea:	2310      	movs	r3, #16
 8000fec:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 8000fee:	238f      	movs	r3, #143	@ 0x8f
 8000ff0:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < len; ++nByteIndex)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	757b      	strb	r3, [r7, #21]
 8000ff6:	e024      	b.n	8001042 <Pec10_Calc+0x66>
    {
        /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)data[nByteIndex] << 2u);
 8000ff8:	7d7b      	ldrb	r3, [r7, #21]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	b29a      	uxth	r2, r3
 8001004:	8afb      	ldrh	r3, [r7, #22]
 8001006:	4053      	eors	r3, r2
 8001008:	82fb      	strh	r3, [r7, #22]
 
        /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 800100a:	2308      	movs	r3, #8
 800100c:	753b      	strb	r3, [r7, #20]
 800100e:	e012      	b.n	8001036 <Pec10_Calc+0x5a>
        {
            /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 8001010:	8afb      	ldrh	r3, [r7, #22]
 8001012:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001016:	2b00      	cmp	r3, #0
 8001018:	d007      	beq.n	800102a <Pec10_Calc+0x4e>
            {
                nRemainder = (uint16_t)((nRemainder << 1u));
 800101a:	8afb      	ldrh	r3, [r7, #22]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001020:	8afa      	ldrh	r2, [r7, #22]
 8001022:	8a7b      	ldrh	r3, [r7, #18]
 8001024:	4053      	eors	r3, r2
 8001026:	82fb      	strh	r3, [r7, #22]
 8001028:	e002      	b.n	8001030 <Pec10_Calc+0x54>
            }
            else
            {
                nRemainder = (uint16_t)(nRemainder << 1u);
 800102a:	8afb      	ldrh	r3, [r7, #22]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 8001030:	7d3b      	ldrb	r3, [r7, #20]
 8001032:	3b01      	subs	r3, #1
 8001034:	753b      	strb	r3, [r7, #20]
 8001036:	7d3b      	ldrb	r3, [r7, #20]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e9      	bne.n	8001010 <Pec10_Calc+0x34>
    for (nByteIndex = 0u; nByteIndex < len; ++nByteIndex)
 800103c:	7d7b      	ldrb	r3, [r7, #21]
 800103e:	3301      	adds	r3, #1
 8001040:	757b      	strb	r3, [r7, #21]
 8001042:	7d7b      	ldrb	r3, [r7, #21]
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	429a      	cmp	r2, r3
 8001048:	dcd6      	bgt.n	8000ff8 <Pec10_Calc+0x1c>
            }
        }
    }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (isRxCmd)
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00e      	beq.n	800106e <Pec10_Calc+0x92>
    {  
        nRemainder ^= (uint16_t)(((uint16_t)data[len] & (uint8_t)0xFC) << 2u);
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	b21b      	sxth	r3, r3
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	b21b      	sxth	r3, r3
 800105e:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 8001062:	b21a      	sxth	r2, r3
 8001064:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001068:	4053      	eors	r3, r2
 800106a:	b21b      	sxth	r3, r3
 800106c:	82fb      	strh	r3, [r7, #22]
    }
    /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800106e:	2306      	movs	r3, #6
 8001070:	753b      	strb	r3, [r7, #20]
 8001072:	e012      	b.n	800109a <Pec10_Calc+0xbe>
    {
        /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001074:	8afb      	ldrh	r3, [r7, #22]
 8001076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800107a:	2b00      	cmp	r3, #0
 800107c:	d007      	beq.n	800108e <Pec10_Calc+0xb2>
        {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800107e:	8afb      	ldrh	r3, [r7, #22]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001084:	8afa      	ldrh	r2, [r7, #22]
 8001086:	8a7b      	ldrh	r3, [r7, #18]
 8001088:	4053      	eors	r3, r2
 800108a:	82fb      	strh	r3, [r7, #22]
 800108c:	e002      	b.n	8001094 <Pec10_Calc+0xb8>
        }
        else
        {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800108e:	8afb      	ldrh	r3, [r7, #22]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001094:	7d3b      	ldrb	r3, [r7, #20]
 8001096:	3b01      	subs	r3, #1
 8001098:	753b      	strb	r3, [r7, #20]
 800109a:	7d3b      	ldrb	r3, [r7, #20]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1e9      	bne.n	8001074 <Pec10_Calc+0x98>
        }
    }
    return ((uint16_t)(nRemainder & 0x3FFu));
 80010a0:	8afb      	ldrh	r3, [r7, #22]
 80010a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010a6:	b29b      	uxth	r3, r3
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	371c      	adds	r7, #28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	0000      	movs	r0, r0
	...

080010b8 <Set_UnderOver_Voltage_Threshold>:
 * @return VoltageThreshold_value
 *
 *******************************************************************************
*/
uint16_t Set_UnderOver_Voltage_Threshold(float voltage)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t v_th_value;
  uint8_t rbits = 12;
 80010c2:	230c      	movs	r3, #12
 80010c4:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 80010c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80010ca:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80010ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010d2:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff fa36 	bl	8000548 <__aeabi_f2d>
 80010dc:	a314      	add	r3, pc, #80	@ (adr r3, 8001130 <Set_UnderOver_Voltage_Threshold+0x78>)
 80010de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e2:	f7ff fbb3 	bl	800084c <__aeabi_ddiv>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f7ff fd5b 	bl	8000ba8 <__aeabi_d2f>
 80010f2:	4603      	mov	r3, r0
 80010f4:	607b      	str	r3, [r7, #4]
  v_th_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	3b01      	subs	r3, #1
 80010fa:	2202      	movs	r2, #2
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	ee07 3a90 	vmov	s15, r3
 8001104:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001108:	edd7 7a01 	vldr	s15, [r7, #4]
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001114:	ee17 3a90 	vmov	r3, s15
 8001118:	81bb      	strh	r3, [r7, #12]
  v_th_value &= 0xFFF;
 800111a:	89bb      	ldrh	r3, [r7, #12]
 800111c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001120:	81bb      	strh	r3, [r7, #12]
  return v_th_value;
 8001122:	89bb      	ldrh	r3, [r7, #12]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	f3af 8000 	nop.w
 8001130:	30553261 	.word	0x30553261
 8001134:	3f63a92a 	.word	0x3f63a92a

08001138 <ADBMS_Set_Config_A>:

void ADBMS_Set_Config_A(cfa_ *cfg_a, uint8_t *cfg_a_tx_buffer)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001142:	2300      	movs	r3, #0
 8001144:	73fb      	strb	r3, [r7, #15]
 8001146:	e0f7      	b.n	8001338 <ADBMS_Set_Config_A+0x200>
    {
        cfg_a_tx_buffer[cic * DATA_LEN + 0] = (uint8_t)(((cfg_a[cic].refon & 0x01) << 7) | (cfg_a[cic].cth & 0x07));
 8001148:	7bfa      	ldrb	r2, [r7, #15]
 800114a:	4613      	mov	r3, r2
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4413      	add	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	461a      	mov	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4413      	add	r3, r2
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800115e:	b2db      	uxtb	r3, r3
 8001160:	b25b      	sxtb	r3, r3
 8001162:	01db      	lsls	r3, r3, #7
 8001164:	b259      	sxtb	r1, r3
 8001166:	7bfa      	ldrb	r2, [r7, #15]
 8001168:	4613      	mov	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4413      	add	r3, r2
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	461a      	mov	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800117c:	b2db      	uxtb	r3, r3
 800117e:	b25b      	sxtb	r3, r3
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	b25b      	sxtb	r3, r3
 8001186:	430b      	orrs	r3, r1
 8001188:	b259      	sxtb	r1, r3
 800118a:	7bfa      	ldrb	r2, [r7, #15]
 800118c:	4613      	mov	r3, r2
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	4413      	add	r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	461a      	mov	r2, r3
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	4413      	add	r3, r2
 800119a:	b2ca      	uxtb	r2, r1
 800119c:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 1] = (uint8_t)(cfg_a[cic].flag_d & 0xFF);
 800119e:	7bfa      	ldrb	r2, [r7, #15]
 80011a0:	4613      	mov	r3, r2
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	4413      	add	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	461a      	mov	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	1899      	adds	r1, r3, r2
 80011ae:	7bfa      	ldrb	r2, [r7, #15]
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	3301      	adds	r3, #1
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	4413      	add	r3, r2
 80011be:	784a      	ldrb	r2, [r1, #1]
 80011c0:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 2] = (uint8_t)(((cfg_a[cic].soakon & 0x01) << 7) | ((cfg_a[cic].owrng & 0x01) << 6) | ((cfg_a[cic].owa & 0x07) << 3));
 80011c2:	7bfa      	ldrb	r2, [r7, #15]
 80011c4:	4613      	mov	r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	4413      	add	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	461a      	mov	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	789b      	ldrb	r3, [r3, #2]
 80011d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	01db      	lsls	r3, r3, #7
 80011de:	b259      	sxtb	r1, r3
 80011e0:	7bfa      	ldrb	r2, [r7, #15]
 80011e2:	4613      	mov	r3, r2
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	4413      	add	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	461a      	mov	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4413      	add	r3, r2
 80011f0:	789b      	ldrb	r3, [r3, #2]
 80011f2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	b25b      	sxtb	r3, r3
 80011fa:	019b      	lsls	r3, r3, #6
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	430b      	orrs	r3, r1
 8001200:	b259      	sxtb	r1, r3
 8001202:	7bfa      	ldrb	r2, [r7, #15]
 8001204:	4613      	mov	r3, r2
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	4413      	add	r3, r2
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	461a      	mov	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	789b      	ldrb	r3, [r3, #2]
 8001214:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8001218:	b2db      	uxtb	r3, r3
 800121a:	b25b      	sxtb	r3, r3
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	b25b      	sxtb	r3, r3
 8001220:	430b      	orrs	r3, r1
 8001222:	b259      	sxtb	r1, r3
 8001224:	7bfa      	ldrb	r2, [r7, #15]
 8001226:	4613      	mov	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	4413      	add	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	3302      	adds	r3, #2
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	4413      	add	r3, r2
 8001234:	b2ca      	uxtb	r2, r1
 8001236:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 3] = (uint8_t)(cfg_a[cic].gpo & 0x00FF);
 8001238:	7bfa      	ldrb	r2, [r7, #15]
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	461a      	mov	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4413      	add	r3, r2
 8001248:	885b      	ldrh	r3, [r3, #2]
 800124a:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800124e:	b299      	uxth	r1, r3
 8001250:	7bfa      	ldrb	r2, [r7, #15]
 8001252:	4613      	mov	r3, r2
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	4413      	add	r3, r2
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	3303      	adds	r3, #3
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	4413      	add	r3, r2
 8001260:	b2ca      	uxtb	r2, r1
 8001262:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 4] = (uint8_t)((cfg_a[cic].gpo & 0x0300) >> 8);
 8001264:	7bfa      	ldrb	r2, [r7, #15]
 8001266:	4613      	mov	r3, r2
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	4413      	add	r3, r2
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	461a      	mov	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4413      	add	r3, r2
 8001274:	885b      	ldrh	r3, [r3, #2]
 8001276:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800127a:	b29b      	uxth	r3, r3
 800127c:	121b      	asrs	r3, r3, #8
 800127e:	b2d9      	uxtb	r1, r3
 8001280:	7bfa      	ldrb	r2, [r7, #15]
 8001282:	4613      	mov	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4413      	add	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	3304      	adds	r3, #4
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	4413      	add	r3, r2
 8001290:	f001 0203 	and.w	r2, r1, #3
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 5] = (uint8_t)(((cfg_a[cic].snap & 0x01) << 5) | ((cfg_a[cic].mute_st & 0x01) << 4) | ((cfg_a[cic].comm_bk & 0x01) << 3) | (cfg_a[cic].fc & 0x07));
 8001298:	7bfa      	ldrb	r2, [r7, #15]
 800129a:	4613      	mov	r3, r2
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	4413      	add	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	461a      	mov	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4413      	add	r3, r2
 80012a8:	78db      	ldrb	r3, [r3, #3]
 80012aa:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	015b      	lsls	r3, r3, #5
 80012b4:	b259      	sxtb	r1, r3
 80012b6:	7bfa      	ldrb	r2, [r7, #15]
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	461a      	mov	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	791b      	ldrb	r3, [r3, #4]
 80012c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	b25b      	sxtb	r3, r3
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	430b      	orrs	r3, r1
 80012d6:	b259      	sxtb	r1, r3
 80012d8:	7bfa      	ldrb	r2, [r7, #15]
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	461a      	mov	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4413      	add	r3, r2
 80012e8:	791b      	ldrb	r3, [r3, #4]
 80012ea:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	b25b      	sxtb	r3, r3
 80012f2:	00db      	lsls	r3, r3, #3
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	430b      	orrs	r3, r1
 80012f8:	b259      	sxtb	r1, r3
 80012fa:	7bfa      	ldrb	r2, [r7, #15]
 80012fc:	4613      	mov	r3, r2
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	4413      	add	r3, r2
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	791b      	ldrb	r3, [r3, #4]
 800130c:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8001310:	b2db      	uxtb	r3, r3
 8001312:	b25b      	sxtb	r3, r3
 8001314:	f003 0307 	and.w	r3, r3, #7
 8001318:	b25b      	sxtb	r3, r3
 800131a:	430b      	orrs	r3, r1
 800131c:	b259      	sxtb	r1, r3
 800131e:	7bfa      	ldrb	r2, [r7, #15]
 8001320:	4613      	mov	r3, r2
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	4413      	add	r3, r2
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	3305      	adds	r3, #5
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	4413      	add	r3, r2
 800132e:	b2ca      	uxtb	r2, r1
 8001330:	701a      	strb	r2, [r3, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	3301      	adds	r3, #1
 8001336:	73fb      	strb	r3, [r7, #15]
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	2b00      	cmp	r3, #0
 800133c:	f43f af04 	beq.w	8001148 <ADBMS_Set_Config_A+0x10>
    }
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3714      	adds	r7, #20
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <ADBMS_Set_Config_B>:

void ADBMS_Set_Config_B(cfb_ *cfg_b, uint8_t *cfg_b_tx_buffer)
{
 800134e:	b480      	push	{r7}
 8001350:	b085      	sub	sp, #20
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	6039      	str	r1, [r7, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
 800135c:	e09b      	b.n	8001496 <ADBMS_Set_Config_B+0x148>
    {
        cfg_b_tx_buffer[cic * DATA_LEN + 0] = (uint8_t)(cfg_b[cic].vuv & 0x0FF);
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800136c:	b299      	uxth	r1, r3
 800136e:	7bfa      	ldrb	r2, [r7, #15]
 8001370:	4613      	mov	r3, r2
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	4413      	add	r3, r2
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	461a      	mov	r2, r3
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	4413      	add	r3, r2
 800137e:	b2ca      	uxtb	r2, r1
 8001380:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 1] = (uint8_t)(((cfg_b[cic].vov & 0x00F) << 4) | ((cfg_b[cic].vuv & 0xF00) >> 8));
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	885b      	ldrh	r3, [r3, #2]
 800138c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001390:	b29b      	uxth	r3, r3
 8001392:	b25b      	sxtb	r3, r3
 8001394:	011b      	lsls	r3, r3, #4
 8001396:	b25a      	sxtb	r2, r3
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	6879      	ldr	r1, [r7, #4]
 800139e:	440b      	add	r3, r1
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	121b      	asrs	r3, r3, #8
 80013aa:	b25b      	sxtb	r3, r3
 80013ac:	f003 030f 	and.w	r3, r3, #15
 80013b0:	b25b      	sxtb	r3, r3
 80013b2:	4313      	orrs	r3, r2
 80013b4:	b259      	sxtb	r1, r3
 80013b6:	7bfa      	ldrb	r2, [r7, #15]
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	3301      	adds	r3, #1
 80013c2:	683a      	ldr	r2, [r7, #0]
 80013c4:	4413      	add	r3, r2
 80013c6:	b2ca      	uxtb	r2, r1
 80013c8:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 2] = (uint8_t)((cfg_b[cic].vov & 0xFF0) >> 4);
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	885b      	ldrh	r3, [r3, #2]
 80013d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013d8:	b29b      	uxth	r3, r3
 80013da:	1119      	asrs	r1, r3, #4
 80013dc:	7bfa      	ldrb	r2, [r7, #15]
 80013de:	4613      	mov	r3, r2
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	4413      	add	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	3302      	adds	r3, #2
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	4413      	add	r3, r2
 80013ec:	b2ca      	uxtb	r2, r1
 80013ee:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 3] = (uint8_t)(((cfg_b[cic].dtmen & 0x01) << 7) | ((cfg_b[cic].dtrng & 0x01) << 6) | (cfg_b[cic].dcto & 0x3F));
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	78db      	ldrb	r3, [r3, #3]
 80013fa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	b25b      	sxtb	r3, r3
 8001402:	01db      	lsls	r3, r3, #7
 8001404:	b25a      	sxtb	r2, r3
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	00db      	lsls	r3, r3, #3
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	440b      	add	r3, r1
 800140e:	78db      	ldrb	r3, [r3, #3]
 8001410:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001414:	b2db      	uxtb	r3, r3
 8001416:	b25b      	sxtb	r3, r3
 8001418:	019b      	lsls	r3, r3, #6
 800141a:	b25b      	sxtb	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b25a      	sxtb	r2, r3
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	6879      	ldr	r1, [r7, #4]
 8001426:	440b      	add	r3, r1
 8001428:	791b      	ldrb	r3, [r3, #4]
 800142a:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800142e:	b2db      	uxtb	r3, r3
 8001430:	b25b      	sxtb	r3, r3
 8001432:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001436:	b25b      	sxtb	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b259      	sxtb	r1, r3
 800143c:	7bfa      	ldrb	r2, [r7, #15]
 800143e:	4613      	mov	r3, r2
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	4413      	add	r3, r2
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	3303      	adds	r3, #3
 8001448:	683a      	ldr	r2, [r7, #0]
 800144a:	4413      	add	r3, r2
 800144c:	b2ca      	uxtb	r2, r1
 800144e:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 4] = (uint8_t)(cfg_b[cic].dcc & 0x00FF);
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	88d9      	ldrh	r1, [r3, #6]
 800145a:	7bfa      	ldrb	r2, [r7, #15]
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	3304      	adds	r3, #4
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	4413      	add	r3, r2
 800146a:	b2ca      	uxtb	r2, r1
 800146c:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 5] = (uint8_t)((cfg_b[cic].dcc & 0xFF00) >> 8);
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	88db      	ldrh	r3, [r3, #6]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b299      	uxth	r1, r3
 800147c:	7bfa      	ldrb	r2, [r7, #15]
 800147e:	4613      	mov	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4413      	add	r3, r2
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	3305      	adds	r3, #5
 8001488:	683a      	ldr	r2, [r7, #0]
 800148a:	4413      	add	r3, r2
 800148c:	b2ca      	uxtb	r2, r1
 800148e:	701a      	strb	r2, [r3, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	3301      	adds	r3, #1
 8001494:	73fb      	strb	r3, [r7, #15]
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	2b00      	cmp	r3, #0
 800149a:	f43f af60 	beq.w	800135e <ADBMS_Set_Config_B+0x10>
    }
}
 800149e:	bf00      	nop
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <ADBMS_WakeUP_ICs>:

void ADBMS_WakeUP_ICs()
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
    for(uint8_t i = 0; i < NUM_CHIPS; i++){
 80014b2:	2300      	movs	r3, #0
 80014b4:	71fb      	strb	r3, [r7, #7]
 80014b6:	e012      	b.n	80014de <ADBMS_WakeUP_ICs+0x32>
        // Blocking Transmit the msg
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2110      	movs	r1, #16
 80014bc:	480c      	ldr	r0, [pc, #48]	@ (80014f0 <ADBMS_WakeUP_ICs+0x44>)
 80014be:	f002 fccd 	bl	8003e5c <HAL_GPIO_WritePin>
    	HAL_Delay(4);
 80014c2:	2004      	movs	r0, #4
 80014c4:	f001 fb80 	bl	8002bc8 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2110      	movs	r1, #16
 80014cc:	4808      	ldr	r0, [pc, #32]	@ (80014f0 <ADBMS_WakeUP_ICs+0x44>)
 80014ce:	f002 fcc5 	bl	8003e5c <HAL_GPIO_WritePin>
        HAL_Delay(4);
 80014d2:	2004      	movs	r0, #4
 80014d4:	f001 fb78 	bl	8002bc8 <HAL_Delay>
    for(uint8_t i = 0; i < NUM_CHIPS; i++){
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	3301      	adds	r3, #1
 80014dc:	71fb      	strb	r3, [r7, #7]
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0e9      	beq.n	80014b8 <ADBMS_WakeUP_ICs+0xc>
    }
}
 80014e4:	bf00      	nop
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40020000 	.word	0x40020000

080014f4 <ADBMS_Write_CMD>:

void ADBMS_Write_CMD(SPI_HandleTypeDef *hspi, uint16_t tx_cmd)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	807b      	strh	r3, [r7, #2]
    uint8_t spi_dataBuf[4];
    spi_dataBuf[0] = (uint8_t)(tx_cmd >> 8);
 8001500:	887b      	ldrh	r3, [r7, #2]
 8001502:	0a1b      	lsrs	r3, r3, #8
 8001504:	b29b      	uxth	r3, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	723b      	strb	r3, [r7, #8]
    spi_dataBuf[1] = (uint8_t)(tx_cmd);
 800150a:	887b      	ldrh	r3, [r7, #2]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	727b      	strb	r3, [r7, #9]

    uint16_t cmd_pec = Pec15_Calc(2, spi_dataBuf);
 8001510:	f107 0308 	add.w	r3, r7, #8
 8001514:	4619      	mov	r1, r3
 8001516:	2002      	movs	r0, #2
 8001518:	f7ff fd2c 	bl	8000f74 <Pec15_Calc>
 800151c:	4603      	mov	r3, r0
 800151e:	81fb      	strh	r3, [r7, #14]
    spi_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
 8001520:	89fb      	ldrh	r3, [r7, #14]
 8001522:	0a1b      	lsrs	r3, r3, #8
 8001524:	b29b      	uxth	r3, r3
 8001526:	b2db      	uxtb	r3, r3
 8001528:	72bb      	strb	r3, [r7, #10]
    spi_dataBuf[3] = (uint8_t)(cmd_pec);
 800152a:	89fb      	ldrh	r3, [r7, #14]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	72fb      	strb	r3, [r7, #11]
//    for(uint8_t i = 0; i < CMD_LEN + PEC_LEN; i++)
//    {
//    	printf("byte%d: 0x%02x\n", i, spi_dataBuf[i]);
//    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	2110      	movs	r1, #16
 8001534:	4809      	ldr	r0, [pc, #36]	@ (800155c <ADBMS_Write_CMD+0x68>)
 8001536:	f002 fc91 	bl	8003e5c <HAL_GPIO_WritePin>
    if (HAL_SPI_Transmit(hspi, spi_dataBuf, CMD_LEN + PEC_LEN, SPI_TIME_OUT) != HAL_OK)
 800153a:	f107 0108 	add.w	r1, r7, #8
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	2204      	movs	r2, #4
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f004 fbee 	bl	8005d26 <HAL_SPI_Transmit>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800154a:	2201      	movs	r2, #1
 800154c:	2110      	movs	r1, #16
 800154e:	4803      	ldr	r0, [pc, #12]	@ (800155c <ADBMS_Write_CMD+0x68>)
 8001550:	f002 fc84 	bl	8003e5c <HAL_GPIO_WritePin>
}
 8001554:	bf00      	nop
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40020000 	.word	0x40020000

08001560 <ADBMS_Write_Data>:

void ADBMS_Write_Data(SPI_HandleTypeDef *hspi, uint16_t tx_cmd, uint8_t *data, uint8_t *spi_dataBuf)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	460b      	mov	r3, r1
 800156e:	817b      	strh	r3, [r7, #10]
    spi_dataBuf[0] = (uint8_t)(tx_cmd >> 8);
 8001570:	897b      	ldrh	r3, [r7, #10]
 8001572:	0a1b      	lsrs	r3, r3, #8
 8001574:	b29b      	uxth	r3, r3
 8001576:	b2da      	uxtb	r2, r3
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	701a      	strb	r2, [r3, #0]
    spi_dataBuf[1] = (uint8_t)(tx_cmd);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	3301      	adds	r3, #1
 8001580:	897a      	ldrh	r2, [r7, #10]
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	701a      	strb	r2, [r3, #0]

    uint16_t cmd_pec = Pec15_Calc(2, spi_dataBuf);
 8001586:	6839      	ldr	r1, [r7, #0]
 8001588:	2002      	movs	r0, #2
 800158a:	f7ff fcf3 	bl	8000f74 <Pec15_Calc>
 800158e:	4603      	mov	r3, r0
 8001590:	82bb      	strh	r3, [r7, #20]
    spi_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
 8001592:	8abb      	ldrh	r3, [r7, #20]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	b29a      	uxth	r2, r3
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	3302      	adds	r3, #2
 800159c:	b2d2      	uxtb	r2, r2
 800159e:	701a      	strb	r2, [r3, #0]
    spi_dataBuf[3] = (uint8_t)(cmd_pec);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	3303      	adds	r3, #3
 80015a4:	8aba      	ldrh	r2, [r7, #20]
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	701a      	strb	r2, [r3, #0]

    // Decrementing because sends to last chip on the stack first
    for(uint8_t cic = NUM_CHIPS; cic > 0; cic--){
 80015aa:	2301      	movs	r3, #1
 80015ac:	75fb      	strb	r3, [r7, #23]
 80015ae:	e04d      	b.n	800164c <ADBMS_Write_Data+0xec>
        // Copy over data from data ptr
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++){
 80015b0:	2300      	movs	r3, #0
 80015b2:	75bb      	strb	r3, [r7, #22]
 80015b4:	e01b      	b.n	80015ee <ADBMS_Write_Data+0x8e>
            spi_dataBuf[4 + cbyte + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = data[(NUM_CHIPS-cic) * DATA_LEN + cbyte];
 80015b6:	7dfb      	ldrb	r3, [r7, #23]
 80015b8:	f1c3 0201 	rsb	r2, r3, #1
 80015bc:	4613      	mov	r3, r2
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	4413      	add	r3, r2
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	461a      	mov	r2, r3
 80015c6:	7dbb      	ldrb	r3, [r7, #22]
 80015c8:	4413      	add	r3, r2
 80015ca:	461a      	mov	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	441a      	add	r2, r3
 80015d0:	7dbb      	ldrb	r3, [r7, #22]
 80015d2:	1d19      	adds	r1, r3, #4
 80015d4:	7dfb      	ldrb	r3, [r7, #23]
 80015d6:	f1c3 0301 	rsb	r3, r3, #1
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	440b      	add	r3, r1
 80015de:	4619      	mov	r1, r3
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	440b      	add	r3, r1
 80015e4:	7812      	ldrb	r2, [r2, #0]
 80015e6:	701a      	strb	r2, [r3, #0]
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++){
 80015e8:	7dbb      	ldrb	r3, [r7, #22]
 80015ea:	3301      	adds	r3, #1
 80015ec:	75bb      	strb	r3, [r7, #22]
 80015ee:	7dbb      	ldrb	r3, [r7, #22]
 80015f0:	2b05      	cmp	r3, #5
 80015f2:	d9e0      	bls.n	80015b6 <ADBMS_Write_Data+0x56>
        }

        // Caclulate PEC10
        uint16_t data_pec = Pec10_Calc(false, DATA_LEN, (data + (NUM_CHIPS-cic) * DATA_LEN));  
 80015f4:	7dfb      	ldrb	r3, [r7, #23]
 80015f6:	f1c3 0201 	rsb	r2, r3, #1
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	461a      	mov	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4413      	add	r3, r2
 8001608:	461a      	mov	r2, r3
 800160a:	2106      	movs	r1, #6
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fce5 	bl	8000fdc <Pec10_Calc>
 8001612:	4603      	mov	r3, r0
 8001614:	827b      	strh	r3, [r7, #18]
        spi_dataBuf[4 + DATA_LEN + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = (uint8_t)(data_pec >> 8);
 8001616:	8a7b      	ldrh	r3, [r7, #18]
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	b29a      	uxth	r2, r3
 800161c:	7dfb      	ldrb	r3, [r7, #23]
 800161e:	f1c3 0301 	rsb	r3, r3, #1
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	330a      	adds	r3, #10
 8001626:	4619      	mov	r1, r3
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	440b      	add	r3, r1
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	701a      	strb	r2, [r3, #0]
        spi_dataBuf[4 + DATA_LEN + 1 + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = (uint8_t)(data_pec);
 8001630:	7dfb      	ldrb	r3, [r7, #23]
 8001632:	f1c3 0301 	rsb	r3, r3, #1
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	330b      	adds	r3, #11
 800163a:	461a      	mov	r2, r3
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	4413      	add	r3, r2
 8001640:	8a7a      	ldrh	r2, [r7, #18]
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	701a      	strb	r2, [r3, #0]
    for(uint8_t cic = NUM_CHIPS; cic > 0; cic--){
 8001646:	7dfb      	ldrb	r3, [r7, #23]
 8001648:	3b01      	subs	r3, #1
 800164a:	75fb      	strb	r3, [r7, #23]
 800164c:	7dfb      	ldrb	r3, [r7, #23]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1ae      	bne.n	80015b0 <ADBMS_Write_Data+0x50>
//    for(uint8_t i = 0; i < DATABUF_LEN; i++)
//    {
//    	printf("byte%d: 0x%02x\n", i, spi_dataBuf[i]);
//    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001652:	2200      	movs	r2, #0
 8001654:	2110      	movs	r1, #16
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <ADBMS_Write_Data+0x11c>)
 8001658:	f002 fc00 	bl	8003e5c <HAL_GPIO_WritePin>
    if (HAL_SPI_Transmit(hspi, spi_dataBuf, DATABUF_LEN, SPI_TIME_OUT) != HAL_OK)
 800165c:	f04f 33ff 	mov.w	r3, #4294967295
 8001660:	220c      	movs	r2, #12
 8001662:	6839      	ldr	r1, [r7, #0]
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f004 fb5e 	bl	8005d26 <HAL_SPI_Transmit>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800166a:	2201      	movs	r2, #1
 800166c:	2110      	movs	r1, #16
 800166e:	4803      	ldr	r0, [pc, #12]	@ (800167c <ADBMS_Write_Data+0x11c>)
 8001670:	f002 fbf4 	bl	8003e5c <HAL_GPIO_WritePin>
}
 8001674:	bf00      	nop
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40020000 	.word	0x40020000

08001680 <getVoltage>:

float getVoltage(int data)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    float voltage_float; // voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800168e:	3310      	adds	r3, #16
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe ff47 	bl	8000524 <__aeabi_i2d>
 8001696:	a30a      	add	r3, pc, #40	@ (adr r3, 80016c0 <getVoltage+0x40>)
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	f7fe ffac 	bl	80005f8 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4610      	mov	r0, r2
 80016a6:	4619      	mov	r1, r3
 80016a8:	f7ff fa7e 	bl	8000ba8 <__aeabi_d2f>
 80016ac:	4603      	mov	r3, r0
 80016ae:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	ee07 3a90 	vmov	s15, r3
}
 80016b6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	30553261 	.word	0x30553261
 80016c4:	3f23a92a 	.word	0x3f23a92a

080016c8 <ADBMS_Read_Data>:

bool ADBMS_Read_Data(SPI_HandleTypeDef *hspi, uint16_t tx_cmd, uint8_t *dataBuf, uint8_t *spi_dataBuf)
{
 80016c8:	b590      	push	{r4, r7, lr}
 80016ca:	b08d      	sub	sp, #52	@ 0x34
 80016cc:	af02      	add	r7, sp, #8
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	607a      	str	r2, [r7, #4]
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	460b      	mov	r3, r1
 80016d6:	817b      	strh	r3, [r7, #10]
//    uint8_t spi_tx_dataBuf[4] = {0x00, 0x04, 0x07, 0xc2};

    uint8_t spi_tx_dataBuf[4] = {0};
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
    spi_tx_dataBuf[0] = (uint8_t)(tx_cmd >> 8);
 80016dc:	897b      	ldrh	r3, [r7, #10]
 80016de:	0a1b      	lsrs	r3, r3, #8
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	743b      	strb	r3, [r7, #16]
    spi_tx_dataBuf[1] = (uint8_t)(tx_cmd);
 80016e6:	897b      	ldrh	r3, [r7, #10]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	747b      	strb	r3, [r7, #17]

    uint16_t cmd_pec = Pec15_Calc(2, spi_tx_dataBuf);
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	4619      	mov	r1, r3
 80016f2:	2002      	movs	r0, #2
 80016f4:	f7ff fc3e 	bl	8000f74 <Pec15_Calc>
 80016f8:	4603      	mov	r3, r0
 80016fa:	847b      	strh	r3, [r7, #34]	@ 0x22
    spi_tx_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
 80016fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80016fe:	0a1b      	lsrs	r3, r3, #8
 8001700:	b29b      	uxth	r3, r3
 8001702:	b2db      	uxtb	r3, r3
 8001704:	74bb      	strb	r3, [r7, #18]
    spi_tx_dataBuf[3] = (uint8_t)(cmd_pec);
 8001706:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001708:	b2db      	uxtb	r3, r3
 800170a:	74fb      	strb	r3, [r7, #19]
    //    {
    //    	printf("byte%d: 0x%02x\n", i, spi_tx_dataBuf[i]);
    //    }

    // Blocking Transmit Receive the cmd and data
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800170c:	2200      	movs	r2, #0
 800170e:	2110      	movs	r1, #16
 8001710:	486d      	ldr	r0, [pc, #436]	@ (80018c8 <ADBMS_Read_Data+0x200>)
 8001712:	f002 fba3 	bl	8003e5c <HAL_GPIO_WritePin>
    if (HAL_SPI_TransmitReceive(hspi, spi_tx_dataBuf, spi_dataBuf, DATABUF_LEN, SPI_TIME_OUT) != HAL_OK)
 8001716:	f107 0110 	add.w	r1, r7, #16
 800171a:	f04f 33ff 	mov.w	r3, #4294967295
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	230c      	movs	r3, #12
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f004 fc42 	bl	8005fae <HAL_SPI_TransmitReceive>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800172a:	2201      	movs	r2, #1
 800172c:	2110      	movs	r1, #16
 800172e:	4866      	ldr	r0, [pc, #408]	@ (80018c8 <ADBMS_Read_Data+0x200>)
 8001730:	f002 fb94 	bl	8003e5c <HAL_GPIO_WritePin>

    // Discard data received during transmit phase
    uint8_t *rx_dataBuf = spi_dataBuf + CMD_LEN + PEC_LEN;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3304      	adds	r3, #4
 8001738:	61fb      	str	r3, [r7, #28]

    for(uint8_t i = 0; i < DATABUF_LEN-4; i++)
 800173a:	2300      	movs	r3, #0
 800173c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001740:	e00f      	b.n	8001762 <ADBMS_Read_Data+0x9a>
    {
    	printf("byte%d: 0x%02x\n", i, rx_dataBuf[i]);
 8001742:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001746:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800174a:	69fa      	ldr	r2, [r7, #28]
 800174c:	4413      	add	r3, r2
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	485e      	ldr	r0, [pc, #376]	@ (80018cc <ADBMS_Read_Data+0x204>)
 8001754:	f009 fe6e 	bl	800b434 <iprintf>
    for(uint8_t i = 0; i < DATABUF_LEN-4; i++)
 8001758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800175c:	3301      	adds	r3, #1
 800175e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001762:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001766:	2b07      	cmp	r3, #7
 8001768:	d9eb      	bls.n	8001742 <ADBMS_Read_Data+0x7a>
    }

    // Move the incoming data from the spi data buffer to the correspoding data buffer array in memory
    bool pec_error = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001770:	2300      	movs	r3, #0
 8001772:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001776:	e09b      	b.n	80018b0 <ADBMS_Read_Data+0x1e8>
    {
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++)
 8001778:	2300      	movs	r3, #0
 800177a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800177e:	e054      	b.n	800182a <ADBMS_Read_Data+0x162>
        {
            dataBuf[cic * DATA_LEN + cbyte] = rx_dataBuf[cbyte + (DATA_LEN+PEC_LEN)*cic];
 8001780:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001784:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001788:	00db      	lsls	r3, r3, #3
 800178a:	4413      	add	r3, r2
 800178c:	461a      	mov	r2, r3
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	1899      	adds	r1, r3, r2
 8001792:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001796:	4613      	mov	r3, r2
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	4413      	add	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	461a      	mov	r2, r3
 80017a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017a4:	4413      	add	r3, r2
 80017a6:	461a      	mov	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	780a      	ldrb	r2, [r1, #0]
 80017ae:	701a      	strb	r2, [r3, #0]
            if(cbyte % 2 == 1){
 80017b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d030      	beq.n	8001820 <ADBMS_Read_Data+0x158>
                float v = getVoltage(((uint16_t)dataBuf[cic * DATA_LEN + cbyte]) << 8 | dataBuf[cic * DATA_LEN + cbyte - 1]);
 80017be:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80017c2:	4613      	mov	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	461a      	mov	r2, r3
 80017cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017d0:	4413      	add	r3, r2
 80017d2:	461a      	mov	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4413      	add	r3, r2
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	0219      	lsls	r1, r3, #8
 80017dc:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	461a      	mov	r2, r3
 80017ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017ee:	4413      	add	r3, r2
 80017f0:	3b01      	subs	r3, #1
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	4413      	add	r3, r2
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	430b      	orrs	r3, r1
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff ff40 	bl	8001680 <getVoltage>
 8001800:	ed87 0a05 	vstr	s0, [r7, #20]
                printf("v%d: %f\n", cbyte/2, v);
 8001804:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001808:	085b      	lsrs	r3, r3, #1
 800180a:	b2db      	uxtb	r3, r3
 800180c:	461c      	mov	r4, r3
 800180e:	6978      	ldr	r0, [r7, #20]
 8001810:	f7fe fe9a 	bl	8000548 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4621      	mov	r1, r4
 800181a:	482d      	ldr	r0, [pc, #180]	@ (80018d0 <ADBMS_Read_Data+0x208>)
 800181c:	f009 fe0a 	bl	800b434 <iprintf>
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++)
 8001820:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001824:	3301      	adds	r3, #1
 8001826:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800182a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800182e:	2b05      	cmp	r3, #5
 8001830:	d9a6      	bls.n	8001780 <ADBMS_Read_Data+0xb8>
            }
        }
        uint16_t rx_pec = (uint16_t)(((rx_dataBuf[DATA_LEN + (DATA_LEN+PEC_LEN)*cic] & 0x03) << 8) | rx_dataBuf[DATA_LEN + 1 + (DATA_LEN+PEC_LEN)*cic]);
 8001832:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	3306      	adds	r3, #6
 800183a:	461a      	mov	r2, r3
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	4413      	add	r3, r2
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	b21b      	sxth	r3, r3
 8001844:	021b      	lsls	r3, r3, #8
 8001846:	b21b      	sxth	r3, r3
 8001848:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800184c:	b21a      	sxth	r2, r3
 800184e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	3307      	adds	r3, #7
 8001856:	4619      	mov	r1, r3
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	440b      	add	r3, r1
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b21b      	sxth	r3, r3
 8001860:	4313      	orrs	r3, r2
 8001862:	b21b      	sxth	r3, r3
 8001864:	837b      	strh	r3, [r7, #26]
        uint16_t calc_pec = (uint16_t)Pec10_Calc(true, DATA_LEN, (rx_dataBuf + cic * DATA_LEN));		// Needs the PEC to calculate the PEC, thus have to pass full buffer
 8001866:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	461a      	mov	r2, r3
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	4413      	add	r3, r2
 8001878:	461a      	mov	r2, r3
 800187a:	2106      	movs	r1, #6
 800187c:	2001      	movs	r0, #1
 800187e:	f7ff fbad 	bl	8000fdc <Pec10_Calc>
 8001882:	4603      	mov	r3, r0
 8001884:	833b      	strh	r3, [r7, #24]
        pec_error |= (rx_pec != calc_pec);
 8001886:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800188a:	8b79      	ldrh	r1, [r7, #26]
 800188c:	8b3a      	ldrh	r2, [r7, #24]
 800188e:	4291      	cmp	r1, r2
 8001890:	bf14      	ite	ne
 8001892:	2201      	movne	r2, #1
 8001894:	2200      	moveq	r2, #0
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	4313      	orrs	r3, r2
 800189a:	2b00      	cmp	r3, #0
 800189c:	bf14      	ite	ne
 800189e:	2301      	movne	r3, #1
 80018a0:	2300      	moveq	r3, #0
 80018a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80018a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018aa:	3301      	adds	r3, #1
 80018ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80018b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f43f af5f 	beq.w	8001778 <ADBMS_Read_Data+0xb0>
    }

    return pec_error;
 80018ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
}
 80018be:	4618      	mov	r0, r3
 80018c0:	372c      	adds	r7, #44	@ 0x2c
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd90      	pop	{r4, r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40020000 	.word	0x40020000
 80018cc:	0800d480 	.word	0x0800d480
 80018d0:	0800d490 	.word	0x0800d490

080018d4 <ADBMS_Initialize>:
#include "adbms_update_values.h"

void ADBMS_Initialize(adbms_ *adbms, SPI_HandleTypeDef *hspi)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
    adbms->ICs.hspi = hspi;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	601a      	str	r2, [r3, #0]
    // Set initial configurations
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	73fb      	strb	r3, [r7, #15]
 80018e8:	e042      	b.n	8001970 <ADBMS_Initialize+0x9c>
    {
        // Init config A
        adbms->cfa[cic].refon = 1;
 80018ea:	7bfa      	ldrb	r2, [r7, #15]
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4413      	add	r3, r2
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	440b      	add	r3, r1
 80018f8:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 80018fc:	7813      	ldrb	r3, [r2, #0]
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	7013      	strb	r3, [r2, #0]
        adbms->cfa[cic].gpo = 0x3FF;  // all gpo tunred on
 8001904:	7bfa      	ldrb	r2, [r7, #15]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4613      	mov	r3, r2
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	4413      	add	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	440b      	add	r3, r1
 8001912:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8001916:	8853      	ldrh	r3, [r2, #2]
 8001918:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800191c:	f361 134e 	bfi	r3, r1, #5, #10
 8001920:	8053      	strh	r3, [r2, #2]

        // Init config B
        adbms->cfb[cic].vuv = Set_UnderOver_Voltage_Threshold(UNDERVOLTAGE);
 8001922:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8001926:	f7ff fbc7 	bl	80010b8 <Set_UnderOver_Voltage_Threshold>
 800192a:	4603      	mov	r3, r0
 800192c:	461a      	mov	r2, r3
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001934:	b291      	uxth	r1, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	330c      	adds	r3, #12
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4413      	add	r3, r2
 800193e:	88da      	ldrh	r2, [r3, #6]
 8001940:	f361 020b 	bfi	r2, r1, #0, #12
 8001944:	80da      	strh	r2, [r3, #6]
        adbms->cfb[cic].vov = Set_UnderOver_Voltage_Threshold(OVERVOLTAGE);
 8001946:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8001a18 <ADBMS_Initialize+0x144>
 800194a:	f7ff fbb5 	bl	80010b8 <Set_UnderOver_Voltage_Threshold>
 800194e:	4603      	mov	r3, r0
 8001950:	461a      	mov	r2, r3
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001958:	b291      	uxth	r1, r2
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	330c      	adds	r3, #12
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	4413      	add	r3, r2
 8001962:	891a      	ldrh	r2, [r3, #8]
 8001964:	f361 020b 	bfi	r2, r1, #0, #12
 8001968:	811a      	strh	r2, [r3, #8]
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	3301      	adds	r3, #1
 800196e:	73fb      	strb	r3, [r7, #15]
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d0b9      	beq.n	80018ea <ADBMS_Initialize+0x16>
    }

    // Package config structs into transmitable data
    ADBMS_Set_Config_A(adbms->cfa, adbms->ICs.cfg_a);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3310      	adds	r3, #16
 8001980:	4619      	mov	r1, r3
 8001982:	4610      	mov	r0, r2
 8001984:	f7ff fbd8 	bl	8001138 <ADBMS_Set_Config_A>
    ADBMS_Set_Config_B(adbms->cfb, adbms->ICs.cfg_b);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f103 0266 	add.w	r2, r3, #102	@ 0x66
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3316      	adds	r3, #22
 8001992:	4619      	mov	r1, r3
 8001994:	4610      	mov	r0, r2
 8001996:	f7ff fcda 	bl	800134e <ADBMS_Set_Config_B>

    // Write Config 
    ADBMS_WakeUP_ICs();
 800199a:	f7ff fd87 	bl	80014ac <ADBMS_WakeUP_ICs>
    ADBMS_WakeUP_ICs();
 800199e:	f7ff fd85 	bl	80014ac <ADBMS_WakeUP_ICs>
    ADBMS_Write_Data(adbms->ICs.hspi, WRCFGA, adbms->ICs.cfg_a, adbms->ICs.spi_dataBuf);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a1c <ADBMS_Initialize+0x148>)
 80019a8:	8819      	ldrh	r1, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f103 0210 	add.w	r2, r3, #16
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3304      	adds	r3, #4
 80019b4:	f7ff fdd4 	bl	8001560 <ADBMS_Write_Data>
    ADBMS_WakeUP_ICs();
 80019b8:	f7ff fd78 	bl	80014ac <ADBMS_WakeUP_ICs>
    ADBMS_Write_Data(adbms->ICs.hspi, WRCFGB, adbms->ICs.cfg_b, adbms->ICs.spi_dataBuf);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <ADBMS_Initialize+0x14c>)
 80019c2:	8819      	ldrh	r1, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f103 0216 	add.w	r2, r3, #22
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	3304      	adds	r3, #4
 80019ce:	f7ff fdc7 	bl	8001560 <ADBMS_Write_Data>

    // turn on cell sensing
    // TODO: These are currently hard coded from the datasheet. Make them configurable before release
    adbms->ICs.ADCV = 0x3E0;  // Cont on, everything else off
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80019d8:	839a      	strh	r2, [r3, #28]
    adbms->ICs.ADAX = 0x410;  // Everything off
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f44f 6282 	mov.w	r2, #1040	@ 0x410
 80019e0:	841a      	strh	r2, [r3, #32]
    ADBMS_Write_CMD(adbms->ICs.hspi, adbms->ICs.ADCV);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	8b9b      	ldrh	r3, [r3, #28]
 80019ea:	4619      	mov	r1, r3
 80019ec:	4610      	mov	r0, r2
 80019ee:	f7ff fd81 	bl	80014f4 <ADBMS_Write_CMD>
    HAL_Delay(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f001 f8e8 	bl	8002bc8 <HAL_Delay>
    ADBMS_Write_CMD(adbms->ICs.hspi, adbms->ICs.ADAX);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	8c1b      	ldrh	r3, [r3, #32]
 8001a00:	4619      	mov	r1, r3
 8001a02:	4610      	mov	r0, r2
 8001a04:	f7ff fd76 	bl	80014f4 <ADBMS_Write_CMD>
    HAL_Delay(8); // ADCs are updated at their conversion rate of 1ms
 8001a08:	2008      	movs	r0, #8
 8001a0a:	f001 f8dd 	bl	8002bc8 <HAL_Delay>
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40866666 	.word	0x40866666
 8001a1c:	20000000 	.word	0x20000000
 8001a20:	20000002 	.word	0x20000002

08001a24 <ADBMS_UpdateVoltages>:

void ADBMS_UpdateVoltages(adbms_ *adbms)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
    // get voltages from ADBMS
    bool pec = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	73fb      	strb	r3, [r7, #15]
    ADBMS_WakeUP_ICs();
 8001a30:	f7ff fd3c 	bl	80014ac <ADBMS_WakeUP_ICs>

    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVA, (adbms->ICs.cell + 0 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_dataBuf);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6818      	ldr	r0, [r3, #0]
 8001a38:	4b3a      	ldr	r3, [pc, #232]	@ (8001b24 <ADBMS_UpdateVoltages+0x100>)
 8001a3a:	8819      	ldrh	r1, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	3304      	adds	r3, #4
 8001a46:	f7ff fe3f 	bl	80016c8 <ADBMS_Read_Data>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	bf14      	ite	ne
 8001a58:	2301      	movne	r3, #1
 8001a5a:	2300      	moveq	r3, #0
 8001a5c:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVB, (adbms->ICs.cell + 1 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_dataBuf);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6818      	ldr	r0, [r3, #0]
 8001a62:	4b31      	ldr	r3, [pc, #196]	@ (8001b28 <ADBMS_UpdateVoltages+0x104>)
 8001a64:	8819      	ldrh	r1, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3324      	adds	r3, #36	@ 0x24
 8001a6a:	1d9a      	adds	r2, r3, #6
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3304      	adds	r3, #4
 8001a70:	f7ff fe2a 	bl	80016c8 <ADBMS_Read_Data>
 8001a74:	4603      	mov	r3, r0
 8001a76:	461a      	mov	r2, r3
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	bf14      	ite	ne
 8001a82:	2301      	movne	r3, #1
 8001a84:	2300      	moveq	r3, #0
 8001a86:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVC, (adbms->ICs.cell + 2 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_dataBuf);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6818      	ldr	r0, [r3, #0]
 8001a8c:	4b27      	ldr	r3, [pc, #156]	@ (8001b2c <ADBMS_UpdateVoltages+0x108>)
 8001a8e:	8819      	ldrh	r1, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3324      	adds	r3, #36	@ 0x24
 8001a94:	f103 020c 	add.w	r2, r3, #12
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3304      	adds	r3, #4
 8001a9c:	f7ff fe14 	bl	80016c8 <ADBMS_Read_Data>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	bf14      	ite	ne
 8001aae:	2301      	movne	r3, #1
 8001ab0:	2300      	moveq	r3, #0
 8001ab2:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVD, (adbms->ICs.cell + 3 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_dataBuf);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6818      	ldr	r0, [r3, #0]
 8001ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b30 <ADBMS_UpdateVoltages+0x10c>)
 8001aba:	8819      	ldrh	r1, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3324      	adds	r3, #36	@ 0x24
 8001ac0:	f103 0212 	add.w	r2, r3, #18
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	f7ff fdfe 	bl	80016c8 <ADBMS_Read_Data>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	bf14      	ite	ne
 8001ada:	2301      	movne	r3, #1
 8001adc:	2300      	moveq	r3, #0
 8001ade:	73fb      	strb	r3, [r7, #15]
    pec |= ADBMS_Read_Data(adbms->ICs.hspi, RDCVE, (adbms->ICs.cell + 4 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_dataBuf);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <ADBMS_UpdateVoltages+0x110>)
 8001ae6:	8819      	ldrh	r1, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3324      	adds	r3, #36	@ 0x24
 8001aec:	f103 0218 	add.w	r2, r3, #24
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3304      	adds	r3, #4
 8001af4:	f7ff fde8 	bl	80016c8 <ADBMS_Read_Data>
 8001af8:	4603      	mov	r3, r0
 8001afa:	461a      	mov	r2, r3
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	bf14      	ite	ne
 8001b06:	2301      	movne	r3, #1
 8001b08:	2300      	moveq	r3, #0
 8001b0a:	73fb      	strb	r3, [r7, #15]
    adbms->voltage_pec_failure = pec;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	7bfa      	ldrb	r2, [r7, #15]
 8001b10:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb

    // calulate new values with the updated raw ones
     ADBMS_CalculateValues_Voltages(adbms);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f000 f80f 	bl	8001b38 <ADBMS_CalculateValues_Voltages>
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000004 	.word	0x20000004
 8001b28:	20000006 	.word	0x20000006
 8001b2c:	20000008 	.word	0x20000008
 8001b30:	2000000a 	.word	0x2000000a
 8001b34:	2000000c 	.word	0x2000000c

08001b38 <ADBMS_CalculateValues_Voltages>:
    // calulate new values with the updated raw ones
    ADBMS_CalculateValues_Temps(adbms);
}

void ADBMS_CalculateValues_Voltages(adbms_ *adbms)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    // reset current pec failures if there is no current failure
    if(!adbms->voltage_pec_failure && !adbms->temp_pec_failure && !adbms->status_reg_pec_failure) { 
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8001b46:	f083 0301 	eor.w	r3, r3, #1
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d014      	beq.n	8001b7a <ADBMS_CalculateValues_Voltages+0x42>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8001b56:	f083 0301 	eor.w	r3, r3, #1
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00c      	beq.n	8001b7a <ADBMS_CalculateValues_Voltages+0x42>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8001b66:	f083 0301 	eor.w	r3, r3, #1
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d004      	beq.n	8001b7a <ADBMS_CalculateValues_Voltages+0x42>
        adbms->current_pec_failures = 0;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    }

    // if there is a pec failure, process it and don't update values
    if(adbms->voltage_pec_failure) {
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d022      	beq.n	8001bca <ADBMS_CalculateValues_Voltages+0x92>
        adbms->current_pec_failures += adbms->voltage_pec_failure;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8001b90:	ee07 3a90 	vmov	s15, r3
 8001b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
        if(adbms->current_pec_failures > PEC_FAILURE_THRESHOLD) {
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 8001ba8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001bac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb4:	dd04      	ble.n	8001bc0 <ADBMS_CalculateValues_Voltages+0x88>
            adbms->pec_fault_ = 1;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        }else {
            adbms->pec_fault_ = 0;
        }
        return;
 8001bbe:	e0b1      	b.n	8001d24 <ADBMS_CalculateValues_Voltages+0x1ec>
            adbms->pec_fault_ = 0;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        return;
 8001bc8:	e0ac      	b.n	8001d24 <ADBMS_CalculateValues_Voltages+0x1ec>
    }

    // calculate the total, max, and min voltage
    adbms->total_v = 0;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    adbms->max_v = 0;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    adbms->min_v = FLT_MAX;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a52      	ldr	r2, [pc, #328]	@ (8001d2c <ADBMS_CalculateValues_Voltages+0x1f4>)
 8001be2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001be6:	2300      	movs	r3, #0
 8001be8:	75fb      	strb	r3, [r7, #23]
 8001bea:	e08d      	b.n	8001d08 <ADBMS_CalculateValues_Voltages+0x1d0>
    {
        uint8_t num_reg_grps = NUM_VOLTAGES_CHIP / VOLTAGES_REG_GRP + (NUM_VOLTAGES_CHIP % VOLTAGES_REG_GRP != 0);
 8001bec:	2305      	movs	r3, #5
 8001bee:	753b      	strb	r3, [r7, #20]
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	75bb      	strb	r3, [r7, #22]
 8001bf4:	e080      	b.n	8001cf8 <ADBMS_CalculateValues_Voltages+0x1c0>
        {
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	757b      	strb	r3, [r7, #21]
 8001bfa:	e077      	b.n	8001cec <ADBMS_CalculateValues_Voltages+0x1b4>
            {
                printf("%d\n", NUM_CHIPS * DATA_LEN/2 * num_reg_grps);
 8001bfc:	7d3a      	ldrb	r2, [r7, #20]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4413      	add	r3, r2
 8001c04:	4619      	mov	r1, r3
 8001c06:	484a      	ldr	r0, [pc, #296]	@ (8001d30 <ADBMS_CalculateValues_Voltages+0x1f8>)
 8001c08:	f009 fc14 	bl	800b434 <iprintf>
                int16_t raw_val = (((uint16_t)adbms->ICs.cell[creg_grp * NUM_CHIPS * DATA_LEN + cic * DATA_LEN + cbyte + 1]) << 8) | adbms->ICs.cell[creg_grp * NUM_CHIPS * DATA_LEN + cic * DATA_LEN + cbyte];
 8001c0c:	7dba      	ldrb	r2, [r7, #22]
 8001c0e:	7dfb      	ldrb	r3, [r7, #23]
 8001c10:	441a      	add	r2, r3
 8001c12:	4613      	mov	r3, r2
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	4413      	add	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	7d7b      	ldrb	r3, [r7, #21]
 8001c1e:	4413      	add	r3, r2
 8001c20:	3301      	adds	r3, #1
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c2a:	b21b      	sxth	r3, r3
 8001c2c:	021b      	lsls	r3, r3, #8
 8001c2e:	b219      	sxth	r1, r3
 8001c30:	7dba      	ldrb	r2, [r7, #22]
 8001c32:	7dfb      	ldrb	r3, [r7, #23]
 8001c34:	441a      	add	r2, r3
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	461a      	mov	r2, r3
 8001c40:	7d7b      	ldrb	r3, [r7, #21]
 8001c42:	4413      	add	r3, r2
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	4413      	add	r3, r2
 8001c48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	430b      	orrs	r3, r1
 8001c50:	827b      	strh	r3, [r7, #18]
                float curr_voltage = ADBMS_getVoltage(raw_val);
 8001c52:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 f86e 	bl	8001d38 <ADBMS_getVoltage>
 8001c5c:	ed87 0a03 	vstr	s0, [r7, #12]
                printf("currV: %f", curr_voltage);
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f7fe fc71 	bl	8000548 <__aeabi_f2d>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	4832      	ldr	r0, [pc, #200]	@ (8001d34 <ADBMS_CalculateValues_Voltages+0x1fc>)
 8001c6c:	f009 fbe2 	bl	800b434 <iprintf>
                adbms->voltages[cic*NUM_VOLTAGES_CHIP + creg_grp*DATA_LEN/2 + cbyte/2] = curr_voltage;
 8001c70:	7dfa      	ldrb	r2, [r7, #23]
 8001c72:	4613      	mov	r3, r2
 8001c74:	00db      	lsls	r3, r3, #3
 8001c76:	1a9b      	subs	r3, r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	7dba      	ldrb	r2, [r7, #22]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	440b      	add	r3, r1
 8001c86:	7d7a      	ldrb	r2, [r7, #21]
 8001c88:	0852      	lsrs	r2, r2, #1
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	331c      	adds	r3, #28
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	601a      	str	r2, [r3, #0]

                adbms->total_v += curr_voltage;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8001ca0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
                if (curr_voltage > adbms->max_v){
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 8001cb4:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc0:	dd03      	ble.n	8001cca <ADBMS_CalculateValues_Voltages+0x192>
                    adbms->max_v = curr_voltage;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
                }
                if (curr_voltage < adbms->min_v){
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8001cd0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cdc:	d503      	bpl.n	8001ce6 <ADBMS_CalculateValues_Voltages+0x1ae>
                    adbms->min_v = curr_voltage;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 8001ce6:	7d7b      	ldrb	r3, [r7, #21]
 8001ce8:	3302      	adds	r3, #2
 8001cea:	757b      	strb	r3, [r7, #21]
 8001cec:	7d7b      	ldrb	r3, [r7, #21]
 8001cee:	2b05      	cmp	r3, #5
 8001cf0:	d984      	bls.n	8001bfc <ADBMS_CalculateValues_Voltages+0xc4>
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 8001cf2:	7dbb      	ldrb	r3, [r7, #22]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	75bb      	strb	r3, [r7, #22]
 8001cf8:	7dba      	ldrb	r2, [r7, #22]
 8001cfa:	7d3b      	ldrb	r3, [r7, #20]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	f4ff af7a 	bcc.w	8001bf6 <ADBMS_CalculateValues_Voltages+0xbe>
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001d02:	7dfb      	ldrb	r3, [r7, #23]
 8001d04:	3301      	adds	r3, #1
 8001d06:	75fb      	strb	r3, [r7, #23]
 8001d08:	7dfb      	ldrb	r3, [r7, #23]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f43f af6e 	beq.w	8001bec <ADBMS_CalculateValues_Voltages+0xb4>
            }
        }
    }

    // calculate the avg voltage
    adbms->avg_v = adbms->total_v / (NUM_CHIPS * NUM_VOLTAGES_CHIP);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8001d16:	eef2 6a0c 	vmov.f32	s13, #44	@ 0x41600000  14.0
 8001d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
}
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	7f7fffff 	.word	0x7f7fffff
 8001d30:	0800d49c 	.word	0x0800d49c
 8001d34:	0800d4a0 	.word	0x0800d4a0

08001d38 <ADBMS_getVoltage>:
    }
}
*/

float ADBMS_getVoltage(int data)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
    float voltage_float; // voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001d46:	3310      	adds	r3, #16
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fbeb 	bl	8000524 <__aeabi_i2d>
 8001d4e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001d78 <ADBMS_getVoltage+0x40>)
 8001d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d54:	f7fe fc50 	bl	80005f8 <__aeabi_dmul>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4610      	mov	r0, r2
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f7fe ff22 	bl	8000ba8 <__aeabi_d2f>
 8001d64:	4603      	mov	r3, r0
 8001d66:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	ee07 3a90 	vmov	s15, r3
}
 8001d6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d72:	3710      	adds	r7, #16
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	30553261 	.word	0x30553261
 8001d7c:	3f23a92a 	.word	0x3f23a92a

08001d80 <ADBMS_Print_Vals>:

void ADBMS_Print_Vals(adbms_ *adbms)
{
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
    // print the total, max, min, and avg voltage
    printf("\nVOLTAGES\n");
 8001d88:	487a      	ldr	r0, [pc, #488]	@ (8001f74 <ADBMS_Print_Vals+0x1f4>)
 8001d8a:	f009 fbc3 	bl	800b514 <puts>
    printf("total v: %f\n", adbms->total_v);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fbd7 	bl	8000548 <__aeabi_f2d>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4876      	ldr	r0, [pc, #472]	@ (8001f78 <ADBMS_Print_Vals+0x1f8>)
 8001da0:	f009 fb48 	bl	800b434 <iprintf>
    printf("max v: %f\t", adbms->max_v);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fbcc 	bl	8000548 <__aeabi_f2d>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	4871      	ldr	r0, [pc, #452]	@ (8001f7c <ADBMS_Print_Vals+0x1fc>)
 8001db6:	f009 fb3d 	bl	800b434 <iprintf>
    printf("min v: %f\t", adbms->min_v);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbc1 	bl	8000548 <__aeabi_f2d>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	486d      	ldr	r0, [pc, #436]	@ (8001f80 <ADBMS_Print_Vals+0x200>)
 8001dcc:	f009 fb32 	bl	800b434 <iprintf>
    printf("avg v: %f\t", adbms->avg_v);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fbb6 	bl	8000548 <__aeabi_f2d>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	4868      	ldr	r0, [pc, #416]	@ (8001f84 <ADBMS_Print_Vals+0x204>)
 8001de2:	f009 fb27 	bl	800b434 <iprintf>
    printf("max-min: %f\n", adbms->max_v - adbms->min_v);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8001df2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df6:	ee17 0a90 	vmov	r0, s15
 8001dfa:	f7fe fba5 	bl	8000548 <__aeabi_f2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4861      	ldr	r0, [pc, #388]	@ (8001f88 <ADBMS_Print_Vals+0x208>)
 8001e04:	f009 fb16 	bl	800b434 <iprintf>

    // print every voltage
    for (int i = 0; i < NUM_CHIPS; i++)
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	e02a      	b.n	8001e64 <ADBMS_Print_Vals+0xe4>
    {
        for (int j = 0; j < NUM_VOLTAGES_CHIP; j++)
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	e021      	b.n	8001e58 <ADBMS_Print_Vals+0xd8>
        {
            printf("C%d=%fV\t", (i * NUM_VOLTAGES_CHIP + j + 1), adbms->voltages[i * NUM_VOLTAGES_CHIP + j]);
 8001e14:	697a      	ldr	r2, [r7, #20]
 8001e16:	4613      	mov	r3, r2
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	1a9b      	subs	r3, r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	461a      	mov	r2, r3
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4413      	add	r3, r2
 8001e24:	1c5c      	adds	r4, r3, #1
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	1a9b      	subs	r3, r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	461a      	mov	r2, r3
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4413      	add	r3, r2
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	331c      	adds	r3, #28
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb81 	bl	8000548 <__aeabi_f2d>
 8001e46:	4602      	mov	r2, r0
 8001e48:	460b      	mov	r3, r1
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	484f      	ldr	r0, [pc, #316]	@ (8001f8c <ADBMS_Print_Vals+0x20c>)
 8001e4e:	f009 faf1 	bl	800b434 <iprintf>
        for (int j = 0; j < NUM_VOLTAGES_CHIP; j++)
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	3301      	adds	r3, #1
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	2b0d      	cmp	r3, #13
 8001e5c:	ddda      	ble.n	8001e14 <ADBMS_Print_Vals+0x94>
    for (int i = 0; i < NUM_CHIPS; i++)
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	3301      	adds	r3, #1
 8001e62:	617b      	str	r3, [r7, #20]
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	ddd1      	ble.n	8001e0e <ADBMS_Print_Vals+0x8e>
        }
    }
    printf("\n");
 8001e6a:	200a      	movs	r0, #10
 8001e6c:	f009 faf4 	bl	800b458 <putchar>

    // print the total, max, min, and avg temp
    printf("\nTEMPS\n");
 8001e70:	4847      	ldr	r0, [pc, #284]	@ (8001f90 <ADBMS_Print_Vals+0x210>)
 8001e72:	f009 fb4f 	bl	800b514 <puts>
    printf("max temp: %f\t", adbms->max_temp);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb63 	bl	8000548 <__aeabi_f2d>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4843      	ldr	r0, [pc, #268]	@ (8001f94 <ADBMS_Print_Vals+0x214>)
 8001e88:	f009 fad4 	bl	800b434 <iprintf>
    printf("min temp: %f\t", adbms->min_temp);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe fb58 	bl	8000548 <__aeabi_f2d>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	483e      	ldr	r0, [pc, #248]	@ (8001f98 <ADBMS_Print_Vals+0x218>)
 8001e9e:	f009 fac9 	bl	800b434 <iprintf>
    printf("avg temp: %f\n", adbms->avg_temp);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fb4d 	bl	8000548 <__aeabi_f2d>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	483a      	ldr	r0, [pc, #232]	@ (8001f9c <ADBMS_Print_Vals+0x21c>)
 8001eb4:	f009 fabe 	bl	800b434 <iprintf>

    for (int i = 0; i < NUM_CHIPS; i++)
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	e022      	b.n	8001f04 <ADBMS_Print_Vals+0x184>
    {
        for (int j = 0; j < NUM_TEMPS_CHIP; j++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	e019      	b.n	8001ef8 <ADBMS_Print_Vals+0x178>
        {
            printf("T%d=%f\t", (i * NUM_TEMPS_CHIP + j + 1), adbms->temperatures[i * NUM_TEMPS_CHIP + j]);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	00da      	lsls	r2, r3, #3
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4413      	add	r3, r2
 8001ecc:	1c5c      	adds	r4, r3, #1
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	00da      	lsls	r2, r3, #3
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	332a      	adds	r3, #42	@ 0x2a
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4413      	add	r3, r2
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe fb31 	bl	8000548 <__aeabi_f2d>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	4621      	mov	r1, r4
 8001eec:	482c      	ldr	r0, [pc, #176]	@ (8001fa0 <ADBMS_Print_Vals+0x220>)
 8001eee:	f009 faa1 	bl	800b434 <iprintf>
        for (int j = 0; j < NUM_TEMPS_CHIP; j++)
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	2b07      	cmp	r3, #7
 8001efc:	dde2      	ble.n	8001ec4 <ADBMS_Print_Vals+0x144>
    for (int i = 0; i < NUM_CHIPS; i++)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	3301      	adds	r3, #1
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	ddd9      	ble.n	8001ebe <ADBMS_Print_Vals+0x13e>
        }
    }
    printf("\n");
 8001f0a:	200a      	movs	r0, #10
 8001f0c:	f009 faa4 	bl	800b458 <putchar>

    printf("Faults\n");
 8001f10:	4824      	ldr	r0, [pc, #144]	@ (8001fa4 <ADBMS_Print_Vals+0x224>)
 8001f12:	f009 faff 	bl	800b514 <puts>
    printf("undervoltage: %d\t", adbms->undervoltage_fault_);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4822      	ldr	r0, [pc, #136]	@ (8001fa8 <ADBMS_Print_Vals+0x228>)
 8001f20:	f009 fa88 	bl	800b434 <iprintf>
    printf("overvoltage: %d\t", adbms->overvoltage_fault_);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	481f      	ldr	r0, [pc, #124]	@ (8001fac <ADBMS_Print_Vals+0x22c>)
 8001f2e:	f009 fa81 	bl	800b434 <iprintf>
    printf("pec: %d\t", adbms->pec_fault_);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8001f38:	4619      	mov	r1, r3
 8001f3a:	481d      	ldr	r0, [pc, #116]	@ (8001fb0 <ADBMS_Print_Vals+0x230>)
 8001f3c:	f009 fa7a 	bl	800b434 <iprintf>
    printf("overtemperature: %d\t", adbms->overtemperature_fault_);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8001f46:	4619      	mov	r1, r3
 8001f48:	481a      	ldr	r0, [pc, #104]	@ (8001fb4 <ADBMS_Print_Vals+0x234>)
 8001f4a:	f009 fa73 	bl	800b434 <iprintf>
    printf("openwire: %d\t", adbms->openwire_fault_);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8001f54:	4619      	mov	r1, r3
 8001f56:	4818      	ldr	r0, [pc, #96]	@ (8001fb8 <ADBMS_Print_Vals+0x238>)
 8001f58:	f009 fa6c 	bl	800b434 <iprintf>
    printf("openwire_temp: %d\n", adbms->openwire_temp_fault_);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8001f62:	4619      	mov	r1, r3
 8001f64:	4815      	ldr	r0, [pc, #84]	@ (8001fbc <ADBMS_Print_Vals+0x23c>)
 8001f66:	f009 fa65 	bl	800b434 <iprintf>
}
 8001f6a:	bf00      	nop
 8001f6c:	371c      	adds	r7, #28
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd90      	pop	{r4, r7, pc}
 8001f72:	bf00      	nop
 8001f74:	0800d4ac 	.word	0x0800d4ac
 8001f78:	0800d4b8 	.word	0x0800d4b8
 8001f7c:	0800d4c8 	.word	0x0800d4c8
 8001f80:	0800d4d4 	.word	0x0800d4d4
 8001f84:	0800d4e0 	.word	0x0800d4e0
 8001f88:	0800d4ec 	.word	0x0800d4ec
 8001f8c:	0800d4fc 	.word	0x0800d4fc
 8001f90:	0800d508 	.word	0x0800d508
 8001f94:	0800d510 	.word	0x0800d510
 8001f98:	0800d520 	.word	0x0800d520
 8001f9c:	0800d530 	.word	0x0800d530
 8001fa0:	0800d540 	.word	0x0800d540
 8001fa4:	0800d548 	.word	0x0800d548
 8001fa8:	0800d550 	.word	0x0800d550
 8001fac:	0800d564 	.word	0x0800d564
 8001fb0:	0800d578 	.word	0x0800d578
 8001fb4:	0800d584 	.word	0x0800d584
 8001fb8:	0800d59c 	.word	0x0800d59c
 8001fbc:	0800d5ac 	.word	0x0800d5ac

08001fc0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001fc8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001fcc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d013      	beq.n	8002000 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001fd8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001fdc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001fe0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d00b      	beq.n	8002000 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001fe8:	e000      	b.n	8001fec <ITM_SendChar+0x2c>
    {
      __NOP();
 8001fea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001fec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d0f9      	beq.n	8001fea <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001ff6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	b2d2      	uxtb	r2, r2
 8001ffe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002000:	687b      	ldr	r3, [r7, #4]
}
 8002002:	4618      	mov	r0, r3
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <_write>:
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include <stdio.h>

int _write(int le, char *ptr, int len)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b086      	sub	sp, #24
 8002012:	af00      	add	r7, sp, #0
 8002014:	60f8      	str	r0, [r7, #12]
 8002016:	60b9      	str	r1, [r7, #8]
 8002018:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	e009      	b.n	8002034 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	60ba      	str	r2, [r7, #8]
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff ffc9 	bl	8001fc0 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	3301      	adds	r3, #1
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	429a      	cmp	r2, r3
 800203a:	dbf1      	blt.n	8002020 <_write+0x12>
	}
	return len;
 800203c:	687b      	ldr	r3, [r7, #4]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800204c:	f000 fd4a 	bl	8002ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002050:	f000 f830 	bl	80020b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002054:	f000 f9f4 	bl	8002440 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002058:	f000 f896 	bl	8002188 <MX_ADC1_Init>
  MX_TIM2_Init();
 800205c:	f000 f9a4 	bl	80023a8 <MX_TIM2_Init>
  MX_CAN1_Init();
 8002060:	f000 f8e4 	bl	800222c <MX_CAN1_Init>
  MX_CAN2_Init();
 8002064:	f000 f934 	bl	80022d0 <MX_CAN2_Init>
  MX_SPI1_Init();
 8002068:	f000 f968 	bl	800233c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800206c:	f007 ffd6 	bl	800a01c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // turn gpio1 on
  HAL_Delay(5);
 8002070:	2005      	movs	r0, #5
 8002072:	f000 fda9 	bl	8002bc8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8002076:	2201      	movs	r2, #1
 8002078:	2120      	movs	r1, #32
 800207a:	480a      	ldr	r0, [pc, #40]	@ (80020a4 <main+0x5c>)
 800207c:	f001 feee 	bl	8003e5c <HAL_GPIO_WritePin>
  printf("Board Starting...\n");
 8002080:	4809      	ldr	r0, [pc, #36]	@ (80020a8 <main+0x60>)
 8002082:	f009 fa47 	bl	800b514 <puts>
  ADBMS_Initialize(&adbms, &hspi1);
 8002086:	4909      	ldr	r1, [pc, #36]	@ (80020ac <main+0x64>)
 8002088:	4809      	ldr	r0, [pc, #36]	@ (80020b0 <main+0x68>)
 800208a:	f7ff fc23 	bl	80018d4 <ADBMS_Initialize>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    ADBMS_UpdateVoltages(&adbms);
 800208e:	4808      	ldr	r0, [pc, #32]	@ (80020b0 <main+0x68>)
 8002090:	f7ff fcc8 	bl	8001a24 <ADBMS_UpdateVoltages>
	  // ADBMS_UpdateTemps(&adbms);
	  // UpdateADInternalFault(&adbms);

    if(ENABLE_PRINTF_DEBUG_COMMS) ADBMS_Print_Vals(&adbms);
 8002094:	4806      	ldr	r0, [pc, #24]	@ (80020b0 <main+0x68>)
 8002096:	f7ff fe73 	bl	8001d80 <ADBMS_Print_Vals>
    if(ENABLE_USB_COMMS) ADBMS_USB_Serial_Print_Vals(&adbms);

    HAL_Delay(500);
 800209a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800209e:	f000 fd93 	bl	8002bc8 <HAL_Delay>
    ADBMS_UpdateVoltages(&adbms);
 80020a2:	e7f4      	b.n	800208e <main+0x46>
 80020a4:	40020400 	.word	0x40020400
 80020a8:	0800d64c 	.word	0x0800d64c
 80020ac:	20000388 	.word	0x20000388
 80020b0:	20000428 	.word	0x20000428

080020b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b094      	sub	sp, #80	@ 0x50
 80020b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ba:	f107 0320 	add.w	r3, r7, #32
 80020be:	2230      	movs	r2, #48	@ 0x30
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f009 fb06 	bl	800b6d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c8:	f107 030c 	add.w	r3, r7, #12
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d8:	2300      	movs	r3, #0
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	4b28      	ldr	r3, [pc, #160]	@ (8002180 <SystemClock_Config+0xcc>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e0:	4a27      	ldr	r2, [pc, #156]	@ (8002180 <SystemClock_Config+0xcc>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e8:	4b25      	ldr	r3, [pc, #148]	@ (8002180 <SystemClock_Config+0xcc>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f4:	2300      	movs	r3, #0
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	4b22      	ldr	r3, [pc, #136]	@ (8002184 <SystemClock_Config+0xd0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a21      	ldr	r2, [pc, #132]	@ (8002184 <SystemClock_Config+0xd0>)
 80020fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b1f      	ldr	r3, [pc, #124]	@ (8002184 <SystemClock_Config+0xd0>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002110:	2301      	movs	r3, #1
 8002112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002114:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002118:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800211a:	2302      	movs	r3, #2
 800211c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800211e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002124:	2304      	movs	r3, #4
 8002126:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002128:	2360      	movs	r3, #96	@ 0x60
 800212a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 800212c:	2306      	movs	r3, #6
 800212e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002130:	2304      	movs	r3, #4
 8002132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002134:	f107 0320 	add.w	r3, r7, #32
 8002138:	4618      	mov	r0, r3
 800213a:	f003 f8fb 	bl	8005334 <HAL_RCC_OscConfig>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002144:	f000 fa22 	bl	800258c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002148:	230f      	movs	r3, #15
 800214a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800214c:	2302      	movs	r3, #2
 800214e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002150:	2380      	movs	r3, #128	@ 0x80
 8002152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002158:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800215a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800215e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002160:	f107 030c 	add.w	r3, r7, #12
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f003 fb5c 	bl	8005824 <HAL_RCC_ClockConfig>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002172:	f000 fa0b 	bl	800258c <Error_Handler>
  }
}
 8002176:	bf00      	nop
 8002178:	3750      	adds	r7, #80	@ 0x50
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800
 8002184:	40007000 	.word	0x40007000

08002188 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800218e:	463b      	mov	r3, r7
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800219a:	4b21      	ldr	r3, [pc, #132]	@ (8002220 <MX_ADC1_Init+0x98>)
 800219c:	4a21      	ldr	r2, [pc, #132]	@ (8002224 <MX_ADC1_Init+0x9c>)
 800219e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80021a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80021a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80021ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80021b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021b8:	4b19      	ldr	r3, [pc, #100]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021c0:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021c6:	4b16      	ldr	r3, [pc, #88]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021c8:	4a17      	ldr	r2, [pc, #92]	@ (8002228 <MX_ADC1_Init+0xa0>)
 80021ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021cc:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021d2:	4b13      	ldr	r3, [pc, #76]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021d8:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021e6:	480e      	ldr	r0, [pc, #56]	@ (8002220 <MX_ADC1_Init+0x98>)
 80021e8:	f000 fd12 	bl	8002c10 <HAL_ADC_Init>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80021f2:	f000 f9cb 	bl	800258c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80021f6:	2302      	movs	r3, #2
 80021f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80021fa:	2301      	movs	r3, #1
 80021fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002202:	463b      	mov	r3, r7
 8002204:	4619      	mov	r1, r3
 8002206:	4806      	ldr	r0, [pc, #24]	@ (8002220 <MX_ADC1_Init+0x98>)
 8002208:	f000 fd46 	bl	8002c98 <HAL_ADC_ConfigChannel>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002212:	f000 f9bb 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200002f0 	.word	0x200002f0
 8002224:	40012000 	.word	0x40012000
 8002228:	0f000001 	.word	0x0f000001

0800222c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	@ 0x28
 8002230:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002232:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002234:	4a25      	ldr	r2, [pc, #148]	@ (80022cc <MX_CAN1_Init+0xa0>)
 8002236:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8002238:	4b23      	ldr	r3, [pc, #140]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 800223a:	2204      	movs	r2, #4
 800223c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800223e:	4b22      	ldr	r3, [pc, #136]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002244:	4b20      	ldr	r3, [pc, #128]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002246:	2200      	movs	r2, #0
 8002248:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800224a:	4b1f      	ldr	r3, [pc, #124]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 800224c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002250:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002252:	4b1d      	ldr	r3, [pc, #116]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002254:	2200      	movs	r2, #0
 8002256:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002258:	4b1b      	ldr	r3, [pc, #108]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 800225a:	2200      	movs	r2, #0
 800225c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800225e:	4b1a      	ldr	r3, [pc, #104]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002260:	2200      	movs	r2, #0
 8002262:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002264:	4b18      	ldr	r3, [pc, #96]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002266:	2200      	movs	r2, #0
 8002268:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800226a:	4b17      	ldr	r3, [pc, #92]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 800226c:	2200      	movs	r2, #0
 800226e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002270:	4b15      	ldr	r3, [pc, #84]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002272:	2200      	movs	r2, #0
 8002274:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002276:	4b14      	ldr	r3, [pc, #80]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 8002278:	2200      	movs	r2, #0
 800227a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800227c:	4812      	ldr	r0, [pc, #72]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 800227e:	f000 ff29 	bl	80030d4 <HAL_CAN_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002288:	f000 f980 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800228c:	2301      	movs	r3, #1
 800228e:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8002290:	2312      	movs	r3, #18
 8002292:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002294:	2300      	movs	r3, #0
 8002296:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x0<<5;
 8002298:	2300      	movs	r3, #0
 800229a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 800229c:	2300      	movs	r3, #0
 800229e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0<<5;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80022ac:	2301      	movs	r3, #1
 80022ae:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 80022b0:	2314      	movs	r3, #20
 80022b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80022b4:	463b      	mov	r3, r7
 80022b6:	4619      	mov	r1, r3
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <MX_CAN1_Init+0x9c>)
 80022ba:	f001 f807 	bl	80032cc <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 80022be:	bf00      	nop
 80022c0:	3728      	adds	r7, #40	@ 0x28
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000338 	.word	0x20000338
 80022cc:	40006400 	.word	0x40006400

080022d0 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80022d4:	4b17      	ldr	r3, [pc, #92]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022d6:	4a18      	ldr	r2, [pc, #96]	@ (8002338 <MX_CAN2_Init+0x68>)
 80022d8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 80022da:	4b16      	ldr	r3, [pc, #88]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022dc:	2204      	movs	r2, #4
 80022de:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80022e0:	4b14      	ldr	r3, [pc, #80]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80022e6:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 80022ec:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022f2:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80022f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80022fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002334 <MX_CAN2_Init+0x64>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <MX_CAN2_Init+0x64>)
 8002302:	2200      	movs	r2, #0
 8002304:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <MX_CAN2_Init+0x64>)
 8002308:	2200      	movs	r2, #0
 800230a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800230c:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <MX_CAN2_Init+0x64>)
 800230e:	2200      	movs	r2, #0
 8002310:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002312:	4b08      	ldr	r3, [pc, #32]	@ (8002334 <MX_CAN2_Init+0x64>)
 8002314:	2200      	movs	r2, #0
 8002316:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002318:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <MX_CAN2_Init+0x64>)
 800231a:	2200      	movs	r2, #0
 800231c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800231e:	4805      	ldr	r0, [pc, #20]	@ (8002334 <MX_CAN2_Init+0x64>)
 8002320:	f000 fed8 	bl	80030d4 <HAL_CAN_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800232a:	f000 f92f 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000360 	.word	0x20000360
 8002338:	40006800 	.word	0x40006800

0800233c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002340:	4b17      	ldr	r3, [pc, #92]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002342:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <MX_SPI1_Init+0x68>)
 8002344:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002346:	4b16      	ldr	r3, [pc, #88]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002348:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800234c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800234e:	4b14      	ldr	r3, [pc, #80]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002354:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002356:	2200      	movs	r2, #0
 8002358:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800235a:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <MX_SPI1_Init+0x64>)
 800235c:	2200      	movs	r2, #0
 800235e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002360:	4b0f      	ldr	r3, [pc, #60]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002362:	2200      	movs	r2, #0
 8002364:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002366:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800236c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800236e:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002370:	2208      	movs	r2, #8
 8002372:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002374:	4b0a      	ldr	r3, [pc, #40]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800237a:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <MX_SPI1_Init+0x64>)
 800237c:	2200      	movs	r2, #0
 800237e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002380:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002382:	2200      	movs	r2, #0
 8002384:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002386:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002388:	220a      	movs	r2, #10
 800238a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800238c:	4804      	ldr	r0, [pc, #16]	@ (80023a0 <MX_SPI1_Init+0x64>)
 800238e:	f003 fc41 	bl	8005c14 <HAL_SPI_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002398:	f000 f8f8 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000388 	.word	0x20000388
 80023a4:	40013000 	.word	0x40013000

080023a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ae:	f107 0308 	add.w	r3, r7, #8
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023bc:	463b      	mov	r3, r7
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023c4:	4b1d      	ldr	r3, [pc, #116]	@ (800243c <MX_TIM2_Init+0x94>)
 80023c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023cc:	4b1b      	ldr	r3, [pc, #108]	@ (800243c <MX_TIM2_Init+0x94>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d2:	4b1a      	ldr	r3, [pc, #104]	@ (800243c <MX_TIM2_Init+0x94>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80023d8:	4b18      	ldr	r3, [pc, #96]	@ (800243c <MX_TIM2_Init+0x94>)
 80023da:	f04f 32ff 	mov.w	r2, #4294967295
 80023de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e0:	4b16      	ldr	r3, [pc, #88]	@ (800243c <MX_TIM2_Init+0x94>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e6:	4b15      	ldr	r3, [pc, #84]	@ (800243c <MX_TIM2_Init+0x94>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023ec:	4813      	ldr	r0, [pc, #76]	@ (800243c <MX_TIM2_Init+0x94>)
 80023ee:	f004 f863 	bl	80064b8 <HAL_TIM_Base_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80023f8:	f000 f8c8 	bl	800258c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002400:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002402:	f107 0308 	add.w	r3, r7, #8
 8002406:	4619      	mov	r1, r3
 8002408:	480c      	ldr	r0, [pc, #48]	@ (800243c <MX_TIM2_Init+0x94>)
 800240a:	f004 f8a4 	bl	8006556 <HAL_TIM_ConfigClockSource>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002414:	f000 f8ba 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002418:	2300      	movs	r3, #0
 800241a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800241c:	2300      	movs	r3, #0
 800241e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002420:	463b      	mov	r3, r7
 8002422:	4619      	mov	r1, r3
 8002424:	4805      	ldr	r0, [pc, #20]	@ (800243c <MX_TIM2_Init+0x94>)
 8002426:	f004 faa3 	bl	8006970 <HAL_TIMEx_MasterConfigSynchronization>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002430:	f000 f8ac 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002434:	bf00      	nop
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	200003e0 	.word	0x200003e0

08002440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b08a      	sub	sp, #40	@ 0x28
 8002444:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002446:	f107 0314 	add.w	r3, r7, #20
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	609a      	str	r2, [r3, #8]
 8002452:	60da      	str	r2, [r3, #12]
 8002454:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	613b      	str	r3, [r7, #16]
 800245a:	4b48      	ldr	r3, [pc, #288]	@ (800257c <MX_GPIO_Init+0x13c>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	4a47      	ldr	r2, [pc, #284]	@ (800257c <MX_GPIO_Init+0x13c>)
 8002460:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002464:	6313      	str	r3, [r2, #48]	@ 0x30
 8002466:	4b45      	ldr	r3, [pc, #276]	@ (800257c <MX_GPIO_Init+0x13c>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
 8002476:	4b41      	ldr	r3, [pc, #260]	@ (800257c <MX_GPIO_Init+0x13c>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	4a40      	ldr	r2, [pc, #256]	@ (800257c <MX_GPIO_Init+0x13c>)
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6313      	str	r3, [r2, #48]	@ 0x30
 8002482:	4b3e      	ldr	r3, [pc, #248]	@ (800257c <MX_GPIO_Init+0x13c>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	4b3a      	ldr	r3, [pc, #232]	@ (800257c <MX_GPIO_Init+0x13c>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	4a39      	ldr	r2, [pc, #228]	@ (800257c <MX_GPIO_Init+0x13c>)
 8002498:	f043 0302 	orr.w	r3, r3, #2
 800249c:	6313      	str	r3, [r2, #48]	@ 0x30
 800249e:	4b37      	ldr	r3, [pc, #220]	@ (800257c <MX_GPIO_Init+0x13c>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	607b      	str	r3, [r7, #4]
 80024ae:	4b33      	ldr	r3, [pc, #204]	@ (800257c <MX_GPIO_Init+0x13c>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	4a32      	ldr	r2, [pc, #200]	@ (800257c <MX_GPIO_Init+0x13c>)
 80024b4:	f043 0304 	orr.w	r3, r3, #4
 80024b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ba:	4b30      	ldr	r3, [pc, #192]	@ (800257c <MX_GPIO_Init+0x13c>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CSB_Pin|Contactor_N_Ctrl_GPIO_Pin|Contactor_P_Ctrl_GPIO_Pin|Contactor_Pre_Ctrl_GPIO_Pin, GPIO_PIN_RESET);
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 61e2 	mov.w	r1, #1808	@ 0x710
 80024cc:	482c      	ldr	r0, [pc, #176]	@ (8002580 <MX_GPIO_Init+0x140>)
 80024ce:	f001 fcc5 	bl	8003e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMS_Status_GPIO_GPIO_Port, BMS_Status_GPIO_Pin, GPIO_PIN_RESET);
 80024d2:	2200      	movs	r2, #0
 80024d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024d8:	482a      	ldr	r0, [pc, #168]	@ (8002584 <MX_GPIO_Init+0x144>)
 80024da:	f001 fcbf 	bl	8003e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_GPIO_Pin|LED2_GPIO_Pin|LED3_GPIO_Pin, GPIO_PIN_RESET);
 80024de:	2200      	movs	r2, #0
 80024e0:	21e0      	movs	r1, #224	@ 0xe0
 80024e2:	4829      	ldr	r0, [pc, #164]	@ (8002588 <MX_GPIO_Init+0x148>)
 80024e4:	f001 fcba 	bl	8003e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CSB_Pin Contactor_N_Ctrl_GPIO_Pin Contactor_P_Ctrl_GPIO_Pin Contactor_Pre_Ctrl_GPIO_Pin */
  GPIO_InitStruct.Pin = SPI_CSB_Pin|Contactor_N_Ctrl_GPIO_Pin|Contactor_P_Ctrl_GPIO_Pin|Contactor_Pre_Ctrl_GPIO_Pin;
 80024e8:	f44f 63e2 	mov.w	r3, #1808	@ 0x710
 80024ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ee:	2301      	movs	r3, #1
 80024f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f6:	2300      	movs	r3, #0
 80024f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	481f      	ldr	r0, [pc, #124]	@ (8002580 <MX_GPIO_Init+0x140>)
 8002502:	f001 fb0f 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_Contactors_IN_Pin Comms_6822_State_GPIO_Pin */
  GPIO_InitStruct.Pin = SD_Contactors_IN_Pin|Comms_6822_State_GPIO_Pin;
 8002506:	f248 0302 	movw	r3, #32770	@ 0x8002
 800250a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800250c:	2300      	movs	r3, #0
 800250e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002514:	f107 0314 	add.w	r3, r7, #20
 8002518:	4619      	mov	r1, r3
 800251a:	481b      	ldr	r0, [pc, #108]	@ (8002588 <MX_GPIO_Init+0x148>)
 800251c:	f001 fb02 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charger_GPIO_Pin IMD_Status_GPIO_Pin */
  GPIO_InitStruct.Pin = Charger_GPIO_Pin|IMD_Status_GPIO_Pin;
 8002520:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800252e:	f107 0314 	add.w	r3, r7, #20
 8002532:	4619      	mov	r1, r3
 8002534:	4813      	ldr	r0, [pc, #76]	@ (8002584 <MX_GPIO_Init+0x144>)
 8002536:	f001 faf5 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_Status_GPIO_Pin */
  GPIO_InitStruct.Pin = BMS_Status_GPIO_Pin;
 800253a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800253e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002540:	2301      	movs	r3, #1
 8002542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002544:	2300      	movs	r3, #0
 8002546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002548:	2300      	movs	r3, #0
 800254a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BMS_Status_GPIO_GPIO_Port, &GPIO_InitStruct);
 800254c:	f107 0314 	add.w	r3, r7, #20
 8002550:	4619      	mov	r1, r3
 8002552:	480c      	ldr	r0, [pc, #48]	@ (8002584 <MX_GPIO_Init+0x144>)
 8002554:	f001 fae6 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_GPIO_Pin LED2_GPIO_Pin LED3_GPIO_Pin */
  GPIO_InitStruct.Pin = LED1_GPIO_Pin|LED2_GPIO_Pin|LED3_GPIO_Pin;
 8002558:	23e0      	movs	r3, #224	@ 0xe0
 800255a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800255c:	2301      	movs	r3, #1
 800255e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	2300      	movs	r3, #0
 8002562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002564:	2300      	movs	r3, #0
 8002566:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	4619      	mov	r1, r3
 800256e:	4806      	ldr	r0, [pc, #24]	@ (8002588 <MX_GPIO_Init+0x148>)
 8002570:	f001 fad8 	bl	8003b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002574:	bf00      	nop
 8002576:	3728      	adds	r7, #40	@ 0x28
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40023800 	.word	0x40023800
 8002580:	40020000 	.word	0x40020000
 8002584:	40020800 	.word	0x40020800
 8002588:	40020400 	.word	0x40020400

0800258c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002590:	b672      	cpsid	i
}
 8002592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <Error_Handler+0x8>

08002598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	607b      	str	r3, [r7, #4]
 80025a2:	4b10      	ldr	r3, [pc, #64]	@ (80025e4 <HAL_MspInit+0x4c>)
 80025a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a6:	4a0f      	ldr	r2, [pc, #60]	@ (80025e4 <HAL_MspInit+0x4c>)
 80025a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80025ae:	4b0d      	ldr	r3, [pc, #52]	@ (80025e4 <HAL_MspInit+0x4c>)
 80025b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	603b      	str	r3, [r7, #0]
 80025be:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <HAL_MspInit+0x4c>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	4a08      	ldr	r2, [pc, #32]	@ (80025e4 <HAL_MspInit+0x4c>)
 80025c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ca:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <HAL_MspInit+0x4c>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d2:	603b      	str	r3, [r7, #0]
 80025d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40023800 	.word	0x40023800

080025e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08a      	sub	sp, #40	@ 0x28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f0:	f107 0314 	add.w	r3, r7, #20
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a17      	ldr	r2, [pc, #92]	@ (8002664 <HAL_ADC_MspInit+0x7c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d127      	bne.n	800265a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	4b16      	ldr	r3, [pc, #88]	@ (8002668 <HAL_ADC_MspInit+0x80>)
 8002610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002612:	4a15      	ldr	r2, [pc, #84]	@ (8002668 <HAL_ADC_MspInit+0x80>)
 8002614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002618:	6453      	str	r3, [r2, #68]	@ 0x44
 800261a:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <HAL_ADC_MspInit+0x80>)
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <HAL_ADC_MspInit+0x80>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	4a0e      	ldr	r2, [pc, #56]	@ (8002668 <HAL_ADC_MspInit+0x80>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
 8002636:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <HAL_ADC_MspInit+0x80>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_ADC_Pin;
 8002642:	2304      	movs	r3, #4
 8002644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002646:	2303      	movs	r3, #3
 8002648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264a:	2300      	movs	r3, #0
 800264c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Current_ADC_GPIO_Port, &GPIO_InitStruct);
 800264e:	f107 0314 	add.w	r3, r7, #20
 8002652:	4619      	mov	r1, r3
 8002654:	4805      	ldr	r0, [pc, #20]	@ (800266c <HAL_ADC_MspInit+0x84>)
 8002656:	f001 fa65 	bl	8003b24 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800265a:	bf00      	nop
 800265c:	3728      	adds	r7, #40	@ 0x28
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40012000 	.word	0x40012000
 8002668:	40023800 	.word	0x40023800
 800266c:	40020000 	.word	0x40020000

08002670 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b08c      	sub	sp, #48	@ 0x30
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	f107 031c 	add.w	r3, r7, #28
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	609a      	str	r2, [r3, #8]
 8002684:	60da      	str	r2, [r3, #12]
 8002686:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a47      	ldr	r2, [pc, #284]	@ (80027ac <HAL_CAN_MspInit+0x13c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d13e      	bne.n	8002710 <HAL_CAN_MspInit+0xa0>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002692:	4b47      	ldr	r3, [pc, #284]	@ (80027b0 <HAL_CAN_MspInit+0x140>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	3301      	adds	r3, #1
 8002698:	4a45      	ldr	r2, [pc, #276]	@ (80027b0 <HAL_CAN_MspInit+0x140>)
 800269a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800269c:	4b44      	ldr	r3, [pc, #272]	@ (80027b0 <HAL_CAN_MspInit+0x140>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d10d      	bne.n	80026c0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80026a4:	2300      	movs	r3, #0
 80026a6:	61bb      	str	r3, [r7, #24]
 80026a8:	4b42      	ldr	r3, [pc, #264]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 80026aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ac:	4a41      	ldr	r2, [pc, #260]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 80026ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b4:	4b3f      	ldr	r3, [pc, #252]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026bc:	61bb      	str	r3, [r7, #24]
 80026be:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	4b3b      	ldr	r3, [pc, #236]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	4a3a      	ldr	r2, [pc, #232]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d0:	4b38      	ldr	r3, [pc, #224]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 80026d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e2:	2302      	movs	r3, #2
 80026e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ea:	2303      	movs	r3, #3
 80026ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80026ee:	2309      	movs	r3, #9
 80026f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f2:	f107 031c 	add.w	r3, r7, #28
 80026f6:	4619      	mov	r1, r3
 80026f8:	482f      	ldr	r0, [pc, #188]	@ (80027b8 <HAL_CAN_MspInit+0x148>)
 80026fa:	f001 fa13 	bl	8003b24 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	2100      	movs	r1, #0
 8002702:	2014      	movs	r0, #20
 8002704:	f001 f9d7 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002708:	2014      	movs	r0, #20
 800270a:	f001 f9f0 	bl	8003aee <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 800270e:	e048      	b.n	80027a2 <HAL_CAN_MspInit+0x132>
  else if(hcan->Instance==CAN2)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a29      	ldr	r2, [pc, #164]	@ (80027bc <HAL_CAN_MspInit+0x14c>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d143      	bne.n	80027a2 <HAL_CAN_MspInit+0x132>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	4b25      	ldr	r3, [pc, #148]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	4a24      	ldr	r2, [pc, #144]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 8002724:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002728:	6413      	str	r3, [r2, #64]	@ 0x40
 800272a:	4b22      	ldr	r3, [pc, #136]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002736:	4b1e      	ldr	r3, [pc, #120]	@ (80027b0 <HAL_CAN_MspInit+0x140>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	3301      	adds	r3, #1
 800273c:	4a1c      	ldr	r2, [pc, #112]	@ (80027b0 <HAL_CAN_MspInit+0x140>)
 800273e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002740:	4b1b      	ldr	r3, [pc, #108]	@ (80027b0 <HAL_CAN_MspInit+0x140>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d10d      	bne.n	8002764 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002748:	2300      	movs	r3, #0
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	4b19      	ldr	r3, [pc, #100]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 800274e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002750:	4a18      	ldr	r2, [pc, #96]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 8002752:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002756:	6413      	str	r3, [r2, #64]	@ 0x40
 8002758:	4b16      	ldr	r3, [pc, #88]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002764:	2300      	movs	r3, #0
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	4a11      	ldr	r2, [pc, #68]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 800276e:	f043 0302 	orr.w	r3, r3, #2
 8002772:	6313      	str	r3, [r2, #48]	@ 0x30
 8002774:	4b0f      	ldr	r3, [pc, #60]	@ (80027b4 <HAL_CAN_MspInit+0x144>)
 8002776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	60bb      	str	r3, [r7, #8]
 800277e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002780:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002786:	2302      	movs	r3, #2
 8002788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	2300      	movs	r3, #0
 800278c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278e:	2303      	movs	r3, #3
 8002790:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002792:	2309      	movs	r3, #9
 8002794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002796:	f107 031c 	add.w	r3, r7, #28
 800279a:	4619      	mov	r1, r3
 800279c:	4806      	ldr	r0, [pc, #24]	@ (80027b8 <HAL_CAN_MspInit+0x148>)
 800279e:	f001 f9c1 	bl	8003b24 <HAL_GPIO_Init>
}
 80027a2:	bf00      	nop
 80027a4:	3730      	adds	r7, #48	@ 0x30
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40006400 	.word	0x40006400
 80027b0:	20000524 	.word	0x20000524
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40020400 	.word	0x40020400
 80027bc:	40006800 	.word	0x40006800

080027c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b08a      	sub	sp, #40	@ 0x28
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c8:	f107 0314 	add.w	r3, r7, #20
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	60da      	str	r2, [r3, #12]
 80027d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a19      	ldr	r2, [pc, #100]	@ (8002844 <HAL_SPI_MspInit+0x84>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d12b      	bne.n	800283a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]
 80027e6:	4b18      	ldr	r3, [pc, #96]	@ (8002848 <HAL_SPI_MspInit+0x88>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ea:	4a17      	ldr	r2, [pc, #92]	@ (8002848 <HAL_SPI_MspInit+0x88>)
 80027ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027f2:	4b15      	ldr	r3, [pc, #84]	@ (8002848 <HAL_SPI_MspInit+0x88>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fa:	613b      	str	r3, [r7, #16]
 80027fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
 8002802:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <HAL_SPI_MspInit+0x88>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	4a10      	ldr	r2, [pc, #64]	@ (8002848 <HAL_SPI_MspInit+0x88>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6313      	str	r3, [r2, #48]	@ 0x30
 800280e:	4b0e      	ldr	r3, [pc, #56]	@ (8002848 <HAL_SPI_MspInit+0x88>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800281a:	23e0      	movs	r3, #224	@ 0xe0
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281e:	2302      	movs	r3, #2
 8002820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002826:	2303      	movs	r3, #3
 8002828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800282a:	2305      	movs	r3, #5
 800282c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	4619      	mov	r1, r3
 8002834:	4805      	ldr	r0, [pc, #20]	@ (800284c <HAL_SPI_MspInit+0x8c>)
 8002836:	f001 f975 	bl	8003b24 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800283a:	bf00      	nop
 800283c:	3728      	adds	r7, #40	@ 0x28
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40013000 	.word	0x40013000
 8002848:	40023800 	.word	0x40023800
 800284c:	40020000 	.word	0x40020000

08002850 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002860:	d10d      	bne.n	800287e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	4b09      	ldr	r3, [pc, #36]	@ (800288c <HAL_TIM_Base_MspInit+0x3c>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	4a08      	ldr	r2, [pc, #32]	@ (800288c <HAL_TIM_Base_MspInit+0x3c>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	6413      	str	r3, [r2, #64]	@ 0x40
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_TIM_Base_MspInit+0x3c>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800287e:	bf00      	nop
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800

08002890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002894:	bf00      	nop
 8002896:	e7fd      	b.n	8002894 <NMI_Handler+0x4>

08002898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800289c:	bf00      	nop
 800289e:	e7fd      	b.n	800289c <HardFault_Handler+0x4>

080028a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028a4:	bf00      	nop
 80028a6:	e7fd      	b.n	80028a4 <MemManage_Handler+0x4>

080028a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028ac:	bf00      	nop
 80028ae:	e7fd      	b.n	80028ac <BusFault_Handler+0x4>

080028b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028b4:	bf00      	nop
 80028b6:	e7fd      	b.n	80028b4 <UsageFault_Handler+0x4>

080028b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028c6:	b480      	push	{r7}
 80028c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028e6:	f000 f94f 	bl	8002b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80028f4:	4802      	ldr	r0, [pc, #8]	@ (8002900 <CAN1_RX0_IRQHandler+0x10>)
 80028f6:	f000 fdc9 	bl	800348c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20000338 	.word	0x20000338

08002904 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002908:	4802      	ldr	r0, [pc, #8]	@ (8002914 <OTG_FS_IRQHandler+0x10>)
 800290a:	f001 fc04 	bl	8004116 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20001a10 	.word	0x20001a10

08002918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return 1;
 800291c:	2301      	movs	r3, #1
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <_kill>:

int _kill(int pid, int sig)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002932:	f008 ff21 	bl	800b778 <__errno>
 8002936:	4603      	mov	r3, r0
 8002938:	2216      	movs	r2, #22
 800293a:	601a      	str	r2, [r3, #0]
  return -1;
 800293c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002940:	4618      	mov	r0, r3
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <_exit>:

void _exit (int status)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ffe7 	bl	8002928 <_kill>
  while (1) {}    /* Make sure we hang here */
 800295a:	bf00      	nop
 800295c:	e7fd      	b.n	800295a <_exit+0x12>

0800295e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	e00a      	b.n	8002986 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002970:	f3af 8000 	nop.w
 8002974:	4601      	mov	r1, r0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	60ba      	str	r2, [r7, #8]
 800297c:	b2ca      	uxtb	r2, r1
 800297e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3301      	adds	r3, #1
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	dbf0      	blt.n	8002970 <_read+0x12>
  }

  return len;
 800298e:	687b      	ldr	r3, [r7, #4]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029c0:	605a      	str	r2, [r3, #4]
  return 0;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <_isatty>:

int _isatty(int file)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029d8:	2301      	movs	r3, #1
}
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b085      	sub	sp, #20
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	60f8      	str	r0, [r7, #12]
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a08:	4a14      	ldr	r2, [pc, #80]	@ (8002a5c <_sbrk+0x5c>)
 8002a0a:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <_sbrk+0x60>)
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a14:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <_sbrk+0x64>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d102      	bne.n	8002a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <_sbrk+0x64>)
 8002a1e:	4a12      	ldr	r2, [pc, #72]	@ (8002a68 <_sbrk+0x68>)
 8002a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a22:	4b10      	ldr	r3, [pc, #64]	@ (8002a64 <_sbrk+0x64>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d207      	bcs.n	8002a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a30:	f008 fea2 	bl	800b778 <__errno>
 8002a34:	4603      	mov	r3, r0
 8002a36:	220c      	movs	r2, #12
 8002a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3e:	e009      	b.n	8002a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a40:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <_sbrk+0x64>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a46:	4b07      	ldr	r3, [pc, #28]	@ (8002a64 <_sbrk+0x64>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	4a05      	ldr	r2, [pc, #20]	@ (8002a64 <_sbrk+0x64>)
 8002a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a52:	68fb      	ldr	r3, [r7, #12]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20020000 	.word	0x20020000
 8002a60:	00000400 	.word	0x00000400
 8002a64:	20000528 	.word	0x20000528
 8002a68:	20002260 	.word	0x20002260

08002a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a70:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <SystemInit+0x20>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a76:	4a05      	ldr	r2, [pc, #20]	@ (8002a8c <SystemInit+0x20>)
 8002a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ac8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a94:	f7ff ffea 	bl	8002a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a98:	480c      	ldr	r0, [pc, #48]	@ (8002acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a9a:	490d      	ldr	r1, [pc, #52]	@ (8002ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002aa0:	e002      	b.n	8002aa8 <LoopCopyDataInit>

08002aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aa6:	3304      	adds	r3, #4

08002aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aac:	d3f9      	bcc.n	8002aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aae:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8002adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab4:	e001      	b.n	8002aba <LoopFillZerobss>

08002ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ab8:	3204      	adds	r2, #4

08002aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002abc:	d3fb      	bcc.n	8002ab6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002abe:	f008 fe61 	bl	800b784 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ac2:	f7ff fac1 	bl	8002048 <main>
  bx  lr    
 8002ac6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ac8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ad0:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8002ad4:	0800dc3c 	.word	0x0800dc3c
  ldr r2, =_sbss
 8002ad8:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8002adc:	20002260 	.word	0x20002260

08002ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ae0:	e7fe      	b.n	8002ae0 <ADC_IRQHandler>
	...

08002ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b24 <HAL_Init+0x40>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0d      	ldr	r2, [pc, #52]	@ (8002b24 <HAL_Init+0x40>)
 8002aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002af4:	4b0b      	ldr	r3, [pc, #44]	@ (8002b24 <HAL_Init+0x40>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a0a      	ldr	r2, [pc, #40]	@ (8002b24 <HAL_Init+0x40>)
 8002afa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b00:	4b08      	ldr	r3, [pc, #32]	@ (8002b24 <HAL_Init+0x40>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a07      	ldr	r2, [pc, #28]	@ (8002b24 <HAL_Init+0x40>)
 8002b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b0c:	2003      	movs	r0, #3
 8002b0e:	f000 ffc7 	bl	8003aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b12:	200f      	movs	r0, #15
 8002b14:	f000 f808 	bl	8002b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b18:	f7ff fd3e 	bl	8002598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023c00 	.word	0x40023c00

08002b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b30:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <HAL_InitTick+0x54>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <HAL_InitTick+0x58>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 ffdf 	bl	8003b0a <HAL_SYSTICK_Config>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e00e      	b.n	8002b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b0f      	cmp	r3, #15
 8002b5a:	d80a      	bhi.n	8002b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295
 8002b64:	f000 ffa7 	bl	8003ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b68:	4a06      	ldr	r2, [pc, #24]	@ (8002b84 <HAL_InitTick+0x5c>)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	e000      	b.n	8002b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	20000010 	.word	0x20000010
 8002b80:	20000018 	.word	0x20000018
 8002b84:	20000014 	.word	0x20000014

08002b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ba8 <HAL_IncTick+0x20>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	461a      	mov	r2, r3
 8002b92:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <HAL_IncTick+0x24>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4413      	add	r3, r2
 8002b98:	4a04      	ldr	r2, [pc, #16]	@ (8002bac <HAL_IncTick+0x24>)
 8002b9a:	6013      	str	r3, [r2, #0]
}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	20000018 	.word	0x20000018
 8002bac:	2000052c 	.word	0x2000052c

08002bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bb4:	4b03      	ldr	r3, [pc, #12]	@ (8002bc4 <HAL_GetTick+0x14>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	2000052c 	.word	0x2000052c

08002bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bd0:	f7ff ffee 	bl	8002bb0 <HAL_GetTick>
 8002bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be0:	d005      	beq.n	8002bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002be2:	4b0a      	ldr	r3, [pc, #40]	@ (8002c0c <HAL_Delay+0x44>)
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	461a      	mov	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4413      	add	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bee:	bf00      	nop
 8002bf0:	f7ff ffde 	bl	8002bb0 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d8f7      	bhi.n	8002bf0 <HAL_Delay+0x28>
  {
  }
}
 8002c00:	bf00      	nop
 8002c02:	bf00      	nop
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20000018 	.word	0x20000018

08002c10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e033      	b.n	8002c8e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff fcda 	bl	80025e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	f003 0310 	and.w	r3, r3, #16
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d118      	bne.n	8002c80 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c56:	f023 0302 	bic.w	r3, r3, #2
 8002c5a:	f043 0202 	orr.w	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f93a 	bl	8002edc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	f023 0303 	bic.w	r3, r3, #3
 8002c76:	f043 0201 	orr.w	r2, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c7e:	e001      	b.n	8002c84 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x1c>
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	e105      	b.n	8002ec0 <HAL_ADC_ConfigChannel+0x228>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b09      	cmp	r3, #9
 8002cc2:	d925      	bls.n	8002d10 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68d9      	ldr	r1, [r3, #12]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	4413      	add	r3, r2
 8002cd8:	3b1e      	subs	r3, #30
 8002cda:	2207      	movs	r2, #7
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	43da      	mvns	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	400a      	ands	r2, r1
 8002ce8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68d9      	ldr	r1, [r3, #12]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	4403      	add	r3, r0
 8002d02:	3b1e      	subs	r3, #30
 8002d04:	409a      	lsls	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	60da      	str	r2, [r3, #12]
 8002d0e:	e022      	b.n	8002d56 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6919      	ldr	r1, [r3, #16]
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4613      	mov	r3, r2
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	4413      	add	r3, r2
 8002d24:	2207      	movs	r2, #7
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43da      	mvns	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	400a      	ands	r2, r1
 8002d32:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6919      	ldr	r1, [r3, #16]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	4618      	mov	r0, r3
 8002d46:	4603      	mov	r3, r0
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	4403      	add	r3, r0
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b06      	cmp	r3, #6
 8002d5c:	d824      	bhi.n	8002da8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	3b05      	subs	r3, #5
 8002d70:	221f      	movs	r2, #31
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43da      	mvns	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	400a      	ands	r2, r1
 8002d7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	3b05      	subs	r3, #5
 8002d9a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002da6:	e04c      	b.n	8002e42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b0c      	cmp	r3, #12
 8002dae:	d824      	bhi.n	8002dfa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	3b23      	subs	r3, #35	@ 0x23
 8002dc2:	221f      	movs	r2, #31
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	43da      	mvns	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	400a      	ands	r2, r1
 8002dd0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	4618      	mov	r0, r3
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	3b23      	subs	r3, #35	@ 0x23
 8002dec:	fa00 f203 	lsl.w	r2, r0, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002df8:	e023      	b.n	8002e42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	4613      	mov	r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	4413      	add	r3, r2
 8002e0a:	3b41      	subs	r3, #65	@ 0x41
 8002e0c:	221f      	movs	r2, #31
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	43da      	mvns	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	400a      	ands	r2, r1
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	3b41      	subs	r3, #65	@ 0x41
 8002e36:	fa00 f203 	lsl.w	r2, r0, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e42:	4b22      	ldr	r3, [pc, #136]	@ (8002ecc <HAL_ADC_ConfigChannel+0x234>)
 8002e44:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a21      	ldr	r2, [pc, #132]	@ (8002ed0 <HAL_ADC_ConfigChannel+0x238>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d109      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x1cc>
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b12      	cmp	r3, #18
 8002e56:	d105      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a19      	ldr	r2, [pc, #100]	@ (8002ed0 <HAL_ADC_ConfigChannel+0x238>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d123      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x21e>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2b10      	cmp	r3, #16
 8002e74:	d003      	beq.n	8002e7e <HAL_ADC_ConfigChannel+0x1e6>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b11      	cmp	r3, #17
 8002e7c:	d11b      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d111      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e92:	4b10      	ldr	r3, [pc, #64]	@ (8002ed4 <HAL_ADC_ConfigChannel+0x23c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a10      	ldr	r2, [pc, #64]	@ (8002ed8 <HAL_ADC_ConfigChannel+0x240>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	0c9a      	lsrs	r2, r3, #18
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ea8:	e002      	b.n	8002eb0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	3b01      	subs	r3, #1
 8002eae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f9      	bne.n	8002eaa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	40012300 	.word	0x40012300
 8002ed0:	40012000 	.word	0x40012000
 8002ed4:	20000010 	.word	0x20000010
 8002ed8:	431bde83 	.word	0x431bde83

08002edc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ee4:	4b79      	ldr	r3, [pc, #484]	@ (80030cc <ADC_Init+0x1f0>)
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	431a      	orrs	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	021a      	lsls	r2, r3, #8
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6899      	ldr	r1, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6e:	4a58      	ldr	r2, [pc, #352]	@ (80030d0 <ADC_Init+0x1f4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d022      	beq.n	8002fba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6899      	ldr	r1, [r3, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fa4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6899      	ldr	r1, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	e00f      	b.n	8002fda <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fd8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0202 	bic.w	r2, r2, #2
 8002fe8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6899      	ldr	r1, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	7e1b      	ldrb	r3, [r3, #24]
 8002ff4:	005a      	lsls	r2, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d01b      	beq.n	8003040 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003016:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003026:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6859      	ldr	r1, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	3b01      	subs	r3, #1
 8003034:	035a      	lsls	r2, r3, #13
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	e007      	b.n	8003050 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800304e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800305e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69db      	ldr	r3, [r3, #28]
 800306a:	3b01      	subs	r3, #1
 800306c:	051a      	lsls	r2, r3, #20
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003084:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6899      	ldr	r1, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003092:	025a      	lsls	r2, r3, #9
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	430a      	orrs	r2, r1
 800309a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6899      	ldr	r1, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	029a      	lsls	r2, r3, #10
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	609a      	str	r2, [r3, #8]
}
 80030c0:	bf00      	nop
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	40012300 	.word	0x40012300
 80030d0:	0f000001 	.word	0x0f000001

080030d4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e0ed      	b.n	80032c2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d102      	bne.n	80030f8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff fabc 	bl	8002670 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003108:	f7ff fd52 	bl	8002bb0 <HAL_GetTick>
 800310c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800310e:	e012      	b.n	8003136 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003110:	f7ff fd4e 	bl	8002bb0 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b0a      	cmp	r3, #10
 800311c:	d90b      	bls.n	8003136 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2205      	movs	r2, #5
 800312e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e0c5      	b.n	80032c2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0e5      	beq.n	8003110 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0202 	bic.w	r2, r2, #2
 8003152:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003154:	f7ff fd2c 	bl	8002bb0 <HAL_GetTick>
 8003158:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800315a:	e012      	b.n	8003182 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800315c:	f7ff fd28 	bl	8002bb0 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b0a      	cmp	r3, #10
 8003168:	d90b      	bls.n	8003182 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2205      	movs	r2, #5
 800317a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e09f      	b.n	80032c2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1e5      	bne.n	800315c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	7e1b      	ldrb	r3, [r3, #24]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d108      	bne.n	80031aa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	e007      	b.n	80031ba <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	7e5b      	ldrb	r3, [r3, #25]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d108      	bne.n	80031d4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	e007      	b.n	80031e4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	7e9b      	ldrb	r3, [r3, #26]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d108      	bne.n	80031fe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0220 	orr.w	r2, r2, #32
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	e007      	b.n	800320e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 0220 	bic.w	r2, r2, #32
 800320c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	7edb      	ldrb	r3, [r3, #27]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d108      	bne.n	8003228 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0210 	bic.w	r2, r2, #16
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	e007      	b.n	8003238 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0210 	orr.w	r2, r2, #16
 8003236:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	7f1b      	ldrb	r3, [r3, #28]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d108      	bne.n	8003252 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0208 	orr.w	r2, r2, #8
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	e007      	b.n	8003262 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0208 	bic.w	r2, r2, #8
 8003260:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	7f5b      	ldrb	r3, [r3, #29]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d108      	bne.n	800327c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 0204 	orr.w	r2, r2, #4
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	e007      	b.n	800328c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0204 	bic.w	r2, r2, #4
 800328a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	431a      	orrs	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	431a      	orrs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	ea42 0103 	orr.w	r1, r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	1e5a      	subs	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032e2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80032e4:	7cfb      	ldrb	r3, [r7, #19]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d003      	beq.n	80032f2 <HAL_CAN_ConfigFilter+0x26>
 80032ea:	7cfb      	ldrb	r3, [r7, #19]
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	f040 80be 	bne.w	800346e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80032f2:	4b65      	ldr	r3, [pc, #404]	@ (8003488 <HAL_CAN_ConfigFilter+0x1bc>)
 80032f4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80032fc:	f043 0201 	orr.w	r2, r3, #1
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800330c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003320:	021b      	lsls	r3, r3, #8
 8003322:	431a      	orrs	r2, r3
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	2201      	movs	r2, #1
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	43db      	mvns	r3, r3
 8003344:	401a      	ands	r2, r3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d123      	bne.n	800339c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	43db      	mvns	r3, r3
 800335e:	401a      	ands	r2, r3
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003376:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	3248      	adds	r2, #72	@ 0x48
 800337c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003390:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003392:	6979      	ldr	r1, [r7, #20]
 8003394:	3348      	adds	r3, #72	@ 0x48
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	440b      	add	r3, r1
 800339a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d122      	bne.n	80033ea <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	431a      	orrs	r2, r3
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80033c4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	3248      	adds	r2, #72	@ 0x48
 80033ca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033de:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033e0:	6979      	ldr	r1, [r7, #20]
 80033e2:	3348      	adds	r3, #72	@ 0x48
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	440b      	add	r3, r1
 80033e8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d109      	bne.n	8003406 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	401a      	ands	r2, r3
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003404:	e007      	b.n	8003416 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	431a      	orrs	r2, r3
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d109      	bne.n	8003432 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	43db      	mvns	r3, r3
 8003428:	401a      	ands	r2, r3
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003430:	e007      	b.n	8003442 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	431a      	orrs	r2, r3
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d107      	bne.n	800345a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	431a      	orrs	r2, r3
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003460:	f023 0201 	bic.w	r2, r3, #1
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	e006      	b.n	800347c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
  }
}
 800347c:	4618      	mov	r0, r3
 800347e:	371c      	adds	r7, #28
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	40006400 	.word	0x40006400

0800348c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08a      	sub	sp, #40	@ 0x28
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003494:	2300      	movs	r3, #0
 8003496:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80034c8:	6a3b      	ldr	r3, [r7, #32]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d07c      	beq.n	80035cc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d023      	beq.n	8003524 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2201      	movs	r2, #1
 80034e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f983 	bl	80037fa <HAL_CAN_TxMailbox0CompleteCallback>
 80034f4:	e016      	b.n	8003524 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d004      	beq.n	800350a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003502:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003506:	627b      	str	r3, [r7, #36]	@ 0x24
 8003508:	e00c      	b.n	8003524 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d004      	beq.n	800351e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003516:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
 800351c:	e002      	b.n	8003524 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f989 	bl	8003836 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800352a:	2b00      	cmp	r3, #0
 800352c:	d024      	beq.n	8003578 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003536:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f963 	bl	800380e <HAL_CAN_TxMailbox1CompleteCallback>
 8003548:	e016      	b.n	8003578 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003550:	2b00      	cmp	r3, #0
 8003552:	d004      	beq.n	800355e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003556:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24
 800355c:	e00c      	b.n	8003578 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003564:	2b00      	cmp	r3, #0
 8003566:	d004      	beq.n	8003572 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800356e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003570:	e002      	b.n	8003578 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f969 	bl	800384a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d024      	beq.n	80035cc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800358a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f943 	bl	8003822 <HAL_CAN_TxMailbox2CompleteCallback>
 800359c:	e016      	b.n	80035cc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d004      	beq.n	80035b2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80035a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80035b0:	e00c      	b.n	80035cc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d004      	beq.n	80035c6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80035c4:	e002      	b.n	80035cc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f949 	bl	800385e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00c      	beq.n	80035f0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f003 0310 	and.w	r3, r3, #16
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2210      	movs	r2, #16
 80035ee:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80035f0:	6a3b      	ldr	r3, [r7, #32]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00b      	beq.n	8003612 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d006      	beq.n	8003612 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2208      	movs	r2, #8
 800360a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f93a 	bl	8003886 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d009      	beq.n	8003630 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f921 	bl	8003872 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00c      	beq.n	8003654 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f003 0310 	and.w	r3, r3, #16
 8003640:	2b00      	cmp	r3, #0
 8003642:	d007      	beq.n	8003654 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003646:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800364a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2210      	movs	r2, #16
 8003652:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003654:	6a3b      	ldr	r3, [r7, #32]
 8003656:	f003 0320 	and.w	r3, r3, #32
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00b      	beq.n	8003676 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d006      	beq.n	8003676 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2208      	movs	r2, #8
 800366e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 f91c 	bl	80038ae <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	f003 0310 	and.w	r3, r3, #16
 800367c:	2b00      	cmp	r3, #0
 800367e:	d009      	beq.n	8003694 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d002      	beq.n	8003694 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 f903 	bl	800389a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00b      	beq.n	80036b6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	f003 0310 	and.w	r3, r3, #16
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d006      	beq.n	80036b6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2210      	movs	r2, #16
 80036ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f906 	bl	80038c2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00b      	beq.n	80036d8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d006      	beq.n	80036d8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2208      	movs	r2, #8
 80036d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 f8ff 	bl	80038d6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d07b      	beq.n	80037da <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d072      	beq.n	80037d2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d008      	beq.n	8003708 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003708:	6a3b      	ldr	r3, [r7, #32]
 800370a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800370e:	2b00      	cmp	r3, #0
 8003710:	d008      	beq.n	8003724 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800371c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371e:	f043 0302 	orr.w	r3, r3, #2
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372a:	2b00      	cmp	r3, #0
 800372c:	d008      	beq.n	8003740 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373a:	f043 0304 	orr.w	r3, r3, #4
 800373e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003746:	2b00      	cmp	r3, #0
 8003748:	d043      	beq.n	80037d2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003750:	2b00      	cmp	r3, #0
 8003752:	d03e      	beq.n	80037d2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800375a:	2b60      	cmp	r3, #96	@ 0x60
 800375c:	d02b      	beq.n	80037b6 <HAL_CAN_IRQHandler+0x32a>
 800375e:	2b60      	cmp	r3, #96	@ 0x60
 8003760:	d82e      	bhi.n	80037c0 <HAL_CAN_IRQHandler+0x334>
 8003762:	2b50      	cmp	r3, #80	@ 0x50
 8003764:	d022      	beq.n	80037ac <HAL_CAN_IRQHandler+0x320>
 8003766:	2b50      	cmp	r3, #80	@ 0x50
 8003768:	d82a      	bhi.n	80037c0 <HAL_CAN_IRQHandler+0x334>
 800376a:	2b40      	cmp	r3, #64	@ 0x40
 800376c:	d019      	beq.n	80037a2 <HAL_CAN_IRQHandler+0x316>
 800376e:	2b40      	cmp	r3, #64	@ 0x40
 8003770:	d826      	bhi.n	80037c0 <HAL_CAN_IRQHandler+0x334>
 8003772:	2b30      	cmp	r3, #48	@ 0x30
 8003774:	d010      	beq.n	8003798 <HAL_CAN_IRQHandler+0x30c>
 8003776:	2b30      	cmp	r3, #48	@ 0x30
 8003778:	d822      	bhi.n	80037c0 <HAL_CAN_IRQHandler+0x334>
 800377a:	2b10      	cmp	r3, #16
 800377c:	d002      	beq.n	8003784 <HAL_CAN_IRQHandler+0x2f8>
 800377e:	2b20      	cmp	r3, #32
 8003780:	d005      	beq.n	800378e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003782:	e01d      	b.n	80037c0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003786:	f043 0308 	orr.w	r3, r3, #8
 800378a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800378c:	e019      	b.n	80037c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	f043 0310 	orr.w	r3, r3, #16
 8003794:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003796:	e014      	b.n	80037c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379a:	f043 0320 	orr.w	r3, r3, #32
 800379e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80037a0:	e00f      	b.n	80037c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80037a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80037aa:	e00a      	b.n	80037c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80037ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80037b4:	e005      	b.n	80037c2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80037be:	e000      	b.n	80037c2 <HAL_CAN_IRQHandler+0x336>
            break;
 80037c0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	699a      	ldr	r2, [r3, #24]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80037d0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2204      	movs	r2, #4
 80037d8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d008      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 f87c 	bl	80038ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80037f2:	bf00      	nop
 80037f4:	3728      	adds	r7, #40	@ 0x28
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003872:	b480      	push	{r7}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003886:	b480      	push	{r7}
 8003888:	b083      	sub	sp, #12
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr

080038d6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80038f2:	bf00      	nop
 80038f4:	370c      	adds	r7, #12
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
	...

08003900 <__NVIC_SetPriorityGrouping>:
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800391c:	4013      	ands	r3, r2
 800391e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800392c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003932:	4a04      	ldr	r2, [pc, #16]	@ (8003944 <__NVIC_SetPriorityGrouping+0x44>)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	60d3      	str	r3, [r2, #12]
}
 8003938:	bf00      	nop
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <__NVIC_GetPriorityGrouping>:
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <__NVIC_GetPriorityGrouping+0x18>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	0a1b      	lsrs	r3, r3, #8
 8003952:	f003 0307 	and.w	r3, r3, #7
}
 8003956:	4618      	mov	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <__NVIC_EnableIRQ>:
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800396e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003972:	2b00      	cmp	r3, #0
 8003974:	db0b      	blt.n	800398e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	f003 021f 	and.w	r2, r3, #31
 800397c:	4907      	ldr	r1, [pc, #28]	@ (800399c <__NVIC_EnableIRQ+0x38>)
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	2001      	movs	r0, #1
 8003986:	fa00 f202 	lsl.w	r2, r0, r2
 800398a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000e100 	.word	0xe000e100

080039a0 <__NVIC_SetPriority>:
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	6039      	str	r1, [r7, #0]
 80039aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	db0a      	blt.n	80039ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	490c      	ldr	r1, [pc, #48]	@ (80039ec <__NVIC_SetPriority+0x4c>)
 80039ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039be:	0112      	lsls	r2, r2, #4
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	440b      	add	r3, r1
 80039c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80039c8:	e00a      	b.n	80039e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	4908      	ldr	r1, [pc, #32]	@ (80039f0 <__NVIC_SetPriority+0x50>)
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	3b04      	subs	r3, #4
 80039d8:	0112      	lsls	r2, r2, #4
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	440b      	add	r3, r1
 80039de:	761a      	strb	r2, [r3, #24]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	e000e100 	.word	0xe000e100
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <NVIC_EncodePriority>:
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	@ 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f1c3 0307 	rsb	r3, r3, #7
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	bf28      	it	cs
 8003a12:	2304      	movcs	r3, #4
 8003a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	2b06      	cmp	r3, #6
 8003a1c:	d902      	bls.n	8003a24 <NVIC_EncodePriority+0x30>
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	3b03      	subs	r3, #3
 8003a22:	e000      	b.n	8003a26 <NVIC_EncodePriority+0x32>
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a28:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	43da      	mvns	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	401a      	ands	r2, r3
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	fa01 f303 	lsl.w	r3, r1, r3
 8003a46:	43d9      	mvns	r1, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a4c:	4313      	orrs	r3, r2
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3724      	adds	r7, #36	@ 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
	...

08003a5c <SysTick_Config>:
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a6c:	d301      	bcc.n	8003a72 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e00f      	b.n	8003a92 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a72:	4a0a      	ldr	r2, [pc, #40]	@ (8003a9c <SysTick_Config+0x40>)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a7a:	210f      	movs	r1, #15
 8003a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a80:	f7ff ff8e 	bl	80039a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a84:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <SysTick_Config+0x40>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a8a:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <SysTick_Config+0x40>)
 8003a8c:	2207      	movs	r2, #7
 8003a8e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	e000e010 	.word	0xe000e010

08003aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ff29 	bl	8003900 <__NVIC_SetPriorityGrouping>
}
 8003aae:	bf00      	nop
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b086      	sub	sp, #24
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	4603      	mov	r3, r0
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	607a      	str	r2, [r7, #4]
 8003ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ac8:	f7ff ff3e 	bl	8003948 <__NVIC_GetPriorityGrouping>
 8003acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	68b9      	ldr	r1, [r7, #8]
 8003ad2:	6978      	ldr	r0, [r7, #20]
 8003ad4:	f7ff ff8e 	bl	80039f4 <NVIC_EncodePriority>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ade:	4611      	mov	r1, r2
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff ff5d 	bl	80039a0 <__NVIC_SetPriority>
}
 8003ae6:	bf00      	nop
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	4603      	mov	r3, r0
 8003af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff ff31 	bl	8003964 <__NVIC_EnableIRQ>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b082      	sub	sp, #8
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7ff ffa2 	bl	8003a5c <SysTick_Config>
 8003b18:	4603      	mov	r3, r0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
	...

08003b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b089      	sub	sp, #36	@ 0x24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	e16b      	b.n	8003e18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b40:	2201      	movs	r2, #1
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	4013      	ands	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	f040 815a 	bne.w	8003e12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d005      	beq.n	8003b76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d130      	bne.n	8003bd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	2203      	movs	r2, #3
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	43db      	mvns	r3, r3
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bac:	2201      	movs	r2, #1
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	091b      	lsrs	r3, r3, #4
 8003bc2:	f003 0201 	and.w	r2, r3, #1
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d017      	beq.n	8003c14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	2203      	movs	r2, #3
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d123      	bne.n	8003c68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	08da      	lsrs	r2, r3, #3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3208      	adds	r2, #8
 8003c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	220f      	movs	r2, #15
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4013      	ands	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	f003 0307 	and.w	r3, r3, #7
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	08da      	lsrs	r2, r3, #3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	3208      	adds	r2, #8
 8003c62:	69b9      	ldr	r1, [r7, #24]
 8003c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	2203      	movs	r2, #3
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0203 	and.w	r2, r3, #3
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	005b      	lsls	r3, r3, #1
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80b4 	beq.w	8003e12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003caa:	2300      	movs	r3, #0
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	4b60      	ldr	r3, [pc, #384]	@ (8003e30 <HAL_GPIO_Init+0x30c>)
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb2:	4a5f      	ldr	r2, [pc, #380]	@ (8003e30 <HAL_GPIO_Init+0x30c>)
 8003cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cba:	4b5d      	ldr	r3, [pc, #372]	@ (8003e30 <HAL_GPIO_Init+0x30c>)
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8003e34 <HAL_GPIO_Init+0x310>)
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	089b      	lsrs	r3, r3, #2
 8003ccc:	3302      	adds	r3, #2
 8003cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	220f      	movs	r2, #15
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a52      	ldr	r2, [pc, #328]	@ (8003e38 <HAL_GPIO_Init+0x314>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d02b      	beq.n	8003d4a <HAL_GPIO_Init+0x226>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a51      	ldr	r2, [pc, #324]	@ (8003e3c <HAL_GPIO_Init+0x318>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d025      	beq.n	8003d46 <HAL_GPIO_Init+0x222>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a50      	ldr	r2, [pc, #320]	@ (8003e40 <HAL_GPIO_Init+0x31c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01f      	beq.n	8003d42 <HAL_GPIO_Init+0x21e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a4f      	ldr	r2, [pc, #316]	@ (8003e44 <HAL_GPIO_Init+0x320>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d019      	beq.n	8003d3e <HAL_GPIO_Init+0x21a>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a4e      	ldr	r2, [pc, #312]	@ (8003e48 <HAL_GPIO_Init+0x324>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d013      	beq.n	8003d3a <HAL_GPIO_Init+0x216>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a4d      	ldr	r2, [pc, #308]	@ (8003e4c <HAL_GPIO_Init+0x328>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d00d      	beq.n	8003d36 <HAL_GPIO_Init+0x212>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a4c      	ldr	r2, [pc, #304]	@ (8003e50 <HAL_GPIO_Init+0x32c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d007      	beq.n	8003d32 <HAL_GPIO_Init+0x20e>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a4b      	ldr	r2, [pc, #300]	@ (8003e54 <HAL_GPIO_Init+0x330>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d101      	bne.n	8003d2e <HAL_GPIO_Init+0x20a>
 8003d2a:	2307      	movs	r3, #7
 8003d2c:	e00e      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d2e:	2308      	movs	r3, #8
 8003d30:	e00c      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d32:	2306      	movs	r3, #6
 8003d34:	e00a      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d36:	2305      	movs	r3, #5
 8003d38:	e008      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d3a:	2304      	movs	r3, #4
 8003d3c:	e006      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e004      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d42:	2302      	movs	r3, #2
 8003d44:	e002      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <HAL_GPIO_Init+0x228>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	69fa      	ldr	r2, [r7, #28]
 8003d4e:	f002 0203 	and.w	r2, r2, #3
 8003d52:	0092      	lsls	r2, r2, #2
 8003d54:	4093      	lsls	r3, r2
 8003d56:	69ba      	ldr	r2, [r7, #24]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d5c:	4935      	ldr	r1, [pc, #212]	@ (8003e34 <HAL_GPIO_Init+0x310>)
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	089b      	lsrs	r3, r3, #2
 8003d62:	3302      	adds	r3, #2
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d6a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4013      	ands	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d86:	69ba      	ldr	r2, [r7, #24]
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d8e:	4a32      	ldr	r2, [pc, #200]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d94:	4b30      	ldr	r3, [pc, #192]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003db8:	4a27      	ldr	r2, [pc, #156]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dbe:	4b26      	ldr	r3, [pc, #152]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	43db      	mvns	r3, r3
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003de2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003de8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	43db      	mvns	r3, r3
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	4013      	ands	r3, r2
 8003df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e0c:	4a12      	ldr	r2, [pc, #72]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3301      	adds	r3, #1
 8003e16:	61fb      	str	r3, [r7, #28]
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	2b0f      	cmp	r3, #15
 8003e1c:	f67f ae90 	bls.w	8003b40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e20:	bf00      	nop
 8003e22:	bf00      	nop
 8003e24:	3724      	adds	r7, #36	@ 0x24
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	40023800 	.word	0x40023800
 8003e34:	40013800 	.word	0x40013800
 8003e38:	40020000 	.word	0x40020000
 8003e3c:	40020400 	.word	0x40020400
 8003e40:	40020800 	.word	0x40020800
 8003e44:	40020c00 	.word	0x40020c00
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	40021400 	.word	0x40021400
 8003e50:	40021800 	.word	0x40021800
 8003e54:	40021c00 	.word	0x40021c00
 8003e58:	40013c00 	.word	0x40013c00

08003e5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	807b      	strh	r3, [r7, #2]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e6c:	787b      	ldrb	r3, [r7, #1]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e72:	887a      	ldrh	r2, [r7, #2]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e78:	e003      	b.n	8003e82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e7a:	887b      	ldrh	r3, [r7, #2]
 8003e7c:	041a      	lsls	r2, r3, #16
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	619a      	str	r2, [r3, #24]
}
 8003e82:	bf00      	nop
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b086      	sub	sp, #24
 8003e92:	af02      	add	r7, sp, #8
 8003e94:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e101      	b.n	80040a4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d106      	bne.n	8003ec0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f006 fa8e 	bl	800a3dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ece:	d102      	bne.n	8003ed6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f002 fedb 	bl	8006c96 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6818      	ldr	r0, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	7c1a      	ldrb	r2, [r3, #16]
 8003ee8:	f88d 2000 	strb.w	r2, [sp]
 8003eec:	3304      	adds	r3, #4
 8003eee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ef0:	f002 fdba 	bl	8006a68 <USB_CoreInit>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d005      	beq.n	8003f06 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2202      	movs	r2, #2
 8003efe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e0ce      	b.n	80040a4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f002 fed3 	bl	8006cb8 <USB_SetCurrentMode>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0bf      	b.n	80040a4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f24:	2300      	movs	r3, #0
 8003f26:	73fb      	strb	r3, [r7, #15]
 8003f28:	e04a      	b.n	8003fc0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f2a:	7bfa      	ldrb	r2, [r7, #15]
 8003f2c:	6879      	ldr	r1, [r7, #4]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	4413      	add	r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	440b      	add	r3, r1
 8003f38:	3315      	adds	r3, #21
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f3e:	7bfa      	ldrb	r2, [r7, #15]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	4413      	add	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	3314      	adds	r3, #20
 8003f4e:	7bfa      	ldrb	r2, [r7, #15]
 8003f50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f52:	7bfa      	ldrb	r2, [r7, #15]
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
 8003f56:	b298      	uxth	r0, r3
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	4413      	add	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	440b      	add	r3, r1
 8003f64:	332e      	adds	r3, #46	@ 0x2e
 8003f66:	4602      	mov	r2, r0
 8003f68:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f6a:	7bfa      	ldrb	r2, [r7, #15]
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	4413      	add	r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	3318      	adds	r3, #24
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f7e:	7bfa      	ldrb	r2, [r7, #15]
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4613      	mov	r3, r2
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4413      	add	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	331c      	adds	r3, #28
 8003f8e:	2200      	movs	r2, #0
 8003f90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f92:	7bfa      	ldrb	r2, [r7, #15]
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	4613      	mov	r3, r2
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	4413      	add	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	3320      	adds	r3, #32
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fa6:	7bfa      	ldrb	r2, [r7, #15]
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4413      	add	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	3324      	adds	r3, #36	@ 0x24
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	73fb      	strb	r3, [r7, #15]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	791b      	ldrb	r3, [r3, #4]
 8003fc4:	7bfa      	ldrb	r2, [r7, #15]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d3af      	bcc.n	8003f2a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	73fb      	strb	r3, [r7, #15]
 8003fce:	e044      	b.n	800405a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fd0:	7bfa      	ldrb	r2, [r7, #15]
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	00db      	lsls	r3, r3, #3
 8003fd8:	4413      	add	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	440b      	add	r3, r1
 8003fde:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	4613      	mov	r3, r2
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	4413      	add	r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	440b      	add	r3, r1
 8003ff4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003ff8:	7bfa      	ldrb	r2, [r7, #15]
 8003ffa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ffc:	7bfa      	ldrb	r2, [r7, #15]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4413      	add	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800400e:	2200      	movs	r2, #0
 8004010:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004012:	7bfa      	ldrb	r2, [r7, #15]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	00db      	lsls	r3, r3, #3
 800401a:	4413      	add	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004028:	7bfa      	ldrb	r2, [r7, #15]
 800402a:	6879      	ldr	r1, [r7, #4]
 800402c:	4613      	mov	r3, r2
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	4413      	add	r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800403e:	7bfa      	ldrb	r2, [r7, #15]
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	4413      	add	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	3301      	adds	r3, #1
 8004058:	73fb      	strb	r3, [r7, #15]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	791b      	ldrb	r3, [r3, #4]
 800405e:	7bfa      	ldrb	r2, [r7, #15]
 8004060:	429a      	cmp	r2, r3
 8004062:	d3b5      	bcc.n	8003fd0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6818      	ldr	r0, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	7c1a      	ldrb	r2, [r3, #16]
 800406c:	f88d 2000 	strb.w	r2, [sp]
 8004070:	3304      	adds	r3, #4
 8004072:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004074:	f002 fe6c 	bl	8006d50 <USB_DevInit>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2202      	movs	r2, #2
 8004082:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e00c      	b.n	80040a4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f003 feb6 	bl	8007e0e <USB_DevDisconnect>

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d101      	bne.n	80040c8 <HAL_PCD_Start+0x1c>
 80040c4:	2302      	movs	r3, #2
 80040c6:	e022      	b.n	800410e <HAL_PCD_Start+0x62>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d009      	beq.n	80040f0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d105      	bne.n	80040f0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f002 fdbd 	bl	8006c74 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f003 fe64 	bl	8007dcc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004116:	b590      	push	{r4, r7, lr}
 8004118:	b08d      	sub	sp, #52	@ 0x34
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f003 ff22 	bl	8007f76 <USB_GetMode>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	f040 848c 	bne.w	8004a52 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4618      	mov	r0, r3
 8004140:	f003 fe86 	bl	8007e50 <USB_ReadInterrupts>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 8482 	beq.w	8004a50 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	0a1b      	lsrs	r3, r3, #8
 8004156:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f003 fe73 	bl	8007e50 <USB_ReadInterrupts>
 800416a:	4603      	mov	r3, r0
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b02      	cmp	r3, #2
 8004172:	d107      	bne.n	8004184 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	695a      	ldr	r2, [r3, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f002 0202 	and.w	r2, r2, #2
 8004182:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f003 fe61 	bl	8007e50 <USB_ReadInterrupts>
 800418e:	4603      	mov	r3, r0
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b10      	cmp	r3, #16
 8004196:	d161      	bne.n	800425c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0210 	bic.w	r2, r2, #16
 80041a6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f003 020f 	and.w	r2, r3, #15
 80041b4:	4613      	mov	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	4413      	add	r3, r2
 80041c4:	3304      	adds	r3, #4
 80041c6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80041ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041d2:	d124      	bne.n	800421e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80041da:	4013      	ands	r3, r2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d035      	beq.n	800424c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	091b      	lsrs	r3, r3, #4
 80041e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	461a      	mov	r2, r3
 80041f2:	6a38      	ldr	r0, [r7, #32]
 80041f4:	f003 fc98 	bl	8007b28 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	68da      	ldr	r2, [r3, #12]
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	091b      	lsrs	r3, r3, #4
 8004200:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004204:	441a      	add	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	695a      	ldr	r2, [r3, #20]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004216:	441a      	add	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	615a      	str	r2, [r3, #20]
 800421c:	e016      	b.n	800424c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004224:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004228:	d110      	bne.n	800424c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004230:	2208      	movs	r2, #8
 8004232:	4619      	mov	r1, r3
 8004234:	6a38      	ldr	r0, [r7, #32]
 8004236:	f003 fc77 	bl	8007b28 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	695a      	ldr	r2, [r3, #20]
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	091b      	lsrs	r3, r3, #4
 8004242:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004246:	441a      	add	r2, r3
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699a      	ldr	r2, [r3, #24]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0210 	orr.w	r2, r2, #16
 800425a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4618      	mov	r0, r3
 8004262:	f003 fdf5 	bl	8007e50 <USB_ReadInterrupts>
 8004266:	4603      	mov	r3, r0
 8004268:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800426c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004270:	f040 80a7 	bne.w	80043c2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4618      	mov	r0, r3
 800427e:	f003 fdfa 	bl	8007e76 <USB_ReadDevAllOutEpInterrupt>
 8004282:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004284:	e099      	b.n	80043ba <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 808e 	beq.w	80043ae <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	4611      	mov	r1, r2
 800429c:	4618      	mov	r0, r3
 800429e:	f003 fe1e 	bl	8007ede <USB_ReadDevOutEPInterrupt>
 80042a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00c      	beq.n	80042c8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ba:	461a      	mov	r2, r3
 80042bc:	2301      	movs	r3, #1
 80042be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fea4 	bl	8005010 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00c      	beq.n	80042ec <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d4:	015a      	lsls	r2, r3, #5
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	4413      	add	r3, r2
 80042da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042de:	461a      	mov	r2, r3
 80042e0:	2308      	movs	r3, #8
 80042e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 ff7a 	bl	80051e0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0310 	and.w	r3, r3, #16
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d008      	beq.n	8004308 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f8:	015a      	lsls	r2, r3, #5
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	4413      	add	r3, r2
 80042fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004302:	461a      	mov	r2, r3
 8004304:	2310      	movs	r3, #16
 8004306:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d030      	beq.n	8004374 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431a:	2b80      	cmp	r3, #128	@ 0x80
 800431c:	d109      	bne.n	8004332 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	69fa      	ldr	r2, [r7, #28]
 8004328:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800432c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004330:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004334:	4613      	mov	r3, r2
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	4413      	add	r3, r2
 8004344:	3304      	adds	r3, #4
 8004346:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	78db      	ldrb	r3, [r3, #3]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d108      	bne.n	8004362 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2200      	movs	r2, #0
 8004354:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	b2db      	uxtb	r3, r3
 800435a:	4619      	mov	r1, r3
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f006 f943 	bl	800a5e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004364:	015a      	lsls	r2, r3, #5
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	4413      	add	r3, r2
 800436a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800436e:	461a      	mov	r2, r3
 8004370:	2302      	movs	r3, #2
 8004372:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d008      	beq.n	8004390 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	015a      	lsls	r2, r3, #5
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	4413      	add	r3, r2
 8004386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800438a:	461a      	mov	r2, r3
 800438c:	2320      	movs	r3, #32
 800438e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d009      	beq.n	80043ae <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	015a      	lsls	r2, r3, #5
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	4413      	add	r3, r2
 80043a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a6:	461a      	mov	r2, r3
 80043a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	3301      	adds	r3, #1
 80043b2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80043b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b6:	085b      	lsrs	r3, r3, #1
 80043b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80043ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f47f af62 	bne.w	8004286 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f003 fd42 	bl	8007e50 <USB_ReadInterrupts>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043d6:	f040 80db 	bne.w	8004590 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f003 fd63 	bl	8007eaa <USB_ReadDevAllInEpInterrupt>
 80043e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80043ea:	e0cd      	b.n	8004588 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 80c2 	beq.w	800457c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	4611      	mov	r1, r2
 8004402:	4618      	mov	r0, r3
 8004404:	f003 fd89 	bl	8007f1a <USB_ReadDevInEPInterrupt>
 8004408:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d057      	beq.n	80044c4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	2201      	movs	r2, #1
 800441c:	fa02 f303 	lsl.w	r3, r2, r3
 8004420:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004428:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	43db      	mvns	r3, r3
 800442e:	69f9      	ldr	r1, [r7, #28]
 8004430:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004434:	4013      	ands	r3, r2
 8004436:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004444:	461a      	mov	r2, r3
 8004446:	2301      	movs	r3, #1
 8004448:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	799b      	ldrb	r3, [r3, #6]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d132      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004456:	4613      	mov	r3, r2
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	3320      	adds	r3, #32
 8004462:	6819      	ldr	r1, [r3, #0]
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004468:	4613      	mov	r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4403      	add	r3, r0
 8004472:	331c      	adds	r3, #28
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4419      	add	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447c:	4613      	mov	r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	4413      	add	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4403      	add	r3, r0
 8004486:	3320      	adds	r3, #32
 8004488:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800448a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448c:	2b00      	cmp	r3, #0
 800448e:	d113      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3a2>
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004494:	4613      	mov	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4413      	add	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	3324      	adds	r3, #36	@ 0x24
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d108      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044b0:	461a      	mov	r2, r3
 80044b2:	2101      	movs	r1, #1
 80044b4:	f003 fd90 	bl	8007fd8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	4619      	mov	r1, r3
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f006 f80d 	bl	800a4de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d008      	beq.n	80044e0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	015a      	lsls	r2, r3, #5
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	4413      	add	r3, r2
 80044d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044da:	461a      	mov	r2, r3
 80044dc:	2308      	movs	r3, #8
 80044de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d008      	beq.n	80044fc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	015a      	lsls	r2, r3, #5
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044f6:	461a      	mov	r2, r3
 80044f8:	2310      	movs	r3, #16
 80044fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004502:	2b00      	cmp	r3, #0
 8004504:	d008      	beq.n	8004518 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004508:	015a      	lsls	r2, r3, #5
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	4413      	add	r3, r2
 800450e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004512:	461a      	mov	r2, r3
 8004514:	2340      	movs	r3, #64	@ 0x40
 8004516:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d023      	beq.n	800456a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004522:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004524:	6a38      	ldr	r0, [r7, #32]
 8004526:	f002 fd77 	bl	8007018 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800452a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	3310      	adds	r3, #16
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	3304      	adds	r3, #4
 800453c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	78db      	ldrb	r3, [r3, #3]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d108      	bne.n	8004558 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2200      	movs	r2, #0
 800454a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800454c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454e:	b2db      	uxtb	r3, r3
 8004550:	4619      	mov	r1, r3
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f006 f85a 	bl	800a60c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004564:	461a      	mov	r2, r3
 8004566:	2302      	movs	r3, #2
 8004568:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004574:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fcbd 	bl	8004ef6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800457c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457e:	3301      	adds	r3, #1
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004584:	085b      	lsrs	r3, r3, #1
 8004586:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800458a:	2b00      	cmp	r3, #0
 800458c:	f47f af2e 	bne.w	80043ec <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f003 fc5b 	bl	8007e50 <USB_ReadInterrupts>
 800459a:	4603      	mov	r3, r0
 800459c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045a4:	d122      	bne.n	80045ec <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	69fa      	ldr	r2, [r7, #28]
 80045b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d108      	bne.n	80045d6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80045cc:	2100      	movs	r1, #0
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 fea4 	bl	800531c <HAL_PCDEx_LPM_Callback>
 80045d4:	e002      	b.n	80045dc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f005 fff8 	bl	800a5cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695a      	ldr	r2, [r3, #20]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80045ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f003 fc2d 	bl	8007e50 <USB_ReadInterrupts>
 80045f6:	4603      	mov	r3, r0
 80045f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004600:	d112      	bne.n	8004628 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b01      	cmp	r3, #1
 8004610:	d102      	bne.n	8004618 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f005 ffb4 	bl	800a580 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695a      	ldr	r2, [r3, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004626:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f003 fc0f 	bl	8007e50 <USB_ReadInterrupts>
 8004632:	4603      	mov	r3, r0
 8004634:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004638:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800463c:	f040 80b7 	bne.w	80047ae <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800464e:	f023 0301 	bic.w	r3, r3, #1
 8004652:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2110      	movs	r1, #16
 800465a:	4618      	mov	r0, r3
 800465c:	f002 fcdc 	bl	8007018 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004660:	2300      	movs	r3, #0
 8004662:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004664:	e046      	b.n	80046f4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004672:	461a      	mov	r2, r3
 8004674:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004678:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800467a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800467c:	015a      	lsls	r2, r3, #5
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	4413      	add	r3, r2
 8004682:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800468a:	0151      	lsls	r1, r2, #5
 800468c:	69fa      	ldr	r2, [r7, #28]
 800468e:	440a      	add	r2, r1
 8004690:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004694:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004698:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800469a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800469c:	015a      	lsls	r2, r3, #5
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	4413      	add	r3, r2
 80046a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a6:	461a      	mov	r2, r3
 80046a8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80046ac:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80046ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046be:	0151      	lsls	r1, r2, #5
 80046c0:	69fa      	ldr	r2, [r7, #28]
 80046c2:	440a      	add	r2, r1
 80046c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046c8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d0:	015a      	lsls	r2, r3, #5
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	4413      	add	r3, r2
 80046d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046de:	0151      	lsls	r1, r2, #5
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	440a      	add	r2, r1
 80046e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046ec:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f0:	3301      	adds	r3, #1
 80046f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	791b      	ldrb	r3, [r3, #4]
 80046f8:	461a      	mov	r2, r3
 80046fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d3b2      	bcc.n	8004666 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	69fa      	ldr	r2, [r7, #28]
 800470a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800470e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004712:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	7bdb      	ldrb	r3, [r3, #15]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d016      	beq.n	800474a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004722:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800472c:	f043 030b 	orr.w	r3, r3, #11
 8004730:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800473a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473c:	69fa      	ldr	r2, [r7, #28]
 800473e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004742:	f043 030b 	orr.w	r3, r3, #11
 8004746:	6453      	str	r3, [r2, #68]	@ 0x44
 8004748:	e015      	b.n	8004776 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	69fa      	ldr	r2, [r7, #28]
 8004754:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004758:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800475c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004760:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	69fa      	ldr	r2, [r7, #28]
 800476c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004770:	f043 030b 	orr.w	r3, r3, #11
 8004774:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69fa      	ldr	r2, [r7, #28]
 8004780:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004784:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004788:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6818      	ldr	r0, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004798:	461a      	mov	r2, r3
 800479a:	f003 fc1d 	bl	8007fd8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80047ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f003 fb4c 	bl	8007e50 <USB_ReadInterrupts>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c2:	d123      	bne.n	800480c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f003 fbe2 	bl	8007f92 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f002 fc99 	bl	800710a <USB_GetDevSpeed>
 80047d8:	4603      	mov	r3, r0
 80047da:	461a      	mov	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681c      	ldr	r4, [r3, #0]
 80047e4:	f001 fa0a 	bl	8005bfc <HAL_RCC_GetHCLKFreq>
 80047e8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047ee:	461a      	mov	r2, r3
 80047f0:	4620      	mov	r0, r4
 80047f2:	f002 f99d 	bl	8006b30 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f005 fe99 	bl	800a52e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	695a      	ldr	r2, [r3, #20]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800480a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4618      	mov	r0, r3
 8004812:	f003 fb1d 	bl	8007e50 <USB_ReadInterrupts>
 8004816:	4603      	mov	r3, r0
 8004818:	f003 0308 	and.w	r3, r3, #8
 800481c:	2b08      	cmp	r3, #8
 800481e:	d10a      	bne.n	8004836 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f005 fe76 	bl	800a512 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	695a      	ldr	r2, [r3, #20]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f002 0208 	and.w	r2, r2, #8
 8004834:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4618      	mov	r0, r3
 800483c:	f003 fb08 	bl	8007e50 <USB_ReadInterrupts>
 8004840:	4603      	mov	r3, r0
 8004842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004846:	2b80      	cmp	r3, #128	@ 0x80
 8004848:	d123      	bne.n	8004892 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800484a:	6a3b      	ldr	r3, [r7, #32]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004856:	2301      	movs	r3, #1
 8004858:	627b      	str	r3, [r7, #36]	@ 0x24
 800485a:	e014      	b.n	8004886 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800485c:	6879      	ldr	r1, [r7, #4]
 800485e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004860:	4613      	mov	r3, r2
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	4413      	add	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	440b      	add	r3, r1
 800486a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d105      	bne.n	8004880 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	b2db      	uxtb	r3, r3
 8004878:	4619      	mov	r1, r3
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fb0a 	bl	8004e94 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004882:	3301      	adds	r3, #1
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	791b      	ldrb	r3, [r3, #4]
 800488a:	461a      	mov	r2, r3
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	4293      	cmp	r3, r2
 8004890:	d3e4      	bcc.n	800485c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4618      	mov	r0, r3
 8004898:	f003 fada 	bl	8007e50 <USB_ReadInterrupts>
 800489c:	4603      	mov	r3, r0
 800489e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048a6:	d13c      	bne.n	8004922 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048a8:	2301      	movs	r3, #1
 80048aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ac:	e02b      	b.n	8004906 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80048ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048c2:	4613      	mov	r3, r2
 80048c4:	00db      	lsls	r3, r3, #3
 80048c6:	4413      	add	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	440b      	add	r3, r1
 80048cc:	3318      	adds	r3, #24
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d115      	bne.n	8004900 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048d4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	da12      	bge.n	8004900 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048de:	4613      	mov	r3, r2
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4413      	add	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	440b      	add	r3, r1
 80048e8:	3317      	adds	r3, #23
 80048ea:	2201      	movs	r2, #1
 80048ec:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80048ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	4619      	mov	r1, r3
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 faca 	bl	8004e94 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	3301      	adds	r3, #1
 8004904:	627b      	str	r3, [r7, #36]	@ 0x24
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	791b      	ldrb	r3, [r3, #4]
 800490a:	461a      	mov	r2, r3
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	4293      	cmp	r3, r2
 8004910:	d3cd      	bcc.n	80048ae <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	695a      	ldr	r2, [r3, #20]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004920:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4618      	mov	r0, r3
 8004928:	f003 fa92 	bl	8007e50 <USB_ReadInterrupts>
 800492c:	4603      	mov	r3, r0
 800492e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004932:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004936:	d156      	bne.n	80049e6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004938:	2301      	movs	r3, #1
 800493a:	627b      	str	r3, [r7, #36]	@ 0x24
 800493c:	e045      	b.n	80049ca <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	015a      	lsls	r2, r3, #5
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	4413      	add	r3, r2
 8004946:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004952:	4613      	mov	r3, r2
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	4413      	add	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d12e      	bne.n	80049c4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004966:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004968:	2b00      	cmp	r3, #0
 800496a:	da2b      	bge.n	80049c4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004978:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800497c:	429a      	cmp	r2, r3
 800497e:	d121      	bne.n	80049c4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004984:	4613      	mov	r3, r2
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	440b      	add	r3, r1
 800498e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004992:	2201      	movs	r2, #1
 8004994:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10a      	bne.n	80049c4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	69fa      	ldr	r2, [r7, #28]
 80049b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049c0:	6053      	str	r3, [r2, #4]
            break;
 80049c2:	e008      	b.n	80049d6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c6:	3301      	adds	r3, #1
 80049c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	791b      	ldrb	r3, [r3, #4]
 80049ce:	461a      	mov	r2, r3
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d3b3      	bcc.n	800493e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695a      	ldr	r2, [r3, #20]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80049e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f003 fa30 	bl	8007e50 <USB_ReadInterrupts>
 80049f0:	4603      	mov	r3, r0
 80049f2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049fa:	d10a      	bne.n	8004a12 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f005 fe17 	bl	800a630 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	695a      	ldr	r2, [r3, #20]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004a10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4618      	mov	r0, r3
 8004a18:	f003 fa1a 	bl	8007e50 <USB_ReadInterrupts>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	d115      	bne.n	8004a52 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d002      	beq.n	8004a3e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f005 fe07 	bl	800a64c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	e000      	b.n	8004a52 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004a50:	bf00      	nop
    }
  }
}
 8004a52:	3734      	adds	r7, #52	@ 0x34
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd90      	pop	{r4, r7, pc}

08004a58 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	460b      	mov	r3, r1
 8004a62:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d101      	bne.n	8004a72 <HAL_PCD_SetAddress+0x1a>
 8004a6e:	2302      	movs	r3, #2
 8004a70:	e012      	b.n	8004a98 <HAL_PCD_SetAddress+0x40>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	78fa      	ldrb	r2, [r7, #3]
 8004a7e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	78fa      	ldrb	r2, [r7, #3]
 8004a86:	4611      	mov	r1, r2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f003 f979 	bl	8007d80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3708      	adds	r7, #8
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	4608      	mov	r0, r1
 8004aaa:	4611      	mov	r1, r2
 8004aac:	461a      	mov	r2, r3
 8004aae:	4603      	mov	r3, r0
 8004ab0:	70fb      	strb	r3, [r7, #3]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	803b      	strh	r3, [r7, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004abe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	da0f      	bge.n	8004ae6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ac6:	78fb      	ldrb	r3, [r7, #3]
 8004ac8:	f003 020f 	and.w	r2, r3, #15
 8004acc:	4613      	mov	r3, r2
 8004ace:	00db      	lsls	r3, r3, #3
 8004ad0:	4413      	add	r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	3310      	adds	r3, #16
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	4413      	add	r3, r2
 8004ada:	3304      	adds	r3, #4
 8004adc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	705a      	strb	r2, [r3, #1]
 8004ae4:	e00f      	b.n	8004b06 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ae6:	78fb      	ldrb	r3, [r7, #3]
 8004ae8:	f003 020f 	and.w	r2, r3, #15
 8004aec:	4613      	mov	r3, r2
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	4413      	add	r3, r2
 8004afc:	3304      	adds	r3, #4
 8004afe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	f003 030f 	and.w	r3, r3, #15
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004b12:	883b      	ldrh	r3, [r7, #0]
 8004b14:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	78ba      	ldrb	r2, [r7, #2]
 8004b20:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	785b      	ldrb	r3, [r3, #1]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d004      	beq.n	8004b34 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	461a      	mov	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b34:	78bb      	ldrb	r3, [r7, #2]
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d102      	bne.n	8004b40 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_PCD_EP_Open+0xae>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e00e      	b.n	8004b6c <HAL_PCD_EP_Open+0xcc>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68f9      	ldr	r1, [r7, #12]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f002 faf9 	bl	8007154 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b6a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	da0f      	bge.n	8004ba8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b88:	78fb      	ldrb	r3, [r7, #3]
 8004b8a:	f003 020f 	and.w	r2, r3, #15
 8004b8e:	4613      	mov	r3, r2
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	4413      	add	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	3310      	adds	r3, #16
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	705a      	strb	r2, [r3, #1]
 8004ba6:	e00f      	b.n	8004bc8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ba8:	78fb      	ldrb	r3, [r7, #3]
 8004baa:	f003 020f 	and.w	r2, r3, #15
 8004bae:	4613      	mov	r3, r2
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	4413      	add	r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3304      	adds	r3, #4
 8004bc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bc8:	78fb      	ldrb	r3, [r7, #3]
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d101      	bne.n	8004be2 <HAL_PCD_EP_Close+0x6e>
 8004bde:	2302      	movs	r3, #2
 8004be0:	e00e      	b.n	8004c00 <HAL_PCD_EP_Close+0x8c>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68f9      	ldr	r1, [r7, #12]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f002 fb37 	bl	8007264 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	607a      	str	r2, [r7, #4]
 8004c12:	603b      	str	r3, [r7, #0]
 8004c14:	460b      	mov	r3, r1
 8004c16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c18:	7afb      	ldrb	r3, [r7, #11]
 8004c1a:	f003 020f 	and.w	r2, r3, #15
 8004c1e:	4613      	mov	r3, r2
 8004c20:	00db      	lsls	r3, r3, #3
 8004c22:	4413      	add	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	3304      	adds	r3, #4
 8004c30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2200      	movs	r2, #0
 8004c42:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2200      	movs	r2, #0
 8004c48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c4a:	7afb      	ldrb	r3, [r7, #11]
 8004c4c:	f003 030f 	and.w	r3, r3, #15
 8004c50:	b2da      	uxtb	r2, r3
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	799b      	ldrb	r3, [r3, #6]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d102      	bne.n	8004c64 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6818      	ldr	r0, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	799b      	ldrb	r3, [r3, #6]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	6979      	ldr	r1, [r7, #20]
 8004c70:	f002 fbd4 	bl	800741c <USB_EPStartXfer>

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3718      	adds	r7, #24
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
 8004c86:	460b      	mov	r3, r1
 8004c88:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004c8a:	78fb      	ldrb	r3, [r7, #3]
 8004c8c:	f003 020f 	and.w	r2, r3, #15
 8004c90:	6879      	ldr	r1, [r7, #4]
 8004c92:	4613      	mov	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4413      	add	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	440b      	add	r3, r1
 8004c9c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004ca0:	681b      	ldr	r3, [r3, #0]
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	370c      	adds	r7, #12
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b086      	sub	sp, #24
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	60f8      	str	r0, [r7, #12]
 8004cb6:	607a      	str	r2, [r7, #4]
 8004cb8:	603b      	str	r3, [r7, #0]
 8004cba:	460b      	mov	r3, r1
 8004cbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cbe:	7afb      	ldrb	r3, [r7, #11]
 8004cc0:	f003 020f 	and.w	r2, r3, #15
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	00db      	lsls	r3, r3, #3
 8004cc8:	4413      	add	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	3310      	adds	r3, #16
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	3304      	adds	r3, #4
 8004cd4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	2201      	movs	r2, #1
 8004cec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cee:	7afb      	ldrb	r3, [r7, #11]
 8004cf0:	f003 030f 	and.w	r3, r3, #15
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	799b      	ldrb	r3, [r3, #6]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d102      	bne.n	8004d08 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6818      	ldr	r0, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	799b      	ldrb	r3, [r3, #6]
 8004d10:	461a      	mov	r2, r3
 8004d12:	6979      	ldr	r1, [r7, #20]
 8004d14:	f002 fb82 	bl	800741c <USB_EPStartXfer>

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3718      	adds	r7, #24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b084      	sub	sp, #16
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d2e:	78fb      	ldrb	r3, [r7, #3]
 8004d30:	f003 030f 	and.w	r3, r3, #15
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	7912      	ldrb	r2, [r2, #4]
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d901      	bls.n	8004d40 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e04f      	b.n	8004de0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	da0f      	bge.n	8004d68 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d48:	78fb      	ldrb	r3, [r7, #3]
 8004d4a:	f003 020f 	and.w	r2, r3, #15
 8004d4e:	4613      	mov	r3, r2
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	3310      	adds	r3, #16
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	3304      	adds	r3, #4
 8004d5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2201      	movs	r2, #1
 8004d64:	705a      	strb	r2, [r3, #1]
 8004d66:	e00d      	b.n	8004d84 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d68:	78fa      	ldrb	r2, [r7, #3]
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	00db      	lsls	r3, r3, #3
 8004d6e:	4413      	add	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	4413      	add	r3, r2
 8004d7a:	3304      	adds	r3, #4
 8004d7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2201      	movs	r2, #1
 8004d88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d8a:	78fb      	ldrb	r3, [r7, #3]
 8004d8c:	f003 030f 	and.w	r3, r3, #15
 8004d90:	b2da      	uxtb	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d101      	bne.n	8004da4 <HAL_PCD_EP_SetStall+0x82>
 8004da0:	2302      	movs	r3, #2
 8004da2:	e01d      	b.n	8004de0 <HAL_PCD_EP_SetStall+0xbe>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68f9      	ldr	r1, [r7, #12]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f002 ff10 	bl	8007bd8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004db8:	78fb      	ldrb	r3, [r7, #3]
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d109      	bne.n	8004dd6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6818      	ldr	r0, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	7999      	ldrb	r1, [r3, #6]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	f003 f901 	bl	8007fd8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	460b      	mov	r3, r1
 8004df2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	7912      	ldrb	r2, [r2, #4]
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d901      	bls.n	8004e06 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e042      	b.n	8004e8c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	da0f      	bge.n	8004e2e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e0e:	78fb      	ldrb	r3, [r7, #3]
 8004e10:	f003 020f 	and.w	r2, r3, #15
 8004e14:	4613      	mov	r3, r2
 8004e16:	00db      	lsls	r3, r3, #3
 8004e18:	4413      	add	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	3310      	adds	r3, #16
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	4413      	add	r3, r2
 8004e22:	3304      	adds	r3, #4
 8004e24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	705a      	strb	r2, [r3, #1]
 8004e2c:	e00f      	b.n	8004e4e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e2e:	78fb      	ldrb	r3, [r7, #3]
 8004e30:	f003 020f 	and.w	r2, r3, #15
 8004e34:	4613      	mov	r3, r2
 8004e36:	00db      	lsls	r3, r3, #3
 8004e38:	4413      	add	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	4413      	add	r3, r2
 8004e44:	3304      	adds	r3, #4
 8004e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e54:	78fb      	ldrb	r3, [r7, #3]
 8004e56:	f003 030f 	and.w	r3, r3, #15
 8004e5a:	b2da      	uxtb	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_PCD_EP_ClrStall+0x86>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	e00e      	b.n	8004e8c <HAL_PCD_EP_ClrStall+0xa4>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68f9      	ldr	r1, [r7, #12]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f002 ff19 	bl	8007cb4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004ea0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	da0c      	bge.n	8004ec2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ea8:	78fb      	ldrb	r3, [r7, #3]
 8004eaa:	f003 020f 	and.w	r2, r3, #15
 8004eae:	4613      	mov	r3, r2
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	4413      	add	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	3310      	adds	r3, #16
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	4413      	add	r3, r2
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	60fb      	str	r3, [r7, #12]
 8004ec0:	e00c      	b.n	8004edc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ec2:	78fb      	ldrb	r3, [r7, #3]
 8004ec4:	f003 020f 	and.w	r2, r3, #15
 8004ec8:	4613      	mov	r3, r2
 8004eca:	00db      	lsls	r3, r3, #3
 8004ecc:	4413      	add	r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	3304      	adds	r3, #4
 8004eda:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68f9      	ldr	r1, [r7, #12]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f002 fd38 	bl	8007958 <USB_EPStopXfer>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004eec:	7afb      	ldrb	r3, [r7, #11]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b08a      	sub	sp, #40	@ 0x28
 8004efa:	af02      	add	r7, sp, #8
 8004efc:	6078      	str	r0, [r7, #4]
 8004efe:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	4413      	add	r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	3310      	adds	r3, #16
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	4413      	add	r3, r2
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	695a      	ldr	r2, [r3, #20]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d901      	bls.n	8004f2e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e06b      	b.n	8005006 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	691a      	ldr	r2, [r3, #16]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d902      	bls.n	8004f4a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	3303      	adds	r3, #3
 8004f4e:	089b      	lsrs	r3, r3, #2
 8004f50:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f52:	e02a      	b.n	8004faa <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	69fa      	ldr	r2, [r7, #28]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d902      	bls.n	8004f70 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	3303      	adds	r3, #3
 8004f74:	089b      	lsrs	r3, r3, #2
 8004f76:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	68d9      	ldr	r1, [r3, #12]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	6978      	ldr	r0, [r7, #20]
 8004f8e:	f002 fd8d 	bl	8007aac <USB_WritePacket>

    ep->xfer_buff  += len;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	441a      	add	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	695a      	ldr	r2, [r3, #20]
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	441a      	add	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	015a      	lsls	r2, r3, #5
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fba:	69ba      	ldr	r2, [r7, #24]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d809      	bhi.n	8004fd4 <PCD_WriteEmptyTxFifo+0xde>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	695a      	ldr	r2, [r3, #20]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d203      	bcs.n	8004fd4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1bf      	bne.n	8004f54 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d811      	bhi.n	8005004 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fec:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ff4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	6939      	ldr	r1, [r7, #16]
 8004ffc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005000:	4013      	ands	r3, r2
 8005002:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3720      	adds	r7, #32
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	333c      	adds	r3, #60	@ 0x3c
 8005028:	3304      	adds	r3, #4
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	015a      	lsls	r2, r3, #5
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	4413      	add	r3, r2
 8005036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	799b      	ldrb	r3, [r3, #6]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d17b      	bne.n	800513e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f003 0308 	and.w	r3, r3, #8
 800504c:	2b00      	cmp	r3, #0
 800504e:	d015      	beq.n	800507c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	4a61      	ldr	r2, [pc, #388]	@ (80051d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	f240 80b9 	bls.w	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005060:	2b00      	cmp	r3, #0
 8005062:	f000 80b3 	beq.w	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	015a      	lsls	r2, r3, #5
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	4413      	add	r3, r2
 800506e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005072:	461a      	mov	r2, r3
 8005074:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005078:	6093      	str	r3, [r2, #8]
 800507a:	e0a7      	b.n	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	f003 0320 	and.w	r3, r3, #32
 8005082:	2b00      	cmp	r3, #0
 8005084:	d009      	beq.n	800509a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	015a      	lsls	r2, r3, #5
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	4413      	add	r3, r2
 800508e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005092:	461a      	mov	r2, r3
 8005094:	2320      	movs	r3, #32
 8005096:	6093      	str	r3, [r2, #8]
 8005098:	e098      	b.n	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f040 8093 	bne.w	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	4a4b      	ldr	r2, [pc, #300]	@ (80051d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d90f      	bls.n	80050ce <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	015a      	lsls	r2, r3, #5
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	4413      	add	r3, r2
 80050c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050c4:	461a      	mov	r2, r3
 80050c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ca:	6093      	str	r3, [r2, #8]
 80050cc:	e07e      	b.n	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	4613      	mov	r3, r2
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	4413      	add	r3, r2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	4413      	add	r3, r2
 80050e0:	3304      	adds	r3, #4
 80050e2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a1a      	ldr	r2, [r3, #32]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	0159      	lsls	r1, r3, #5
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	440b      	add	r3, r1
 80050f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050fa:	1ad2      	subs	r2, r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d114      	bne.n	8005130 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d109      	bne.n	8005122 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6818      	ldr	r0, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005118:	461a      	mov	r2, r3
 800511a:	2101      	movs	r1, #1
 800511c:	f002 ff5c 	bl	8007fd8 <USB_EP0_OutStart>
 8005120:	e006      	b.n	8005130 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	68da      	ldr	r2, [r3, #12]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	441a      	add	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	4619      	mov	r1, r3
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f005 f9b6 	bl	800a4a8 <HAL_PCD_DataOutStageCallback>
 800513c:	e046      	b.n	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	4a26      	ldr	r2, [pc, #152]	@ (80051dc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d124      	bne.n	8005190 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00a      	beq.n	8005166 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	015a      	lsls	r2, r3, #5
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	4413      	add	r3, r2
 8005158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800515c:	461a      	mov	r2, r3
 800515e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005162:	6093      	str	r3, [r2, #8]
 8005164:	e032      	b.n	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	f003 0320 	and.w	r3, r3, #32
 800516c:	2b00      	cmp	r3, #0
 800516e:	d008      	beq.n	8005182 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	4413      	add	r3, r2
 8005178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800517c:	461a      	mov	r2, r3
 800517e:	2320      	movs	r3, #32
 8005180:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	b2db      	uxtb	r3, r3
 8005186:	4619      	mov	r1, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f005 f98d 	bl	800a4a8 <HAL_PCD_DataOutStageCallback>
 800518e:	e01d      	b.n	80051cc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d114      	bne.n	80051c0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	4613      	mov	r3, r2
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d108      	bne.n	80051c0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80051b8:	461a      	mov	r2, r3
 80051ba:	2100      	movs	r1, #0
 80051bc:	f002 ff0c 	bl	8007fd8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	4619      	mov	r1, r3
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f005 f96e 	bl	800a4a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3720      	adds	r7, #32
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	4f54300a 	.word	0x4f54300a
 80051dc:	4f54310a 	.word	0x4f54310a

080051e0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	333c      	adds	r3, #60	@ 0x3c
 80051f8:	3304      	adds	r3, #4
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	4413      	add	r3, r2
 8005206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	4a15      	ldr	r2, [pc, #84]	@ (8005268 <PCD_EP_OutSetupPacket_int+0x88>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d90e      	bls.n	8005234 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800521c:	2b00      	cmp	r3, #0
 800521e:	d009      	beq.n	8005234 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	015a      	lsls	r2, r3, #5
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	4413      	add	r3, r2
 8005228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800522c:	461a      	mov	r2, r3
 800522e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005232:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f005 f925 	bl	800a484 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4a0a      	ldr	r2, [pc, #40]	@ (8005268 <PCD_EP_OutSetupPacket_int+0x88>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d90c      	bls.n	800525c <PCD_EP_OutSetupPacket_int+0x7c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	799b      	ldrb	r3, [r3, #6]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d108      	bne.n	800525c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6818      	ldr	r0, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005254:	461a      	mov	r2, r3
 8005256:	2101      	movs	r1, #1
 8005258:	f002 febe 	bl	8007fd8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	4f54300a 	.word	0x4f54300a

0800526c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	460b      	mov	r3, r1
 8005276:	70fb      	strb	r3, [r7, #3]
 8005278:	4613      	mov	r3, r2
 800527a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005284:	78fb      	ldrb	r3, [r7, #3]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d107      	bne.n	800529a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800528a:	883b      	ldrh	r3, [r7, #0]
 800528c:	0419      	lsls	r1, r3, #16
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	430a      	orrs	r2, r1
 8005296:	629a      	str	r2, [r3, #40]	@ 0x28
 8005298:	e028      	b.n	80052ec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a0:	0c1b      	lsrs	r3, r3, #16
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	4413      	add	r3, r2
 80052a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052a8:	2300      	movs	r3, #0
 80052aa:	73fb      	strb	r3, [r7, #15]
 80052ac:	e00d      	b.n	80052ca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	7bfb      	ldrb	r3, [r7, #15]
 80052b4:	3340      	adds	r3, #64	@ 0x40
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4413      	add	r3, r2
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	0c1b      	lsrs	r3, r3, #16
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	4413      	add	r3, r2
 80052c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
 80052c6:	3301      	adds	r3, #1
 80052c8:	73fb      	strb	r3, [r7, #15]
 80052ca:	7bfa      	ldrb	r2, [r7, #15]
 80052cc:	78fb      	ldrb	r3, [r7, #3]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d3ec      	bcc.n	80052ae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80052d4:	883b      	ldrh	r3, [r7, #0]
 80052d6:	0418      	lsls	r0, r3, #16
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6819      	ldr	r1, [r3, #0]
 80052dc:	78fb      	ldrb	r3, [r7, #3]
 80052de:	3b01      	subs	r3, #1
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	4302      	orrs	r2, r0
 80052e4:	3340      	adds	r3, #64	@ 0x40
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	440b      	add	r3, r1
 80052ea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr

080052fa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80052fa:	b480      	push	{r7}
 80052fc:	b083      	sub	sp, #12
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
 8005302:	460b      	mov	r3, r1
 8005304:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	887a      	ldrh	r2, [r7, #2]
 800530c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e267      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d075      	beq.n	800543e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005352:	4b88      	ldr	r3, [pc, #544]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 030c 	and.w	r3, r3, #12
 800535a:	2b04      	cmp	r3, #4
 800535c:	d00c      	beq.n	8005378 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800535e:	4b85      	ldr	r3, [pc, #532]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005366:	2b08      	cmp	r3, #8
 8005368:	d112      	bne.n	8005390 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800536a:	4b82      	ldr	r3, [pc, #520]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005372:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005376:	d10b      	bne.n	8005390 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005378:	4b7e      	ldr	r3, [pc, #504]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d05b      	beq.n	800543c <HAL_RCC_OscConfig+0x108>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d157      	bne.n	800543c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e242      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005398:	d106      	bne.n	80053a8 <HAL_RCC_OscConfig+0x74>
 800539a:	4b76      	ldr	r3, [pc, #472]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a75      	ldr	r2, [pc, #468]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053a4:	6013      	str	r3, [r2, #0]
 80053a6:	e01d      	b.n	80053e4 <HAL_RCC_OscConfig+0xb0>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053b0:	d10c      	bne.n	80053cc <HAL_RCC_OscConfig+0x98>
 80053b2:	4b70      	ldr	r3, [pc, #448]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a6f      	ldr	r2, [pc, #444]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	4b6d      	ldr	r3, [pc, #436]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a6c      	ldr	r2, [pc, #432]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	e00b      	b.n	80053e4 <HAL_RCC_OscConfig+0xb0>
 80053cc:	4b69      	ldr	r3, [pc, #420]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a68      	ldr	r2, [pc, #416]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	4b66      	ldr	r3, [pc, #408]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a65      	ldr	r2, [pc, #404]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80053de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d013      	beq.n	8005414 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ec:	f7fd fbe0 	bl	8002bb0 <HAL_GetTick>
 80053f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053f2:	e008      	b.n	8005406 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053f4:	f7fd fbdc 	bl	8002bb0 <HAL_GetTick>
 80053f8:	4602      	mov	r2, r0
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	2b64      	cmp	r3, #100	@ 0x64
 8005400:	d901      	bls.n	8005406 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e207      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005406:	4b5b      	ldr	r3, [pc, #364]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0f0      	beq.n	80053f4 <HAL_RCC_OscConfig+0xc0>
 8005412:	e014      	b.n	800543e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005414:	f7fd fbcc 	bl	8002bb0 <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800541c:	f7fd fbc8 	bl	8002bb0 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b64      	cmp	r3, #100	@ 0x64
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e1f3      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800542e:	4b51      	ldr	r3, [pc, #324]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1f0      	bne.n	800541c <HAL_RCC_OscConfig+0xe8>
 800543a:	e000      	b.n	800543e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800543c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d063      	beq.n	8005512 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800544a:	4b4a      	ldr	r3, [pc, #296]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f003 030c 	and.w	r3, r3, #12
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00b      	beq.n	800546e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005456:	4b47      	ldr	r3, [pc, #284]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800545e:	2b08      	cmp	r3, #8
 8005460:	d11c      	bne.n	800549c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005462:	4b44      	ldr	r3, [pc, #272]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d116      	bne.n	800549c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800546e:	4b41      	ldr	r3, [pc, #260]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <HAL_RCC_OscConfig+0x152>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d001      	beq.n	8005486 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e1c7      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005486:	4b3b      	ldr	r3, [pc, #236]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	4937      	ldr	r1, [pc, #220]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005496:	4313      	orrs	r3, r2
 8005498:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800549a:	e03a      	b.n	8005512 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d020      	beq.n	80054e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054a4:	4b34      	ldr	r3, [pc, #208]	@ (8005578 <HAL_RCC_OscConfig+0x244>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054aa:	f7fd fb81 	bl	8002bb0 <HAL_GetTick>
 80054ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054b0:	e008      	b.n	80054c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054b2:	f7fd fb7d 	bl	8002bb0 <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d901      	bls.n	80054c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e1a8      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d0f0      	beq.n	80054b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054d0:	4b28      	ldr	r3, [pc, #160]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	4925      	ldr	r1, [pc, #148]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	600b      	str	r3, [r1, #0]
 80054e4:	e015      	b.n	8005512 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054e6:	4b24      	ldr	r3, [pc, #144]	@ (8005578 <HAL_RCC_OscConfig+0x244>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ec:	f7fd fb60 	bl	8002bb0 <HAL_GetTick>
 80054f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054f2:	e008      	b.n	8005506 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054f4:	f7fd fb5c 	bl	8002bb0 <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d901      	bls.n	8005506 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e187      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005506:	4b1b      	ldr	r3, [pc, #108]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1f0      	bne.n	80054f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0308 	and.w	r3, r3, #8
 800551a:	2b00      	cmp	r3, #0
 800551c:	d036      	beq.n	800558c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d016      	beq.n	8005554 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005526:	4b15      	ldr	r3, [pc, #84]	@ (800557c <HAL_RCC_OscConfig+0x248>)
 8005528:	2201      	movs	r2, #1
 800552a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552c:	f7fd fb40 	bl	8002bb0 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005534:	f7fd fb3c 	bl	8002bb0 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b02      	cmp	r3, #2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e167      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005546:	4b0b      	ldr	r3, [pc, #44]	@ (8005574 <HAL_RCC_OscConfig+0x240>)
 8005548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d0f0      	beq.n	8005534 <HAL_RCC_OscConfig+0x200>
 8005552:	e01b      	b.n	800558c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005554:	4b09      	ldr	r3, [pc, #36]	@ (800557c <HAL_RCC_OscConfig+0x248>)
 8005556:	2200      	movs	r2, #0
 8005558:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800555a:	f7fd fb29 	bl	8002bb0 <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005560:	e00e      	b.n	8005580 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005562:	f7fd fb25 	bl	8002bb0 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	2b02      	cmp	r3, #2
 800556e:	d907      	bls.n	8005580 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e150      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
 8005574:	40023800 	.word	0x40023800
 8005578:	42470000 	.word	0x42470000
 800557c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005580:	4b88      	ldr	r3, [pc, #544]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1ea      	bne.n	8005562 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0304 	and.w	r3, r3, #4
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 8097 	beq.w	80056c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800559a:	2300      	movs	r3, #0
 800559c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800559e:	4b81      	ldr	r3, [pc, #516]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80055a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10f      	bne.n	80055ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055aa:	2300      	movs	r3, #0
 80055ac:	60bb      	str	r3, [r7, #8]
 80055ae:	4b7d      	ldr	r3, [pc, #500]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	4a7c      	ldr	r2, [pc, #496]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80055b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80055ba:	4b7a      	ldr	r3, [pc, #488]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c2:	60bb      	str	r3, [r7, #8]
 80055c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055c6:	2301      	movs	r3, #1
 80055c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ca:	4b77      	ldr	r3, [pc, #476]	@ (80057a8 <HAL_RCC_OscConfig+0x474>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d118      	bne.n	8005608 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055d6:	4b74      	ldr	r3, [pc, #464]	@ (80057a8 <HAL_RCC_OscConfig+0x474>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a73      	ldr	r2, [pc, #460]	@ (80057a8 <HAL_RCC_OscConfig+0x474>)
 80055dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055e2:	f7fd fae5 	bl	8002bb0 <HAL_GetTick>
 80055e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e8:	e008      	b.n	80055fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ea:	f7fd fae1 	bl	8002bb0 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d901      	bls.n	80055fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e10c      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055fc:	4b6a      	ldr	r3, [pc, #424]	@ (80057a8 <HAL_RCC_OscConfig+0x474>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005604:	2b00      	cmp	r3, #0
 8005606:	d0f0      	beq.n	80055ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d106      	bne.n	800561e <HAL_RCC_OscConfig+0x2ea>
 8005610:	4b64      	ldr	r3, [pc, #400]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005614:	4a63      	ldr	r2, [pc, #396]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005616:	f043 0301 	orr.w	r3, r3, #1
 800561a:	6713      	str	r3, [r2, #112]	@ 0x70
 800561c:	e01c      	b.n	8005658 <HAL_RCC_OscConfig+0x324>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	2b05      	cmp	r3, #5
 8005624:	d10c      	bne.n	8005640 <HAL_RCC_OscConfig+0x30c>
 8005626:	4b5f      	ldr	r3, [pc, #380]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800562a:	4a5e      	ldr	r2, [pc, #376]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 800562c:	f043 0304 	orr.w	r3, r3, #4
 8005630:	6713      	str	r3, [r2, #112]	@ 0x70
 8005632:	4b5c      	ldr	r3, [pc, #368]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005636:	4a5b      	ldr	r2, [pc, #364]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005638:	f043 0301 	orr.w	r3, r3, #1
 800563c:	6713      	str	r3, [r2, #112]	@ 0x70
 800563e:	e00b      	b.n	8005658 <HAL_RCC_OscConfig+0x324>
 8005640:	4b58      	ldr	r3, [pc, #352]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005644:	4a57      	ldr	r2, [pc, #348]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005646:	f023 0301 	bic.w	r3, r3, #1
 800564a:	6713      	str	r3, [r2, #112]	@ 0x70
 800564c:	4b55      	ldr	r3, [pc, #340]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 800564e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005650:	4a54      	ldr	r2, [pc, #336]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005652:	f023 0304 	bic.w	r3, r3, #4
 8005656:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d015      	beq.n	800568c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005660:	f7fd faa6 	bl	8002bb0 <HAL_GetTick>
 8005664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005666:	e00a      	b.n	800567e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005668:	f7fd faa2 	bl	8002bb0 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005676:	4293      	cmp	r3, r2
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e0cb      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800567e:	4b49      	ldr	r3, [pc, #292]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d0ee      	beq.n	8005668 <HAL_RCC_OscConfig+0x334>
 800568a:	e014      	b.n	80056b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800568c:	f7fd fa90 	bl	8002bb0 <HAL_GetTick>
 8005690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005692:	e00a      	b.n	80056aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005694:	f7fd fa8c 	bl	8002bb0 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d901      	bls.n	80056aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e0b5      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056aa:	4b3e      	ldr	r3, [pc, #248]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80056ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1ee      	bne.n	8005694 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056b6:	7dfb      	ldrb	r3, [r7, #23]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d105      	bne.n	80056c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056bc:	4b39      	ldr	r3, [pc, #228]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	4a38      	ldr	r2, [pc, #224]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80056c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 80a1 	beq.w	8005814 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056d2:	4b34      	ldr	r3, [pc, #208]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 030c 	and.w	r3, r3, #12
 80056da:	2b08      	cmp	r3, #8
 80056dc:	d05c      	beq.n	8005798 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d141      	bne.n	800576a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e6:	4b31      	ldr	r3, [pc, #196]	@ (80057ac <HAL_RCC_OscConfig+0x478>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7fd fa60 	bl	8002bb0 <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056f2:	e008      	b.n	8005706 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056f4:	f7fd fa5c 	bl	8002bb0 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d901      	bls.n	8005706 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e087      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005706:	4b27      	ldr	r3, [pc, #156]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	69da      	ldr	r2, [r3, #28]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005720:	019b      	lsls	r3, r3, #6
 8005722:	431a      	orrs	r2, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005728:	085b      	lsrs	r3, r3, #1
 800572a:	3b01      	subs	r3, #1
 800572c:	041b      	lsls	r3, r3, #16
 800572e:	431a      	orrs	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005734:	061b      	lsls	r3, r3, #24
 8005736:	491b      	ldr	r1, [pc, #108]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 8005738:	4313      	orrs	r3, r2
 800573a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800573c:	4b1b      	ldr	r3, [pc, #108]	@ (80057ac <HAL_RCC_OscConfig+0x478>)
 800573e:	2201      	movs	r2, #1
 8005740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005742:	f7fd fa35 	bl	8002bb0 <HAL_GetTick>
 8005746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005748:	e008      	b.n	800575c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800574a:	f7fd fa31 	bl	8002bb0 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d901      	bls.n	800575c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e05c      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800575c:	4b11      	ldr	r3, [pc, #68]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d0f0      	beq.n	800574a <HAL_RCC_OscConfig+0x416>
 8005768:	e054      	b.n	8005814 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800576a:	4b10      	ldr	r3, [pc, #64]	@ (80057ac <HAL_RCC_OscConfig+0x478>)
 800576c:	2200      	movs	r2, #0
 800576e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005770:	f7fd fa1e 	bl	8002bb0 <HAL_GetTick>
 8005774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005776:	e008      	b.n	800578a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005778:	f7fd fa1a 	bl	8002bb0 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	2b02      	cmp	r3, #2
 8005784:	d901      	bls.n	800578a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e045      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800578a:	4b06      	ldr	r3, [pc, #24]	@ (80057a4 <HAL_RCC_OscConfig+0x470>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1f0      	bne.n	8005778 <HAL_RCC_OscConfig+0x444>
 8005796:	e03d      	b.n	8005814 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d107      	bne.n	80057b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e038      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
 80057a4:	40023800 	.word	0x40023800
 80057a8:	40007000 	.word	0x40007000
 80057ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005820 <HAL_RCC_OscConfig+0x4ec>)
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d028      	beq.n	8005810 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d121      	bne.n	8005810 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d11a      	bne.n	8005810 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057e0:	4013      	ands	r3, r2
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d111      	bne.n	8005810 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f6:	085b      	lsrs	r3, r3, #1
 80057f8:	3b01      	subs	r3, #1
 80057fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d107      	bne.n	8005810 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800580c:	429a      	cmp	r2, r3
 800580e:	d001      	beq.n	8005814 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e000      	b.n	8005816 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3718      	adds	r7, #24
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	40023800 	.word	0x40023800

08005824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e0cc      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005838:	4b68      	ldr	r3, [pc, #416]	@ (80059dc <HAL_RCC_ClockConfig+0x1b8>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	683a      	ldr	r2, [r7, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d90c      	bls.n	8005860 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005846:	4b65      	ldr	r3, [pc, #404]	@ (80059dc <HAL_RCC_ClockConfig+0x1b8>)
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	b2d2      	uxtb	r2, r2
 800584c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800584e:	4b63      	ldr	r3, [pc, #396]	@ (80059dc <HAL_RCC_ClockConfig+0x1b8>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0307 	and.w	r3, r3, #7
 8005856:	683a      	ldr	r2, [r7, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d001      	beq.n	8005860 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e0b8      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d020      	beq.n	80058ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0304 	and.w	r3, r3, #4
 8005874:	2b00      	cmp	r3, #0
 8005876:	d005      	beq.n	8005884 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005878:	4b59      	ldr	r3, [pc, #356]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	4a58      	ldr	r2, [pc, #352]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 800587e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005882:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0308 	and.w	r3, r3, #8
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005890:	4b53      	ldr	r3, [pc, #332]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	4a52      	ldr	r2, [pc, #328]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005896:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800589a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800589c:	4b50      	ldr	r3, [pc, #320]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	494d      	ldr	r1, [pc, #308]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d044      	beq.n	8005944 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d107      	bne.n	80058d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058c2:	4b47      	ldr	r3, [pc, #284]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d119      	bne.n	8005902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e07f      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d003      	beq.n	80058e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058de:	2b03      	cmp	r3, #3
 80058e0:	d107      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058e2:	4b3f      	ldr	r3, [pc, #252]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d109      	bne.n	8005902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e06f      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058f2:	4b3b      	ldr	r3, [pc, #236]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e067      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005902:	4b37      	ldr	r3, [pc, #220]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	f023 0203 	bic.w	r2, r3, #3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	4934      	ldr	r1, [pc, #208]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005910:	4313      	orrs	r3, r2
 8005912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005914:	f7fd f94c 	bl	8002bb0 <HAL_GetTick>
 8005918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800591a:	e00a      	b.n	8005932 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800591c:	f7fd f948 	bl	8002bb0 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800592a:	4293      	cmp	r3, r2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e04f      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005932:	4b2b      	ldr	r3, [pc, #172]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f003 020c 	and.w	r2, r3, #12
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	429a      	cmp	r2, r3
 8005942:	d1eb      	bne.n	800591c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005944:	4b25      	ldr	r3, [pc, #148]	@ (80059dc <HAL_RCC_ClockConfig+0x1b8>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0307 	and.w	r3, r3, #7
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	429a      	cmp	r2, r3
 8005950:	d20c      	bcs.n	800596c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005952:	4b22      	ldr	r3, [pc, #136]	@ (80059dc <HAL_RCC_ClockConfig+0x1b8>)
 8005954:	683a      	ldr	r2, [r7, #0]
 8005956:	b2d2      	uxtb	r2, r2
 8005958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800595a:	4b20      	ldr	r3, [pc, #128]	@ (80059dc <HAL_RCC_ClockConfig+0x1b8>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0307 	and.w	r3, r3, #7
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	429a      	cmp	r2, r3
 8005966:	d001      	beq.n	800596c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e032      	b.n	80059d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	2b00      	cmp	r3, #0
 8005976:	d008      	beq.n	800598a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005978:	4b19      	ldr	r3, [pc, #100]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	4916      	ldr	r1, [pc, #88]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005986:	4313      	orrs	r3, r2
 8005988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0308 	and.w	r3, r3, #8
 8005992:	2b00      	cmp	r3, #0
 8005994:	d009      	beq.n	80059aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005996:	4b12      	ldr	r3, [pc, #72]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	490e      	ldr	r1, [pc, #56]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80059aa:	f000 f821 	bl	80059f0 <HAL_RCC_GetSysClockFreq>
 80059ae:	4602      	mov	r2, r0
 80059b0:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <HAL_RCC_ClockConfig+0x1bc>)
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	091b      	lsrs	r3, r3, #4
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	490a      	ldr	r1, [pc, #40]	@ (80059e4 <HAL_RCC_ClockConfig+0x1c0>)
 80059bc:	5ccb      	ldrb	r3, [r1, r3]
 80059be:	fa22 f303 	lsr.w	r3, r2, r3
 80059c2:	4a09      	ldr	r2, [pc, #36]	@ (80059e8 <HAL_RCC_ClockConfig+0x1c4>)
 80059c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80059c6:	4b09      	ldr	r3, [pc, #36]	@ (80059ec <HAL_RCC_ClockConfig+0x1c8>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fd f8ac 	bl	8002b28 <HAL_InitTick>

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3710      	adds	r7, #16
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	40023c00 	.word	0x40023c00
 80059e0:	40023800 	.word	0x40023800
 80059e4:	0800d8a8 	.word	0x0800d8a8
 80059e8:	20000010 	.word	0x20000010
 80059ec:	20000014 	.word	0x20000014

080059f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059f4:	b094      	sub	sp, #80	@ 0x50
 80059f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059f8:	2300      	movs	r3, #0
 80059fa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005a04:	2300      	movs	r3, #0
 8005a06:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a08:	4b79      	ldr	r3, [pc, #484]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f003 030c 	and.w	r3, r3, #12
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d00d      	beq.n	8005a30 <HAL_RCC_GetSysClockFreq+0x40>
 8005a14:	2b08      	cmp	r3, #8
 8005a16:	f200 80e1 	bhi.w	8005bdc <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d002      	beq.n	8005a24 <HAL_RCC_GetSysClockFreq+0x34>
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	d003      	beq.n	8005a2a <HAL_RCC_GetSysClockFreq+0x3a>
 8005a22:	e0db      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a24:	4b73      	ldr	r3, [pc, #460]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a28:	e0db      	b.n	8005be2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a2a:	4b73      	ldr	r3, [pc, #460]	@ (8005bf8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a2e:	e0d8      	b.n	8005be2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a30:	4b6f      	ldr	r3, [pc, #444]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a38:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a3a:	4b6d      	ldr	r3, [pc, #436]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d063      	beq.n	8005b0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a46:	4b6a      	ldr	r3, [pc, #424]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	099b      	lsrs	r3, r3, #6
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a50:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a58:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005a62:	4622      	mov	r2, r4
 8005a64:	462b      	mov	r3, r5
 8005a66:	f04f 0000 	mov.w	r0, #0
 8005a6a:	f04f 0100 	mov.w	r1, #0
 8005a6e:	0159      	lsls	r1, r3, #5
 8005a70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a74:	0150      	lsls	r0, r2, #5
 8005a76:	4602      	mov	r2, r0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	4621      	mov	r1, r4
 8005a7c:	1a51      	subs	r1, r2, r1
 8005a7e:	6139      	str	r1, [r7, #16]
 8005a80:	4629      	mov	r1, r5
 8005a82:	eb63 0301 	sbc.w	r3, r3, r1
 8005a86:	617b      	str	r3, [r7, #20]
 8005a88:	f04f 0200 	mov.w	r2, #0
 8005a8c:	f04f 0300 	mov.w	r3, #0
 8005a90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a94:	4659      	mov	r1, fp
 8005a96:	018b      	lsls	r3, r1, #6
 8005a98:	4651      	mov	r1, sl
 8005a9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a9e:	4651      	mov	r1, sl
 8005aa0:	018a      	lsls	r2, r1, #6
 8005aa2:	4651      	mov	r1, sl
 8005aa4:	ebb2 0801 	subs.w	r8, r2, r1
 8005aa8:	4659      	mov	r1, fp
 8005aaa:	eb63 0901 	sbc.w	r9, r3, r1
 8005aae:	f04f 0200 	mov.w	r2, #0
 8005ab2:	f04f 0300 	mov.w	r3, #0
 8005ab6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005aba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005abe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ac2:	4690      	mov	r8, r2
 8005ac4:	4699      	mov	r9, r3
 8005ac6:	4623      	mov	r3, r4
 8005ac8:	eb18 0303 	adds.w	r3, r8, r3
 8005acc:	60bb      	str	r3, [r7, #8]
 8005ace:	462b      	mov	r3, r5
 8005ad0:	eb49 0303 	adc.w	r3, r9, r3
 8005ad4:	60fb      	str	r3, [r7, #12]
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	024b      	lsls	r3, r1, #9
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005aec:	4621      	mov	r1, r4
 8005aee:	024a      	lsls	r2, r1, #9
 8005af0:	4610      	mov	r0, r2
 8005af2:	4619      	mov	r1, r3
 8005af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005af6:	2200      	movs	r2, #0
 8005af8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005afa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005afc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005b00:	f7fb f8a2 	bl	8000c48 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4613      	mov	r3, r2
 8005b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b0c:	e058      	b.n	8005bc0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b0e:	4b38      	ldr	r3, [pc, #224]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	099b      	lsrs	r3, r3, #6
 8005b14:	2200      	movs	r2, #0
 8005b16:	4618      	mov	r0, r3
 8005b18:	4611      	mov	r1, r2
 8005b1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b1e:	623b      	str	r3, [r7, #32]
 8005b20:	2300      	movs	r3, #0
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b28:	4642      	mov	r2, r8
 8005b2a:	464b      	mov	r3, r9
 8005b2c:	f04f 0000 	mov.w	r0, #0
 8005b30:	f04f 0100 	mov.w	r1, #0
 8005b34:	0159      	lsls	r1, r3, #5
 8005b36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b3a:	0150      	lsls	r0, r2, #5
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	4641      	mov	r1, r8
 8005b42:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b46:	4649      	mov	r1, r9
 8005b48:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b4c:	f04f 0200 	mov.w	r2, #0
 8005b50:	f04f 0300 	mov.w	r3, #0
 8005b54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b60:	ebb2 040a 	subs.w	r4, r2, sl
 8005b64:	eb63 050b 	sbc.w	r5, r3, fp
 8005b68:	f04f 0200 	mov.w	r2, #0
 8005b6c:	f04f 0300 	mov.w	r3, #0
 8005b70:	00eb      	lsls	r3, r5, #3
 8005b72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b76:	00e2      	lsls	r2, r4, #3
 8005b78:	4614      	mov	r4, r2
 8005b7a:	461d      	mov	r5, r3
 8005b7c:	4643      	mov	r3, r8
 8005b7e:	18e3      	adds	r3, r4, r3
 8005b80:	603b      	str	r3, [r7, #0]
 8005b82:	464b      	mov	r3, r9
 8005b84:	eb45 0303 	adc.w	r3, r5, r3
 8005b88:	607b      	str	r3, [r7, #4]
 8005b8a:	f04f 0200 	mov.w	r2, #0
 8005b8e:	f04f 0300 	mov.w	r3, #0
 8005b92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b96:	4629      	mov	r1, r5
 8005b98:	028b      	lsls	r3, r1, #10
 8005b9a:	4621      	mov	r1, r4
 8005b9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	028a      	lsls	r2, r1, #10
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005baa:	2200      	movs	r2, #0
 8005bac:	61bb      	str	r3, [r7, #24]
 8005bae:	61fa      	str	r2, [r7, #28]
 8005bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bb4:	f7fb f848 	bl	8000c48 <__aeabi_uldivmod>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	460b      	mov	r3, r1
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	0c1b      	lsrs	r3, r3, #16
 8005bc6:	f003 0303 	and.w	r3, r3, #3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	005b      	lsls	r3, r3, #1
 8005bce:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005bd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bda:	e002      	b.n	8005be2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bdc:	4b05      	ldr	r3, [pc, #20]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005bde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005be0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005be2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3750      	adds	r7, #80	@ 0x50
 8005be8:	46bd      	mov	sp, r7
 8005bea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bee:	bf00      	nop
 8005bf0:	40023800 	.word	0x40023800
 8005bf4:	00f42400 	.word	0x00f42400
 8005bf8:	007a1200 	.word	0x007a1200

08005bfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c00:	4b03      	ldr	r3, [pc, #12]	@ (8005c10 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c02:	681b      	ldr	r3, [r3, #0]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	20000010 	.word	0x20000010

08005c14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d101      	bne.n	8005c26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e07b      	b.n	8005d1e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d108      	bne.n	8005c40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c36:	d009      	beq.n	8005c4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	61da      	str	r2, [r3, #28]
 8005c3e:	e005      	b.n	8005c4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d106      	bne.n	8005c6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7fc fdaa 	bl	80027c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2202      	movs	r2, #2
 8005c70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c94:	431a      	orrs	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	f003 0302 	and.w	r3, r3, #2
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cd0:	ea42 0103 	orr.w	r1, r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	0c1b      	lsrs	r3, r3, #16
 8005cea:	f003 0104 	and.w	r1, r3, #4
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf2:	f003 0210 	and.w	r2, r3, #16
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	69da      	ldr	r2, [r3, #28]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b088      	sub	sp, #32
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	603b      	str	r3, [r7, #0]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d36:	f7fc ff3b 	bl	8002bb0 <HAL_GetTick>
 8005d3a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005d3c:	88fb      	ldrh	r3, [r7, #6]
 8005d3e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d001      	beq.n	8005d50 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e12a      	b.n	8005fa6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d002      	beq.n	8005d5c <HAL_SPI_Transmit+0x36>
 8005d56:	88fb      	ldrh	r3, [r7, #6]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d101      	bne.n	8005d60 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e122      	b.n	8005fa6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d101      	bne.n	8005d6e <HAL_SPI_Transmit+0x48>
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	e11b      	b.n	8005fa6 <HAL_SPI_Transmit+0x280>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2203      	movs	r2, #3
 8005d7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2200      	movs	r2, #0
 8005d82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	88fa      	ldrh	r2, [r7, #6]
 8005d8e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	88fa      	ldrh	r2, [r7, #6]
 8005d94:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dbc:	d10f      	bne.n	8005dde <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dcc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ddc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005de8:	2b40      	cmp	r3, #64	@ 0x40
 8005dea:	d007      	beq.n	8005dfc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e04:	d152      	bne.n	8005eac <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <HAL_SPI_Transmit+0xee>
 8005e0e:	8b7b      	ldrh	r3, [r7, #26]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d145      	bne.n	8005ea0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e18:	881a      	ldrh	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e24:	1c9a      	adds	r2, r3, #2
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e38:	e032      	b.n	8005ea0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d112      	bne.n	8005e6e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e4c:	881a      	ldrh	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e58:	1c9a      	adds	r2, r3, #2
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e6c:	e018      	b.n	8005ea0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e6e:	f7fc fe9f 	bl	8002bb0 <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d803      	bhi.n	8005e86 <HAL_SPI_Transmit+0x160>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e84:	d102      	bne.n	8005e8c <HAL_SPI_Transmit+0x166>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d109      	bne.n	8005ea0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e082      	b.n	8005fa6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1c7      	bne.n	8005e3a <HAL_SPI_Transmit+0x114>
 8005eaa:	e053      	b.n	8005f54 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_SPI_Transmit+0x194>
 8005eb4:	8b7b      	ldrh	r3, [r7, #26]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d147      	bne.n	8005f4a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	7812      	ldrb	r2, [r2, #0]
 8005ec6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ee0:	e033      	b.n	8005f4a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d113      	bne.n	8005f18 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	330c      	adds	r3, #12
 8005efa:	7812      	ldrb	r2, [r2, #0]
 8005efc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f16:	e018      	b.n	8005f4a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f18:	f7fc fe4a 	bl	8002bb0 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d803      	bhi.n	8005f30 <HAL_SPI_Transmit+0x20a>
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2e:	d102      	bne.n	8005f36 <HAL_SPI_Transmit+0x210>
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d109      	bne.n	8005f4a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e02d      	b.n	8005fa6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1c6      	bne.n	8005ee2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f54:	69fa      	ldr	r2, [r7, #28]
 8005f56:	6839      	ldr	r1, [r7, #0]
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 fa59 	bl	8006410 <SPI_EndRxTxTransaction>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d002      	beq.n	8005f6a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2220      	movs	r2, #32
 8005f68:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d10a      	bne.n	8005f88 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	617b      	str	r3, [r7, #20]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	617b      	str	r3, [r7, #20]
 8005f86:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d001      	beq.n	8005fa4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
  }
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3720      	adds	r7, #32
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b08a      	sub	sp, #40	@ 0x28
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	60f8      	str	r0, [r7, #12]
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	607a      	str	r2, [r7, #4]
 8005fba:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc0:	f7fc fdf6 	bl	8002bb0 <HAL_GetTick>
 8005fc4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fcc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005fd4:	887b      	ldrh	r3, [r7, #2]
 8005fd6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fd8:	7ffb      	ldrb	r3, [r7, #31]
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d00c      	beq.n	8005ff8 <HAL_SPI_TransmitReceive+0x4a>
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fe4:	d106      	bne.n	8005ff4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d102      	bne.n	8005ff4 <HAL_SPI_TransmitReceive+0x46>
 8005fee:	7ffb      	ldrb	r3, [r7, #31]
 8005ff0:	2b04      	cmp	r3, #4
 8005ff2:	d001      	beq.n	8005ff8 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	e17f      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d005      	beq.n	800600a <HAL_SPI_TransmitReceive+0x5c>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <HAL_SPI_TransmitReceive+0x5c>
 8006004:	887b      	ldrh	r3, [r7, #2]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e174      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006014:	2b01      	cmp	r3, #1
 8006016:	d101      	bne.n	800601c <HAL_SPI_TransmitReceive+0x6e>
 8006018:	2302      	movs	r3, #2
 800601a:	e16d      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b04      	cmp	r3, #4
 800602e:	d003      	beq.n	8006038 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2205      	movs	r2, #5
 8006034:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	887a      	ldrh	r2, [r7, #2]
 8006048:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	887a      	ldrh	r2, [r7, #2]
 800604e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	887a      	ldrh	r2, [r7, #2]
 800605a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	887a      	ldrh	r2, [r7, #2]
 8006060:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006078:	2b40      	cmp	r3, #64	@ 0x40
 800607a:	d007      	beq.n	800608c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800608a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006094:	d17e      	bne.n	8006194 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d002      	beq.n	80060a4 <HAL_SPI_TransmitReceive+0xf6>
 800609e:	8afb      	ldrh	r3, [r7, #22]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d16c      	bne.n	800617e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a8:	881a      	ldrh	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b4:	1c9a      	adds	r2, r3, #2
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060be:	b29b      	uxth	r3, r3
 80060c0:	3b01      	subs	r3, #1
 80060c2:	b29a      	uxth	r2, r3
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060c8:	e059      	b.n	800617e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f003 0302 	and.w	r3, r3, #2
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	d11b      	bne.n	8006110 <HAL_SPI_TransmitReceive+0x162>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d016      	beq.n	8006110 <HAL_SPI_TransmitReceive+0x162>
 80060e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d113      	bne.n	8006110 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ec:	881a      	ldrh	r2, [r3, #0]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f8:	1c9a      	adds	r2, r3, #2
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006102:	b29b      	uxth	r3, r3
 8006104:	3b01      	subs	r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800610c:	2300      	movs	r3, #0
 800610e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b01      	cmp	r3, #1
 800611c:	d119      	bne.n	8006152 <HAL_SPI_TransmitReceive+0x1a4>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006122:	b29b      	uxth	r3, r3
 8006124:	2b00      	cmp	r3, #0
 8006126:	d014      	beq.n	8006152 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68da      	ldr	r2, [r3, #12]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006132:	b292      	uxth	r2, r2
 8006134:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613a:	1c9a      	adds	r2, r3, #2
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006144:	b29b      	uxth	r3, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800614e:	2301      	movs	r3, #1
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006152:	f7fc fd2d 	bl	8002bb0 <HAL_GetTick>
 8006156:	4602      	mov	r2, r0
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800615e:	429a      	cmp	r2, r3
 8006160:	d80d      	bhi.n	800617e <HAL_SPI_TransmitReceive+0x1d0>
 8006162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006168:	d009      	beq.n	800617e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e0bc      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006182:	b29b      	uxth	r3, r3
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1a0      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x11c>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800618c:	b29b      	uxth	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d19b      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x11c>
 8006192:	e082      	b.n	800629a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <HAL_SPI_TransmitReceive+0x1f4>
 800619c:	8afb      	ldrh	r3, [r7, #22]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d171      	bne.n	8006286 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	330c      	adds	r3, #12
 80061ac:	7812      	ldrb	r2, [r2, #0]
 80061ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061be:	b29b      	uxth	r3, r3
 80061c0:	3b01      	subs	r3, #1
 80061c2:	b29a      	uxth	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061c8:	e05d      	b.n	8006286 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f003 0302 	and.w	r3, r3, #2
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	d11c      	bne.n	8006212 <HAL_SPI_TransmitReceive+0x264>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061dc:	b29b      	uxth	r3, r3
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d017      	beq.n	8006212 <HAL_SPI_TransmitReceive+0x264>
 80061e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d114      	bne.n	8006212 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	330c      	adds	r3, #12
 80061f2:	7812      	ldrb	r2, [r2, #0]
 80061f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fa:	1c5a      	adds	r2, r3, #1
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006204:	b29b      	uxth	r3, r3
 8006206:	3b01      	subs	r3, #1
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800620e:	2300      	movs	r3, #0
 8006210:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f003 0301 	and.w	r3, r3, #1
 800621c:	2b01      	cmp	r3, #1
 800621e:	d119      	bne.n	8006254 <HAL_SPI_TransmitReceive+0x2a6>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d014      	beq.n	8006254 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623c:	1c5a      	adds	r2, r3, #1
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006246:	b29b      	uxth	r3, r3
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006250:	2301      	movs	r3, #1
 8006252:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006254:	f7fc fcac 	bl	8002bb0 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006260:	429a      	cmp	r2, r3
 8006262:	d803      	bhi.n	800626c <HAL_SPI_TransmitReceive+0x2be>
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626a:	d102      	bne.n	8006272 <HAL_SPI_TransmitReceive+0x2c4>
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	2b00      	cmp	r3, #0
 8006270:	d109      	bne.n	8006286 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e038      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d19c      	bne.n	80061ca <HAL_SPI_TransmitReceive+0x21c>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006294:	b29b      	uxth	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d197      	bne.n	80061ca <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800629a:	6a3a      	ldr	r2, [r7, #32]
 800629c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 f8b6 	bl	8006410 <SPI_EndRxTxTransaction>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d008      	beq.n	80062bc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2220      	movs	r2, #32
 80062ae:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e01d      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d10a      	bne.n	80062da <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062c4:	2300      	movs	r3, #0
 80062c6:	613b      	str	r3, [r7, #16]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	613b      	str	r3, [r7, #16]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	613b      	str	r3, [r7, #16]
 80062d8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e000      	b.n	80062f8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80062f6:	2300      	movs	r3, #0
  }
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3728      	adds	r7, #40	@ 0x28
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b088      	sub	sp, #32
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	603b      	str	r3, [r7, #0]
 800630c:	4613      	mov	r3, r2
 800630e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006310:	f7fc fc4e 	bl	8002bb0 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006318:	1a9b      	subs	r3, r3, r2
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	4413      	add	r3, r2
 800631e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006320:	f7fc fc46 	bl	8002bb0 <HAL_GetTick>
 8006324:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006326:	4b39      	ldr	r3, [pc, #228]	@ (800640c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	015b      	lsls	r3, r3, #5
 800632c:	0d1b      	lsrs	r3, r3, #20
 800632e:	69fa      	ldr	r2, [r7, #28]
 8006330:	fb02 f303 	mul.w	r3, r2, r3
 8006334:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006336:	e054      	b.n	80063e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633e:	d050      	beq.n	80063e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006340:	f7fc fc36 	bl	8002bb0 <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	69fa      	ldr	r2, [r7, #28]
 800634c:	429a      	cmp	r2, r3
 800634e:	d902      	bls.n	8006356 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d13d      	bne.n	80063d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006364:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800636e:	d111      	bne.n	8006394 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006378:	d004      	beq.n	8006384 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006382:	d107      	bne.n	8006394 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006392:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800639c:	d10f      	bne.n	80063be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e017      	b.n	8006402 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d101      	bne.n	80063dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80063d8:	2300      	movs	r3, #0
 80063da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	3b01      	subs	r3, #1
 80063e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	4013      	ands	r3, r2
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	bf0c      	ite	eq
 80063f2:	2301      	moveq	r3, #1
 80063f4:	2300      	movne	r3, #0
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	461a      	mov	r2, r3
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d19b      	bne.n	8006338 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3720      	adds	r7, #32
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20000010 	.word	0x20000010

08006410 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b088      	sub	sp, #32
 8006414:	af02      	add	r7, sp, #8
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	9300      	str	r3, [sp, #0]
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	2201      	movs	r2, #1
 8006424:	2102      	movs	r1, #2
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f7ff ff6a 	bl	8006300 <SPI_WaitFlagStateUntilTimeout>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d007      	beq.n	8006442 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006436:	f043 0220 	orr.w	r2, r3, #32
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e032      	b.n	80064a8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006442:	4b1b      	ldr	r3, [pc, #108]	@ (80064b0 <SPI_EndRxTxTransaction+0xa0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1b      	ldr	r2, [pc, #108]	@ (80064b4 <SPI_EndRxTxTransaction+0xa4>)
 8006448:	fba2 2303 	umull	r2, r3, r2, r3
 800644c:	0d5b      	lsrs	r3, r3, #21
 800644e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006452:	fb02 f303 	mul.w	r3, r2, r3
 8006456:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006460:	d112      	bne.n	8006488 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	2200      	movs	r2, #0
 800646a:	2180      	movs	r1, #128	@ 0x80
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f7ff ff47 	bl	8006300 <SPI_WaitFlagStateUntilTimeout>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d016      	beq.n	80064a6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800647c:	f043 0220 	orr.w	r2, r3, #32
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e00f      	b.n	80064a8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00a      	beq.n	80064a4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	3b01      	subs	r3, #1
 8006492:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800649e:	2b80      	cmp	r3, #128	@ 0x80
 80064a0:	d0f2      	beq.n	8006488 <SPI_EndRxTxTransaction+0x78>
 80064a2:	e000      	b.n	80064a6 <SPI_EndRxTxTransaction+0x96>
        break;
 80064a4:	bf00      	nop
  }

  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3718      	adds	r7, #24
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	20000010 	.word	0x20000010
 80064b4:	165e9f81 	.word	0x165e9f81

080064b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e041      	b.n	800654e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7fc f9b6 	bl	8002850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2202      	movs	r2, #2
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3304      	adds	r3, #4
 80064f4:	4619      	mov	r1, r3
 80064f6:	4610      	mov	r0, r2
 80064f8:	f000 f8f4 	bl	80066e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b084      	sub	sp, #16
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
 800655e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006560:	2300      	movs	r3, #0
 8006562:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800656a:	2b01      	cmp	r3, #1
 800656c:	d101      	bne.n	8006572 <HAL_TIM_ConfigClockSource+0x1c>
 800656e:	2302      	movs	r3, #2
 8006570:	e0b4      	b.n	80066dc <HAL_TIM_ConfigClockSource+0x186>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2202      	movs	r2, #2
 800657e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006590:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006598:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065aa:	d03e      	beq.n	800662a <HAL_TIM_ConfigClockSource+0xd4>
 80065ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065b0:	f200 8087 	bhi.w	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065b8:	f000 8086 	beq.w	80066c8 <HAL_TIM_ConfigClockSource+0x172>
 80065bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065c0:	d87f      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065c2:	2b70      	cmp	r3, #112	@ 0x70
 80065c4:	d01a      	beq.n	80065fc <HAL_TIM_ConfigClockSource+0xa6>
 80065c6:	2b70      	cmp	r3, #112	@ 0x70
 80065c8:	d87b      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065ca:	2b60      	cmp	r3, #96	@ 0x60
 80065cc:	d050      	beq.n	8006670 <HAL_TIM_ConfigClockSource+0x11a>
 80065ce:	2b60      	cmp	r3, #96	@ 0x60
 80065d0:	d877      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065d2:	2b50      	cmp	r3, #80	@ 0x50
 80065d4:	d03c      	beq.n	8006650 <HAL_TIM_ConfigClockSource+0xfa>
 80065d6:	2b50      	cmp	r3, #80	@ 0x50
 80065d8:	d873      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065da:	2b40      	cmp	r3, #64	@ 0x40
 80065dc:	d058      	beq.n	8006690 <HAL_TIM_ConfigClockSource+0x13a>
 80065de:	2b40      	cmp	r3, #64	@ 0x40
 80065e0:	d86f      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065e2:	2b30      	cmp	r3, #48	@ 0x30
 80065e4:	d064      	beq.n	80066b0 <HAL_TIM_ConfigClockSource+0x15a>
 80065e6:	2b30      	cmp	r3, #48	@ 0x30
 80065e8:	d86b      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065ea:	2b20      	cmp	r3, #32
 80065ec:	d060      	beq.n	80066b0 <HAL_TIM_ConfigClockSource+0x15a>
 80065ee:	2b20      	cmp	r3, #32
 80065f0:	d867      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d05c      	beq.n	80066b0 <HAL_TIM_ConfigClockSource+0x15a>
 80065f6:	2b10      	cmp	r3, #16
 80065f8:	d05a      	beq.n	80066b0 <HAL_TIM_ConfigClockSource+0x15a>
 80065fa:	e062      	b.n	80066c2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800660c:	f000 f990 	bl	8006930 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800661e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	609a      	str	r2, [r3, #8]
      break;
 8006628:	e04f      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800663a:	f000 f979 	bl	8006930 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800664c:	609a      	str	r2, [r3, #8]
      break;
 800664e:	e03c      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800665c:	461a      	mov	r2, r3
 800665e:	f000 f8ed 	bl	800683c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2150      	movs	r1, #80	@ 0x50
 8006668:	4618      	mov	r0, r3
 800666a:	f000 f946 	bl	80068fa <TIM_ITRx_SetConfig>
      break;
 800666e:	e02c      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800667c:	461a      	mov	r2, r3
 800667e:	f000 f90c 	bl	800689a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2160      	movs	r1, #96	@ 0x60
 8006688:	4618      	mov	r0, r3
 800668a:	f000 f936 	bl	80068fa <TIM_ITRx_SetConfig>
      break;
 800668e:	e01c      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800669c:	461a      	mov	r2, r3
 800669e:	f000 f8cd 	bl	800683c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2140      	movs	r1, #64	@ 0x40
 80066a8:	4618      	mov	r0, r3
 80066aa:	f000 f926 	bl	80068fa <TIM_ITRx_SetConfig>
      break;
 80066ae:	e00c      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4619      	mov	r1, r3
 80066ba:	4610      	mov	r0, r2
 80066bc:	f000 f91d 	bl	80068fa <TIM_ITRx_SetConfig>
      break;
 80066c0:	e003      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	73fb      	strb	r3, [r7, #15]
      break;
 80066c6:	e000      	b.n	80066ca <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066da:	7bfb      	ldrb	r3, [r7, #15]
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a46      	ldr	r2, [pc, #280]	@ (8006810 <TIM_Base_SetConfig+0x12c>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d013      	beq.n	8006724 <TIM_Base_SetConfig+0x40>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006702:	d00f      	beq.n	8006724 <TIM_Base_SetConfig+0x40>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a43      	ldr	r2, [pc, #268]	@ (8006814 <TIM_Base_SetConfig+0x130>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d00b      	beq.n	8006724 <TIM_Base_SetConfig+0x40>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a42      	ldr	r2, [pc, #264]	@ (8006818 <TIM_Base_SetConfig+0x134>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d007      	beq.n	8006724 <TIM_Base_SetConfig+0x40>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a41      	ldr	r2, [pc, #260]	@ (800681c <TIM_Base_SetConfig+0x138>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d003      	beq.n	8006724 <TIM_Base_SetConfig+0x40>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a40      	ldr	r2, [pc, #256]	@ (8006820 <TIM_Base_SetConfig+0x13c>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d108      	bne.n	8006736 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800672a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	4313      	orrs	r3, r2
 8006734:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4a35      	ldr	r2, [pc, #212]	@ (8006810 <TIM_Base_SetConfig+0x12c>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d02b      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006744:	d027      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a32      	ldr	r2, [pc, #200]	@ (8006814 <TIM_Base_SetConfig+0x130>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d023      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a31      	ldr	r2, [pc, #196]	@ (8006818 <TIM_Base_SetConfig+0x134>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d01f      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a30      	ldr	r2, [pc, #192]	@ (800681c <TIM_Base_SetConfig+0x138>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d01b      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a2f      	ldr	r2, [pc, #188]	@ (8006820 <TIM_Base_SetConfig+0x13c>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d017      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a2e      	ldr	r2, [pc, #184]	@ (8006824 <TIM_Base_SetConfig+0x140>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d013      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a2d      	ldr	r2, [pc, #180]	@ (8006828 <TIM_Base_SetConfig+0x144>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d00f      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a2c      	ldr	r2, [pc, #176]	@ (800682c <TIM_Base_SetConfig+0x148>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d00b      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a2b      	ldr	r2, [pc, #172]	@ (8006830 <TIM_Base_SetConfig+0x14c>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d007      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a2a      	ldr	r2, [pc, #168]	@ (8006834 <TIM_Base_SetConfig+0x150>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d003      	beq.n	8006796 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a29      	ldr	r2, [pc, #164]	@ (8006838 <TIM_Base_SetConfig+0x154>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d108      	bne.n	80067a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800679c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	68fa      	ldr	r2, [r7, #12]
 80067ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	689a      	ldr	r2, [r3, #8]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a10      	ldr	r2, [pc, #64]	@ (8006810 <TIM_Base_SetConfig+0x12c>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d003      	beq.n	80067dc <TIM_Base_SetConfig+0xf8>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a12      	ldr	r2, [pc, #72]	@ (8006820 <TIM_Base_SetConfig+0x13c>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d103      	bne.n	80067e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	691a      	ldr	r2, [r3, #16]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d105      	bne.n	8006802 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	f023 0201 	bic.w	r2, r3, #1
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	611a      	str	r2, [r3, #16]
  }
}
 8006802:	bf00      	nop
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	40010000 	.word	0x40010000
 8006814:	40000400 	.word	0x40000400
 8006818:	40000800 	.word	0x40000800
 800681c:	40000c00 	.word	0x40000c00
 8006820:	40010400 	.word	0x40010400
 8006824:	40014000 	.word	0x40014000
 8006828:	40014400 	.word	0x40014400
 800682c:	40014800 	.word	0x40014800
 8006830:	40001800 	.word	0x40001800
 8006834:	40001c00 	.word	0x40001c00
 8006838:	40002000 	.word	0x40002000

0800683c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	60f8      	str	r0, [r7, #12]
 8006844:	60b9      	str	r1, [r7, #8]
 8006846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6a1b      	ldr	r3, [r3, #32]
 8006852:	f023 0201 	bic.w	r2, r3, #1
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	011b      	lsls	r3, r3, #4
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	4313      	orrs	r3, r2
 8006870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	f023 030a 	bic.w	r3, r3, #10
 8006878:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	4313      	orrs	r3, r2
 8006880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	621a      	str	r2, [r3, #32]
}
 800688e:	bf00      	nop
 8006890:	371c      	adds	r7, #28
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr

0800689a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800689a:	b480      	push	{r7}
 800689c:	b087      	sub	sp, #28
 800689e:	af00      	add	r7, sp, #0
 80068a0:	60f8      	str	r0, [r7, #12]
 80068a2:	60b9      	str	r1, [r7, #8]
 80068a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	f023 0210 	bic.w	r2, r3, #16
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	031b      	lsls	r3, r3, #12
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	011b      	lsls	r3, r3, #4
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	4313      	orrs	r3, r2
 80068e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	621a      	str	r2, [r3, #32]
}
 80068ee:	bf00      	nop
 80068f0:	371c      	adds	r7, #28
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b085      	sub	sp, #20
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
 8006902:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006910:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006912:	683a      	ldr	r2, [r7, #0]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	4313      	orrs	r3, r2
 8006918:	f043 0307 	orr.w	r3, r3, #7
 800691c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	609a      	str	r2, [r3, #8]
}
 8006924:	bf00      	nop
 8006926:	3714      	adds	r7, #20
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
 800693c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800694a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	021a      	lsls	r2, r3, #8
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	431a      	orrs	r2, r3
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	4313      	orrs	r3, r2
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	609a      	str	r2, [r3, #8]
}
 8006964:	bf00      	nop
 8006966:	371c      	adds	r7, #28
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006980:	2b01      	cmp	r3, #1
 8006982:	d101      	bne.n	8006988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006984:	2302      	movs	r3, #2
 8006986:	e05a      	b.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2202      	movs	r2, #2
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a21      	ldr	r2, [pc, #132]	@ (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d022      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d4:	d01d      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a1d      	ldr	r2, [pc, #116]	@ (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d018      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d013      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a1a      	ldr	r2, [pc, #104]	@ (8006a58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d00e      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a18      	ldr	r2, [pc, #96]	@ (8006a5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d009      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a17      	ldr	r2, [pc, #92]	@ (8006a60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d004      	beq.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a15      	ldr	r2, [pc, #84]	@ (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d10c      	bne.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68ba      	ldr	r2, [r7, #8]
 8006a2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40010000 	.word	0x40010000
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40010400 	.word	0x40010400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40001800 	.word	0x40001800

08006a68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a68:	b084      	sub	sp, #16
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b084      	sub	sp, #16
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	f107 001c 	add.w	r0, r7, #28
 8006a76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a7a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d123      	bne.n	8006aca <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a86:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006a96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006aaa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d105      	bne.n	8006abe <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f001 fae8 	bl	8008094 <USB_CoreReset>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	73fb      	strb	r3, [r7, #15]
 8006ac8:	e01b      	b.n	8006b02 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f001 fadc 	bl	8008094 <USB_CoreReset>
 8006adc:	4603      	mov	r3, r0
 8006ade:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ae0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d106      	bne.n	8006af6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	639a      	str	r2, [r3, #56]	@ 0x38
 8006af4:	e005      	b.n	8006b02 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006b02:	7fbb      	ldrb	r3, [r7, #30]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d10b      	bne.n	8006b20 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f043 0206 	orr.w	r2, r3, #6
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f043 0220 	orr.w	r2, r3, #32
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b2c:	b004      	add	sp, #16
 8006b2e:	4770      	bx	lr

08006b30 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b087      	sub	sp, #28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d165      	bne.n	8006c10 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	4a41      	ldr	r2, [pc, #260]	@ (8006c4c <USB_SetTurnaroundTime+0x11c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d906      	bls.n	8006b5a <USB_SetTurnaroundTime+0x2a>
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	4a40      	ldr	r2, [pc, #256]	@ (8006c50 <USB_SetTurnaroundTime+0x120>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d202      	bcs.n	8006b5a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006b54:	230f      	movs	r3, #15
 8006b56:	617b      	str	r3, [r7, #20]
 8006b58:	e062      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	4a3c      	ldr	r2, [pc, #240]	@ (8006c50 <USB_SetTurnaroundTime+0x120>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d306      	bcc.n	8006b70 <USB_SetTurnaroundTime+0x40>
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	4a3b      	ldr	r2, [pc, #236]	@ (8006c54 <USB_SetTurnaroundTime+0x124>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d202      	bcs.n	8006b70 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006b6a:	230e      	movs	r3, #14
 8006b6c:	617b      	str	r3, [r7, #20]
 8006b6e:	e057      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	4a38      	ldr	r2, [pc, #224]	@ (8006c54 <USB_SetTurnaroundTime+0x124>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d306      	bcc.n	8006b86 <USB_SetTurnaroundTime+0x56>
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	4a37      	ldr	r2, [pc, #220]	@ (8006c58 <USB_SetTurnaroundTime+0x128>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d202      	bcs.n	8006b86 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006b80:	230d      	movs	r3, #13
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	e04c      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	4a33      	ldr	r2, [pc, #204]	@ (8006c58 <USB_SetTurnaroundTime+0x128>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d306      	bcc.n	8006b9c <USB_SetTurnaroundTime+0x6c>
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	4a32      	ldr	r2, [pc, #200]	@ (8006c5c <USB_SetTurnaroundTime+0x12c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d802      	bhi.n	8006b9c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006b96:	230c      	movs	r3, #12
 8006b98:	617b      	str	r3, [r7, #20]
 8006b9a:	e041      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	4a2f      	ldr	r2, [pc, #188]	@ (8006c5c <USB_SetTurnaroundTime+0x12c>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d906      	bls.n	8006bb2 <USB_SetTurnaroundTime+0x82>
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4a2e      	ldr	r2, [pc, #184]	@ (8006c60 <USB_SetTurnaroundTime+0x130>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d802      	bhi.n	8006bb2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006bac:	230b      	movs	r3, #11
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	e036      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8006c60 <USB_SetTurnaroundTime+0x130>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d906      	bls.n	8006bc8 <USB_SetTurnaroundTime+0x98>
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	4a29      	ldr	r2, [pc, #164]	@ (8006c64 <USB_SetTurnaroundTime+0x134>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d802      	bhi.n	8006bc8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006bc2:	230a      	movs	r3, #10
 8006bc4:	617b      	str	r3, [r7, #20]
 8006bc6:	e02b      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	4a26      	ldr	r2, [pc, #152]	@ (8006c64 <USB_SetTurnaroundTime+0x134>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d906      	bls.n	8006bde <USB_SetTurnaroundTime+0xae>
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	4a25      	ldr	r2, [pc, #148]	@ (8006c68 <USB_SetTurnaroundTime+0x138>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d202      	bcs.n	8006bde <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006bd8:	2309      	movs	r3, #9
 8006bda:	617b      	str	r3, [r7, #20]
 8006bdc:	e020      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	4a21      	ldr	r2, [pc, #132]	@ (8006c68 <USB_SetTurnaroundTime+0x138>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d306      	bcc.n	8006bf4 <USB_SetTurnaroundTime+0xc4>
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	4a20      	ldr	r2, [pc, #128]	@ (8006c6c <USB_SetTurnaroundTime+0x13c>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d802      	bhi.n	8006bf4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006bee:	2308      	movs	r3, #8
 8006bf0:	617b      	str	r3, [r7, #20]
 8006bf2:	e015      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	4a1d      	ldr	r2, [pc, #116]	@ (8006c6c <USB_SetTurnaroundTime+0x13c>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d906      	bls.n	8006c0a <USB_SetTurnaroundTime+0xda>
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8006c70 <USB_SetTurnaroundTime+0x140>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d202      	bcs.n	8006c0a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006c04:	2307      	movs	r3, #7
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e00a      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006c0a:	2306      	movs	r3, #6
 8006c0c:	617b      	str	r3, [r7, #20]
 8006c0e:	e007      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006c10:	79fb      	ldrb	r3, [r7, #7]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d102      	bne.n	8006c1c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006c16:	2309      	movs	r3, #9
 8006c18:	617b      	str	r3, [r7, #20]
 8006c1a:	e001      	b.n	8006c20 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006c1c:	2309      	movs	r3, #9
 8006c1e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	68da      	ldr	r2, [r3, #12]
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	029b      	lsls	r3, r3, #10
 8006c34:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	371c      	adds	r7, #28
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	00d8acbf 	.word	0x00d8acbf
 8006c50:	00e4e1c0 	.word	0x00e4e1c0
 8006c54:	00f42400 	.word	0x00f42400
 8006c58:	01067380 	.word	0x01067380
 8006c5c:	011a499f 	.word	0x011a499f
 8006c60:	01312cff 	.word	0x01312cff
 8006c64:	014ca43f 	.word	0x014ca43f
 8006c68:	016e3600 	.word	0x016e3600
 8006c6c:	01a6ab1f 	.word	0x01a6ab1f
 8006c70:	01e84800 	.word	0x01e84800

08006c74 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f043 0201 	orr.w	r2, r3, #1
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c96:	b480      	push	{r7}
 8006c98:	b083      	sub	sp, #12
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f023 0201 	bic.w	r2, r3, #1
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006cd4:	78fb      	ldrb	r3, [r7, #3]
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d115      	bne.n	8006d06 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ce6:	200a      	movs	r0, #10
 8006ce8:	f7fb ff6e 	bl	8002bc8 <HAL_Delay>
      ms += 10U;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	330a      	adds	r3, #10
 8006cf0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f001 f93f 	bl	8007f76 <USB_GetMode>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d01e      	beq.n	8006d3c <USB_SetCurrentMode+0x84>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d02:	d9f0      	bls.n	8006ce6 <USB_SetCurrentMode+0x2e>
 8006d04:	e01a      	b.n	8006d3c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006d06:	78fb      	ldrb	r3, [r7, #3]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d115      	bne.n	8006d38 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d18:	200a      	movs	r0, #10
 8006d1a:	f7fb ff55 	bl	8002bc8 <HAL_Delay>
      ms += 10U;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	330a      	adds	r3, #10
 8006d22:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f001 f926 	bl	8007f76 <USB_GetMode>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d005      	beq.n	8006d3c <USB_SetCurrentMode+0x84>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d34:	d9f0      	bls.n	8006d18 <USB_SetCurrentMode+0x60>
 8006d36:	e001      	b.n	8006d3c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e005      	b.n	8006d48 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006d40:	d101      	bne.n	8006d46 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e000      	b.n	8006d48 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d50:	b084      	sub	sp, #16
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b086      	sub	sp, #24
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006d5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006d62:	2300      	movs	r3, #0
 8006d64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	613b      	str	r3, [r7, #16]
 8006d6e:	e009      	b.n	8006d84 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	3340      	adds	r3, #64	@ 0x40
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	4413      	add	r3, r2
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	3301      	adds	r3, #1
 8006d82:	613b      	str	r3, [r7, #16]
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	2b0e      	cmp	r3, #14
 8006d88:	d9f2      	bls.n	8006d70 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006d8a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d11c      	bne.n	8006dcc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006da0:	f043 0302 	orr.w	r3, r3, #2
 8006da4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006daa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006db6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	639a      	str	r2, [r3, #56]	@ 0x38
 8006dca:	e00b      	b.n	8006de4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ddc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006dea:	461a      	mov	r2, r3
 8006dec:	2300      	movs	r3, #0
 8006dee:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006df0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d10d      	bne.n	8006e14 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006df8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d104      	bne.n	8006e0a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006e00:	2100      	movs	r1, #0
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f968 	bl	80070d8 <USB_SetDevSpeed>
 8006e08:	e008      	b.n	8006e1c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f963 	bl	80070d8 <USB_SetDevSpeed>
 8006e12:	e003      	b.n	8006e1c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006e14:	2103      	movs	r1, #3
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 f95e 	bl	80070d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006e1c:	2110      	movs	r1, #16
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f8fa 	bl	8007018 <USB_FlushTxFifo>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d001      	beq.n	8006e2e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 f924 	bl	800707c <USB_FlushRxFifo>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e44:	461a      	mov	r2, r3
 8006e46:	2300      	movs	r3, #0
 8006e48:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e50:	461a      	mov	r2, r3
 8006e52:	2300      	movs	r3, #0
 8006e54:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	2300      	movs	r3, #0
 8006e60:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e62:	2300      	movs	r3, #0
 8006e64:	613b      	str	r3, [r7, #16]
 8006e66:	e043      	b.n	8006ef0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	015a      	lsls	r2, r3, #5
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	4413      	add	r3, r2
 8006e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e7e:	d118      	bne.n	8006eb2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10a      	bne.n	8006e9c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	015a      	lsls	r2, r3, #5
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e92:	461a      	mov	r2, r3
 8006e94:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006e98:	6013      	str	r3, [r2, #0]
 8006e9a:	e013      	b.n	8006ec4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	015a      	lsls	r2, r3, #5
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006eae:	6013      	str	r3, [r2, #0]
 8006eb0:	e008      	b.n	8006ec4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	015a      	lsls	r2, r3, #5
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	4413      	add	r3, r2
 8006ecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	015a      	lsls	r2, r3, #5
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	4413      	add	r3, r2
 8006ede:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ee8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	3301      	adds	r3, #1
 8006eee:	613b      	str	r3, [r7, #16]
 8006ef0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d3b5      	bcc.n	8006e68 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006efc:	2300      	movs	r3, #0
 8006efe:	613b      	str	r3, [r7, #16]
 8006f00:	e043      	b.n	8006f8a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	015a      	lsls	r2, r3, #5
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	4413      	add	r3, r2
 8006f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f18:	d118      	bne.n	8006f4c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10a      	bne.n	8006f36 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	015a      	lsls	r2, r3, #5
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	4413      	add	r3, r2
 8006f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f32:	6013      	str	r3, [r2, #0]
 8006f34:	e013      	b.n	8006f5e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f42:	461a      	mov	r2, r3
 8006f44:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	e008      	b.n	8006f5e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f58:	461a      	mov	r2, r3
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	015a      	lsls	r2, r3, #5
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	4413      	add	r3, r2
 8006f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	015a      	lsls	r2, r3, #5
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	4413      	add	r3, r2
 8006f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f82:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	3301      	adds	r3, #1
 8006f88:	613b      	str	r3, [r7, #16]
 8006f8a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006f8e:	461a      	mov	r2, r3
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d3b5      	bcc.n	8006f02 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f9c:	691b      	ldr	r3, [r3, #16]
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fa8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006fb6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006fb8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d105      	bne.n	8006fcc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	699b      	ldr	r3, [r3, #24]
 8006fc4:	f043 0210 	orr.w	r2, r3, #16
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	699a      	ldr	r2, [r3, #24]
 8006fd0:	4b10      	ldr	r3, [pc, #64]	@ (8007014 <USB_DevInit+0x2c4>)
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006fd8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d005      	beq.n	8006fec <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	f043 0208 	orr.w	r2, r3, #8
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006fec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d107      	bne.n	8007004 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ffc:	f043 0304 	orr.w	r3, r3, #4
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007004:	7dfb      	ldrb	r3, [r7, #23]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3718      	adds	r7, #24
 800700a:	46bd      	mov	sp, r7
 800700c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007010:	b004      	add	sp, #16
 8007012:	4770      	bx	lr
 8007014:	803c3800 	.word	0x803c3800

08007018 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007022:	2300      	movs	r3, #0
 8007024:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	3301      	adds	r3, #1
 800702a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007032:	d901      	bls.n	8007038 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007034:	2303      	movs	r3, #3
 8007036:	e01b      	b.n	8007070 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	2b00      	cmp	r3, #0
 800703e:	daf2      	bge.n	8007026 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007040:	2300      	movs	r3, #0
 8007042:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	019b      	lsls	r3, r3, #6
 8007048:	f043 0220 	orr.w	r2, r3, #32
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	3301      	adds	r3, #1
 8007054:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800705c:	d901      	bls.n	8007062 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800705e:	2303      	movs	r3, #3
 8007060:	e006      	b.n	8007070 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	f003 0320 	and.w	r3, r3, #32
 800706a:	2b20      	cmp	r3, #32
 800706c:	d0f0      	beq.n	8007050 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3714      	adds	r7, #20
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	3301      	adds	r3, #1
 800708c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007094:	d901      	bls.n	800709a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e018      	b.n	80070cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	daf2      	bge.n	8007088 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80070a2:	2300      	movs	r3, #0
 80070a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2210      	movs	r2, #16
 80070aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3301      	adds	r3, #1
 80070b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070b8:	d901      	bls.n	80070be <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e006      	b.n	80070cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	f003 0310 	and.w	r3, r3, #16
 80070c6:	2b10      	cmp	r3, #16
 80070c8:	d0f0      	beq.n	80070ac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	78fb      	ldrb	r3, [r7, #3]
 80070f2:	68f9      	ldr	r1, [r7, #12]
 80070f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070f8:	4313      	orrs	r3, r2
 80070fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3714      	adds	r7, #20
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr

0800710a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800710a:	b480      	push	{r7}
 800710c:	b087      	sub	sp, #28
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f003 0306 	and.w	r3, r3, #6
 8007122:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d102      	bne.n	8007130 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800712a:	2300      	movs	r3, #0
 800712c:	75fb      	strb	r3, [r7, #23]
 800712e:	e00a      	b.n	8007146 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2b02      	cmp	r3, #2
 8007134:	d002      	beq.n	800713c <USB_GetDevSpeed+0x32>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2b06      	cmp	r3, #6
 800713a:	d102      	bne.n	8007142 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800713c:	2302      	movs	r3, #2
 800713e:	75fb      	strb	r3, [r7, #23]
 8007140:	e001      	b.n	8007146 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007142:	230f      	movs	r3, #15
 8007144:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007146:	7dfb      	ldrb	r3, [r7, #23]
}
 8007148:	4618      	mov	r0, r3
 800714a:	371c      	adds	r7, #28
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	785b      	ldrb	r3, [r3, #1]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d13a      	bne.n	80071e6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007176:	69da      	ldr	r2, [r3, #28]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	f003 030f 	and.w	r3, r3, #15
 8007180:	2101      	movs	r1, #1
 8007182:	fa01 f303 	lsl.w	r3, r1, r3
 8007186:	b29b      	uxth	r3, r3
 8007188:	68f9      	ldr	r1, [r7, #12]
 800718a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800718e:	4313      	orrs	r3, r2
 8007190:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4413      	add	r3, r2
 800719a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d155      	bne.n	8007254 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	015a      	lsls	r2, r3, #5
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	4413      	add	r3, r2
 80071b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	791b      	ldrb	r3, [r3, #4]
 80071c2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80071c4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	059b      	lsls	r3, r3, #22
 80071ca:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80071cc:	4313      	orrs	r3, r2
 80071ce:	68ba      	ldr	r2, [r7, #8]
 80071d0:	0151      	lsls	r1, r2, #5
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	440a      	add	r2, r1
 80071d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071e2:	6013      	str	r3, [r2, #0]
 80071e4:	e036      	b.n	8007254 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ec:	69da      	ldr	r2, [r3, #28]
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	f003 030f 	and.w	r3, r3, #15
 80071f6:	2101      	movs	r1, #1
 80071f8:	fa01 f303 	lsl.w	r3, r1, r3
 80071fc:	041b      	lsls	r3, r3, #16
 80071fe:	68f9      	ldr	r1, [r7, #12]
 8007200:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007204:	4313      	orrs	r3, r2
 8007206:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	4413      	add	r3, r2
 8007210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d11a      	bne.n	8007254 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	015a      	lsls	r2, r3, #5
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	4413      	add	r3, r2
 8007226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	791b      	ldrb	r3, [r3, #4]
 8007238:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800723a:	430b      	orrs	r3, r1
 800723c:	4313      	orrs	r3, r2
 800723e:	68ba      	ldr	r2, [r7, #8]
 8007240:	0151      	lsls	r1, r2, #5
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	440a      	add	r2, r1
 8007246:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800724a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800724e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007252:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3714      	adds	r7, #20
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
	...

08007264 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	785b      	ldrb	r3, [r3, #1]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d161      	bne.n	8007344 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	015a      	lsls	r2, r3, #5
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	4413      	add	r3, r2
 8007288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007292:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007296:	d11f      	bne.n	80072d8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68ba      	ldr	r2, [r7, #8]
 80072a8:	0151      	lsls	r1, r2, #5
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	440a      	add	r2, r1
 80072ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80072b6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	015a      	lsls	r2, r3, #5
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4413      	add	r3, r2
 80072c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68ba      	ldr	r2, [r7, #8]
 80072c8:	0151      	lsls	r1, r2, #5
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	440a      	add	r2, r1
 80072ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	f003 030f 	and.w	r3, r3, #15
 80072e8:	2101      	movs	r1, #1
 80072ea:	fa01 f303 	lsl.w	r3, r1, r3
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	43db      	mvns	r3, r3
 80072f2:	68f9      	ldr	r1, [r7, #12]
 80072f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072f8:	4013      	ands	r3, r2
 80072fa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007302:	69da      	ldr	r2, [r3, #28]
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	f003 030f 	and.w	r3, r3, #15
 800730c:	2101      	movs	r1, #1
 800730e:	fa01 f303 	lsl.w	r3, r1, r3
 8007312:	b29b      	uxth	r3, r3
 8007314:	43db      	mvns	r3, r3
 8007316:	68f9      	ldr	r1, [r7, #12]
 8007318:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800731c:	4013      	ands	r3, r2
 800731e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	015a      	lsls	r2, r3, #5
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	0159      	lsls	r1, r3, #5
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	440b      	add	r3, r1
 8007336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800733a:	4619      	mov	r1, r3
 800733c:	4b35      	ldr	r3, [pc, #212]	@ (8007414 <USB_DeactivateEndpoint+0x1b0>)
 800733e:	4013      	ands	r3, r2
 8007340:	600b      	str	r3, [r1, #0]
 8007342:	e060      	b.n	8007406 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	015a      	lsls	r2, r3, #5
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4413      	add	r3, r2
 800734c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007356:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800735a:	d11f      	bne.n	800739c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	015a      	lsls	r2, r3, #5
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	4413      	add	r3, r2
 8007364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68ba      	ldr	r2, [r7, #8]
 800736c:	0151      	lsls	r1, r2, #5
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	440a      	add	r2, r1
 8007372:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007376:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800737a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	015a      	lsls	r2, r3, #5
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	4413      	add	r3, r2
 8007384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	0151      	lsls	r1, r2, #5
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	440a      	add	r2, r1
 8007392:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007396:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800739a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	f003 030f 	and.w	r3, r3, #15
 80073ac:	2101      	movs	r1, #1
 80073ae:	fa01 f303 	lsl.w	r3, r1, r3
 80073b2:	041b      	lsls	r3, r3, #16
 80073b4:	43db      	mvns	r3, r3
 80073b6:	68f9      	ldr	r1, [r7, #12]
 80073b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073bc:	4013      	ands	r3, r2
 80073be:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073c6:	69da      	ldr	r2, [r3, #28]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	f003 030f 	and.w	r3, r3, #15
 80073d0:	2101      	movs	r1, #1
 80073d2:	fa01 f303 	lsl.w	r3, r1, r3
 80073d6:	041b      	lsls	r3, r3, #16
 80073d8:	43db      	mvns	r3, r3
 80073da:	68f9      	ldr	r1, [r7, #12]
 80073dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073e0:	4013      	ands	r3, r2
 80073e2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	015a      	lsls	r2, r3, #5
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	4413      	add	r3, r2
 80073ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	0159      	lsls	r1, r3, #5
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	440b      	add	r3, r1
 80073fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073fe:	4619      	mov	r1, r3
 8007400:	4b05      	ldr	r3, [pc, #20]	@ (8007418 <USB_DeactivateEndpoint+0x1b4>)
 8007402:	4013      	ands	r3, r2
 8007404:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr
 8007414:	ec337800 	.word	0xec337800
 8007418:	eff37800 	.word	0xeff37800

0800741c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b08a      	sub	sp, #40	@ 0x28
 8007420:	af02      	add	r7, sp, #8
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	60b9      	str	r1, [r7, #8]
 8007426:	4613      	mov	r3, r2
 8007428:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	785b      	ldrb	r3, [r3, #1]
 8007438:	2b01      	cmp	r3, #1
 800743a:	f040 817f 	bne.w	800773c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d132      	bne.n	80074ac <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	015a      	lsls	r2, r3, #5
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	4413      	add	r3, r2
 800744e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	0151      	lsls	r1, r2, #5
 8007458:	69fa      	ldr	r2, [r7, #28]
 800745a:	440a      	add	r2, r1
 800745c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007460:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007464:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007468:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	015a      	lsls	r2, r3, #5
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	4413      	add	r3, r2
 8007472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	69ba      	ldr	r2, [r7, #24]
 800747a:	0151      	lsls	r1, r2, #5
 800747c:	69fa      	ldr	r2, [r7, #28]
 800747e:	440a      	add	r2, r1
 8007480:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007484:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007488:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	015a      	lsls	r2, r3, #5
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	4413      	add	r3, r2
 8007492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	0151      	lsls	r1, r2, #5
 800749c:	69fa      	ldr	r2, [r7, #28]
 800749e:	440a      	add	r2, r1
 80074a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074a4:	0cdb      	lsrs	r3, r3, #19
 80074a6:	04db      	lsls	r3, r3, #19
 80074a8:	6113      	str	r3, [r2, #16]
 80074aa:	e097      	b.n	80075dc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	015a      	lsls	r2, r3, #5
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	4413      	add	r3, r2
 80074b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	0151      	lsls	r1, r2, #5
 80074be:	69fa      	ldr	r2, [r7, #28]
 80074c0:	440a      	add	r2, r1
 80074c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074c6:	0cdb      	lsrs	r3, r3, #19
 80074c8:	04db      	lsls	r3, r3, #19
 80074ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	015a      	lsls	r2, r3, #5
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	69ba      	ldr	r2, [r7, #24]
 80074dc:	0151      	lsls	r1, r2, #5
 80074de:	69fa      	ldr	r2, [r7, #28]
 80074e0:	440a      	add	r2, r1
 80074e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074e6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80074ea:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80074ee:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d11a      	bne.n	800752c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	691a      	ldr	r2, [r3, #16]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d903      	bls.n	800750a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	689a      	ldr	r2, [r3, #8]
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	015a      	lsls	r2, r3, #5
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	4413      	add	r3, r2
 8007512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	0151      	lsls	r1, r2, #5
 800751c:	69fa      	ldr	r2, [r7, #28]
 800751e:	440a      	add	r2, r1
 8007520:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007524:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007528:	6113      	str	r3, [r2, #16]
 800752a:	e044      	b.n	80075b6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	691a      	ldr	r2, [r3, #16]
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	4413      	add	r3, r2
 8007536:	1e5a      	subs	r2, r3, #1
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007540:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	015a      	lsls	r2, r3, #5
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	4413      	add	r3, r2
 800754a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800754e:	691a      	ldr	r2, [r3, #16]
 8007550:	8afb      	ldrh	r3, [r7, #22]
 8007552:	04d9      	lsls	r1, r3, #19
 8007554:	4ba4      	ldr	r3, [pc, #656]	@ (80077e8 <USB_EPStartXfer+0x3cc>)
 8007556:	400b      	ands	r3, r1
 8007558:	69b9      	ldr	r1, [r7, #24]
 800755a:	0148      	lsls	r0, r1, #5
 800755c:	69f9      	ldr	r1, [r7, #28]
 800755e:	4401      	add	r1, r0
 8007560:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007564:	4313      	orrs	r3, r2
 8007566:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	791b      	ldrb	r3, [r3, #4]
 800756c:	2b01      	cmp	r3, #1
 800756e:	d122      	bne.n	80075b6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	015a      	lsls	r2, r3, #5
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	4413      	add	r3, r2
 8007578:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	69ba      	ldr	r2, [r7, #24]
 8007580:	0151      	lsls	r1, r2, #5
 8007582:	69fa      	ldr	r2, [r7, #28]
 8007584:	440a      	add	r2, r1
 8007586:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800758a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800758e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	015a      	lsls	r2, r3, #5
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	4413      	add	r3, r2
 8007598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800759c:	691a      	ldr	r2, [r3, #16]
 800759e:	8afb      	ldrh	r3, [r7, #22]
 80075a0:	075b      	lsls	r3, r3, #29
 80075a2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80075a6:	69b9      	ldr	r1, [r7, #24]
 80075a8:	0148      	lsls	r0, r1, #5
 80075aa:	69f9      	ldr	r1, [r7, #28]
 80075ac:	4401      	add	r1, r0
 80075ae:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80075b2:	4313      	orrs	r3, r2
 80075b4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	015a      	lsls	r2, r3, #5
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	4413      	add	r3, r2
 80075be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c2:	691a      	ldr	r2, [r3, #16]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075cc:	69b9      	ldr	r1, [r7, #24]
 80075ce:	0148      	lsls	r0, r1, #5
 80075d0:	69f9      	ldr	r1, [r7, #28]
 80075d2:	4401      	add	r1, r0
 80075d4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80075d8:	4313      	orrs	r3, r2
 80075da:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80075dc:	79fb      	ldrb	r3, [r7, #7]
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d14b      	bne.n	800767a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d009      	beq.n	80075fe <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	015a      	lsls	r2, r3, #5
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	4413      	add	r3, r2
 80075f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075f6:	461a      	mov	r2, r3
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	69db      	ldr	r3, [r3, #28]
 80075fc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	791b      	ldrb	r3, [r3, #4]
 8007602:	2b01      	cmp	r3, #1
 8007604:	d128      	bne.n	8007658 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007612:	2b00      	cmp	r3, #0
 8007614:	d110      	bne.n	8007638 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	0151      	lsls	r1, r2, #5
 8007628:	69fa      	ldr	r2, [r7, #28]
 800762a:	440a      	add	r2, r1
 800762c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007630:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007634:	6013      	str	r3, [r2, #0]
 8007636:	e00f      	b.n	8007658 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	015a      	lsls	r2, r3, #5
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	4413      	add	r3, r2
 8007640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69ba      	ldr	r2, [r7, #24]
 8007648:	0151      	lsls	r1, r2, #5
 800764a:	69fa      	ldr	r2, [r7, #28]
 800764c:	440a      	add	r2, r1
 800764e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007656:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	015a      	lsls	r2, r3, #5
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	4413      	add	r3, r2
 8007660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69ba      	ldr	r2, [r7, #24]
 8007668:	0151      	lsls	r1, r2, #5
 800766a:	69fa      	ldr	r2, [r7, #28]
 800766c:	440a      	add	r2, r1
 800766e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007672:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	e166      	b.n	8007948 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	4413      	add	r3, r2
 8007682:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	69ba      	ldr	r2, [r7, #24]
 800768a:	0151      	lsls	r1, r2, #5
 800768c:	69fa      	ldr	r2, [r7, #28]
 800768e:	440a      	add	r2, r1
 8007690:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007694:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007698:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	791b      	ldrb	r3, [r3, #4]
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d015      	beq.n	80076ce <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 814e 	beq.w	8007948 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	2101      	movs	r1, #1
 80076be:	fa01 f303 	lsl.w	r3, r1, r3
 80076c2:	69f9      	ldr	r1, [r7, #28]
 80076c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076c8:	4313      	orrs	r3, r2
 80076ca:	634b      	str	r3, [r1, #52]	@ 0x34
 80076cc:	e13c      	b.n	8007948 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d110      	bne.n	8007700 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	015a      	lsls	r2, r3, #5
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	4413      	add	r3, r2
 80076e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	69ba      	ldr	r2, [r7, #24]
 80076ee:	0151      	lsls	r1, r2, #5
 80076f0:	69fa      	ldr	r2, [r7, #28]
 80076f2:	440a      	add	r2, r1
 80076f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076fc:	6013      	str	r3, [r2, #0]
 80076fe:	e00f      	b.n	8007720 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69ba      	ldr	r2, [r7, #24]
 8007710:	0151      	lsls	r1, r2, #5
 8007712:	69fa      	ldr	r2, [r7, #28]
 8007714:	440a      	add	r2, r1
 8007716:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800771a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800771e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	68d9      	ldr	r1, [r3, #12]
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	781a      	ldrb	r2, [r3, #0]
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	691b      	ldr	r3, [r3, #16]
 800772c:	b298      	uxth	r0, r3
 800772e:	79fb      	ldrb	r3, [r7, #7]
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	4603      	mov	r3, r0
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f000 f9b9 	bl	8007aac <USB_WritePacket>
 800773a:	e105      	b.n	8007948 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	0151      	lsls	r1, r2, #5
 800774e:	69fa      	ldr	r2, [r7, #28]
 8007750:	440a      	add	r2, r1
 8007752:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007756:	0cdb      	lsrs	r3, r3, #19
 8007758:	04db      	lsls	r3, r3, #19
 800775a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	4413      	add	r3, r2
 8007764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	69ba      	ldr	r2, [r7, #24]
 800776c:	0151      	lsls	r1, r2, #5
 800776e:	69fa      	ldr	r2, [r7, #28]
 8007770:	440a      	add	r2, r1
 8007772:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007776:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800777a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800777e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d132      	bne.n	80077ec <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d003      	beq.n	8007796 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	689a      	ldr	r2, [r3, #8]
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	689a      	ldr	r2, [r3, #8]
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	015a      	lsls	r2, r3, #5
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	4413      	add	r3, r2
 80077a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077aa:	691a      	ldr	r2, [r3, #16]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	6a1b      	ldr	r3, [r3, #32]
 80077b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077b4:	69b9      	ldr	r1, [r7, #24]
 80077b6:	0148      	lsls	r0, r1, #5
 80077b8:	69f9      	ldr	r1, [r7, #28]
 80077ba:	4401      	add	r1, r0
 80077bc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80077c0:	4313      	orrs	r3, r2
 80077c2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	015a      	lsls	r2, r3, #5
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	4413      	add	r3, r2
 80077cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	69ba      	ldr	r2, [r7, #24]
 80077d4:	0151      	lsls	r1, r2, #5
 80077d6:	69fa      	ldr	r2, [r7, #28]
 80077d8:	440a      	add	r2, r1
 80077da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077e2:	6113      	str	r3, [r2, #16]
 80077e4:	e062      	b.n	80078ac <USB_EPStartXfer+0x490>
 80077e6:	bf00      	nop
 80077e8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d123      	bne.n	800783c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80077f4:	69bb      	ldr	r3, [r7, #24]
 80077f6:	015a      	lsls	r2, r3, #5
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	4413      	add	r3, r2
 80077fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007800:	691a      	ldr	r2, [r3, #16]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800780a:	69b9      	ldr	r1, [r7, #24]
 800780c:	0148      	lsls	r0, r1, #5
 800780e:	69f9      	ldr	r1, [r7, #28]
 8007810:	4401      	add	r1, r0
 8007812:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007816:	4313      	orrs	r3, r2
 8007818:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	015a      	lsls	r2, r3, #5
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	4413      	add	r3, r2
 8007822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007826:	691b      	ldr	r3, [r3, #16]
 8007828:	69ba      	ldr	r2, [r7, #24]
 800782a:	0151      	lsls	r1, r2, #5
 800782c:	69fa      	ldr	r2, [r7, #28]
 800782e:	440a      	add	r2, r1
 8007830:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007834:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007838:	6113      	str	r3, [r2, #16]
 800783a:	e037      	b.n	80078ac <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	691a      	ldr	r2, [r3, #16]
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	4413      	add	r3, r2
 8007846:	1e5a      	subs	r2, r3, #1
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007850:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	8afa      	ldrh	r2, [r7, #22]
 8007858:	fb03 f202 	mul.w	r2, r3, r2
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	015a      	lsls	r2, r3, #5
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	4413      	add	r3, r2
 8007868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800786c:	691a      	ldr	r2, [r3, #16]
 800786e:	8afb      	ldrh	r3, [r7, #22]
 8007870:	04d9      	lsls	r1, r3, #19
 8007872:	4b38      	ldr	r3, [pc, #224]	@ (8007954 <USB_EPStartXfer+0x538>)
 8007874:	400b      	ands	r3, r1
 8007876:	69b9      	ldr	r1, [r7, #24]
 8007878:	0148      	lsls	r0, r1, #5
 800787a:	69f9      	ldr	r1, [r7, #28]
 800787c:	4401      	add	r1, r0
 800787e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007882:	4313      	orrs	r3, r2
 8007884:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	015a      	lsls	r2, r3, #5
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	4413      	add	r3, r2
 800788e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007892:	691a      	ldr	r2, [r3, #16]
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800789c:	69b9      	ldr	r1, [r7, #24]
 800789e:	0148      	lsls	r0, r1, #5
 80078a0:	69f9      	ldr	r1, [r7, #28]
 80078a2:	4401      	add	r1, r0
 80078a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078a8:	4313      	orrs	r3, r2
 80078aa:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80078ac:	79fb      	ldrb	r3, [r7, #7]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d10d      	bne.n	80078ce <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d009      	beq.n	80078ce <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	68d9      	ldr	r1, [r3, #12]
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	015a      	lsls	r2, r3, #5
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	4413      	add	r3, r2
 80078c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078ca:	460a      	mov	r2, r1
 80078cc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	791b      	ldrb	r3, [r3, #4]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d128      	bne.n	8007928 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d110      	bne.n	8007908 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	015a      	lsls	r2, r3, #5
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	4413      	add	r3, r2
 80078ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	69ba      	ldr	r2, [r7, #24]
 80078f6:	0151      	lsls	r1, r2, #5
 80078f8:	69fa      	ldr	r2, [r7, #28]
 80078fa:	440a      	add	r2, r1
 80078fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007900:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007904:	6013      	str	r3, [r2, #0]
 8007906:	e00f      	b.n	8007928 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	015a      	lsls	r2, r3, #5
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	4413      	add	r3, r2
 8007910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	69ba      	ldr	r2, [r7, #24]
 8007918:	0151      	lsls	r1, r2, #5
 800791a:	69fa      	ldr	r2, [r7, #28]
 800791c:	440a      	add	r2, r1
 800791e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007926:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	015a      	lsls	r2, r3, #5
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	4413      	add	r3, r2
 8007930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	69ba      	ldr	r2, [r7, #24]
 8007938:	0151      	lsls	r1, r2, #5
 800793a:	69fa      	ldr	r2, [r7, #28]
 800793c:	440a      	add	r2, r1
 800793e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007942:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007946:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007948:	2300      	movs	r3, #0
}
 800794a:	4618      	mov	r0, r3
 800794c:	3720      	adds	r7, #32
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	1ff80000 	.word	0x1ff80000

08007958 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007958:	b480      	push	{r7}
 800795a:	b087      	sub	sp, #28
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007962:	2300      	movs	r3, #0
 8007964:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007966:	2300      	movs	r3, #0
 8007968:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	785b      	ldrb	r3, [r3, #1]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d14a      	bne.n	8007a0c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	015a      	lsls	r2, r3, #5
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	4413      	add	r3, r2
 8007980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800798a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800798e:	f040 8086 	bne.w	8007a9e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	015a      	lsls	r2, r3, #5
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	4413      	add	r3, r2
 800799c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	7812      	ldrb	r2, [r2, #0]
 80079a6:	0151      	lsls	r1, r2, #5
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	440a      	add	r2, r1
 80079ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80079b4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	015a      	lsls	r2, r3, #5
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	4413      	add	r3, r2
 80079c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	7812      	ldrb	r2, [r2, #0]
 80079ca:	0151      	lsls	r1, r2, #5
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	440a      	add	r2, r1
 80079d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80079d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	3301      	adds	r3, #1
 80079de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d902      	bls.n	80079f0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	75fb      	strb	r3, [r7, #23]
          break;
 80079ee:	e056      	b.n	8007a9e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a08:	d0e7      	beq.n	80079da <USB_EPStopXfer+0x82>
 8007a0a:	e048      	b.n	8007a9e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	015a      	lsls	r2, r3, #5
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	4413      	add	r3, r2
 8007a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a24:	d13b      	bne.n	8007a9e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	015a      	lsls	r2, r3, #5
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	4413      	add	r3, r2
 8007a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	7812      	ldrb	r2, [r2, #0]
 8007a3a:	0151      	lsls	r1, r2, #5
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	440a      	add	r2, r1
 8007a40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a44:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a48:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	015a      	lsls	r2, r3, #5
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	4413      	add	r3, r2
 8007a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	7812      	ldrb	r2, [r2, #0]
 8007a5e:	0151      	lsls	r1, r2, #5
 8007a60:	693a      	ldr	r2, [r7, #16]
 8007a62:	440a      	add	r2, r1
 8007a64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a6c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	3301      	adds	r3, #1
 8007a72:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d902      	bls.n	8007a84 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	75fb      	strb	r3, [r7, #23]
          break;
 8007a82:	e00c      	b.n	8007a9e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	015a      	lsls	r2, r3, #5
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a9c:	d0e7      	beq.n	8007a6e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	371c      	adds	r7, #28
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b089      	sub	sp, #36	@ 0x24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	4611      	mov	r1, r2
 8007ab8:	461a      	mov	r2, r3
 8007aba:	460b      	mov	r3, r1
 8007abc:	71fb      	strb	r3, [r7, #7]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007aca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d123      	bne.n	8007b1a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ad2:	88bb      	ldrh	r3, [r7, #4]
 8007ad4:	3303      	adds	r3, #3
 8007ad6:	089b      	lsrs	r3, r3, #2
 8007ad8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007ada:	2300      	movs	r3, #0
 8007adc:	61bb      	str	r3, [r7, #24]
 8007ade:	e018      	b.n	8007b12 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ae0:	79fb      	ldrb	r3, [r7, #7]
 8007ae2:	031a      	lsls	r2, r3, #12
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007aec:	461a      	mov	r2, r3
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	3301      	adds	r3, #1
 8007af8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	3301      	adds	r3, #1
 8007afe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	3301      	adds	r3, #1
 8007b04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	61bb      	str	r3, [r7, #24]
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d3e2      	bcc.n	8007ae0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3724      	adds	r7, #36	@ 0x24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b08b      	sub	sp, #44	@ 0x2c
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	4613      	mov	r3, r2
 8007b34:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007b3e:	88fb      	ldrh	r3, [r7, #6]
 8007b40:	089b      	lsrs	r3, r3, #2
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007b46:	88fb      	ldrh	r3, [r7, #6]
 8007b48:	f003 0303 	and.w	r3, r3, #3
 8007b4c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b4e:	2300      	movs	r3, #0
 8007b50:	623b      	str	r3, [r7, #32]
 8007b52:	e014      	b.n	8007b7e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b62:	3301      	adds	r3, #1
 8007b64:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	3301      	adds	r3, #1
 8007b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6e:	3301      	adds	r3, #1
 8007b70:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b74:	3301      	adds	r3, #1
 8007b76:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	623b      	str	r3, [r7, #32]
 8007b7e:	6a3a      	ldr	r2, [r7, #32]
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d3e6      	bcc.n	8007b54 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007b86:	8bfb      	ldrh	r3, [r7, #30]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d01e      	beq.n	8007bca <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b96:	461a      	mov	r2, r3
 8007b98:	f107 0310 	add.w	r3, r7, #16
 8007b9c:	6812      	ldr	r2, [r2, #0]
 8007b9e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	6a3b      	ldr	r3, [r7, #32]
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	00db      	lsls	r3, r3, #3
 8007ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	701a      	strb	r2, [r3, #0]
      i++;
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	623b      	str	r3, [r7, #32]
      pDest++;
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bba:	3301      	adds	r3, #1
 8007bbc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007bbe:	8bfb      	ldrh	r3, [r7, #30]
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007bc4:	8bfb      	ldrh	r3, [r7, #30]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1ea      	bne.n	8007ba0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	372c      	adds	r7, #44	@ 0x2c
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	785b      	ldrb	r3, [r3, #1]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d12c      	bne.n	8007c4e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	015a      	lsls	r2, r3, #5
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	db12      	blt.n	8007c2c <USB_EPSetStall+0x54>
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00f      	beq.n	8007c2c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	015a      	lsls	r2, r3, #5
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	4413      	add	r3, r2
 8007c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	0151      	lsls	r1, r2, #5
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	440a      	add	r2, r1
 8007c22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c26:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c2a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	015a      	lsls	r2, r3, #5
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	4413      	add	r3, r2
 8007c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	0151      	lsls	r1, r2, #5
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	440a      	add	r2, r1
 8007c42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c4a:	6013      	str	r3, [r2, #0]
 8007c4c:	e02b      	b.n	8007ca6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	015a      	lsls	r2, r3, #5
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	4413      	add	r3, r2
 8007c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	db12      	blt.n	8007c86 <USB_EPSetStall+0xae>
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00f      	beq.n	8007c86 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	015a      	lsls	r2, r3, #5
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	0151      	lsls	r1, r2, #5
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	440a      	add	r2, r1
 8007c7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c80:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c84:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	015a      	lsls	r2, r3, #5
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68ba      	ldr	r2, [r7, #8]
 8007c96:	0151      	lsls	r1, r2, #5
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	440a      	add	r2, r1
 8007c9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ca0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ca4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	785b      	ldrb	r3, [r3, #1]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d128      	bne.n	8007d22 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	0151      	lsls	r1, r2, #5
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	440a      	add	r2, r1
 8007ce6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007cee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	791b      	ldrb	r3, [r3, #4]
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d003      	beq.n	8007d00 <USB_EPClearStall+0x4c>
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	791b      	ldrb	r3, [r3, #4]
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	d138      	bne.n	8007d72 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	015a      	lsls	r2, r3, #5
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	4413      	add	r3, r2
 8007d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	68ba      	ldr	r2, [r7, #8]
 8007d10:	0151      	lsls	r1, r2, #5
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	440a      	add	r2, r1
 8007d16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d1e:	6013      	str	r3, [r2, #0]
 8007d20:	e027      	b.n	8007d72 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	015a      	lsls	r2, r3, #5
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	0151      	lsls	r1, r2, #5
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	440a      	add	r2, r1
 8007d38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d3c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d40:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	791b      	ldrb	r3, [r3, #4]
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	d003      	beq.n	8007d52 <USB_EPClearStall+0x9e>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	791b      	ldrb	r3, [r3, #4]
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d10f      	bne.n	8007d72 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	015a      	lsls	r2, r3, #5
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	4413      	add	r3, r2
 8007d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	68ba      	ldr	r2, [r7, #8]
 8007d62:	0151      	lsls	r1, r2, #5
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	440a      	add	r2, r1
 8007d68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d70:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3714      	adds	r7, #20
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b085      	sub	sp, #20
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	460b      	mov	r3, r1
 8007d8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d9e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007da2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	78fb      	ldrb	r3, [r7, #3]
 8007dae:	011b      	lsls	r3, r3, #4
 8007db0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007db4:	68f9      	ldr	r1, [r7, #12]
 8007db6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b085      	sub	sp, #20
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007de6:	f023 0303 	bic.w	r3, r3, #3
 8007dea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dfa:	f023 0302 	bic.w	r3, r3, #2
 8007dfe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	b085      	sub	sp, #20
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e28:	f023 0303 	bic.w	r3, r3, #3
 8007e2c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e3c:	f043 0302 	orr.w	r3, r3, #2
 8007e40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b085      	sub	sp, #20
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	695b      	ldr	r3, [r3, #20]
 8007e5c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	699b      	ldr	r3, [r3, #24]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	4013      	ands	r3, r2
 8007e66:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007e68:	68fb      	ldr	r3, [r7, #12]
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr

08007e76 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e76:	b480      	push	{r7}
 8007e78:	b085      	sub	sp, #20
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e88:	699b      	ldr	r3, [r3, #24]
 8007e8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e92:	69db      	ldr	r3, [r3, #28]
 8007e94:	68ba      	ldr	r2, [r7, #8]
 8007e96:	4013      	ands	r3, r2
 8007e98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	0c1b      	lsrs	r3, r3, #16
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3714      	adds	r7, #20
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr

08007eaa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b085      	sub	sp, #20
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	68ba      	ldr	r2, [r7, #8]
 8007eca:	4013      	ands	r3, r2
 8007ecc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	b29b      	uxth	r3, r3
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b085      	sub	sp, #20
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007eee:	78fb      	ldrb	r3, [r7, #3]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	4013      	ands	r3, r2
 8007f0a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f0c:	68bb      	ldr	r3, [r7, #8]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3714      	adds	r7, #20
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr

08007f1a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f1a:	b480      	push	{r7}
 8007f1c:	b087      	sub	sp, #28
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
 8007f22:	460b      	mov	r3, r1
 8007f24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f3c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007f3e:	78fb      	ldrb	r3, [r7, #3]
 8007f40:	f003 030f 	and.w	r3, r3, #15
 8007f44:	68fa      	ldr	r2, [r7, #12]
 8007f46:	fa22 f303 	lsr.w	r3, r2, r3
 8007f4a:	01db      	lsls	r3, r3, #7
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	693a      	ldr	r2, [r7, #16]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007f54:	78fb      	ldrb	r3, [r7, #3]
 8007f56:	015a      	lsls	r2, r3, #5
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	4413      	add	r3, r2
 8007f5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	4013      	ands	r3, r2
 8007f66:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f68:	68bb      	ldr	r3, [r7, #8]
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	371c      	adds	r7, #28
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b083      	sub	sp, #12
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	f003 0301 	and.w	r3, r3, #1
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b085      	sub	sp, #20
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68fa      	ldr	r2, [r7, #12]
 8007fa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007fb0:	f023 0307 	bic.w	r3, r3, #7
 8007fb4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fc8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fca:	2300      	movs	r3, #0
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3714      	adds	r7, #20
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b087      	sub	sp, #28
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	607a      	str	r2, [r7, #4]
 8007fe4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	333c      	adds	r3, #60	@ 0x3c
 8007fee:	3304      	adds	r3, #4
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	4a26      	ldr	r2, [pc, #152]	@ (8008090 <USB_EP0_OutStart+0xb8>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d90a      	bls.n	8008012 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008008:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800800c:	d101      	bne.n	8008012 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800800e:	2300      	movs	r3, #0
 8008010:	e037      	b.n	8008082 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008018:	461a      	mov	r2, r3
 800801a:	2300      	movs	r3, #0
 800801c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800802c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008030:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	697a      	ldr	r2, [r7, #20]
 800803c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008040:	f043 0318 	orr.w	r3, r3, #24
 8008044:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008054:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008058:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800805a:	7afb      	ldrb	r3, [r7, #11]
 800805c:	2b01      	cmp	r3, #1
 800805e:	d10f      	bne.n	8008080 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008066:	461a      	mov	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	697a      	ldr	r2, [r7, #20]
 8008076:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800807a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800807e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	371c      	adds	r7, #28
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	4f54300a 	.word	0x4f54300a

08008094 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	3301      	adds	r3, #1
 80080a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080ac:	d901      	bls.n	80080b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e01b      	b.n	80080ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	691b      	ldr	r3, [r3, #16]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	daf2      	bge.n	80080a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80080ba:	2300      	movs	r3, #0
 80080bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	f043 0201 	orr.w	r2, r3, #1
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3301      	adds	r3, #1
 80080ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080d6:	d901      	bls.n	80080dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e006      	b.n	80080ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	f003 0301 	and.w	r3, r3, #1
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d0f0      	beq.n	80080ca <USB_CoreReset+0x36>

  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3714      	adds	r7, #20
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
	...

080080f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	460b      	mov	r3, r1
 8008102:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008104:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008108:	f002 fc38 	bl	800a97c <USBD_static_malloc>
 800810c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d109      	bne.n	8008128 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	32b0      	adds	r2, #176	@ 0xb0
 800811e:	2100      	movs	r1, #0
 8008120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008124:	2302      	movs	r3, #2
 8008126:	e0d4      	b.n	80082d2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008128:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800812c:	2100      	movs	r1, #0
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f003 fad0 	bl	800b6d4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	32b0      	adds	r2, #176	@ 0xb0
 800813e:	68f9      	ldr	r1, [r7, #12]
 8008140:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	32b0      	adds	r2, #176	@ 0xb0
 800814e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	7c1b      	ldrb	r3, [r3, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d138      	bne.n	80081d2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008160:	4b5e      	ldr	r3, [pc, #376]	@ (80082dc <USBD_CDC_Init+0x1e4>)
 8008162:	7819      	ldrb	r1, [r3, #0]
 8008164:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008168:	2202      	movs	r2, #2
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f002 fae3 	bl	800a736 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008170:	4b5a      	ldr	r3, [pc, #360]	@ (80082dc <USBD_CDC_Init+0x1e4>)
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	f003 020f 	and.w	r2, r3, #15
 8008178:	6879      	ldr	r1, [r7, #4]
 800817a:	4613      	mov	r3, r2
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	4413      	add	r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	440b      	add	r3, r1
 8008184:	3324      	adds	r3, #36	@ 0x24
 8008186:	2201      	movs	r2, #1
 8008188:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800818a:	4b55      	ldr	r3, [pc, #340]	@ (80082e0 <USBD_CDC_Init+0x1e8>)
 800818c:	7819      	ldrb	r1, [r3, #0]
 800818e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008192:	2202      	movs	r2, #2
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f002 face 	bl	800a736 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800819a:	4b51      	ldr	r3, [pc, #324]	@ (80082e0 <USBD_CDC_Init+0x1e8>)
 800819c:	781b      	ldrb	r3, [r3, #0]
 800819e:	f003 020f 	and.w	r2, r3, #15
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4613      	mov	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4413      	add	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80081b2:	2201      	movs	r2, #1
 80081b4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80081b6:	4b4b      	ldr	r3, [pc, #300]	@ (80082e4 <USBD_CDC_Init+0x1ec>)
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	f003 020f 	and.w	r2, r3, #15
 80081be:	6879      	ldr	r1, [r7, #4]
 80081c0:	4613      	mov	r3, r2
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	4413      	add	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	440b      	add	r3, r1
 80081ca:	3326      	adds	r3, #38	@ 0x26
 80081cc:	2210      	movs	r2, #16
 80081ce:	801a      	strh	r2, [r3, #0]
 80081d0:	e035      	b.n	800823e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80081d2:	4b42      	ldr	r3, [pc, #264]	@ (80082dc <USBD_CDC_Init+0x1e4>)
 80081d4:	7819      	ldrb	r1, [r3, #0]
 80081d6:	2340      	movs	r3, #64	@ 0x40
 80081d8:	2202      	movs	r2, #2
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f002 faab 	bl	800a736 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80081e0:	4b3e      	ldr	r3, [pc, #248]	@ (80082dc <USBD_CDC_Init+0x1e4>)
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	f003 020f 	and.w	r2, r3, #15
 80081e8:	6879      	ldr	r1, [r7, #4]
 80081ea:	4613      	mov	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4413      	add	r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	440b      	add	r3, r1
 80081f4:	3324      	adds	r3, #36	@ 0x24
 80081f6:	2201      	movs	r2, #1
 80081f8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80081fa:	4b39      	ldr	r3, [pc, #228]	@ (80082e0 <USBD_CDC_Init+0x1e8>)
 80081fc:	7819      	ldrb	r1, [r3, #0]
 80081fe:	2340      	movs	r3, #64	@ 0x40
 8008200:	2202      	movs	r2, #2
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f002 fa97 	bl	800a736 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008208:	4b35      	ldr	r3, [pc, #212]	@ (80082e0 <USBD_CDC_Init+0x1e8>)
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	f003 020f 	and.w	r2, r3, #15
 8008210:	6879      	ldr	r1, [r7, #4]
 8008212:	4613      	mov	r3, r2
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	4413      	add	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	440b      	add	r3, r1
 800821c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008220:	2201      	movs	r2, #1
 8008222:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008224:	4b2f      	ldr	r3, [pc, #188]	@ (80082e4 <USBD_CDC_Init+0x1ec>)
 8008226:	781b      	ldrb	r3, [r3, #0]
 8008228:	f003 020f 	and.w	r2, r3, #15
 800822c:	6879      	ldr	r1, [r7, #4]
 800822e:	4613      	mov	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4413      	add	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	440b      	add	r3, r1
 8008238:	3326      	adds	r3, #38	@ 0x26
 800823a:	2210      	movs	r2, #16
 800823c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800823e:	4b29      	ldr	r3, [pc, #164]	@ (80082e4 <USBD_CDC_Init+0x1ec>)
 8008240:	7819      	ldrb	r1, [r3, #0]
 8008242:	2308      	movs	r3, #8
 8008244:	2203      	movs	r2, #3
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f002 fa75 	bl	800a736 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800824c:	4b25      	ldr	r3, [pc, #148]	@ (80082e4 <USBD_CDC_Init+0x1ec>)
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	f003 020f 	and.w	r2, r3, #15
 8008254:	6879      	ldr	r1, [r7, #4]
 8008256:	4613      	mov	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	4413      	add	r3, r2
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	440b      	add	r3, r1
 8008260:	3324      	adds	r3, #36	@ 0x24
 8008262:	2201      	movs	r2, #1
 8008264:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2200      	movs	r2, #0
 800826a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	33b0      	adds	r3, #176	@ 0xb0
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	4413      	add	r3, r2
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2200      	movs	r2, #0
 8008286:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008298:	2b00      	cmp	r3, #0
 800829a:	d101      	bne.n	80082a0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800829c:	2302      	movs	r3, #2
 800829e:	e018      	b.n	80082d2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	7c1b      	ldrb	r3, [r3, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d10a      	bne.n	80082be <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80082a8:	4b0d      	ldr	r3, [pc, #52]	@ (80082e0 <USBD_CDC_Init+0x1e8>)
 80082aa:	7819      	ldrb	r1, [r3, #0]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80082b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f002 fb2c 	bl	800a914 <USBD_LL_PrepareReceive>
 80082bc:	e008      	b.n	80082d0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80082be:	4b08      	ldr	r3, [pc, #32]	@ (80082e0 <USBD_CDC_Init+0x1e8>)
 80082c0:	7819      	ldrb	r1, [r3, #0]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80082c8:	2340      	movs	r3, #64	@ 0x40
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f002 fb22 	bl	800a914 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	200000a3 	.word	0x200000a3
 80082e0:	200000a4 	.word	0x200000a4
 80082e4:	200000a5 	.word	0x200000a5

080082e8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b082      	sub	sp, #8
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	460b      	mov	r3, r1
 80082f2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80082f4:	4b3a      	ldr	r3, [pc, #232]	@ (80083e0 <USBD_CDC_DeInit+0xf8>)
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	4619      	mov	r1, r3
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f002 fa41 	bl	800a782 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008300:	4b37      	ldr	r3, [pc, #220]	@ (80083e0 <USBD_CDC_DeInit+0xf8>)
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	f003 020f 	and.w	r2, r3, #15
 8008308:	6879      	ldr	r1, [r7, #4]
 800830a:	4613      	mov	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	4413      	add	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	440b      	add	r3, r1
 8008314:	3324      	adds	r3, #36	@ 0x24
 8008316:	2200      	movs	r2, #0
 8008318:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800831a:	4b32      	ldr	r3, [pc, #200]	@ (80083e4 <USBD_CDC_DeInit+0xfc>)
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	4619      	mov	r1, r3
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f002 fa2e 	bl	800a782 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008326:	4b2f      	ldr	r3, [pc, #188]	@ (80083e4 <USBD_CDC_DeInit+0xfc>)
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	f003 020f 	and.w	r2, r3, #15
 800832e:	6879      	ldr	r1, [r7, #4]
 8008330:	4613      	mov	r3, r2
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	4413      	add	r3, r2
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	440b      	add	r3, r1
 800833a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800833e:	2200      	movs	r2, #0
 8008340:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008342:	4b29      	ldr	r3, [pc, #164]	@ (80083e8 <USBD_CDC_DeInit+0x100>)
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	4619      	mov	r1, r3
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f002 fa1a 	bl	800a782 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800834e:	4b26      	ldr	r3, [pc, #152]	@ (80083e8 <USBD_CDC_DeInit+0x100>)
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	f003 020f 	and.w	r2, r3, #15
 8008356:	6879      	ldr	r1, [r7, #4]
 8008358:	4613      	mov	r3, r2
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	4413      	add	r3, r2
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	440b      	add	r3, r1
 8008362:	3324      	adds	r3, #36	@ 0x24
 8008364:	2200      	movs	r2, #0
 8008366:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008368:	4b1f      	ldr	r3, [pc, #124]	@ (80083e8 <USBD_CDC_DeInit+0x100>)
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	f003 020f 	and.w	r2, r3, #15
 8008370:	6879      	ldr	r1, [r7, #4]
 8008372:	4613      	mov	r3, r2
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	4413      	add	r3, r2
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	440b      	add	r3, r1
 800837c:	3326      	adds	r3, #38	@ 0x26
 800837e:	2200      	movs	r2, #0
 8008380:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	32b0      	adds	r2, #176	@ 0xb0
 800838c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d01f      	beq.n	80083d4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	33b0      	adds	r3, #176	@ 0xb0
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	32b0      	adds	r2, #176	@ 0xb0
 80083b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b6:	4618      	mov	r0, r3
 80083b8:	f002 faee 	bl	800a998 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	32b0      	adds	r2, #176	@ 0xb0
 80083c6:	2100      	movs	r1, #0
 80083c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	200000a3 	.word	0x200000a3
 80083e4:	200000a4 	.word	0x200000a4
 80083e8:	200000a5 	.word	0x200000a5

080083ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	32b0      	adds	r2, #176	@ 0xb0
 8008400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008404:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008406:	2300      	movs	r3, #0
 8008408:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800840a:	2300      	movs	r3, #0
 800840c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800840e:	2300      	movs	r3, #0
 8008410:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d101      	bne.n	800841c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008418:	2303      	movs	r3, #3
 800841a:	e0bf      	b.n	800859c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008424:	2b00      	cmp	r3, #0
 8008426:	d050      	beq.n	80084ca <USBD_CDC_Setup+0xde>
 8008428:	2b20      	cmp	r3, #32
 800842a:	f040 80af 	bne.w	800858c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	88db      	ldrh	r3, [r3, #6]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d03a      	beq.n	80084ac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	b25b      	sxtb	r3, r3
 800843c:	2b00      	cmp	r3, #0
 800843e:	da1b      	bge.n	8008478 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	33b0      	adds	r3, #176	@ 0xb0
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008456:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	88d2      	ldrh	r2, [r2, #6]
 800845c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	88db      	ldrh	r3, [r3, #6]
 8008462:	2b07      	cmp	r3, #7
 8008464:	bf28      	it	cs
 8008466:	2307      	movcs	r3, #7
 8008468:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	89fa      	ldrh	r2, [r7, #14]
 800846e:	4619      	mov	r1, r3
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f001 fd53 	bl	8009f1c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008476:	e090      	b.n	800859a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	785a      	ldrb	r2, [r3, #1]
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	88db      	ldrh	r3, [r3, #6]
 8008486:	2b3f      	cmp	r3, #63	@ 0x3f
 8008488:	d803      	bhi.n	8008492 <USBD_CDC_Setup+0xa6>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	88db      	ldrh	r3, [r3, #6]
 800848e:	b2da      	uxtb	r2, r3
 8008490:	e000      	b.n	8008494 <USBD_CDC_Setup+0xa8>
 8008492:	2240      	movs	r2, #64	@ 0x40
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800849a:	6939      	ldr	r1, [r7, #16]
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80084a2:	461a      	mov	r2, r3
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f001 fd65 	bl	8009f74 <USBD_CtlPrepareRx>
      break;
 80084aa:	e076      	b.n	800859a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	33b0      	adds	r3, #176	@ 0xb0
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	4413      	add	r3, r2
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	683a      	ldr	r2, [r7, #0]
 80084c0:	7850      	ldrb	r0, [r2, #1]
 80084c2:	2200      	movs	r2, #0
 80084c4:	6839      	ldr	r1, [r7, #0]
 80084c6:	4798      	blx	r3
      break;
 80084c8:	e067      	b.n	800859a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	785b      	ldrb	r3, [r3, #1]
 80084ce:	2b0b      	cmp	r3, #11
 80084d0:	d851      	bhi.n	8008576 <USBD_CDC_Setup+0x18a>
 80084d2:	a201      	add	r2, pc, #4	@ (adr r2, 80084d8 <USBD_CDC_Setup+0xec>)
 80084d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084d8:	08008509 	.word	0x08008509
 80084dc:	08008585 	.word	0x08008585
 80084e0:	08008577 	.word	0x08008577
 80084e4:	08008577 	.word	0x08008577
 80084e8:	08008577 	.word	0x08008577
 80084ec:	08008577 	.word	0x08008577
 80084f0:	08008577 	.word	0x08008577
 80084f4:	08008577 	.word	0x08008577
 80084f8:	08008577 	.word	0x08008577
 80084fc:	08008577 	.word	0x08008577
 8008500:	08008533 	.word	0x08008533
 8008504:	0800855d 	.word	0x0800855d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800850e:	b2db      	uxtb	r3, r3
 8008510:	2b03      	cmp	r3, #3
 8008512:	d107      	bne.n	8008524 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008514:	f107 030a 	add.w	r3, r7, #10
 8008518:	2202      	movs	r2, #2
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 fcfd 	bl	8009f1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008522:	e032      	b.n	800858a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f001 fc7b 	bl	8009e22 <USBD_CtlError>
            ret = USBD_FAIL;
 800852c:	2303      	movs	r3, #3
 800852e:	75fb      	strb	r3, [r7, #23]
          break;
 8008530:	e02b      	b.n	800858a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b03      	cmp	r3, #3
 800853c:	d107      	bne.n	800854e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800853e:	f107 030d 	add.w	r3, r7, #13
 8008542:	2201      	movs	r2, #1
 8008544:	4619      	mov	r1, r3
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f001 fce8 	bl	8009f1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800854c:	e01d      	b.n	800858a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800854e:	6839      	ldr	r1, [r7, #0]
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f001 fc66 	bl	8009e22 <USBD_CtlError>
            ret = USBD_FAIL;
 8008556:	2303      	movs	r3, #3
 8008558:	75fb      	strb	r3, [r7, #23]
          break;
 800855a:	e016      	b.n	800858a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008562:	b2db      	uxtb	r3, r3
 8008564:	2b03      	cmp	r3, #3
 8008566:	d00f      	beq.n	8008588 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008568:	6839      	ldr	r1, [r7, #0]
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f001 fc59 	bl	8009e22 <USBD_CtlError>
            ret = USBD_FAIL;
 8008570:	2303      	movs	r3, #3
 8008572:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008574:	e008      	b.n	8008588 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008576:	6839      	ldr	r1, [r7, #0]
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f001 fc52 	bl	8009e22 <USBD_CtlError>
          ret = USBD_FAIL;
 800857e:	2303      	movs	r3, #3
 8008580:	75fb      	strb	r3, [r7, #23]
          break;
 8008582:	e002      	b.n	800858a <USBD_CDC_Setup+0x19e>
          break;
 8008584:	bf00      	nop
 8008586:	e008      	b.n	800859a <USBD_CDC_Setup+0x1ae>
          break;
 8008588:	bf00      	nop
      }
      break;
 800858a:	e006      	b.n	800859a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f001 fc47 	bl	8009e22 <USBD_CtlError>
      ret = USBD_FAIL;
 8008594:	2303      	movs	r3, #3
 8008596:	75fb      	strb	r3, [r7, #23]
      break;
 8008598:	bf00      	nop
  }

  return (uint8_t)ret;
 800859a:	7dfb      	ldrb	r3, [r7, #23]
}
 800859c:	4618      	mov	r0, r3
 800859e:	3718      	adds	r7, #24
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80085b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	32b0      	adds	r2, #176	@ 0xb0
 80085c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d101      	bne.n	80085ce <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80085ca:	2303      	movs	r3, #3
 80085cc:	e065      	b.n	800869a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	32b0      	adds	r2, #176	@ 0xb0
 80085d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085dc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80085de:	78fb      	ldrb	r3, [r7, #3]
 80085e0:	f003 020f 	and.w	r2, r3, #15
 80085e4:	6879      	ldr	r1, [r7, #4]
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	440b      	add	r3, r1
 80085f0:	3318      	adds	r3, #24
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d02f      	beq.n	8008658 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	f003 020f 	and.w	r2, r3, #15
 80085fe:	6879      	ldr	r1, [r7, #4]
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	440b      	add	r3, r1
 800860a:	3318      	adds	r3, #24
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	78fb      	ldrb	r3, [r7, #3]
 8008610:	f003 010f 	and.w	r1, r3, #15
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	460b      	mov	r3, r1
 8008618:	00db      	lsls	r3, r3, #3
 800861a:	440b      	add	r3, r1
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4403      	add	r3, r0
 8008620:	331c      	adds	r3, #28
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	fbb2 f1f3 	udiv	r1, r2, r3
 8008628:	fb01 f303 	mul.w	r3, r1, r3
 800862c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800862e:	2b00      	cmp	r3, #0
 8008630:	d112      	bne.n	8008658 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008632:	78fb      	ldrb	r3, [r7, #3]
 8008634:	f003 020f 	and.w	r2, r3, #15
 8008638:	6879      	ldr	r1, [r7, #4]
 800863a:	4613      	mov	r3, r2
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	4413      	add	r3, r2
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	440b      	add	r3, r1
 8008644:	3318      	adds	r3, #24
 8008646:	2200      	movs	r2, #0
 8008648:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800864a:	78f9      	ldrb	r1, [r7, #3]
 800864c:	2300      	movs	r3, #0
 800864e:	2200      	movs	r2, #0
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f002 f93e 	bl	800a8d2 <USBD_LL_Transmit>
 8008656:	e01f      	b.n	8008698 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	2200      	movs	r2, #0
 800865c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	33b0      	adds	r3, #176	@ 0xb0
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d010      	beq.n	8008698 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	33b0      	adds	r3, #176	@ 0xb0
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	4413      	add	r3, r2
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	68ba      	ldr	r2, [r7, #8]
 800868a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800868e:	68ba      	ldr	r2, [r7, #8]
 8008690:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008694:	78fa      	ldrb	r2, [r7, #3]
 8008696:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b084      	sub	sp, #16
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
 80086aa:	460b      	mov	r3, r1
 80086ac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	32b0      	adds	r2, #176	@ 0xb0
 80086b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086bc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	32b0      	adds	r2, #176	@ 0xb0
 80086c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80086d0:	2303      	movs	r3, #3
 80086d2:	e01a      	b.n	800870a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80086d4:	78fb      	ldrb	r3, [r7, #3]
 80086d6:	4619      	mov	r1, r3
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f002 f93c 	bl	800a956 <USBD_LL_GetRxDataSize>
 80086de:	4602      	mov	r2, r0
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	33b0      	adds	r3, #176	@ 0xb0
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	68fa      	ldr	r2, [r7, #12]
 80086fa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008704:	4611      	mov	r1, r2
 8008706:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3710      	adds	r7, #16
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b084      	sub	sp, #16
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	32b0      	adds	r2, #176	@ 0xb0
 8008724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008728:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d101      	bne.n	8008734 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008730:	2303      	movs	r3, #3
 8008732:	e024      	b.n	800877e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	33b0      	adds	r3, #176	@ 0xb0
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	4413      	add	r3, r2
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d019      	beq.n	800877c <USBD_CDC_EP0_RxReady+0x6a>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800874e:	2bff      	cmp	r3, #255	@ 0xff
 8008750:	d014      	beq.n	800877c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	33b0      	adds	r3, #176	@ 0xb0
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	4413      	add	r3, r2
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800876a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008772:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	22ff      	movs	r2, #255	@ 0xff
 8008778:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
	...

08008788 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b086      	sub	sp, #24
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008790:	2182      	movs	r1, #130	@ 0x82
 8008792:	4818      	ldr	r0, [pc, #96]	@ (80087f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008794:	f000 fd0f 	bl	80091b6 <USBD_GetEpDesc>
 8008798:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800879a:	2101      	movs	r1, #1
 800879c:	4815      	ldr	r0, [pc, #84]	@ (80087f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800879e:	f000 fd0a 	bl	80091b6 <USBD_GetEpDesc>
 80087a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80087a4:	2181      	movs	r1, #129	@ 0x81
 80087a6:	4813      	ldr	r0, [pc, #76]	@ (80087f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087a8:	f000 fd05 	bl	80091b6 <USBD_GetEpDesc>
 80087ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d002      	beq.n	80087ba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	2210      	movs	r2, #16
 80087b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d006      	beq.n	80087ce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	2200      	movs	r2, #0
 80087c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087c8:	711a      	strb	r2, [r3, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d006      	beq.n	80087e2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087dc:	711a      	strb	r2, [r3, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2243      	movs	r2, #67	@ 0x43
 80087e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80087e8:	4b02      	ldr	r3, [pc, #8]	@ (80087f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3718      	adds	r7, #24
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	20000060 	.word	0x20000060

080087f8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b086      	sub	sp, #24
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008800:	2182      	movs	r1, #130	@ 0x82
 8008802:	4818      	ldr	r0, [pc, #96]	@ (8008864 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008804:	f000 fcd7 	bl	80091b6 <USBD_GetEpDesc>
 8008808:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800880a:	2101      	movs	r1, #1
 800880c:	4815      	ldr	r0, [pc, #84]	@ (8008864 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800880e:	f000 fcd2 	bl	80091b6 <USBD_GetEpDesc>
 8008812:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008814:	2181      	movs	r1, #129	@ 0x81
 8008816:	4813      	ldr	r0, [pc, #76]	@ (8008864 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008818:	f000 fccd 	bl	80091b6 <USBD_GetEpDesc>
 800881c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	2210      	movs	r2, #16
 8008828:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d006      	beq.n	800883e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	2200      	movs	r2, #0
 8008834:	711a      	strb	r2, [r3, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	f042 0202 	orr.w	r2, r2, #2
 800883c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d006      	beq.n	8008852 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	711a      	strb	r2, [r3, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f042 0202 	orr.w	r2, r2, #2
 8008850:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2243      	movs	r2, #67	@ 0x43
 8008856:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008858:	4b02      	ldr	r3, [pc, #8]	@ (8008864 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800885a:	4618      	mov	r0, r3
 800885c:	3718      	adds	r7, #24
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}
 8008862:	bf00      	nop
 8008864:	20000060 	.word	0x20000060

08008868 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b086      	sub	sp, #24
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008870:	2182      	movs	r1, #130	@ 0x82
 8008872:	4818      	ldr	r0, [pc, #96]	@ (80088d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008874:	f000 fc9f 	bl	80091b6 <USBD_GetEpDesc>
 8008878:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800887a:	2101      	movs	r1, #1
 800887c:	4815      	ldr	r0, [pc, #84]	@ (80088d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800887e:	f000 fc9a 	bl	80091b6 <USBD_GetEpDesc>
 8008882:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008884:	2181      	movs	r1, #129	@ 0x81
 8008886:	4813      	ldr	r0, [pc, #76]	@ (80088d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008888:	f000 fc95 	bl	80091b6 <USBD_GetEpDesc>
 800888c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	2210      	movs	r2, #16
 8008898:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d006      	beq.n	80088ae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088a8:	711a      	strb	r2, [r3, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d006      	beq.n	80088c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088bc:	711a      	strb	r2, [r3, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2243      	movs	r2, #67	@ 0x43
 80088c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088c8:	4b02      	ldr	r3, [pc, #8]	@ (80088d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	20000060 	.word	0x20000060

080088d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	220a      	movs	r2, #10
 80088e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80088e6:	4b03      	ldr	r3, [pc, #12]	@ (80088f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	370c      	adds	r7, #12
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr
 80088f4:	2000001c 	.word	0x2000001c

080088f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d101      	bne.n	800890c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008908:	2303      	movs	r3, #3
 800890a:	e009      	b.n	8008920 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	33b0      	adds	r3, #176	@ 0xb0
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	683a      	ldr	r2, [r7, #0]
 800891c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800891e:	2300      	movs	r3, #0
}
 8008920:	4618      	mov	r0, r3
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800892c:	b480      	push	{r7}
 800892e:	b087      	sub	sp, #28
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	32b0      	adds	r2, #176	@ 0xb0
 8008942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008946:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d101      	bne.n	8008952 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800894e:	2303      	movs	r3, #3
 8008950:	e008      	b.n	8008964 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	68ba      	ldr	r2, [r7, #8]
 8008956:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008962:	2300      	movs	r3, #0
}
 8008964:	4618      	mov	r0, r3
 8008966:	371c      	adds	r7, #28
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008970:	b480      	push	{r7}
 8008972:	b085      	sub	sp, #20
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	32b0      	adds	r2, #176	@ 0xb0
 8008984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008988:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008990:	2303      	movs	r3, #3
 8008992:	e004      	b.n	800899e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	683a      	ldr	r2, [r7, #0]
 8008998:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800899c:	2300      	movs	r3, #0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3714      	adds	r7, #20
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr
	...

080089ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	32b0      	adds	r2, #176	@ 0xb0
 80089be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	32b0      	adds	r2, #176	@ 0xb0
 80089ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d101      	bne.n	80089da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80089d6:	2303      	movs	r3, #3
 80089d8:	e018      	b.n	8008a0c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	7c1b      	ldrb	r3, [r3, #16]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d10a      	bne.n	80089f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80089e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008a14 <USBD_CDC_ReceivePacket+0x68>)
 80089e4:	7819      	ldrb	r1, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80089ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f001 ff8f 	bl	800a914 <USBD_LL_PrepareReceive>
 80089f6:	e008      	b.n	8008a0a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80089f8:	4b06      	ldr	r3, [pc, #24]	@ (8008a14 <USBD_CDC_ReceivePacket+0x68>)
 80089fa:	7819      	ldrb	r1, [r3, #0]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008a02:	2340      	movs	r3, #64	@ 0x40
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f001 ff85 	bl	800a914 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3710      	adds	r7, #16
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	200000a4 	.word	0x200000a4

08008a18 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	4613      	mov	r3, r2
 8008a24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d101      	bne.n	8008a30 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e01f      	b.n	8008a70 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d003      	beq.n	8008a56 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	68ba      	ldr	r2, [r7, #8]
 8008a52:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	79fa      	ldrb	r2, [r7, #7]
 8008a62:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f001 fdff 	bl	800a668 <USBD_LL_Init>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3718      	adds	r7, #24
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b084      	sub	sp, #16
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008a82:	2300      	movs	r3, #0
 8008a84:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d101      	bne.n	8008a90 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008a8c:	2303      	movs	r3, #3
 8008a8e:	e025      	b.n	8008adc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	683a      	ldr	r2, [r7, #0]
 8008a94:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	32ae      	adds	r2, #174	@ 0xae
 8008aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00f      	beq.n	8008acc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	32ae      	adds	r2, #174	@ 0xae
 8008ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008abc:	f107 020e 	add.w	r2, r7, #14
 8008ac0:	4610      	mov	r0, r2
 8008ac2:	4798      	blx	r3
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008ad2:	1c5a      	adds	r2, r3, #1
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b082      	sub	sp, #8
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f001 fe07 	bl	800a700 <USBD_LL_Start>
 8008af2:	4603      	mov	r3, r0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008b04:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	370c      	adds	r7, #12
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr

08008b12 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b12:	b580      	push	{r7, lr}
 8008b14:	b084      	sub	sp, #16
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d009      	beq.n	8008b40 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	78fa      	ldrb	r2, [r7, #3]
 8008b36:	4611      	mov	r1, r2
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	4798      	blx	r3
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3710      	adds	r7, #16
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b084      	sub	sp, #16
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
 8008b52:	460b      	mov	r3, r1
 8008b54:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b56:	2300      	movs	r3, #0
 8008b58:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	78fa      	ldrb	r2, [r7, #3]
 8008b64:	4611      	mov	r1, r2
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	4798      	blx	r3
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d001      	beq.n	8008b74 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008b70:	2303      	movs	r3, #3
 8008b72:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b084      	sub	sp, #16
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	4618      	mov	r0, r3
 8008b92:	f001 f90c 	bl	8009dae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008bb2:	f003 031f 	and.w	r3, r3, #31
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	d01a      	beq.n	8008bf0 <USBD_LL_SetupStage+0x72>
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d822      	bhi.n	8008c04 <USBD_LL_SetupStage+0x86>
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d002      	beq.n	8008bc8 <USBD_LL_SetupStage+0x4a>
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d00a      	beq.n	8008bdc <USBD_LL_SetupStage+0x5e>
 8008bc6:	e01d      	b.n	8008c04 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 fb63 	bl	800929c <USBD_StdDevReq>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	73fb      	strb	r3, [r7, #15]
      break;
 8008bda:	e020      	b.n	8008c1e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008be2:	4619      	mov	r1, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 fbcb 	bl	8009380 <USBD_StdItfReq>
 8008bea:	4603      	mov	r3, r0
 8008bec:	73fb      	strb	r3, [r7, #15]
      break;
 8008bee:	e016      	b.n	8008c1e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 fc2d 	bl	8009458 <USBD_StdEPReq>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	73fb      	strb	r3, [r7, #15]
      break;
 8008c02:	e00c      	b.n	8008c1e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c0a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	4619      	mov	r1, r3
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f001 fdd4 	bl	800a7c0 <USBD_LL_StallEP>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8008c1c:	bf00      	nop
  }

  return ret;
 8008c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b086      	sub	sp, #24
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	460b      	mov	r3, r1
 8008c32:	607a      	str	r2, [r7, #4]
 8008c34:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008c36:	2300      	movs	r3, #0
 8008c38:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008c3a:	7afb      	ldrb	r3, [r7, #11]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d16e      	bne.n	8008d1e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008c46:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008c4e:	2b03      	cmp	r3, #3
 8008c50:	f040 8098 	bne.w	8008d84 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	689a      	ldr	r2, [r3, #8]
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d913      	bls.n	8008c88 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	689a      	ldr	r2, [r3, #8]
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	1ad2      	subs	r2, r2, r3
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	68da      	ldr	r2, [r3, #12]
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	4293      	cmp	r3, r2
 8008c78:	bf28      	it	cs
 8008c7a:	4613      	movcs	r3, r2
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	6879      	ldr	r1, [r7, #4]
 8008c80:	68f8      	ldr	r0, [r7, #12]
 8008c82:	f001 f994 	bl	8009fae <USBD_CtlContinueRx>
 8008c86:	e07d      	b.n	8008d84 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c8e:	f003 031f 	and.w	r3, r3, #31
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d014      	beq.n	8008cc0 <USBD_LL_DataOutStage+0x98>
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	d81d      	bhi.n	8008cd6 <USBD_LL_DataOutStage+0xae>
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d002      	beq.n	8008ca4 <USBD_LL_DataOutStage+0x7c>
 8008c9e:	2b01      	cmp	r3, #1
 8008ca0:	d003      	beq.n	8008caa <USBD_LL_DataOutStage+0x82>
 8008ca2:	e018      	b.n	8008cd6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	75bb      	strb	r3, [r7, #22]
            break;
 8008ca8:	e018      	b.n	8008cdc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	68f8      	ldr	r0, [r7, #12]
 8008cb6:	f000 fa64 	bl	8009182 <USBD_CoreFindIF>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	75bb      	strb	r3, [r7, #22]
            break;
 8008cbe:	e00d      	b.n	8008cdc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	4619      	mov	r1, r3
 8008cca:	68f8      	ldr	r0, [r7, #12]
 8008ccc:	f000 fa66 	bl	800919c <USBD_CoreFindEP>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	75bb      	strb	r3, [r7, #22]
            break;
 8008cd4:	e002      	b.n	8008cdc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	75bb      	strb	r3, [r7, #22]
            break;
 8008cda:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008cdc:	7dbb      	ldrb	r3, [r7, #22]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d119      	bne.n	8008d16 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ce8:	b2db      	uxtb	r3, r3
 8008cea:	2b03      	cmp	r3, #3
 8008cec:	d113      	bne.n	8008d16 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008cee:	7dba      	ldrb	r2, [r7, #22]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	32ae      	adds	r2, #174	@ 0xae
 8008cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00b      	beq.n	8008d16 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008cfe:	7dba      	ldrb	r2, [r7, #22]
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008d06:	7dba      	ldrb	r2, [r7, #22]
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	32ae      	adds	r2, #174	@ 0xae
 8008d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d10:	691b      	ldr	r3, [r3, #16]
 8008d12:	68f8      	ldr	r0, [r7, #12]
 8008d14:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008d16:	68f8      	ldr	r0, [r7, #12]
 8008d18:	f001 f95a 	bl	8009fd0 <USBD_CtlSendStatus>
 8008d1c:	e032      	b.n	8008d84 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008d1e:	7afb      	ldrb	r3, [r7, #11]
 8008d20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	4619      	mov	r1, r3
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 fa37 	bl	800919c <USBD_CoreFindEP>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d32:	7dbb      	ldrb	r3, [r7, #22]
 8008d34:	2bff      	cmp	r3, #255	@ 0xff
 8008d36:	d025      	beq.n	8008d84 <USBD_LL_DataOutStage+0x15c>
 8008d38:	7dbb      	ldrb	r3, [r7, #22]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d122      	bne.n	8008d84 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	2b03      	cmp	r3, #3
 8008d48:	d117      	bne.n	8008d7a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008d4a:	7dba      	ldrb	r2, [r7, #22]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	32ae      	adds	r2, #174	@ 0xae
 8008d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d00f      	beq.n	8008d7a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008d5a:	7dba      	ldrb	r2, [r7, #22]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008d62:	7dba      	ldrb	r2, [r7, #22]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	32ae      	adds	r2, #174	@ 0xae
 8008d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	7afa      	ldrb	r2, [r7, #11]
 8008d70:	4611      	mov	r1, r2
 8008d72:	68f8      	ldr	r0, [r7, #12]
 8008d74:	4798      	blx	r3
 8008d76:	4603      	mov	r3, r0
 8008d78:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008d7a:	7dfb      	ldrb	r3, [r7, #23]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d001      	beq.n	8008d84 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008d80:	7dfb      	ldrb	r3, [r7, #23]
 8008d82:	e000      	b.n	8008d86 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3718      	adds	r7, #24
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b086      	sub	sp, #24
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	60f8      	str	r0, [r7, #12]
 8008d96:	460b      	mov	r3, r1
 8008d98:	607a      	str	r2, [r7, #4]
 8008d9a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008d9c:	7afb      	ldrb	r3, [r7, #11]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d16f      	bne.n	8008e82 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	3314      	adds	r3, #20
 8008da6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008dae:	2b02      	cmp	r3, #2
 8008db0:	d15a      	bne.n	8008e68 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	689a      	ldr	r2, [r3, #8]
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d914      	bls.n	8008de8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	689a      	ldr	r2, [r3, #8]
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	1ad2      	subs	r2, r2, r3
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	6879      	ldr	r1, [r7, #4]
 8008dd4:	68f8      	ldr	r0, [r7, #12]
 8008dd6:	f001 f8bc 	bl	8009f52 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008dda:	2300      	movs	r3, #0
 8008ddc:	2200      	movs	r2, #0
 8008dde:	2100      	movs	r1, #0
 8008de0:	68f8      	ldr	r0, [r7, #12]
 8008de2:	f001 fd97 	bl	800a914 <USBD_LL_PrepareReceive>
 8008de6:	e03f      	b.n	8008e68 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	68da      	ldr	r2, [r3, #12]
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d11c      	bne.n	8008e2e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d316      	bcc.n	8008e2e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	685a      	ldr	r2, [r3, #4]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d20f      	bcs.n	8008e2e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e0e:	2200      	movs	r2, #0
 8008e10:	2100      	movs	r1, #0
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f001 f89d 	bl	8009f52 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e20:	2300      	movs	r3, #0
 8008e22:	2200      	movs	r2, #0
 8008e24:	2100      	movs	r1, #0
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f001 fd74 	bl	800a914 <USBD_LL_PrepareReceive>
 8008e2c:	e01c      	b.n	8008e68 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	2b03      	cmp	r3, #3
 8008e38:	d10f      	bne.n	8008e5a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d009      	beq.n	8008e5a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	68f8      	ldr	r0, [r7, #12]
 8008e58:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e5a:	2180      	movs	r1, #128	@ 0x80
 8008e5c:	68f8      	ldr	r0, [r7, #12]
 8008e5e:	f001 fcaf 	bl	800a7c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008e62:	68f8      	ldr	r0, [r7, #12]
 8008e64:	f001 f8c7 	bl	8009ff6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d03a      	beq.n	8008ee8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008e72:	68f8      	ldr	r0, [r7, #12]
 8008e74:	f7ff fe42 	bl	8008afc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008e80:	e032      	b.n	8008ee8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008e82:	7afb      	ldrb	r3, [r7, #11]
 8008e84:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	68f8      	ldr	r0, [r7, #12]
 8008e8e:	f000 f985 	bl	800919c <USBD_CoreFindEP>
 8008e92:	4603      	mov	r3, r0
 8008e94:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e96:	7dfb      	ldrb	r3, [r7, #23]
 8008e98:	2bff      	cmp	r3, #255	@ 0xff
 8008e9a:	d025      	beq.n	8008ee8 <USBD_LL_DataInStage+0x15a>
 8008e9c:	7dfb      	ldrb	r3, [r7, #23]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d122      	bne.n	8008ee8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b03      	cmp	r3, #3
 8008eac:	d11c      	bne.n	8008ee8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008eae:	7dfa      	ldrb	r2, [r7, #23]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	32ae      	adds	r2, #174	@ 0xae
 8008eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d014      	beq.n	8008ee8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008ebe:	7dfa      	ldrb	r2, [r7, #23]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008ec6:	7dfa      	ldrb	r2, [r7, #23]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	32ae      	adds	r2, #174	@ 0xae
 8008ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	7afa      	ldrb	r2, [r7, #11]
 8008ed4:	4611      	mov	r1, r2
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	4798      	blx	r3
 8008eda:	4603      	mov	r3, r0
 8008edc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008ede:	7dbb      	ldrb	r3, [r7, #22]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d001      	beq.n	8008ee8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008ee4:	7dbb      	ldrb	r3, [r7, #22]
 8008ee6:	e000      	b.n	8008eea <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3718      	adds	r7, #24
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008efa:	2300      	movs	r3, #0
 8008efc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d014      	beq.n	8008f58 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d00e      	beq.n	8008f58 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	6852      	ldr	r2, [r2, #4]
 8008f46:	b2d2      	uxtb	r2, r2
 8008f48:	4611      	mov	r1, r2
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	4798      	blx	r3
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d001      	beq.n	8008f58 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008f54:	2303      	movs	r3, #3
 8008f56:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f58:	2340      	movs	r3, #64	@ 0x40
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f001 fbe9 	bl	800a736 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2240      	movs	r2, #64	@ 0x40
 8008f70:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f74:	2340      	movs	r3, #64	@ 0x40
 8008f76:	2200      	movs	r2, #0
 8008f78:	2180      	movs	r1, #128	@ 0x80
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f001 fbdb 	bl	800a736 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2240      	movs	r2, #64	@ 0x40
 8008f8a:	621a      	str	r2, [r3, #32]

  return ret;
 8008f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008f96:	b480      	push	{r7}
 8008f98:	b083      	sub	sp, #12
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	78fa      	ldrb	r2, [r7, #3]
 8008fa6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	370c      	adds	r7, #12
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b083      	sub	sp, #12
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	d006      	beq.n	8008fd8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fd0:	b2da      	uxtb	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2204      	movs	r2, #4
 8008fdc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	370c      	adds	r7, #12
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr

08008fee <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008fee:	b480      	push	{r7}
 8008ff0:	b083      	sub	sp, #12
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b04      	cmp	r3, #4
 8009000:	d106      	bne.n	8009010 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009008:	b2da      	uxtb	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009010:	2300      	movs	r3, #0
}
 8009012:	4618      	mov	r0, r3
 8009014:	370c      	adds	r7, #12
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b082      	sub	sp, #8
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b03      	cmp	r3, #3
 8009030:	d110      	bne.n	8009054 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009038:	2b00      	cmp	r3, #0
 800903a:	d00b      	beq.n	8009054 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009042:	69db      	ldr	r3, [r3, #28]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d005      	beq.n	8009054 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800904e:	69db      	ldr	r3, [r3, #28]
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b082      	sub	sp, #8
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	460b      	mov	r3, r1
 8009068:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	32ae      	adds	r2, #174	@ 0xae
 8009074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d101      	bne.n	8009080 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800907c:	2303      	movs	r3, #3
 800907e:	e01c      	b.n	80090ba <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009086:	b2db      	uxtb	r3, r3
 8009088:	2b03      	cmp	r3, #3
 800908a:	d115      	bne.n	80090b8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	32ae      	adds	r2, #174	@ 0xae
 8009096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800909a:	6a1b      	ldr	r3, [r3, #32]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00b      	beq.n	80090b8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	32ae      	adds	r2, #174	@ 0xae
 80090aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ae:	6a1b      	ldr	r3, [r3, #32]
 80090b0:	78fa      	ldrb	r2, [r7, #3]
 80090b2:	4611      	mov	r1, r2
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
 80090ca:	460b      	mov	r3, r1
 80090cc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	32ae      	adds	r2, #174	@ 0xae
 80090d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80090e0:	2303      	movs	r3, #3
 80090e2:	e01c      	b.n	800911e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	2b03      	cmp	r3, #3
 80090ee:	d115      	bne.n	800911c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	32ae      	adds	r2, #174	@ 0xae
 80090fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00b      	beq.n	800911c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	32ae      	adds	r2, #174	@ 0xae
 800910e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009114:	78fa      	ldrb	r2, [r7, #3]
 8009116:	4611      	mov	r1, r2
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009126:	b480      	push	{r7}
 8009128:	b083      	sub	sp, #12
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800912e:	2300      	movs	r3, #0
}
 8009130:	4618      	mov	r0, r3
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009144:	2300      	movs	r3, #0
 8009146:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2201      	movs	r2, #1
 800914c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009156:	2b00      	cmp	r3, #0
 8009158:	d00e      	beq.n	8009178 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	6852      	ldr	r2, [r2, #4]
 8009166:	b2d2      	uxtb	r2, r2
 8009168:	4611      	mov	r1, r2
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	4798      	blx	r3
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d001      	beq.n	8009178 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009174:	2303      	movs	r3, #3
 8009176:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009178:	7bfb      	ldrb	r3, [r7, #15]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009182:	b480      	push	{r7}
 8009184:	b083      	sub	sp, #12
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
 800918a:	460b      	mov	r3, r1
 800918c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800918e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009190:	4618      	mov	r0, r3
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	460b      	mov	r3, r1
 80091a6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80091a8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	370c      	adds	r7, #12
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr

080091b6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b086      	sub	sp, #24
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
 80091be:	460b      	mov	r3, r1
 80091c0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80091ca:	2300      	movs	r3, #0
 80091cc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	885b      	ldrh	r3, [r3, #2]
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	68fa      	ldr	r2, [r7, #12]
 80091d6:	7812      	ldrb	r2, [r2, #0]
 80091d8:	4293      	cmp	r3, r2
 80091da:	d91f      	bls.n	800921c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80091e2:	e013      	b.n	800920c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80091e4:	f107 030a 	add.w	r3, r7, #10
 80091e8:	4619      	mov	r1, r3
 80091ea:	6978      	ldr	r0, [r7, #20]
 80091ec:	f000 f81b 	bl	8009226 <USBD_GetNextDesc>
 80091f0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	785b      	ldrb	r3, [r3, #1]
 80091f6:	2b05      	cmp	r3, #5
 80091f8:	d108      	bne.n	800920c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	789b      	ldrb	r3, [r3, #2]
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	429a      	cmp	r2, r3
 8009206:	d008      	beq.n	800921a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009208:	2300      	movs	r3, #0
 800920a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	885b      	ldrh	r3, [r3, #2]
 8009210:	b29a      	uxth	r2, r3
 8009212:	897b      	ldrh	r3, [r7, #10]
 8009214:	429a      	cmp	r2, r3
 8009216:	d8e5      	bhi.n	80091e4 <USBD_GetEpDesc+0x2e>
 8009218:	e000      	b.n	800921c <USBD_GetEpDesc+0x66>
          break;
 800921a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800921c:	693b      	ldr	r3, [r7, #16]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3718      	adds	r7, #24
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009226:	b480      	push	{r7}
 8009228:	b085      	sub	sp, #20
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	881b      	ldrh	r3, [r3, #0]
 8009238:	68fa      	ldr	r2, [r7, #12]
 800923a:	7812      	ldrb	r2, [r2, #0]
 800923c:	4413      	add	r3, r2
 800923e:	b29a      	uxth	r2, r3
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	461a      	mov	r2, r3
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4413      	add	r3, r2
 800924e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009250:	68fb      	ldr	r3, [r7, #12]
}
 8009252:	4618      	mov	r0, r3
 8009254:	3714      	adds	r7, #20
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800925e:	b480      	push	{r7}
 8009260:	b087      	sub	sp, #28
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	3301      	adds	r3, #1
 8009274:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800927c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009280:	021b      	lsls	r3, r3, #8
 8009282:	b21a      	sxth	r2, r3
 8009284:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009288:	4313      	orrs	r3, r2
 800928a:	b21b      	sxth	r3, r3
 800928c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800928e:	89fb      	ldrh	r3, [r7, #14]
}
 8009290:	4618      	mov	r0, r3
 8009292:	371c      	adds	r7, #28
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092a6:	2300      	movs	r3, #0
 80092a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092b2:	2b40      	cmp	r3, #64	@ 0x40
 80092b4:	d005      	beq.n	80092c2 <USBD_StdDevReq+0x26>
 80092b6:	2b40      	cmp	r3, #64	@ 0x40
 80092b8:	d857      	bhi.n	800936a <USBD_StdDevReq+0xce>
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00f      	beq.n	80092de <USBD_StdDevReq+0x42>
 80092be:	2b20      	cmp	r3, #32
 80092c0:	d153      	bne.n	800936a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	32ae      	adds	r2, #174	@ 0xae
 80092cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	6839      	ldr	r1, [r7, #0]
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	4798      	blx	r3
 80092d8:	4603      	mov	r3, r0
 80092da:	73fb      	strb	r3, [r7, #15]
      break;
 80092dc:	e04a      	b.n	8009374 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	785b      	ldrb	r3, [r3, #1]
 80092e2:	2b09      	cmp	r3, #9
 80092e4:	d83b      	bhi.n	800935e <USBD_StdDevReq+0xc2>
 80092e6:	a201      	add	r2, pc, #4	@ (adr r2, 80092ec <USBD_StdDevReq+0x50>)
 80092e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092ec:	08009341 	.word	0x08009341
 80092f0:	08009355 	.word	0x08009355
 80092f4:	0800935f 	.word	0x0800935f
 80092f8:	0800934b 	.word	0x0800934b
 80092fc:	0800935f 	.word	0x0800935f
 8009300:	0800931f 	.word	0x0800931f
 8009304:	08009315 	.word	0x08009315
 8009308:	0800935f 	.word	0x0800935f
 800930c:	08009337 	.word	0x08009337
 8009310:	08009329 	.word	0x08009329
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009314:	6839      	ldr	r1, [r7, #0]
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 fa3c 	bl	8009794 <USBD_GetDescriptor>
          break;
 800931c:	e024      	b.n	8009368 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800931e:	6839      	ldr	r1, [r7, #0]
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fba1 	bl	8009a68 <USBD_SetAddress>
          break;
 8009326:	e01f      	b.n	8009368 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fbe0 	bl	8009af0 <USBD_SetConfig>
 8009330:	4603      	mov	r3, r0
 8009332:	73fb      	strb	r3, [r7, #15]
          break;
 8009334:	e018      	b.n	8009368 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009336:	6839      	ldr	r1, [r7, #0]
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 fc83 	bl	8009c44 <USBD_GetConfig>
          break;
 800933e:	e013      	b.n	8009368 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009340:	6839      	ldr	r1, [r7, #0]
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fcb4 	bl	8009cb0 <USBD_GetStatus>
          break;
 8009348:	e00e      	b.n	8009368 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800934a:	6839      	ldr	r1, [r7, #0]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f000 fce3 	bl	8009d18 <USBD_SetFeature>
          break;
 8009352:	e009      	b.n	8009368 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009354:	6839      	ldr	r1, [r7, #0]
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 fd07 	bl	8009d6a <USBD_ClrFeature>
          break;
 800935c:	e004      	b.n	8009368 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800935e:	6839      	ldr	r1, [r7, #0]
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fd5e 	bl	8009e22 <USBD_CtlError>
          break;
 8009366:	bf00      	nop
      }
      break;
 8009368:	e004      	b.n	8009374 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800936a:	6839      	ldr	r1, [r7, #0]
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f000 fd58 	bl	8009e22 <USBD_CtlError>
      break;
 8009372:	bf00      	nop
  }

  return ret;
 8009374:	7bfb      	ldrb	r3, [r7, #15]
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop

08009380 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800938a:	2300      	movs	r3, #0
 800938c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009396:	2b40      	cmp	r3, #64	@ 0x40
 8009398:	d005      	beq.n	80093a6 <USBD_StdItfReq+0x26>
 800939a:	2b40      	cmp	r3, #64	@ 0x40
 800939c:	d852      	bhi.n	8009444 <USBD_StdItfReq+0xc4>
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <USBD_StdItfReq+0x26>
 80093a2:	2b20      	cmp	r3, #32
 80093a4:	d14e      	bne.n	8009444 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	3b01      	subs	r3, #1
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d840      	bhi.n	8009436 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	889b      	ldrh	r3, [r3, #4]
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d836      	bhi.n	800942c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	889b      	ldrh	r3, [r3, #4]
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	4619      	mov	r1, r3
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f7ff fedb 	bl	8009182 <USBD_CoreFindIF>
 80093cc:	4603      	mov	r3, r0
 80093ce:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093d0:	7bbb      	ldrb	r3, [r7, #14]
 80093d2:	2bff      	cmp	r3, #255	@ 0xff
 80093d4:	d01d      	beq.n	8009412 <USBD_StdItfReq+0x92>
 80093d6:	7bbb      	ldrb	r3, [r7, #14]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d11a      	bne.n	8009412 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80093dc:	7bba      	ldrb	r2, [r7, #14]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	32ae      	adds	r2, #174	@ 0xae
 80093e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00f      	beq.n	800940c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80093ec:	7bba      	ldrb	r2, [r7, #14]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80093f4:	7bba      	ldrb	r2, [r7, #14]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	32ae      	adds	r2, #174	@ 0xae
 80093fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	6839      	ldr	r1, [r7, #0]
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	4798      	blx	r3
 8009406:	4603      	mov	r3, r0
 8009408:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800940a:	e004      	b.n	8009416 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800940c:	2303      	movs	r3, #3
 800940e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009410:	e001      	b.n	8009416 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009412:	2303      	movs	r3, #3
 8009414:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	88db      	ldrh	r3, [r3, #6]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d110      	bne.n	8009440 <USBD_StdItfReq+0xc0>
 800941e:	7bfb      	ldrb	r3, [r7, #15]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d10d      	bne.n	8009440 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 fdd3 	bl	8009fd0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800942a:	e009      	b.n	8009440 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800942c:	6839      	ldr	r1, [r7, #0]
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 fcf7 	bl	8009e22 <USBD_CtlError>
          break;
 8009434:	e004      	b.n	8009440 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009436:	6839      	ldr	r1, [r7, #0]
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fcf2 	bl	8009e22 <USBD_CtlError>
          break;
 800943e:	e000      	b.n	8009442 <USBD_StdItfReq+0xc2>
          break;
 8009440:	bf00      	nop
      }
      break;
 8009442:	e004      	b.n	800944e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009444:	6839      	ldr	r1, [r7, #0]
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fceb 	bl	8009e22 <USBD_CtlError>
      break;
 800944c:	bf00      	nop
  }

  return ret;
 800944e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009462:	2300      	movs	r3, #0
 8009464:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	889b      	ldrh	r3, [r3, #4]
 800946a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009474:	2b40      	cmp	r3, #64	@ 0x40
 8009476:	d007      	beq.n	8009488 <USBD_StdEPReq+0x30>
 8009478:	2b40      	cmp	r3, #64	@ 0x40
 800947a:	f200 817f 	bhi.w	800977c <USBD_StdEPReq+0x324>
 800947e:	2b00      	cmp	r3, #0
 8009480:	d02a      	beq.n	80094d8 <USBD_StdEPReq+0x80>
 8009482:	2b20      	cmp	r3, #32
 8009484:	f040 817a 	bne.w	800977c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009488:	7bbb      	ldrb	r3, [r7, #14]
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f7ff fe85 	bl	800919c <USBD_CoreFindEP>
 8009492:	4603      	mov	r3, r0
 8009494:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009496:	7b7b      	ldrb	r3, [r7, #13]
 8009498:	2bff      	cmp	r3, #255	@ 0xff
 800949a:	f000 8174 	beq.w	8009786 <USBD_StdEPReq+0x32e>
 800949e:	7b7b      	ldrb	r3, [r7, #13]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f040 8170 	bne.w	8009786 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80094a6:	7b7a      	ldrb	r2, [r7, #13]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80094ae:	7b7a      	ldrb	r2, [r7, #13]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	32ae      	adds	r2, #174	@ 0xae
 80094b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f000 8163 	beq.w	8009786 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80094c0:	7b7a      	ldrb	r2, [r7, #13]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	32ae      	adds	r2, #174	@ 0xae
 80094c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	4798      	blx	r3
 80094d2:	4603      	mov	r3, r0
 80094d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80094d6:	e156      	b.n	8009786 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	785b      	ldrb	r3, [r3, #1]
 80094dc:	2b03      	cmp	r3, #3
 80094de:	d008      	beq.n	80094f2 <USBD_StdEPReq+0x9a>
 80094e0:	2b03      	cmp	r3, #3
 80094e2:	f300 8145 	bgt.w	8009770 <USBD_StdEPReq+0x318>
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 809b 	beq.w	8009622 <USBD_StdEPReq+0x1ca>
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d03c      	beq.n	800956a <USBD_StdEPReq+0x112>
 80094f0:	e13e      	b.n	8009770 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	2b02      	cmp	r3, #2
 80094fc:	d002      	beq.n	8009504 <USBD_StdEPReq+0xac>
 80094fe:	2b03      	cmp	r3, #3
 8009500:	d016      	beq.n	8009530 <USBD_StdEPReq+0xd8>
 8009502:	e02c      	b.n	800955e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009504:	7bbb      	ldrb	r3, [r7, #14]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00d      	beq.n	8009526 <USBD_StdEPReq+0xce>
 800950a:	7bbb      	ldrb	r3, [r7, #14]
 800950c:	2b80      	cmp	r3, #128	@ 0x80
 800950e:	d00a      	beq.n	8009526 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009510:	7bbb      	ldrb	r3, [r7, #14]
 8009512:	4619      	mov	r1, r3
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f001 f953 	bl	800a7c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800951a:	2180      	movs	r1, #128	@ 0x80
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f001 f94f 	bl	800a7c0 <USBD_LL_StallEP>
 8009522:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009524:	e020      	b.n	8009568 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009526:	6839      	ldr	r1, [r7, #0]
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 fc7a 	bl	8009e22 <USBD_CtlError>
              break;
 800952e:	e01b      	b.n	8009568 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	885b      	ldrh	r3, [r3, #2]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d10e      	bne.n	8009556 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009538:	7bbb      	ldrb	r3, [r7, #14]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00b      	beq.n	8009556 <USBD_StdEPReq+0xfe>
 800953e:	7bbb      	ldrb	r3, [r7, #14]
 8009540:	2b80      	cmp	r3, #128	@ 0x80
 8009542:	d008      	beq.n	8009556 <USBD_StdEPReq+0xfe>
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	88db      	ldrh	r3, [r3, #6]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d104      	bne.n	8009556 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800954c:	7bbb      	ldrb	r3, [r7, #14]
 800954e:	4619      	mov	r1, r3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f001 f935 	bl	800a7c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 fd3a 	bl	8009fd0 <USBD_CtlSendStatus>

              break;
 800955c:	e004      	b.n	8009568 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800955e:	6839      	ldr	r1, [r7, #0]
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f000 fc5e 	bl	8009e22 <USBD_CtlError>
              break;
 8009566:	bf00      	nop
          }
          break;
 8009568:	e107      	b.n	800977a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009570:	b2db      	uxtb	r3, r3
 8009572:	2b02      	cmp	r3, #2
 8009574:	d002      	beq.n	800957c <USBD_StdEPReq+0x124>
 8009576:	2b03      	cmp	r3, #3
 8009578:	d016      	beq.n	80095a8 <USBD_StdEPReq+0x150>
 800957a:	e04b      	b.n	8009614 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800957c:	7bbb      	ldrb	r3, [r7, #14]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d00d      	beq.n	800959e <USBD_StdEPReq+0x146>
 8009582:	7bbb      	ldrb	r3, [r7, #14]
 8009584:	2b80      	cmp	r3, #128	@ 0x80
 8009586:	d00a      	beq.n	800959e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009588:	7bbb      	ldrb	r3, [r7, #14]
 800958a:	4619      	mov	r1, r3
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f001 f917 	bl	800a7c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009592:	2180      	movs	r1, #128	@ 0x80
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f001 f913 	bl	800a7c0 <USBD_LL_StallEP>
 800959a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800959c:	e040      	b.n	8009620 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800959e:	6839      	ldr	r1, [r7, #0]
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 fc3e 	bl	8009e22 <USBD_CtlError>
              break;
 80095a6:	e03b      	b.n	8009620 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	885b      	ldrh	r3, [r3, #2]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d136      	bne.n	800961e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80095b0:	7bbb      	ldrb	r3, [r7, #14]
 80095b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d004      	beq.n	80095c4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80095ba:	7bbb      	ldrb	r3, [r7, #14]
 80095bc:	4619      	mov	r1, r3
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f001 f91d 	bl	800a7fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 fd03 	bl	8009fd0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80095ca:	7bbb      	ldrb	r3, [r7, #14]
 80095cc:	4619      	mov	r1, r3
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f7ff fde4 	bl	800919c <USBD_CoreFindEP>
 80095d4:	4603      	mov	r3, r0
 80095d6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095d8:	7b7b      	ldrb	r3, [r7, #13]
 80095da:	2bff      	cmp	r3, #255	@ 0xff
 80095dc:	d01f      	beq.n	800961e <USBD_StdEPReq+0x1c6>
 80095de:	7b7b      	ldrb	r3, [r7, #13]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d11c      	bne.n	800961e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80095e4:	7b7a      	ldrb	r2, [r7, #13]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80095ec:	7b7a      	ldrb	r2, [r7, #13]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	32ae      	adds	r2, #174	@ 0xae
 80095f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d010      	beq.n	800961e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80095fc:	7b7a      	ldrb	r2, [r7, #13]
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	32ae      	adds	r2, #174	@ 0xae
 8009602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	6839      	ldr	r1, [r7, #0]
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	4798      	blx	r3
 800960e:	4603      	mov	r3, r0
 8009610:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009612:	e004      	b.n	800961e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009614:	6839      	ldr	r1, [r7, #0]
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 fc03 	bl	8009e22 <USBD_CtlError>
              break;
 800961c:	e000      	b.n	8009620 <USBD_StdEPReq+0x1c8>
              break;
 800961e:	bf00      	nop
          }
          break;
 8009620:	e0ab      	b.n	800977a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009628:	b2db      	uxtb	r3, r3
 800962a:	2b02      	cmp	r3, #2
 800962c:	d002      	beq.n	8009634 <USBD_StdEPReq+0x1dc>
 800962e:	2b03      	cmp	r3, #3
 8009630:	d032      	beq.n	8009698 <USBD_StdEPReq+0x240>
 8009632:	e097      	b.n	8009764 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009634:	7bbb      	ldrb	r3, [r7, #14]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d007      	beq.n	800964a <USBD_StdEPReq+0x1f2>
 800963a:	7bbb      	ldrb	r3, [r7, #14]
 800963c:	2b80      	cmp	r3, #128	@ 0x80
 800963e:	d004      	beq.n	800964a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009640:	6839      	ldr	r1, [r7, #0]
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 fbed 	bl	8009e22 <USBD_CtlError>
                break;
 8009648:	e091      	b.n	800976e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800964a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800964e:	2b00      	cmp	r3, #0
 8009650:	da0b      	bge.n	800966a <USBD_StdEPReq+0x212>
 8009652:	7bbb      	ldrb	r3, [r7, #14]
 8009654:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009658:	4613      	mov	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4413      	add	r3, r2
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	3310      	adds	r3, #16
 8009662:	687a      	ldr	r2, [r7, #4]
 8009664:	4413      	add	r3, r2
 8009666:	3304      	adds	r3, #4
 8009668:	e00b      	b.n	8009682 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800966a:	7bbb      	ldrb	r3, [r7, #14]
 800966c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009670:	4613      	mov	r3, r2
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	4413      	add	r3, r2
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	4413      	add	r3, r2
 8009680:	3304      	adds	r3, #4
 8009682:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	2200      	movs	r2, #0
 8009688:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	2202      	movs	r2, #2
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fc43 	bl	8009f1c <USBD_CtlSendData>
              break;
 8009696:	e06a      	b.n	800976e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009698:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800969c:	2b00      	cmp	r3, #0
 800969e:	da11      	bge.n	80096c4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80096a0:	7bbb      	ldrb	r3, [r7, #14]
 80096a2:	f003 020f 	and.w	r2, r3, #15
 80096a6:	6879      	ldr	r1, [r7, #4]
 80096a8:	4613      	mov	r3, r2
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	4413      	add	r3, r2
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	440b      	add	r3, r1
 80096b2:	3324      	adds	r3, #36	@ 0x24
 80096b4:	881b      	ldrh	r3, [r3, #0]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d117      	bne.n	80096ea <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80096ba:	6839      	ldr	r1, [r7, #0]
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 fbb0 	bl	8009e22 <USBD_CtlError>
                  break;
 80096c2:	e054      	b.n	800976e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80096c4:	7bbb      	ldrb	r3, [r7, #14]
 80096c6:	f003 020f 	and.w	r2, r3, #15
 80096ca:	6879      	ldr	r1, [r7, #4]
 80096cc:	4613      	mov	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	440b      	add	r3, r1
 80096d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80096da:	881b      	ldrh	r3, [r3, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d104      	bne.n	80096ea <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80096e0:	6839      	ldr	r1, [r7, #0]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 fb9d 	bl	8009e22 <USBD_CtlError>
                  break;
 80096e8:	e041      	b.n	800976e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	da0b      	bge.n	800970a <USBD_StdEPReq+0x2b2>
 80096f2:	7bbb      	ldrb	r3, [r7, #14]
 80096f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80096f8:	4613      	mov	r3, r2
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	4413      	add	r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	3310      	adds	r3, #16
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	4413      	add	r3, r2
 8009706:	3304      	adds	r3, #4
 8009708:	e00b      	b.n	8009722 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800970a:	7bbb      	ldrb	r3, [r7, #14]
 800970c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009710:	4613      	mov	r3, r2
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	4413      	add	r3, r2
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	4413      	add	r3, r2
 8009720:	3304      	adds	r3, #4
 8009722:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009724:	7bbb      	ldrb	r3, [r7, #14]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d002      	beq.n	8009730 <USBD_StdEPReq+0x2d8>
 800972a:	7bbb      	ldrb	r3, [r7, #14]
 800972c:	2b80      	cmp	r3, #128	@ 0x80
 800972e:	d103      	bne.n	8009738 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	2200      	movs	r2, #0
 8009734:	601a      	str	r2, [r3, #0]
 8009736:	e00e      	b.n	8009756 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009738:	7bbb      	ldrb	r3, [r7, #14]
 800973a:	4619      	mov	r1, r3
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f001 f87d 	bl	800a83c <USBD_LL_IsStallEP>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d003      	beq.n	8009750 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	2201      	movs	r2, #1
 800974c:	601a      	str	r2, [r3, #0]
 800974e:	e002      	b.n	8009756 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	2200      	movs	r2, #0
 8009754:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	2202      	movs	r2, #2
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 fbdd 	bl	8009f1c <USBD_CtlSendData>
              break;
 8009762:	e004      	b.n	800976e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009764:	6839      	ldr	r1, [r7, #0]
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 fb5b 	bl	8009e22 <USBD_CtlError>
              break;
 800976c:	bf00      	nop
          }
          break;
 800976e:	e004      	b.n	800977a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009770:	6839      	ldr	r1, [r7, #0]
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 fb55 	bl	8009e22 <USBD_CtlError>
          break;
 8009778:	bf00      	nop
      }
      break;
 800977a:	e005      	b.n	8009788 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800977c:	6839      	ldr	r1, [r7, #0]
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 fb4f 	bl	8009e22 <USBD_CtlError>
      break;
 8009784:	e000      	b.n	8009788 <USBD_StdEPReq+0x330>
      break;
 8009786:	bf00      	nop
  }

  return ret;
 8009788:	7bfb      	ldrb	r3, [r7, #15]
}
 800978a:	4618      	mov	r0, r3
 800978c:	3710      	adds	r7, #16
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
	...

08009794 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b084      	sub	sp, #16
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800979e:	2300      	movs	r3, #0
 80097a0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80097a6:	2300      	movs	r3, #0
 80097a8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	885b      	ldrh	r3, [r3, #2]
 80097ae:	0a1b      	lsrs	r3, r3, #8
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	3b01      	subs	r3, #1
 80097b4:	2b06      	cmp	r3, #6
 80097b6:	f200 8128 	bhi.w	8009a0a <USBD_GetDescriptor+0x276>
 80097ba:	a201      	add	r2, pc, #4	@ (adr r2, 80097c0 <USBD_GetDescriptor+0x2c>)
 80097bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c0:	080097dd 	.word	0x080097dd
 80097c4:	080097f5 	.word	0x080097f5
 80097c8:	08009835 	.word	0x08009835
 80097cc:	08009a0b 	.word	0x08009a0b
 80097d0:	08009a0b 	.word	0x08009a0b
 80097d4:	080099ab 	.word	0x080099ab
 80097d8:	080099d7 	.word	0x080099d7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	7c12      	ldrb	r2, [r2, #16]
 80097e8:	f107 0108 	add.w	r1, r7, #8
 80097ec:	4610      	mov	r0, r2
 80097ee:	4798      	blx	r3
 80097f0:	60f8      	str	r0, [r7, #12]
      break;
 80097f2:	e112      	b.n	8009a1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	7c1b      	ldrb	r3, [r3, #16]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d10d      	bne.n	8009818 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009804:	f107 0208 	add.w	r2, r7, #8
 8009808:	4610      	mov	r0, r2
 800980a:	4798      	blx	r3
 800980c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	3301      	adds	r3, #1
 8009812:	2202      	movs	r2, #2
 8009814:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009816:	e100      	b.n	8009a1a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800981e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009820:	f107 0208 	add.w	r2, r7, #8
 8009824:	4610      	mov	r0, r2
 8009826:	4798      	blx	r3
 8009828:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	3301      	adds	r3, #1
 800982e:	2202      	movs	r2, #2
 8009830:	701a      	strb	r2, [r3, #0]
      break;
 8009832:	e0f2      	b.n	8009a1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	885b      	ldrh	r3, [r3, #2]
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b05      	cmp	r3, #5
 800983c:	f200 80ac 	bhi.w	8009998 <USBD_GetDescriptor+0x204>
 8009840:	a201      	add	r2, pc, #4	@ (adr r2, 8009848 <USBD_GetDescriptor+0xb4>)
 8009842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009846:	bf00      	nop
 8009848:	08009861 	.word	0x08009861
 800984c:	08009895 	.word	0x08009895
 8009850:	080098c9 	.word	0x080098c9
 8009854:	080098fd 	.word	0x080098fd
 8009858:	08009931 	.word	0x08009931
 800985c:	08009965 	.word	0x08009965
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d00b      	beq.n	8009884 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	7c12      	ldrb	r2, [r2, #16]
 8009878:	f107 0108 	add.w	r1, r7, #8
 800987c:	4610      	mov	r0, r2
 800987e:	4798      	blx	r3
 8009880:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009882:	e091      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009884:	6839      	ldr	r1, [r7, #0]
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f000 facb 	bl	8009e22 <USBD_CtlError>
            err++;
 800988c:	7afb      	ldrb	r3, [r7, #11]
 800988e:	3301      	adds	r3, #1
 8009890:	72fb      	strb	r3, [r7, #11]
          break;
 8009892:	e089      	b.n	80099a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d00b      	beq.n	80098b8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	7c12      	ldrb	r2, [r2, #16]
 80098ac:	f107 0108 	add.w	r1, r7, #8
 80098b0:	4610      	mov	r0, r2
 80098b2:	4798      	blx	r3
 80098b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098b6:	e077      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098b8:	6839      	ldr	r1, [r7, #0]
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fab1 	bl	8009e22 <USBD_CtlError>
            err++;
 80098c0:	7afb      	ldrb	r3, [r7, #11]
 80098c2:	3301      	adds	r3, #1
 80098c4:	72fb      	strb	r3, [r7, #11]
          break;
 80098c6:	e06f      	b.n	80099a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00b      	beq.n	80098ec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098da:	68db      	ldr	r3, [r3, #12]
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	7c12      	ldrb	r2, [r2, #16]
 80098e0:	f107 0108 	add.w	r1, r7, #8
 80098e4:	4610      	mov	r0, r2
 80098e6:	4798      	blx	r3
 80098e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098ea:	e05d      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098ec:	6839      	ldr	r1, [r7, #0]
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 fa97 	bl	8009e22 <USBD_CtlError>
            err++;
 80098f4:	7afb      	ldrb	r3, [r7, #11]
 80098f6:	3301      	adds	r3, #1
 80098f8:	72fb      	strb	r3, [r7, #11]
          break;
 80098fa:	e055      	b.n	80099a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00b      	beq.n	8009920 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	7c12      	ldrb	r2, [r2, #16]
 8009914:	f107 0108 	add.w	r1, r7, #8
 8009918:	4610      	mov	r0, r2
 800991a:	4798      	blx	r3
 800991c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800991e:	e043      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009920:	6839      	ldr	r1, [r7, #0]
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 fa7d 	bl	8009e22 <USBD_CtlError>
            err++;
 8009928:	7afb      	ldrb	r3, [r7, #11]
 800992a:	3301      	adds	r3, #1
 800992c:	72fb      	strb	r3, [r7, #11]
          break;
 800992e:	e03b      	b.n	80099a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009936:	695b      	ldr	r3, [r3, #20]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00b      	beq.n	8009954 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009942:	695b      	ldr	r3, [r3, #20]
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	7c12      	ldrb	r2, [r2, #16]
 8009948:	f107 0108 	add.w	r1, r7, #8
 800994c:	4610      	mov	r0, r2
 800994e:	4798      	blx	r3
 8009950:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009952:	e029      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009954:	6839      	ldr	r1, [r7, #0]
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 fa63 	bl	8009e22 <USBD_CtlError>
            err++;
 800995c:	7afb      	ldrb	r3, [r7, #11]
 800995e:	3301      	adds	r3, #1
 8009960:	72fb      	strb	r3, [r7, #11]
          break;
 8009962:	e021      	b.n	80099a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800996a:	699b      	ldr	r3, [r3, #24]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d00b      	beq.n	8009988 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	7c12      	ldrb	r2, [r2, #16]
 800997c:	f107 0108 	add.w	r1, r7, #8
 8009980:	4610      	mov	r0, r2
 8009982:	4798      	blx	r3
 8009984:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009986:	e00f      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009988:	6839      	ldr	r1, [r7, #0]
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 fa49 	bl	8009e22 <USBD_CtlError>
            err++;
 8009990:	7afb      	ldrb	r3, [r7, #11]
 8009992:	3301      	adds	r3, #1
 8009994:	72fb      	strb	r3, [r7, #11]
          break;
 8009996:	e007      	b.n	80099a8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009998:	6839      	ldr	r1, [r7, #0]
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 fa41 	bl	8009e22 <USBD_CtlError>
          err++;
 80099a0:	7afb      	ldrb	r3, [r7, #11]
 80099a2:	3301      	adds	r3, #1
 80099a4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80099a6:	bf00      	nop
      }
      break;
 80099a8:	e037      	b.n	8009a1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	7c1b      	ldrb	r3, [r3, #16]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d109      	bne.n	80099c6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ba:	f107 0208 	add.w	r2, r7, #8
 80099be:	4610      	mov	r0, r2
 80099c0:	4798      	blx	r3
 80099c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099c4:	e029      	b.n	8009a1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80099c6:	6839      	ldr	r1, [r7, #0]
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fa2a 	bl	8009e22 <USBD_CtlError>
        err++;
 80099ce:	7afb      	ldrb	r3, [r7, #11]
 80099d0:	3301      	adds	r3, #1
 80099d2:	72fb      	strb	r3, [r7, #11]
      break;
 80099d4:	e021      	b.n	8009a1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	7c1b      	ldrb	r3, [r3, #16]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10d      	bne.n	80099fa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099e6:	f107 0208 	add.w	r2, r7, #8
 80099ea:	4610      	mov	r0, r2
 80099ec:	4798      	blx	r3
 80099ee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	3301      	adds	r3, #1
 80099f4:	2207      	movs	r2, #7
 80099f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099f8:	e00f      	b.n	8009a1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80099fa:	6839      	ldr	r1, [r7, #0]
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 fa10 	bl	8009e22 <USBD_CtlError>
        err++;
 8009a02:	7afb      	ldrb	r3, [r7, #11]
 8009a04:	3301      	adds	r3, #1
 8009a06:	72fb      	strb	r3, [r7, #11]
      break;
 8009a08:	e007      	b.n	8009a1a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009a0a:	6839      	ldr	r1, [r7, #0]
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 fa08 	bl	8009e22 <USBD_CtlError>
      err++;
 8009a12:	7afb      	ldrb	r3, [r7, #11]
 8009a14:	3301      	adds	r3, #1
 8009a16:	72fb      	strb	r3, [r7, #11]
      break;
 8009a18:	bf00      	nop
  }

  if (err != 0U)
 8009a1a:	7afb      	ldrb	r3, [r7, #11]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d11e      	bne.n	8009a5e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	88db      	ldrh	r3, [r3, #6]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d016      	beq.n	8009a56 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009a28:	893b      	ldrh	r3, [r7, #8]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00e      	beq.n	8009a4c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	88da      	ldrh	r2, [r3, #6]
 8009a32:	893b      	ldrh	r3, [r7, #8]
 8009a34:	4293      	cmp	r3, r2
 8009a36:	bf28      	it	cs
 8009a38:	4613      	movcs	r3, r2
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a3e:	893b      	ldrh	r3, [r7, #8]
 8009a40:	461a      	mov	r2, r3
 8009a42:	68f9      	ldr	r1, [r7, #12]
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fa69 	bl	8009f1c <USBD_CtlSendData>
 8009a4a:	e009      	b.n	8009a60 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009a4c:	6839      	ldr	r1, [r7, #0]
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 f9e7 	bl	8009e22 <USBD_CtlError>
 8009a54:	e004      	b.n	8009a60 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 faba 	bl	8009fd0 <USBD_CtlSendStatus>
 8009a5c:	e000      	b.n	8009a60 <USBD_GetDescriptor+0x2cc>
    return;
 8009a5e:	bf00      	nop
  }
}
 8009a60:	3710      	adds	r7, #16
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop

08009a68 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	889b      	ldrh	r3, [r3, #4]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d131      	bne.n	8009ade <USBD_SetAddress+0x76>
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	88db      	ldrh	r3, [r3, #6]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d12d      	bne.n	8009ade <USBD_SetAddress+0x76>
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	885b      	ldrh	r3, [r3, #2]
 8009a86:	2b7f      	cmp	r3, #127	@ 0x7f
 8009a88:	d829      	bhi.n	8009ade <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	885b      	ldrh	r3, [r3, #2]
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a94:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	2b03      	cmp	r3, #3
 8009aa0:	d104      	bne.n	8009aac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009aa2:	6839      	ldr	r1, [r7, #0]
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f9bc 	bl	8009e22 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009aaa:	e01d      	b.n	8009ae8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	7bfa      	ldrb	r2, [r7, #15]
 8009ab0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009ab4:	7bfb      	ldrb	r3, [r7, #15]
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 feeb 	bl	800a894 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f000 fa86 	bl	8009fd0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ac4:	7bfb      	ldrb	r3, [r7, #15]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d004      	beq.n	8009ad4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2202      	movs	r2, #2
 8009ace:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad2:	e009      	b.n	8009ae8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009adc:	e004      	b.n	8009ae8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009ade:	6839      	ldr	r1, [r7, #0]
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f99e 	bl	8009e22 <USBD_CtlError>
  }
}
 8009ae6:	bf00      	nop
 8009ae8:	bf00      	nop
 8009aea:	3710      	adds	r7, #16
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	885b      	ldrh	r3, [r3, #2]
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	4b4e      	ldr	r3, [pc, #312]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b06:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b08:	4b4d      	ldr	r3, [pc, #308]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d905      	bls.n	8009b1c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009b10:	6839      	ldr	r1, [r7, #0]
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 f985 	bl	8009e22 <USBD_CtlError>
    return USBD_FAIL;
 8009b18:	2303      	movs	r3, #3
 8009b1a:	e08c      	b.n	8009c36 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	2b02      	cmp	r3, #2
 8009b26:	d002      	beq.n	8009b2e <USBD_SetConfig+0x3e>
 8009b28:	2b03      	cmp	r3, #3
 8009b2a:	d029      	beq.n	8009b80 <USBD_SetConfig+0x90>
 8009b2c:	e075      	b.n	8009c1a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009b2e:	4b44      	ldr	r3, [pc, #272]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d020      	beq.n	8009b78 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009b36:	4b42      	ldr	r3, [pc, #264]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b38:	781b      	ldrb	r3, [r3, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009b40:	4b3f      	ldr	r3, [pc, #252]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b42:	781b      	ldrb	r3, [r3, #0]
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f7fe ffe3 	bl	8008b12 <USBD_SetClassConfig>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009b50:	7bfb      	ldrb	r3, [r7, #15]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d008      	beq.n	8009b68 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009b56:	6839      	ldr	r1, [r7, #0]
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 f962 	bl	8009e22 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2202      	movs	r2, #2
 8009b62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b66:	e065      	b.n	8009c34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fa31 	bl	8009fd0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2203      	movs	r2, #3
 8009b72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009b76:	e05d      	b.n	8009c34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fa29 	bl	8009fd0 <USBD_CtlSendStatus>
      break;
 8009b7e:	e059      	b.n	8009c34 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009b80:	4b2f      	ldr	r3, [pc, #188]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d112      	bne.n	8009bae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2202      	movs	r2, #2
 8009b8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009b90:	4b2b      	ldr	r3, [pc, #172]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	461a      	mov	r2, r3
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009b9a:	4b29      	ldr	r3, [pc, #164]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f7fe ffd2 	bl	8008b4a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 fa12 	bl	8009fd0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009bac:	e042      	b.n	8009c34 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009bae:	4b24      	ldr	r3, [pc, #144]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d02a      	beq.n	8009c12 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f7fe ffc0 	bl	8008b4a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009bca:	4b1d      	ldr	r3, [pc, #116]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009bd6:	781b      	ldrb	r3, [r3, #0]
 8009bd8:	4619      	mov	r1, r3
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f7fe ff99 	bl	8008b12 <USBD_SetClassConfig>
 8009be0:	4603      	mov	r3, r0
 8009be2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009be4:	7bfb      	ldrb	r3, [r7, #15]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00f      	beq.n	8009c0a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009bea:	6839      	ldr	r1, [r7, #0]
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f918 	bl	8009e22 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7fe ffa5 	bl	8008b4a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2202      	movs	r2, #2
 8009c04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c08:	e014      	b.n	8009c34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 f9e0 	bl	8009fd0 <USBD_CtlSendStatus>
      break;
 8009c10:	e010      	b.n	8009c34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 f9dc 	bl	8009fd0 <USBD_CtlSendStatus>
      break;
 8009c18:	e00c      	b.n	8009c34 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009c1a:	6839      	ldr	r1, [r7, #0]
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 f900 	bl	8009e22 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c22:	4b07      	ldr	r3, [pc, #28]	@ (8009c40 <USBD_SetConfig+0x150>)
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	4619      	mov	r1, r3
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7fe ff8e 	bl	8008b4a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	73fb      	strb	r3, [r7, #15]
      break;
 8009c32:	bf00      	nop
  }

  return ret;
 8009c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3710      	adds	r7, #16
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	20000530 	.word	0x20000530

08009c44 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b082      	sub	sp, #8
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	88db      	ldrh	r3, [r3, #6]
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d004      	beq.n	8009c60 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009c56:	6839      	ldr	r1, [r7, #0]
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f000 f8e2 	bl	8009e22 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009c5e:	e023      	b.n	8009ca8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	2b02      	cmp	r3, #2
 8009c6a:	dc02      	bgt.n	8009c72 <USBD_GetConfig+0x2e>
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	dc03      	bgt.n	8009c78 <USBD_GetConfig+0x34>
 8009c70:	e015      	b.n	8009c9e <USBD_GetConfig+0x5a>
 8009c72:	2b03      	cmp	r3, #3
 8009c74:	d00b      	beq.n	8009c8e <USBD_GetConfig+0x4a>
 8009c76:	e012      	b.n	8009c9e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	3308      	adds	r3, #8
 8009c82:	2201      	movs	r2, #1
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f948 	bl	8009f1c <USBD_CtlSendData>
        break;
 8009c8c:	e00c      	b.n	8009ca8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	3304      	adds	r3, #4
 8009c92:	2201      	movs	r2, #1
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f940 	bl	8009f1c <USBD_CtlSendData>
        break;
 8009c9c:	e004      	b.n	8009ca8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009c9e:	6839      	ldr	r1, [r7, #0]
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f8be 	bl	8009e22 <USBD_CtlError>
        break;
 8009ca6:	bf00      	nop
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	2b02      	cmp	r3, #2
 8009cc6:	d81e      	bhi.n	8009d06 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	88db      	ldrh	r3, [r3, #6]
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d004      	beq.n	8009cda <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009cd0:	6839      	ldr	r1, [r7, #0]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 f8a5 	bl	8009e22 <USBD_CtlError>
        break;
 8009cd8:	e01a      	b.n	8009d10 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2201      	movs	r2, #1
 8009cde:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d005      	beq.n	8009cf6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	68db      	ldr	r3, [r3, #12]
 8009cee:	f043 0202 	orr.w	r2, r3, #2
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	330c      	adds	r3, #12
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 f90c 	bl	8009f1c <USBD_CtlSendData>
      break;
 8009d04:	e004      	b.n	8009d10 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009d06:	6839      	ldr	r1, [r7, #0]
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f88a 	bl	8009e22 <USBD_CtlError>
      break;
 8009d0e:	bf00      	nop
  }
}
 8009d10:	bf00      	nop
 8009d12:	3708      	adds	r7, #8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	885b      	ldrh	r3, [r3, #2]
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d107      	bne.n	8009d3a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2201      	movs	r2, #1
 8009d2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 f94c 	bl	8009fd0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009d38:	e013      	b.n	8009d62 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	885b      	ldrh	r3, [r3, #2]
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d10b      	bne.n	8009d5a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	889b      	ldrh	r3, [r3, #4]
 8009d46:	0a1b      	lsrs	r3, r3, #8
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	b2da      	uxtb	r2, r3
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f93c 	bl	8009fd0 <USBD_CtlSendStatus>
}
 8009d58:	e003      	b.n	8009d62 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 f860 	bl	8009e22 <USBD_CtlError>
}
 8009d62:	bf00      	nop
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}

08009d6a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d6a:	b580      	push	{r7, lr}
 8009d6c:	b082      	sub	sp, #8
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	6078      	str	r0, [r7, #4]
 8009d72:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d7a:	b2db      	uxtb	r3, r3
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	2b02      	cmp	r3, #2
 8009d80:	d80b      	bhi.n	8009d9a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	885b      	ldrh	r3, [r3, #2]
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d10c      	bne.n	8009da4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 f91c 	bl	8009fd0 <USBD_CtlSendStatus>
      }
      break;
 8009d98:	e004      	b.n	8009da4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 f840 	bl	8009e22 <USBD_CtlError>
      break;
 8009da2:	e000      	b.n	8009da6 <USBD_ClrFeature+0x3c>
      break;
 8009da4:	bf00      	nop
  }
}
 8009da6:	bf00      	nop
 8009da8:	3708      	adds	r7, #8
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}

08009dae <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b084      	sub	sp, #16
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
 8009db6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	781a      	ldrb	r2, [r3, #0]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	781a      	ldrb	r2, [r3, #0]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009dd8:	68f8      	ldr	r0, [r7, #12]
 8009dda:	f7ff fa40 	bl	800925e <SWAPBYTE>
 8009dde:	4603      	mov	r3, r0
 8009de0:	461a      	mov	r2, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3301      	adds	r3, #1
 8009dea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	3301      	adds	r3, #1
 8009df0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f7ff fa33 	bl	800925e <SWAPBYTE>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	3301      	adds	r3, #1
 8009e04:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f7ff fa26 	bl	800925e <SWAPBYTE>
 8009e12:	4603      	mov	r3, r0
 8009e14:	461a      	mov	r2, r3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	80da      	strh	r2, [r3, #6]
}
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e22:	b580      	push	{r7, lr}
 8009e24:	b082      	sub	sp, #8
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
 8009e2a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e2c:	2180      	movs	r1, #128	@ 0x80
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 fcc6 	bl	800a7c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009e34:	2100      	movs	r1, #0
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 fcc2 	bl	800a7c0 <USBD_LL_StallEP>
}
 8009e3c:	bf00      	nop
 8009e3e:	3708      	adds	r7, #8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b086      	sub	sp, #24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e50:	2300      	movs	r3, #0
 8009e52:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d042      	beq.n	8009ee0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009e5e:	6938      	ldr	r0, [r7, #16]
 8009e60:	f000 f842 	bl	8009ee8 <USBD_GetLen>
 8009e64:	4603      	mov	r3, r0
 8009e66:	3301      	adds	r3, #1
 8009e68:	005b      	lsls	r3, r3, #1
 8009e6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e6e:	d808      	bhi.n	8009e82 <USBD_GetString+0x3e>
 8009e70:	6938      	ldr	r0, [r7, #16]
 8009e72:	f000 f839 	bl	8009ee8 <USBD_GetLen>
 8009e76:	4603      	mov	r3, r0
 8009e78:	3301      	adds	r3, #1
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	005b      	lsls	r3, r3, #1
 8009e7e:	b29a      	uxth	r2, r3
 8009e80:	e001      	b.n	8009e86 <USBD_GetString+0x42>
 8009e82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009e8a:	7dfb      	ldrb	r3, [r7, #23]
 8009e8c:	68ba      	ldr	r2, [r7, #8]
 8009e8e:	4413      	add	r3, r2
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	7812      	ldrb	r2, [r2, #0]
 8009e94:	701a      	strb	r2, [r3, #0]
  idx++;
 8009e96:	7dfb      	ldrb	r3, [r7, #23]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009e9c:	7dfb      	ldrb	r3, [r7, #23]
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	2203      	movs	r2, #3
 8009ea4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009ea6:	7dfb      	ldrb	r3, [r7, #23]
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009eac:	e013      	b.n	8009ed6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009eae:	7dfb      	ldrb	r3, [r7, #23]
 8009eb0:	68ba      	ldr	r2, [r7, #8]
 8009eb2:	4413      	add	r3, r2
 8009eb4:	693a      	ldr	r2, [r7, #16]
 8009eb6:	7812      	ldrb	r2, [r2, #0]
 8009eb8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	613b      	str	r3, [r7, #16]
    idx++;
 8009ec0:	7dfb      	ldrb	r3, [r7, #23]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009ec6:	7dfb      	ldrb	r3, [r7, #23]
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	4413      	add	r3, r2
 8009ecc:	2200      	movs	r2, #0
 8009ece:	701a      	strb	r2, [r3, #0]
    idx++;
 8009ed0:	7dfb      	ldrb	r3, [r7, #23]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1e7      	bne.n	8009eae <USBD_GetString+0x6a>
 8009ede:	e000      	b.n	8009ee2 <USBD_GetString+0x9e>
    return;
 8009ee0:	bf00      	nop
  }
}
 8009ee2:	3718      	adds	r7, #24
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b085      	sub	sp, #20
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009ef8:	e005      	b.n	8009f06 <USBD_GetLen+0x1e>
  {
    len++;
 8009efa:	7bfb      	ldrb	r3, [r7, #15]
 8009efc:	3301      	adds	r3, #1
 8009efe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	3301      	adds	r3, #1
 8009f04:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	781b      	ldrb	r3, [r3, #0]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d1f5      	bne.n	8009efa <USBD_GetLen+0x12>
  }

  return len;
 8009f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3714      	adds	r7, #20
 8009f14:	46bd      	mov	sp, r7
 8009f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1a:	4770      	bx	lr

08009f1c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	60f8      	str	r0, [r7, #12]
 8009f24:	60b9      	str	r1, [r7, #8]
 8009f26:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	68ba      	ldr	r2, [r7, #8]
 8009f40:	2100      	movs	r1, #0
 8009f42:	68f8      	ldr	r0, [r7, #12]
 8009f44:	f000 fcc5 	bl	800a8d2 <USBD_LL_Transmit>

  return USBD_OK;
 8009f48:	2300      	movs	r3, #0
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3710      	adds	r7, #16
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}

08009f52 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009f52:	b580      	push	{r7, lr}
 8009f54:	b084      	sub	sp, #16
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	60f8      	str	r0, [r7, #12]
 8009f5a:	60b9      	str	r1, [r7, #8]
 8009f5c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	68ba      	ldr	r2, [r7, #8]
 8009f62:	2100      	movs	r1, #0
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f000 fcb4 	bl	800a8d2 <USBD_LL_Transmit>

  return USBD_OK;
 8009f6a:	2300      	movs	r3, #0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3710      	adds	r7, #16
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2203      	movs	r2, #3
 8009f84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	687a      	ldr	r2, [r7, #4]
 8009f8c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	68ba      	ldr	r2, [r7, #8]
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	68f8      	ldr	r0, [r7, #12]
 8009fa0:	f000 fcb8 	bl	800a914 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fa4:	2300      	movs	r3, #0
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b084      	sub	sp, #16
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	60f8      	str	r0, [r7, #12]
 8009fb6:	60b9      	str	r1, [r7, #8]
 8009fb8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	68ba      	ldr	r2, [r7, #8]
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	68f8      	ldr	r0, [r7, #12]
 8009fc2:	f000 fca7 	bl	800a914 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2204      	movs	r2, #4
 8009fdc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 fc73 	bl	800a8d2 <USBD_LL_Transmit>

  return USBD_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3708      	adds	r7, #8
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b082      	sub	sp, #8
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2205      	movs	r2, #5
 800a002:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a006:	2300      	movs	r3, #0
 800a008:	2200      	movs	r2, #0
 800a00a:	2100      	movs	r1, #0
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 fc81 	bl	800a914 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a012:	2300      	movs	r3, #0
}
 800a014:	4618      	mov	r0, r3
 800a016:	3708      	adds	r7, #8
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}

0800a01c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a020:	2200      	movs	r2, #0
 800a022:	4912      	ldr	r1, [pc, #72]	@ (800a06c <MX_USB_DEVICE_Init+0x50>)
 800a024:	4812      	ldr	r0, [pc, #72]	@ (800a070 <MX_USB_DEVICE_Init+0x54>)
 800a026:	f7fe fcf7 	bl	8008a18 <USBD_Init>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d001      	beq.n	800a034 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a030:	f7f8 faac 	bl	800258c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a034:	490f      	ldr	r1, [pc, #60]	@ (800a074 <MX_USB_DEVICE_Init+0x58>)
 800a036:	480e      	ldr	r0, [pc, #56]	@ (800a070 <MX_USB_DEVICE_Init+0x54>)
 800a038:	f7fe fd1e 	bl	8008a78 <USBD_RegisterClass>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d001      	beq.n	800a046 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a042:	f7f8 faa3 	bl	800258c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a046:	490c      	ldr	r1, [pc, #48]	@ (800a078 <MX_USB_DEVICE_Init+0x5c>)
 800a048:	4809      	ldr	r0, [pc, #36]	@ (800a070 <MX_USB_DEVICE_Init+0x54>)
 800a04a:	f7fe fc55 	bl	80088f8 <USBD_CDC_RegisterInterface>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a054:	f7f8 fa9a 	bl	800258c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a058:	4805      	ldr	r0, [pc, #20]	@ (800a070 <MX_USB_DEVICE_Init+0x54>)
 800a05a:	f7fe fd43 	bl	8008ae4 <USBD_Start>
 800a05e:	4603      	mov	r3, r0
 800a060:	2b00      	cmp	r3, #0
 800a062:	d001      	beq.n	800a068 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a064:	f7f8 fa92 	bl	800258c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a068:	bf00      	nop
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	200000bc 	.word	0x200000bc
 800a070:	20000534 	.word	0x20000534
 800a074:	20000028 	.word	0x20000028
 800a078:	200000a8 	.word	0x200000a8

0800a07c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a080:	2200      	movs	r2, #0
 800a082:	4905      	ldr	r1, [pc, #20]	@ (800a098 <CDC_Init_FS+0x1c>)
 800a084:	4805      	ldr	r0, [pc, #20]	@ (800a09c <CDC_Init_FS+0x20>)
 800a086:	f7fe fc51 	bl	800892c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a08a:	4905      	ldr	r1, [pc, #20]	@ (800a0a0 <CDC_Init_FS+0x24>)
 800a08c:	4803      	ldr	r0, [pc, #12]	@ (800a09c <CDC_Init_FS+0x20>)
 800a08e:	f7fe fc6f 	bl	8008970 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a092:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a094:	4618      	mov	r0, r3
 800a096:	bd80      	pop	{r7, pc}
 800a098:	20001010 	.word	0x20001010
 800a09c:	20000534 	.word	0x20000534
 800a0a0:	20000810 	.word	0x20000810

0800a0a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a0a4:	b480      	push	{r7}
 800a0a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a0a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	6039      	str	r1, [r7, #0]
 800a0be:	71fb      	strb	r3, [r7, #7]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a0c4:	79fb      	ldrb	r3, [r7, #7]
 800a0c6:	2b23      	cmp	r3, #35	@ 0x23
 800a0c8:	d84a      	bhi.n	800a160 <CDC_Control_FS+0xac>
 800a0ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d0 <CDC_Control_FS+0x1c>)
 800a0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d0:	0800a161 	.word	0x0800a161
 800a0d4:	0800a161 	.word	0x0800a161
 800a0d8:	0800a161 	.word	0x0800a161
 800a0dc:	0800a161 	.word	0x0800a161
 800a0e0:	0800a161 	.word	0x0800a161
 800a0e4:	0800a161 	.word	0x0800a161
 800a0e8:	0800a161 	.word	0x0800a161
 800a0ec:	0800a161 	.word	0x0800a161
 800a0f0:	0800a161 	.word	0x0800a161
 800a0f4:	0800a161 	.word	0x0800a161
 800a0f8:	0800a161 	.word	0x0800a161
 800a0fc:	0800a161 	.word	0x0800a161
 800a100:	0800a161 	.word	0x0800a161
 800a104:	0800a161 	.word	0x0800a161
 800a108:	0800a161 	.word	0x0800a161
 800a10c:	0800a161 	.word	0x0800a161
 800a110:	0800a161 	.word	0x0800a161
 800a114:	0800a161 	.word	0x0800a161
 800a118:	0800a161 	.word	0x0800a161
 800a11c:	0800a161 	.word	0x0800a161
 800a120:	0800a161 	.word	0x0800a161
 800a124:	0800a161 	.word	0x0800a161
 800a128:	0800a161 	.word	0x0800a161
 800a12c:	0800a161 	.word	0x0800a161
 800a130:	0800a161 	.word	0x0800a161
 800a134:	0800a161 	.word	0x0800a161
 800a138:	0800a161 	.word	0x0800a161
 800a13c:	0800a161 	.word	0x0800a161
 800a140:	0800a161 	.word	0x0800a161
 800a144:	0800a161 	.word	0x0800a161
 800a148:	0800a161 	.word	0x0800a161
 800a14c:	0800a161 	.word	0x0800a161
 800a150:	0800a161 	.word	0x0800a161
 800a154:	0800a161 	.word	0x0800a161
 800a158:	0800a161 	.word	0x0800a161
 800a15c:	0800a161 	.word	0x0800a161
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a160:	bf00      	nop
  }

  return (USBD_OK);
 800a162:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a164:	4618      	mov	r0, r3
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b082      	sub	sp, #8
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
 800a178:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a17a:	6879      	ldr	r1, [r7, #4]
 800a17c:	4805      	ldr	r0, [pc, #20]	@ (800a194 <CDC_Receive_FS+0x24>)
 800a17e:	f7fe fbf7 	bl	8008970 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a182:	4804      	ldr	r0, [pc, #16]	@ (800a194 <CDC_Receive_FS+0x24>)
 800a184:	f7fe fc12 	bl	80089ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a188:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3708      	adds	r7, #8
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	20000534 	.word	0x20000534

0800a198 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a198:	b480      	push	{r7}
 800a19a:	b087      	sub	sp, #28
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	60f8      	str	r0, [r7, #12]
 800a1a0:	60b9      	str	r1, [r7, #8]
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a1aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	371c      	adds	r7, #28
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr
	...

0800a1bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	6039      	str	r1, [r7, #0]
 800a1c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	2212      	movs	r2, #18
 800a1cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a1ce:	4b03      	ldr	r3, [pc, #12]	@ (800a1dc <USBD_FS_DeviceDescriptor+0x20>)
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr
 800a1dc:	200000d8 	.word	0x200000d8

0800a1e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	6039      	str	r1, [r7, #0]
 800a1ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	2204      	movs	r2, #4
 800a1f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a1f2:	4b03      	ldr	r3, [pc, #12]	@ (800a200 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	370c      	adds	r7, #12
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr
 800a200:	200000ec 	.word	0x200000ec

0800a204 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	4603      	mov	r3, r0
 800a20c:	6039      	str	r1, [r7, #0]
 800a20e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a210:	79fb      	ldrb	r3, [r7, #7]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d105      	bne.n	800a222 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a216:	683a      	ldr	r2, [r7, #0]
 800a218:	4907      	ldr	r1, [pc, #28]	@ (800a238 <USBD_FS_ProductStrDescriptor+0x34>)
 800a21a:	4808      	ldr	r0, [pc, #32]	@ (800a23c <USBD_FS_ProductStrDescriptor+0x38>)
 800a21c:	f7ff fe12 	bl	8009e44 <USBD_GetString>
 800a220:	e004      	b.n	800a22c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	4904      	ldr	r1, [pc, #16]	@ (800a238 <USBD_FS_ProductStrDescriptor+0x34>)
 800a226:	4805      	ldr	r0, [pc, #20]	@ (800a23c <USBD_FS_ProductStrDescriptor+0x38>)
 800a228:	f7ff fe0c 	bl	8009e44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a22c:	4b02      	ldr	r3, [pc, #8]	@ (800a238 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3708      	adds	r7, #8
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	20001810 	.word	0x20001810
 800a23c:	0800d660 	.word	0x0800d660

0800a240 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	4603      	mov	r3, r0
 800a248:	6039      	str	r1, [r7, #0]
 800a24a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a24c:	683a      	ldr	r2, [r7, #0]
 800a24e:	4904      	ldr	r1, [pc, #16]	@ (800a260 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a250:	4804      	ldr	r0, [pc, #16]	@ (800a264 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a252:	f7ff fdf7 	bl	8009e44 <USBD_GetString>
  return USBD_StrDesc;
 800a256:	4b02      	ldr	r3, [pc, #8]	@ (800a260 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3708      	adds	r7, #8
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	20001810 	.word	0x20001810
 800a264:	0800d678 	.word	0x0800d678

0800a268 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	4603      	mov	r3, r0
 800a270:	6039      	str	r1, [r7, #0]
 800a272:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	221a      	movs	r2, #26
 800a278:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a27a:	f000 f843 	bl	800a304 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a27e:	4b02      	ldr	r3, [pc, #8]	@ (800a288 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a280:	4618      	mov	r0, r3
 800a282:	3708      	adds	r7, #8
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}
 800a288:	200000f0 	.word	0x200000f0

0800a28c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	6039      	str	r1, [r7, #0]
 800a296:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a298:	79fb      	ldrb	r3, [r7, #7]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d105      	bne.n	800a2aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a29e:	683a      	ldr	r2, [r7, #0]
 800a2a0:	4907      	ldr	r1, [pc, #28]	@ (800a2c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a2a2:	4808      	ldr	r0, [pc, #32]	@ (800a2c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a2a4:	f7ff fdce 	bl	8009e44 <USBD_GetString>
 800a2a8:	e004      	b.n	800a2b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	4904      	ldr	r1, [pc, #16]	@ (800a2c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a2ae:	4805      	ldr	r0, [pc, #20]	@ (800a2c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a2b0:	f7ff fdc8 	bl	8009e44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2b4:	4b02      	ldr	r3, [pc, #8]	@ (800a2c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	20001810 	.word	0x20001810
 800a2c4:	0800d68c 	.word	0x0800d68c

0800a2c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b082      	sub	sp, #8
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	6039      	str	r1, [r7, #0]
 800a2d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2d4:	79fb      	ldrb	r3, [r7, #7]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d105      	bne.n	800a2e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	4907      	ldr	r1, [pc, #28]	@ (800a2fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a2de:	4808      	ldr	r0, [pc, #32]	@ (800a300 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a2e0:	f7ff fdb0 	bl	8009e44 <USBD_GetString>
 800a2e4:	e004      	b.n	800a2f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	4904      	ldr	r1, [pc, #16]	@ (800a2fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a2ea:	4805      	ldr	r0, [pc, #20]	@ (800a300 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a2ec:	f7ff fdaa 	bl	8009e44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2f0:	4b02      	ldr	r3, [pc, #8]	@ (800a2fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	20001810 	.word	0x20001810
 800a300:	0800d698 	.word	0x0800d698

0800a304 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a30a:	4b0f      	ldr	r3, [pc, #60]	@ (800a348 <Get_SerialNum+0x44>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a310:	4b0e      	ldr	r3, [pc, #56]	@ (800a34c <Get_SerialNum+0x48>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a316:	4b0e      	ldr	r3, [pc, #56]	@ (800a350 <Get_SerialNum+0x4c>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4413      	add	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d009      	beq.n	800a33e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a32a:	2208      	movs	r2, #8
 800a32c:	4909      	ldr	r1, [pc, #36]	@ (800a354 <Get_SerialNum+0x50>)
 800a32e:	68f8      	ldr	r0, [r7, #12]
 800a330:	f000 f814 	bl	800a35c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a334:	2204      	movs	r2, #4
 800a336:	4908      	ldr	r1, [pc, #32]	@ (800a358 <Get_SerialNum+0x54>)
 800a338:	68b8      	ldr	r0, [r7, #8]
 800a33a:	f000 f80f 	bl	800a35c <IntToUnicode>
  }
}
 800a33e:	bf00      	nop
 800a340:	3710      	adds	r7, #16
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	1fff7a10 	.word	0x1fff7a10
 800a34c:	1fff7a14 	.word	0x1fff7a14
 800a350:	1fff7a18 	.word	0x1fff7a18
 800a354:	200000f2 	.word	0x200000f2
 800a358:	20000102 	.word	0x20000102

0800a35c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b087      	sub	sp, #28
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	4613      	mov	r3, r2
 800a368:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a36a:	2300      	movs	r3, #0
 800a36c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a36e:	2300      	movs	r3, #0
 800a370:	75fb      	strb	r3, [r7, #23]
 800a372:	e027      	b.n	800a3c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	0f1b      	lsrs	r3, r3, #28
 800a378:	2b09      	cmp	r3, #9
 800a37a:	d80b      	bhi.n	800a394 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	0f1b      	lsrs	r3, r3, #28
 800a380:	b2da      	uxtb	r2, r3
 800a382:	7dfb      	ldrb	r3, [r7, #23]
 800a384:	005b      	lsls	r3, r3, #1
 800a386:	4619      	mov	r1, r3
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	440b      	add	r3, r1
 800a38c:	3230      	adds	r2, #48	@ 0x30
 800a38e:	b2d2      	uxtb	r2, r2
 800a390:	701a      	strb	r2, [r3, #0]
 800a392:	e00a      	b.n	800a3aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	0f1b      	lsrs	r3, r3, #28
 800a398:	b2da      	uxtb	r2, r3
 800a39a:	7dfb      	ldrb	r3, [r7, #23]
 800a39c:	005b      	lsls	r3, r3, #1
 800a39e:	4619      	mov	r1, r3
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	440b      	add	r3, r1
 800a3a4:	3237      	adds	r2, #55	@ 0x37
 800a3a6:	b2d2      	uxtb	r2, r2
 800a3a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	011b      	lsls	r3, r3, #4
 800a3ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a3b0:	7dfb      	ldrb	r3, [r7, #23]
 800a3b2:	005b      	lsls	r3, r3, #1
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	68ba      	ldr	r2, [r7, #8]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a3be:	7dfb      	ldrb	r3, [r7, #23]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	75fb      	strb	r3, [r7, #23]
 800a3c4:	7dfa      	ldrb	r2, [r7, #23]
 800a3c6:	79fb      	ldrb	r3, [r7, #7]
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d3d3      	bcc.n	800a374 <IntToUnicode+0x18>
  }
}
 800a3cc:	bf00      	nop
 800a3ce:	bf00      	nop
 800a3d0:	371c      	adds	r7, #28
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr
	...

0800a3dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b08a      	sub	sp, #40	@ 0x28
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3e4:	f107 0314 	add.w	r3, r7, #20
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	601a      	str	r2, [r3, #0]
 800a3ec:	605a      	str	r2, [r3, #4]
 800a3ee:	609a      	str	r2, [r3, #8]
 800a3f0:	60da      	str	r2, [r3, #12]
 800a3f2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3fc:	d13a      	bne.n	800a474 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3fe:	2300      	movs	r3, #0
 800a400:	613b      	str	r3, [r7, #16]
 800a402:	4b1e      	ldr	r3, [pc, #120]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a406:	4a1d      	ldr	r2, [pc, #116]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a408:	f043 0301 	orr.w	r3, r3, #1
 800a40c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a40e:	4b1b      	ldr	r3, [pc, #108]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	613b      	str	r3, [r7, #16]
 800a418:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a41a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a41e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a420:	2302      	movs	r3, #2
 800a422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a424:	2300      	movs	r3, #0
 800a426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a428:	2303      	movs	r3, #3
 800a42a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a42c:	230a      	movs	r3, #10
 800a42e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a430:	f107 0314 	add.w	r3, r7, #20
 800a434:	4619      	mov	r1, r3
 800a436:	4812      	ldr	r0, [pc, #72]	@ (800a480 <HAL_PCD_MspInit+0xa4>)
 800a438:	f7f9 fb74 	bl	8003b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a43c:	4b0f      	ldr	r3, [pc, #60]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a43e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a440:	4a0e      	ldr	r2, [pc, #56]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a446:	6353      	str	r3, [r2, #52]	@ 0x34
 800a448:	2300      	movs	r3, #0
 800a44a:	60fb      	str	r3, [r7, #12]
 800a44c:	4b0b      	ldr	r3, [pc, #44]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a44e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a450:	4a0a      	ldr	r2, [pc, #40]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a456:	6453      	str	r3, [r2, #68]	@ 0x44
 800a458:	4b08      	ldr	r3, [pc, #32]	@ (800a47c <HAL_PCD_MspInit+0xa0>)
 800a45a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a45c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a460:	60fb      	str	r3, [r7, #12]
 800a462:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a464:	2200      	movs	r2, #0
 800a466:	2100      	movs	r1, #0
 800a468:	2043      	movs	r0, #67	@ 0x43
 800a46a:	f7f9 fb24 	bl	8003ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a46e:	2043      	movs	r0, #67	@ 0x43
 800a470:	f7f9 fb3d 	bl	8003aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a474:	bf00      	nop
 800a476:	3728      	adds	r7, #40	@ 0x28
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	40023800 	.word	0x40023800
 800a480:	40020000 	.word	0x40020000

0800a484 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b082      	sub	sp, #8
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a498:	4619      	mov	r1, r3
 800a49a:	4610      	mov	r0, r2
 800a49c:	f7fe fb6f 	bl	8008b7e <USBD_LL_SetupStage>
}
 800a4a0:	bf00      	nop
 800a4a2:	3708      	adds	r7, #8
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a4ba:	78fa      	ldrb	r2, [r7, #3]
 800a4bc:	6879      	ldr	r1, [r7, #4]
 800a4be:	4613      	mov	r3, r2
 800a4c0:	00db      	lsls	r3, r3, #3
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	440b      	add	r3, r1
 800a4c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a4cc:	681a      	ldr	r2, [r3, #0]
 800a4ce:	78fb      	ldrb	r3, [r7, #3]
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	f7fe fba9 	bl	8008c28 <USBD_LL_DataOutStage>
}
 800a4d6:	bf00      	nop
 800a4d8:	3708      	adds	r7, #8
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}

0800a4de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4de:	b580      	push	{r7, lr}
 800a4e0:	b082      	sub	sp, #8
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a4f0:	78fa      	ldrb	r2, [r7, #3]
 800a4f2:	6879      	ldr	r1, [r7, #4]
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	00db      	lsls	r3, r3, #3
 800a4f8:	4413      	add	r3, r2
 800a4fa:	009b      	lsls	r3, r3, #2
 800a4fc:	440b      	add	r3, r1
 800a4fe:	3320      	adds	r3, #32
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	78fb      	ldrb	r3, [r7, #3]
 800a504:	4619      	mov	r1, r3
 800a506:	f7fe fc42 	bl	8008d8e <USBD_LL_DataInStage>
}
 800a50a:	bf00      	nop
 800a50c:	3708      	adds	r7, #8
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}

0800a512 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a512:	b580      	push	{r7, lr}
 800a514:	b082      	sub	sp, #8
 800a516:	af00      	add	r7, sp, #0
 800a518:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a520:	4618      	mov	r0, r3
 800a522:	f7fe fd7c 	bl	800901e <USBD_LL_SOF>
}
 800a526:	bf00      	nop
 800a528:	3708      	adds	r7, #8
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}

0800a52e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a52e:	b580      	push	{r7, lr}
 800a530:	b084      	sub	sp, #16
 800a532:	af00      	add	r7, sp, #0
 800a534:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a536:	2301      	movs	r3, #1
 800a538:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	79db      	ldrb	r3, [r3, #7]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d102      	bne.n	800a548 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a542:	2300      	movs	r3, #0
 800a544:	73fb      	strb	r3, [r7, #15]
 800a546:	e008      	b.n	800a55a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	79db      	ldrb	r3, [r3, #7]
 800a54c:	2b02      	cmp	r3, #2
 800a54e:	d102      	bne.n	800a556 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a550:	2301      	movs	r3, #1
 800a552:	73fb      	strb	r3, [r7, #15]
 800a554:	e001      	b.n	800a55a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a556:	f7f8 f819 	bl	800258c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a560:	7bfa      	ldrb	r2, [r7, #15]
 800a562:	4611      	mov	r1, r2
 800a564:	4618      	mov	r0, r3
 800a566:	f7fe fd16 	bl	8008f96 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a570:	4618      	mov	r0, r3
 800a572:	f7fe fcbe 	bl	8008ef2 <USBD_LL_Reset>
}
 800a576:	bf00      	nop
 800a578:	3710      	adds	r7, #16
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}
	...

0800a580 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a58e:	4618      	mov	r0, r3
 800a590:	f7fe fd11 	bl	8008fb6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	6812      	ldr	r2, [r2, #0]
 800a5a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a5a6:	f043 0301 	orr.w	r3, r3, #1
 800a5aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	7adb      	ldrb	r3, [r3, #11]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d005      	beq.n	800a5c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a5b4:	4b04      	ldr	r3, [pc, #16]	@ (800a5c8 <HAL_PCD_SuspendCallback+0x48>)
 800a5b6:	691b      	ldr	r3, [r3, #16]
 800a5b8:	4a03      	ldr	r2, [pc, #12]	@ (800a5c8 <HAL_PCD_SuspendCallback+0x48>)
 800a5ba:	f043 0306 	orr.w	r3, r3, #6
 800a5be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a5c0:	bf00      	nop
 800a5c2:	3708      	adds	r7, #8
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	e000ed00 	.word	0xe000ed00

0800a5cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b082      	sub	sp, #8
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f7fe fd07 	bl	8008fee <USBD_LL_Resume>
}
 800a5e0:	bf00      	nop
 800a5e2:	3708      	adds	r7, #8
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	460b      	mov	r3, r1
 800a5f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5fa:	78fa      	ldrb	r2, [r7, #3]
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fe fd5f 	bl	80090c2 <USBD_LL_IsoOUTIncomplete>
}
 800a604:	bf00      	nop
 800a606:	3708      	adds	r7, #8
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	460b      	mov	r3, r1
 800a616:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a61e:	78fa      	ldrb	r2, [r7, #3]
 800a620:	4611      	mov	r1, r2
 800a622:	4618      	mov	r0, r3
 800a624:	f7fe fd1b 	bl	800905e <USBD_LL_IsoINIncomplete>
}
 800a628:	bf00      	nop
 800a62a:	3708      	adds	r7, #8
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b082      	sub	sp, #8
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a63e:	4618      	mov	r0, r3
 800a640:	f7fe fd71 	bl	8009126 <USBD_LL_DevConnected>
}
 800a644:	bf00      	nop
 800a646:	3708      	adds	r7, #8
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7fe fd6e 	bl	800913c <USBD_LL_DevDisconnected>
}
 800a660:	bf00      	nop
 800a662:	3708      	adds	r7, #8
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d13c      	bne.n	800a6f2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a678:	4a20      	ldr	r2, [pc, #128]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	4a1e      	ldr	r2, [pc, #120]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a684:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a688:	4b1c      	ldr	r3, [pc, #112]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a68a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a68e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a690:	4b1a      	ldr	r3, [pc, #104]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a692:	2204      	movs	r2, #4
 800a694:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a696:	4b19      	ldr	r3, [pc, #100]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a698:	2202      	movs	r2, #2
 800a69a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a69c:	4b17      	ldr	r3, [pc, #92]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a69e:	2200      	movs	r2, #0
 800a6a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a6a2:	4b16      	ldr	r3, [pc, #88]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6a4:	2202      	movs	r2, #2
 800a6a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a6a8:	4b14      	ldr	r3, [pc, #80]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a6ae:	4b13      	ldr	r3, [pc, #76]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a6b4:	4b11      	ldr	r3, [pc, #68]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a6ba:	4b10      	ldr	r3, [pc, #64]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a6c0:	4b0e      	ldr	r3, [pc, #56]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a6c6:	480d      	ldr	r0, [pc, #52]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6c8:	f7f9 fbe1 	bl	8003e8e <HAL_PCD_Init>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d001      	beq.n	800a6d6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a6d2:	f7f7 ff5b 	bl	800258c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a6d6:	2180      	movs	r1, #128	@ 0x80
 800a6d8:	4808      	ldr	r0, [pc, #32]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6da:	f7fa fe0e 	bl	80052fa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a6de:	2240      	movs	r2, #64	@ 0x40
 800a6e0:	2100      	movs	r1, #0
 800a6e2:	4806      	ldr	r0, [pc, #24]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6e4:	f7fa fdc2 	bl	800526c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a6e8:	2280      	movs	r2, #128	@ 0x80
 800a6ea:	2101      	movs	r1, #1
 800a6ec:	4803      	ldr	r0, [pc, #12]	@ (800a6fc <USBD_LL_Init+0x94>)
 800a6ee:	f7fa fdbd 	bl	800526c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a6f2:	2300      	movs	r3, #0
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3708      	adds	r7, #8
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	20001a10 	.word	0x20001a10

0800a700 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b084      	sub	sp, #16
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a708:	2300      	movs	r3, #0
 800a70a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a70c:	2300      	movs	r3, #0
 800a70e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a716:	4618      	mov	r0, r3
 800a718:	f7f9 fcc8 	bl	80040ac <HAL_PCD_Start>
 800a71c:	4603      	mov	r3, r0
 800a71e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a720:	7bfb      	ldrb	r3, [r7, #15]
 800a722:	4618      	mov	r0, r3
 800a724:	f000 f942 	bl	800a9ac <USBD_Get_USB_Status>
 800a728:	4603      	mov	r3, r0
 800a72a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a72c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3710      	adds	r7, #16
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}

0800a736 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a736:	b580      	push	{r7, lr}
 800a738:	b084      	sub	sp, #16
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
 800a73e:	4608      	mov	r0, r1
 800a740:	4611      	mov	r1, r2
 800a742:	461a      	mov	r2, r3
 800a744:	4603      	mov	r3, r0
 800a746:	70fb      	strb	r3, [r7, #3]
 800a748:	460b      	mov	r3, r1
 800a74a:	70bb      	strb	r3, [r7, #2]
 800a74c:	4613      	mov	r3, r2
 800a74e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a750:	2300      	movs	r3, #0
 800a752:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a754:	2300      	movs	r3, #0
 800a756:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a75e:	78bb      	ldrb	r3, [r7, #2]
 800a760:	883a      	ldrh	r2, [r7, #0]
 800a762:	78f9      	ldrb	r1, [r7, #3]
 800a764:	f7fa f99c 	bl	8004aa0 <HAL_PCD_EP_Open>
 800a768:	4603      	mov	r3, r0
 800a76a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a76c:	7bfb      	ldrb	r3, [r7, #15]
 800a76e:	4618      	mov	r0, r3
 800a770:	f000 f91c 	bl	800a9ac <USBD_Get_USB_Status>
 800a774:	4603      	mov	r3, r0
 800a776:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a778:	7bbb      	ldrb	r3, [r7, #14]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3710      	adds	r7, #16
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b084      	sub	sp, #16
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
 800a78a:	460b      	mov	r3, r1
 800a78c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a78e:	2300      	movs	r3, #0
 800a790:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a792:	2300      	movs	r3, #0
 800a794:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a79c:	78fa      	ldrb	r2, [r7, #3]
 800a79e:	4611      	mov	r1, r2
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	f7fa f9e7 	bl	8004b74 <HAL_PCD_EP_Close>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7aa:	7bfb      	ldrb	r3, [r7, #15]
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f000 f8fd 	bl	800a9ac <USBD_Get_USB_Status>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3710      	adds	r7, #16
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}

0800a7c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b084      	sub	sp, #16
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
 800a7c8:	460b      	mov	r3, r1
 800a7ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7da:	78fa      	ldrb	r2, [r7, #3]
 800a7dc:	4611      	mov	r1, r2
 800a7de:	4618      	mov	r0, r3
 800a7e0:	f7fa fa9f 	bl	8004d22 <HAL_PCD_EP_SetStall>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7e8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f000 f8de 	bl	800a9ac <USBD_Get_USB_Status>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3710      	adds	r7, #16
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b084      	sub	sp, #16
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
 800a806:	460b      	mov	r3, r1
 800a808:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a80a:	2300      	movs	r3, #0
 800a80c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a80e:	2300      	movs	r3, #0
 800a810:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a818:	78fa      	ldrb	r2, [r7, #3]
 800a81a:	4611      	mov	r1, r2
 800a81c:	4618      	mov	r0, r3
 800a81e:	f7fa fae3 	bl	8004de8 <HAL_PCD_EP_ClrStall>
 800a822:	4603      	mov	r3, r0
 800a824:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a826:	7bfb      	ldrb	r3, [r7, #15]
 800a828:	4618      	mov	r0, r3
 800a82a:	f000 f8bf 	bl	800a9ac <USBD_Get_USB_Status>
 800a82e:	4603      	mov	r3, r0
 800a830:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a832:	7bbb      	ldrb	r3, [r7, #14]
}
 800a834:	4618      	mov	r0, r3
 800a836:	3710      	adds	r7, #16
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b085      	sub	sp, #20
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	460b      	mov	r3, r1
 800a846:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a84e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a850:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a854:	2b00      	cmp	r3, #0
 800a856:	da0b      	bge.n	800a870 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a858:	78fb      	ldrb	r3, [r7, #3]
 800a85a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a85e:	68f9      	ldr	r1, [r7, #12]
 800a860:	4613      	mov	r3, r2
 800a862:	00db      	lsls	r3, r3, #3
 800a864:	4413      	add	r3, r2
 800a866:	009b      	lsls	r3, r3, #2
 800a868:	440b      	add	r3, r1
 800a86a:	3316      	adds	r3, #22
 800a86c:	781b      	ldrb	r3, [r3, #0]
 800a86e:	e00b      	b.n	800a888 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a870:	78fb      	ldrb	r3, [r7, #3]
 800a872:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a876:	68f9      	ldr	r1, [r7, #12]
 800a878:	4613      	mov	r3, r2
 800a87a:	00db      	lsls	r3, r3, #3
 800a87c:	4413      	add	r3, r2
 800a87e:	009b      	lsls	r3, r3, #2
 800a880:	440b      	add	r3, r1
 800a882:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a886:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	460b      	mov	r3, r1
 800a89e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8ae:	78fa      	ldrb	r2, [r7, #3]
 800a8b0:	4611      	mov	r1, r2
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f7fa f8d0 	bl	8004a58 <HAL_PCD_SetAddress>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8bc:	7bfb      	ldrb	r3, [r7, #15]
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f000 f874 	bl	800a9ac <USBD_Get_USB_Status>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3710      	adds	r7, #16
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}

0800a8d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a8d2:	b580      	push	{r7, lr}
 800a8d4:	b086      	sub	sp, #24
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	60f8      	str	r0, [r7, #12]
 800a8da:	607a      	str	r2, [r7, #4]
 800a8dc:	603b      	str	r3, [r7, #0]
 800a8de:	460b      	mov	r3, r1
 800a8e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a8f0:	7af9      	ldrb	r1, [r7, #11]
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	f7fa f9da 	bl	8004cae <HAL_PCD_EP_Transmit>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8fe:	7dfb      	ldrb	r3, [r7, #23]
 800a900:	4618      	mov	r0, r3
 800a902:	f000 f853 	bl	800a9ac <USBD_Get_USB_Status>
 800a906:	4603      	mov	r3, r0
 800a908:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a90a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3718      	adds	r7, #24
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b086      	sub	sp, #24
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	607a      	str	r2, [r7, #4]
 800a91e:	603b      	str	r3, [r7, #0]
 800a920:	460b      	mov	r3, r1
 800a922:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a924:	2300      	movs	r3, #0
 800a926:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a928:	2300      	movs	r3, #0
 800a92a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a932:	7af9      	ldrb	r1, [r7, #11]
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	f7fa f966 	bl	8004c08 <HAL_PCD_EP_Receive>
 800a93c:	4603      	mov	r3, r0
 800a93e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a940:	7dfb      	ldrb	r3, [r7, #23]
 800a942:	4618      	mov	r0, r3
 800a944:	f000 f832 	bl	800a9ac <USBD_Get_USB_Status>
 800a948:	4603      	mov	r3, r0
 800a94a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a94c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3718      	adds	r7, #24
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}

0800a956 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a956:	b580      	push	{r7, lr}
 800a958:	b082      	sub	sp, #8
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	6078      	str	r0, [r7, #4]
 800a95e:	460b      	mov	r3, r1
 800a960:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a968:	78fa      	ldrb	r2, [r7, #3]
 800a96a:	4611      	mov	r1, r2
 800a96c:	4618      	mov	r0, r3
 800a96e:	f7fa f986 	bl	8004c7e <HAL_PCD_EP_GetRxCount>
 800a972:	4603      	mov	r3, r0
}
 800a974:	4618      	mov	r0, r3
 800a976:	3708      	adds	r7, #8
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a984:	4b03      	ldr	r3, [pc, #12]	@ (800a994 <USBD_static_malloc+0x18>)
}
 800a986:	4618      	mov	r0, r3
 800a988:	370c      	adds	r7, #12
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	20001ef4 	.word	0x20001ef4

0800a998 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]

}
 800a9a0:	bf00      	nop
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b085      	sub	sp, #20
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a9ba:	79fb      	ldrb	r3, [r7, #7]
 800a9bc:	2b03      	cmp	r3, #3
 800a9be:	d817      	bhi.n	800a9f0 <USBD_Get_USB_Status+0x44>
 800a9c0:	a201      	add	r2, pc, #4	@ (adr r2, 800a9c8 <USBD_Get_USB_Status+0x1c>)
 800a9c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c6:	bf00      	nop
 800a9c8:	0800a9d9 	.word	0x0800a9d9
 800a9cc:	0800a9df 	.word	0x0800a9df
 800a9d0:	0800a9e5 	.word	0x0800a9e5
 800a9d4:	0800a9eb 	.word	0x0800a9eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	73fb      	strb	r3, [r7, #15]
    break;
 800a9dc:	e00b      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e2:	e008      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e8:	e005      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ee:	e002      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a9f0:	2303      	movs	r3, #3
 800a9f2:	73fb      	strb	r3, [r7, #15]
    break;
 800a9f4:	bf00      	nop
  }
  return usb_status;
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3714      	adds	r7, #20
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr

0800aa04 <__cvt>:
 800aa04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa08:	ec57 6b10 	vmov	r6, r7, d0
 800aa0c:	2f00      	cmp	r7, #0
 800aa0e:	460c      	mov	r4, r1
 800aa10:	4619      	mov	r1, r3
 800aa12:	463b      	mov	r3, r7
 800aa14:	bfbb      	ittet	lt
 800aa16:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aa1a:	461f      	movlt	r7, r3
 800aa1c:	2300      	movge	r3, #0
 800aa1e:	232d      	movlt	r3, #45	@ 0x2d
 800aa20:	700b      	strb	r3, [r1, #0]
 800aa22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa24:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aa28:	4691      	mov	r9, r2
 800aa2a:	f023 0820 	bic.w	r8, r3, #32
 800aa2e:	bfbc      	itt	lt
 800aa30:	4632      	movlt	r2, r6
 800aa32:	4616      	movlt	r6, r2
 800aa34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa38:	d005      	beq.n	800aa46 <__cvt+0x42>
 800aa3a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aa3e:	d100      	bne.n	800aa42 <__cvt+0x3e>
 800aa40:	3401      	adds	r4, #1
 800aa42:	2102      	movs	r1, #2
 800aa44:	e000      	b.n	800aa48 <__cvt+0x44>
 800aa46:	2103      	movs	r1, #3
 800aa48:	ab03      	add	r3, sp, #12
 800aa4a:	9301      	str	r3, [sp, #4]
 800aa4c:	ab02      	add	r3, sp, #8
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	ec47 6b10 	vmov	d0, r6, r7
 800aa54:	4653      	mov	r3, sl
 800aa56:	4622      	mov	r2, r4
 800aa58:	f000 ff46 	bl	800b8e8 <_dtoa_r>
 800aa5c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aa60:	4605      	mov	r5, r0
 800aa62:	d119      	bne.n	800aa98 <__cvt+0x94>
 800aa64:	f019 0f01 	tst.w	r9, #1
 800aa68:	d00e      	beq.n	800aa88 <__cvt+0x84>
 800aa6a:	eb00 0904 	add.w	r9, r0, r4
 800aa6e:	2200      	movs	r2, #0
 800aa70:	2300      	movs	r3, #0
 800aa72:	4630      	mov	r0, r6
 800aa74:	4639      	mov	r1, r7
 800aa76:	f7f6 f827 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa7a:	b108      	cbz	r0, 800aa80 <__cvt+0x7c>
 800aa7c:	f8cd 900c 	str.w	r9, [sp, #12]
 800aa80:	2230      	movs	r2, #48	@ 0x30
 800aa82:	9b03      	ldr	r3, [sp, #12]
 800aa84:	454b      	cmp	r3, r9
 800aa86:	d31e      	bcc.n	800aac6 <__cvt+0xc2>
 800aa88:	9b03      	ldr	r3, [sp, #12]
 800aa8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa8c:	1b5b      	subs	r3, r3, r5
 800aa8e:	4628      	mov	r0, r5
 800aa90:	6013      	str	r3, [r2, #0]
 800aa92:	b004      	add	sp, #16
 800aa94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa9c:	eb00 0904 	add.w	r9, r0, r4
 800aaa0:	d1e5      	bne.n	800aa6e <__cvt+0x6a>
 800aaa2:	7803      	ldrb	r3, [r0, #0]
 800aaa4:	2b30      	cmp	r3, #48	@ 0x30
 800aaa6:	d10a      	bne.n	800aabe <__cvt+0xba>
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	2300      	movs	r3, #0
 800aaac:	4630      	mov	r0, r6
 800aaae:	4639      	mov	r1, r7
 800aab0:	f7f6 f80a 	bl	8000ac8 <__aeabi_dcmpeq>
 800aab4:	b918      	cbnz	r0, 800aabe <__cvt+0xba>
 800aab6:	f1c4 0401 	rsb	r4, r4, #1
 800aaba:	f8ca 4000 	str.w	r4, [sl]
 800aabe:	f8da 3000 	ldr.w	r3, [sl]
 800aac2:	4499      	add	r9, r3
 800aac4:	e7d3      	b.n	800aa6e <__cvt+0x6a>
 800aac6:	1c59      	adds	r1, r3, #1
 800aac8:	9103      	str	r1, [sp, #12]
 800aaca:	701a      	strb	r2, [r3, #0]
 800aacc:	e7d9      	b.n	800aa82 <__cvt+0x7e>

0800aace <__exponent>:
 800aace:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aad0:	2900      	cmp	r1, #0
 800aad2:	bfba      	itte	lt
 800aad4:	4249      	neglt	r1, r1
 800aad6:	232d      	movlt	r3, #45	@ 0x2d
 800aad8:	232b      	movge	r3, #43	@ 0x2b
 800aada:	2909      	cmp	r1, #9
 800aadc:	7002      	strb	r2, [r0, #0]
 800aade:	7043      	strb	r3, [r0, #1]
 800aae0:	dd29      	ble.n	800ab36 <__exponent+0x68>
 800aae2:	f10d 0307 	add.w	r3, sp, #7
 800aae6:	461d      	mov	r5, r3
 800aae8:	270a      	movs	r7, #10
 800aaea:	461a      	mov	r2, r3
 800aaec:	fbb1 f6f7 	udiv	r6, r1, r7
 800aaf0:	fb07 1416 	mls	r4, r7, r6, r1
 800aaf4:	3430      	adds	r4, #48	@ 0x30
 800aaf6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aafa:	460c      	mov	r4, r1
 800aafc:	2c63      	cmp	r4, #99	@ 0x63
 800aafe:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab02:	4631      	mov	r1, r6
 800ab04:	dcf1      	bgt.n	800aaea <__exponent+0x1c>
 800ab06:	3130      	adds	r1, #48	@ 0x30
 800ab08:	1e94      	subs	r4, r2, #2
 800ab0a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ab0e:	1c41      	adds	r1, r0, #1
 800ab10:	4623      	mov	r3, r4
 800ab12:	42ab      	cmp	r3, r5
 800ab14:	d30a      	bcc.n	800ab2c <__exponent+0x5e>
 800ab16:	f10d 0309 	add.w	r3, sp, #9
 800ab1a:	1a9b      	subs	r3, r3, r2
 800ab1c:	42ac      	cmp	r4, r5
 800ab1e:	bf88      	it	hi
 800ab20:	2300      	movhi	r3, #0
 800ab22:	3302      	adds	r3, #2
 800ab24:	4403      	add	r3, r0
 800ab26:	1a18      	subs	r0, r3, r0
 800ab28:	b003      	add	sp, #12
 800ab2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab2c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab30:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ab34:	e7ed      	b.n	800ab12 <__exponent+0x44>
 800ab36:	2330      	movs	r3, #48	@ 0x30
 800ab38:	3130      	adds	r1, #48	@ 0x30
 800ab3a:	7083      	strb	r3, [r0, #2]
 800ab3c:	70c1      	strb	r1, [r0, #3]
 800ab3e:	1d03      	adds	r3, r0, #4
 800ab40:	e7f1      	b.n	800ab26 <__exponent+0x58>
	...

0800ab44 <_printf_float>:
 800ab44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab48:	b08d      	sub	sp, #52	@ 0x34
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ab50:	4616      	mov	r6, r2
 800ab52:	461f      	mov	r7, r3
 800ab54:	4605      	mov	r5, r0
 800ab56:	f000 fdc5 	bl	800b6e4 <_localeconv_r>
 800ab5a:	6803      	ldr	r3, [r0, #0]
 800ab5c:	9304      	str	r3, [sp, #16]
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f7f5 fb86 	bl	8000270 <strlen>
 800ab64:	2300      	movs	r3, #0
 800ab66:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab68:	f8d8 3000 	ldr.w	r3, [r8]
 800ab6c:	9005      	str	r0, [sp, #20]
 800ab6e:	3307      	adds	r3, #7
 800ab70:	f023 0307 	bic.w	r3, r3, #7
 800ab74:	f103 0208 	add.w	r2, r3, #8
 800ab78:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ab7c:	f8d4 b000 	ldr.w	fp, [r4]
 800ab80:	f8c8 2000 	str.w	r2, [r8]
 800ab84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ab8c:	9307      	str	r3, [sp, #28]
 800ab8e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ab92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ab96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab9a:	4b9c      	ldr	r3, [pc, #624]	@ (800ae0c <_printf_float+0x2c8>)
 800ab9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aba0:	f7f5 ffc4 	bl	8000b2c <__aeabi_dcmpun>
 800aba4:	bb70      	cbnz	r0, 800ac04 <_printf_float+0xc0>
 800aba6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abaa:	4b98      	ldr	r3, [pc, #608]	@ (800ae0c <_printf_float+0x2c8>)
 800abac:	f04f 32ff 	mov.w	r2, #4294967295
 800abb0:	f7f5 ff9e 	bl	8000af0 <__aeabi_dcmple>
 800abb4:	bb30      	cbnz	r0, 800ac04 <_printf_float+0xc0>
 800abb6:	2200      	movs	r2, #0
 800abb8:	2300      	movs	r3, #0
 800abba:	4640      	mov	r0, r8
 800abbc:	4649      	mov	r1, r9
 800abbe:	f7f5 ff8d 	bl	8000adc <__aeabi_dcmplt>
 800abc2:	b110      	cbz	r0, 800abca <_printf_float+0x86>
 800abc4:	232d      	movs	r3, #45	@ 0x2d
 800abc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abca:	4a91      	ldr	r2, [pc, #580]	@ (800ae10 <_printf_float+0x2cc>)
 800abcc:	4b91      	ldr	r3, [pc, #580]	@ (800ae14 <_printf_float+0x2d0>)
 800abce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800abd2:	bf8c      	ite	hi
 800abd4:	4690      	movhi	r8, r2
 800abd6:	4698      	movls	r8, r3
 800abd8:	2303      	movs	r3, #3
 800abda:	6123      	str	r3, [r4, #16]
 800abdc:	f02b 0304 	bic.w	r3, fp, #4
 800abe0:	6023      	str	r3, [r4, #0]
 800abe2:	f04f 0900 	mov.w	r9, #0
 800abe6:	9700      	str	r7, [sp, #0]
 800abe8:	4633      	mov	r3, r6
 800abea:	aa0b      	add	r2, sp, #44	@ 0x2c
 800abec:	4621      	mov	r1, r4
 800abee:	4628      	mov	r0, r5
 800abf0:	f000 f9d2 	bl	800af98 <_printf_common>
 800abf4:	3001      	adds	r0, #1
 800abf6:	f040 808d 	bne.w	800ad14 <_printf_float+0x1d0>
 800abfa:	f04f 30ff 	mov.w	r0, #4294967295
 800abfe:	b00d      	add	sp, #52	@ 0x34
 800ac00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac04:	4642      	mov	r2, r8
 800ac06:	464b      	mov	r3, r9
 800ac08:	4640      	mov	r0, r8
 800ac0a:	4649      	mov	r1, r9
 800ac0c:	f7f5 ff8e 	bl	8000b2c <__aeabi_dcmpun>
 800ac10:	b140      	cbz	r0, 800ac24 <_printf_float+0xe0>
 800ac12:	464b      	mov	r3, r9
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	bfbc      	itt	lt
 800ac18:	232d      	movlt	r3, #45	@ 0x2d
 800ac1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ac1e:	4a7e      	ldr	r2, [pc, #504]	@ (800ae18 <_printf_float+0x2d4>)
 800ac20:	4b7e      	ldr	r3, [pc, #504]	@ (800ae1c <_printf_float+0x2d8>)
 800ac22:	e7d4      	b.n	800abce <_printf_float+0x8a>
 800ac24:	6863      	ldr	r3, [r4, #4]
 800ac26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ac2a:	9206      	str	r2, [sp, #24]
 800ac2c:	1c5a      	adds	r2, r3, #1
 800ac2e:	d13b      	bne.n	800aca8 <_printf_float+0x164>
 800ac30:	2306      	movs	r3, #6
 800ac32:	6063      	str	r3, [r4, #4]
 800ac34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ac38:	2300      	movs	r3, #0
 800ac3a:	6022      	str	r2, [r4, #0]
 800ac3c:	9303      	str	r3, [sp, #12]
 800ac3e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ac40:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ac44:	ab09      	add	r3, sp, #36	@ 0x24
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	6861      	ldr	r1, [r4, #4]
 800ac4a:	ec49 8b10 	vmov	d0, r8, r9
 800ac4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ac52:	4628      	mov	r0, r5
 800ac54:	f7ff fed6 	bl	800aa04 <__cvt>
 800ac58:	9b06      	ldr	r3, [sp, #24]
 800ac5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac5c:	2b47      	cmp	r3, #71	@ 0x47
 800ac5e:	4680      	mov	r8, r0
 800ac60:	d129      	bne.n	800acb6 <_printf_float+0x172>
 800ac62:	1cc8      	adds	r0, r1, #3
 800ac64:	db02      	blt.n	800ac6c <_printf_float+0x128>
 800ac66:	6863      	ldr	r3, [r4, #4]
 800ac68:	4299      	cmp	r1, r3
 800ac6a:	dd41      	ble.n	800acf0 <_printf_float+0x1ac>
 800ac6c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ac70:	fa5f fa8a 	uxtb.w	sl, sl
 800ac74:	3901      	subs	r1, #1
 800ac76:	4652      	mov	r2, sl
 800ac78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ac7c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac7e:	f7ff ff26 	bl	800aace <__exponent>
 800ac82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac84:	1813      	adds	r3, r2, r0
 800ac86:	2a01      	cmp	r2, #1
 800ac88:	4681      	mov	r9, r0
 800ac8a:	6123      	str	r3, [r4, #16]
 800ac8c:	dc02      	bgt.n	800ac94 <_printf_float+0x150>
 800ac8e:	6822      	ldr	r2, [r4, #0]
 800ac90:	07d2      	lsls	r2, r2, #31
 800ac92:	d501      	bpl.n	800ac98 <_printf_float+0x154>
 800ac94:	3301      	adds	r3, #1
 800ac96:	6123      	str	r3, [r4, #16]
 800ac98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d0a2      	beq.n	800abe6 <_printf_float+0xa2>
 800aca0:	232d      	movs	r3, #45	@ 0x2d
 800aca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aca6:	e79e      	b.n	800abe6 <_printf_float+0xa2>
 800aca8:	9a06      	ldr	r2, [sp, #24]
 800acaa:	2a47      	cmp	r2, #71	@ 0x47
 800acac:	d1c2      	bne.n	800ac34 <_printf_float+0xf0>
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d1c0      	bne.n	800ac34 <_printf_float+0xf0>
 800acb2:	2301      	movs	r3, #1
 800acb4:	e7bd      	b.n	800ac32 <_printf_float+0xee>
 800acb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800acba:	d9db      	bls.n	800ac74 <_printf_float+0x130>
 800acbc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800acc0:	d118      	bne.n	800acf4 <_printf_float+0x1b0>
 800acc2:	2900      	cmp	r1, #0
 800acc4:	6863      	ldr	r3, [r4, #4]
 800acc6:	dd0b      	ble.n	800ace0 <_printf_float+0x19c>
 800acc8:	6121      	str	r1, [r4, #16]
 800acca:	b913      	cbnz	r3, 800acd2 <_printf_float+0x18e>
 800accc:	6822      	ldr	r2, [r4, #0]
 800acce:	07d0      	lsls	r0, r2, #31
 800acd0:	d502      	bpl.n	800acd8 <_printf_float+0x194>
 800acd2:	3301      	adds	r3, #1
 800acd4:	440b      	add	r3, r1
 800acd6:	6123      	str	r3, [r4, #16]
 800acd8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800acda:	f04f 0900 	mov.w	r9, #0
 800acde:	e7db      	b.n	800ac98 <_printf_float+0x154>
 800ace0:	b913      	cbnz	r3, 800ace8 <_printf_float+0x1a4>
 800ace2:	6822      	ldr	r2, [r4, #0]
 800ace4:	07d2      	lsls	r2, r2, #31
 800ace6:	d501      	bpl.n	800acec <_printf_float+0x1a8>
 800ace8:	3302      	adds	r3, #2
 800acea:	e7f4      	b.n	800acd6 <_printf_float+0x192>
 800acec:	2301      	movs	r3, #1
 800acee:	e7f2      	b.n	800acd6 <_printf_float+0x192>
 800acf0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800acf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acf6:	4299      	cmp	r1, r3
 800acf8:	db05      	blt.n	800ad06 <_printf_float+0x1c2>
 800acfa:	6823      	ldr	r3, [r4, #0]
 800acfc:	6121      	str	r1, [r4, #16]
 800acfe:	07d8      	lsls	r0, r3, #31
 800ad00:	d5ea      	bpl.n	800acd8 <_printf_float+0x194>
 800ad02:	1c4b      	adds	r3, r1, #1
 800ad04:	e7e7      	b.n	800acd6 <_printf_float+0x192>
 800ad06:	2900      	cmp	r1, #0
 800ad08:	bfd4      	ite	le
 800ad0a:	f1c1 0202 	rsble	r2, r1, #2
 800ad0e:	2201      	movgt	r2, #1
 800ad10:	4413      	add	r3, r2
 800ad12:	e7e0      	b.n	800acd6 <_printf_float+0x192>
 800ad14:	6823      	ldr	r3, [r4, #0]
 800ad16:	055a      	lsls	r2, r3, #21
 800ad18:	d407      	bmi.n	800ad2a <_printf_float+0x1e6>
 800ad1a:	6923      	ldr	r3, [r4, #16]
 800ad1c:	4642      	mov	r2, r8
 800ad1e:	4631      	mov	r1, r6
 800ad20:	4628      	mov	r0, r5
 800ad22:	47b8      	blx	r7
 800ad24:	3001      	adds	r0, #1
 800ad26:	d12b      	bne.n	800ad80 <_printf_float+0x23c>
 800ad28:	e767      	b.n	800abfa <_printf_float+0xb6>
 800ad2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad2e:	f240 80dd 	bls.w	800aeec <_printf_float+0x3a8>
 800ad32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad36:	2200      	movs	r2, #0
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f7f5 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	d033      	beq.n	800adaa <_printf_float+0x266>
 800ad42:	4a37      	ldr	r2, [pc, #220]	@ (800ae20 <_printf_float+0x2dc>)
 800ad44:	2301      	movs	r3, #1
 800ad46:	4631      	mov	r1, r6
 800ad48:	4628      	mov	r0, r5
 800ad4a:	47b8      	blx	r7
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	f43f af54 	beq.w	800abfa <_printf_float+0xb6>
 800ad52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ad56:	4543      	cmp	r3, r8
 800ad58:	db02      	blt.n	800ad60 <_printf_float+0x21c>
 800ad5a:	6823      	ldr	r3, [r4, #0]
 800ad5c:	07d8      	lsls	r0, r3, #31
 800ad5e:	d50f      	bpl.n	800ad80 <_printf_float+0x23c>
 800ad60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad64:	4631      	mov	r1, r6
 800ad66:	4628      	mov	r0, r5
 800ad68:	47b8      	blx	r7
 800ad6a:	3001      	adds	r0, #1
 800ad6c:	f43f af45 	beq.w	800abfa <_printf_float+0xb6>
 800ad70:	f04f 0900 	mov.w	r9, #0
 800ad74:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad78:	f104 0a1a 	add.w	sl, r4, #26
 800ad7c:	45c8      	cmp	r8, r9
 800ad7e:	dc09      	bgt.n	800ad94 <_printf_float+0x250>
 800ad80:	6823      	ldr	r3, [r4, #0]
 800ad82:	079b      	lsls	r3, r3, #30
 800ad84:	f100 8103 	bmi.w	800af8e <_printf_float+0x44a>
 800ad88:	68e0      	ldr	r0, [r4, #12]
 800ad8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad8c:	4298      	cmp	r0, r3
 800ad8e:	bfb8      	it	lt
 800ad90:	4618      	movlt	r0, r3
 800ad92:	e734      	b.n	800abfe <_printf_float+0xba>
 800ad94:	2301      	movs	r3, #1
 800ad96:	4652      	mov	r2, sl
 800ad98:	4631      	mov	r1, r6
 800ad9a:	4628      	mov	r0, r5
 800ad9c:	47b8      	blx	r7
 800ad9e:	3001      	adds	r0, #1
 800ada0:	f43f af2b 	beq.w	800abfa <_printf_float+0xb6>
 800ada4:	f109 0901 	add.w	r9, r9, #1
 800ada8:	e7e8      	b.n	800ad7c <_printf_float+0x238>
 800adaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adac:	2b00      	cmp	r3, #0
 800adae:	dc39      	bgt.n	800ae24 <_printf_float+0x2e0>
 800adb0:	4a1b      	ldr	r2, [pc, #108]	@ (800ae20 <_printf_float+0x2dc>)
 800adb2:	2301      	movs	r3, #1
 800adb4:	4631      	mov	r1, r6
 800adb6:	4628      	mov	r0, r5
 800adb8:	47b8      	blx	r7
 800adba:	3001      	adds	r0, #1
 800adbc:	f43f af1d 	beq.w	800abfa <_printf_float+0xb6>
 800adc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800adc4:	ea59 0303 	orrs.w	r3, r9, r3
 800adc8:	d102      	bne.n	800add0 <_printf_float+0x28c>
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	07d9      	lsls	r1, r3, #31
 800adce:	d5d7      	bpl.n	800ad80 <_printf_float+0x23c>
 800add0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800add4:	4631      	mov	r1, r6
 800add6:	4628      	mov	r0, r5
 800add8:	47b8      	blx	r7
 800adda:	3001      	adds	r0, #1
 800addc:	f43f af0d 	beq.w	800abfa <_printf_float+0xb6>
 800ade0:	f04f 0a00 	mov.w	sl, #0
 800ade4:	f104 0b1a 	add.w	fp, r4, #26
 800ade8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adea:	425b      	negs	r3, r3
 800adec:	4553      	cmp	r3, sl
 800adee:	dc01      	bgt.n	800adf4 <_printf_float+0x2b0>
 800adf0:	464b      	mov	r3, r9
 800adf2:	e793      	b.n	800ad1c <_printf_float+0x1d8>
 800adf4:	2301      	movs	r3, #1
 800adf6:	465a      	mov	r2, fp
 800adf8:	4631      	mov	r1, r6
 800adfa:	4628      	mov	r0, r5
 800adfc:	47b8      	blx	r7
 800adfe:	3001      	adds	r0, #1
 800ae00:	f43f aefb 	beq.w	800abfa <_printf_float+0xb6>
 800ae04:	f10a 0a01 	add.w	sl, sl, #1
 800ae08:	e7ee      	b.n	800ade8 <_printf_float+0x2a4>
 800ae0a:	bf00      	nop
 800ae0c:	7fefffff 	.word	0x7fefffff
 800ae10:	0800d8bc 	.word	0x0800d8bc
 800ae14:	0800d8b8 	.word	0x0800d8b8
 800ae18:	0800d8c4 	.word	0x0800d8c4
 800ae1c:	0800d8c0 	.word	0x0800d8c0
 800ae20:	0800d8c8 	.word	0x0800d8c8
 800ae24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae2a:	4553      	cmp	r3, sl
 800ae2c:	bfa8      	it	ge
 800ae2e:	4653      	movge	r3, sl
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	4699      	mov	r9, r3
 800ae34:	dc36      	bgt.n	800aea4 <_printf_float+0x360>
 800ae36:	f04f 0b00 	mov.w	fp, #0
 800ae3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae3e:	f104 021a 	add.w	r2, r4, #26
 800ae42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae44:	9306      	str	r3, [sp, #24]
 800ae46:	eba3 0309 	sub.w	r3, r3, r9
 800ae4a:	455b      	cmp	r3, fp
 800ae4c:	dc31      	bgt.n	800aeb2 <_printf_float+0x36e>
 800ae4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae50:	459a      	cmp	sl, r3
 800ae52:	dc3a      	bgt.n	800aeca <_printf_float+0x386>
 800ae54:	6823      	ldr	r3, [r4, #0]
 800ae56:	07da      	lsls	r2, r3, #31
 800ae58:	d437      	bmi.n	800aeca <_printf_float+0x386>
 800ae5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5c:	ebaa 0903 	sub.w	r9, sl, r3
 800ae60:	9b06      	ldr	r3, [sp, #24]
 800ae62:	ebaa 0303 	sub.w	r3, sl, r3
 800ae66:	4599      	cmp	r9, r3
 800ae68:	bfa8      	it	ge
 800ae6a:	4699      	movge	r9, r3
 800ae6c:	f1b9 0f00 	cmp.w	r9, #0
 800ae70:	dc33      	bgt.n	800aeda <_printf_float+0x396>
 800ae72:	f04f 0800 	mov.w	r8, #0
 800ae76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae7a:	f104 0b1a 	add.w	fp, r4, #26
 800ae7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae80:	ebaa 0303 	sub.w	r3, sl, r3
 800ae84:	eba3 0309 	sub.w	r3, r3, r9
 800ae88:	4543      	cmp	r3, r8
 800ae8a:	f77f af79 	ble.w	800ad80 <_printf_float+0x23c>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	465a      	mov	r2, fp
 800ae92:	4631      	mov	r1, r6
 800ae94:	4628      	mov	r0, r5
 800ae96:	47b8      	blx	r7
 800ae98:	3001      	adds	r0, #1
 800ae9a:	f43f aeae 	beq.w	800abfa <_printf_float+0xb6>
 800ae9e:	f108 0801 	add.w	r8, r8, #1
 800aea2:	e7ec      	b.n	800ae7e <_printf_float+0x33a>
 800aea4:	4642      	mov	r2, r8
 800aea6:	4631      	mov	r1, r6
 800aea8:	4628      	mov	r0, r5
 800aeaa:	47b8      	blx	r7
 800aeac:	3001      	adds	r0, #1
 800aeae:	d1c2      	bne.n	800ae36 <_printf_float+0x2f2>
 800aeb0:	e6a3      	b.n	800abfa <_printf_float+0xb6>
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	4631      	mov	r1, r6
 800aeb6:	4628      	mov	r0, r5
 800aeb8:	9206      	str	r2, [sp, #24]
 800aeba:	47b8      	blx	r7
 800aebc:	3001      	adds	r0, #1
 800aebe:	f43f ae9c 	beq.w	800abfa <_printf_float+0xb6>
 800aec2:	9a06      	ldr	r2, [sp, #24]
 800aec4:	f10b 0b01 	add.w	fp, fp, #1
 800aec8:	e7bb      	b.n	800ae42 <_printf_float+0x2fe>
 800aeca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aece:	4631      	mov	r1, r6
 800aed0:	4628      	mov	r0, r5
 800aed2:	47b8      	blx	r7
 800aed4:	3001      	adds	r0, #1
 800aed6:	d1c0      	bne.n	800ae5a <_printf_float+0x316>
 800aed8:	e68f      	b.n	800abfa <_printf_float+0xb6>
 800aeda:	9a06      	ldr	r2, [sp, #24]
 800aedc:	464b      	mov	r3, r9
 800aede:	4442      	add	r2, r8
 800aee0:	4631      	mov	r1, r6
 800aee2:	4628      	mov	r0, r5
 800aee4:	47b8      	blx	r7
 800aee6:	3001      	adds	r0, #1
 800aee8:	d1c3      	bne.n	800ae72 <_printf_float+0x32e>
 800aeea:	e686      	b.n	800abfa <_printf_float+0xb6>
 800aeec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aef0:	f1ba 0f01 	cmp.w	sl, #1
 800aef4:	dc01      	bgt.n	800aefa <_printf_float+0x3b6>
 800aef6:	07db      	lsls	r3, r3, #31
 800aef8:	d536      	bpl.n	800af68 <_printf_float+0x424>
 800aefa:	2301      	movs	r3, #1
 800aefc:	4642      	mov	r2, r8
 800aefe:	4631      	mov	r1, r6
 800af00:	4628      	mov	r0, r5
 800af02:	47b8      	blx	r7
 800af04:	3001      	adds	r0, #1
 800af06:	f43f ae78 	beq.w	800abfa <_printf_float+0xb6>
 800af0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af0e:	4631      	mov	r1, r6
 800af10:	4628      	mov	r0, r5
 800af12:	47b8      	blx	r7
 800af14:	3001      	adds	r0, #1
 800af16:	f43f ae70 	beq.w	800abfa <_printf_float+0xb6>
 800af1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af1e:	2200      	movs	r2, #0
 800af20:	2300      	movs	r3, #0
 800af22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af26:	f7f5 fdcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800af2a:	b9c0      	cbnz	r0, 800af5e <_printf_float+0x41a>
 800af2c:	4653      	mov	r3, sl
 800af2e:	f108 0201 	add.w	r2, r8, #1
 800af32:	4631      	mov	r1, r6
 800af34:	4628      	mov	r0, r5
 800af36:	47b8      	blx	r7
 800af38:	3001      	adds	r0, #1
 800af3a:	d10c      	bne.n	800af56 <_printf_float+0x412>
 800af3c:	e65d      	b.n	800abfa <_printf_float+0xb6>
 800af3e:	2301      	movs	r3, #1
 800af40:	465a      	mov	r2, fp
 800af42:	4631      	mov	r1, r6
 800af44:	4628      	mov	r0, r5
 800af46:	47b8      	blx	r7
 800af48:	3001      	adds	r0, #1
 800af4a:	f43f ae56 	beq.w	800abfa <_printf_float+0xb6>
 800af4e:	f108 0801 	add.w	r8, r8, #1
 800af52:	45d0      	cmp	r8, sl
 800af54:	dbf3      	blt.n	800af3e <_printf_float+0x3fa>
 800af56:	464b      	mov	r3, r9
 800af58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800af5c:	e6df      	b.n	800ad1e <_printf_float+0x1da>
 800af5e:	f04f 0800 	mov.w	r8, #0
 800af62:	f104 0b1a 	add.w	fp, r4, #26
 800af66:	e7f4      	b.n	800af52 <_printf_float+0x40e>
 800af68:	2301      	movs	r3, #1
 800af6a:	4642      	mov	r2, r8
 800af6c:	e7e1      	b.n	800af32 <_printf_float+0x3ee>
 800af6e:	2301      	movs	r3, #1
 800af70:	464a      	mov	r2, r9
 800af72:	4631      	mov	r1, r6
 800af74:	4628      	mov	r0, r5
 800af76:	47b8      	blx	r7
 800af78:	3001      	adds	r0, #1
 800af7a:	f43f ae3e 	beq.w	800abfa <_printf_float+0xb6>
 800af7e:	f108 0801 	add.w	r8, r8, #1
 800af82:	68e3      	ldr	r3, [r4, #12]
 800af84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af86:	1a5b      	subs	r3, r3, r1
 800af88:	4543      	cmp	r3, r8
 800af8a:	dcf0      	bgt.n	800af6e <_printf_float+0x42a>
 800af8c:	e6fc      	b.n	800ad88 <_printf_float+0x244>
 800af8e:	f04f 0800 	mov.w	r8, #0
 800af92:	f104 0919 	add.w	r9, r4, #25
 800af96:	e7f4      	b.n	800af82 <_printf_float+0x43e>

0800af98 <_printf_common>:
 800af98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af9c:	4616      	mov	r6, r2
 800af9e:	4698      	mov	r8, r3
 800afa0:	688a      	ldr	r2, [r1, #8]
 800afa2:	690b      	ldr	r3, [r1, #16]
 800afa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800afa8:	4293      	cmp	r3, r2
 800afaa:	bfb8      	it	lt
 800afac:	4613      	movlt	r3, r2
 800afae:	6033      	str	r3, [r6, #0]
 800afb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800afb4:	4607      	mov	r7, r0
 800afb6:	460c      	mov	r4, r1
 800afb8:	b10a      	cbz	r2, 800afbe <_printf_common+0x26>
 800afba:	3301      	adds	r3, #1
 800afbc:	6033      	str	r3, [r6, #0]
 800afbe:	6823      	ldr	r3, [r4, #0]
 800afc0:	0699      	lsls	r1, r3, #26
 800afc2:	bf42      	ittt	mi
 800afc4:	6833      	ldrmi	r3, [r6, #0]
 800afc6:	3302      	addmi	r3, #2
 800afc8:	6033      	strmi	r3, [r6, #0]
 800afca:	6825      	ldr	r5, [r4, #0]
 800afcc:	f015 0506 	ands.w	r5, r5, #6
 800afd0:	d106      	bne.n	800afe0 <_printf_common+0x48>
 800afd2:	f104 0a19 	add.w	sl, r4, #25
 800afd6:	68e3      	ldr	r3, [r4, #12]
 800afd8:	6832      	ldr	r2, [r6, #0]
 800afda:	1a9b      	subs	r3, r3, r2
 800afdc:	42ab      	cmp	r3, r5
 800afde:	dc26      	bgt.n	800b02e <_printf_common+0x96>
 800afe0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800afe4:	6822      	ldr	r2, [r4, #0]
 800afe6:	3b00      	subs	r3, #0
 800afe8:	bf18      	it	ne
 800afea:	2301      	movne	r3, #1
 800afec:	0692      	lsls	r2, r2, #26
 800afee:	d42b      	bmi.n	800b048 <_printf_common+0xb0>
 800aff0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aff4:	4641      	mov	r1, r8
 800aff6:	4638      	mov	r0, r7
 800aff8:	47c8      	blx	r9
 800affa:	3001      	adds	r0, #1
 800affc:	d01e      	beq.n	800b03c <_printf_common+0xa4>
 800affe:	6823      	ldr	r3, [r4, #0]
 800b000:	6922      	ldr	r2, [r4, #16]
 800b002:	f003 0306 	and.w	r3, r3, #6
 800b006:	2b04      	cmp	r3, #4
 800b008:	bf02      	ittt	eq
 800b00a:	68e5      	ldreq	r5, [r4, #12]
 800b00c:	6833      	ldreq	r3, [r6, #0]
 800b00e:	1aed      	subeq	r5, r5, r3
 800b010:	68a3      	ldr	r3, [r4, #8]
 800b012:	bf0c      	ite	eq
 800b014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b018:	2500      	movne	r5, #0
 800b01a:	4293      	cmp	r3, r2
 800b01c:	bfc4      	itt	gt
 800b01e:	1a9b      	subgt	r3, r3, r2
 800b020:	18ed      	addgt	r5, r5, r3
 800b022:	2600      	movs	r6, #0
 800b024:	341a      	adds	r4, #26
 800b026:	42b5      	cmp	r5, r6
 800b028:	d11a      	bne.n	800b060 <_printf_common+0xc8>
 800b02a:	2000      	movs	r0, #0
 800b02c:	e008      	b.n	800b040 <_printf_common+0xa8>
 800b02e:	2301      	movs	r3, #1
 800b030:	4652      	mov	r2, sl
 800b032:	4641      	mov	r1, r8
 800b034:	4638      	mov	r0, r7
 800b036:	47c8      	blx	r9
 800b038:	3001      	adds	r0, #1
 800b03a:	d103      	bne.n	800b044 <_printf_common+0xac>
 800b03c:	f04f 30ff 	mov.w	r0, #4294967295
 800b040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b044:	3501      	adds	r5, #1
 800b046:	e7c6      	b.n	800afd6 <_printf_common+0x3e>
 800b048:	18e1      	adds	r1, r4, r3
 800b04a:	1c5a      	adds	r2, r3, #1
 800b04c:	2030      	movs	r0, #48	@ 0x30
 800b04e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b052:	4422      	add	r2, r4
 800b054:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b058:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b05c:	3302      	adds	r3, #2
 800b05e:	e7c7      	b.n	800aff0 <_printf_common+0x58>
 800b060:	2301      	movs	r3, #1
 800b062:	4622      	mov	r2, r4
 800b064:	4641      	mov	r1, r8
 800b066:	4638      	mov	r0, r7
 800b068:	47c8      	blx	r9
 800b06a:	3001      	adds	r0, #1
 800b06c:	d0e6      	beq.n	800b03c <_printf_common+0xa4>
 800b06e:	3601      	adds	r6, #1
 800b070:	e7d9      	b.n	800b026 <_printf_common+0x8e>
	...

0800b074 <_printf_i>:
 800b074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b078:	7e0f      	ldrb	r7, [r1, #24]
 800b07a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b07c:	2f78      	cmp	r7, #120	@ 0x78
 800b07e:	4691      	mov	r9, r2
 800b080:	4680      	mov	r8, r0
 800b082:	460c      	mov	r4, r1
 800b084:	469a      	mov	sl, r3
 800b086:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b08a:	d807      	bhi.n	800b09c <_printf_i+0x28>
 800b08c:	2f62      	cmp	r7, #98	@ 0x62
 800b08e:	d80a      	bhi.n	800b0a6 <_printf_i+0x32>
 800b090:	2f00      	cmp	r7, #0
 800b092:	f000 80d1 	beq.w	800b238 <_printf_i+0x1c4>
 800b096:	2f58      	cmp	r7, #88	@ 0x58
 800b098:	f000 80b8 	beq.w	800b20c <_printf_i+0x198>
 800b09c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b0a4:	e03a      	b.n	800b11c <_printf_i+0xa8>
 800b0a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b0aa:	2b15      	cmp	r3, #21
 800b0ac:	d8f6      	bhi.n	800b09c <_printf_i+0x28>
 800b0ae:	a101      	add	r1, pc, #4	@ (adr r1, 800b0b4 <_printf_i+0x40>)
 800b0b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0b4:	0800b10d 	.word	0x0800b10d
 800b0b8:	0800b121 	.word	0x0800b121
 800b0bc:	0800b09d 	.word	0x0800b09d
 800b0c0:	0800b09d 	.word	0x0800b09d
 800b0c4:	0800b09d 	.word	0x0800b09d
 800b0c8:	0800b09d 	.word	0x0800b09d
 800b0cc:	0800b121 	.word	0x0800b121
 800b0d0:	0800b09d 	.word	0x0800b09d
 800b0d4:	0800b09d 	.word	0x0800b09d
 800b0d8:	0800b09d 	.word	0x0800b09d
 800b0dc:	0800b09d 	.word	0x0800b09d
 800b0e0:	0800b21f 	.word	0x0800b21f
 800b0e4:	0800b14b 	.word	0x0800b14b
 800b0e8:	0800b1d9 	.word	0x0800b1d9
 800b0ec:	0800b09d 	.word	0x0800b09d
 800b0f0:	0800b09d 	.word	0x0800b09d
 800b0f4:	0800b241 	.word	0x0800b241
 800b0f8:	0800b09d 	.word	0x0800b09d
 800b0fc:	0800b14b 	.word	0x0800b14b
 800b100:	0800b09d 	.word	0x0800b09d
 800b104:	0800b09d 	.word	0x0800b09d
 800b108:	0800b1e1 	.word	0x0800b1e1
 800b10c:	6833      	ldr	r3, [r6, #0]
 800b10e:	1d1a      	adds	r2, r3, #4
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	6032      	str	r2, [r6, #0]
 800b114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b118:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b11c:	2301      	movs	r3, #1
 800b11e:	e09c      	b.n	800b25a <_printf_i+0x1e6>
 800b120:	6833      	ldr	r3, [r6, #0]
 800b122:	6820      	ldr	r0, [r4, #0]
 800b124:	1d19      	adds	r1, r3, #4
 800b126:	6031      	str	r1, [r6, #0]
 800b128:	0606      	lsls	r6, r0, #24
 800b12a:	d501      	bpl.n	800b130 <_printf_i+0xbc>
 800b12c:	681d      	ldr	r5, [r3, #0]
 800b12e:	e003      	b.n	800b138 <_printf_i+0xc4>
 800b130:	0645      	lsls	r5, r0, #25
 800b132:	d5fb      	bpl.n	800b12c <_printf_i+0xb8>
 800b134:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b138:	2d00      	cmp	r5, #0
 800b13a:	da03      	bge.n	800b144 <_printf_i+0xd0>
 800b13c:	232d      	movs	r3, #45	@ 0x2d
 800b13e:	426d      	negs	r5, r5
 800b140:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b144:	4858      	ldr	r0, [pc, #352]	@ (800b2a8 <_printf_i+0x234>)
 800b146:	230a      	movs	r3, #10
 800b148:	e011      	b.n	800b16e <_printf_i+0xfa>
 800b14a:	6821      	ldr	r1, [r4, #0]
 800b14c:	6833      	ldr	r3, [r6, #0]
 800b14e:	0608      	lsls	r0, r1, #24
 800b150:	f853 5b04 	ldr.w	r5, [r3], #4
 800b154:	d402      	bmi.n	800b15c <_printf_i+0xe8>
 800b156:	0649      	lsls	r1, r1, #25
 800b158:	bf48      	it	mi
 800b15a:	b2ad      	uxthmi	r5, r5
 800b15c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b15e:	4852      	ldr	r0, [pc, #328]	@ (800b2a8 <_printf_i+0x234>)
 800b160:	6033      	str	r3, [r6, #0]
 800b162:	bf14      	ite	ne
 800b164:	230a      	movne	r3, #10
 800b166:	2308      	moveq	r3, #8
 800b168:	2100      	movs	r1, #0
 800b16a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b16e:	6866      	ldr	r6, [r4, #4]
 800b170:	60a6      	str	r6, [r4, #8]
 800b172:	2e00      	cmp	r6, #0
 800b174:	db05      	blt.n	800b182 <_printf_i+0x10e>
 800b176:	6821      	ldr	r1, [r4, #0]
 800b178:	432e      	orrs	r6, r5
 800b17a:	f021 0104 	bic.w	r1, r1, #4
 800b17e:	6021      	str	r1, [r4, #0]
 800b180:	d04b      	beq.n	800b21a <_printf_i+0x1a6>
 800b182:	4616      	mov	r6, r2
 800b184:	fbb5 f1f3 	udiv	r1, r5, r3
 800b188:	fb03 5711 	mls	r7, r3, r1, r5
 800b18c:	5dc7      	ldrb	r7, [r0, r7]
 800b18e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b192:	462f      	mov	r7, r5
 800b194:	42bb      	cmp	r3, r7
 800b196:	460d      	mov	r5, r1
 800b198:	d9f4      	bls.n	800b184 <_printf_i+0x110>
 800b19a:	2b08      	cmp	r3, #8
 800b19c:	d10b      	bne.n	800b1b6 <_printf_i+0x142>
 800b19e:	6823      	ldr	r3, [r4, #0]
 800b1a0:	07df      	lsls	r7, r3, #31
 800b1a2:	d508      	bpl.n	800b1b6 <_printf_i+0x142>
 800b1a4:	6923      	ldr	r3, [r4, #16]
 800b1a6:	6861      	ldr	r1, [r4, #4]
 800b1a8:	4299      	cmp	r1, r3
 800b1aa:	bfde      	ittt	le
 800b1ac:	2330      	movle	r3, #48	@ 0x30
 800b1ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b1b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b1b6:	1b92      	subs	r2, r2, r6
 800b1b8:	6122      	str	r2, [r4, #16]
 800b1ba:	f8cd a000 	str.w	sl, [sp]
 800b1be:	464b      	mov	r3, r9
 800b1c0:	aa03      	add	r2, sp, #12
 800b1c2:	4621      	mov	r1, r4
 800b1c4:	4640      	mov	r0, r8
 800b1c6:	f7ff fee7 	bl	800af98 <_printf_common>
 800b1ca:	3001      	adds	r0, #1
 800b1cc:	d14a      	bne.n	800b264 <_printf_i+0x1f0>
 800b1ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d2:	b004      	add	sp, #16
 800b1d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1d8:	6823      	ldr	r3, [r4, #0]
 800b1da:	f043 0320 	orr.w	r3, r3, #32
 800b1de:	6023      	str	r3, [r4, #0]
 800b1e0:	4832      	ldr	r0, [pc, #200]	@ (800b2ac <_printf_i+0x238>)
 800b1e2:	2778      	movs	r7, #120	@ 0x78
 800b1e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b1e8:	6823      	ldr	r3, [r4, #0]
 800b1ea:	6831      	ldr	r1, [r6, #0]
 800b1ec:	061f      	lsls	r7, r3, #24
 800b1ee:	f851 5b04 	ldr.w	r5, [r1], #4
 800b1f2:	d402      	bmi.n	800b1fa <_printf_i+0x186>
 800b1f4:	065f      	lsls	r7, r3, #25
 800b1f6:	bf48      	it	mi
 800b1f8:	b2ad      	uxthmi	r5, r5
 800b1fa:	6031      	str	r1, [r6, #0]
 800b1fc:	07d9      	lsls	r1, r3, #31
 800b1fe:	bf44      	itt	mi
 800b200:	f043 0320 	orrmi.w	r3, r3, #32
 800b204:	6023      	strmi	r3, [r4, #0]
 800b206:	b11d      	cbz	r5, 800b210 <_printf_i+0x19c>
 800b208:	2310      	movs	r3, #16
 800b20a:	e7ad      	b.n	800b168 <_printf_i+0xf4>
 800b20c:	4826      	ldr	r0, [pc, #152]	@ (800b2a8 <_printf_i+0x234>)
 800b20e:	e7e9      	b.n	800b1e4 <_printf_i+0x170>
 800b210:	6823      	ldr	r3, [r4, #0]
 800b212:	f023 0320 	bic.w	r3, r3, #32
 800b216:	6023      	str	r3, [r4, #0]
 800b218:	e7f6      	b.n	800b208 <_printf_i+0x194>
 800b21a:	4616      	mov	r6, r2
 800b21c:	e7bd      	b.n	800b19a <_printf_i+0x126>
 800b21e:	6833      	ldr	r3, [r6, #0]
 800b220:	6825      	ldr	r5, [r4, #0]
 800b222:	6961      	ldr	r1, [r4, #20]
 800b224:	1d18      	adds	r0, r3, #4
 800b226:	6030      	str	r0, [r6, #0]
 800b228:	062e      	lsls	r6, r5, #24
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	d501      	bpl.n	800b232 <_printf_i+0x1be>
 800b22e:	6019      	str	r1, [r3, #0]
 800b230:	e002      	b.n	800b238 <_printf_i+0x1c4>
 800b232:	0668      	lsls	r0, r5, #25
 800b234:	d5fb      	bpl.n	800b22e <_printf_i+0x1ba>
 800b236:	8019      	strh	r1, [r3, #0]
 800b238:	2300      	movs	r3, #0
 800b23a:	6123      	str	r3, [r4, #16]
 800b23c:	4616      	mov	r6, r2
 800b23e:	e7bc      	b.n	800b1ba <_printf_i+0x146>
 800b240:	6833      	ldr	r3, [r6, #0]
 800b242:	1d1a      	adds	r2, r3, #4
 800b244:	6032      	str	r2, [r6, #0]
 800b246:	681e      	ldr	r6, [r3, #0]
 800b248:	6862      	ldr	r2, [r4, #4]
 800b24a:	2100      	movs	r1, #0
 800b24c:	4630      	mov	r0, r6
 800b24e:	f7f4 ffbf 	bl	80001d0 <memchr>
 800b252:	b108      	cbz	r0, 800b258 <_printf_i+0x1e4>
 800b254:	1b80      	subs	r0, r0, r6
 800b256:	6060      	str	r0, [r4, #4]
 800b258:	6863      	ldr	r3, [r4, #4]
 800b25a:	6123      	str	r3, [r4, #16]
 800b25c:	2300      	movs	r3, #0
 800b25e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b262:	e7aa      	b.n	800b1ba <_printf_i+0x146>
 800b264:	6923      	ldr	r3, [r4, #16]
 800b266:	4632      	mov	r2, r6
 800b268:	4649      	mov	r1, r9
 800b26a:	4640      	mov	r0, r8
 800b26c:	47d0      	blx	sl
 800b26e:	3001      	adds	r0, #1
 800b270:	d0ad      	beq.n	800b1ce <_printf_i+0x15a>
 800b272:	6823      	ldr	r3, [r4, #0]
 800b274:	079b      	lsls	r3, r3, #30
 800b276:	d413      	bmi.n	800b2a0 <_printf_i+0x22c>
 800b278:	68e0      	ldr	r0, [r4, #12]
 800b27a:	9b03      	ldr	r3, [sp, #12]
 800b27c:	4298      	cmp	r0, r3
 800b27e:	bfb8      	it	lt
 800b280:	4618      	movlt	r0, r3
 800b282:	e7a6      	b.n	800b1d2 <_printf_i+0x15e>
 800b284:	2301      	movs	r3, #1
 800b286:	4632      	mov	r2, r6
 800b288:	4649      	mov	r1, r9
 800b28a:	4640      	mov	r0, r8
 800b28c:	47d0      	blx	sl
 800b28e:	3001      	adds	r0, #1
 800b290:	d09d      	beq.n	800b1ce <_printf_i+0x15a>
 800b292:	3501      	adds	r5, #1
 800b294:	68e3      	ldr	r3, [r4, #12]
 800b296:	9903      	ldr	r1, [sp, #12]
 800b298:	1a5b      	subs	r3, r3, r1
 800b29a:	42ab      	cmp	r3, r5
 800b29c:	dcf2      	bgt.n	800b284 <_printf_i+0x210>
 800b29e:	e7eb      	b.n	800b278 <_printf_i+0x204>
 800b2a0:	2500      	movs	r5, #0
 800b2a2:	f104 0619 	add.w	r6, r4, #25
 800b2a6:	e7f5      	b.n	800b294 <_printf_i+0x220>
 800b2a8:	0800d8ca 	.word	0x0800d8ca
 800b2ac:	0800d8db 	.word	0x0800d8db

0800b2b0 <std>:
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	b510      	push	{r4, lr}
 800b2b4:	4604      	mov	r4, r0
 800b2b6:	e9c0 3300 	strd	r3, r3, [r0]
 800b2ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b2be:	6083      	str	r3, [r0, #8]
 800b2c0:	8181      	strh	r1, [r0, #12]
 800b2c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b2c4:	81c2      	strh	r2, [r0, #14]
 800b2c6:	6183      	str	r3, [r0, #24]
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	2208      	movs	r2, #8
 800b2cc:	305c      	adds	r0, #92	@ 0x5c
 800b2ce:	f000 fa01 	bl	800b6d4 <memset>
 800b2d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b308 <std+0x58>)
 800b2d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b2d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b30c <std+0x5c>)
 800b2d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b2da:	4b0d      	ldr	r3, [pc, #52]	@ (800b310 <std+0x60>)
 800b2dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b2de:	4b0d      	ldr	r3, [pc, #52]	@ (800b314 <std+0x64>)
 800b2e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b318 <std+0x68>)
 800b2e4:	6224      	str	r4, [r4, #32]
 800b2e6:	429c      	cmp	r4, r3
 800b2e8:	d006      	beq.n	800b2f8 <std+0x48>
 800b2ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b2ee:	4294      	cmp	r4, r2
 800b2f0:	d002      	beq.n	800b2f8 <std+0x48>
 800b2f2:	33d0      	adds	r3, #208	@ 0xd0
 800b2f4:	429c      	cmp	r4, r3
 800b2f6:	d105      	bne.n	800b304 <std+0x54>
 800b2f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b2fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b300:	f000 ba64 	b.w	800b7cc <__retarget_lock_init_recursive>
 800b304:	bd10      	pop	{r4, pc}
 800b306:	bf00      	nop
 800b308:	0800b525 	.word	0x0800b525
 800b30c:	0800b547 	.word	0x0800b547
 800b310:	0800b57f 	.word	0x0800b57f
 800b314:	0800b5a3 	.word	0x0800b5a3
 800b318:	20002114 	.word	0x20002114

0800b31c <stdio_exit_handler>:
 800b31c:	4a02      	ldr	r2, [pc, #8]	@ (800b328 <stdio_exit_handler+0xc>)
 800b31e:	4903      	ldr	r1, [pc, #12]	@ (800b32c <stdio_exit_handler+0x10>)
 800b320:	4803      	ldr	r0, [pc, #12]	@ (800b330 <stdio_exit_handler+0x14>)
 800b322:	f000 b869 	b.w	800b3f8 <_fwalk_sglue>
 800b326:	bf00      	nop
 800b328:	2000010c 	.word	0x2000010c
 800b32c:	0800d109 	.word	0x0800d109
 800b330:	2000011c 	.word	0x2000011c

0800b334 <cleanup_stdio>:
 800b334:	6841      	ldr	r1, [r0, #4]
 800b336:	4b0c      	ldr	r3, [pc, #48]	@ (800b368 <cleanup_stdio+0x34>)
 800b338:	4299      	cmp	r1, r3
 800b33a:	b510      	push	{r4, lr}
 800b33c:	4604      	mov	r4, r0
 800b33e:	d001      	beq.n	800b344 <cleanup_stdio+0x10>
 800b340:	f001 fee2 	bl	800d108 <_fflush_r>
 800b344:	68a1      	ldr	r1, [r4, #8]
 800b346:	4b09      	ldr	r3, [pc, #36]	@ (800b36c <cleanup_stdio+0x38>)
 800b348:	4299      	cmp	r1, r3
 800b34a:	d002      	beq.n	800b352 <cleanup_stdio+0x1e>
 800b34c:	4620      	mov	r0, r4
 800b34e:	f001 fedb 	bl	800d108 <_fflush_r>
 800b352:	68e1      	ldr	r1, [r4, #12]
 800b354:	4b06      	ldr	r3, [pc, #24]	@ (800b370 <cleanup_stdio+0x3c>)
 800b356:	4299      	cmp	r1, r3
 800b358:	d004      	beq.n	800b364 <cleanup_stdio+0x30>
 800b35a:	4620      	mov	r0, r4
 800b35c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b360:	f001 bed2 	b.w	800d108 <_fflush_r>
 800b364:	bd10      	pop	{r4, pc}
 800b366:	bf00      	nop
 800b368:	20002114 	.word	0x20002114
 800b36c:	2000217c 	.word	0x2000217c
 800b370:	200021e4 	.word	0x200021e4

0800b374 <global_stdio_init.part.0>:
 800b374:	b510      	push	{r4, lr}
 800b376:	4b0b      	ldr	r3, [pc, #44]	@ (800b3a4 <global_stdio_init.part.0+0x30>)
 800b378:	4c0b      	ldr	r4, [pc, #44]	@ (800b3a8 <global_stdio_init.part.0+0x34>)
 800b37a:	4a0c      	ldr	r2, [pc, #48]	@ (800b3ac <global_stdio_init.part.0+0x38>)
 800b37c:	601a      	str	r2, [r3, #0]
 800b37e:	4620      	mov	r0, r4
 800b380:	2200      	movs	r2, #0
 800b382:	2104      	movs	r1, #4
 800b384:	f7ff ff94 	bl	800b2b0 <std>
 800b388:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b38c:	2201      	movs	r2, #1
 800b38e:	2109      	movs	r1, #9
 800b390:	f7ff ff8e 	bl	800b2b0 <std>
 800b394:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b398:	2202      	movs	r2, #2
 800b39a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b39e:	2112      	movs	r1, #18
 800b3a0:	f7ff bf86 	b.w	800b2b0 <std>
 800b3a4:	2000224c 	.word	0x2000224c
 800b3a8:	20002114 	.word	0x20002114
 800b3ac:	0800b31d 	.word	0x0800b31d

0800b3b0 <__sfp_lock_acquire>:
 800b3b0:	4801      	ldr	r0, [pc, #4]	@ (800b3b8 <__sfp_lock_acquire+0x8>)
 800b3b2:	f000 ba0c 	b.w	800b7ce <__retarget_lock_acquire_recursive>
 800b3b6:	bf00      	nop
 800b3b8:	20002255 	.word	0x20002255

0800b3bc <__sfp_lock_release>:
 800b3bc:	4801      	ldr	r0, [pc, #4]	@ (800b3c4 <__sfp_lock_release+0x8>)
 800b3be:	f000 ba07 	b.w	800b7d0 <__retarget_lock_release_recursive>
 800b3c2:	bf00      	nop
 800b3c4:	20002255 	.word	0x20002255

0800b3c8 <__sinit>:
 800b3c8:	b510      	push	{r4, lr}
 800b3ca:	4604      	mov	r4, r0
 800b3cc:	f7ff fff0 	bl	800b3b0 <__sfp_lock_acquire>
 800b3d0:	6a23      	ldr	r3, [r4, #32]
 800b3d2:	b11b      	cbz	r3, 800b3dc <__sinit+0x14>
 800b3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3d8:	f7ff bff0 	b.w	800b3bc <__sfp_lock_release>
 800b3dc:	4b04      	ldr	r3, [pc, #16]	@ (800b3f0 <__sinit+0x28>)
 800b3de:	6223      	str	r3, [r4, #32]
 800b3e0:	4b04      	ldr	r3, [pc, #16]	@ (800b3f4 <__sinit+0x2c>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d1f5      	bne.n	800b3d4 <__sinit+0xc>
 800b3e8:	f7ff ffc4 	bl	800b374 <global_stdio_init.part.0>
 800b3ec:	e7f2      	b.n	800b3d4 <__sinit+0xc>
 800b3ee:	bf00      	nop
 800b3f0:	0800b335 	.word	0x0800b335
 800b3f4:	2000224c 	.word	0x2000224c

0800b3f8 <_fwalk_sglue>:
 800b3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3fc:	4607      	mov	r7, r0
 800b3fe:	4688      	mov	r8, r1
 800b400:	4614      	mov	r4, r2
 800b402:	2600      	movs	r6, #0
 800b404:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b408:	f1b9 0901 	subs.w	r9, r9, #1
 800b40c:	d505      	bpl.n	800b41a <_fwalk_sglue+0x22>
 800b40e:	6824      	ldr	r4, [r4, #0]
 800b410:	2c00      	cmp	r4, #0
 800b412:	d1f7      	bne.n	800b404 <_fwalk_sglue+0xc>
 800b414:	4630      	mov	r0, r6
 800b416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b41a:	89ab      	ldrh	r3, [r5, #12]
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d907      	bls.n	800b430 <_fwalk_sglue+0x38>
 800b420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b424:	3301      	adds	r3, #1
 800b426:	d003      	beq.n	800b430 <_fwalk_sglue+0x38>
 800b428:	4629      	mov	r1, r5
 800b42a:	4638      	mov	r0, r7
 800b42c:	47c0      	blx	r8
 800b42e:	4306      	orrs	r6, r0
 800b430:	3568      	adds	r5, #104	@ 0x68
 800b432:	e7e9      	b.n	800b408 <_fwalk_sglue+0x10>

0800b434 <iprintf>:
 800b434:	b40f      	push	{r0, r1, r2, r3}
 800b436:	b507      	push	{r0, r1, r2, lr}
 800b438:	4906      	ldr	r1, [pc, #24]	@ (800b454 <iprintf+0x20>)
 800b43a:	ab04      	add	r3, sp, #16
 800b43c:	6808      	ldr	r0, [r1, #0]
 800b43e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b442:	6881      	ldr	r1, [r0, #8]
 800b444:	9301      	str	r3, [sp, #4]
 800b446:	f001 fcc3 	bl	800cdd0 <_vfiprintf_r>
 800b44a:	b003      	add	sp, #12
 800b44c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b450:	b004      	add	sp, #16
 800b452:	4770      	bx	lr
 800b454:	20000118 	.word	0x20000118

0800b458 <putchar>:
 800b458:	4b02      	ldr	r3, [pc, #8]	@ (800b464 <putchar+0xc>)
 800b45a:	4601      	mov	r1, r0
 800b45c:	6818      	ldr	r0, [r3, #0]
 800b45e:	6882      	ldr	r2, [r0, #8]
 800b460:	f001 bedc 	b.w	800d21c <_putc_r>
 800b464:	20000118 	.word	0x20000118

0800b468 <_puts_r>:
 800b468:	6a03      	ldr	r3, [r0, #32]
 800b46a:	b570      	push	{r4, r5, r6, lr}
 800b46c:	6884      	ldr	r4, [r0, #8]
 800b46e:	4605      	mov	r5, r0
 800b470:	460e      	mov	r6, r1
 800b472:	b90b      	cbnz	r3, 800b478 <_puts_r+0x10>
 800b474:	f7ff ffa8 	bl	800b3c8 <__sinit>
 800b478:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b47a:	07db      	lsls	r3, r3, #31
 800b47c:	d405      	bmi.n	800b48a <_puts_r+0x22>
 800b47e:	89a3      	ldrh	r3, [r4, #12]
 800b480:	0598      	lsls	r0, r3, #22
 800b482:	d402      	bmi.n	800b48a <_puts_r+0x22>
 800b484:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b486:	f000 f9a2 	bl	800b7ce <__retarget_lock_acquire_recursive>
 800b48a:	89a3      	ldrh	r3, [r4, #12]
 800b48c:	0719      	lsls	r1, r3, #28
 800b48e:	d502      	bpl.n	800b496 <_puts_r+0x2e>
 800b490:	6923      	ldr	r3, [r4, #16]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d135      	bne.n	800b502 <_puts_r+0x9a>
 800b496:	4621      	mov	r1, r4
 800b498:	4628      	mov	r0, r5
 800b49a:	f000 f8c5 	bl	800b628 <__swsetup_r>
 800b49e:	b380      	cbz	r0, 800b502 <_puts_r+0x9a>
 800b4a0:	f04f 35ff 	mov.w	r5, #4294967295
 800b4a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4a6:	07da      	lsls	r2, r3, #31
 800b4a8:	d405      	bmi.n	800b4b6 <_puts_r+0x4e>
 800b4aa:	89a3      	ldrh	r3, [r4, #12]
 800b4ac:	059b      	lsls	r3, r3, #22
 800b4ae:	d402      	bmi.n	800b4b6 <_puts_r+0x4e>
 800b4b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4b2:	f000 f98d 	bl	800b7d0 <__retarget_lock_release_recursive>
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	bd70      	pop	{r4, r5, r6, pc}
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	da04      	bge.n	800b4c8 <_puts_r+0x60>
 800b4be:	69a2      	ldr	r2, [r4, #24]
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	dc17      	bgt.n	800b4f4 <_puts_r+0x8c>
 800b4c4:	290a      	cmp	r1, #10
 800b4c6:	d015      	beq.n	800b4f4 <_puts_r+0x8c>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	1c5a      	adds	r2, r3, #1
 800b4cc:	6022      	str	r2, [r4, #0]
 800b4ce:	7019      	strb	r1, [r3, #0]
 800b4d0:	68a3      	ldr	r3, [r4, #8]
 800b4d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b4d6:	3b01      	subs	r3, #1
 800b4d8:	60a3      	str	r3, [r4, #8]
 800b4da:	2900      	cmp	r1, #0
 800b4dc:	d1ed      	bne.n	800b4ba <_puts_r+0x52>
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	da11      	bge.n	800b506 <_puts_r+0x9e>
 800b4e2:	4622      	mov	r2, r4
 800b4e4:	210a      	movs	r1, #10
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	f000 f85f 	bl	800b5aa <__swbuf_r>
 800b4ec:	3001      	adds	r0, #1
 800b4ee:	d0d7      	beq.n	800b4a0 <_puts_r+0x38>
 800b4f0:	250a      	movs	r5, #10
 800b4f2:	e7d7      	b.n	800b4a4 <_puts_r+0x3c>
 800b4f4:	4622      	mov	r2, r4
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	f000 f857 	bl	800b5aa <__swbuf_r>
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	d1e7      	bne.n	800b4d0 <_puts_r+0x68>
 800b500:	e7ce      	b.n	800b4a0 <_puts_r+0x38>
 800b502:	3e01      	subs	r6, #1
 800b504:	e7e4      	b.n	800b4d0 <_puts_r+0x68>
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	1c5a      	adds	r2, r3, #1
 800b50a:	6022      	str	r2, [r4, #0]
 800b50c:	220a      	movs	r2, #10
 800b50e:	701a      	strb	r2, [r3, #0]
 800b510:	e7ee      	b.n	800b4f0 <_puts_r+0x88>
	...

0800b514 <puts>:
 800b514:	4b02      	ldr	r3, [pc, #8]	@ (800b520 <puts+0xc>)
 800b516:	4601      	mov	r1, r0
 800b518:	6818      	ldr	r0, [r3, #0]
 800b51a:	f7ff bfa5 	b.w	800b468 <_puts_r>
 800b51e:	bf00      	nop
 800b520:	20000118 	.word	0x20000118

0800b524 <__sread>:
 800b524:	b510      	push	{r4, lr}
 800b526:	460c      	mov	r4, r1
 800b528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b52c:	f000 f900 	bl	800b730 <_read_r>
 800b530:	2800      	cmp	r0, #0
 800b532:	bfab      	itete	ge
 800b534:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b536:	89a3      	ldrhlt	r3, [r4, #12]
 800b538:	181b      	addge	r3, r3, r0
 800b53a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b53e:	bfac      	ite	ge
 800b540:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b542:	81a3      	strhlt	r3, [r4, #12]
 800b544:	bd10      	pop	{r4, pc}

0800b546 <__swrite>:
 800b546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b54a:	461f      	mov	r7, r3
 800b54c:	898b      	ldrh	r3, [r1, #12]
 800b54e:	05db      	lsls	r3, r3, #23
 800b550:	4605      	mov	r5, r0
 800b552:	460c      	mov	r4, r1
 800b554:	4616      	mov	r6, r2
 800b556:	d505      	bpl.n	800b564 <__swrite+0x1e>
 800b558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b55c:	2302      	movs	r3, #2
 800b55e:	2200      	movs	r2, #0
 800b560:	f000 f8d4 	bl	800b70c <_lseek_r>
 800b564:	89a3      	ldrh	r3, [r4, #12]
 800b566:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b56a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b56e:	81a3      	strh	r3, [r4, #12]
 800b570:	4632      	mov	r2, r6
 800b572:	463b      	mov	r3, r7
 800b574:	4628      	mov	r0, r5
 800b576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b57a:	f000 b8eb 	b.w	800b754 <_write_r>

0800b57e <__sseek>:
 800b57e:	b510      	push	{r4, lr}
 800b580:	460c      	mov	r4, r1
 800b582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b586:	f000 f8c1 	bl	800b70c <_lseek_r>
 800b58a:	1c43      	adds	r3, r0, #1
 800b58c:	89a3      	ldrh	r3, [r4, #12]
 800b58e:	bf15      	itete	ne
 800b590:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b592:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b596:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b59a:	81a3      	strheq	r3, [r4, #12]
 800b59c:	bf18      	it	ne
 800b59e:	81a3      	strhne	r3, [r4, #12]
 800b5a0:	bd10      	pop	{r4, pc}

0800b5a2 <__sclose>:
 800b5a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5a6:	f000 b8a1 	b.w	800b6ec <_close_r>

0800b5aa <__swbuf_r>:
 800b5aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ac:	460e      	mov	r6, r1
 800b5ae:	4614      	mov	r4, r2
 800b5b0:	4605      	mov	r5, r0
 800b5b2:	b118      	cbz	r0, 800b5bc <__swbuf_r+0x12>
 800b5b4:	6a03      	ldr	r3, [r0, #32]
 800b5b6:	b90b      	cbnz	r3, 800b5bc <__swbuf_r+0x12>
 800b5b8:	f7ff ff06 	bl	800b3c8 <__sinit>
 800b5bc:	69a3      	ldr	r3, [r4, #24]
 800b5be:	60a3      	str	r3, [r4, #8]
 800b5c0:	89a3      	ldrh	r3, [r4, #12]
 800b5c2:	071a      	lsls	r2, r3, #28
 800b5c4:	d501      	bpl.n	800b5ca <__swbuf_r+0x20>
 800b5c6:	6923      	ldr	r3, [r4, #16]
 800b5c8:	b943      	cbnz	r3, 800b5dc <__swbuf_r+0x32>
 800b5ca:	4621      	mov	r1, r4
 800b5cc:	4628      	mov	r0, r5
 800b5ce:	f000 f82b 	bl	800b628 <__swsetup_r>
 800b5d2:	b118      	cbz	r0, 800b5dc <__swbuf_r+0x32>
 800b5d4:	f04f 37ff 	mov.w	r7, #4294967295
 800b5d8:	4638      	mov	r0, r7
 800b5da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5dc:	6823      	ldr	r3, [r4, #0]
 800b5de:	6922      	ldr	r2, [r4, #16]
 800b5e0:	1a98      	subs	r0, r3, r2
 800b5e2:	6963      	ldr	r3, [r4, #20]
 800b5e4:	b2f6      	uxtb	r6, r6
 800b5e6:	4283      	cmp	r3, r0
 800b5e8:	4637      	mov	r7, r6
 800b5ea:	dc05      	bgt.n	800b5f8 <__swbuf_r+0x4e>
 800b5ec:	4621      	mov	r1, r4
 800b5ee:	4628      	mov	r0, r5
 800b5f0:	f001 fd8a 	bl	800d108 <_fflush_r>
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	d1ed      	bne.n	800b5d4 <__swbuf_r+0x2a>
 800b5f8:	68a3      	ldr	r3, [r4, #8]
 800b5fa:	3b01      	subs	r3, #1
 800b5fc:	60a3      	str	r3, [r4, #8]
 800b5fe:	6823      	ldr	r3, [r4, #0]
 800b600:	1c5a      	adds	r2, r3, #1
 800b602:	6022      	str	r2, [r4, #0]
 800b604:	701e      	strb	r6, [r3, #0]
 800b606:	6962      	ldr	r2, [r4, #20]
 800b608:	1c43      	adds	r3, r0, #1
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d004      	beq.n	800b618 <__swbuf_r+0x6e>
 800b60e:	89a3      	ldrh	r3, [r4, #12]
 800b610:	07db      	lsls	r3, r3, #31
 800b612:	d5e1      	bpl.n	800b5d8 <__swbuf_r+0x2e>
 800b614:	2e0a      	cmp	r6, #10
 800b616:	d1df      	bne.n	800b5d8 <__swbuf_r+0x2e>
 800b618:	4621      	mov	r1, r4
 800b61a:	4628      	mov	r0, r5
 800b61c:	f001 fd74 	bl	800d108 <_fflush_r>
 800b620:	2800      	cmp	r0, #0
 800b622:	d0d9      	beq.n	800b5d8 <__swbuf_r+0x2e>
 800b624:	e7d6      	b.n	800b5d4 <__swbuf_r+0x2a>
	...

0800b628 <__swsetup_r>:
 800b628:	b538      	push	{r3, r4, r5, lr}
 800b62a:	4b29      	ldr	r3, [pc, #164]	@ (800b6d0 <__swsetup_r+0xa8>)
 800b62c:	4605      	mov	r5, r0
 800b62e:	6818      	ldr	r0, [r3, #0]
 800b630:	460c      	mov	r4, r1
 800b632:	b118      	cbz	r0, 800b63c <__swsetup_r+0x14>
 800b634:	6a03      	ldr	r3, [r0, #32]
 800b636:	b90b      	cbnz	r3, 800b63c <__swsetup_r+0x14>
 800b638:	f7ff fec6 	bl	800b3c8 <__sinit>
 800b63c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b640:	0719      	lsls	r1, r3, #28
 800b642:	d422      	bmi.n	800b68a <__swsetup_r+0x62>
 800b644:	06da      	lsls	r2, r3, #27
 800b646:	d407      	bmi.n	800b658 <__swsetup_r+0x30>
 800b648:	2209      	movs	r2, #9
 800b64a:	602a      	str	r2, [r5, #0]
 800b64c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b650:	81a3      	strh	r3, [r4, #12]
 800b652:	f04f 30ff 	mov.w	r0, #4294967295
 800b656:	e033      	b.n	800b6c0 <__swsetup_r+0x98>
 800b658:	0758      	lsls	r0, r3, #29
 800b65a:	d512      	bpl.n	800b682 <__swsetup_r+0x5a>
 800b65c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b65e:	b141      	cbz	r1, 800b672 <__swsetup_r+0x4a>
 800b660:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b664:	4299      	cmp	r1, r3
 800b666:	d002      	beq.n	800b66e <__swsetup_r+0x46>
 800b668:	4628      	mov	r0, r5
 800b66a:	f000 ff0d 	bl	800c488 <_free_r>
 800b66e:	2300      	movs	r3, #0
 800b670:	6363      	str	r3, [r4, #52]	@ 0x34
 800b672:	89a3      	ldrh	r3, [r4, #12]
 800b674:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b678:	81a3      	strh	r3, [r4, #12]
 800b67a:	2300      	movs	r3, #0
 800b67c:	6063      	str	r3, [r4, #4]
 800b67e:	6923      	ldr	r3, [r4, #16]
 800b680:	6023      	str	r3, [r4, #0]
 800b682:	89a3      	ldrh	r3, [r4, #12]
 800b684:	f043 0308 	orr.w	r3, r3, #8
 800b688:	81a3      	strh	r3, [r4, #12]
 800b68a:	6923      	ldr	r3, [r4, #16]
 800b68c:	b94b      	cbnz	r3, 800b6a2 <__swsetup_r+0x7a>
 800b68e:	89a3      	ldrh	r3, [r4, #12]
 800b690:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b698:	d003      	beq.n	800b6a2 <__swsetup_r+0x7a>
 800b69a:	4621      	mov	r1, r4
 800b69c:	4628      	mov	r0, r5
 800b69e:	f001 fd81 	bl	800d1a4 <__smakebuf_r>
 800b6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6a6:	f013 0201 	ands.w	r2, r3, #1
 800b6aa:	d00a      	beq.n	800b6c2 <__swsetup_r+0x9a>
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	60a2      	str	r2, [r4, #8]
 800b6b0:	6962      	ldr	r2, [r4, #20]
 800b6b2:	4252      	negs	r2, r2
 800b6b4:	61a2      	str	r2, [r4, #24]
 800b6b6:	6922      	ldr	r2, [r4, #16]
 800b6b8:	b942      	cbnz	r2, 800b6cc <__swsetup_r+0xa4>
 800b6ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b6be:	d1c5      	bne.n	800b64c <__swsetup_r+0x24>
 800b6c0:	bd38      	pop	{r3, r4, r5, pc}
 800b6c2:	0799      	lsls	r1, r3, #30
 800b6c4:	bf58      	it	pl
 800b6c6:	6962      	ldrpl	r2, [r4, #20]
 800b6c8:	60a2      	str	r2, [r4, #8]
 800b6ca:	e7f4      	b.n	800b6b6 <__swsetup_r+0x8e>
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	e7f7      	b.n	800b6c0 <__swsetup_r+0x98>
 800b6d0:	20000118 	.word	0x20000118

0800b6d4 <memset>:
 800b6d4:	4402      	add	r2, r0
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d100      	bne.n	800b6de <memset+0xa>
 800b6dc:	4770      	bx	lr
 800b6de:	f803 1b01 	strb.w	r1, [r3], #1
 800b6e2:	e7f9      	b.n	800b6d8 <memset+0x4>

0800b6e4 <_localeconv_r>:
 800b6e4:	4800      	ldr	r0, [pc, #0]	@ (800b6e8 <_localeconv_r+0x4>)
 800b6e6:	4770      	bx	lr
 800b6e8:	20000258 	.word	0x20000258

0800b6ec <_close_r>:
 800b6ec:	b538      	push	{r3, r4, r5, lr}
 800b6ee:	4d06      	ldr	r5, [pc, #24]	@ (800b708 <_close_r+0x1c>)
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	602b      	str	r3, [r5, #0]
 800b6f8:	f7f7 f94e 	bl	8002998 <_close>
 800b6fc:	1c43      	adds	r3, r0, #1
 800b6fe:	d102      	bne.n	800b706 <_close_r+0x1a>
 800b700:	682b      	ldr	r3, [r5, #0]
 800b702:	b103      	cbz	r3, 800b706 <_close_r+0x1a>
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	bd38      	pop	{r3, r4, r5, pc}
 800b708:	20002250 	.word	0x20002250

0800b70c <_lseek_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	4d07      	ldr	r5, [pc, #28]	@ (800b72c <_lseek_r+0x20>)
 800b710:	4604      	mov	r4, r0
 800b712:	4608      	mov	r0, r1
 800b714:	4611      	mov	r1, r2
 800b716:	2200      	movs	r2, #0
 800b718:	602a      	str	r2, [r5, #0]
 800b71a:	461a      	mov	r2, r3
 800b71c:	f7f7 f963 	bl	80029e6 <_lseek>
 800b720:	1c43      	adds	r3, r0, #1
 800b722:	d102      	bne.n	800b72a <_lseek_r+0x1e>
 800b724:	682b      	ldr	r3, [r5, #0]
 800b726:	b103      	cbz	r3, 800b72a <_lseek_r+0x1e>
 800b728:	6023      	str	r3, [r4, #0]
 800b72a:	bd38      	pop	{r3, r4, r5, pc}
 800b72c:	20002250 	.word	0x20002250

0800b730 <_read_r>:
 800b730:	b538      	push	{r3, r4, r5, lr}
 800b732:	4d07      	ldr	r5, [pc, #28]	@ (800b750 <_read_r+0x20>)
 800b734:	4604      	mov	r4, r0
 800b736:	4608      	mov	r0, r1
 800b738:	4611      	mov	r1, r2
 800b73a:	2200      	movs	r2, #0
 800b73c:	602a      	str	r2, [r5, #0]
 800b73e:	461a      	mov	r2, r3
 800b740:	f7f7 f90d 	bl	800295e <_read>
 800b744:	1c43      	adds	r3, r0, #1
 800b746:	d102      	bne.n	800b74e <_read_r+0x1e>
 800b748:	682b      	ldr	r3, [r5, #0]
 800b74a:	b103      	cbz	r3, 800b74e <_read_r+0x1e>
 800b74c:	6023      	str	r3, [r4, #0]
 800b74e:	bd38      	pop	{r3, r4, r5, pc}
 800b750:	20002250 	.word	0x20002250

0800b754 <_write_r>:
 800b754:	b538      	push	{r3, r4, r5, lr}
 800b756:	4d07      	ldr	r5, [pc, #28]	@ (800b774 <_write_r+0x20>)
 800b758:	4604      	mov	r4, r0
 800b75a:	4608      	mov	r0, r1
 800b75c:	4611      	mov	r1, r2
 800b75e:	2200      	movs	r2, #0
 800b760:	602a      	str	r2, [r5, #0]
 800b762:	461a      	mov	r2, r3
 800b764:	f7f6 fc53 	bl	800200e <_write>
 800b768:	1c43      	adds	r3, r0, #1
 800b76a:	d102      	bne.n	800b772 <_write_r+0x1e>
 800b76c:	682b      	ldr	r3, [r5, #0]
 800b76e:	b103      	cbz	r3, 800b772 <_write_r+0x1e>
 800b770:	6023      	str	r3, [r4, #0]
 800b772:	bd38      	pop	{r3, r4, r5, pc}
 800b774:	20002250 	.word	0x20002250

0800b778 <__errno>:
 800b778:	4b01      	ldr	r3, [pc, #4]	@ (800b780 <__errno+0x8>)
 800b77a:	6818      	ldr	r0, [r3, #0]
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop
 800b780:	20000118 	.word	0x20000118

0800b784 <__libc_init_array>:
 800b784:	b570      	push	{r4, r5, r6, lr}
 800b786:	4d0d      	ldr	r5, [pc, #52]	@ (800b7bc <__libc_init_array+0x38>)
 800b788:	4c0d      	ldr	r4, [pc, #52]	@ (800b7c0 <__libc_init_array+0x3c>)
 800b78a:	1b64      	subs	r4, r4, r5
 800b78c:	10a4      	asrs	r4, r4, #2
 800b78e:	2600      	movs	r6, #0
 800b790:	42a6      	cmp	r6, r4
 800b792:	d109      	bne.n	800b7a8 <__libc_init_array+0x24>
 800b794:	4d0b      	ldr	r5, [pc, #44]	@ (800b7c4 <__libc_init_array+0x40>)
 800b796:	4c0c      	ldr	r4, [pc, #48]	@ (800b7c8 <__libc_init_array+0x44>)
 800b798:	f001 fe64 	bl	800d464 <_init>
 800b79c:	1b64      	subs	r4, r4, r5
 800b79e:	10a4      	asrs	r4, r4, #2
 800b7a0:	2600      	movs	r6, #0
 800b7a2:	42a6      	cmp	r6, r4
 800b7a4:	d105      	bne.n	800b7b2 <__libc_init_array+0x2e>
 800b7a6:	bd70      	pop	{r4, r5, r6, pc}
 800b7a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7ac:	4798      	blx	r3
 800b7ae:	3601      	adds	r6, #1
 800b7b0:	e7ee      	b.n	800b790 <__libc_init_array+0xc>
 800b7b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7b6:	4798      	blx	r3
 800b7b8:	3601      	adds	r6, #1
 800b7ba:	e7f2      	b.n	800b7a2 <__libc_init_array+0x1e>
 800b7bc:	0800dc34 	.word	0x0800dc34
 800b7c0:	0800dc34 	.word	0x0800dc34
 800b7c4:	0800dc34 	.word	0x0800dc34
 800b7c8:	0800dc38 	.word	0x0800dc38

0800b7cc <__retarget_lock_init_recursive>:
 800b7cc:	4770      	bx	lr

0800b7ce <__retarget_lock_acquire_recursive>:
 800b7ce:	4770      	bx	lr

0800b7d0 <__retarget_lock_release_recursive>:
 800b7d0:	4770      	bx	lr

0800b7d2 <quorem>:
 800b7d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d6:	6903      	ldr	r3, [r0, #16]
 800b7d8:	690c      	ldr	r4, [r1, #16]
 800b7da:	42a3      	cmp	r3, r4
 800b7dc:	4607      	mov	r7, r0
 800b7de:	db7e      	blt.n	800b8de <quorem+0x10c>
 800b7e0:	3c01      	subs	r4, #1
 800b7e2:	f101 0814 	add.w	r8, r1, #20
 800b7e6:	00a3      	lsls	r3, r4, #2
 800b7e8:	f100 0514 	add.w	r5, r0, #20
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7f2:	9301      	str	r3, [sp, #4]
 800b7f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b7f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7fc:	3301      	adds	r3, #1
 800b7fe:	429a      	cmp	r2, r3
 800b800:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b804:	fbb2 f6f3 	udiv	r6, r2, r3
 800b808:	d32e      	bcc.n	800b868 <quorem+0x96>
 800b80a:	f04f 0a00 	mov.w	sl, #0
 800b80e:	46c4      	mov	ip, r8
 800b810:	46ae      	mov	lr, r5
 800b812:	46d3      	mov	fp, sl
 800b814:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b818:	b298      	uxth	r0, r3
 800b81a:	fb06 a000 	mla	r0, r6, r0, sl
 800b81e:	0c02      	lsrs	r2, r0, #16
 800b820:	0c1b      	lsrs	r3, r3, #16
 800b822:	fb06 2303 	mla	r3, r6, r3, r2
 800b826:	f8de 2000 	ldr.w	r2, [lr]
 800b82a:	b280      	uxth	r0, r0
 800b82c:	b292      	uxth	r2, r2
 800b82e:	1a12      	subs	r2, r2, r0
 800b830:	445a      	add	r2, fp
 800b832:	f8de 0000 	ldr.w	r0, [lr]
 800b836:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b840:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b844:	b292      	uxth	r2, r2
 800b846:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b84a:	45e1      	cmp	r9, ip
 800b84c:	f84e 2b04 	str.w	r2, [lr], #4
 800b850:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b854:	d2de      	bcs.n	800b814 <quorem+0x42>
 800b856:	9b00      	ldr	r3, [sp, #0]
 800b858:	58eb      	ldr	r3, [r5, r3]
 800b85a:	b92b      	cbnz	r3, 800b868 <quorem+0x96>
 800b85c:	9b01      	ldr	r3, [sp, #4]
 800b85e:	3b04      	subs	r3, #4
 800b860:	429d      	cmp	r5, r3
 800b862:	461a      	mov	r2, r3
 800b864:	d32f      	bcc.n	800b8c6 <quorem+0xf4>
 800b866:	613c      	str	r4, [r7, #16]
 800b868:	4638      	mov	r0, r7
 800b86a:	f001 f97f 	bl	800cb6c <__mcmp>
 800b86e:	2800      	cmp	r0, #0
 800b870:	db25      	blt.n	800b8be <quorem+0xec>
 800b872:	4629      	mov	r1, r5
 800b874:	2000      	movs	r0, #0
 800b876:	f858 2b04 	ldr.w	r2, [r8], #4
 800b87a:	f8d1 c000 	ldr.w	ip, [r1]
 800b87e:	fa1f fe82 	uxth.w	lr, r2
 800b882:	fa1f f38c 	uxth.w	r3, ip
 800b886:	eba3 030e 	sub.w	r3, r3, lr
 800b88a:	4403      	add	r3, r0
 800b88c:	0c12      	lsrs	r2, r2, #16
 800b88e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b892:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b896:	b29b      	uxth	r3, r3
 800b898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b89c:	45c1      	cmp	r9, r8
 800b89e:	f841 3b04 	str.w	r3, [r1], #4
 800b8a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b8a6:	d2e6      	bcs.n	800b876 <quorem+0xa4>
 800b8a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8b0:	b922      	cbnz	r2, 800b8bc <quorem+0xea>
 800b8b2:	3b04      	subs	r3, #4
 800b8b4:	429d      	cmp	r5, r3
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	d30b      	bcc.n	800b8d2 <quorem+0x100>
 800b8ba:	613c      	str	r4, [r7, #16]
 800b8bc:	3601      	adds	r6, #1
 800b8be:	4630      	mov	r0, r6
 800b8c0:	b003      	add	sp, #12
 800b8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c6:	6812      	ldr	r2, [r2, #0]
 800b8c8:	3b04      	subs	r3, #4
 800b8ca:	2a00      	cmp	r2, #0
 800b8cc:	d1cb      	bne.n	800b866 <quorem+0x94>
 800b8ce:	3c01      	subs	r4, #1
 800b8d0:	e7c6      	b.n	800b860 <quorem+0x8e>
 800b8d2:	6812      	ldr	r2, [r2, #0]
 800b8d4:	3b04      	subs	r3, #4
 800b8d6:	2a00      	cmp	r2, #0
 800b8d8:	d1ef      	bne.n	800b8ba <quorem+0xe8>
 800b8da:	3c01      	subs	r4, #1
 800b8dc:	e7ea      	b.n	800b8b4 <quorem+0xe2>
 800b8de:	2000      	movs	r0, #0
 800b8e0:	e7ee      	b.n	800b8c0 <quorem+0xee>
 800b8e2:	0000      	movs	r0, r0
 800b8e4:	0000      	movs	r0, r0
	...

0800b8e8 <_dtoa_r>:
 800b8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ec:	69c7      	ldr	r7, [r0, #28]
 800b8ee:	b097      	sub	sp, #92	@ 0x5c
 800b8f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b8f4:	ec55 4b10 	vmov	r4, r5, d0
 800b8f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b8fa:	9107      	str	r1, [sp, #28]
 800b8fc:	4681      	mov	r9, r0
 800b8fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800b900:	9311      	str	r3, [sp, #68]	@ 0x44
 800b902:	b97f      	cbnz	r7, 800b924 <_dtoa_r+0x3c>
 800b904:	2010      	movs	r0, #16
 800b906:	f000 fe09 	bl	800c51c <malloc>
 800b90a:	4602      	mov	r2, r0
 800b90c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b910:	b920      	cbnz	r0, 800b91c <_dtoa_r+0x34>
 800b912:	4ba9      	ldr	r3, [pc, #676]	@ (800bbb8 <_dtoa_r+0x2d0>)
 800b914:	21ef      	movs	r1, #239	@ 0xef
 800b916:	48a9      	ldr	r0, [pc, #676]	@ (800bbbc <_dtoa_r+0x2d4>)
 800b918:	f001 fcf4 	bl	800d304 <__assert_func>
 800b91c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b920:	6007      	str	r7, [r0, #0]
 800b922:	60c7      	str	r7, [r0, #12]
 800b924:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b928:	6819      	ldr	r1, [r3, #0]
 800b92a:	b159      	cbz	r1, 800b944 <_dtoa_r+0x5c>
 800b92c:	685a      	ldr	r2, [r3, #4]
 800b92e:	604a      	str	r2, [r1, #4]
 800b930:	2301      	movs	r3, #1
 800b932:	4093      	lsls	r3, r2
 800b934:	608b      	str	r3, [r1, #8]
 800b936:	4648      	mov	r0, r9
 800b938:	f000 fee6 	bl	800c708 <_Bfree>
 800b93c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b940:	2200      	movs	r2, #0
 800b942:	601a      	str	r2, [r3, #0]
 800b944:	1e2b      	subs	r3, r5, #0
 800b946:	bfb9      	ittee	lt
 800b948:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b94c:	9305      	strlt	r3, [sp, #20]
 800b94e:	2300      	movge	r3, #0
 800b950:	6033      	strge	r3, [r6, #0]
 800b952:	9f05      	ldr	r7, [sp, #20]
 800b954:	4b9a      	ldr	r3, [pc, #616]	@ (800bbc0 <_dtoa_r+0x2d8>)
 800b956:	bfbc      	itt	lt
 800b958:	2201      	movlt	r2, #1
 800b95a:	6032      	strlt	r2, [r6, #0]
 800b95c:	43bb      	bics	r3, r7
 800b95e:	d112      	bne.n	800b986 <_dtoa_r+0x9e>
 800b960:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b962:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b966:	6013      	str	r3, [r2, #0]
 800b968:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b96c:	4323      	orrs	r3, r4
 800b96e:	f000 855a 	beq.w	800c426 <_dtoa_r+0xb3e>
 800b972:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b974:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bbd4 <_dtoa_r+0x2ec>
 800b978:	2b00      	cmp	r3, #0
 800b97a:	f000 855c 	beq.w	800c436 <_dtoa_r+0xb4e>
 800b97e:	f10a 0303 	add.w	r3, sl, #3
 800b982:	f000 bd56 	b.w	800c432 <_dtoa_r+0xb4a>
 800b986:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b98a:	2200      	movs	r2, #0
 800b98c:	ec51 0b17 	vmov	r0, r1, d7
 800b990:	2300      	movs	r3, #0
 800b992:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b996:	f7f5 f897 	bl	8000ac8 <__aeabi_dcmpeq>
 800b99a:	4680      	mov	r8, r0
 800b99c:	b158      	cbz	r0, 800b9b6 <_dtoa_r+0xce>
 800b99e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	6013      	str	r3, [r2, #0]
 800b9a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b9a6:	b113      	cbz	r3, 800b9ae <_dtoa_r+0xc6>
 800b9a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b9aa:	4b86      	ldr	r3, [pc, #536]	@ (800bbc4 <_dtoa_r+0x2dc>)
 800b9ac:	6013      	str	r3, [r2, #0]
 800b9ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bbd8 <_dtoa_r+0x2f0>
 800b9b2:	f000 bd40 	b.w	800c436 <_dtoa_r+0xb4e>
 800b9b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b9ba:	aa14      	add	r2, sp, #80	@ 0x50
 800b9bc:	a915      	add	r1, sp, #84	@ 0x54
 800b9be:	4648      	mov	r0, r9
 800b9c0:	f001 f984 	bl	800cccc <__d2b>
 800b9c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b9c8:	9002      	str	r0, [sp, #8]
 800b9ca:	2e00      	cmp	r6, #0
 800b9cc:	d078      	beq.n	800bac0 <_dtoa_r+0x1d8>
 800b9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b9d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b9e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b9e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b9e8:	4619      	mov	r1, r3
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	4b76      	ldr	r3, [pc, #472]	@ (800bbc8 <_dtoa_r+0x2e0>)
 800b9ee:	f7f4 fc4b 	bl	8000288 <__aeabi_dsub>
 800b9f2:	a36b      	add	r3, pc, #428	@ (adr r3, 800bba0 <_dtoa_r+0x2b8>)
 800b9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f8:	f7f4 fdfe 	bl	80005f8 <__aeabi_dmul>
 800b9fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800bba8 <_dtoa_r+0x2c0>)
 800b9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba02:	f7f4 fc43 	bl	800028c <__adddf3>
 800ba06:	4604      	mov	r4, r0
 800ba08:	4630      	mov	r0, r6
 800ba0a:	460d      	mov	r5, r1
 800ba0c:	f7f4 fd8a 	bl	8000524 <__aeabi_i2d>
 800ba10:	a367      	add	r3, pc, #412	@ (adr r3, 800bbb0 <_dtoa_r+0x2c8>)
 800ba12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba16:	f7f4 fdef 	bl	80005f8 <__aeabi_dmul>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	4620      	mov	r0, r4
 800ba20:	4629      	mov	r1, r5
 800ba22:	f7f4 fc33 	bl	800028c <__adddf3>
 800ba26:	4604      	mov	r4, r0
 800ba28:	460d      	mov	r5, r1
 800ba2a:	f7f5 f895 	bl	8000b58 <__aeabi_d2iz>
 800ba2e:	2200      	movs	r2, #0
 800ba30:	4607      	mov	r7, r0
 800ba32:	2300      	movs	r3, #0
 800ba34:	4620      	mov	r0, r4
 800ba36:	4629      	mov	r1, r5
 800ba38:	f7f5 f850 	bl	8000adc <__aeabi_dcmplt>
 800ba3c:	b140      	cbz	r0, 800ba50 <_dtoa_r+0x168>
 800ba3e:	4638      	mov	r0, r7
 800ba40:	f7f4 fd70 	bl	8000524 <__aeabi_i2d>
 800ba44:	4622      	mov	r2, r4
 800ba46:	462b      	mov	r3, r5
 800ba48:	f7f5 f83e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba4c:	b900      	cbnz	r0, 800ba50 <_dtoa_r+0x168>
 800ba4e:	3f01      	subs	r7, #1
 800ba50:	2f16      	cmp	r7, #22
 800ba52:	d852      	bhi.n	800bafa <_dtoa_r+0x212>
 800ba54:	4b5d      	ldr	r3, [pc, #372]	@ (800bbcc <_dtoa_r+0x2e4>)
 800ba56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba62:	f7f5 f83b 	bl	8000adc <__aeabi_dcmplt>
 800ba66:	2800      	cmp	r0, #0
 800ba68:	d049      	beq.n	800bafe <_dtoa_r+0x216>
 800ba6a:	3f01      	subs	r7, #1
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba72:	1b9b      	subs	r3, r3, r6
 800ba74:	1e5a      	subs	r2, r3, #1
 800ba76:	bf45      	ittet	mi
 800ba78:	f1c3 0301 	rsbmi	r3, r3, #1
 800ba7c:	9300      	strmi	r3, [sp, #0]
 800ba7e:	2300      	movpl	r3, #0
 800ba80:	2300      	movmi	r3, #0
 800ba82:	9206      	str	r2, [sp, #24]
 800ba84:	bf54      	ite	pl
 800ba86:	9300      	strpl	r3, [sp, #0]
 800ba88:	9306      	strmi	r3, [sp, #24]
 800ba8a:	2f00      	cmp	r7, #0
 800ba8c:	db39      	blt.n	800bb02 <_dtoa_r+0x21a>
 800ba8e:	9b06      	ldr	r3, [sp, #24]
 800ba90:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba92:	443b      	add	r3, r7
 800ba94:	9306      	str	r3, [sp, #24]
 800ba96:	2300      	movs	r3, #0
 800ba98:	9308      	str	r3, [sp, #32]
 800ba9a:	9b07      	ldr	r3, [sp, #28]
 800ba9c:	2b09      	cmp	r3, #9
 800ba9e:	d863      	bhi.n	800bb68 <_dtoa_r+0x280>
 800baa0:	2b05      	cmp	r3, #5
 800baa2:	bfc4      	itt	gt
 800baa4:	3b04      	subgt	r3, #4
 800baa6:	9307      	strgt	r3, [sp, #28]
 800baa8:	9b07      	ldr	r3, [sp, #28]
 800baaa:	f1a3 0302 	sub.w	r3, r3, #2
 800baae:	bfcc      	ite	gt
 800bab0:	2400      	movgt	r4, #0
 800bab2:	2401      	movle	r4, #1
 800bab4:	2b03      	cmp	r3, #3
 800bab6:	d863      	bhi.n	800bb80 <_dtoa_r+0x298>
 800bab8:	e8df f003 	tbb	[pc, r3]
 800babc:	2b375452 	.word	0x2b375452
 800bac0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bac4:	441e      	add	r6, r3
 800bac6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800baca:	2b20      	cmp	r3, #32
 800bacc:	bfc1      	itttt	gt
 800bace:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bad2:	409f      	lslgt	r7, r3
 800bad4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bad8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800badc:	bfd6      	itet	le
 800bade:	f1c3 0320 	rsble	r3, r3, #32
 800bae2:	ea47 0003 	orrgt.w	r0, r7, r3
 800bae6:	fa04 f003 	lslle.w	r0, r4, r3
 800baea:	f7f4 fd0b 	bl	8000504 <__aeabi_ui2d>
 800baee:	2201      	movs	r2, #1
 800baf0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800baf4:	3e01      	subs	r6, #1
 800baf6:	9212      	str	r2, [sp, #72]	@ 0x48
 800baf8:	e776      	b.n	800b9e8 <_dtoa_r+0x100>
 800bafa:	2301      	movs	r3, #1
 800bafc:	e7b7      	b.n	800ba6e <_dtoa_r+0x186>
 800bafe:	9010      	str	r0, [sp, #64]	@ 0x40
 800bb00:	e7b6      	b.n	800ba70 <_dtoa_r+0x188>
 800bb02:	9b00      	ldr	r3, [sp, #0]
 800bb04:	1bdb      	subs	r3, r3, r7
 800bb06:	9300      	str	r3, [sp, #0]
 800bb08:	427b      	negs	r3, r7
 800bb0a:	9308      	str	r3, [sp, #32]
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	930d      	str	r3, [sp, #52]	@ 0x34
 800bb10:	e7c3      	b.n	800ba9a <_dtoa_r+0x1b2>
 800bb12:	2301      	movs	r3, #1
 800bb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb18:	eb07 0b03 	add.w	fp, r7, r3
 800bb1c:	f10b 0301 	add.w	r3, fp, #1
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	9303      	str	r3, [sp, #12]
 800bb24:	bfb8      	it	lt
 800bb26:	2301      	movlt	r3, #1
 800bb28:	e006      	b.n	800bb38 <_dtoa_r+0x250>
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	dd28      	ble.n	800bb86 <_dtoa_r+0x29e>
 800bb34:	469b      	mov	fp, r3
 800bb36:	9303      	str	r3, [sp, #12]
 800bb38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bb3c:	2100      	movs	r1, #0
 800bb3e:	2204      	movs	r2, #4
 800bb40:	f102 0514 	add.w	r5, r2, #20
 800bb44:	429d      	cmp	r5, r3
 800bb46:	d926      	bls.n	800bb96 <_dtoa_r+0x2ae>
 800bb48:	6041      	str	r1, [r0, #4]
 800bb4a:	4648      	mov	r0, r9
 800bb4c:	f000 fd9c 	bl	800c688 <_Balloc>
 800bb50:	4682      	mov	sl, r0
 800bb52:	2800      	cmp	r0, #0
 800bb54:	d142      	bne.n	800bbdc <_dtoa_r+0x2f4>
 800bb56:	4b1e      	ldr	r3, [pc, #120]	@ (800bbd0 <_dtoa_r+0x2e8>)
 800bb58:	4602      	mov	r2, r0
 800bb5a:	f240 11af 	movw	r1, #431	@ 0x1af
 800bb5e:	e6da      	b.n	800b916 <_dtoa_r+0x2e>
 800bb60:	2300      	movs	r3, #0
 800bb62:	e7e3      	b.n	800bb2c <_dtoa_r+0x244>
 800bb64:	2300      	movs	r3, #0
 800bb66:	e7d5      	b.n	800bb14 <_dtoa_r+0x22c>
 800bb68:	2401      	movs	r4, #1
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	9307      	str	r3, [sp, #28]
 800bb6e:	9409      	str	r4, [sp, #36]	@ 0x24
 800bb70:	f04f 3bff 	mov.w	fp, #4294967295
 800bb74:	2200      	movs	r2, #0
 800bb76:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb7a:	2312      	movs	r3, #18
 800bb7c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb7e:	e7db      	b.n	800bb38 <_dtoa_r+0x250>
 800bb80:	2301      	movs	r3, #1
 800bb82:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb84:	e7f4      	b.n	800bb70 <_dtoa_r+0x288>
 800bb86:	f04f 0b01 	mov.w	fp, #1
 800bb8a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb8e:	465b      	mov	r3, fp
 800bb90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb94:	e7d0      	b.n	800bb38 <_dtoa_r+0x250>
 800bb96:	3101      	adds	r1, #1
 800bb98:	0052      	lsls	r2, r2, #1
 800bb9a:	e7d1      	b.n	800bb40 <_dtoa_r+0x258>
 800bb9c:	f3af 8000 	nop.w
 800bba0:	636f4361 	.word	0x636f4361
 800bba4:	3fd287a7 	.word	0x3fd287a7
 800bba8:	8b60c8b3 	.word	0x8b60c8b3
 800bbac:	3fc68a28 	.word	0x3fc68a28
 800bbb0:	509f79fb 	.word	0x509f79fb
 800bbb4:	3fd34413 	.word	0x3fd34413
 800bbb8:	0800d8f9 	.word	0x0800d8f9
 800bbbc:	0800d910 	.word	0x0800d910
 800bbc0:	7ff00000 	.word	0x7ff00000
 800bbc4:	0800d8c9 	.word	0x0800d8c9
 800bbc8:	3ff80000 	.word	0x3ff80000
 800bbcc:	0800da60 	.word	0x0800da60
 800bbd0:	0800d968 	.word	0x0800d968
 800bbd4:	0800d8f5 	.word	0x0800d8f5
 800bbd8:	0800d8c8 	.word	0x0800d8c8
 800bbdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bbe0:	6018      	str	r0, [r3, #0]
 800bbe2:	9b03      	ldr	r3, [sp, #12]
 800bbe4:	2b0e      	cmp	r3, #14
 800bbe6:	f200 80a1 	bhi.w	800bd2c <_dtoa_r+0x444>
 800bbea:	2c00      	cmp	r4, #0
 800bbec:	f000 809e 	beq.w	800bd2c <_dtoa_r+0x444>
 800bbf0:	2f00      	cmp	r7, #0
 800bbf2:	dd33      	ble.n	800bc5c <_dtoa_r+0x374>
 800bbf4:	4b9c      	ldr	r3, [pc, #624]	@ (800be68 <_dtoa_r+0x580>)
 800bbf6:	f007 020f 	and.w	r2, r7, #15
 800bbfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbfe:	ed93 7b00 	vldr	d7, [r3]
 800bc02:	05f8      	lsls	r0, r7, #23
 800bc04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bc08:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bc0c:	d516      	bpl.n	800bc3c <_dtoa_r+0x354>
 800bc0e:	4b97      	ldr	r3, [pc, #604]	@ (800be6c <_dtoa_r+0x584>)
 800bc10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc18:	f7f4 fe18 	bl	800084c <__aeabi_ddiv>
 800bc1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc20:	f004 040f 	and.w	r4, r4, #15
 800bc24:	2603      	movs	r6, #3
 800bc26:	4d91      	ldr	r5, [pc, #580]	@ (800be6c <_dtoa_r+0x584>)
 800bc28:	b954      	cbnz	r4, 800bc40 <_dtoa_r+0x358>
 800bc2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bc2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc32:	f7f4 fe0b 	bl	800084c <__aeabi_ddiv>
 800bc36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc3a:	e028      	b.n	800bc8e <_dtoa_r+0x3a6>
 800bc3c:	2602      	movs	r6, #2
 800bc3e:	e7f2      	b.n	800bc26 <_dtoa_r+0x33e>
 800bc40:	07e1      	lsls	r1, r4, #31
 800bc42:	d508      	bpl.n	800bc56 <_dtoa_r+0x36e>
 800bc44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bc48:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc4c:	f7f4 fcd4 	bl	80005f8 <__aeabi_dmul>
 800bc50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc54:	3601      	adds	r6, #1
 800bc56:	1064      	asrs	r4, r4, #1
 800bc58:	3508      	adds	r5, #8
 800bc5a:	e7e5      	b.n	800bc28 <_dtoa_r+0x340>
 800bc5c:	f000 80af 	beq.w	800bdbe <_dtoa_r+0x4d6>
 800bc60:	427c      	negs	r4, r7
 800bc62:	4b81      	ldr	r3, [pc, #516]	@ (800be68 <_dtoa_r+0x580>)
 800bc64:	4d81      	ldr	r5, [pc, #516]	@ (800be6c <_dtoa_r+0x584>)
 800bc66:	f004 020f 	and.w	r2, r4, #15
 800bc6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc76:	f7f4 fcbf 	bl	80005f8 <__aeabi_dmul>
 800bc7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc7e:	1124      	asrs	r4, r4, #4
 800bc80:	2300      	movs	r3, #0
 800bc82:	2602      	movs	r6, #2
 800bc84:	2c00      	cmp	r4, #0
 800bc86:	f040 808f 	bne.w	800bda8 <_dtoa_r+0x4c0>
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d1d3      	bne.n	800bc36 <_dtoa_r+0x34e>
 800bc8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	f000 8094 	beq.w	800bdc2 <_dtoa_r+0x4da>
 800bc9a:	4b75      	ldr	r3, [pc, #468]	@ (800be70 <_dtoa_r+0x588>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	4620      	mov	r0, r4
 800bca0:	4629      	mov	r1, r5
 800bca2:	f7f4 ff1b 	bl	8000adc <__aeabi_dcmplt>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	f000 808b 	beq.w	800bdc2 <_dtoa_r+0x4da>
 800bcac:	9b03      	ldr	r3, [sp, #12]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	f000 8087 	beq.w	800bdc2 <_dtoa_r+0x4da>
 800bcb4:	f1bb 0f00 	cmp.w	fp, #0
 800bcb8:	dd34      	ble.n	800bd24 <_dtoa_r+0x43c>
 800bcba:	4620      	mov	r0, r4
 800bcbc:	4b6d      	ldr	r3, [pc, #436]	@ (800be74 <_dtoa_r+0x58c>)
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	4629      	mov	r1, r5
 800bcc2:	f7f4 fc99 	bl	80005f8 <__aeabi_dmul>
 800bcc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcca:	f107 38ff 	add.w	r8, r7, #4294967295
 800bcce:	3601      	adds	r6, #1
 800bcd0:	465c      	mov	r4, fp
 800bcd2:	4630      	mov	r0, r6
 800bcd4:	f7f4 fc26 	bl	8000524 <__aeabi_i2d>
 800bcd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcdc:	f7f4 fc8c 	bl	80005f8 <__aeabi_dmul>
 800bce0:	4b65      	ldr	r3, [pc, #404]	@ (800be78 <_dtoa_r+0x590>)
 800bce2:	2200      	movs	r2, #0
 800bce4:	f7f4 fad2 	bl	800028c <__adddf3>
 800bce8:	4605      	mov	r5, r0
 800bcea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bcee:	2c00      	cmp	r4, #0
 800bcf0:	d16a      	bne.n	800bdc8 <_dtoa_r+0x4e0>
 800bcf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcf6:	4b61      	ldr	r3, [pc, #388]	@ (800be7c <_dtoa_r+0x594>)
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	f7f4 fac5 	bl	8000288 <__aeabi_dsub>
 800bcfe:	4602      	mov	r2, r0
 800bd00:	460b      	mov	r3, r1
 800bd02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd06:	462a      	mov	r2, r5
 800bd08:	4633      	mov	r3, r6
 800bd0a:	f7f4 ff05 	bl	8000b18 <__aeabi_dcmpgt>
 800bd0e:	2800      	cmp	r0, #0
 800bd10:	f040 8298 	bne.w	800c244 <_dtoa_r+0x95c>
 800bd14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd18:	462a      	mov	r2, r5
 800bd1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bd1e:	f7f4 fedd 	bl	8000adc <__aeabi_dcmplt>
 800bd22:	bb38      	cbnz	r0, 800bd74 <_dtoa_r+0x48c>
 800bd24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bd28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bd2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	f2c0 8157 	blt.w	800bfe2 <_dtoa_r+0x6fa>
 800bd34:	2f0e      	cmp	r7, #14
 800bd36:	f300 8154 	bgt.w	800bfe2 <_dtoa_r+0x6fa>
 800bd3a:	4b4b      	ldr	r3, [pc, #300]	@ (800be68 <_dtoa_r+0x580>)
 800bd3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bd40:	ed93 7b00 	vldr	d7, [r3]
 800bd44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	ed8d 7b00 	vstr	d7, [sp]
 800bd4c:	f280 80e5 	bge.w	800bf1a <_dtoa_r+0x632>
 800bd50:	9b03      	ldr	r3, [sp, #12]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	f300 80e1 	bgt.w	800bf1a <_dtoa_r+0x632>
 800bd58:	d10c      	bne.n	800bd74 <_dtoa_r+0x48c>
 800bd5a:	4b48      	ldr	r3, [pc, #288]	@ (800be7c <_dtoa_r+0x594>)
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	ec51 0b17 	vmov	r0, r1, d7
 800bd62:	f7f4 fc49 	bl	80005f8 <__aeabi_dmul>
 800bd66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd6a:	f7f4 fecb 	bl	8000b04 <__aeabi_dcmpge>
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	f000 8266 	beq.w	800c240 <_dtoa_r+0x958>
 800bd74:	2400      	movs	r4, #0
 800bd76:	4625      	mov	r5, r4
 800bd78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd7a:	4656      	mov	r6, sl
 800bd7c:	ea6f 0803 	mvn.w	r8, r3
 800bd80:	2700      	movs	r7, #0
 800bd82:	4621      	mov	r1, r4
 800bd84:	4648      	mov	r0, r9
 800bd86:	f000 fcbf 	bl	800c708 <_Bfree>
 800bd8a:	2d00      	cmp	r5, #0
 800bd8c:	f000 80bd 	beq.w	800bf0a <_dtoa_r+0x622>
 800bd90:	b12f      	cbz	r7, 800bd9e <_dtoa_r+0x4b6>
 800bd92:	42af      	cmp	r7, r5
 800bd94:	d003      	beq.n	800bd9e <_dtoa_r+0x4b6>
 800bd96:	4639      	mov	r1, r7
 800bd98:	4648      	mov	r0, r9
 800bd9a:	f000 fcb5 	bl	800c708 <_Bfree>
 800bd9e:	4629      	mov	r1, r5
 800bda0:	4648      	mov	r0, r9
 800bda2:	f000 fcb1 	bl	800c708 <_Bfree>
 800bda6:	e0b0      	b.n	800bf0a <_dtoa_r+0x622>
 800bda8:	07e2      	lsls	r2, r4, #31
 800bdaa:	d505      	bpl.n	800bdb8 <_dtoa_r+0x4d0>
 800bdac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bdb0:	f7f4 fc22 	bl	80005f8 <__aeabi_dmul>
 800bdb4:	3601      	adds	r6, #1
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	1064      	asrs	r4, r4, #1
 800bdba:	3508      	adds	r5, #8
 800bdbc:	e762      	b.n	800bc84 <_dtoa_r+0x39c>
 800bdbe:	2602      	movs	r6, #2
 800bdc0:	e765      	b.n	800bc8e <_dtoa_r+0x3a6>
 800bdc2:	9c03      	ldr	r4, [sp, #12]
 800bdc4:	46b8      	mov	r8, r7
 800bdc6:	e784      	b.n	800bcd2 <_dtoa_r+0x3ea>
 800bdc8:	4b27      	ldr	r3, [pc, #156]	@ (800be68 <_dtoa_r+0x580>)
 800bdca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bdcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bdd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bdd4:	4454      	add	r4, sl
 800bdd6:	2900      	cmp	r1, #0
 800bdd8:	d054      	beq.n	800be84 <_dtoa_r+0x59c>
 800bdda:	4929      	ldr	r1, [pc, #164]	@ (800be80 <_dtoa_r+0x598>)
 800bddc:	2000      	movs	r0, #0
 800bdde:	f7f4 fd35 	bl	800084c <__aeabi_ddiv>
 800bde2:	4633      	mov	r3, r6
 800bde4:	462a      	mov	r2, r5
 800bde6:	f7f4 fa4f 	bl	8000288 <__aeabi_dsub>
 800bdea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdee:	4656      	mov	r6, sl
 800bdf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdf4:	f7f4 feb0 	bl	8000b58 <__aeabi_d2iz>
 800bdf8:	4605      	mov	r5, r0
 800bdfa:	f7f4 fb93 	bl	8000524 <__aeabi_i2d>
 800bdfe:	4602      	mov	r2, r0
 800be00:	460b      	mov	r3, r1
 800be02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be06:	f7f4 fa3f 	bl	8000288 <__aeabi_dsub>
 800be0a:	3530      	adds	r5, #48	@ 0x30
 800be0c:	4602      	mov	r2, r0
 800be0e:	460b      	mov	r3, r1
 800be10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be14:	f806 5b01 	strb.w	r5, [r6], #1
 800be18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be1c:	f7f4 fe5e 	bl	8000adc <__aeabi_dcmplt>
 800be20:	2800      	cmp	r0, #0
 800be22:	d172      	bne.n	800bf0a <_dtoa_r+0x622>
 800be24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be28:	4911      	ldr	r1, [pc, #68]	@ (800be70 <_dtoa_r+0x588>)
 800be2a:	2000      	movs	r0, #0
 800be2c:	f7f4 fa2c 	bl	8000288 <__aeabi_dsub>
 800be30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be34:	f7f4 fe52 	bl	8000adc <__aeabi_dcmplt>
 800be38:	2800      	cmp	r0, #0
 800be3a:	f040 80b4 	bne.w	800bfa6 <_dtoa_r+0x6be>
 800be3e:	42a6      	cmp	r6, r4
 800be40:	f43f af70 	beq.w	800bd24 <_dtoa_r+0x43c>
 800be44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be48:	4b0a      	ldr	r3, [pc, #40]	@ (800be74 <_dtoa_r+0x58c>)
 800be4a:	2200      	movs	r2, #0
 800be4c:	f7f4 fbd4 	bl	80005f8 <__aeabi_dmul>
 800be50:	4b08      	ldr	r3, [pc, #32]	@ (800be74 <_dtoa_r+0x58c>)
 800be52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be56:	2200      	movs	r2, #0
 800be58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be5c:	f7f4 fbcc 	bl	80005f8 <__aeabi_dmul>
 800be60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be64:	e7c4      	b.n	800bdf0 <_dtoa_r+0x508>
 800be66:	bf00      	nop
 800be68:	0800da60 	.word	0x0800da60
 800be6c:	0800da38 	.word	0x0800da38
 800be70:	3ff00000 	.word	0x3ff00000
 800be74:	40240000 	.word	0x40240000
 800be78:	401c0000 	.word	0x401c0000
 800be7c:	40140000 	.word	0x40140000
 800be80:	3fe00000 	.word	0x3fe00000
 800be84:	4631      	mov	r1, r6
 800be86:	4628      	mov	r0, r5
 800be88:	f7f4 fbb6 	bl	80005f8 <__aeabi_dmul>
 800be8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be90:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be92:	4656      	mov	r6, sl
 800be94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be98:	f7f4 fe5e 	bl	8000b58 <__aeabi_d2iz>
 800be9c:	4605      	mov	r5, r0
 800be9e:	f7f4 fb41 	bl	8000524 <__aeabi_i2d>
 800bea2:	4602      	mov	r2, r0
 800bea4:	460b      	mov	r3, r1
 800bea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800beaa:	f7f4 f9ed 	bl	8000288 <__aeabi_dsub>
 800beae:	3530      	adds	r5, #48	@ 0x30
 800beb0:	f806 5b01 	strb.w	r5, [r6], #1
 800beb4:	4602      	mov	r2, r0
 800beb6:	460b      	mov	r3, r1
 800beb8:	42a6      	cmp	r6, r4
 800beba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bebe:	f04f 0200 	mov.w	r2, #0
 800bec2:	d124      	bne.n	800bf0e <_dtoa_r+0x626>
 800bec4:	4baf      	ldr	r3, [pc, #700]	@ (800c184 <_dtoa_r+0x89c>)
 800bec6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800beca:	f7f4 f9df 	bl	800028c <__adddf3>
 800bece:	4602      	mov	r2, r0
 800bed0:	460b      	mov	r3, r1
 800bed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bed6:	f7f4 fe1f 	bl	8000b18 <__aeabi_dcmpgt>
 800beda:	2800      	cmp	r0, #0
 800bedc:	d163      	bne.n	800bfa6 <_dtoa_r+0x6be>
 800bede:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bee2:	49a8      	ldr	r1, [pc, #672]	@ (800c184 <_dtoa_r+0x89c>)
 800bee4:	2000      	movs	r0, #0
 800bee6:	f7f4 f9cf 	bl	8000288 <__aeabi_dsub>
 800beea:	4602      	mov	r2, r0
 800beec:	460b      	mov	r3, r1
 800beee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bef2:	f7f4 fdf3 	bl	8000adc <__aeabi_dcmplt>
 800bef6:	2800      	cmp	r0, #0
 800bef8:	f43f af14 	beq.w	800bd24 <_dtoa_r+0x43c>
 800befc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800befe:	1e73      	subs	r3, r6, #1
 800bf00:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bf06:	2b30      	cmp	r3, #48	@ 0x30
 800bf08:	d0f8      	beq.n	800befc <_dtoa_r+0x614>
 800bf0a:	4647      	mov	r7, r8
 800bf0c:	e03b      	b.n	800bf86 <_dtoa_r+0x69e>
 800bf0e:	4b9e      	ldr	r3, [pc, #632]	@ (800c188 <_dtoa_r+0x8a0>)
 800bf10:	f7f4 fb72 	bl	80005f8 <__aeabi_dmul>
 800bf14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf18:	e7bc      	b.n	800be94 <_dtoa_r+0x5ac>
 800bf1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bf1e:	4656      	mov	r6, sl
 800bf20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf24:	4620      	mov	r0, r4
 800bf26:	4629      	mov	r1, r5
 800bf28:	f7f4 fc90 	bl	800084c <__aeabi_ddiv>
 800bf2c:	f7f4 fe14 	bl	8000b58 <__aeabi_d2iz>
 800bf30:	4680      	mov	r8, r0
 800bf32:	f7f4 faf7 	bl	8000524 <__aeabi_i2d>
 800bf36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf3a:	f7f4 fb5d 	bl	80005f8 <__aeabi_dmul>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	460b      	mov	r3, r1
 800bf42:	4620      	mov	r0, r4
 800bf44:	4629      	mov	r1, r5
 800bf46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bf4a:	f7f4 f99d 	bl	8000288 <__aeabi_dsub>
 800bf4e:	f806 4b01 	strb.w	r4, [r6], #1
 800bf52:	9d03      	ldr	r5, [sp, #12]
 800bf54:	eba6 040a 	sub.w	r4, r6, sl
 800bf58:	42a5      	cmp	r5, r4
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	460b      	mov	r3, r1
 800bf5e:	d133      	bne.n	800bfc8 <_dtoa_r+0x6e0>
 800bf60:	f7f4 f994 	bl	800028c <__adddf3>
 800bf64:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf68:	4604      	mov	r4, r0
 800bf6a:	460d      	mov	r5, r1
 800bf6c:	f7f4 fdd4 	bl	8000b18 <__aeabi_dcmpgt>
 800bf70:	b9c0      	cbnz	r0, 800bfa4 <_dtoa_r+0x6bc>
 800bf72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf76:	4620      	mov	r0, r4
 800bf78:	4629      	mov	r1, r5
 800bf7a:	f7f4 fda5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf7e:	b110      	cbz	r0, 800bf86 <_dtoa_r+0x69e>
 800bf80:	f018 0f01 	tst.w	r8, #1
 800bf84:	d10e      	bne.n	800bfa4 <_dtoa_r+0x6bc>
 800bf86:	9902      	ldr	r1, [sp, #8]
 800bf88:	4648      	mov	r0, r9
 800bf8a:	f000 fbbd 	bl	800c708 <_Bfree>
 800bf8e:	2300      	movs	r3, #0
 800bf90:	7033      	strb	r3, [r6, #0]
 800bf92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf94:	3701      	adds	r7, #1
 800bf96:	601f      	str	r7, [r3, #0]
 800bf98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	f000 824b 	beq.w	800c436 <_dtoa_r+0xb4e>
 800bfa0:	601e      	str	r6, [r3, #0]
 800bfa2:	e248      	b.n	800c436 <_dtoa_r+0xb4e>
 800bfa4:	46b8      	mov	r8, r7
 800bfa6:	4633      	mov	r3, r6
 800bfa8:	461e      	mov	r6, r3
 800bfaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfae:	2a39      	cmp	r2, #57	@ 0x39
 800bfb0:	d106      	bne.n	800bfc0 <_dtoa_r+0x6d8>
 800bfb2:	459a      	cmp	sl, r3
 800bfb4:	d1f8      	bne.n	800bfa8 <_dtoa_r+0x6c0>
 800bfb6:	2230      	movs	r2, #48	@ 0x30
 800bfb8:	f108 0801 	add.w	r8, r8, #1
 800bfbc:	f88a 2000 	strb.w	r2, [sl]
 800bfc0:	781a      	ldrb	r2, [r3, #0]
 800bfc2:	3201      	adds	r2, #1
 800bfc4:	701a      	strb	r2, [r3, #0]
 800bfc6:	e7a0      	b.n	800bf0a <_dtoa_r+0x622>
 800bfc8:	4b6f      	ldr	r3, [pc, #444]	@ (800c188 <_dtoa_r+0x8a0>)
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f7f4 fb14 	bl	80005f8 <__aeabi_dmul>
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	4604      	mov	r4, r0
 800bfd6:	460d      	mov	r5, r1
 800bfd8:	f7f4 fd76 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d09f      	beq.n	800bf20 <_dtoa_r+0x638>
 800bfe0:	e7d1      	b.n	800bf86 <_dtoa_r+0x69e>
 800bfe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfe4:	2a00      	cmp	r2, #0
 800bfe6:	f000 80ea 	beq.w	800c1be <_dtoa_r+0x8d6>
 800bfea:	9a07      	ldr	r2, [sp, #28]
 800bfec:	2a01      	cmp	r2, #1
 800bfee:	f300 80cd 	bgt.w	800c18c <_dtoa_r+0x8a4>
 800bff2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bff4:	2a00      	cmp	r2, #0
 800bff6:	f000 80c1 	beq.w	800c17c <_dtoa_r+0x894>
 800bffa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bffe:	9c08      	ldr	r4, [sp, #32]
 800c000:	9e00      	ldr	r6, [sp, #0]
 800c002:	9a00      	ldr	r2, [sp, #0]
 800c004:	441a      	add	r2, r3
 800c006:	9200      	str	r2, [sp, #0]
 800c008:	9a06      	ldr	r2, [sp, #24]
 800c00a:	2101      	movs	r1, #1
 800c00c:	441a      	add	r2, r3
 800c00e:	4648      	mov	r0, r9
 800c010:	9206      	str	r2, [sp, #24]
 800c012:	f000 fc2d 	bl	800c870 <__i2b>
 800c016:	4605      	mov	r5, r0
 800c018:	b166      	cbz	r6, 800c034 <_dtoa_r+0x74c>
 800c01a:	9b06      	ldr	r3, [sp, #24]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	dd09      	ble.n	800c034 <_dtoa_r+0x74c>
 800c020:	42b3      	cmp	r3, r6
 800c022:	9a00      	ldr	r2, [sp, #0]
 800c024:	bfa8      	it	ge
 800c026:	4633      	movge	r3, r6
 800c028:	1ad2      	subs	r2, r2, r3
 800c02a:	9200      	str	r2, [sp, #0]
 800c02c:	9a06      	ldr	r2, [sp, #24]
 800c02e:	1af6      	subs	r6, r6, r3
 800c030:	1ad3      	subs	r3, r2, r3
 800c032:	9306      	str	r3, [sp, #24]
 800c034:	9b08      	ldr	r3, [sp, #32]
 800c036:	b30b      	cbz	r3, 800c07c <_dtoa_r+0x794>
 800c038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	f000 80c6 	beq.w	800c1cc <_dtoa_r+0x8e4>
 800c040:	2c00      	cmp	r4, #0
 800c042:	f000 80c0 	beq.w	800c1c6 <_dtoa_r+0x8de>
 800c046:	4629      	mov	r1, r5
 800c048:	4622      	mov	r2, r4
 800c04a:	4648      	mov	r0, r9
 800c04c:	f000 fcc8 	bl	800c9e0 <__pow5mult>
 800c050:	9a02      	ldr	r2, [sp, #8]
 800c052:	4601      	mov	r1, r0
 800c054:	4605      	mov	r5, r0
 800c056:	4648      	mov	r0, r9
 800c058:	f000 fc20 	bl	800c89c <__multiply>
 800c05c:	9902      	ldr	r1, [sp, #8]
 800c05e:	4680      	mov	r8, r0
 800c060:	4648      	mov	r0, r9
 800c062:	f000 fb51 	bl	800c708 <_Bfree>
 800c066:	9b08      	ldr	r3, [sp, #32]
 800c068:	1b1b      	subs	r3, r3, r4
 800c06a:	9308      	str	r3, [sp, #32]
 800c06c:	f000 80b1 	beq.w	800c1d2 <_dtoa_r+0x8ea>
 800c070:	9a08      	ldr	r2, [sp, #32]
 800c072:	4641      	mov	r1, r8
 800c074:	4648      	mov	r0, r9
 800c076:	f000 fcb3 	bl	800c9e0 <__pow5mult>
 800c07a:	9002      	str	r0, [sp, #8]
 800c07c:	2101      	movs	r1, #1
 800c07e:	4648      	mov	r0, r9
 800c080:	f000 fbf6 	bl	800c870 <__i2b>
 800c084:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c086:	4604      	mov	r4, r0
 800c088:	2b00      	cmp	r3, #0
 800c08a:	f000 81d8 	beq.w	800c43e <_dtoa_r+0xb56>
 800c08e:	461a      	mov	r2, r3
 800c090:	4601      	mov	r1, r0
 800c092:	4648      	mov	r0, r9
 800c094:	f000 fca4 	bl	800c9e0 <__pow5mult>
 800c098:	9b07      	ldr	r3, [sp, #28]
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	4604      	mov	r4, r0
 800c09e:	f300 809f 	bgt.w	800c1e0 <_dtoa_r+0x8f8>
 800c0a2:	9b04      	ldr	r3, [sp, #16]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	f040 8097 	bne.w	800c1d8 <_dtoa_r+0x8f0>
 800c0aa:	9b05      	ldr	r3, [sp, #20]
 800c0ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	f040 8093 	bne.w	800c1dc <_dtoa_r+0x8f4>
 800c0b6:	9b05      	ldr	r3, [sp, #20]
 800c0b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c0bc:	0d1b      	lsrs	r3, r3, #20
 800c0be:	051b      	lsls	r3, r3, #20
 800c0c0:	b133      	cbz	r3, 800c0d0 <_dtoa_r+0x7e8>
 800c0c2:	9b00      	ldr	r3, [sp, #0]
 800c0c4:	3301      	adds	r3, #1
 800c0c6:	9300      	str	r3, [sp, #0]
 800c0c8:	9b06      	ldr	r3, [sp, #24]
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	9306      	str	r3, [sp, #24]
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	9308      	str	r3, [sp, #32]
 800c0d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f000 81b8 	beq.w	800c44a <_dtoa_r+0xb62>
 800c0da:	6923      	ldr	r3, [r4, #16]
 800c0dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c0e0:	6918      	ldr	r0, [r3, #16]
 800c0e2:	f000 fb79 	bl	800c7d8 <__hi0bits>
 800c0e6:	f1c0 0020 	rsb	r0, r0, #32
 800c0ea:	9b06      	ldr	r3, [sp, #24]
 800c0ec:	4418      	add	r0, r3
 800c0ee:	f010 001f 	ands.w	r0, r0, #31
 800c0f2:	f000 8082 	beq.w	800c1fa <_dtoa_r+0x912>
 800c0f6:	f1c0 0320 	rsb	r3, r0, #32
 800c0fa:	2b04      	cmp	r3, #4
 800c0fc:	dd73      	ble.n	800c1e6 <_dtoa_r+0x8fe>
 800c0fe:	9b00      	ldr	r3, [sp, #0]
 800c100:	f1c0 001c 	rsb	r0, r0, #28
 800c104:	4403      	add	r3, r0
 800c106:	9300      	str	r3, [sp, #0]
 800c108:	9b06      	ldr	r3, [sp, #24]
 800c10a:	4403      	add	r3, r0
 800c10c:	4406      	add	r6, r0
 800c10e:	9306      	str	r3, [sp, #24]
 800c110:	9b00      	ldr	r3, [sp, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	dd05      	ble.n	800c122 <_dtoa_r+0x83a>
 800c116:	9902      	ldr	r1, [sp, #8]
 800c118:	461a      	mov	r2, r3
 800c11a:	4648      	mov	r0, r9
 800c11c:	f000 fcba 	bl	800ca94 <__lshift>
 800c120:	9002      	str	r0, [sp, #8]
 800c122:	9b06      	ldr	r3, [sp, #24]
 800c124:	2b00      	cmp	r3, #0
 800c126:	dd05      	ble.n	800c134 <_dtoa_r+0x84c>
 800c128:	4621      	mov	r1, r4
 800c12a:	461a      	mov	r2, r3
 800c12c:	4648      	mov	r0, r9
 800c12e:	f000 fcb1 	bl	800ca94 <__lshift>
 800c132:	4604      	mov	r4, r0
 800c134:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c136:	2b00      	cmp	r3, #0
 800c138:	d061      	beq.n	800c1fe <_dtoa_r+0x916>
 800c13a:	9802      	ldr	r0, [sp, #8]
 800c13c:	4621      	mov	r1, r4
 800c13e:	f000 fd15 	bl	800cb6c <__mcmp>
 800c142:	2800      	cmp	r0, #0
 800c144:	da5b      	bge.n	800c1fe <_dtoa_r+0x916>
 800c146:	2300      	movs	r3, #0
 800c148:	9902      	ldr	r1, [sp, #8]
 800c14a:	220a      	movs	r2, #10
 800c14c:	4648      	mov	r0, r9
 800c14e:	f000 fafd 	bl	800c74c <__multadd>
 800c152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c154:	9002      	str	r0, [sp, #8]
 800c156:	f107 38ff 	add.w	r8, r7, #4294967295
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	f000 8177 	beq.w	800c44e <_dtoa_r+0xb66>
 800c160:	4629      	mov	r1, r5
 800c162:	2300      	movs	r3, #0
 800c164:	220a      	movs	r2, #10
 800c166:	4648      	mov	r0, r9
 800c168:	f000 faf0 	bl	800c74c <__multadd>
 800c16c:	f1bb 0f00 	cmp.w	fp, #0
 800c170:	4605      	mov	r5, r0
 800c172:	dc6f      	bgt.n	800c254 <_dtoa_r+0x96c>
 800c174:	9b07      	ldr	r3, [sp, #28]
 800c176:	2b02      	cmp	r3, #2
 800c178:	dc49      	bgt.n	800c20e <_dtoa_r+0x926>
 800c17a:	e06b      	b.n	800c254 <_dtoa_r+0x96c>
 800c17c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c17e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c182:	e73c      	b.n	800bffe <_dtoa_r+0x716>
 800c184:	3fe00000 	.word	0x3fe00000
 800c188:	40240000 	.word	0x40240000
 800c18c:	9b03      	ldr	r3, [sp, #12]
 800c18e:	1e5c      	subs	r4, r3, #1
 800c190:	9b08      	ldr	r3, [sp, #32]
 800c192:	42a3      	cmp	r3, r4
 800c194:	db09      	blt.n	800c1aa <_dtoa_r+0x8c2>
 800c196:	1b1c      	subs	r4, r3, r4
 800c198:	9b03      	ldr	r3, [sp, #12]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	f6bf af30 	bge.w	800c000 <_dtoa_r+0x718>
 800c1a0:	9b00      	ldr	r3, [sp, #0]
 800c1a2:	9a03      	ldr	r2, [sp, #12]
 800c1a4:	1a9e      	subs	r6, r3, r2
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	e72b      	b.n	800c002 <_dtoa_r+0x71a>
 800c1aa:	9b08      	ldr	r3, [sp, #32]
 800c1ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c1ae:	9408      	str	r4, [sp, #32]
 800c1b0:	1ae3      	subs	r3, r4, r3
 800c1b2:	441a      	add	r2, r3
 800c1b4:	9e00      	ldr	r6, [sp, #0]
 800c1b6:	9b03      	ldr	r3, [sp, #12]
 800c1b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c1ba:	2400      	movs	r4, #0
 800c1bc:	e721      	b.n	800c002 <_dtoa_r+0x71a>
 800c1be:	9c08      	ldr	r4, [sp, #32]
 800c1c0:	9e00      	ldr	r6, [sp, #0]
 800c1c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c1c4:	e728      	b.n	800c018 <_dtoa_r+0x730>
 800c1c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c1ca:	e751      	b.n	800c070 <_dtoa_r+0x788>
 800c1cc:	9a08      	ldr	r2, [sp, #32]
 800c1ce:	9902      	ldr	r1, [sp, #8]
 800c1d0:	e750      	b.n	800c074 <_dtoa_r+0x78c>
 800c1d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800c1d6:	e751      	b.n	800c07c <_dtoa_r+0x794>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	e779      	b.n	800c0d0 <_dtoa_r+0x7e8>
 800c1dc:	9b04      	ldr	r3, [sp, #16]
 800c1de:	e777      	b.n	800c0d0 <_dtoa_r+0x7e8>
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	9308      	str	r3, [sp, #32]
 800c1e4:	e779      	b.n	800c0da <_dtoa_r+0x7f2>
 800c1e6:	d093      	beq.n	800c110 <_dtoa_r+0x828>
 800c1e8:	9a00      	ldr	r2, [sp, #0]
 800c1ea:	331c      	adds	r3, #28
 800c1ec:	441a      	add	r2, r3
 800c1ee:	9200      	str	r2, [sp, #0]
 800c1f0:	9a06      	ldr	r2, [sp, #24]
 800c1f2:	441a      	add	r2, r3
 800c1f4:	441e      	add	r6, r3
 800c1f6:	9206      	str	r2, [sp, #24]
 800c1f8:	e78a      	b.n	800c110 <_dtoa_r+0x828>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	e7f4      	b.n	800c1e8 <_dtoa_r+0x900>
 800c1fe:	9b03      	ldr	r3, [sp, #12]
 800c200:	2b00      	cmp	r3, #0
 800c202:	46b8      	mov	r8, r7
 800c204:	dc20      	bgt.n	800c248 <_dtoa_r+0x960>
 800c206:	469b      	mov	fp, r3
 800c208:	9b07      	ldr	r3, [sp, #28]
 800c20a:	2b02      	cmp	r3, #2
 800c20c:	dd1e      	ble.n	800c24c <_dtoa_r+0x964>
 800c20e:	f1bb 0f00 	cmp.w	fp, #0
 800c212:	f47f adb1 	bne.w	800bd78 <_dtoa_r+0x490>
 800c216:	4621      	mov	r1, r4
 800c218:	465b      	mov	r3, fp
 800c21a:	2205      	movs	r2, #5
 800c21c:	4648      	mov	r0, r9
 800c21e:	f000 fa95 	bl	800c74c <__multadd>
 800c222:	4601      	mov	r1, r0
 800c224:	4604      	mov	r4, r0
 800c226:	9802      	ldr	r0, [sp, #8]
 800c228:	f000 fca0 	bl	800cb6c <__mcmp>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	f77f ada3 	ble.w	800bd78 <_dtoa_r+0x490>
 800c232:	4656      	mov	r6, sl
 800c234:	2331      	movs	r3, #49	@ 0x31
 800c236:	f806 3b01 	strb.w	r3, [r6], #1
 800c23a:	f108 0801 	add.w	r8, r8, #1
 800c23e:	e59f      	b.n	800bd80 <_dtoa_r+0x498>
 800c240:	9c03      	ldr	r4, [sp, #12]
 800c242:	46b8      	mov	r8, r7
 800c244:	4625      	mov	r5, r4
 800c246:	e7f4      	b.n	800c232 <_dtoa_r+0x94a>
 800c248:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c24e:	2b00      	cmp	r3, #0
 800c250:	f000 8101 	beq.w	800c456 <_dtoa_r+0xb6e>
 800c254:	2e00      	cmp	r6, #0
 800c256:	dd05      	ble.n	800c264 <_dtoa_r+0x97c>
 800c258:	4629      	mov	r1, r5
 800c25a:	4632      	mov	r2, r6
 800c25c:	4648      	mov	r0, r9
 800c25e:	f000 fc19 	bl	800ca94 <__lshift>
 800c262:	4605      	mov	r5, r0
 800c264:	9b08      	ldr	r3, [sp, #32]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d05c      	beq.n	800c324 <_dtoa_r+0xa3c>
 800c26a:	6869      	ldr	r1, [r5, #4]
 800c26c:	4648      	mov	r0, r9
 800c26e:	f000 fa0b 	bl	800c688 <_Balloc>
 800c272:	4606      	mov	r6, r0
 800c274:	b928      	cbnz	r0, 800c282 <_dtoa_r+0x99a>
 800c276:	4b82      	ldr	r3, [pc, #520]	@ (800c480 <_dtoa_r+0xb98>)
 800c278:	4602      	mov	r2, r0
 800c27a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c27e:	f7ff bb4a 	b.w	800b916 <_dtoa_r+0x2e>
 800c282:	692a      	ldr	r2, [r5, #16]
 800c284:	3202      	adds	r2, #2
 800c286:	0092      	lsls	r2, r2, #2
 800c288:	f105 010c 	add.w	r1, r5, #12
 800c28c:	300c      	adds	r0, #12
 800c28e:	f001 f82b 	bl	800d2e8 <memcpy>
 800c292:	2201      	movs	r2, #1
 800c294:	4631      	mov	r1, r6
 800c296:	4648      	mov	r0, r9
 800c298:	f000 fbfc 	bl	800ca94 <__lshift>
 800c29c:	f10a 0301 	add.w	r3, sl, #1
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	eb0a 030b 	add.w	r3, sl, fp
 800c2a6:	9308      	str	r3, [sp, #32]
 800c2a8:	9b04      	ldr	r3, [sp, #16]
 800c2aa:	f003 0301 	and.w	r3, r3, #1
 800c2ae:	462f      	mov	r7, r5
 800c2b0:	9306      	str	r3, [sp, #24]
 800c2b2:	4605      	mov	r5, r0
 800c2b4:	9b00      	ldr	r3, [sp, #0]
 800c2b6:	9802      	ldr	r0, [sp, #8]
 800c2b8:	4621      	mov	r1, r4
 800c2ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800c2be:	f7ff fa88 	bl	800b7d2 <quorem>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	3330      	adds	r3, #48	@ 0x30
 800c2c6:	9003      	str	r0, [sp, #12]
 800c2c8:	4639      	mov	r1, r7
 800c2ca:	9802      	ldr	r0, [sp, #8]
 800c2cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2ce:	f000 fc4d 	bl	800cb6c <__mcmp>
 800c2d2:	462a      	mov	r2, r5
 800c2d4:	9004      	str	r0, [sp, #16]
 800c2d6:	4621      	mov	r1, r4
 800c2d8:	4648      	mov	r0, r9
 800c2da:	f000 fc63 	bl	800cba4 <__mdiff>
 800c2de:	68c2      	ldr	r2, [r0, #12]
 800c2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2e2:	4606      	mov	r6, r0
 800c2e4:	bb02      	cbnz	r2, 800c328 <_dtoa_r+0xa40>
 800c2e6:	4601      	mov	r1, r0
 800c2e8:	9802      	ldr	r0, [sp, #8]
 800c2ea:	f000 fc3f 	bl	800cb6c <__mcmp>
 800c2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2f0:	4602      	mov	r2, r0
 800c2f2:	4631      	mov	r1, r6
 800c2f4:	4648      	mov	r0, r9
 800c2f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2fa:	f000 fa05 	bl	800c708 <_Bfree>
 800c2fe:	9b07      	ldr	r3, [sp, #28]
 800c300:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c302:	9e00      	ldr	r6, [sp, #0]
 800c304:	ea42 0103 	orr.w	r1, r2, r3
 800c308:	9b06      	ldr	r3, [sp, #24]
 800c30a:	4319      	orrs	r1, r3
 800c30c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c30e:	d10d      	bne.n	800c32c <_dtoa_r+0xa44>
 800c310:	2b39      	cmp	r3, #57	@ 0x39
 800c312:	d027      	beq.n	800c364 <_dtoa_r+0xa7c>
 800c314:	9a04      	ldr	r2, [sp, #16]
 800c316:	2a00      	cmp	r2, #0
 800c318:	dd01      	ble.n	800c31e <_dtoa_r+0xa36>
 800c31a:	9b03      	ldr	r3, [sp, #12]
 800c31c:	3331      	adds	r3, #49	@ 0x31
 800c31e:	f88b 3000 	strb.w	r3, [fp]
 800c322:	e52e      	b.n	800bd82 <_dtoa_r+0x49a>
 800c324:	4628      	mov	r0, r5
 800c326:	e7b9      	b.n	800c29c <_dtoa_r+0x9b4>
 800c328:	2201      	movs	r2, #1
 800c32a:	e7e2      	b.n	800c2f2 <_dtoa_r+0xa0a>
 800c32c:	9904      	ldr	r1, [sp, #16]
 800c32e:	2900      	cmp	r1, #0
 800c330:	db04      	blt.n	800c33c <_dtoa_r+0xa54>
 800c332:	9807      	ldr	r0, [sp, #28]
 800c334:	4301      	orrs	r1, r0
 800c336:	9806      	ldr	r0, [sp, #24]
 800c338:	4301      	orrs	r1, r0
 800c33a:	d120      	bne.n	800c37e <_dtoa_r+0xa96>
 800c33c:	2a00      	cmp	r2, #0
 800c33e:	ddee      	ble.n	800c31e <_dtoa_r+0xa36>
 800c340:	9902      	ldr	r1, [sp, #8]
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	2201      	movs	r2, #1
 800c346:	4648      	mov	r0, r9
 800c348:	f000 fba4 	bl	800ca94 <__lshift>
 800c34c:	4621      	mov	r1, r4
 800c34e:	9002      	str	r0, [sp, #8]
 800c350:	f000 fc0c 	bl	800cb6c <__mcmp>
 800c354:	2800      	cmp	r0, #0
 800c356:	9b00      	ldr	r3, [sp, #0]
 800c358:	dc02      	bgt.n	800c360 <_dtoa_r+0xa78>
 800c35a:	d1e0      	bne.n	800c31e <_dtoa_r+0xa36>
 800c35c:	07da      	lsls	r2, r3, #31
 800c35e:	d5de      	bpl.n	800c31e <_dtoa_r+0xa36>
 800c360:	2b39      	cmp	r3, #57	@ 0x39
 800c362:	d1da      	bne.n	800c31a <_dtoa_r+0xa32>
 800c364:	2339      	movs	r3, #57	@ 0x39
 800c366:	f88b 3000 	strb.w	r3, [fp]
 800c36a:	4633      	mov	r3, r6
 800c36c:	461e      	mov	r6, r3
 800c36e:	3b01      	subs	r3, #1
 800c370:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c374:	2a39      	cmp	r2, #57	@ 0x39
 800c376:	d04e      	beq.n	800c416 <_dtoa_r+0xb2e>
 800c378:	3201      	adds	r2, #1
 800c37a:	701a      	strb	r2, [r3, #0]
 800c37c:	e501      	b.n	800bd82 <_dtoa_r+0x49a>
 800c37e:	2a00      	cmp	r2, #0
 800c380:	dd03      	ble.n	800c38a <_dtoa_r+0xaa2>
 800c382:	2b39      	cmp	r3, #57	@ 0x39
 800c384:	d0ee      	beq.n	800c364 <_dtoa_r+0xa7c>
 800c386:	3301      	adds	r3, #1
 800c388:	e7c9      	b.n	800c31e <_dtoa_r+0xa36>
 800c38a:	9a00      	ldr	r2, [sp, #0]
 800c38c:	9908      	ldr	r1, [sp, #32]
 800c38e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c392:	428a      	cmp	r2, r1
 800c394:	d028      	beq.n	800c3e8 <_dtoa_r+0xb00>
 800c396:	9902      	ldr	r1, [sp, #8]
 800c398:	2300      	movs	r3, #0
 800c39a:	220a      	movs	r2, #10
 800c39c:	4648      	mov	r0, r9
 800c39e:	f000 f9d5 	bl	800c74c <__multadd>
 800c3a2:	42af      	cmp	r7, r5
 800c3a4:	9002      	str	r0, [sp, #8]
 800c3a6:	f04f 0300 	mov.w	r3, #0
 800c3aa:	f04f 020a 	mov.w	r2, #10
 800c3ae:	4639      	mov	r1, r7
 800c3b0:	4648      	mov	r0, r9
 800c3b2:	d107      	bne.n	800c3c4 <_dtoa_r+0xadc>
 800c3b4:	f000 f9ca 	bl	800c74c <__multadd>
 800c3b8:	4607      	mov	r7, r0
 800c3ba:	4605      	mov	r5, r0
 800c3bc:	9b00      	ldr	r3, [sp, #0]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	9300      	str	r3, [sp, #0]
 800c3c2:	e777      	b.n	800c2b4 <_dtoa_r+0x9cc>
 800c3c4:	f000 f9c2 	bl	800c74c <__multadd>
 800c3c8:	4629      	mov	r1, r5
 800c3ca:	4607      	mov	r7, r0
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	220a      	movs	r2, #10
 800c3d0:	4648      	mov	r0, r9
 800c3d2:	f000 f9bb 	bl	800c74c <__multadd>
 800c3d6:	4605      	mov	r5, r0
 800c3d8:	e7f0      	b.n	800c3bc <_dtoa_r+0xad4>
 800c3da:	f1bb 0f00 	cmp.w	fp, #0
 800c3de:	bfcc      	ite	gt
 800c3e0:	465e      	movgt	r6, fp
 800c3e2:	2601      	movle	r6, #1
 800c3e4:	4456      	add	r6, sl
 800c3e6:	2700      	movs	r7, #0
 800c3e8:	9902      	ldr	r1, [sp, #8]
 800c3ea:	9300      	str	r3, [sp, #0]
 800c3ec:	2201      	movs	r2, #1
 800c3ee:	4648      	mov	r0, r9
 800c3f0:	f000 fb50 	bl	800ca94 <__lshift>
 800c3f4:	4621      	mov	r1, r4
 800c3f6:	9002      	str	r0, [sp, #8]
 800c3f8:	f000 fbb8 	bl	800cb6c <__mcmp>
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	dcb4      	bgt.n	800c36a <_dtoa_r+0xa82>
 800c400:	d102      	bne.n	800c408 <_dtoa_r+0xb20>
 800c402:	9b00      	ldr	r3, [sp, #0]
 800c404:	07db      	lsls	r3, r3, #31
 800c406:	d4b0      	bmi.n	800c36a <_dtoa_r+0xa82>
 800c408:	4633      	mov	r3, r6
 800c40a:	461e      	mov	r6, r3
 800c40c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c410:	2a30      	cmp	r2, #48	@ 0x30
 800c412:	d0fa      	beq.n	800c40a <_dtoa_r+0xb22>
 800c414:	e4b5      	b.n	800bd82 <_dtoa_r+0x49a>
 800c416:	459a      	cmp	sl, r3
 800c418:	d1a8      	bne.n	800c36c <_dtoa_r+0xa84>
 800c41a:	2331      	movs	r3, #49	@ 0x31
 800c41c:	f108 0801 	add.w	r8, r8, #1
 800c420:	f88a 3000 	strb.w	r3, [sl]
 800c424:	e4ad      	b.n	800bd82 <_dtoa_r+0x49a>
 800c426:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c428:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c484 <_dtoa_r+0xb9c>
 800c42c:	b11b      	cbz	r3, 800c436 <_dtoa_r+0xb4e>
 800c42e:	f10a 0308 	add.w	r3, sl, #8
 800c432:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c434:	6013      	str	r3, [r2, #0]
 800c436:	4650      	mov	r0, sl
 800c438:	b017      	add	sp, #92	@ 0x5c
 800c43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c43e:	9b07      	ldr	r3, [sp, #28]
 800c440:	2b01      	cmp	r3, #1
 800c442:	f77f ae2e 	ble.w	800c0a2 <_dtoa_r+0x7ba>
 800c446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c448:	9308      	str	r3, [sp, #32]
 800c44a:	2001      	movs	r0, #1
 800c44c:	e64d      	b.n	800c0ea <_dtoa_r+0x802>
 800c44e:	f1bb 0f00 	cmp.w	fp, #0
 800c452:	f77f aed9 	ble.w	800c208 <_dtoa_r+0x920>
 800c456:	4656      	mov	r6, sl
 800c458:	9802      	ldr	r0, [sp, #8]
 800c45a:	4621      	mov	r1, r4
 800c45c:	f7ff f9b9 	bl	800b7d2 <quorem>
 800c460:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c464:	f806 3b01 	strb.w	r3, [r6], #1
 800c468:	eba6 020a 	sub.w	r2, r6, sl
 800c46c:	4593      	cmp	fp, r2
 800c46e:	ddb4      	ble.n	800c3da <_dtoa_r+0xaf2>
 800c470:	9902      	ldr	r1, [sp, #8]
 800c472:	2300      	movs	r3, #0
 800c474:	220a      	movs	r2, #10
 800c476:	4648      	mov	r0, r9
 800c478:	f000 f968 	bl	800c74c <__multadd>
 800c47c:	9002      	str	r0, [sp, #8]
 800c47e:	e7eb      	b.n	800c458 <_dtoa_r+0xb70>
 800c480:	0800d968 	.word	0x0800d968
 800c484:	0800d8ec 	.word	0x0800d8ec

0800c488 <_free_r>:
 800c488:	b538      	push	{r3, r4, r5, lr}
 800c48a:	4605      	mov	r5, r0
 800c48c:	2900      	cmp	r1, #0
 800c48e:	d041      	beq.n	800c514 <_free_r+0x8c>
 800c490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c494:	1f0c      	subs	r4, r1, #4
 800c496:	2b00      	cmp	r3, #0
 800c498:	bfb8      	it	lt
 800c49a:	18e4      	addlt	r4, r4, r3
 800c49c:	f000 f8e8 	bl	800c670 <__malloc_lock>
 800c4a0:	4a1d      	ldr	r2, [pc, #116]	@ (800c518 <_free_r+0x90>)
 800c4a2:	6813      	ldr	r3, [r2, #0]
 800c4a4:	b933      	cbnz	r3, 800c4b4 <_free_r+0x2c>
 800c4a6:	6063      	str	r3, [r4, #4]
 800c4a8:	6014      	str	r4, [r2, #0]
 800c4aa:	4628      	mov	r0, r5
 800c4ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4b0:	f000 b8e4 	b.w	800c67c <__malloc_unlock>
 800c4b4:	42a3      	cmp	r3, r4
 800c4b6:	d908      	bls.n	800c4ca <_free_r+0x42>
 800c4b8:	6820      	ldr	r0, [r4, #0]
 800c4ba:	1821      	adds	r1, r4, r0
 800c4bc:	428b      	cmp	r3, r1
 800c4be:	bf01      	itttt	eq
 800c4c0:	6819      	ldreq	r1, [r3, #0]
 800c4c2:	685b      	ldreq	r3, [r3, #4]
 800c4c4:	1809      	addeq	r1, r1, r0
 800c4c6:	6021      	streq	r1, [r4, #0]
 800c4c8:	e7ed      	b.n	800c4a6 <_free_r+0x1e>
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	685b      	ldr	r3, [r3, #4]
 800c4ce:	b10b      	cbz	r3, 800c4d4 <_free_r+0x4c>
 800c4d0:	42a3      	cmp	r3, r4
 800c4d2:	d9fa      	bls.n	800c4ca <_free_r+0x42>
 800c4d4:	6811      	ldr	r1, [r2, #0]
 800c4d6:	1850      	adds	r0, r2, r1
 800c4d8:	42a0      	cmp	r0, r4
 800c4da:	d10b      	bne.n	800c4f4 <_free_r+0x6c>
 800c4dc:	6820      	ldr	r0, [r4, #0]
 800c4de:	4401      	add	r1, r0
 800c4e0:	1850      	adds	r0, r2, r1
 800c4e2:	4283      	cmp	r3, r0
 800c4e4:	6011      	str	r1, [r2, #0]
 800c4e6:	d1e0      	bne.n	800c4aa <_free_r+0x22>
 800c4e8:	6818      	ldr	r0, [r3, #0]
 800c4ea:	685b      	ldr	r3, [r3, #4]
 800c4ec:	6053      	str	r3, [r2, #4]
 800c4ee:	4408      	add	r0, r1
 800c4f0:	6010      	str	r0, [r2, #0]
 800c4f2:	e7da      	b.n	800c4aa <_free_r+0x22>
 800c4f4:	d902      	bls.n	800c4fc <_free_r+0x74>
 800c4f6:	230c      	movs	r3, #12
 800c4f8:	602b      	str	r3, [r5, #0]
 800c4fa:	e7d6      	b.n	800c4aa <_free_r+0x22>
 800c4fc:	6820      	ldr	r0, [r4, #0]
 800c4fe:	1821      	adds	r1, r4, r0
 800c500:	428b      	cmp	r3, r1
 800c502:	bf04      	itt	eq
 800c504:	6819      	ldreq	r1, [r3, #0]
 800c506:	685b      	ldreq	r3, [r3, #4]
 800c508:	6063      	str	r3, [r4, #4]
 800c50a:	bf04      	itt	eq
 800c50c:	1809      	addeq	r1, r1, r0
 800c50e:	6021      	streq	r1, [r4, #0]
 800c510:	6054      	str	r4, [r2, #4]
 800c512:	e7ca      	b.n	800c4aa <_free_r+0x22>
 800c514:	bd38      	pop	{r3, r4, r5, pc}
 800c516:	bf00      	nop
 800c518:	2000225c 	.word	0x2000225c

0800c51c <malloc>:
 800c51c:	4b02      	ldr	r3, [pc, #8]	@ (800c528 <malloc+0xc>)
 800c51e:	4601      	mov	r1, r0
 800c520:	6818      	ldr	r0, [r3, #0]
 800c522:	f000 b825 	b.w	800c570 <_malloc_r>
 800c526:	bf00      	nop
 800c528:	20000118 	.word	0x20000118

0800c52c <sbrk_aligned>:
 800c52c:	b570      	push	{r4, r5, r6, lr}
 800c52e:	4e0f      	ldr	r6, [pc, #60]	@ (800c56c <sbrk_aligned+0x40>)
 800c530:	460c      	mov	r4, r1
 800c532:	6831      	ldr	r1, [r6, #0]
 800c534:	4605      	mov	r5, r0
 800c536:	b911      	cbnz	r1, 800c53e <sbrk_aligned+0x12>
 800c538:	f000 fec6 	bl	800d2c8 <_sbrk_r>
 800c53c:	6030      	str	r0, [r6, #0]
 800c53e:	4621      	mov	r1, r4
 800c540:	4628      	mov	r0, r5
 800c542:	f000 fec1 	bl	800d2c8 <_sbrk_r>
 800c546:	1c43      	adds	r3, r0, #1
 800c548:	d103      	bne.n	800c552 <sbrk_aligned+0x26>
 800c54a:	f04f 34ff 	mov.w	r4, #4294967295
 800c54e:	4620      	mov	r0, r4
 800c550:	bd70      	pop	{r4, r5, r6, pc}
 800c552:	1cc4      	adds	r4, r0, #3
 800c554:	f024 0403 	bic.w	r4, r4, #3
 800c558:	42a0      	cmp	r0, r4
 800c55a:	d0f8      	beq.n	800c54e <sbrk_aligned+0x22>
 800c55c:	1a21      	subs	r1, r4, r0
 800c55e:	4628      	mov	r0, r5
 800c560:	f000 feb2 	bl	800d2c8 <_sbrk_r>
 800c564:	3001      	adds	r0, #1
 800c566:	d1f2      	bne.n	800c54e <sbrk_aligned+0x22>
 800c568:	e7ef      	b.n	800c54a <sbrk_aligned+0x1e>
 800c56a:	bf00      	nop
 800c56c:	20002258 	.word	0x20002258

0800c570 <_malloc_r>:
 800c570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c574:	1ccd      	adds	r5, r1, #3
 800c576:	f025 0503 	bic.w	r5, r5, #3
 800c57a:	3508      	adds	r5, #8
 800c57c:	2d0c      	cmp	r5, #12
 800c57e:	bf38      	it	cc
 800c580:	250c      	movcc	r5, #12
 800c582:	2d00      	cmp	r5, #0
 800c584:	4606      	mov	r6, r0
 800c586:	db01      	blt.n	800c58c <_malloc_r+0x1c>
 800c588:	42a9      	cmp	r1, r5
 800c58a:	d904      	bls.n	800c596 <_malloc_r+0x26>
 800c58c:	230c      	movs	r3, #12
 800c58e:	6033      	str	r3, [r6, #0]
 800c590:	2000      	movs	r0, #0
 800c592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c596:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c66c <_malloc_r+0xfc>
 800c59a:	f000 f869 	bl	800c670 <__malloc_lock>
 800c59e:	f8d8 3000 	ldr.w	r3, [r8]
 800c5a2:	461c      	mov	r4, r3
 800c5a4:	bb44      	cbnz	r4, 800c5f8 <_malloc_r+0x88>
 800c5a6:	4629      	mov	r1, r5
 800c5a8:	4630      	mov	r0, r6
 800c5aa:	f7ff ffbf 	bl	800c52c <sbrk_aligned>
 800c5ae:	1c43      	adds	r3, r0, #1
 800c5b0:	4604      	mov	r4, r0
 800c5b2:	d158      	bne.n	800c666 <_malloc_r+0xf6>
 800c5b4:	f8d8 4000 	ldr.w	r4, [r8]
 800c5b8:	4627      	mov	r7, r4
 800c5ba:	2f00      	cmp	r7, #0
 800c5bc:	d143      	bne.n	800c646 <_malloc_r+0xd6>
 800c5be:	2c00      	cmp	r4, #0
 800c5c0:	d04b      	beq.n	800c65a <_malloc_r+0xea>
 800c5c2:	6823      	ldr	r3, [r4, #0]
 800c5c4:	4639      	mov	r1, r7
 800c5c6:	4630      	mov	r0, r6
 800c5c8:	eb04 0903 	add.w	r9, r4, r3
 800c5cc:	f000 fe7c 	bl	800d2c8 <_sbrk_r>
 800c5d0:	4581      	cmp	r9, r0
 800c5d2:	d142      	bne.n	800c65a <_malloc_r+0xea>
 800c5d4:	6821      	ldr	r1, [r4, #0]
 800c5d6:	1a6d      	subs	r5, r5, r1
 800c5d8:	4629      	mov	r1, r5
 800c5da:	4630      	mov	r0, r6
 800c5dc:	f7ff ffa6 	bl	800c52c <sbrk_aligned>
 800c5e0:	3001      	adds	r0, #1
 800c5e2:	d03a      	beq.n	800c65a <_malloc_r+0xea>
 800c5e4:	6823      	ldr	r3, [r4, #0]
 800c5e6:	442b      	add	r3, r5
 800c5e8:	6023      	str	r3, [r4, #0]
 800c5ea:	f8d8 3000 	ldr.w	r3, [r8]
 800c5ee:	685a      	ldr	r2, [r3, #4]
 800c5f0:	bb62      	cbnz	r2, 800c64c <_malloc_r+0xdc>
 800c5f2:	f8c8 7000 	str.w	r7, [r8]
 800c5f6:	e00f      	b.n	800c618 <_malloc_r+0xa8>
 800c5f8:	6822      	ldr	r2, [r4, #0]
 800c5fa:	1b52      	subs	r2, r2, r5
 800c5fc:	d420      	bmi.n	800c640 <_malloc_r+0xd0>
 800c5fe:	2a0b      	cmp	r2, #11
 800c600:	d917      	bls.n	800c632 <_malloc_r+0xc2>
 800c602:	1961      	adds	r1, r4, r5
 800c604:	42a3      	cmp	r3, r4
 800c606:	6025      	str	r5, [r4, #0]
 800c608:	bf18      	it	ne
 800c60a:	6059      	strne	r1, [r3, #4]
 800c60c:	6863      	ldr	r3, [r4, #4]
 800c60e:	bf08      	it	eq
 800c610:	f8c8 1000 	streq.w	r1, [r8]
 800c614:	5162      	str	r2, [r4, r5]
 800c616:	604b      	str	r3, [r1, #4]
 800c618:	4630      	mov	r0, r6
 800c61a:	f000 f82f 	bl	800c67c <__malloc_unlock>
 800c61e:	f104 000b 	add.w	r0, r4, #11
 800c622:	1d23      	adds	r3, r4, #4
 800c624:	f020 0007 	bic.w	r0, r0, #7
 800c628:	1ac2      	subs	r2, r0, r3
 800c62a:	bf1c      	itt	ne
 800c62c:	1a1b      	subne	r3, r3, r0
 800c62e:	50a3      	strne	r3, [r4, r2]
 800c630:	e7af      	b.n	800c592 <_malloc_r+0x22>
 800c632:	6862      	ldr	r2, [r4, #4]
 800c634:	42a3      	cmp	r3, r4
 800c636:	bf0c      	ite	eq
 800c638:	f8c8 2000 	streq.w	r2, [r8]
 800c63c:	605a      	strne	r2, [r3, #4]
 800c63e:	e7eb      	b.n	800c618 <_malloc_r+0xa8>
 800c640:	4623      	mov	r3, r4
 800c642:	6864      	ldr	r4, [r4, #4]
 800c644:	e7ae      	b.n	800c5a4 <_malloc_r+0x34>
 800c646:	463c      	mov	r4, r7
 800c648:	687f      	ldr	r7, [r7, #4]
 800c64a:	e7b6      	b.n	800c5ba <_malloc_r+0x4a>
 800c64c:	461a      	mov	r2, r3
 800c64e:	685b      	ldr	r3, [r3, #4]
 800c650:	42a3      	cmp	r3, r4
 800c652:	d1fb      	bne.n	800c64c <_malloc_r+0xdc>
 800c654:	2300      	movs	r3, #0
 800c656:	6053      	str	r3, [r2, #4]
 800c658:	e7de      	b.n	800c618 <_malloc_r+0xa8>
 800c65a:	230c      	movs	r3, #12
 800c65c:	6033      	str	r3, [r6, #0]
 800c65e:	4630      	mov	r0, r6
 800c660:	f000 f80c 	bl	800c67c <__malloc_unlock>
 800c664:	e794      	b.n	800c590 <_malloc_r+0x20>
 800c666:	6005      	str	r5, [r0, #0]
 800c668:	e7d6      	b.n	800c618 <_malloc_r+0xa8>
 800c66a:	bf00      	nop
 800c66c:	2000225c 	.word	0x2000225c

0800c670 <__malloc_lock>:
 800c670:	4801      	ldr	r0, [pc, #4]	@ (800c678 <__malloc_lock+0x8>)
 800c672:	f7ff b8ac 	b.w	800b7ce <__retarget_lock_acquire_recursive>
 800c676:	bf00      	nop
 800c678:	20002254 	.word	0x20002254

0800c67c <__malloc_unlock>:
 800c67c:	4801      	ldr	r0, [pc, #4]	@ (800c684 <__malloc_unlock+0x8>)
 800c67e:	f7ff b8a7 	b.w	800b7d0 <__retarget_lock_release_recursive>
 800c682:	bf00      	nop
 800c684:	20002254 	.word	0x20002254

0800c688 <_Balloc>:
 800c688:	b570      	push	{r4, r5, r6, lr}
 800c68a:	69c6      	ldr	r6, [r0, #28]
 800c68c:	4604      	mov	r4, r0
 800c68e:	460d      	mov	r5, r1
 800c690:	b976      	cbnz	r6, 800c6b0 <_Balloc+0x28>
 800c692:	2010      	movs	r0, #16
 800c694:	f7ff ff42 	bl	800c51c <malloc>
 800c698:	4602      	mov	r2, r0
 800c69a:	61e0      	str	r0, [r4, #28]
 800c69c:	b920      	cbnz	r0, 800c6a8 <_Balloc+0x20>
 800c69e:	4b18      	ldr	r3, [pc, #96]	@ (800c700 <_Balloc+0x78>)
 800c6a0:	4818      	ldr	r0, [pc, #96]	@ (800c704 <_Balloc+0x7c>)
 800c6a2:	216b      	movs	r1, #107	@ 0x6b
 800c6a4:	f000 fe2e 	bl	800d304 <__assert_func>
 800c6a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6ac:	6006      	str	r6, [r0, #0]
 800c6ae:	60c6      	str	r6, [r0, #12]
 800c6b0:	69e6      	ldr	r6, [r4, #28]
 800c6b2:	68f3      	ldr	r3, [r6, #12]
 800c6b4:	b183      	cbz	r3, 800c6d8 <_Balloc+0x50>
 800c6b6:	69e3      	ldr	r3, [r4, #28]
 800c6b8:	68db      	ldr	r3, [r3, #12]
 800c6ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c6be:	b9b8      	cbnz	r0, 800c6f0 <_Balloc+0x68>
 800c6c0:	2101      	movs	r1, #1
 800c6c2:	fa01 f605 	lsl.w	r6, r1, r5
 800c6c6:	1d72      	adds	r2, r6, #5
 800c6c8:	0092      	lsls	r2, r2, #2
 800c6ca:	4620      	mov	r0, r4
 800c6cc:	f000 fe38 	bl	800d340 <_calloc_r>
 800c6d0:	b160      	cbz	r0, 800c6ec <_Balloc+0x64>
 800c6d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c6d6:	e00e      	b.n	800c6f6 <_Balloc+0x6e>
 800c6d8:	2221      	movs	r2, #33	@ 0x21
 800c6da:	2104      	movs	r1, #4
 800c6dc:	4620      	mov	r0, r4
 800c6de:	f000 fe2f 	bl	800d340 <_calloc_r>
 800c6e2:	69e3      	ldr	r3, [r4, #28]
 800c6e4:	60f0      	str	r0, [r6, #12]
 800c6e6:	68db      	ldr	r3, [r3, #12]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d1e4      	bne.n	800c6b6 <_Balloc+0x2e>
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	bd70      	pop	{r4, r5, r6, pc}
 800c6f0:	6802      	ldr	r2, [r0, #0]
 800c6f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c6fc:	e7f7      	b.n	800c6ee <_Balloc+0x66>
 800c6fe:	bf00      	nop
 800c700:	0800d8f9 	.word	0x0800d8f9
 800c704:	0800d979 	.word	0x0800d979

0800c708 <_Bfree>:
 800c708:	b570      	push	{r4, r5, r6, lr}
 800c70a:	69c6      	ldr	r6, [r0, #28]
 800c70c:	4605      	mov	r5, r0
 800c70e:	460c      	mov	r4, r1
 800c710:	b976      	cbnz	r6, 800c730 <_Bfree+0x28>
 800c712:	2010      	movs	r0, #16
 800c714:	f7ff ff02 	bl	800c51c <malloc>
 800c718:	4602      	mov	r2, r0
 800c71a:	61e8      	str	r0, [r5, #28]
 800c71c:	b920      	cbnz	r0, 800c728 <_Bfree+0x20>
 800c71e:	4b09      	ldr	r3, [pc, #36]	@ (800c744 <_Bfree+0x3c>)
 800c720:	4809      	ldr	r0, [pc, #36]	@ (800c748 <_Bfree+0x40>)
 800c722:	218f      	movs	r1, #143	@ 0x8f
 800c724:	f000 fdee 	bl	800d304 <__assert_func>
 800c728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c72c:	6006      	str	r6, [r0, #0]
 800c72e:	60c6      	str	r6, [r0, #12]
 800c730:	b13c      	cbz	r4, 800c742 <_Bfree+0x3a>
 800c732:	69eb      	ldr	r3, [r5, #28]
 800c734:	6862      	ldr	r2, [r4, #4]
 800c736:	68db      	ldr	r3, [r3, #12]
 800c738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c73c:	6021      	str	r1, [r4, #0]
 800c73e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c742:	bd70      	pop	{r4, r5, r6, pc}
 800c744:	0800d8f9 	.word	0x0800d8f9
 800c748:	0800d979 	.word	0x0800d979

0800c74c <__multadd>:
 800c74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c750:	690d      	ldr	r5, [r1, #16]
 800c752:	4607      	mov	r7, r0
 800c754:	460c      	mov	r4, r1
 800c756:	461e      	mov	r6, r3
 800c758:	f101 0c14 	add.w	ip, r1, #20
 800c75c:	2000      	movs	r0, #0
 800c75e:	f8dc 3000 	ldr.w	r3, [ip]
 800c762:	b299      	uxth	r1, r3
 800c764:	fb02 6101 	mla	r1, r2, r1, r6
 800c768:	0c1e      	lsrs	r6, r3, #16
 800c76a:	0c0b      	lsrs	r3, r1, #16
 800c76c:	fb02 3306 	mla	r3, r2, r6, r3
 800c770:	b289      	uxth	r1, r1
 800c772:	3001      	adds	r0, #1
 800c774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c778:	4285      	cmp	r5, r0
 800c77a:	f84c 1b04 	str.w	r1, [ip], #4
 800c77e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c782:	dcec      	bgt.n	800c75e <__multadd+0x12>
 800c784:	b30e      	cbz	r6, 800c7ca <__multadd+0x7e>
 800c786:	68a3      	ldr	r3, [r4, #8]
 800c788:	42ab      	cmp	r3, r5
 800c78a:	dc19      	bgt.n	800c7c0 <__multadd+0x74>
 800c78c:	6861      	ldr	r1, [r4, #4]
 800c78e:	4638      	mov	r0, r7
 800c790:	3101      	adds	r1, #1
 800c792:	f7ff ff79 	bl	800c688 <_Balloc>
 800c796:	4680      	mov	r8, r0
 800c798:	b928      	cbnz	r0, 800c7a6 <__multadd+0x5a>
 800c79a:	4602      	mov	r2, r0
 800c79c:	4b0c      	ldr	r3, [pc, #48]	@ (800c7d0 <__multadd+0x84>)
 800c79e:	480d      	ldr	r0, [pc, #52]	@ (800c7d4 <__multadd+0x88>)
 800c7a0:	21ba      	movs	r1, #186	@ 0xba
 800c7a2:	f000 fdaf 	bl	800d304 <__assert_func>
 800c7a6:	6922      	ldr	r2, [r4, #16]
 800c7a8:	3202      	adds	r2, #2
 800c7aa:	f104 010c 	add.w	r1, r4, #12
 800c7ae:	0092      	lsls	r2, r2, #2
 800c7b0:	300c      	adds	r0, #12
 800c7b2:	f000 fd99 	bl	800d2e8 <memcpy>
 800c7b6:	4621      	mov	r1, r4
 800c7b8:	4638      	mov	r0, r7
 800c7ba:	f7ff ffa5 	bl	800c708 <_Bfree>
 800c7be:	4644      	mov	r4, r8
 800c7c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c7c4:	3501      	adds	r5, #1
 800c7c6:	615e      	str	r6, [r3, #20]
 800c7c8:	6125      	str	r5, [r4, #16]
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7d0:	0800d968 	.word	0x0800d968
 800c7d4:	0800d979 	.word	0x0800d979

0800c7d8 <__hi0bits>:
 800c7d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c7dc:	4603      	mov	r3, r0
 800c7de:	bf36      	itet	cc
 800c7e0:	0403      	lslcc	r3, r0, #16
 800c7e2:	2000      	movcs	r0, #0
 800c7e4:	2010      	movcc	r0, #16
 800c7e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7ea:	bf3c      	itt	cc
 800c7ec:	021b      	lslcc	r3, r3, #8
 800c7ee:	3008      	addcc	r0, #8
 800c7f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7f4:	bf3c      	itt	cc
 800c7f6:	011b      	lslcc	r3, r3, #4
 800c7f8:	3004      	addcc	r0, #4
 800c7fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7fe:	bf3c      	itt	cc
 800c800:	009b      	lslcc	r3, r3, #2
 800c802:	3002      	addcc	r0, #2
 800c804:	2b00      	cmp	r3, #0
 800c806:	db05      	blt.n	800c814 <__hi0bits+0x3c>
 800c808:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c80c:	f100 0001 	add.w	r0, r0, #1
 800c810:	bf08      	it	eq
 800c812:	2020      	moveq	r0, #32
 800c814:	4770      	bx	lr

0800c816 <__lo0bits>:
 800c816:	6803      	ldr	r3, [r0, #0]
 800c818:	4602      	mov	r2, r0
 800c81a:	f013 0007 	ands.w	r0, r3, #7
 800c81e:	d00b      	beq.n	800c838 <__lo0bits+0x22>
 800c820:	07d9      	lsls	r1, r3, #31
 800c822:	d421      	bmi.n	800c868 <__lo0bits+0x52>
 800c824:	0798      	lsls	r0, r3, #30
 800c826:	bf49      	itett	mi
 800c828:	085b      	lsrmi	r3, r3, #1
 800c82a:	089b      	lsrpl	r3, r3, #2
 800c82c:	2001      	movmi	r0, #1
 800c82e:	6013      	strmi	r3, [r2, #0]
 800c830:	bf5c      	itt	pl
 800c832:	6013      	strpl	r3, [r2, #0]
 800c834:	2002      	movpl	r0, #2
 800c836:	4770      	bx	lr
 800c838:	b299      	uxth	r1, r3
 800c83a:	b909      	cbnz	r1, 800c840 <__lo0bits+0x2a>
 800c83c:	0c1b      	lsrs	r3, r3, #16
 800c83e:	2010      	movs	r0, #16
 800c840:	b2d9      	uxtb	r1, r3
 800c842:	b909      	cbnz	r1, 800c848 <__lo0bits+0x32>
 800c844:	3008      	adds	r0, #8
 800c846:	0a1b      	lsrs	r3, r3, #8
 800c848:	0719      	lsls	r1, r3, #28
 800c84a:	bf04      	itt	eq
 800c84c:	091b      	lsreq	r3, r3, #4
 800c84e:	3004      	addeq	r0, #4
 800c850:	0799      	lsls	r1, r3, #30
 800c852:	bf04      	itt	eq
 800c854:	089b      	lsreq	r3, r3, #2
 800c856:	3002      	addeq	r0, #2
 800c858:	07d9      	lsls	r1, r3, #31
 800c85a:	d403      	bmi.n	800c864 <__lo0bits+0x4e>
 800c85c:	085b      	lsrs	r3, r3, #1
 800c85e:	f100 0001 	add.w	r0, r0, #1
 800c862:	d003      	beq.n	800c86c <__lo0bits+0x56>
 800c864:	6013      	str	r3, [r2, #0]
 800c866:	4770      	bx	lr
 800c868:	2000      	movs	r0, #0
 800c86a:	4770      	bx	lr
 800c86c:	2020      	movs	r0, #32
 800c86e:	4770      	bx	lr

0800c870 <__i2b>:
 800c870:	b510      	push	{r4, lr}
 800c872:	460c      	mov	r4, r1
 800c874:	2101      	movs	r1, #1
 800c876:	f7ff ff07 	bl	800c688 <_Balloc>
 800c87a:	4602      	mov	r2, r0
 800c87c:	b928      	cbnz	r0, 800c88a <__i2b+0x1a>
 800c87e:	4b05      	ldr	r3, [pc, #20]	@ (800c894 <__i2b+0x24>)
 800c880:	4805      	ldr	r0, [pc, #20]	@ (800c898 <__i2b+0x28>)
 800c882:	f240 1145 	movw	r1, #325	@ 0x145
 800c886:	f000 fd3d 	bl	800d304 <__assert_func>
 800c88a:	2301      	movs	r3, #1
 800c88c:	6144      	str	r4, [r0, #20]
 800c88e:	6103      	str	r3, [r0, #16]
 800c890:	bd10      	pop	{r4, pc}
 800c892:	bf00      	nop
 800c894:	0800d968 	.word	0x0800d968
 800c898:	0800d979 	.word	0x0800d979

0800c89c <__multiply>:
 800c89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a0:	4617      	mov	r7, r2
 800c8a2:	690a      	ldr	r2, [r1, #16]
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	bfa8      	it	ge
 800c8aa:	463b      	movge	r3, r7
 800c8ac:	4689      	mov	r9, r1
 800c8ae:	bfa4      	itt	ge
 800c8b0:	460f      	movge	r7, r1
 800c8b2:	4699      	movge	r9, r3
 800c8b4:	693d      	ldr	r5, [r7, #16]
 800c8b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	6879      	ldr	r1, [r7, #4]
 800c8be:	eb05 060a 	add.w	r6, r5, sl
 800c8c2:	42b3      	cmp	r3, r6
 800c8c4:	b085      	sub	sp, #20
 800c8c6:	bfb8      	it	lt
 800c8c8:	3101      	addlt	r1, #1
 800c8ca:	f7ff fedd 	bl	800c688 <_Balloc>
 800c8ce:	b930      	cbnz	r0, 800c8de <__multiply+0x42>
 800c8d0:	4602      	mov	r2, r0
 800c8d2:	4b41      	ldr	r3, [pc, #260]	@ (800c9d8 <__multiply+0x13c>)
 800c8d4:	4841      	ldr	r0, [pc, #260]	@ (800c9dc <__multiply+0x140>)
 800c8d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c8da:	f000 fd13 	bl	800d304 <__assert_func>
 800c8de:	f100 0414 	add.w	r4, r0, #20
 800c8e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c8e6:	4623      	mov	r3, r4
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	4573      	cmp	r3, lr
 800c8ec:	d320      	bcc.n	800c930 <__multiply+0x94>
 800c8ee:	f107 0814 	add.w	r8, r7, #20
 800c8f2:	f109 0114 	add.w	r1, r9, #20
 800c8f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c8fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c8fe:	9302      	str	r3, [sp, #8]
 800c900:	1beb      	subs	r3, r5, r7
 800c902:	3b15      	subs	r3, #21
 800c904:	f023 0303 	bic.w	r3, r3, #3
 800c908:	3304      	adds	r3, #4
 800c90a:	3715      	adds	r7, #21
 800c90c:	42bd      	cmp	r5, r7
 800c90e:	bf38      	it	cc
 800c910:	2304      	movcc	r3, #4
 800c912:	9301      	str	r3, [sp, #4]
 800c914:	9b02      	ldr	r3, [sp, #8]
 800c916:	9103      	str	r1, [sp, #12]
 800c918:	428b      	cmp	r3, r1
 800c91a:	d80c      	bhi.n	800c936 <__multiply+0x9a>
 800c91c:	2e00      	cmp	r6, #0
 800c91e:	dd03      	ble.n	800c928 <__multiply+0x8c>
 800c920:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c924:	2b00      	cmp	r3, #0
 800c926:	d055      	beq.n	800c9d4 <__multiply+0x138>
 800c928:	6106      	str	r6, [r0, #16]
 800c92a:	b005      	add	sp, #20
 800c92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c930:	f843 2b04 	str.w	r2, [r3], #4
 800c934:	e7d9      	b.n	800c8ea <__multiply+0x4e>
 800c936:	f8b1 a000 	ldrh.w	sl, [r1]
 800c93a:	f1ba 0f00 	cmp.w	sl, #0
 800c93e:	d01f      	beq.n	800c980 <__multiply+0xe4>
 800c940:	46c4      	mov	ip, r8
 800c942:	46a1      	mov	r9, r4
 800c944:	2700      	movs	r7, #0
 800c946:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c94a:	f8d9 3000 	ldr.w	r3, [r9]
 800c94e:	fa1f fb82 	uxth.w	fp, r2
 800c952:	b29b      	uxth	r3, r3
 800c954:	fb0a 330b 	mla	r3, sl, fp, r3
 800c958:	443b      	add	r3, r7
 800c95a:	f8d9 7000 	ldr.w	r7, [r9]
 800c95e:	0c12      	lsrs	r2, r2, #16
 800c960:	0c3f      	lsrs	r7, r7, #16
 800c962:	fb0a 7202 	mla	r2, sl, r2, r7
 800c966:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c96a:	b29b      	uxth	r3, r3
 800c96c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c970:	4565      	cmp	r5, ip
 800c972:	f849 3b04 	str.w	r3, [r9], #4
 800c976:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c97a:	d8e4      	bhi.n	800c946 <__multiply+0xaa>
 800c97c:	9b01      	ldr	r3, [sp, #4]
 800c97e:	50e7      	str	r7, [r4, r3]
 800c980:	9b03      	ldr	r3, [sp, #12]
 800c982:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c986:	3104      	adds	r1, #4
 800c988:	f1b9 0f00 	cmp.w	r9, #0
 800c98c:	d020      	beq.n	800c9d0 <__multiply+0x134>
 800c98e:	6823      	ldr	r3, [r4, #0]
 800c990:	4647      	mov	r7, r8
 800c992:	46a4      	mov	ip, r4
 800c994:	f04f 0a00 	mov.w	sl, #0
 800c998:	f8b7 b000 	ldrh.w	fp, [r7]
 800c99c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c9a0:	fb09 220b 	mla	r2, r9, fp, r2
 800c9a4:	4452      	add	r2, sl
 800c9a6:	b29b      	uxth	r3, r3
 800c9a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9ac:	f84c 3b04 	str.w	r3, [ip], #4
 800c9b0:	f857 3b04 	ldr.w	r3, [r7], #4
 800c9b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9b8:	f8bc 3000 	ldrh.w	r3, [ip]
 800c9bc:	fb09 330a 	mla	r3, r9, sl, r3
 800c9c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c9c4:	42bd      	cmp	r5, r7
 800c9c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9ca:	d8e5      	bhi.n	800c998 <__multiply+0xfc>
 800c9cc:	9a01      	ldr	r2, [sp, #4]
 800c9ce:	50a3      	str	r3, [r4, r2]
 800c9d0:	3404      	adds	r4, #4
 800c9d2:	e79f      	b.n	800c914 <__multiply+0x78>
 800c9d4:	3e01      	subs	r6, #1
 800c9d6:	e7a1      	b.n	800c91c <__multiply+0x80>
 800c9d8:	0800d968 	.word	0x0800d968
 800c9dc:	0800d979 	.word	0x0800d979

0800c9e0 <__pow5mult>:
 800c9e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9e4:	4615      	mov	r5, r2
 800c9e6:	f012 0203 	ands.w	r2, r2, #3
 800c9ea:	4607      	mov	r7, r0
 800c9ec:	460e      	mov	r6, r1
 800c9ee:	d007      	beq.n	800ca00 <__pow5mult+0x20>
 800c9f0:	4c25      	ldr	r4, [pc, #148]	@ (800ca88 <__pow5mult+0xa8>)
 800c9f2:	3a01      	subs	r2, #1
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9fa:	f7ff fea7 	bl	800c74c <__multadd>
 800c9fe:	4606      	mov	r6, r0
 800ca00:	10ad      	asrs	r5, r5, #2
 800ca02:	d03d      	beq.n	800ca80 <__pow5mult+0xa0>
 800ca04:	69fc      	ldr	r4, [r7, #28]
 800ca06:	b97c      	cbnz	r4, 800ca28 <__pow5mult+0x48>
 800ca08:	2010      	movs	r0, #16
 800ca0a:	f7ff fd87 	bl	800c51c <malloc>
 800ca0e:	4602      	mov	r2, r0
 800ca10:	61f8      	str	r0, [r7, #28]
 800ca12:	b928      	cbnz	r0, 800ca20 <__pow5mult+0x40>
 800ca14:	4b1d      	ldr	r3, [pc, #116]	@ (800ca8c <__pow5mult+0xac>)
 800ca16:	481e      	ldr	r0, [pc, #120]	@ (800ca90 <__pow5mult+0xb0>)
 800ca18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ca1c:	f000 fc72 	bl	800d304 <__assert_func>
 800ca20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca24:	6004      	str	r4, [r0, #0]
 800ca26:	60c4      	str	r4, [r0, #12]
 800ca28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ca2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca30:	b94c      	cbnz	r4, 800ca46 <__pow5mult+0x66>
 800ca32:	f240 2171 	movw	r1, #625	@ 0x271
 800ca36:	4638      	mov	r0, r7
 800ca38:	f7ff ff1a 	bl	800c870 <__i2b>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca42:	4604      	mov	r4, r0
 800ca44:	6003      	str	r3, [r0, #0]
 800ca46:	f04f 0900 	mov.w	r9, #0
 800ca4a:	07eb      	lsls	r3, r5, #31
 800ca4c:	d50a      	bpl.n	800ca64 <__pow5mult+0x84>
 800ca4e:	4631      	mov	r1, r6
 800ca50:	4622      	mov	r2, r4
 800ca52:	4638      	mov	r0, r7
 800ca54:	f7ff ff22 	bl	800c89c <__multiply>
 800ca58:	4631      	mov	r1, r6
 800ca5a:	4680      	mov	r8, r0
 800ca5c:	4638      	mov	r0, r7
 800ca5e:	f7ff fe53 	bl	800c708 <_Bfree>
 800ca62:	4646      	mov	r6, r8
 800ca64:	106d      	asrs	r5, r5, #1
 800ca66:	d00b      	beq.n	800ca80 <__pow5mult+0xa0>
 800ca68:	6820      	ldr	r0, [r4, #0]
 800ca6a:	b938      	cbnz	r0, 800ca7c <__pow5mult+0x9c>
 800ca6c:	4622      	mov	r2, r4
 800ca6e:	4621      	mov	r1, r4
 800ca70:	4638      	mov	r0, r7
 800ca72:	f7ff ff13 	bl	800c89c <__multiply>
 800ca76:	6020      	str	r0, [r4, #0]
 800ca78:	f8c0 9000 	str.w	r9, [r0]
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	e7e4      	b.n	800ca4a <__pow5mult+0x6a>
 800ca80:	4630      	mov	r0, r6
 800ca82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca86:	bf00      	nop
 800ca88:	0800da2c 	.word	0x0800da2c
 800ca8c:	0800d8f9 	.word	0x0800d8f9
 800ca90:	0800d979 	.word	0x0800d979

0800ca94 <__lshift>:
 800ca94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca98:	460c      	mov	r4, r1
 800ca9a:	6849      	ldr	r1, [r1, #4]
 800ca9c:	6923      	ldr	r3, [r4, #16]
 800ca9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800caa2:	68a3      	ldr	r3, [r4, #8]
 800caa4:	4607      	mov	r7, r0
 800caa6:	4691      	mov	r9, r2
 800caa8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800caac:	f108 0601 	add.w	r6, r8, #1
 800cab0:	42b3      	cmp	r3, r6
 800cab2:	db0b      	blt.n	800cacc <__lshift+0x38>
 800cab4:	4638      	mov	r0, r7
 800cab6:	f7ff fde7 	bl	800c688 <_Balloc>
 800caba:	4605      	mov	r5, r0
 800cabc:	b948      	cbnz	r0, 800cad2 <__lshift+0x3e>
 800cabe:	4602      	mov	r2, r0
 800cac0:	4b28      	ldr	r3, [pc, #160]	@ (800cb64 <__lshift+0xd0>)
 800cac2:	4829      	ldr	r0, [pc, #164]	@ (800cb68 <__lshift+0xd4>)
 800cac4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cac8:	f000 fc1c 	bl	800d304 <__assert_func>
 800cacc:	3101      	adds	r1, #1
 800cace:	005b      	lsls	r3, r3, #1
 800cad0:	e7ee      	b.n	800cab0 <__lshift+0x1c>
 800cad2:	2300      	movs	r3, #0
 800cad4:	f100 0114 	add.w	r1, r0, #20
 800cad8:	f100 0210 	add.w	r2, r0, #16
 800cadc:	4618      	mov	r0, r3
 800cade:	4553      	cmp	r3, sl
 800cae0:	db33      	blt.n	800cb4a <__lshift+0xb6>
 800cae2:	6920      	ldr	r0, [r4, #16]
 800cae4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cae8:	f104 0314 	add.w	r3, r4, #20
 800caec:	f019 091f 	ands.w	r9, r9, #31
 800caf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800caf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800caf8:	d02b      	beq.n	800cb52 <__lshift+0xbe>
 800cafa:	f1c9 0e20 	rsb	lr, r9, #32
 800cafe:	468a      	mov	sl, r1
 800cb00:	2200      	movs	r2, #0
 800cb02:	6818      	ldr	r0, [r3, #0]
 800cb04:	fa00 f009 	lsl.w	r0, r0, r9
 800cb08:	4310      	orrs	r0, r2
 800cb0a:	f84a 0b04 	str.w	r0, [sl], #4
 800cb0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb12:	459c      	cmp	ip, r3
 800cb14:	fa22 f20e 	lsr.w	r2, r2, lr
 800cb18:	d8f3      	bhi.n	800cb02 <__lshift+0x6e>
 800cb1a:	ebac 0304 	sub.w	r3, ip, r4
 800cb1e:	3b15      	subs	r3, #21
 800cb20:	f023 0303 	bic.w	r3, r3, #3
 800cb24:	3304      	adds	r3, #4
 800cb26:	f104 0015 	add.w	r0, r4, #21
 800cb2a:	4560      	cmp	r0, ip
 800cb2c:	bf88      	it	hi
 800cb2e:	2304      	movhi	r3, #4
 800cb30:	50ca      	str	r2, [r1, r3]
 800cb32:	b10a      	cbz	r2, 800cb38 <__lshift+0xa4>
 800cb34:	f108 0602 	add.w	r6, r8, #2
 800cb38:	3e01      	subs	r6, #1
 800cb3a:	4638      	mov	r0, r7
 800cb3c:	612e      	str	r6, [r5, #16]
 800cb3e:	4621      	mov	r1, r4
 800cb40:	f7ff fde2 	bl	800c708 <_Bfree>
 800cb44:	4628      	mov	r0, r5
 800cb46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb4a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb4e:	3301      	adds	r3, #1
 800cb50:	e7c5      	b.n	800cade <__lshift+0x4a>
 800cb52:	3904      	subs	r1, #4
 800cb54:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb58:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb5c:	459c      	cmp	ip, r3
 800cb5e:	d8f9      	bhi.n	800cb54 <__lshift+0xc0>
 800cb60:	e7ea      	b.n	800cb38 <__lshift+0xa4>
 800cb62:	bf00      	nop
 800cb64:	0800d968 	.word	0x0800d968
 800cb68:	0800d979 	.word	0x0800d979

0800cb6c <__mcmp>:
 800cb6c:	690a      	ldr	r2, [r1, #16]
 800cb6e:	4603      	mov	r3, r0
 800cb70:	6900      	ldr	r0, [r0, #16]
 800cb72:	1a80      	subs	r0, r0, r2
 800cb74:	b530      	push	{r4, r5, lr}
 800cb76:	d10e      	bne.n	800cb96 <__mcmp+0x2a>
 800cb78:	3314      	adds	r3, #20
 800cb7a:	3114      	adds	r1, #20
 800cb7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb8c:	4295      	cmp	r5, r2
 800cb8e:	d003      	beq.n	800cb98 <__mcmp+0x2c>
 800cb90:	d205      	bcs.n	800cb9e <__mcmp+0x32>
 800cb92:	f04f 30ff 	mov.w	r0, #4294967295
 800cb96:	bd30      	pop	{r4, r5, pc}
 800cb98:	42a3      	cmp	r3, r4
 800cb9a:	d3f3      	bcc.n	800cb84 <__mcmp+0x18>
 800cb9c:	e7fb      	b.n	800cb96 <__mcmp+0x2a>
 800cb9e:	2001      	movs	r0, #1
 800cba0:	e7f9      	b.n	800cb96 <__mcmp+0x2a>
	...

0800cba4 <__mdiff>:
 800cba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cba8:	4689      	mov	r9, r1
 800cbaa:	4606      	mov	r6, r0
 800cbac:	4611      	mov	r1, r2
 800cbae:	4648      	mov	r0, r9
 800cbb0:	4614      	mov	r4, r2
 800cbb2:	f7ff ffdb 	bl	800cb6c <__mcmp>
 800cbb6:	1e05      	subs	r5, r0, #0
 800cbb8:	d112      	bne.n	800cbe0 <__mdiff+0x3c>
 800cbba:	4629      	mov	r1, r5
 800cbbc:	4630      	mov	r0, r6
 800cbbe:	f7ff fd63 	bl	800c688 <_Balloc>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	b928      	cbnz	r0, 800cbd2 <__mdiff+0x2e>
 800cbc6:	4b3f      	ldr	r3, [pc, #252]	@ (800ccc4 <__mdiff+0x120>)
 800cbc8:	f240 2137 	movw	r1, #567	@ 0x237
 800cbcc:	483e      	ldr	r0, [pc, #248]	@ (800ccc8 <__mdiff+0x124>)
 800cbce:	f000 fb99 	bl	800d304 <__assert_func>
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbd8:	4610      	mov	r0, r2
 800cbda:	b003      	add	sp, #12
 800cbdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe0:	bfbc      	itt	lt
 800cbe2:	464b      	movlt	r3, r9
 800cbe4:	46a1      	movlt	r9, r4
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cbec:	bfba      	itte	lt
 800cbee:	461c      	movlt	r4, r3
 800cbf0:	2501      	movlt	r5, #1
 800cbf2:	2500      	movge	r5, #0
 800cbf4:	f7ff fd48 	bl	800c688 <_Balloc>
 800cbf8:	4602      	mov	r2, r0
 800cbfa:	b918      	cbnz	r0, 800cc04 <__mdiff+0x60>
 800cbfc:	4b31      	ldr	r3, [pc, #196]	@ (800ccc4 <__mdiff+0x120>)
 800cbfe:	f240 2145 	movw	r1, #581	@ 0x245
 800cc02:	e7e3      	b.n	800cbcc <__mdiff+0x28>
 800cc04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cc08:	6926      	ldr	r6, [r4, #16]
 800cc0a:	60c5      	str	r5, [r0, #12]
 800cc0c:	f109 0310 	add.w	r3, r9, #16
 800cc10:	f109 0514 	add.w	r5, r9, #20
 800cc14:	f104 0e14 	add.w	lr, r4, #20
 800cc18:	f100 0b14 	add.w	fp, r0, #20
 800cc1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cc20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cc24:	9301      	str	r3, [sp, #4]
 800cc26:	46d9      	mov	r9, fp
 800cc28:	f04f 0c00 	mov.w	ip, #0
 800cc2c:	9b01      	ldr	r3, [sp, #4]
 800cc2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cc32:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cc36:	9301      	str	r3, [sp, #4]
 800cc38:	fa1f f38a 	uxth.w	r3, sl
 800cc3c:	4619      	mov	r1, r3
 800cc3e:	b283      	uxth	r3, r0
 800cc40:	1acb      	subs	r3, r1, r3
 800cc42:	0c00      	lsrs	r0, r0, #16
 800cc44:	4463      	add	r3, ip
 800cc46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cc4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc54:	4576      	cmp	r6, lr
 800cc56:	f849 3b04 	str.w	r3, [r9], #4
 800cc5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc5e:	d8e5      	bhi.n	800cc2c <__mdiff+0x88>
 800cc60:	1b33      	subs	r3, r6, r4
 800cc62:	3b15      	subs	r3, #21
 800cc64:	f023 0303 	bic.w	r3, r3, #3
 800cc68:	3415      	adds	r4, #21
 800cc6a:	3304      	adds	r3, #4
 800cc6c:	42a6      	cmp	r6, r4
 800cc6e:	bf38      	it	cc
 800cc70:	2304      	movcc	r3, #4
 800cc72:	441d      	add	r5, r3
 800cc74:	445b      	add	r3, fp
 800cc76:	461e      	mov	r6, r3
 800cc78:	462c      	mov	r4, r5
 800cc7a:	4544      	cmp	r4, r8
 800cc7c:	d30e      	bcc.n	800cc9c <__mdiff+0xf8>
 800cc7e:	f108 0103 	add.w	r1, r8, #3
 800cc82:	1b49      	subs	r1, r1, r5
 800cc84:	f021 0103 	bic.w	r1, r1, #3
 800cc88:	3d03      	subs	r5, #3
 800cc8a:	45a8      	cmp	r8, r5
 800cc8c:	bf38      	it	cc
 800cc8e:	2100      	movcc	r1, #0
 800cc90:	440b      	add	r3, r1
 800cc92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc96:	b191      	cbz	r1, 800ccbe <__mdiff+0x11a>
 800cc98:	6117      	str	r7, [r2, #16]
 800cc9a:	e79d      	b.n	800cbd8 <__mdiff+0x34>
 800cc9c:	f854 1b04 	ldr.w	r1, [r4], #4
 800cca0:	46e6      	mov	lr, ip
 800cca2:	0c08      	lsrs	r0, r1, #16
 800cca4:	fa1c fc81 	uxtah	ip, ip, r1
 800cca8:	4471      	add	r1, lr
 800ccaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ccae:	b289      	uxth	r1, r1
 800ccb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ccb4:	f846 1b04 	str.w	r1, [r6], #4
 800ccb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ccbc:	e7dd      	b.n	800cc7a <__mdiff+0xd6>
 800ccbe:	3f01      	subs	r7, #1
 800ccc0:	e7e7      	b.n	800cc92 <__mdiff+0xee>
 800ccc2:	bf00      	nop
 800ccc4:	0800d968 	.word	0x0800d968
 800ccc8:	0800d979 	.word	0x0800d979

0800cccc <__d2b>:
 800cccc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ccd0:	460f      	mov	r7, r1
 800ccd2:	2101      	movs	r1, #1
 800ccd4:	ec59 8b10 	vmov	r8, r9, d0
 800ccd8:	4616      	mov	r6, r2
 800ccda:	f7ff fcd5 	bl	800c688 <_Balloc>
 800ccde:	4604      	mov	r4, r0
 800cce0:	b930      	cbnz	r0, 800ccf0 <__d2b+0x24>
 800cce2:	4602      	mov	r2, r0
 800cce4:	4b23      	ldr	r3, [pc, #140]	@ (800cd74 <__d2b+0xa8>)
 800cce6:	4824      	ldr	r0, [pc, #144]	@ (800cd78 <__d2b+0xac>)
 800cce8:	f240 310f 	movw	r1, #783	@ 0x30f
 800ccec:	f000 fb0a 	bl	800d304 <__assert_func>
 800ccf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ccf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ccf8:	b10d      	cbz	r5, 800ccfe <__d2b+0x32>
 800ccfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ccfe:	9301      	str	r3, [sp, #4]
 800cd00:	f1b8 0300 	subs.w	r3, r8, #0
 800cd04:	d023      	beq.n	800cd4e <__d2b+0x82>
 800cd06:	4668      	mov	r0, sp
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	f7ff fd84 	bl	800c816 <__lo0bits>
 800cd0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cd12:	b1d0      	cbz	r0, 800cd4a <__d2b+0x7e>
 800cd14:	f1c0 0320 	rsb	r3, r0, #32
 800cd18:	fa02 f303 	lsl.w	r3, r2, r3
 800cd1c:	430b      	orrs	r3, r1
 800cd1e:	40c2      	lsrs	r2, r0
 800cd20:	6163      	str	r3, [r4, #20]
 800cd22:	9201      	str	r2, [sp, #4]
 800cd24:	9b01      	ldr	r3, [sp, #4]
 800cd26:	61a3      	str	r3, [r4, #24]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	bf0c      	ite	eq
 800cd2c:	2201      	moveq	r2, #1
 800cd2e:	2202      	movne	r2, #2
 800cd30:	6122      	str	r2, [r4, #16]
 800cd32:	b1a5      	cbz	r5, 800cd5e <__d2b+0x92>
 800cd34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cd38:	4405      	add	r5, r0
 800cd3a:	603d      	str	r5, [r7, #0]
 800cd3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cd40:	6030      	str	r0, [r6, #0]
 800cd42:	4620      	mov	r0, r4
 800cd44:	b003      	add	sp, #12
 800cd46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd4a:	6161      	str	r1, [r4, #20]
 800cd4c:	e7ea      	b.n	800cd24 <__d2b+0x58>
 800cd4e:	a801      	add	r0, sp, #4
 800cd50:	f7ff fd61 	bl	800c816 <__lo0bits>
 800cd54:	9b01      	ldr	r3, [sp, #4]
 800cd56:	6163      	str	r3, [r4, #20]
 800cd58:	3020      	adds	r0, #32
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	e7e8      	b.n	800cd30 <__d2b+0x64>
 800cd5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cd62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cd66:	6038      	str	r0, [r7, #0]
 800cd68:	6918      	ldr	r0, [r3, #16]
 800cd6a:	f7ff fd35 	bl	800c7d8 <__hi0bits>
 800cd6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cd72:	e7e5      	b.n	800cd40 <__d2b+0x74>
 800cd74:	0800d968 	.word	0x0800d968
 800cd78:	0800d979 	.word	0x0800d979

0800cd7c <__sfputc_r>:
 800cd7c:	6893      	ldr	r3, [r2, #8]
 800cd7e:	3b01      	subs	r3, #1
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	b410      	push	{r4}
 800cd84:	6093      	str	r3, [r2, #8]
 800cd86:	da08      	bge.n	800cd9a <__sfputc_r+0x1e>
 800cd88:	6994      	ldr	r4, [r2, #24]
 800cd8a:	42a3      	cmp	r3, r4
 800cd8c:	db01      	blt.n	800cd92 <__sfputc_r+0x16>
 800cd8e:	290a      	cmp	r1, #10
 800cd90:	d103      	bne.n	800cd9a <__sfputc_r+0x1e>
 800cd92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd96:	f7fe bc08 	b.w	800b5aa <__swbuf_r>
 800cd9a:	6813      	ldr	r3, [r2, #0]
 800cd9c:	1c58      	adds	r0, r3, #1
 800cd9e:	6010      	str	r0, [r2, #0]
 800cda0:	7019      	strb	r1, [r3, #0]
 800cda2:	4608      	mov	r0, r1
 800cda4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cda8:	4770      	bx	lr

0800cdaa <__sfputs_r>:
 800cdaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdac:	4606      	mov	r6, r0
 800cdae:	460f      	mov	r7, r1
 800cdb0:	4614      	mov	r4, r2
 800cdb2:	18d5      	adds	r5, r2, r3
 800cdb4:	42ac      	cmp	r4, r5
 800cdb6:	d101      	bne.n	800cdbc <__sfputs_r+0x12>
 800cdb8:	2000      	movs	r0, #0
 800cdba:	e007      	b.n	800cdcc <__sfputs_r+0x22>
 800cdbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdc0:	463a      	mov	r2, r7
 800cdc2:	4630      	mov	r0, r6
 800cdc4:	f7ff ffda 	bl	800cd7c <__sfputc_r>
 800cdc8:	1c43      	adds	r3, r0, #1
 800cdca:	d1f3      	bne.n	800cdb4 <__sfputs_r+0xa>
 800cdcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cdd0 <_vfiprintf_r>:
 800cdd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd4:	460d      	mov	r5, r1
 800cdd6:	b09d      	sub	sp, #116	@ 0x74
 800cdd8:	4614      	mov	r4, r2
 800cdda:	4698      	mov	r8, r3
 800cddc:	4606      	mov	r6, r0
 800cdde:	b118      	cbz	r0, 800cde8 <_vfiprintf_r+0x18>
 800cde0:	6a03      	ldr	r3, [r0, #32]
 800cde2:	b90b      	cbnz	r3, 800cde8 <_vfiprintf_r+0x18>
 800cde4:	f7fe faf0 	bl	800b3c8 <__sinit>
 800cde8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cdea:	07d9      	lsls	r1, r3, #31
 800cdec:	d405      	bmi.n	800cdfa <_vfiprintf_r+0x2a>
 800cdee:	89ab      	ldrh	r3, [r5, #12]
 800cdf0:	059a      	lsls	r2, r3, #22
 800cdf2:	d402      	bmi.n	800cdfa <_vfiprintf_r+0x2a>
 800cdf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cdf6:	f7fe fcea 	bl	800b7ce <__retarget_lock_acquire_recursive>
 800cdfa:	89ab      	ldrh	r3, [r5, #12]
 800cdfc:	071b      	lsls	r3, r3, #28
 800cdfe:	d501      	bpl.n	800ce04 <_vfiprintf_r+0x34>
 800ce00:	692b      	ldr	r3, [r5, #16]
 800ce02:	b99b      	cbnz	r3, 800ce2c <_vfiprintf_r+0x5c>
 800ce04:	4629      	mov	r1, r5
 800ce06:	4630      	mov	r0, r6
 800ce08:	f7fe fc0e 	bl	800b628 <__swsetup_r>
 800ce0c:	b170      	cbz	r0, 800ce2c <_vfiprintf_r+0x5c>
 800ce0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce10:	07dc      	lsls	r4, r3, #31
 800ce12:	d504      	bpl.n	800ce1e <_vfiprintf_r+0x4e>
 800ce14:	f04f 30ff 	mov.w	r0, #4294967295
 800ce18:	b01d      	add	sp, #116	@ 0x74
 800ce1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce1e:	89ab      	ldrh	r3, [r5, #12]
 800ce20:	0598      	lsls	r0, r3, #22
 800ce22:	d4f7      	bmi.n	800ce14 <_vfiprintf_r+0x44>
 800ce24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce26:	f7fe fcd3 	bl	800b7d0 <__retarget_lock_release_recursive>
 800ce2a:	e7f3      	b.n	800ce14 <_vfiprintf_r+0x44>
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce30:	2320      	movs	r3, #32
 800ce32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce36:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce3a:	2330      	movs	r3, #48	@ 0x30
 800ce3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cfec <_vfiprintf_r+0x21c>
 800ce40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce44:	f04f 0901 	mov.w	r9, #1
 800ce48:	4623      	mov	r3, r4
 800ce4a:	469a      	mov	sl, r3
 800ce4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce50:	b10a      	cbz	r2, 800ce56 <_vfiprintf_r+0x86>
 800ce52:	2a25      	cmp	r2, #37	@ 0x25
 800ce54:	d1f9      	bne.n	800ce4a <_vfiprintf_r+0x7a>
 800ce56:	ebba 0b04 	subs.w	fp, sl, r4
 800ce5a:	d00b      	beq.n	800ce74 <_vfiprintf_r+0xa4>
 800ce5c:	465b      	mov	r3, fp
 800ce5e:	4622      	mov	r2, r4
 800ce60:	4629      	mov	r1, r5
 800ce62:	4630      	mov	r0, r6
 800ce64:	f7ff ffa1 	bl	800cdaa <__sfputs_r>
 800ce68:	3001      	adds	r0, #1
 800ce6a:	f000 80a7 	beq.w	800cfbc <_vfiprintf_r+0x1ec>
 800ce6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce70:	445a      	add	r2, fp
 800ce72:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce74:	f89a 3000 	ldrb.w	r3, [sl]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	f000 809f 	beq.w	800cfbc <_vfiprintf_r+0x1ec>
 800ce7e:	2300      	movs	r3, #0
 800ce80:	f04f 32ff 	mov.w	r2, #4294967295
 800ce84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce88:	f10a 0a01 	add.w	sl, sl, #1
 800ce8c:	9304      	str	r3, [sp, #16]
 800ce8e:	9307      	str	r3, [sp, #28]
 800ce90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce94:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce96:	4654      	mov	r4, sl
 800ce98:	2205      	movs	r2, #5
 800ce9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce9e:	4853      	ldr	r0, [pc, #332]	@ (800cfec <_vfiprintf_r+0x21c>)
 800cea0:	f7f3 f996 	bl	80001d0 <memchr>
 800cea4:	9a04      	ldr	r2, [sp, #16]
 800cea6:	b9d8      	cbnz	r0, 800cee0 <_vfiprintf_r+0x110>
 800cea8:	06d1      	lsls	r1, r2, #27
 800ceaa:	bf44      	itt	mi
 800ceac:	2320      	movmi	r3, #32
 800ceae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ceb2:	0713      	lsls	r3, r2, #28
 800ceb4:	bf44      	itt	mi
 800ceb6:	232b      	movmi	r3, #43	@ 0x2b
 800ceb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cebc:	f89a 3000 	ldrb.w	r3, [sl]
 800cec0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cec2:	d015      	beq.n	800cef0 <_vfiprintf_r+0x120>
 800cec4:	9a07      	ldr	r2, [sp, #28]
 800cec6:	4654      	mov	r4, sl
 800cec8:	2000      	movs	r0, #0
 800ceca:	f04f 0c0a 	mov.w	ip, #10
 800cece:	4621      	mov	r1, r4
 800ced0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ced4:	3b30      	subs	r3, #48	@ 0x30
 800ced6:	2b09      	cmp	r3, #9
 800ced8:	d94b      	bls.n	800cf72 <_vfiprintf_r+0x1a2>
 800ceda:	b1b0      	cbz	r0, 800cf0a <_vfiprintf_r+0x13a>
 800cedc:	9207      	str	r2, [sp, #28]
 800cede:	e014      	b.n	800cf0a <_vfiprintf_r+0x13a>
 800cee0:	eba0 0308 	sub.w	r3, r0, r8
 800cee4:	fa09 f303 	lsl.w	r3, r9, r3
 800cee8:	4313      	orrs	r3, r2
 800ceea:	9304      	str	r3, [sp, #16]
 800ceec:	46a2      	mov	sl, r4
 800ceee:	e7d2      	b.n	800ce96 <_vfiprintf_r+0xc6>
 800cef0:	9b03      	ldr	r3, [sp, #12]
 800cef2:	1d19      	adds	r1, r3, #4
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	9103      	str	r1, [sp, #12]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	bfbb      	ittet	lt
 800cefc:	425b      	neglt	r3, r3
 800cefe:	f042 0202 	orrlt.w	r2, r2, #2
 800cf02:	9307      	strge	r3, [sp, #28]
 800cf04:	9307      	strlt	r3, [sp, #28]
 800cf06:	bfb8      	it	lt
 800cf08:	9204      	strlt	r2, [sp, #16]
 800cf0a:	7823      	ldrb	r3, [r4, #0]
 800cf0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf0e:	d10a      	bne.n	800cf26 <_vfiprintf_r+0x156>
 800cf10:	7863      	ldrb	r3, [r4, #1]
 800cf12:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf14:	d132      	bne.n	800cf7c <_vfiprintf_r+0x1ac>
 800cf16:	9b03      	ldr	r3, [sp, #12]
 800cf18:	1d1a      	adds	r2, r3, #4
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	9203      	str	r2, [sp, #12]
 800cf1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf22:	3402      	adds	r4, #2
 800cf24:	9305      	str	r3, [sp, #20]
 800cf26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cffc <_vfiprintf_r+0x22c>
 800cf2a:	7821      	ldrb	r1, [r4, #0]
 800cf2c:	2203      	movs	r2, #3
 800cf2e:	4650      	mov	r0, sl
 800cf30:	f7f3 f94e 	bl	80001d0 <memchr>
 800cf34:	b138      	cbz	r0, 800cf46 <_vfiprintf_r+0x176>
 800cf36:	9b04      	ldr	r3, [sp, #16]
 800cf38:	eba0 000a 	sub.w	r0, r0, sl
 800cf3c:	2240      	movs	r2, #64	@ 0x40
 800cf3e:	4082      	lsls	r2, r0
 800cf40:	4313      	orrs	r3, r2
 800cf42:	3401      	adds	r4, #1
 800cf44:	9304      	str	r3, [sp, #16]
 800cf46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf4a:	4829      	ldr	r0, [pc, #164]	@ (800cff0 <_vfiprintf_r+0x220>)
 800cf4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf50:	2206      	movs	r2, #6
 800cf52:	f7f3 f93d 	bl	80001d0 <memchr>
 800cf56:	2800      	cmp	r0, #0
 800cf58:	d03f      	beq.n	800cfda <_vfiprintf_r+0x20a>
 800cf5a:	4b26      	ldr	r3, [pc, #152]	@ (800cff4 <_vfiprintf_r+0x224>)
 800cf5c:	bb1b      	cbnz	r3, 800cfa6 <_vfiprintf_r+0x1d6>
 800cf5e:	9b03      	ldr	r3, [sp, #12]
 800cf60:	3307      	adds	r3, #7
 800cf62:	f023 0307 	bic.w	r3, r3, #7
 800cf66:	3308      	adds	r3, #8
 800cf68:	9303      	str	r3, [sp, #12]
 800cf6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf6c:	443b      	add	r3, r7
 800cf6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf70:	e76a      	b.n	800ce48 <_vfiprintf_r+0x78>
 800cf72:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf76:	460c      	mov	r4, r1
 800cf78:	2001      	movs	r0, #1
 800cf7a:	e7a8      	b.n	800cece <_vfiprintf_r+0xfe>
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	3401      	adds	r4, #1
 800cf80:	9305      	str	r3, [sp, #20]
 800cf82:	4619      	mov	r1, r3
 800cf84:	f04f 0c0a 	mov.w	ip, #10
 800cf88:	4620      	mov	r0, r4
 800cf8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf8e:	3a30      	subs	r2, #48	@ 0x30
 800cf90:	2a09      	cmp	r2, #9
 800cf92:	d903      	bls.n	800cf9c <_vfiprintf_r+0x1cc>
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d0c6      	beq.n	800cf26 <_vfiprintf_r+0x156>
 800cf98:	9105      	str	r1, [sp, #20]
 800cf9a:	e7c4      	b.n	800cf26 <_vfiprintf_r+0x156>
 800cf9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfa0:	4604      	mov	r4, r0
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	e7f0      	b.n	800cf88 <_vfiprintf_r+0x1b8>
 800cfa6:	ab03      	add	r3, sp, #12
 800cfa8:	9300      	str	r3, [sp, #0]
 800cfaa:	462a      	mov	r2, r5
 800cfac:	4b12      	ldr	r3, [pc, #72]	@ (800cff8 <_vfiprintf_r+0x228>)
 800cfae:	a904      	add	r1, sp, #16
 800cfb0:	4630      	mov	r0, r6
 800cfb2:	f7fd fdc7 	bl	800ab44 <_printf_float>
 800cfb6:	4607      	mov	r7, r0
 800cfb8:	1c78      	adds	r0, r7, #1
 800cfba:	d1d6      	bne.n	800cf6a <_vfiprintf_r+0x19a>
 800cfbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cfbe:	07d9      	lsls	r1, r3, #31
 800cfc0:	d405      	bmi.n	800cfce <_vfiprintf_r+0x1fe>
 800cfc2:	89ab      	ldrh	r3, [r5, #12]
 800cfc4:	059a      	lsls	r2, r3, #22
 800cfc6:	d402      	bmi.n	800cfce <_vfiprintf_r+0x1fe>
 800cfc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cfca:	f7fe fc01 	bl	800b7d0 <__retarget_lock_release_recursive>
 800cfce:	89ab      	ldrh	r3, [r5, #12]
 800cfd0:	065b      	lsls	r3, r3, #25
 800cfd2:	f53f af1f 	bmi.w	800ce14 <_vfiprintf_r+0x44>
 800cfd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cfd8:	e71e      	b.n	800ce18 <_vfiprintf_r+0x48>
 800cfda:	ab03      	add	r3, sp, #12
 800cfdc:	9300      	str	r3, [sp, #0]
 800cfde:	462a      	mov	r2, r5
 800cfe0:	4b05      	ldr	r3, [pc, #20]	@ (800cff8 <_vfiprintf_r+0x228>)
 800cfe2:	a904      	add	r1, sp, #16
 800cfe4:	4630      	mov	r0, r6
 800cfe6:	f7fe f845 	bl	800b074 <_printf_i>
 800cfea:	e7e4      	b.n	800cfb6 <_vfiprintf_r+0x1e6>
 800cfec:	0800d9d2 	.word	0x0800d9d2
 800cff0:	0800d9dc 	.word	0x0800d9dc
 800cff4:	0800ab45 	.word	0x0800ab45
 800cff8:	0800cdab 	.word	0x0800cdab
 800cffc:	0800d9d8 	.word	0x0800d9d8

0800d000 <__sflush_r>:
 800d000:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d008:	0716      	lsls	r6, r2, #28
 800d00a:	4605      	mov	r5, r0
 800d00c:	460c      	mov	r4, r1
 800d00e:	d454      	bmi.n	800d0ba <__sflush_r+0xba>
 800d010:	684b      	ldr	r3, [r1, #4]
 800d012:	2b00      	cmp	r3, #0
 800d014:	dc02      	bgt.n	800d01c <__sflush_r+0x1c>
 800d016:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d018:	2b00      	cmp	r3, #0
 800d01a:	dd48      	ble.n	800d0ae <__sflush_r+0xae>
 800d01c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d01e:	2e00      	cmp	r6, #0
 800d020:	d045      	beq.n	800d0ae <__sflush_r+0xae>
 800d022:	2300      	movs	r3, #0
 800d024:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d028:	682f      	ldr	r7, [r5, #0]
 800d02a:	6a21      	ldr	r1, [r4, #32]
 800d02c:	602b      	str	r3, [r5, #0]
 800d02e:	d030      	beq.n	800d092 <__sflush_r+0x92>
 800d030:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d032:	89a3      	ldrh	r3, [r4, #12]
 800d034:	0759      	lsls	r1, r3, #29
 800d036:	d505      	bpl.n	800d044 <__sflush_r+0x44>
 800d038:	6863      	ldr	r3, [r4, #4]
 800d03a:	1ad2      	subs	r2, r2, r3
 800d03c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d03e:	b10b      	cbz	r3, 800d044 <__sflush_r+0x44>
 800d040:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d042:	1ad2      	subs	r2, r2, r3
 800d044:	2300      	movs	r3, #0
 800d046:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d048:	6a21      	ldr	r1, [r4, #32]
 800d04a:	4628      	mov	r0, r5
 800d04c:	47b0      	blx	r6
 800d04e:	1c43      	adds	r3, r0, #1
 800d050:	89a3      	ldrh	r3, [r4, #12]
 800d052:	d106      	bne.n	800d062 <__sflush_r+0x62>
 800d054:	6829      	ldr	r1, [r5, #0]
 800d056:	291d      	cmp	r1, #29
 800d058:	d82b      	bhi.n	800d0b2 <__sflush_r+0xb2>
 800d05a:	4a2a      	ldr	r2, [pc, #168]	@ (800d104 <__sflush_r+0x104>)
 800d05c:	40ca      	lsrs	r2, r1
 800d05e:	07d6      	lsls	r6, r2, #31
 800d060:	d527      	bpl.n	800d0b2 <__sflush_r+0xb2>
 800d062:	2200      	movs	r2, #0
 800d064:	6062      	str	r2, [r4, #4]
 800d066:	04d9      	lsls	r1, r3, #19
 800d068:	6922      	ldr	r2, [r4, #16]
 800d06a:	6022      	str	r2, [r4, #0]
 800d06c:	d504      	bpl.n	800d078 <__sflush_r+0x78>
 800d06e:	1c42      	adds	r2, r0, #1
 800d070:	d101      	bne.n	800d076 <__sflush_r+0x76>
 800d072:	682b      	ldr	r3, [r5, #0]
 800d074:	b903      	cbnz	r3, 800d078 <__sflush_r+0x78>
 800d076:	6560      	str	r0, [r4, #84]	@ 0x54
 800d078:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d07a:	602f      	str	r7, [r5, #0]
 800d07c:	b1b9      	cbz	r1, 800d0ae <__sflush_r+0xae>
 800d07e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d082:	4299      	cmp	r1, r3
 800d084:	d002      	beq.n	800d08c <__sflush_r+0x8c>
 800d086:	4628      	mov	r0, r5
 800d088:	f7ff f9fe 	bl	800c488 <_free_r>
 800d08c:	2300      	movs	r3, #0
 800d08e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d090:	e00d      	b.n	800d0ae <__sflush_r+0xae>
 800d092:	2301      	movs	r3, #1
 800d094:	4628      	mov	r0, r5
 800d096:	47b0      	blx	r6
 800d098:	4602      	mov	r2, r0
 800d09a:	1c50      	adds	r0, r2, #1
 800d09c:	d1c9      	bne.n	800d032 <__sflush_r+0x32>
 800d09e:	682b      	ldr	r3, [r5, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d0c6      	beq.n	800d032 <__sflush_r+0x32>
 800d0a4:	2b1d      	cmp	r3, #29
 800d0a6:	d001      	beq.n	800d0ac <__sflush_r+0xac>
 800d0a8:	2b16      	cmp	r3, #22
 800d0aa:	d11e      	bne.n	800d0ea <__sflush_r+0xea>
 800d0ac:	602f      	str	r7, [r5, #0]
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	e022      	b.n	800d0f8 <__sflush_r+0xf8>
 800d0b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0b6:	b21b      	sxth	r3, r3
 800d0b8:	e01b      	b.n	800d0f2 <__sflush_r+0xf2>
 800d0ba:	690f      	ldr	r7, [r1, #16]
 800d0bc:	2f00      	cmp	r7, #0
 800d0be:	d0f6      	beq.n	800d0ae <__sflush_r+0xae>
 800d0c0:	0793      	lsls	r3, r2, #30
 800d0c2:	680e      	ldr	r6, [r1, #0]
 800d0c4:	bf08      	it	eq
 800d0c6:	694b      	ldreq	r3, [r1, #20]
 800d0c8:	600f      	str	r7, [r1, #0]
 800d0ca:	bf18      	it	ne
 800d0cc:	2300      	movne	r3, #0
 800d0ce:	eba6 0807 	sub.w	r8, r6, r7
 800d0d2:	608b      	str	r3, [r1, #8]
 800d0d4:	f1b8 0f00 	cmp.w	r8, #0
 800d0d8:	dde9      	ble.n	800d0ae <__sflush_r+0xae>
 800d0da:	6a21      	ldr	r1, [r4, #32]
 800d0dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d0de:	4643      	mov	r3, r8
 800d0e0:	463a      	mov	r2, r7
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	47b0      	blx	r6
 800d0e6:	2800      	cmp	r0, #0
 800d0e8:	dc08      	bgt.n	800d0fc <__sflush_r+0xfc>
 800d0ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0f2:	81a3      	strh	r3, [r4, #12]
 800d0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0fc:	4407      	add	r7, r0
 800d0fe:	eba8 0800 	sub.w	r8, r8, r0
 800d102:	e7e7      	b.n	800d0d4 <__sflush_r+0xd4>
 800d104:	20400001 	.word	0x20400001

0800d108 <_fflush_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	690b      	ldr	r3, [r1, #16]
 800d10c:	4605      	mov	r5, r0
 800d10e:	460c      	mov	r4, r1
 800d110:	b913      	cbnz	r3, 800d118 <_fflush_r+0x10>
 800d112:	2500      	movs	r5, #0
 800d114:	4628      	mov	r0, r5
 800d116:	bd38      	pop	{r3, r4, r5, pc}
 800d118:	b118      	cbz	r0, 800d122 <_fflush_r+0x1a>
 800d11a:	6a03      	ldr	r3, [r0, #32]
 800d11c:	b90b      	cbnz	r3, 800d122 <_fflush_r+0x1a>
 800d11e:	f7fe f953 	bl	800b3c8 <__sinit>
 800d122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d0f3      	beq.n	800d112 <_fflush_r+0xa>
 800d12a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d12c:	07d0      	lsls	r0, r2, #31
 800d12e:	d404      	bmi.n	800d13a <_fflush_r+0x32>
 800d130:	0599      	lsls	r1, r3, #22
 800d132:	d402      	bmi.n	800d13a <_fflush_r+0x32>
 800d134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d136:	f7fe fb4a 	bl	800b7ce <__retarget_lock_acquire_recursive>
 800d13a:	4628      	mov	r0, r5
 800d13c:	4621      	mov	r1, r4
 800d13e:	f7ff ff5f 	bl	800d000 <__sflush_r>
 800d142:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d144:	07da      	lsls	r2, r3, #31
 800d146:	4605      	mov	r5, r0
 800d148:	d4e4      	bmi.n	800d114 <_fflush_r+0xc>
 800d14a:	89a3      	ldrh	r3, [r4, #12]
 800d14c:	059b      	lsls	r3, r3, #22
 800d14e:	d4e1      	bmi.n	800d114 <_fflush_r+0xc>
 800d150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d152:	f7fe fb3d 	bl	800b7d0 <__retarget_lock_release_recursive>
 800d156:	e7dd      	b.n	800d114 <_fflush_r+0xc>

0800d158 <__swhatbuf_r>:
 800d158:	b570      	push	{r4, r5, r6, lr}
 800d15a:	460c      	mov	r4, r1
 800d15c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d160:	2900      	cmp	r1, #0
 800d162:	b096      	sub	sp, #88	@ 0x58
 800d164:	4615      	mov	r5, r2
 800d166:	461e      	mov	r6, r3
 800d168:	da0d      	bge.n	800d186 <__swhatbuf_r+0x2e>
 800d16a:	89a3      	ldrh	r3, [r4, #12]
 800d16c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d170:	f04f 0100 	mov.w	r1, #0
 800d174:	bf14      	ite	ne
 800d176:	2340      	movne	r3, #64	@ 0x40
 800d178:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d17c:	2000      	movs	r0, #0
 800d17e:	6031      	str	r1, [r6, #0]
 800d180:	602b      	str	r3, [r5, #0]
 800d182:	b016      	add	sp, #88	@ 0x58
 800d184:	bd70      	pop	{r4, r5, r6, pc}
 800d186:	466a      	mov	r2, sp
 800d188:	f000 f87c 	bl	800d284 <_fstat_r>
 800d18c:	2800      	cmp	r0, #0
 800d18e:	dbec      	blt.n	800d16a <__swhatbuf_r+0x12>
 800d190:	9901      	ldr	r1, [sp, #4]
 800d192:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d196:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d19a:	4259      	negs	r1, r3
 800d19c:	4159      	adcs	r1, r3
 800d19e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1a2:	e7eb      	b.n	800d17c <__swhatbuf_r+0x24>

0800d1a4 <__smakebuf_r>:
 800d1a4:	898b      	ldrh	r3, [r1, #12]
 800d1a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1a8:	079d      	lsls	r5, r3, #30
 800d1aa:	4606      	mov	r6, r0
 800d1ac:	460c      	mov	r4, r1
 800d1ae:	d507      	bpl.n	800d1c0 <__smakebuf_r+0x1c>
 800d1b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d1b4:	6023      	str	r3, [r4, #0]
 800d1b6:	6123      	str	r3, [r4, #16]
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	6163      	str	r3, [r4, #20]
 800d1bc:	b003      	add	sp, #12
 800d1be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1c0:	ab01      	add	r3, sp, #4
 800d1c2:	466a      	mov	r2, sp
 800d1c4:	f7ff ffc8 	bl	800d158 <__swhatbuf_r>
 800d1c8:	9f00      	ldr	r7, [sp, #0]
 800d1ca:	4605      	mov	r5, r0
 800d1cc:	4639      	mov	r1, r7
 800d1ce:	4630      	mov	r0, r6
 800d1d0:	f7ff f9ce 	bl	800c570 <_malloc_r>
 800d1d4:	b948      	cbnz	r0, 800d1ea <__smakebuf_r+0x46>
 800d1d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1da:	059a      	lsls	r2, r3, #22
 800d1dc:	d4ee      	bmi.n	800d1bc <__smakebuf_r+0x18>
 800d1de:	f023 0303 	bic.w	r3, r3, #3
 800d1e2:	f043 0302 	orr.w	r3, r3, #2
 800d1e6:	81a3      	strh	r3, [r4, #12]
 800d1e8:	e7e2      	b.n	800d1b0 <__smakebuf_r+0xc>
 800d1ea:	89a3      	ldrh	r3, [r4, #12]
 800d1ec:	6020      	str	r0, [r4, #0]
 800d1ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1f2:	81a3      	strh	r3, [r4, #12]
 800d1f4:	9b01      	ldr	r3, [sp, #4]
 800d1f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d1fa:	b15b      	cbz	r3, 800d214 <__smakebuf_r+0x70>
 800d1fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d200:	4630      	mov	r0, r6
 800d202:	f000 f851 	bl	800d2a8 <_isatty_r>
 800d206:	b128      	cbz	r0, 800d214 <__smakebuf_r+0x70>
 800d208:	89a3      	ldrh	r3, [r4, #12]
 800d20a:	f023 0303 	bic.w	r3, r3, #3
 800d20e:	f043 0301 	orr.w	r3, r3, #1
 800d212:	81a3      	strh	r3, [r4, #12]
 800d214:	89a3      	ldrh	r3, [r4, #12]
 800d216:	431d      	orrs	r5, r3
 800d218:	81a5      	strh	r5, [r4, #12]
 800d21a:	e7cf      	b.n	800d1bc <__smakebuf_r+0x18>

0800d21c <_putc_r>:
 800d21c:	b570      	push	{r4, r5, r6, lr}
 800d21e:	460d      	mov	r5, r1
 800d220:	4614      	mov	r4, r2
 800d222:	4606      	mov	r6, r0
 800d224:	b118      	cbz	r0, 800d22e <_putc_r+0x12>
 800d226:	6a03      	ldr	r3, [r0, #32]
 800d228:	b90b      	cbnz	r3, 800d22e <_putc_r+0x12>
 800d22a:	f7fe f8cd 	bl	800b3c8 <__sinit>
 800d22e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d230:	07d8      	lsls	r0, r3, #31
 800d232:	d405      	bmi.n	800d240 <_putc_r+0x24>
 800d234:	89a3      	ldrh	r3, [r4, #12]
 800d236:	0599      	lsls	r1, r3, #22
 800d238:	d402      	bmi.n	800d240 <_putc_r+0x24>
 800d23a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d23c:	f7fe fac7 	bl	800b7ce <__retarget_lock_acquire_recursive>
 800d240:	68a3      	ldr	r3, [r4, #8]
 800d242:	3b01      	subs	r3, #1
 800d244:	2b00      	cmp	r3, #0
 800d246:	60a3      	str	r3, [r4, #8]
 800d248:	da05      	bge.n	800d256 <_putc_r+0x3a>
 800d24a:	69a2      	ldr	r2, [r4, #24]
 800d24c:	4293      	cmp	r3, r2
 800d24e:	db12      	blt.n	800d276 <_putc_r+0x5a>
 800d250:	b2eb      	uxtb	r3, r5
 800d252:	2b0a      	cmp	r3, #10
 800d254:	d00f      	beq.n	800d276 <_putc_r+0x5a>
 800d256:	6823      	ldr	r3, [r4, #0]
 800d258:	1c5a      	adds	r2, r3, #1
 800d25a:	6022      	str	r2, [r4, #0]
 800d25c:	701d      	strb	r5, [r3, #0]
 800d25e:	b2ed      	uxtb	r5, r5
 800d260:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d262:	07da      	lsls	r2, r3, #31
 800d264:	d405      	bmi.n	800d272 <_putc_r+0x56>
 800d266:	89a3      	ldrh	r3, [r4, #12]
 800d268:	059b      	lsls	r3, r3, #22
 800d26a:	d402      	bmi.n	800d272 <_putc_r+0x56>
 800d26c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d26e:	f7fe faaf 	bl	800b7d0 <__retarget_lock_release_recursive>
 800d272:	4628      	mov	r0, r5
 800d274:	bd70      	pop	{r4, r5, r6, pc}
 800d276:	4629      	mov	r1, r5
 800d278:	4622      	mov	r2, r4
 800d27a:	4630      	mov	r0, r6
 800d27c:	f7fe f995 	bl	800b5aa <__swbuf_r>
 800d280:	4605      	mov	r5, r0
 800d282:	e7ed      	b.n	800d260 <_putc_r+0x44>

0800d284 <_fstat_r>:
 800d284:	b538      	push	{r3, r4, r5, lr}
 800d286:	4d07      	ldr	r5, [pc, #28]	@ (800d2a4 <_fstat_r+0x20>)
 800d288:	2300      	movs	r3, #0
 800d28a:	4604      	mov	r4, r0
 800d28c:	4608      	mov	r0, r1
 800d28e:	4611      	mov	r1, r2
 800d290:	602b      	str	r3, [r5, #0]
 800d292:	f7f5 fb8d 	bl	80029b0 <_fstat>
 800d296:	1c43      	adds	r3, r0, #1
 800d298:	d102      	bne.n	800d2a0 <_fstat_r+0x1c>
 800d29a:	682b      	ldr	r3, [r5, #0]
 800d29c:	b103      	cbz	r3, 800d2a0 <_fstat_r+0x1c>
 800d29e:	6023      	str	r3, [r4, #0]
 800d2a0:	bd38      	pop	{r3, r4, r5, pc}
 800d2a2:	bf00      	nop
 800d2a4:	20002250 	.word	0x20002250

0800d2a8 <_isatty_r>:
 800d2a8:	b538      	push	{r3, r4, r5, lr}
 800d2aa:	4d06      	ldr	r5, [pc, #24]	@ (800d2c4 <_isatty_r+0x1c>)
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	4604      	mov	r4, r0
 800d2b0:	4608      	mov	r0, r1
 800d2b2:	602b      	str	r3, [r5, #0]
 800d2b4:	f7f5 fb8c 	bl	80029d0 <_isatty>
 800d2b8:	1c43      	adds	r3, r0, #1
 800d2ba:	d102      	bne.n	800d2c2 <_isatty_r+0x1a>
 800d2bc:	682b      	ldr	r3, [r5, #0]
 800d2be:	b103      	cbz	r3, 800d2c2 <_isatty_r+0x1a>
 800d2c0:	6023      	str	r3, [r4, #0]
 800d2c2:	bd38      	pop	{r3, r4, r5, pc}
 800d2c4:	20002250 	.word	0x20002250

0800d2c8 <_sbrk_r>:
 800d2c8:	b538      	push	{r3, r4, r5, lr}
 800d2ca:	4d06      	ldr	r5, [pc, #24]	@ (800d2e4 <_sbrk_r+0x1c>)
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	4608      	mov	r0, r1
 800d2d2:	602b      	str	r3, [r5, #0]
 800d2d4:	f7f5 fb94 	bl	8002a00 <_sbrk>
 800d2d8:	1c43      	adds	r3, r0, #1
 800d2da:	d102      	bne.n	800d2e2 <_sbrk_r+0x1a>
 800d2dc:	682b      	ldr	r3, [r5, #0]
 800d2de:	b103      	cbz	r3, 800d2e2 <_sbrk_r+0x1a>
 800d2e0:	6023      	str	r3, [r4, #0]
 800d2e2:	bd38      	pop	{r3, r4, r5, pc}
 800d2e4:	20002250 	.word	0x20002250

0800d2e8 <memcpy>:
 800d2e8:	440a      	add	r2, r1
 800d2ea:	4291      	cmp	r1, r2
 800d2ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2f0:	d100      	bne.n	800d2f4 <memcpy+0xc>
 800d2f2:	4770      	bx	lr
 800d2f4:	b510      	push	{r4, lr}
 800d2f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2fe:	4291      	cmp	r1, r2
 800d300:	d1f9      	bne.n	800d2f6 <memcpy+0xe>
 800d302:	bd10      	pop	{r4, pc}

0800d304 <__assert_func>:
 800d304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d306:	4614      	mov	r4, r2
 800d308:	461a      	mov	r2, r3
 800d30a:	4b09      	ldr	r3, [pc, #36]	@ (800d330 <__assert_func+0x2c>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	4605      	mov	r5, r0
 800d310:	68d8      	ldr	r0, [r3, #12]
 800d312:	b14c      	cbz	r4, 800d328 <__assert_func+0x24>
 800d314:	4b07      	ldr	r3, [pc, #28]	@ (800d334 <__assert_func+0x30>)
 800d316:	9100      	str	r1, [sp, #0]
 800d318:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d31c:	4906      	ldr	r1, [pc, #24]	@ (800d338 <__assert_func+0x34>)
 800d31e:	462b      	mov	r3, r5
 800d320:	f000 f842 	bl	800d3a8 <fiprintf>
 800d324:	f000 f852 	bl	800d3cc <abort>
 800d328:	4b04      	ldr	r3, [pc, #16]	@ (800d33c <__assert_func+0x38>)
 800d32a:	461c      	mov	r4, r3
 800d32c:	e7f3      	b.n	800d316 <__assert_func+0x12>
 800d32e:	bf00      	nop
 800d330:	20000118 	.word	0x20000118
 800d334:	0800d9ed 	.word	0x0800d9ed
 800d338:	0800d9fa 	.word	0x0800d9fa
 800d33c:	0800da28 	.word	0x0800da28

0800d340 <_calloc_r>:
 800d340:	b570      	push	{r4, r5, r6, lr}
 800d342:	fba1 5402 	umull	r5, r4, r1, r2
 800d346:	b934      	cbnz	r4, 800d356 <_calloc_r+0x16>
 800d348:	4629      	mov	r1, r5
 800d34a:	f7ff f911 	bl	800c570 <_malloc_r>
 800d34e:	4606      	mov	r6, r0
 800d350:	b928      	cbnz	r0, 800d35e <_calloc_r+0x1e>
 800d352:	4630      	mov	r0, r6
 800d354:	bd70      	pop	{r4, r5, r6, pc}
 800d356:	220c      	movs	r2, #12
 800d358:	6002      	str	r2, [r0, #0]
 800d35a:	2600      	movs	r6, #0
 800d35c:	e7f9      	b.n	800d352 <_calloc_r+0x12>
 800d35e:	462a      	mov	r2, r5
 800d360:	4621      	mov	r1, r4
 800d362:	f7fe f9b7 	bl	800b6d4 <memset>
 800d366:	e7f4      	b.n	800d352 <_calloc_r+0x12>

0800d368 <__ascii_mbtowc>:
 800d368:	b082      	sub	sp, #8
 800d36a:	b901      	cbnz	r1, 800d36e <__ascii_mbtowc+0x6>
 800d36c:	a901      	add	r1, sp, #4
 800d36e:	b142      	cbz	r2, 800d382 <__ascii_mbtowc+0x1a>
 800d370:	b14b      	cbz	r3, 800d386 <__ascii_mbtowc+0x1e>
 800d372:	7813      	ldrb	r3, [r2, #0]
 800d374:	600b      	str	r3, [r1, #0]
 800d376:	7812      	ldrb	r2, [r2, #0]
 800d378:	1e10      	subs	r0, r2, #0
 800d37a:	bf18      	it	ne
 800d37c:	2001      	movne	r0, #1
 800d37e:	b002      	add	sp, #8
 800d380:	4770      	bx	lr
 800d382:	4610      	mov	r0, r2
 800d384:	e7fb      	b.n	800d37e <__ascii_mbtowc+0x16>
 800d386:	f06f 0001 	mvn.w	r0, #1
 800d38a:	e7f8      	b.n	800d37e <__ascii_mbtowc+0x16>

0800d38c <__ascii_wctomb>:
 800d38c:	4603      	mov	r3, r0
 800d38e:	4608      	mov	r0, r1
 800d390:	b141      	cbz	r1, 800d3a4 <__ascii_wctomb+0x18>
 800d392:	2aff      	cmp	r2, #255	@ 0xff
 800d394:	d904      	bls.n	800d3a0 <__ascii_wctomb+0x14>
 800d396:	228a      	movs	r2, #138	@ 0x8a
 800d398:	601a      	str	r2, [r3, #0]
 800d39a:	f04f 30ff 	mov.w	r0, #4294967295
 800d39e:	4770      	bx	lr
 800d3a0:	700a      	strb	r2, [r1, #0]
 800d3a2:	2001      	movs	r0, #1
 800d3a4:	4770      	bx	lr
	...

0800d3a8 <fiprintf>:
 800d3a8:	b40e      	push	{r1, r2, r3}
 800d3aa:	b503      	push	{r0, r1, lr}
 800d3ac:	4601      	mov	r1, r0
 800d3ae:	ab03      	add	r3, sp, #12
 800d3b0:	4805      	ldr	r0, [pc, #20]	@ (800d3c8 <fiprintf+0x20>)
 800d3b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3b6:	6800      	ldr	r0, [r0, #0]
 800d3b8:	9301      	str	r3, [sp, #4]
 800d3ba:	f7ff fd09 	bl	800cdd0 <_vfiprintf_r>
 800d3be:	b002      	add	sp, #8
 800d3c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3c4:	b003      	add	sp, #12
 800d3c6:	4770      	bx	lr
 800d3c8:	20000118 	.word	0x20000118

0800d3cc <abort>:
 800d3cc:	b508      	push	{r3, lr}
 800d3ce:	2006      	movs	r0, #6
 800d3d0:	f000 f82c 	bl	800d42c <raise>
 800d3d4:	2001      	movs	r0, #1
 800d3d6:	f7f5 fab7 	bl	8002948 <_exit>

0800d3da <_raise_r>:
 800d3da:	291f      	cmp	r1, #31
 800d3dc:	b538      	push	{r3, r4, r5, lr}
 800d3de:	4605      	mov	r5, r0
 800d3e0:	460c      	mov	r4, r1
 800d3e2:	d904      	bls.n	800d3ee <_raise_r+0x14>
 800d3e4:	2316      	movs	r3, #22
 800d3e6:	6003      	str	r3, [r0, #0]
 800d3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ec:	bd38      	pop	{r3, r4, r5, pc}
 800d3ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d3f0:	b112      	cbz	r2, 800d3f8 <_raise_r+0x1e>
 800d3f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d3f6:	b94b      	cbnz	r3, 800d40c <_raise_r+0x32>
 800d3f8:	4628      	mov	r0, r5
 800d3fa:	f000 f831 	bl	800d460 <_getpid_r>
 800d3fe:	4622      	mov	r2, r4
 800d400:	4601      	mov	r1, r0
 800d402:	4628      	mov	r0, r5
 800d404:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d408:	f000 b818 	b.w	800d43c <_kill_r>
 800d40c:	2b01      	cmp	r3, #1
 800d40e:	d00a      	beq.n	800d426 <_raise_r+0x4c>
 800d410:	1c59      	adds	r1, r3, #1
 800d412:	d103      	bne.n	800d41c <_raise_r+0x42>
 800d414:	2316      	movs	r3, #22
 800d416:	6003      	str	r3, [r0, #0]
 800d418:	2001      	movs	r0, #1
 800d41a:	e7e7      	b.n	800d3ec <_raise_r+0x12>
 800d41c:	2100      	movs	r1, #0
 800d41e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d422:	4620      	mov	r0, r4
 800d424:	4798      	blx	r3
 800d426:	2000      	movs	r0, #0
 800d428:	e7e0      	b.n	800d3ec <_raise_r+0x12>
	...

0800d42c <raise>:
 800d42c:	4b02      	ldr	r3, [pc, #8]	@ (800d438 <raise+0xc>)
 800d42e:	4601      	mov	r1, r0
 800d430:	6818      	ldr	r0, [r3, #0]
 800d432:	f7ff bfd2 	b.w	800d3da <_raise_r>
 800d436:	bf00      	nop
 800d438:	20000118 	.word	0x20000118

0800d43c <_kill_r>:
 800d43c:	b538      	push	{r3, r4, r5, lr}
 800d43e:	4d07      	ldr	r5, [pc, #28]	@ (800d45c <_kill_r+0x20>)
 800d440:	2300      	movs	r3, #0
 800d442:	4604      	mov	r4, r0
 800d444:	4608      	mov	r0, r1
 800d446:	4611      	mov	r1, r2
 800d448:	602b      	str	r3, [r5, #0]
 800d44a:	f7f5 fa6d 	bl	8002928 <_kill>
 800d44e:	1c43      	adds	r3, r0, #1
 800d450:	d102      	bne.n	800d458 <_kill_r+0x1c>
 800d452:	682b      	ldr	r3, [r5, #0]
 800d454:	b103      	cbz	r3, 800d458 <_kill_r+0x1c>
 800d456:	6023      	str	r3, [r4, #0]
 800d458:	bd38      	pop	{r3, r4, r5, pc}
 800d45a:	bf00      	nop
 800d45c:	20002250 	.word	0x20002250

0800d460 <_getpid_r>:
 800d460:	f7f5 ba5a 	b.w	8002918 <_getpid>

0800d464 <_init>:
 800d464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d466:	bf00      	nop
 800d468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d46a:	bc08      	pop	{r3}
 800d46c:	469e      	mov	lr, r3
 800d46e:	4770      	bx	lr

0800d470 <_fini>:
 800d470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d472:	bf00      	nop
 800d474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d476:	bc08      	pop	{r3}
 800d478:	469e      	mov	lr, r3
 800d47a:	4770      	bx	lr
