/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  reg [3:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[172] & celloutsig_1_0z[1]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[15] & celloutsig_1_2z[30]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | in_data[67]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_8z = ~celloutsig_1_0z[2];
  assign celloutsig_0_8z = ~((celloutsig_0_5z[7] | celloutsig_0_0z) & celloutsig_0_4z[7]);
  assign celloutsig_1_17z = { celloutsig_1_10z[1:0], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_14z } + celloutsig_1_2z[28:11];
  assign celloutsig_1_16z = { celloutsig_1_0z[4:1], celloutsig_1_4z, celloutsig_1_10z } & { celloutsig_1_9z[3:2], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[136:107], celloutsig_1_1z } & { in_data[177:164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = in_data[128:119] & { celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_4z = in_data[174:171] == { celloutsig_1_2z[18:16], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[20:18] < in_data[30:28];
  assign celloutsig_1_6z = celloutsig_1_2z[14:11] != celloutsig_1_3z;
  assign celloutsig_0_6z = ~ { in_data[60:57], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_17z = ~ { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_9z = ~ celloutsig_1_2z[22:8];
  assign celloutsig_0_4z = { in_data[91:78], celloutsig_0_2z } <<< { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[63:57], celloutsig_0_1z } <<< { in_data[51:46], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_0z[5:0] <<< { celloutsig_1_2z[4:0], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[123:120] >>> { in_data[103:101], celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z[6:2], celloutsig_1_5z } ~^ { in_data[165:161], celloutsig_1_1z };
  assign celloutsig_1_18z = ~((celloutsig_1_10z[4] & celloutsig_1_16z[2]) | celloutsig_1_7z[4]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 15'h0000;
    else if (clkin_data[0]) celloutsig_1_19z = celloutsig_1_17z[16:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_16z = in_data[66:64];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[109:103];
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_11z = { celloutsig_1_9z[4:2], celloutsig_1_5z };
  assign { out_data[128], out_data[110:96], out_data[34:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
