# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: **Muni tejeshwar**

RegisterNumber:  212223040102
*/
## RTL realization:
![Screenshot 2024-01-03 131655](https://github.com/munitejeshwar/Experiment--02-Implementation-of-combinational-logic-/assets/153519855/e91c0167-62f0-4a27-8c46-835b2978d3e6)
truth table:
![Screenshot 2024-01-03 131836](https://github.com/munitejeshwar/Experiment--02-Implementation-of-combinational-logic-/assets/153519855/c3016f8d-2780-42cb-9f3d-fe58ad2625e0)

## Output:
## RTL
## Timing Diagram:
![Screenshot 2024-01-03 132048](https://github.com/munitejeshwar/Experiment--02-Implementation-of-combinational-logic-/assets/153519855/6dfe558d-c958-46d3-a305-bbb5a6ba9811)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
