$date
  Wed May  4 17:10:54 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module exer1a $end
$var reg 4 ! a[0:3] $end
$var reg 4 " b[0:3] $end
$var reg 4 # s[0:3] $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
b1001 #
