D:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis   -part M2S150  -package FC1152  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 0 -RWCheckOnRam 0 -summaryfile D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synlog\report\TDR_fpga_mapper.xml  -top_level_module  TDR  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.edn   -freq 100.000   D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synwork\TDR_prem.srd  -sap  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.sap  -otap  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.tap  -omap  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.map  -devicelib  D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v  -sap  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.sap  -ologparam  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\syntmp\TDR.plg  -osyn  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.srm  -prjdir  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\  -prjname  TDR_syn  -log  D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synlog\TDR_fpga_mapper.srr 
rc:1 success:1
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\scratchproject.prs|o|1456920959|5109
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.edn|o|1457094302|274104
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synwork\TDR_prem.srd|i|1457094298|505660
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.sap|o|1457094299|91650
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.tap|o|0|0
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.map|o|1457094302|28
D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v|i|1449218130|16359
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.sap|o|1457094299|91650
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\syntmp\TDR.plg|o|1457094302|1182
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.srm|o|1457094301|24919
D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synlog\TDR_fpga_mapper.srr|o|1457094302|255627
D:\Microsemi\Libero_SoC_v11.7\Synplify\bin\m_generic.exe|i|1449735544|15814144
D:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe|i|1449737156|27632640
