; Top Design: "PCB021_lib:PCB02_PI-AC_AC_Analysis:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="PCB021_lib:PCB02_PI-AC_AC_Analysis:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
R:X_p_VCC11_TP_OUT_11_Rsh  "X_p_VCC11_TP_OUT_11_+VCC11_GND11" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC11_TP_OUT_11  "X_p_VCC11_TP_OUT_11_+VCC11_GND11" Ref Num=1 Z=0.1 Noise=yes 
R:X_p_VCC12_TP_OUT_12_Rsh  "X_p_VCC12_TP_OUT_12_+VCC12_GND12" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC12_TP_OUT_12  "X_p_VCC12_TP_OUT_12_+VCC12_GND12" Ref Num=2 Z=0.1 Noise=yes 
R:X_p_VCC13_TP_OUT_13_Rsh  "X_p_VCC13_TP_OUT_13_+VCC13_GND13" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC13_TP_OUT_13  "X_p_VCC13_TP_OUT_13_+VCC13_GND13" Ref Num=3 Z=0.1 Noise=yes 
R:X_p_VCC14_TP_OUT_14_Rsh  "X_p_VCC14_TP_OUT_14_+VCC14_GND14" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC14_TP_OUT_14  "X_p_VCC14_TP_OUT_14_+VCC14_GND14" Ref Num=4 Z=0.1 Noise=yes 
R:X_p_VCC15_TP_OUT_15_Rsh  "X_p_VCC15_TP_OUT_15_+VCC15_GND15" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC15_TP_OUT_15  "X_p_VCC15_TP_OUT_15_+VCC15_GND15" Ref Num=5 Z=0.1 Noise=yes 
R:X_p_VCC21_TP_OUT_21_Rsh  "X_p_VCC21_TP_OUT_21_+VCC21_GND21" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC21_TP_OUT_21  "X_p_VCC21_TP_OUT_21_+VCC21_GND21" Ref Num=6 Z=0.1 Noise=yes 
R:X_p_VCC22_TP_OUT_22_Rsh  "X_p_VCC22_TP_OUT_22_+VCC22_GND22" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC22_TP_OUT_22  "X_p_VCC22_TP_OUT_22_+VCC22_GND22" Ref Num=7 Z=0.1 Noise=yes 
R:X_p_VCC23_TP_OUT_23_Rsh  "X_p_VCC23_TP_OUT_23_+VCC23_GND23" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC23_TP_OUT_23  "X_p_VCC23_TP_OUT_23_+VCC23_GND23" Ref Num=8 Z=0.1 Noise=yes 
R:X_p_VCC24_TP_OUT_24_Rsh  "X_p_VCC24_TP_OUT_24_+VCC24_GND24" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC24_TP_OUT_24  "X_p_VCC24_TP_OUT_24_+VCC24_GND24" Ref Num=9 Z=0.1 Noise=yes 
R:X_p_VCC25_TP_OUT_25_Rsh  "X_p_VCC25_TP_OUT_25_+VCC25_GND25" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC25_TP_OUT_25  "X_p_VCC25_TP_OUT_25_+VCC25_GND25" Ref Num=10 Z=0.1 Noise=yes 
R:X_p_VCC31_TP_OUT_31_Rsh  "X_p_VCC31_TP_OUT_31_+VCC31_GND31" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC31_TP_OUT_31  "X_p_VCC31_TP_OUT_31_+VCC31_GND31" Ref Num=11 Z=0.1 Noise=yes 
R:X_p_VCC32_TP_OUT_32_Rsh  "X_p_VCC32_TP_OUT_32_+VCC32_GND32" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC32_TP_OUT_32  "X_p_VCC32_TP_OUT_32_+VCC32_GND32" Ref Num=12 Z=0.1 Noise=yes 
R:X_p_VCC33_TP_OUT_33_Rsh  "X_p_VCC33_TP_OUT_33_+VCC33_GND33" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC33_TP_OUT_33  "X_p_VCC33_TP_OUT_33_+VCC33_GND33" Ref Num=13 Z=0.1 Noise=yes 
R:X_p_VCC34_TP_OUT_34_Rsh  "X_p_VCC34_TP_OUT_34_+VCC34_GND34" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC34_TP_OUT_34  "X_p_VCC34_TP_OUT_34_+VCC34_GND34" Ref Num=14 Z=0.1 Noise=yes 
R:X_p_VCC35_TP_OUT_35_Rsh  "X_p_VCC35_TP_OUT_35_+VCC35_GND35" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC35_TP_OUT_35  "X_p_VCC35_TP_OUT_35_+VCC35_GND35" Ref Num=15 Z=0.1 Noise=yes 
R:X_p_VCC41_TP_OUT_41_Rsh  "X_p_VCC41_TP_OUT_41_+VCC41_GND41" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC41_TP_OUT_41  "X_p_VCC41_TP_OUT_41_+VCC41_GND41" Ref Num=16 Z=0.1 Noise=yes 
R:X_p_VCC42_TP_OUT_42_Rsh  "X_p_VCC42_TP_OUT_42_+VCC42_GND42" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC42_TP_OUT_42  "X_p_VCC42_TP_OUT_42_+VCC42_GND42" Ref Num=17 Z=0.1 Noise=yes 
R:X_p_VCC43_TP_OUT_43_Rsh  "X_p_VCC43_TP_OUT_43_+VCC43_GND43" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC43_TP_OUT_43  "X_p_VCC43_TP_OUT_43_+VCC43_GND43" Ref Num=18 Z=0.1 Noise=yes 
R:X_p_VCC44_TP_OUT_44_Rsh  "X_p_VCC44_TP_OUT_44_+VCC44_GND44" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC44_TP_OUT_44  "X_p_VCC44_TP_OUT_44_+VCC44_GND44" Ref Num=19 Z=0.1 Noise=yes 
R:X_p_VCC45_TP_OUT_45_Rsh  "X_p_VCC45_TP_OUT_45_+VCC45_GND45" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC45_TP_OUT_45  "X_p_VCC45_TP_OUT_45_+VCC45_GND45" Ref Num=20 Z=0.1 Noise=yes 
R:X_p_VCC51_TP_OUT_51_Rsh  "X_p_VCC51_TP_OUT_51_+VCC51_GND51" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC51_TP_OUT_51  "X_p_VCC51_TP_OUT_51_+VCC51_GND51" Ref Num=21 Z=0.1 Noise=yes 
R:X_p_VCC52_TP_OUT_52_Rsh  "X_p_VCC52_TP_OUT_52_+VCC52_GND52" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC52_TP_OUT_52  "X_p_VCC52_TP_OUT_52_+VCC52_GND52" Ref Num=22 Z=0.1 Noise=yes 
R:X_p_VCC53_TP_OUT_53_Rsh  "X_p_VCC53_TP_OUT_53_+VCC53_GND53" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC53_TP_OUT_53  "X_p_VCC53_TP_OUT_53_+VCC53_GND53" Ref Num=23 Z=0.1 Noise=yes 
R:X_p_VCC54_TP_OUT_54_Rsh  "X_p_VCC54_TP_OUT_54_+VCC54_GND54" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC54_TP_OUT_54  "X_p_VCC54_TP_OUT_54_+VCC54_GND54" Ref Num=24 Z=0.1 Noise=yes 
R:X_p_VCC55_TP_OUT_55_Rsh  "X_p_VCC55_TP_OUT_55_+VCC55_GND55" Ref R=1e+06 Ohm Noise=yes 
Port:X_p_VCC55_TP_OUT_55  "X_p_VCC55_TP_OUT_55_+VCC55_GND55" Ref Num=25 Z=0.1 Noise=yes 

C0402_R1=0
C0402_L1=0
C0402_C1=9.22191e-08
#uselib "ckt" , "SRLC"
SRLC:C11  "C11_1_+VCC11_C11_2_GND11" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1201  "C1201_1_+VCC12_C1201_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1202  "C1202_1_+VCC12_C1202_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1203  "C1203_1_+VCC12_C1203_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1204  "C1204_1_+VCC12_C1204_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1205  "C1205_1_+VCC12_C1205_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1206  "C1206_1_+VCC12_C1206_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1207  "C1207_1_+VCC12_C1207_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1208  "C1208_1_+VCC12_C1208_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1209  "C1209_1_+VCC12_C1209_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1210  "C1210_1_+VCC12_C1210_2_GND12" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1301  "C1301_1_+VCC13_C1301_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1302  "C1302_1_+VCC13_C1302_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1303  "C1303_1_+VCC13_C1303_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1304  "C1304_1_+VCC13_C1304_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1305  "C1305_1_+VCC13_C1305_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1306  "C1306_1_+VCC13_C1306_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1307  "C1307_1_+VCC13_C1307_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1308  "C1308_1_+VCC13_C1308_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1309  "C1309_1_+VCC13_C1309_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C1310  "C1310_1_+VCC13_C1310_2_GND13" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C14  "C14_1_+VCC14_C14_2_GND14" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C15  "C15_1_+VCC15_C15_2_GND15" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C21  "C21_1_+VCC21_C21_2_GND21" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2301  "C2301_1_+VCC23_C2301_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2302  "C2302_1_+VCC23_C2302_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2303  "C2303_1_+VCC23_C2303_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2304  "C2304_1_+VCC23_C2304_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2305  "C2305_1_+VCC23_C2305_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2306  "C2306_1_+VCC23_C2306_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2307  "C2307_1_+VCC23_C2307_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2308  "C2308_1_+VCC23_C2308_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2309  "C2309_1_+VCC23_C2309_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C2310  "C2310_1_+VCC23_C2310_2_GND23" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C24  "C24_1_+VCC24_C24_2_GND24" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C25  "C25_1_+VCC25_C25_2_GND25" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C31  "C31_1_+VCC31_C31_2_GND31" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C32  "C32_1_+VCC32_C32_2_GND32" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3301  "C3301_1_+VCC33_C3301_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3302  "C3302_1_+VCC33_C3302_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3303  "C3303_1_+VCC33_C3303_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3304  "C3304_1_+VCC33_C3304_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3305  "C3305_1_+VCC33_C3305_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3306  "C3306_1_+VCC33_C3306_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3307  "C3307_1_+VCC33_C3307_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3308  "C3308_1_+VCC33_C3308_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3309  "C3309_1_+VCC33_C3309_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3310  "C3310_1_+VCC33_C3310_2_GND33" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C34  "C34_1_+VCC34_C34_2_GND34" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3501  "C3501_1_+VCC35_C3501_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3502  "C3502_1_+VCC35_C3502_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3503  "C3503_1_+VCC35_C3503_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3504  "C3504_1_+VCC35_C3504_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3505  "C3505_1_+VCC35_C3505_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3506  "C3506_1_+VCC35_C3506_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3507  "C3507_1_+VCC35_C3507_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3508  "C3508_1_+VCC35_C3508_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3509  "C3509_1_+VCC35_C3509_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C3510  "C3510_1_+VCC35_C3510_2_GND35" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C41  "C41_1_+VCC41_C41_2_GND41" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C42  "C42_1_+VCC42_C42_2_GND42" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4301  "C4301_1_+VCC43_C4301_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4302  "C4302_1_+VCC43_C4302_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4303  "C4303_1_+VCC43_C4303_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4304  "C4304_1_+VCC43_C4304_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4305  "C4305_1_+VCC43_C4305_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4306  "C4306_1_+VCC43_C4306_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4307  "C4307_1_+VCC43_C4307_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4308  "C4308_1_+VCC43_C4308_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4309  "C4309_1_+VCC43_C4309_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4310  "C4310_1_+VCC43_C4310_2_GND43" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C44  "C44_1_+VCC44_C44_2_GND44" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4501  "C4501_1_+VCC45_C4501_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4502  "C4502_1_+VCC45_C4502_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4503  "C4503_1_+VCC45_C4503_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4504  "C4504_1_+VCC45_C4504_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4505  "C4505_1_+VCC45_C4505_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4506  "C4506_1_+VCC45_C4506_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4507  "C4507_1_+VCC45_C4507_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4508  "C4508_1_+VCC45_C4508_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4509  "C4509_1_+VCC45_C4509_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C4510  "C4510_1_+VCC45_C4510_2_GND45" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C46  "C46_1_+VCC44_C46_2_GND44" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C51  "C51_1_+VCC51_C51_2_GND51" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5201  "C5201_1_+VCC52_C5201_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5202  "C5202_1_+VCC52_C5202_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5203  "C5203_1_+VCC52_C5203_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5204  "C5204_1_+VCC52_C5204_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5205  "C5205_1_+VCC52_C5205_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5206  "C5206_1_+VCC52_C5206_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5207  "C5207_1_+VCC52_C5207_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5208  "C5208_1_+VCC52_C5208_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5209  "C5209_1_+VCC52_C5209_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5210  "C5210_1_+VCC52_C5210_2_GND52" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5301  "C5301_1_+VCC53_C5301_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5302  "C5302_1_+VCC53_C5302_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5303  "C5303_1_+VCC53_C5303_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5304  "C5304_1_+VCC53_C5304_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5305  "C5305_1_+VCC53_C5305_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5306  "C5306_1_+VCC53_C5306_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5307  "C5307_1_+VCC53_C5307_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5308  "C5308_1_+VCC53_C5308_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5309  "C5309_1_+VCC53_C5309_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C5310  "C5310_1_+VCC53_C5310_2_GND53" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C54  "C54_1_+VCC54_C54_2_GND54" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 
#uselib "ckt" , "SRLC"
SRLC:C55  "C55_1_+VCC55_C55_2_GND55" Ref R=C0402_R1 L=C0402_L1 C=C0402_C1 

C0402_n_10n_R2=0
C0402_n_10n_L2=0
C0402_n_10n_C2=9.36079e-09
#uselib "ckt" , "SRLC"
SRLC:C2201  "C2201_1_+VCC22_C2201_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2202  "C2202_1_+VCC22_C2202_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2203  "C2203_1_+VCC22_C2203_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2204  "C2204_1_+VCC22_C2204_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2205  "C2205_1_+VCC22_C2205_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2206  "C2206_1_+VCC22_C2206_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2207  "C2207_1_+VCC22_C2207_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2208  "C2208_1_+VCC22_C2208_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2209  "C2209_1_+VCC22_C2209_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SRLC"
SRLC:C2210  "C2210_1_+VCC22_C2210_2_GND22" Ref R=C0402_n_10n_R2 L=C0402_n_10n_L2 C=C0402_n_10n_C2 
#uselib "ckt" , "SnP"
SnP:AC_Analysis  "X_p_VCC11_TP_IN_11_+VCC11_GND11" "X_p_VCC12_TP_IN_12_+VCC12_GND12" "X_p_VCC13_TP_IN_13_+VCC13_GND13" "X_p_VCC14_TP_IN_14_+VCC14_GND14" "X_p_VCC15_TP_IN_15_+VCC15_GND15" "X_p_VCC21_TP_IN_21_+VCC21_GND21" "X_p_VCC22_TP_IN_22_+VCC22_GND22" "X_p_VCC23_TP_IN_23_+VCC23_GND23" "X_p_VCC24_TP_IN_24_+VCC24_GND24" "X_p_VCC25_TP_IN_25_+VCC25_GND25" "X_p_VCC31_TP_IN_31_+VCC31_GND31" "X_p_VCC32_TP_IN_32_+VCC32_GND32" "X_p_VCC33_TP_IN_33_+VCC33_GND33" "X_p_VCC34_TP_IN_34_+VCC34_GND34" "X_p_VCC35_TP_IN_35_+VCC35_GND35" "X_p_VCC41_TP_IN_41_+VCC41_GND41" "X_p_VCC42_TP_IN_42_+VCC42_GND42" "X_p_VCC43_TP_IN_43_+VCC43_GND43" "X_p_VCC44_TP_IN_44_+VCC44_GND44" "X_p_VCC45_TP_IN_45_+VCC45_GND45" "X_p_VCC51_TP_IN_51_+VCC51_GND51" "X_p_VCC52_TP_IN_52_+VCC52_GND52" "X_p_VCC53_TP_IN_53_+VCC53_GND53" "X_p_VCC54_TP_IN_54_+VCC54_GND54" "X_p_VCC55_TP_IN_55_+VCC55_GND55" "X_p_VCC11_TP_OUT_11_+VCC11_GND11" "X_p_VCC12_TP_OUT_12_+VCC12_GND12" "X_p_VCC13_TP_OUT_13_+VCC13_GND13" "X_p_VCC14_TP_OUT_14_+VCC14_GND14" "X_p_VCC15_TP_OUT_15_+VCC15_GND15" "X_p_VCC21_TP_OUT_21_+VCC21_GND21" "X_p_VCC22_TP_OUT_22_+VCC22_GND22" "X_p_VCC23_TP_OUT_23_+VCC23_GND23" "X_p_VCC24_TP_OUT_24_+VCC24_GND24" "X_p_VCC25_TP_OUT_25_+VCC25_GND25" "X_p_VCC31_TP_OUT_31_+VCC31_GND31" "X_p_VCC32_TP_OUT_32_+VCC32_GND32" "X_p_VCC33_TP_OUT_33_+VCC33_GND33" "X_p_VCC34_TP_OUT_34_+VCC34_GND34" "X_p_VCC35_TP_OUT_35_+VCC35_GND35" "X_p_VCC41_TP_OUT_41_+VCC41_GND41" "X_p_VCC42_TP_OUT_42_+VCC42_GND42" "X_p_VCC43_TP_OUT_43_+VCC43_GND43" "X_p_VCC44_TP_OUT_44_+VCC44_GND44" "X_p_VCC45_TP_OUT_45_+VCC45_GND45" "X_p_VCC51_TP_OUT_51_+VCC51_GND51" "X_p_VCC52_TP_OUT_52_+VCC52_GND52" "X_p_VCC53_TP_OUT_53_+VCC53_GND53" "X_p_VCC54_TP_OUT_54_+VCC54_GND54" "X_p_VCC55_TP_OUT_55_+VCC55_GND55" "C11_1_+VCC11_C11_2_GND11" "C1201_1_+VCC12_C1201_2_GND12" "C1202_1_+VCC12_C1202_2_GND12" "C1203_1_+VCC12_C1203_2_GND12" "C1204_1_+VCC12_C1204_2_GND12" "C1205_1_+VCC12_C1205_2_GND12" "C1206_1_+VCC12_C1206_2_GND12" "C1207_1_+VCC12_C1207_2_GND12" "C1208_1_+VCC12_C1208_2_GND12" "C1209_1_+VCC12_C1209_2_GND12" "C1210_1_+VCC12_C1210_2_GND12" "C1301_1_+VCC13_C1301_2_GND13" "C1302_1_+VCC13_C1302_2_GND13" "C1303_1_+VCC13_C1303_2_GND13" "C1304_1_+VCC13_C1304_2_GND13" "C1305_1_+VCC13_C1305_2_GND13" "C1306_1_+VCC13_C1306_2_GND13" "C1307_1_+VCC13_C1307_2_GND13" "C1308_1_+VCC13_C1308_2_GND13" "C1309_1_+VCC13_C1309_2_GND13" "C1310_1_+VCC13_C1310_2_GND13" "C14_1_+VCC14_C14_2_GND14" "C15_1_+VCC15_C15_2_GND15" "C21_1_+VCC21_C21_2_GND21" "C2301_1_+VCC23_C2301_2_GND23" "C2302_1_+VCC23_C2302_2_GND23" "C2303_1_+VCC23_C2303_2_GND23" "C2304_1_+VCC23_C2304_2_GND23" "C2305_1_+VCC23_C2305_2_GND23" "C2306_1_+VCC23_C2306_2_GND23" "C2307_1_+VCC23_C2307_2_GND23" "C2308_1_+VCC23_C2308_2_GND23" "C2309_1_+VCC23_C2309_2_GND23" "C2310_1_+VCC23_C2310_2_GND23" "C24_1_+VCC24_C24_2_GND24" "C25_1_+VCC25_C25_2_GND25" "C31_1_+VCC31_C31_2_GND31" "C32_1_+VCC32_C32_2_GND32" "C3301_1_+VCC33_C3301_2_GND33" "C3302_1_+VCC33_C3302_2_GND33" "C3303_1_+VCC33_C3303_2_GND33" "C3304_1_+VCC33_C3304_2_GND33" "C3305_1_+VCC33_C3305_2_GND33" "C3306_1_+VCC33_C3306_2_GND33" "C3307_1_+VCC33_C3307_2_GND33" "C3308_1_+VCC33_C3308_2_GND33" "C3309_1_+VCC33_C3309_2_GND33" "C3310_1_+VCC33_C3310_2_GND33" "C34_1_+VCC34_C34_2_GND34" "C3501_1_+VCC35_C3501_2_GND35" "C3502_1_+VCC35_C3502_2_GND35" "C3503_1_+VCC35_C3503_2_GND35" "C3504_1_+VCC35_C3504_2_GND35" "C3505_1_+VCC35_C3505_2_GND35" "C3506_1_+VCC35_C3506_2_GND35" "C3507_1_+VCC35_C3507_2_GND35" "C3508_1_+VCC35_C3508_2_GND35" "C3509_1_+VCC35_C3509_2_GND35" "C3510_1_+VCC35_C3510_2_GND35" "C41_1_+VCC41_C41_2_GND41" "C42_1_+VCC42_C42_2_GND42" "C4301_1_+VCC43_C4301_2_GND43" "C4302_1_+VCC43_C4302_2_GND43" "C4303_1_+VCC43_C4303_2_GND43" "C4304_1_+VCC43_C4304_2_GND43" "C4305_1_+VCC43_C4305_2_GND43" "C4306_1_+VCC43_C4306_2_GND43" "C4307_1_+VCC43_C4307_2_GND43" "C4308_1_+VCC43_C4308_2_GND43" "C4309_1_+VCC43_C4309_2_GND43" "C4310_1_+VCC43_C4310_2_GND43" "C44_1_+VCC44_C44_2_GND44" "C4501_1_+VCC45_C4501_2_GND45" "C4502_1_+VCC45_C4502_2_GND45" "C4503_1_+VCC45_C4503_2_GND45" "C4504_1_+VCC45_C4504_2_GND45" "C4505_1_+VCC45_C4505_2_GND45" "C4506_1_+VCC45_C4506_2_GND45" "C4507_1_+VCC45_C4507_2_GND45" "C4508_1_+VCC45_C4508_2_GND45" "C4509_1_+VCC45_C4509_2_GND45" "C4510_1_+VCC45_C4510_2_GND45" "C46_1_+VCC44_C46_2_GND44" "C51_1_+VCC51_C51_2_GND51" "C5201_1_+VCC52_C5201_2_GND52" "C5202_1_+VCC52_C5202_2_GND52" "C5203_1_+VCC52_C5203_2_GND52" "C5204_1_+VCC52_C5204_2_GND52" "C5205_1_+VCC52_C5205_2_GND52" "C5206_1_+VCC52_C5206_2_GND52" "C5207_1_+VCC52_C5207_2_GND52" "C5208_1_+VCC52_C5208_2_GND52" "C5209_1_+VCC52_C5209_2_GND52" "C5210_1_+VCC52_C5210_2_GND52" "C5301_1_+VCC53_C5301_2_GND53" "C5302_1_+VCC53_C5302_2_GND53" "C5303_1_+VCC53_C5303_2_GND53" "C5304_1_+VCC53_C5304_2_GND53" "C5305_1_+VCC53_C5305_2_GND53" "C5306_1_+VCC53_C5306_2_GND53" "C5307_1_+VCC53_C5307_2_GND53" "C5308_1_+VCC53_C5308_2_GND53" "C5309_1_+VCC53_C5309_2_GND53" "C5310_1_+VCC53_C5310_2_GND53" "C54_1_+VCC54_C54_2_GND54" "C55_1_+VCC55_C55_2_GND55" "C2201_1_+VCC22_C2201_2_GND22" "C2202_1_+VCC22_C2202_2_GND22" "C2203_1_+VCC22_C2203_2_GND22" "C2204_1_+VCC22_C2204_2_GND22" "C2205_1_+VCC22_C2205_2_GND22" "C2206_1_+VCC22_C2206_2_GND22" "C2207_1_+VCC22_C2207_2_GND22" "C2208_1_+VCC22_C2208_2_GND22" "C2209_1_+VCC22_C2209_2_GND22" "C2210_1_+VCC22_C2210_2_GND22" Ref NumPorts=166 File="E:\Github\youtube-capacitor-vias\Capacitor_VIAs_wrk\data\PCB02_sipi_AC_Analysis.sio" Type="smatrixio" InterpMode="linear" InterpDom="" ExtrapMode="constant" Temp=27.0 CheckPassivity=0 
Short:Short  0 Ref Mode=0 SaveCurrent=no 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=yes GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=10.0 kHz Stop=1.0 GHz Dec=50 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2

;#@# autodisplay="PI_AC_PDN_Impedance"
#ifndef inc_PCB021__lib_3aPCB02__PI_2dAC__AC__Analysis_3aschematic__E_3a_5cGithub_5cyoutube_2dcapacitor_2dvias_5cCapacitor__VIAs__wrk_2f_5cdata_2fAC__Analysis__outplan_2edef
#define inc_PCB021__lib_3aPCB02__PI_2dAC__AC__Analysis_3aschematic__E_3a_5cGithub_5cyoutube_2dcapacitor_2dvias_5cCapacitor__VIAs__wrk_2f_5cdata_2fAC__Analysis__outplan_2edef 1
#include "E:\Github\youtube-capacitor-vias\Capacitor_VIAs_wrk\data\AC_Analysis_outplan.def"
#endif
