{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@387:409@HdlStmIf", "        offload_sync_id_pending <= 1'b0;\n      end\n    end\n  end\n\n  generate if (ASYNC_SPI_CLK) begin\n\n    wire spi_reset;\n    ad_rst i_spi_resetn (\n      .rst_async(up_sw_reset),\n      .clk(spi_clk),\n      .rst(spi_reset),\n      .rstn()\n    );\n    assign spi_resetn = ~spi_reset;\n  end else begin\n    assign spi_resetn = ~up_sw_reset;\n  end\n  endgenerate\n\n  assign cmd_fifo_in_valid = up_wreq_s == 1'b1 && up_waddr_s == 8'h38;\n  assign cmd_fifo_in_data = up_wdata_s[15:0];\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[399, "      .rstn()\n"], [400, "    );\n"]], "Add": [[400, "      .rstn());\n"]]}}