#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x274dfa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x271c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2723a90 .functor NOT 1, L_0x2779d10, C4<0>, C4<0>, C4<0>;
L_0x2779af0 .functor XOR 2, L_0x2779990, L_0x2779a50, C4<00>, C4<00>;
L_0x2779c00 .functor XOR 2, L_0x2779af0, L_0x2779b60, C4<00>, C4<00>;
v0x27763f0_0 .net *"_ivl_10", 1 0, L_0x2779b60;  1 drivers
v0x27764f0_0 .net *"_ivl_12", 1 0, L_0x2779c00;  1 drivers
v0x27765d0_0 .net *"_ivl_2", 1 0, L_0x27798d0;  1 drivers
v0x2776690_0 .net *"_ivl_4", 1 0, L_0x2779990;  1 drivers
v0x2776770_0 .net *"_ivl_6", 1 0, L_0x2779a50;  1 drivers
v0x27768a0_0 .net *"_ivl_8", 1 0, L_0x2779af0;  1 drivers
v0x2776980_0 .net "a", 0 0, v0x2774330_0;  1 drivers
v0x2776a20_0 .net "b", 0 0, v0x27743d0_0;  1 drivers
v0x2776ac0_0 .net "c", 0 0, v0x2774470_0;  1 drivers
v0x2776b60_0 .var "clk", 0 0;
v0x2776c00_0 .net "d", 0 0, v0x27745b0_0;  1 drivers
v0x2776ca0_0 .net "out_pos_dut", 0 0, L_0x2779740;  1 drivers
v0x2776d40_0 .net "out_pos_ref", 0 0, L_0x2778380;  1 drivers
v0x2776de0_0 .net "out_sop_dut", 0 0, L_0x2778bf0;  1 drivers
v0x2776e80_0 .net "out_sop_ref", 0 0, L_0x274f4b0;  1 drivers
v0x2776f20_0 .var/2u "stats1", 223 0;
v0x2776fc0_0 .var/2u "strobe", 0 0;
v0x2777170_0 .net "tb_match", 0 0, L_0x2779d10;  1 drivers
v0x2777240_0 .net "tb_mismatch", 0 0, L_0x2723a90;  1 drivers
v0x27772e0_0 .net "wavedrom_enable", 0 0, v0x2774880_0;  1 drivers
v0x27773b0_0 .net "wavedrom_title", 511 0, v0x2774920_0;  1 drivers
L_0x27798d0 .concat [ 1 1 0 0], L_0x2778380, L_0x274f4b0;
L_0x2779990 .concat [ 1 1 0 0], L_0x2778380, L_0x274f4b0;
L_0x2779a50 .concat [ 1 1 0 0], L_0x2779740, L_0x2778bf0;
L_0x2779b60 .concat [ 1 1 0 0], L_0x2778380, L_0x274f4b0;
L_0x2779d10 .cmp/eeq 2, L_0x27798d0, L_0x2779c00;
S_0x27207c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x271c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2723e70 .functor AND 1, v0x2774470_0, v0x27745b0_0, C4<1>, C4<1>;
L_0x2724250 .functor NOT 1, v0x2774330_0, C4<0>, C4<0>, C4<0>;
L_0x2724630 .functor NOT 1, v0x27743d0_0, C4<0>, C4<0>, C4<0>;
L_0x27248b0 .functor AND 1, L_0x2724250, L_0x2724630, C4<1>, C4<1>;
L_0x273ba90 .functor AND 1, L_0x27248b0, v0x2774470_0, C4<1>, C4<1>;
L_0x274f4b0 .functor OR 1, L_0x2723e70, L_0x273ba90, C4<0>, C4<0>;
L_0x2777800 .functor NOT 1, v0x27743d0_0, C4<0>, C4<0>, C4<0>;
L_0x2777870 .functor OR 1, L_0x2777800, v0x27745b0_0, C4<0>, C4<0>;
L_0x2777980 .functor AND 1, v0x2774470_0, L_0x2777870, C4<1>, C4<1>;
L_0x2777a40 .functor NOT 1, v0x2774330_0, C4<0>, C4<0>, C4<0>;
L_0x2777b10 .functor OR 1, L_0x2777a40, v0x27743d0_0, C4<0>, C4<0>;
L_0x2777b80 .functor AND 1, L_0x2777980, L_0x2777b10, C4<1>, C4<1>;
L_0x2777d00 .functor NOT 1, v0x27743d0_0, C4<0>, C4<0>, C4<0>;
L_0x2777d70 .functor OR 1, L_0x2777d00, v0x27745b0_0, C4<0>, C4<0>;
L_0x2777c90 .functor AND 1, v0x2774470_0, L_0x2777d70, C4<1>, C4<1>;
L_0x2777f00 .functor NOT 1, v0x2774330_0, C4<0>, C4<0>, C4<0>;
L_0x2778000 .functor OR 1, L_0x2777f00, v0x27745b0_0, C4<0>, C4<0>;
L_0x27780c0 .functor AND 1, L_0x2777c90, L_0x2778000, C4<1>, C4<1>;
L_0x2778270 .functor XNOR 1, L_0x2777b80, L_0x27780c0, C4<0>, C4<0>;
v0x27233c0_0 .net *"_ivl_0", 0 0, L_0x2723e70;  1 drivers
v0x27237c0_0 .net *"_ivl_12", 0 0, L_0x2777800;  1 drivers
v0x2723ba0_0 .net *"_ivl_14", 0 0, L_0x2777870;  1 drivers
v0x2723f80_0 .net *"_ivl_16", 0 0, L_0x2777980;  1 drivers
v0x2724360_0 .net *"_ivl_18", 0 0, L_0x2777a40;  1 drivers
v0x2724740_0 .net *"_ivl_2", 0 0, L_0x2724250;  1 drivers
v0x27249c0_0 .net *"_ivl_20", 0 0, L_0x2777b10;  1 drivers
v0x27728a0_0 .net *"_ivl_24", 0 0, L_0x2777d00;  1 drivers
v0x2772980_0 .net *"_ivl_26", 0 0, L_0x2777d70;  1 drivers
v0x2772a60_0 .net *"_ivl_28", 0 0, L_0x2777c90;  1 drivers
v0x2772b40_0 .net *"_ivl_30", 0 0, L_0x2777f00;  1 drivers
v0x2772c20_0 .net *"_ivl_32", 0 0, L_0x2778000;  1 drivers
v0x2772d00_0 .net *"_ivl_36", 0 0, L_0x2778270;  1 drivers
L_0x7f57b2ce9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2772dc0_0 .net *"_ivl_38", 0 0, L_0x7f57b2ce9018;  1 drivers
v0x2772ea0_0 .net *"_ivl_4", 0 0, L_0x2724630;  1 drivers
v0x2772f80_0 .net *"_ivl_6", 0 0, L_0x27248b0;  1 drivers
v0x2773060_0 .net *"_ivl_8", 0 0, L_0x273ba90;  1 drivers
v0x2773140_0 .net "a", 0 0, v0x2774330_0;  alias, 1 drivers
v0x2773200_0 .net "b", 0 0, v0x27743d0_0;  alias, 1 drivers
v0x27732c0_0 .net "c", 0 0, v0x2774470_0;  alias, 1 drivers
v0x2773380_0 .net "d", 0 0, v0x27745b0_0;  alias, 1 drivers
v0x2773440_0 .net "out_pos", 0 0, L_0x2778380;  alias, 1 drivers
v0x2773500_0 .net "out_sop", 0 0, L_0x274f4b0;  alias, 1 drivers
v0x27735c0_0 .net "pos0", 0 0, L_0x2777b80;  1 drivers
v0x2773680_0 .net "pos1", 0 0, L_0x27780c0;  1 drivers
L_0x2778380 .functor MUXZ 1, L_0x7f57b2ce9018, L_0x2777b80, L_0x2778270, C4<>;
S_0x2773800 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x271c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2774330_0 .var "a", 0 0;
v0x27743d0_0 .var "b", 0 0;
v0x2774470_0 .var "c", 0 0;
v0x2774510_0 .net "clk", 0 0, v0x2776b60_0;  1 drivers
v0x27745b0_0 .var "d", 0 0;
v0x27746a0_0 .var/2u "fail", 0 0;
v0x2774740_0 .var/2u "fail1", 0 0;
v0x27747e0_0 .net "tb_match", 0 0, L_0x2779d10;  alias, 1 drivers
v0x2774880_0 .var "wavedrom_enable", 0 0;
v0x2774920_0 .var "wavedrom_title", 511 0;
E_0x272f3d0/0 .event negedge, v0x2774510_0;
E_0x272f3d0/1 .event posedge, v0x2774510_0;
E_0x272f3d0 .event/or E_0x272f3d0/0, E_0x272f3d0/1;
S_0x2773b30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2773800;
 .timescale -12 -12;
v0x2773d70_0 .var/2s "i", 31 0;
E_0x272f270 .event posedge, v0x2774510_0;
S_0x2773e70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2773800;
 .timescale -12 -12;
v0x2774070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2774150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2773800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2774b00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x271c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2778530 .functor AND 1, v0x2774470_0, v0x27745b0_0, C4<1>, C4<1>;
L_0x27787e0 .functor NOT 1, v0x2774330_0, C4<0>, C4<0>, C4<0>;
L_0x2778870 .functor NOT 1, v0x27743d0_0, C4<0>, C4<0>, C4<0>;
L_0x27789f0 .functor AND 1, L_0x27787e0, L_0x2778870, C4<1>, C4<1>;
L_0x2778b30 .functor AND 1, L_0x27789f0, v0x2774470_0, C4<1>, C4<1>;
L_0x2778bf0 .functor OR 1, L_0x2778530, L_0x2778b30, C4<0>, C4<0>;
L_0x2778d90 .functor NOT 1, v0x27743d0_0, C4<0>, C4<0>, C4<0>;
L_0x2778e00 .functor OR 1, L_0x2778d90, v0x27745b0_0, C4<0>, C4<0>;
L_0x2778f10 .functor AND 1, v0x2774470_0, L_0x2778e00, C4<1>, C4<1>;
L_0x2778fd0 .functor NOT 1, v0x2774330_0, C4<0>, C4<0>, C4<0>;
L_0x27791b0 .functor OR 1, L_0x2778fd0, v0x27743d0_0, C4<0>, C4<0>;
L_0x2779220 .functor AND 1, L_0x2778f10, L_0x27791b0, C4<1>, C4<1>;
L_0x27793a0 .functor NOT 1, v0x2774330_0, C4<0>, C4<0>, C4<0>;
L_0x2779410 .functor OR 1, L_0x27793a0, v0x27745b0_0, C4<0>, C4<0>;
L_0x2779330 .functor AND 1, v0x2774470_0, L_0x2779410, C4<1>, C4<1>;
L_0x27795a0 .functor XNOR 1, L_0x2779220, L_0x2779330, C4<0>, C4<0>;
v0x2774cc0_0 .net *"_ivl_12", 0 0, L_0x2778d90;  1 drivers
v0x2774da0_0 .net *"_ivl_14", 0 0, L_0x2778e00;  1 drivers
v0x2774e80_0 .net *"_ivl_16", 0 0, L_0x2778f10;  1 drivers
v0x2774f70_0 .net *"_ivl_18", 0 0, L_0x2778fd0;  1 drivers
v0x2775050_0 .net *"_ivl_2", 0 0, L_0x27787e0;  1 drivers
v0x2775180_0 .net *"_ivl_20", 0 0, L_0x27791b0;  1 drivers
v0x2775260_0 .net *"_ivl_24", 0 0, L_0x27793a0;  1 drivers
v0x2775340_0 .net *"_ivl_26", 0 0, L_0x2779410;  1 drivers
v0x2775420_0 .net *"_ivl_30", 0 0, L_0x27795a0;  1 drivers
L_0x7f57b2ce9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2775570_0 .net *"_ivl_32", 0 0, L_0x7f57b2ce9060;  1 drivers
v0x2775650_0 .net *"_ivl_4", 0 0, L_0x2778870;  1 drivers
v0x2775730_0 .net *"_ivl_6", 0 0, L_0x27789f0;  1 drivers
v0x2775810_0 .net "a", 0 0, v0x2774330_0;  alias, 1 drivers
v0x27758b0_0 .net "b", 0 0, v0x27743d0_0;  alias, 1 drivers
v0x27759a0_0 .net "c", 0 0, v0x2774470_0;  alias, 1 drivers
v0x2775a90_0 .net "d", 0 0, v0x27745b0_0;  alias, 1 drivers
v0x2775b80_0 .net "out_pos", 0 0, L_0x2779740;  alias, 1 drivers
v0x2775d50_0 .net "out_sop", 0 0, L_0x2778bf0;  alias, 1 drivers
v0x2775e10_0 .net "pos0", 0 0, L_0x2779220;  1 drivers
v0x2775ed0_0 .net "pos1", 0 0, L_0x2779330;  1 drivers
v0x2775f90_0 .net "sop_and", 0 0, L_0x2778530;  1 drivers
v0x2776050_0 .net "sop_or", 0 0, L_0x2778b30;  1 drivers
L_0x2779740 .functor MUXZ 1, L_0x7f57b2ce9060, L_0x2779220, L_0x27795a0, C4<>;
S_0x27761d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x271c320;
 .timescale -12 -12;
E_0x27189f0 .event anyedge, v0x2776fc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2776fc0_0;
    %nor/r;
    %assign/vec4 v0x2776fc0_0, 0;
    %wait E_0x27189f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2773800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27746a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2774740_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2773800;
T_4 ;
    %wait E_0x272f3d0;
    %load/vec4 v0x27747e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27746a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2773800;
T_5 ;
    %wait E_0x272f270;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %wait E_0x272f270;
    %load/vec4 v0x27746a0_0;
    %store/vec4 v0x2774740_0, 0, 1;
    %fork t_1, S_0x2773b30;
    %jmp t_0;
    .scope S_0x2773b30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2773d70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2773d70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x272f270;
    %load/vec4 v0x2773d70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2773d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2773d70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2773800;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x272f3d0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27745b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2774470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27743d0_0, 0;
    %assign/vec4 v0x2774330_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27746a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2774740_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x271c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2776b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2776fc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x271c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2776b60_0;
    %inv;
    %store/vec4 v0x2776b60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x271c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2774510_0, v0x2777240_0, v0x2776980_0, v0x2776a20_0, v0x2776ac0_0, v0x2776c00_0, v0x2776e80_0, v0x2776de0_0, v0x2776d40_0, v0x2776ca0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x271c320;
T_9 ;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x271c320;
T_10 ;
    %wait E_0x272f3d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2776f20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
    %load/vec4 v0x2777170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2776f20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2776e80_0;
    %load/vec4 v0x2776e80_0;
    %load/vec4 v0x2776de0_0;
    %xor;
    %load/vec4 v0x2776e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2776d40_0;
    %load/vec4 v0x2776d40_0;
    %load/vec4 v0x2776ca0_0;
    %xor;
    %load/vec4 v0x2776d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2776f20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2776f20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
