/*
 *  Copyright (C) 2017-2020 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_clocks tisci_clocks
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 191127_101314
 *
 */
#ifndef SOC_AM64X_CLOCKS_H
#define SOC_AM64X_CLOCKS_H

#define TISCI_DEV_ADC0_SYS_CLK 0
#define TISCI_DEV_ADC0_ADC_CLK 1
#define TISCI_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 3
#define TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK6 4
#define TISCI_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 5
#define TISCI_DEV_ADC0_VBUS_CLK 6

#define TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK 0

#define TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK 0

#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK 0

#define TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK 0

#define TISCI_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK 0

#define TISCI_DEV_MCU_BLAZAR0_CBASS_0_CLK 0
#define TISCI_DEV_MCU_BLAZAR0_CBASS_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_BLAZAR0_CBASS_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 2

#define TISCI_DEV_MCU_BLAZAR0_CORTEX_M4_0_DAP_CLK 0
#define TISCI_DEV_MCU_BLAZAR0_CORTEX_M4_0_VBUS_CLK 1
#define TISCI_DEV_MCU_BLAZAR0_CORTEX_M4_0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 2
#define TISCI_DEV_MCU_BLAZAR0_CORTEX_M4_0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 3

#define TISCI_DEV_MCU_BLAZAR0_DRAM_0_CLK 0
#define TISCI_DEV_MCU_BLAZAR0_DRAM_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_BLAZAR0_DRAM_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 2

#define TISCI_DEV_MCU_BLAZAR0_IRAM_0_CLK 0
#define TISCI_DEV_MCU_BLAZAR0_IRAM_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_BLAZAR0_IRAM_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 2

#define TISCI_DEV_MCU_BLAZAR0_RAT_0_CLK 0
#define TISCI_DEV_MCU_BLAZAR0_RAT_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_BLAZAR0_RAT_0_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 2

#define TISCI_DEV_CPSW0_GMII2_MR_CLK 0
#define TISCI_DEV_CPSW0_RGMII1_RXC_I 1
#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK 2
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK 3
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 4
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 5
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 7
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 10
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 11
#define TISCI_DEV_CPSW0_GMII_RFT_CLK 12
#define TISCI_DEV_CPSW0_RMII_MHZ_50_CLK 13
#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK 14
#define TISCI_DEV_CPSW0_CPPI_CLK_CLK 15
#define TISCI_DEV_CPSW0_RGMII2_RXC_I 16
#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK 17
#define TISCI_DEV_CPSW0_GMII2_MT_CLK 18
#define TISCI_DEV_CPSW0_GMII1_MR_CLK 19
#define TISCI_DEV_CPSW0_RGMII2_TXC_I 20
#define TISCI_DEV_CPSW0_GMII1_MT_CLK 21
#define TISCI_DEV_CPSW0_RGMII1_TXC_I 22
#define TISCI_DEV_CPSW0_CPTS_GENF1 23
#define TISCI_DEV_CPSW0_CPTS_GENF0 24
#define TISCI_DEV_CPSW0_RGMII2_TXC_O 25
#define TISCI_DEV_CPSW0_RGMII1_TXC_O 26

#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK 0

#define TISCI_DEV_STM0_VBUSP_CLK 0
#define TISCI_DEV_STM0_CORE_CLK 1
#define TISCI_DEV_STM0_ATB_CLK 2

#define TISCI_DEV_DCC0_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC0_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC0_VBUS_CLK 5
#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC0_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK 11

#define TISCI_DEV_DCC1_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC1_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC1_VBUS_CLK 5
#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC1_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK 10

#define TISCI_DEV_DCC2_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC2_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC2_VBUS_CLK 5
#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC2_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK 11

#define TISCI_DEV_DCC3_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC3_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC3_VBUS_CLK 5
#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK 6
#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK 7
#define TISCI_DEV_DCC3_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK 9
#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK 10

#define TISCI_DEV_DCC4_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC4_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK 2
#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK 3
#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 4
#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 5
#define TISCI_DEV_DCC4_VBUS_CLK 6
#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK 7
#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK 8
#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK 9
#define TISCI_DEV_DCC4_DCC_INPUT00_CLK 10
#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK 11
#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK 12

#define TISCI_DEV_DCC5_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC5_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC5_VBUS_CLK 5
#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC5_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC5_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC5_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK 11

#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK 0
#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK 1
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_MCU_DCC0_VBUS_CLK 5
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK 9
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK 10

#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK 0
#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK 1
#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK 2

#define TISCI_DEV_DMASS0_BCDMA_0_CLK 0

#define TISCI_DEV_DMASS0_CBASS_0_CLK 0

#define TISCI_DEV_DMASS0_INTAGGR_0_CLK 0

#define TISCI_DEV_DMASS0_IPCSS_0_CLK 0

#define TISCI_DEV_DMASS0_PKTDMA_0_CLK 0

#define TISCI_DEV_DMASS0_PSILCFG_0_CLK 0

#define TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN1_CLK 0
#define TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN0_CLK 1
#define TISCI_DEV_DMASS0_PSILSS_0_VD2CLK 2

#define TISCI_DEV_DMASS0_RINGACC_0_CLK 0

#define TISCI_DEV_DMASS0_TISCI_SEC_PROXY_0_CLK 0

#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER0_TIMER_PWM 18

#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER1_TIMER_PWM 18

#define TISCI_DEV_TIMER10_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER10_TIMER_PWM 18

#define TISCI_DEV_TIMER11_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER11_TIMER_PWM 18

#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER2_TIMER_PWM 18

#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER3_TIMER_PWM 18

#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER4_TIMER_PWM 18

#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER5_TIMER_PWM 18

#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER6_TIMER_PWM 18

#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER7_TIMER_PWM 18

#define TISCI_DEV_TIMER8_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER8_TIMER_PWM 18

#define TISCI_DEV_TIMER9_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17
#define TISCI_DEV_TIMER9_TIMER_PWM 18

#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 7
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER0_TIMER_PWM 9

#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 7
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER1_TIMER_PWM 9

#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 7
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER2_TIMER_PWM 9

#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 7
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER3_TIMER_PWM 9

#define TISCI_DEV_ECAP0_VBUS_CLK 0

#define TISCI_DEV_ECAP1_VBUS_CLK 0

#define TISCI_DEV_ECAP2_VBUS_CLK 0

#define TISCI_DEV_ELM0_VBUSP_CLK 0

#define TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK 0
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK 1
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 2
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 3

#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I 0
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT 1
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 2
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK 3
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 4
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK 6
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O 7

#define TISCI_DEV_EQEP_T2_0_VBUS_CLK 0

#define TISCI_DEV_EQEP_T2_1_VBUS_CLK 0

#define TISCI_DEV_EQEP_T2_2_VBUS_CLK 0

#define TISCI_DEV_ESM0_CLK 0

#define TISCI_DEV_MCU_ESM0_CLK 0

#define TISCI_DEV_FSIRX0_FSI_RX_CK 0
#define TISCI_DEV_FSIRX0_FSI_RX_LPBK_CK 1
#define TISCI_DEV_FSIRX0_FSI_RX_VBUS_CLK 2

#define TISCI_DEV_FSIRX1_FSI_RX_CK 0
#define TISCI_DEV_FSIRX1_FSI_RX_LPBK_CK 1
#define TISCI_DEV_FSIRX1_FSI_RX_VBUS_CLK 2

#define TISCI_DEV_FSIRX2_FSI_RX_CK 0
#define TISCI_DEV_FSIRX2_FSI_RX_LPBK_CK 1
#define TISCI_DEV_FSIRX2_FSI_RX_VBUS_CLK 2

#define TISCI_DEV_FSIRX3_FSI_RX_CK 0
#define TISCI_DEV_FSIRX3_FSI_RX_LPBK_CK 1
#define TISCI_DEV_FSIRX3_FSI_RX_VBUS_CLK 2

#define TISCI_DEV_FSIRX4_FSI_RX_CK 0
#define TISCI_DEV_FSIRX4_FSI_RX_LPBK_CK 1
#define TISCI_DEV_FSIRX4_FSI_RX_VBUS_CLK 2

#define TISCI_DEV_FSIRX5_FSI_RX_CK 0
#define TISCI_DEV_FSIRX5_FSI_RX_LPBK_CK 1
#define TISCI_DEV_FSIRX5_FSI_RX_VBUS_CLK 2

#define TISCI_DEV_FSITX0_FSI_TX_VBUS_CLK 0
#define TISCI_DEV_FSITX0_FSI_TX_PLL_CLK 1
#define TISCI_DEV_FSITX0_FSI_TX_CK 2

#define TISCI_DEV_FSITX1_FSI_TX_VBUS_CLK 0
#define TISCI_DEV_FSITX1_FSI_TX_PLL_CLK 1
#define TISCI_DEV_FSITX1_FSI_TX_CK 2

#define TISCI_DEV_FSS0_FSAS_0_GCLK 0

#define TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK 0
#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK 1
#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 2
#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 3
#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK 4
#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT 5
#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT 6
#define TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK 7
#define TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK 8
#define TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK 9

#define TISCI_DEV_GICSS0_VCLK_CLK 0

#define TISCI_DEV_GPIO0_MMR_CLK 0

#define TISCI_DEV_GPIO1_MMR_CLK 0

#define TISCI_DEV_MCU_GPIO0_MMR_CLK 0

#define TISCI_DEV_GPMC0_VBUSM_CLK 0
#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK 1
#define TISCI_DEV_GPMC0_FUNC_CLK 2
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 3
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 4
#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK 5

#define TISCI_DEV_GTC0_VBUSP_CLK 0
#define TISCI_DEV_GTC0_GTC_CLK 1
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 2
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 3
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 8
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 9

#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I 0
#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I 1
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK 2
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 3
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 9
#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 10
#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK 11
#define TISCI_DEV_PRU_ICSSG0_UCLK_CLK 12
#define TISCI_DEV_PRU_ICSSG0_VCLK_CLK 13
#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I 14
#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I 15
#define TISCI_DEV_PRU_ICSSG0_CORE_CLK 16
#define TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 17
#define TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 18
#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK 19
#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK 20
#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O 21
#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O 22
#define TISCI_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O 23

#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I 0
#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I 1
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK 2
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 3
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 9
#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 10
#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK 11
#define TISCI_DEV_PRU_ICSSG1_UCLK_CLK 12
#define TISCI_DEV_PRU_ICSSG1_VCLK_CLK 13
#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I 14
#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I 15
#define TISCI_DEV_PRU_ICSSG1_CORE_CLK 16
#define TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 17
#define TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 18
#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK 19
#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK 20
#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O 21
#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O 22
#define TISCI_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O 23

#define TISCI_DEV_LED0_VBUSP_CLK 0

#define TISCI_DEV_CPTS0_VBUSP_CLK 0
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK 1
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 2
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 3
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 8
#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 9
#define TISCI_DEV_CPTS0_CPTS_GENF4 10
#define TISCI_DEV_CPTS0_CPTS_GENF1 11
#define TISCI_DEV_CPTS0_CPTS_GENF3 12
#define TISCI_DEV_CPTS0_CPTS_GENF2 13

#define TISCI_DEV_DDPA0_DDPA_CLK 0

#define TISCI_DEV_K3_EPWM0_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM1_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM2_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM3_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM4_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM5_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM6_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM7_VBUSP_CLK 0

#define TISCI_DEV_K3_EPWM8_VBUSP_CLK 0

#define TISCI_DEV_VTM0_VBUSP_CLK 0
#define TISCI_DEV_VTM0_FIX_REF_CLK 1

#define TISCI_DEV_MAILBOX0_VCLK_CLK 0

#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 4
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5

#define TISCI_DEV_MCAN1_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 4
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5

#define TISCI_DEV_MCU_MCRC64_0_CLK 0

#define TISCI_DEV_I2C0_PISCL 0
#define TISCI_DEV_I2C0_PISYS_CLK 1
#define TISCI_DEV_I2C0_CLK 2
#define TISCI_DEV_I2C0_PORSCL 3

#define TISCI_DEV_I2C1_PISCL 0
#define TISCI_DEV_I2C1_PISYS_CLK 1
#define TISCI_DEV_I2C1_CLK 2
#define TISCI_DEV_I2C1_PORSCL 3

#define TISCI_DEV_I2C2_PISCL 0
#define TISCI_DEV_I2C2_PISYS_CLK 1
#define TISCI_DEV_I2C2_CLK 2
#define TISCI_DEV_I2C2_PORSCL 3

#define TISCI_DEV_I2C3_PISCL 0
#define TISCI_DEV_I2C3_PISYS_CLK 1
#define TISCI_DEV_I2C3_CLK 2
#define TISCI_DEV_I2C3_PORSCL 3

#define TISCI_DEV_MCU_I2C0_PISCL 0
#define TISCI_DEV_MCU_I2C0_PISYS_CLK 1
#define TISCI_DEV_MCU_I2C0_CLK 2
#define TISCI_DEV_MCU_I2C0_PORSCL 3

#define TISCI_DEV_MCU_I2C1_PISCL 0
#define TISCI_DEV_MCU_I2C1_PISYS_CLK 1
#define TISCI_DEV_MCU_I2C1_CLK 2
#define TISCI_DEV_MCU_I2C1_PORSCL 3

#define TISCI_DEV_MSRAM_128K0_VCLK_CLK 0
#define TISCI_DEV_MSRAM_128K0_CCLK_CLK 1

#define TISCI_DEV_MSRAM_128K1_VCLK_CLK 0
#define TISCI_DEV_MSRAM_128K1_CCLK_CLK 1

#define TISCI_DEV_MSRAM_128K2_VCLK_CLK 0
#define TISCI_DEV_MSRAM_128K2_CCLK_CLK 1

#define TISCI_DEV_MSRAM_128K3_VCLK_CLK 0
#define TISCI_DEV_MSRAM_128K3_CCLK_CLK 1

#define TISCI_DEV_MSRAM_128K4_VCLK_CLK 0
#define TISCI_DEV_MSRAM_128K4_CCLK_CLK 1

#define TISCI_DEV_MSRAM_128K5_VCLK_CLK 0
#define TISCI_DEV_MSRAM_128K5_CCLK_CLK 1

#define TISCI_DEV_PCIE0_PCIE_CBA_CLK 0
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK 1
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 2
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 3
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 8
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 9
#define TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK 10
#define TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK 11
#define TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK 12
#define TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK 13
#define TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK 14
#define TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK 15

#define TISCI_DEV_POSTDIV1_16FFT1_FREF_CLK 0
#define TISCI_DEV_POSTDIV1_16FFT1_POSTDIV_CLKIN_CLK 1
#define TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT5_CLK 2
#define TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT6_CLK 3

#define TISCI_DEV_POSTDIV4_16FF0_FREF_CLK 0
#define TISCI_DEV_POSTDIV4_16FF0_POSTDIV_CLKIN_CLK 1
#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT5_CLK 2
#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT8_CLK 3
#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT9_CLK 4
#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT6_CLK 5
#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT7_CLK 6

#define TISCI_DEV_POSTDIV4_16FF2_FREF_CLK 0
#define TISCI_DEV_POSTDIV4_16FF2_POSTDIV_CLKIN_CLK 1
#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT5_CLK 2
#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT9_CLK 3
#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT6_CLK 4
#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT7_CLK 5

#define TISCI_DEV_PSRAMECC0_CLK_CLK 0

#define TISCI_DEV_PULSAR_LITE0_R5_0_CPU_CLK 0
#define TISCI_DEV_PULSAR_LITE0_R5_0_INTERFACE_CLK 1

#define TISCI_DEV_PULSAR_LITE0_R5_1_CPU_CLK 0
#define TISCI_DEV_PULSAR_LITE0_R5_1_INTERFACE_CLK 1

#define TISCI_DEV_PULSAR_LITE1_R5_0_CPU_CLK 0
#define TISCI_DEV_PULSAR_LITE1_R5_0_INTERFACE_CLK 1

#define TISCI_DEV_PULSAR_LITE1_R5_1_CPU_CLK 0
#define TISCI_DEV_PULSAR_LITE1_R5_1_INTERFACE_CLK 1

#define TISCI_DEV_RTI0_VBUSP_CLK 0
#define TISCI_DEV_RTI0_RTI_CLK 1
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_RTI1_VBUSP_CLK 0
#define TISCI_DEV_RTI1_RTI_CLK 1
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_RTI8_VBUSP_CLK 0
#define TISCI_DEV_RTI8_RTI_CLK 1
#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_RTI9_VBUSP_CLK 0
#define TISCI_DEV_RTI9_RTI_CLK 1
#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_RTI10_VBUSP_CLK 0
#define TISCI_DEV_RTI10_RTI_CLK 1
#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_RTI11_VBUSP_CLK 0
#define TISCI_DEV_RTI11_RTI_CLK 1
#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_MCU_RTI0_VBUSP_CLK 0
#define TISCI_DEV_MCU_RTI0_RTI_CLK 1
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 3
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4

#define TISCI_DEV_SA2_UL0_X2_CLK 0
#define TISCI_DEV_SA2_UL0_PKA_IN_CLK 1
#define TISCI_DEV_SA2_UL0_X1_CLK 2

#define TISCI_DEV_A53SS0_ARM_COREPACK_0_PLL_CTRL_CLK 0
#define TISCI_DEV_A53SS0_ARM_COREPACK_0_ARM_CLK_CLK 1
#define TISCI_DEV_A53SS0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 2

#define TISCI_DEV_DDR16SS0_PLL_CTRL_CLK 0
#define TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK 1

#define TISCI_DEV_PSC0_SLOW_CLK 0
#define TISCI_DEV_PSC0_CLK 1

#define TISCI_DEV_MCU_PSC0_SLOW_CLK 0
#define TISCI_DEV_MCU_PSC0_CLK 1

#define TISCI_DEV_MCSPI0_VBUSP_CLK 0
#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK 1
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT 3
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI1_VBUSP_CLK 0
#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK 1
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT 3
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI2_VBUSP_CLK 0
#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK 1
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT 3
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI3_VBUSP_CLK 0
#define TISCI_DEV_MCSPI3_CLKSPIREF_CLK 1
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT 3
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI4_VBUSP_CLK 0
#define TISCI_DEV_MCSPI4_CLKSPIREF_CLK 1
#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT 3
#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK 0
#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK 1
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT 3
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK 0
#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK 1
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK 2
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT 3
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK 5

#define TISCI_DEV_SPINLOCK0_VCLK_CLK 0

#define TISCI_DEV_TIMERMGR0_VCLK_CLK 0

#define TISCI_DEV_UART0_FCLK_CLK 0
#define TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 1
#define TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART0_VBUSP_CLK 3

#define TISCI_DEV_UART1_FCLK_CLK 0
#define TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 1
#define TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART1_VBUSP_CLK 3

#define TISCI_DEV_UART2_FCLK_CLK 0
#define TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 1
#define TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART2_VBUSP_CLK 3

#define TISCI_DEV_UART3_FCLK_CLK 0
#define TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 1
#define TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART3_VBUSP_CLK 3

#define TISCI_DEV_UART4_FCLK_CLK 0
#define TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 1
#define TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART4_VBUSP_CLK 3

#define TISCI_DEV_UART5_FCLK_CLK 0
#define TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 1
#define TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART5_VBUSP_CLK 3

#define TISCI_DEV_UART6_FCLK_CLK 0
#define TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 1
#define TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_UART6_VBUSP_CLK 3

#define TISCI_DEV_MCU_UART0_FCLK_CLK 0
#define TISCI_DEV_MCU_UART0_VBUSP_CLK 1

#define TISCI_DEV_MCU_UART1_FCLK_CLK 0
#define TISCI_DEV_MCU_UART1_VBUSP_CLK 1

#define TISCI_DEV_USB0_PIPE_REFCLK 0
#define TISCI_DEV_USB0_CLK_LPM_CLK 1
#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK 2
#define TISCI_DEV_USB0_PIPE_RXCLK 3
#define TISCI_DEV_USB0_PIPE_TXMCLK 4
#define TISCI_DEV_USB0_PIPE_RXFCLK 5
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK 6
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 8
#define TISCI_DEV_USB0_PCLK_CLK 9
#define TISCI_DEV_USB0_ACLK_CLK 10
#define TISCI_DEV_USB0_PIPE_TXFCLK 11
#define TISCI_DEV_USB0_PIPE_TXCLK 12

#define TISCI_DEV_SERDES0_CLK 0
#define TISCI_DEV_SERDES0_IP1_LN0_TXCLK 1
#define TISCI_DEV_SERDES0_IP2_LN0_TXCLK 2
#define TISCI_DEV_SERDES0_CORE_REF_CLK 3
#define TISCI_DEV_SERDES0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_SERDES0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 5
#define TISCI_DEV_SERDES0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 6
#define TISCI_DEV_SERDES0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 7
#define TISCI_DEV_SERDES0_IP1_LN0_RXFCLK 8
#define TISCI_DEV_SERDES0_IP2_LN0_TXMCLK 9
#define TISCI_DEV_SERDES0_IP1_LN0_TXFCLK 10
#define TISCI_DEV_SERDES0_IP2_LN0_RXCLK 11
#define TISCI_DEV_SERDES0_IP2_LN0_TXFCLK 12
#define TISCI_DEV_SERDES0_IP1_LN0_RXCLK 13
#define TISCI_DEV_SERDES0_IP2_LN0_RXFCLK 14
#define TISCI_DEV_SERDES0_IP1_LN0_REFCLK 15
#define TISCI_DEV_SERDES0_REF_OUT_CLK 16
#define TISCI_DEV_SERDES0_IP1_LN0_TXMCLK 17
#define TISCI_DEV_SERDES0_IP2_LN0_REFCLK 18

#define TISCI_DEV_BOARD0_TIMER_IO6_IN 0
#define TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_IN 1
#define TISCI_DEV_BOARD0_I2C3_SCL_IN 2
#define TISCI_DEV_BOARD0_RGMII2_TXC_IN 3
#define TISCI_DEV_BOARD0_I2C2_SCL_IN 4
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN 5
#define TISCI_DEV_BOARD0_TIMER_IO1_IN 6
#define TISCI_DEV_BOARD0_TIMER_IO2_IN 7
#define TISCI_DEV_BOARD0_TIMER_IO7_IN 8
#define TISCI_DEV_BOARD0_GPMC0_CLKLB_IN 9
#define TISCI_DEV_BOARD0_TIMER_IO3_IN 10
#define TISCI_DEV_BOARD0_GPMC0_CLK_IN 11
#define TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_IN 12
#define TISCI_DEV_BOARD0_SPI0_CLK_IN 13
#define TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN 14
#define TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_IN 15
#define TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN 16
#define TISCI_DEV_BOARD0_FSI_TX1_CLKLB_IN 17
#define TISCI_DEV_BOARD0_TIMER_IO5_IN 18
#define TISCI_DEV_BOARD0_TIMER_IO4_IN 19
#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN 20
#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN 21
#define TISCI_DEV_BOARD0_PRG0_MDIO0_MDC_IN 22
#define TISCI_DEV_BOARD0_TIMER_IO8_IN 23
#define TISCI_DEV_BOARD0_SPI1_CLK_IN 24
#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN 25
#define TISCI_DEV_BOARD0_FSI_TX0_CLK_IN 26
#define TISCI_DEV_BOARD0_SPI4_CLK_IN 27
#define TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN 28
#define TISCI_DEV_BOARD0_I2C0_SCL_IN 29
#define TISCI_DEV_BOARD0_FSI_TX1_CLK_IN 30
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN 31
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0 32
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 33
#define TISCI_DEV_BOARD0_TIMER_IO9_IN 34
#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN 35
#define TISCI_DEV_BOARD0_RGMII1_TXC_IN 36
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN 37
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 38
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 39
#define TISCI_DEV_BOARD0_SPI3_CLK_IN 40
#define TISCI_DEV_BOARD0_PRG1_MDIO0_MDC_IN 41
#define TISCI_DEV_BOARD0_SPI2_CLK_IN 42
#define TISCI_DEV_BOARD0_MMC1_CLK_IN 43
#define TISCI_DEV_BOARD0_TIMER_IO10_IN 44
#define TISCI_DEV_BOARD0_FSI_TX0_CLKLB_IN 45
#define TISCI_DEV_BOARD0_I2C1_SCL_IN 46
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN 47
#define TISCI_DEV_BOARD0_TIMER_IO0_IN 48
#define TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_IN 49
#define TISCI_DEV_BOARD0_TIMER_IO11_IN 50
#define TISCI_DEV_BOARD0_OBSCLK0_IN 51
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 52
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 53
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 54
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 55
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 56
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 57
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 58
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 59
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 60
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 61
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 62
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT 63
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_HSDIVOUT0_CLK7 64
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 65
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 66
#define TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN 67
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN 68
#define TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_OUT 69
#define TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT 70
#define TISCI_DEV_BOARD0_RGMII2_TXC_OUT 71
#define TISCI_DEV_BOARD0_FSI_RX2_CLK_OUT 72
#define TISCI_DEV_BOARD0_SPI3_CLK_OUT 73
#define TISCI_DEV_BOARD0_PRG0_RGMII1_RXC_OUT 74
#define TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_OUT 75
#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT 76
#define TISCI_DEV_BOARD0_SPI2_CLK_OUT 77
#define TISCI_DEV_BOARD0_TCK_OUT 78
#define TISCI_DEV_BOARD0_FSI_TX1_CLKLB_OUT 79
#define TISCI_DEV_BOARD0_FSI_RX4_CLK_OUT 80
#define TISCI_DEV_BOARD0_I2C1_SCL_OUT 81
#define TISCI_DEV_BOARD0_FSI_TX0_CLKLB_OUT 82
#define TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT 83
#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT 84
#define TISCI_DEV_BOARD0_RMII_REF_CLK_OUT 85
#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT 86
#define TISCI_DEV_BOARD0_SPI0_CLK_OUT 87
#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT 88
#define TISCI_DEV_BOARD0_I2C3_SCL_OUT 89
#define TISCI_DEV_BOARD0_PRG1_RGMII1_RXC_OUT 90
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT 91
#define TISCI_DEV_BOARD0_FSI_RX3_CLK_OUT 92
#define TISCI_DEV_BOARD0_FSI_RX1_CLK_OUT 93
#define TISCI_DEV_BOARD0_PRG1_RGMII2_RXC_OUT 94
#define TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_OUT 95
#define TISCI_DEV_BOARD0_RGMII1_TXC_OUT 96
#define TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT 97
#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT 98
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT 99
#define TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_OUT 100
#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT 101
#define TISCI_DEV_BOARD0_PRG0_RGMII2_RXC_OUT 102
#define TISCI_DEV_BOARD0_I2C2_SCL_OUT 103
#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT 104
#define TISCI_DEV_BOARD0_I2C0_SCL_OUT 105
#define TISCI_DEV_BOARD0_SPI1_CLK_OUT 106
#define TISCI_DEV_BOARD0_FSI_RX5_CLK_OUT 107
#define TISCI_DEV_BOARD0_FSI_RX0_CLK_OUT 108
#define TISCI_DEV_BOARD0_SPI4_CLK_OUT 109
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT 110
#define TISCI_DEV_BOARD0_OSPI0_DQS_OUT 111


#endif /* SOC_AM64X_CLOCKS_H */

/* @} */
