#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("m_axi_gmem0_AWVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem0_AWREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem0_AWADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem0_AWID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem0_AWLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem0_AWSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem0_AWBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem0_AWLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem0_AWCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem0_AWPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem0_AWQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem0_AWREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem0_AWUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem0_WVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem0_WREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem0_WDATA", 32, hls_out, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem0_WSTRB", 4, hls_out, 0, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem0_WLAST", 1, hls_out, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem0_WID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem0_WUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem0_ARVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem0_ARREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem0_ARADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem0_ARID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem0_ARLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem0_ARSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem0_ARBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem0_ARLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem0_ARCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem0_ARPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem0_ARQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem0_ARREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem0_ARUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem0_RVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem0_RREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem0_RDATA", 32, hls_in, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem0_RLAST", 1, hls_in, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem0_RID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem0_RUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem0_RRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem0_BVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem0_BREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem0_BRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem0_BID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem0_BUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_0_AWVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_0_AWREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_0_AWADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_0_0_AWID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_0_AWLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_0_0_AWSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_0_0_AWBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_0_0_AWLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_0_0_AWCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_0_0_AWPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_0_0_AWQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_0_0_AWREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_0_0_AWUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_0_WVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_0_WREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_0_WDATA", 32, hls_out, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_0_0_WSTRB", 4, hls_out, 1, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_0_0_WLAST", 1, hls_out, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_0_0_WID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_0_WUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_0_ARVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_0_ARREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_0_ARADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_0_0_ARID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_0_ARLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_0_0_ARSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_0_0_ARBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_0_0_ARLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_0_0_ARCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_0_0_ARPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_0_0_ARQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_0_0_ARREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_0_0_ARUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_0_RVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_0_RREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_0_RDATA", 32, hls_in, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_0_0_RLAST", 1, hls_in, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_0_0_RID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_0_RUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_0_RRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_0_0_BVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_0_BREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_0_BRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_0_0_BID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_0_BUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_1_AWVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_1_AWREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_1_AWADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_0_1_AWID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_1_AWLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_0_1_AWSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_0_1_AWBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_0_1_AWLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_0_1_AWCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_0_1_AWPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_0_1_AWQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_0_1_AWREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_0_1_AWUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_1_WVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_1_WREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_1_WDATA", 32, hls_out, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_0_1_WSTRB", 4, hls_out, 2, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_0_1_WLAST", 1, hls_out, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_0_1_WID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_1_WUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_1_ARVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_1_ARREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_1_ARADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_0_1_ARID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_1_ARLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_0_1_ARSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_0_1_ARBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_0_1_ARLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_0_1_ARCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_0_1_ARPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_0_1_ARQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_0_1_ARREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_0_1_ARUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_1_RVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_1_RREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_1_RDATA", 32, hls_in, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_0_1_RLAST", 1, hls_in, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_0_1_RID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_1_RUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_1_RRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_0_1_BVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_1_BREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_1_BRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_0_1_BID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_1_BUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_2_AWVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_2_AWREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_2_AWADDR", 64, hls_out, 3, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_0_2_AWID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_2_AWLEN", 8, hls_out, 3, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_0_2_AWSIZE", 3, hls_out, 3, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_0_2_AWBURST", 2, hls_out, 3, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_0_2_AWLOCK", 2, hls_out, 3, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_0_2_AWCACHE", 4, hls_out, 3, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_0_2_AWPROT", 3, hls_out, 3, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_0_2_AWQOS", 4, hls_out, 3, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_0_2_AWREGION", 4, hls_out, 3, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_0_2_AWUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_2_WVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_2_WREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_2_WDATA", 32, hls_out, 3, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_0_2_WSTRB", 4, hls_out, 3, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_0_2_WLAST", 1, hls_out, 3, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_0_2_WID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_2_WUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_2_ARVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_2_ARREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_2_ARADDR", 64, hls_out, 3, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_0_2_ARID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_2_ARLEN", 8, hls_out, 3, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_0_2_ARSIZE", 3, hls_out, 3, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_0_2_ARBURST", 2, hls_out, 3, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_0_2_ARLOCK", 2, hls_out, 3, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_0_2_ARCACHE", 4, hls_out, 3, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_0_2_ARPROT", 3, hls_out, 3, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_0_2_ARQOS", 4, hls_out, 3, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_0_2_ARREGION", 4, hls_out, 3, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_0_2_ARUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_2_RVALID", 1, hls_in, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_2_RREADY", 1, hls_out, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_2_RDATA", 32, hls_in, 3, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_0_2_RLAST", 1, hls_in, 3, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_0_2_RID", 1, hls_in, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_2_RUSER", 1, hls_in, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_0_2_RRESP", 2, hls_in, 3, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_0_2_BVALID", 1, hls_in, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_0_2_BREADY", 1, hls_out, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_0_2_BRESP", 2, hls_in, 3, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_0_2_BID", 1, hls_in, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_0_2_BUSER", 1, hls_in, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_0_AWVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_0_AWREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_0_AWADDR", 64, hls_out, 4, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_1_0_AWID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_0_AWLEN", 8, hls_out, 4, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_1_0_AWSIZE", 3, hls_out, 4, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_1_0_AWBURST", 2, hls_out, 4, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_1_0_AWLOCK", 2, hls_out, 4, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_1_0_AWCACHE", 4, hls_out, 4, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_1_0_AWPROT", 3, hls_out, 4, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_1_0_AWQOS", 4, hls_out, 4, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_1_0_AWREGION", 4, hls_out, 4, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_1_0_AWUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_0_WVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_0_WREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_0_WDATA", 32, hls_out, 4, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_1_0_WSTRB", 4, hls_out, 4, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_1_0_WLAST", 1, hls_out, 4, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_1_0_WID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_0_WUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_0_ARVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_0_ARREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_0_ARADDR", 64, hls_out, 4, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_1_0_ARID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_0_ARLEN", 8, hls_out, 4, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_1_0_ARSIZE", 3, hls_out, 4, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_1_0_ARBURST", 2, hls_out, 4, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_1_0_ARLOCK", 2, hls_out, 4, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_1_0_ARCACHE", 4, hls_out, 4, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_1_0_ARPROT", 3, hls_out, 4, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_1_0_ARQOS", 4, hls_out, 4, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_1_0_ARREGION", 4, hls_out, 4, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_1_0_ARUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_0_RVALID", 1, hls_in, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_0_RREADY", 1, hls_out, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_0_RDATA", 32, hls_in, 4, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_1_0_RLAST", 1, hls_in, 4, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_1_0_RID", 1, hls_in, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_0_RUSER", 1, hls_in, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_0_RRESP", 2, hls_in, 4, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_1_0_BVALID", 1, hls_in, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_0_BREADY", 1, hls_out, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_0_BRESP", 2, hls_in, 4, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_1_0_BID", 1, hls_in, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_0_BUSER", 1, hls_in, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_1_AWVALID", 1, hls_out, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_1_AWREADY", 1, hls_in, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_1_AWADDR", 64, hls_out, 5, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_1_1_AWID", 1, hls_out, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_1_AWLEN", 8, hls_out, 5, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_1_1_AWSIZE", 3, hls_out, 5, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_1_1_AWBURST", 2, hls_out, 5, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_1_1_AWLOCK", 2, hls_out, 5, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_1_1_AWCACHE", 4, hls_out, 5, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_1_1_AWPROT", 3, hls_out, 5, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_1_1_AWQOS", 4, hls_out, 5, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_1_1_AWREGION", 4, hls_out, 5, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_1_1_AWUSER", 1, hls_out, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_1_WVALID", 1, hls_out, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_1_WREADY", 1, hls_in, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_1_WDATA", 32, hls_out, 5, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_1_1_WSTRB", 4, hls_out, 5, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_1_1_WLAST", 1, hls_out, 5, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_1_1_WID", 1, hls_out, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_1_WUSER", 1, hls_out, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_1_ARVALID", 1, hls_out, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_1_ARREADY", 1, hls_in, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_1_ARADDR", 64, hls_out, 5, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_1_1_ARID", 1, hls_out, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_1_ARLEN", 8, hls_out, 5, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_1_1_ARSIZE", 3, hls_out, 5, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_1_1_ARBURST", 2, hls_out, 5, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_1_1_ARLOCK", 2, hls_out, 5, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_1_1_ARCACHE", 4, hls_out, 5, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_1_1_ARPROT", 3, hls_out, 5, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_1_1_ARQOS", 4, hls_out, 5, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_1_1_ARREGION", 4, hls_out, 5, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_1_1_ARUSER", 1, hls_out, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_1_RVALID", 1, hls_in, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_1_RREADY", 1, hls_out, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_1_RDATA", 32, hls_in, 5, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_1_1_RLAST", 1, hls_in, 5, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_1_1_RID", 1, hls_in, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_1_RUSER", 1, hls_in, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_1_RRESP", 2, hls_in, 5, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_1_1_BVALID", 1, hls_in, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_1_BREADY", 1, hls_out, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_1_BRESP", 2, hls_in, 5, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_1_1_BID", 1, hls_in, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_1_BUSER", 1, hls_in, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_2_AWVALID", 1, hls_out, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_2_AWREADY", 1, hls_in, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_2_AWADDR", 64, hls_out, 6, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_1_2_AWID", 1, hls_out, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_2_AWLEN", 8, hls_out, 6, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_1_2_AWSIZE", 3, hls_out, 6, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_1_2_AWBURST", 2, hls_out, 6, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_1_2_AWLOCK", 2, hls_out, 6, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_1_2_AWCACHE", 4, hls_out, 6, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_1_2_AWPROT", 3, hls_out, 6, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_1_2_AWQOS", 4, hls_out, 6, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_1_2_AWREGION", 4, hls_out, 6, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_1_2_AWUSER", 1, hls_out, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_2_WVALID", 1, hls_out, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_2_WREADY", 1, hls_in, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_2_WDATA", 32, hls_out, 6, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_1_2_WSTRB", 4, hls_out, 6, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_1_2_WLAST", 1, hls_out, 6, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_1_2_WID", 1, hls_out, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_2_WUSER", 1, hls_out, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_2_ARVALID", 1, hls_out, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_2_ARREADY", 1, hls_in, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_2_ARADDR", 64, hls_out, 6, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_1_2_ARID", 1, hls_out, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_2_ARLEN", 8, hls_out, 6, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_1_2_ARSIZE", 3, hls_out, 6, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_1_2_ARBURST", 2, hls_out, 6, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_1_2_ARLOCK", 2, hls_out, 6, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_1_2_ARCACHE", 4, hls_out, 6, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_1_2_ARPROT", 3, hls_out, 6, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_1_2_ARQOS", 4, hls_out, 6, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_1_2_ARREGION", 4, hls_out, 6, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_1_2_ARUSER", 1, hls_out, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_2_RVALID", 1, hls_in, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_2_RREADY", 1, hls_out, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_2_RDATA", 32, hls_in, 6, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_1_2_RLAST", 1, hls_in, 6, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_1_2_RID", 1, hls_in, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_2_RUSER", 1, hls_in, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_1_2_RRESP", 2, hls_in, 6, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_1_2_BVALID", 1, hls_in, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_1_2_BREADY", 1, hls_out, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_1_2_BRESP", 2, hls_in, 6, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_1_2_BID", 1, hls_in, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_1_2_BUSER", 1, hls_in, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_0_AWVALID", 1, hls_out, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_0_AWREADY", 1, hls_in, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_0_AWADDR", 64, hls_out, 7, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_2_0_AWID", 1, hls_out, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_0_AWLEN", 8, hls_out, 7, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_2_0_AWSIZE", 3, hls_out, 7, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_2_0_AWBURST", 2, hls_out, 7, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_2_0_AWLOCK", 2, hls_out, 7, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_2_0_AWCACHE", 4, hls_out, 7, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_2_0_AWPROT", 3, hls_out, 7, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_2_0_AWQOS", 4, hls_out, 7, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_2_0_AWREGION", 4, hls_out, 7, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_2_0_AWUSER", 1, hls_out, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_0_WVALID", 1, hls_out, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_0_WREADY", 1, hls_in, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_0_WDATA", 32, hls_out, 7, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_2_0_WSTRB", 4, hls_out, 7, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_2_0_WLAST", 1, hls_out, 7, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_2_0_WID", 1, hls_out, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_0_WUSER", 1, hls_out, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_0_ARVALID", 1, hls_out, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_0_ARREADY", 1, hls_in, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_0_ARADDR", 64, hls_out, 7, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_2_0_ARID", 1, hls_out, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_0_ARLEN", 8, hls_out, 7, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_2_0_ARSIZE", 3, hls_out, 7, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_2_0_ARBURST", 2, hls_out, 7, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_2_0_ARLOCK", 2, hls_out, 7, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_2_0_ARCACHE", 4, hls_out, 7, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_2_0_ARPROT", 3, hls_out, 7, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_2_0_ARQOS", 4, hls_out, 7, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_2_0_ARREGION", 4, hls_out, 7, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_2_0_ARUSER", 1, hls_out, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_0_RVALID", 1, hls_in, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_0_RREADY", 1, hls_out, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_0_RDATA", 32, hls_in, 7, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_2_0_RLAST", 1, hls_in, 7, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_2_0_RID", 1, hls_in, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_0_RUSER", 1, hls_in, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_0_RRESP", 2, hls_in, 7, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_2_0_BVALID", 1, hls_in, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_0_BREADY", 1, hls_out, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_0_BRESP", 2, hls_in, 7, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_2_0_BID", 1, hls_in, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_0_BUSER", 1, hls_in, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_1_AWVALID", 1, hls_out, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_1_AWREADY", 1, hls_in, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_1_AWADDR", 64, hls_out, 8, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_2_1_AWID", 1, hls_out, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_1_AWLEN", 8, hls_out, 8, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_2_1_AWSIZE", 3, hls_out, 8, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_2_1_AWBURST", 2, hls_out, 8, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_2_1_AWLOCK", 2, hls_out, 8, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_2_1_AWCACHE", 4, hls_out, 8, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_2_1_AWPROT", 3, hls_out, 8, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_2_1_AWQOS", 4, hls_out, 8, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_2_1_AWREGION", 4, hls_out, 8, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_2_1_AWUSER", 1, hls_out, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_1_WVALID", 1, hls_out, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_1_WREADY", 1, hls_in, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_1_WDATA", 32, hls_out, 8, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_2_1_WSTRB", 4, hls_out, 8, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_2_1_WLAST", 1, hls_out, 8, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_2_1_WID", 1, hls_out, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_1_WUSER", 1, hls_out, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_1_ARVALID", 1, hls_out, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_1_ARREADY", 1, hls_in, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_1_ARADDR", 64, hls_out, 8, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_2_1_ARID", 1, hls_out, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_1_ARLEN", 8, hls_out, 8, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_2_1_ARSIZE", 3, hls_out, 8, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_2_1_ARBURST", 2, hls_out, 8, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_2_1_ARLOCK", 2, hls_out, 8, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_2_1_ARCACHE", 4, hls_out, 8, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_2_1_ARPROT", 3, hls_out, 8, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_2_1_ARQOS", 4, hls_out, 8, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_2_1_ARREGION", 4, hls_out, 8, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_2_1_ARUSER", 1, hls_out, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_1_RVALID", 1, hls_in, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_1_RREADY", 1, hls_out, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_1_RDATA", 32, hls_in, 8, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_2_1_RLAST", 1, hls_in, 8, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_2_1_RID", 1, hls_in, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_1_RUSER", 1, hls_in, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_1_RRESP", 2, hls_in, 8, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_2_1_BVALID", 1, hls_in, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_1_BREADY", 1, hls_out, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_1_BRESP", 2, hls_in, 8, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_2_1_BID", 1, hls_in, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_1_BUSER", 1, hls_in, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_2_AWVALID", 1, hls_out, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_2_AWREADY", 1, hls_in, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_2_AWADDR", 64, hls_out, 9, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_2_2_AWID", 1, hls_out, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_2_AWLEN", 8, hls_out, 9, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_2_2_AWSIZE", 3, hls_out, 9, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_2_2_AWBURST", 2, hls_out, 9, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_2_2_AWLOCK", 2, hls_out, 9, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_2_2_AWCACHE", 4, hls_out, 9, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_2_2_AWPROT", 3, hls_out, 9, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_2_2_AWQOS", 4, hls_out, 9, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_2_2_AWREGION", 4, hls_out, 9, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_2_2_AWUSER", 1, hls_out, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_2_WVALID", 1, hls_out, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_2_WREADY", 1, hls_in, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_2_WDATA", 32, hls_out, 9, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_2_2_WSTRB", 4, hls_out, 9, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem1_2_2_WLAST", 1, hls_out, 9, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_2_2_WID", 1, hls_out, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_2_WUSER", 1, hls_out, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_2_ARVALID", 1, hls_out, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_2_ARREADY", 1, hls_in, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_2_ARADDR", 64, hls_out, 9, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem1_2_2_ARID", 1, hls_out, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_2_ARLEN", 8, hls_out, 9, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem1_2_2_ARSIZE", 3, hls_out, 9, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem1_2_2_ARBURST", 2, hls_out, 9, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem1_2_2_ARLOCK", 2, hls_out, 9, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem1_2_2_ARCACHE", 4, hls_out, 9, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem1_2_2_ARPROT", 3, hls_out, 9, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem1_2_2_ARQOS", 4, hls_out, 9, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem1_2_2_ARREGION", 4, hls_out, 9, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem1_2_2_ARUSER", 1, hls_out, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_2_RVALID", 1, hls_in, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_2_RREADY", 1, hls_out, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_2_RDATA", 32, hls_in, 9, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem1_2_2_RLAST", 1, hls_in, 9, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem1_2_2_RID", 1, hls_in, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_2_RUSER", 1, hls_in, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem1_2_2_RRESP", 2, hls_in, 9, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_2_2_BVALID", 1, hls_in, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem1_2_2_BREADY", 1, hls_out, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem1_2_2_BRESP", 2, hls_in, 9, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem1_2_2_BID", 1, hls_in, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem1_2_2_BUSER", 1, hls_in, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem2_AWVALID", 1, hls_out, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem2_AWREADY", 1, hls_in, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem2_AWADDR", 64, hls_out, 10, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem2_AWID", 1, hls_out, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem2_AWLEN", 8, hls_out, 10, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem2_AWSIZE", 3, hls_out, 10, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem2_AWBURST", 2, hls_out, 10, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem2_AWLOCK", 2, hls_out, 10, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem2_AWCACHE", 4, hls_out, 10, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem2_AWPROT", 3, hls_out, 10, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem2_AWQOS", 4, hls_out, 10, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem2_AWREGION", 4, hls_out, 10, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem2_AWUSER", 1, hls_out, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem2_WVALID", 1, hls_out, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem2_WREADY", 1, hls_in, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem2_WDATA", 32, hls_out, 10, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem2_WSTRB", 4, hls_out, 10, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem2_WLAST", 1, hls_out, 10, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem2_WID", 1, hls_out, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem2_WUSER", 1, hls_out, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem2_ARVALID", 1, hls_out, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem2_ARREADY", 1, hls_in, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem2_ARADDR", 64, hls_out, 10, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem2_ARID", 1, hls_out, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem2_ARLEN", 8, hls_out, 10, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem2_ARSIZE", 3, hls_out, 10, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem2_ARBURST", 2, hls_out, 10, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem2_ARLOCK", 2, hls_out, 10, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem2_ARCACHE", 4, hls_out, 10, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem2_ARPROT", 3, hls_out, 10, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem2_ARQOS", 4, hls_out, 10, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem2_ARREGION", 4, hls_out, 10, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem2_ARUSER", 1, hls_out, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem2_RVALID", 1, hls_in, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem2_RREADY", 1, hls_out, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem2_RDATA", 32, hls_in, 10, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem2_RLAST", 1, hls_in, 10, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem2_RID", 1, hls_in, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem2_RUSER", 1, hls_in, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem2_RRESP", 2, hls_in, 10, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem2_BVALID", 1, hls_in, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem2_BREADY", 1, hls_out, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem2_BRESP", 2, hls_in, 10, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem2_BID", 1, hls_in, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem2_BUSER", 1, hls_in, 10, "m_axi", "DATA", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_AWADDR", 8, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_ARADDR", 8, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_r_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_r_BRESP", 2, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "convolution";
