{
    "design": {
        "design_info": {
            "boundary_crc": "0xA89EDFE4BA1B35C5",
            "device": "xc7z020clg400-1",
            "gen_directory": "../../../../zybo_car_project.gen/sources_1/bd/system",
            "name": "system",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2021.2",
            "validated": "true"
        },
        "design_tree": {
            "AXI_BayerToRGB_1": "",
            "AXI_GammaCorrection_0": "",
            "DVIClocking_0": "",
            "processing_system7_0": "",
            "rgb2dvi_0": "",
            "rst_clk_wiz_0_50M": "",
            "rst_vid_clk_dyn": "",
            "MIPI_CSI_2_RX_0": "",
            "MIPI_D_PHY_RX_0": "",
            "axi_mem_intercon": {
                "s00_couplers": {
                    "auto_pc": ""
                }
            },
            "axi_mem_intercon_1": {
                "s00_couplers": {
                    "auto_pc": ""
                }
            },
            "axi_vdma_0": "",
            "clk_wiz_0": "",
            "ps7_0_axi_periph": {
                "xbar": "",
                "s00_couplers": {
                    "auto_pc": ""
                },
                "m00_couplers": {},
                "m01_couplers": {},
                "m02_couplers": {},
                "m03_couplers": {},
                "m04_couplers": {},
                "m05_couplers": {},
                "m06_couplers": {},
                "m07_couplers": {},
                "m08_couplers": {},
                "m09_couplers": {}
            },
            "v_axi4s_vid_out_0": "",
            "video_dynclk": "",
            "vtg": "",
            "xlconcat_0": "",
            "axi_gpio_0": "",
            "motor_steer_ctrl_0": "",
            "axi_gpio_1": "",
            "videoprocessor_0": ""
        },
        "interface_ports": {
            "DDR": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
                "parameters": {
                    "AXI_ARBITRATION_SCHEME": {
                        "value": "TDM",
                        "value_src": "default"
                    },
                    "BURST_LENGTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    },
                    "CAS_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CAS_WRITE_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CS_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_MASK_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_WIDTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "MEMORY_TYPE": {
                        "value": "COMPONENTS",
                        "value_src": "default"
                    },
                    "MEM_ADDR_MAP": {
                        "value": "ROW_COLUMN_BANK",
                        "value_src": "default"
                    },
                    "SLOT": {
                        "value": "Single",
                        "value_src": "default"
                    },
                    "TIMEPERIOD_PS": {
                        "value": "1250",
                        "value_src": "default"
                    }
                }
            },
            "FIXED_IO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
                "parameters": {
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    }
                }
            },
            "cam_gpio": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            },
            "cam_iic": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
            },
            "dphy_hs_clock": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
                "parameters": {
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    },
                    "FREQ_HZ": {
                        "value": "336000000"
                    }
                }
            },
            "hdmi_tx": {
                "mode": "Master",
                "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
                "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
            }
        },
        "ports": {
            "dphy_clk_lp_n": {
                "direction": "I"
            },
            "dphy_clk_lp_p": {
                "direction": "I"
            },
            "dphy_data_hs_n": {
                "direction": "I",
                "left": "1",
                "right": "0"
            },
            "dphy_data_hs_p": {
                "direction": "I",
                "left": "1",
                "right": "0"
            },
            "dphy_data_lp_n": {
                "direction": "I",
                "left": "1",
                "right": "0"
            },
            "dphy_data_lp_p": {
                "direction": "I",
                "left": "1",
                "right": "0"
            },
            "vid_active_video": {
                "direction": "O"
            },
            "vid_field_id": {
                "direction": "O"
            },
            "vid_hblank": {
                "direction": "O"
            },
            "vid_hsync": {
                "direction": "O"
            },
            "vid_vblank": {
                "direction": "O"
            },
            "vid_vsync": {
                "direction": "O"
            },
            "sel": {
                "direction": "I",
                "left": "3",
                "right": "0"
            },
            "done": {
                "direction": "O"
            },
            "test": {
                "direction": "O"
            },
            "debug": {
                "direction": "O",
                "left": "0",
                "right": "0"
            },
            "pwm_steer": {
                "direction": "O"
            },
            "pwm_motor1": {
                "direction": "O"
            },
            "pwm_motor2": {
                "direction": "O"
            },
            "controls": {
                "direction": "O",
                "left": "7",
                "right": "0"
            }
        },
        "components": {
            "AXI_BayerToRGB_1": {
                "vlnv": "digilentinc.com:user:AXI_BayerToRGB:1.0",
                "xci_name": "system_AXI_BayerToRGB_1_0",
                "xci_path": "ip/system_AXI_BayerToRGB_1_0/system_AXI_BayerToRGB_1_0.xci",
                "inst_hier_path": "AXI_BayerToRGB_1"
            },
            "AXI_GammaCorrection_0": {
                "vlnv": "digilentinc.com:user:AXI_GammaCorrection:1.0",
                "xci_name": "system_AXI_GammaCorrection_0_0",
                "xci_path": "ip/system_AXI_GammaCorrection_0_0/system_AXI_GammaCorrection_0_0.xci",
                "inst_hier_path": "AXI_GammaCorrection_0"
            },
            "DVIClocking_0": {
                "vlnv": "xilinx.com:module_ref:DVIClocking:1.0",
                "xci_name": "system_DVIClocking_0_0",
                "xci_path": "ip/system_DVIClocking_0_0/system_DVIClocking_0_0.xci",
                "inst_hier_path": "DVIClocking_0",
                "reference_info": {
                    "ref_type": "hdl",
                    "ref_name": "DVIClocking",
                    "boundary_crc": "0x0"
                },
                "ports": {
                    "PixelClk5X": {
                        "direction": "I",
                        "parameters": {
                            "CLK_DOMAIN": {
                                "value": "system_video_dynclk_0_pxl_clk_5x",
                                "value_src": "default_prop"
                            },
                            "FREQ_HZ": {
                                "value": "742500000",
                                "value_src": "ip_prop"
                            },
                            "PHASE": {
                                "value": "0.0",
                                "value_src": "ip_prop"
                            }
                        }
                    },
                    "PixelClk": {
                        "direction": "O"
                    },
                    "SerialClk": {
                        "direction": "O"
                    },
                    "aLockedIn": {
                        "direction": "I"
                    },
                    "aLockedOut": {
                        "direction": "O"
                    }
                }
            },
            "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "system_processing_system7_0_0",
                "xci_path": "ip/system_processing_system7_0_0/system_processing_system7_0_0.xci",
                "inst_hier_path": "processing_system7_0",
                "parameters": {
                    "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                        "value": "666.666687"
                    },
                    "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
                        "value": "23.8095"
                    },
                    "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
                        "value": "23.8095"
                    },
                    "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                        "value": "10.158730"
                    },
                    "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                        "value": "125.000000"
                    },
                    "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                        "value": "100.000000"
                    },
                    "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                        "value": "100.000000"
                    },
                    "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                        "value": "100.000000"
                    },
                    "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                        "value": "60"
                    },
                    "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                        "value": "60"
                    },
                    "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_APU_CLK_RATIO_ENABLE": {
                        "value": "6:2:1"
                    },
                    "PCW_APU_PERIPHERAL_FREQMHZ": {
                        "value": "666.666666"
                    },
                    "PCW_CAN0_PERIPHERAL_CLKSRC": {
                        "value": "External"
                    },
                    "PCW_CAN0_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_CAN1_PERIPHERAL_CLKSRC": {
                        "value": "External"
                    },
                    "PCW_CAN1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_CAN_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_CAN_PERIPHERAL_VALID": {
                        "value": "0"
                    },
                    "PCW_CLK0_FREQ": {
                        "value": "100000000"
                    },
                    "PCW_CLK1_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_CLK2_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_CLK3_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_CORE0_FIQ_INTR": {
                        "value": "0"
                    },
                    "PCW_CORE0_IRQ_INTR": {
                        "value": "0"
                    },
                    "PCW_CORE1_FIQ_INTR": {
                        "value": "0"
                    },
                    "PCW_CORE1_IRQ_INTR": {
                        "value": "0"
                    },
                    "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                        "value": "667"
                    },
                    "PCW_CPU_PERIPHERAL_CLKSRC": {
                        "value": "ARM PLL"
                    },
                    "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                        "value": "33.333333"
                    },
                    "PCW_DCI_PERIPHERAL_CLKSRC": {
                        "value": "DDR PLL"
                    },
                    "PCW_DCI_PERIPHERAL_FREQMHZ": {
                        "value": "10.159"
                    },
                    "PCW_DDR_PERIPHERAL_CLKSRC": {
                        "value": "DDR PLL"
                    },
                    "PCW_DDR_RAM_BASEADDR": {
                        "value": "0x00100000"
                    },
                    "PCW_DDR_RAM_HIGHADDR": {
                        "value": "0x3FFFFFFF"
                    },
                    "PCW_DM_WIDTH": {
                        "value": "4"
                    },
                    "PCW_DQS_WIDTH": {
                        "value": "4"
                    },
                    "PCW_DQ_WIDTH": {
                        "value": "32"
                    },
                    "PCW_ENET0_BASEADDR": {
                        "value": "0xE000B000"
                    },
                    "PCW_ENET0_ENET0_IO": {
                        "value": "MIO 16 .. 27"
                    },
                    "PCW_ENET0_GRP_MDIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET0_GRP_MDIO_IO": {
                        "value": "MIO 52 .. 53"
                    },
                    "PCW_ENET0_HIGHADDR": {
                        "value": "0xE000BFFF"
                    },
                    "PCW_ENET0_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_ENET0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                        "value": "1000 Mbps"
                    },
                    "PCW_ENET1_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_ENET1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_ENET_RESET_ENABLE": {
                        "value": "0"
                    },
                    "PCW_ENET_RESET_POLARITY": {
                        "value": "Active Low"
                    },
                    "PCW_EN_4K_TIMER": {
                        "value": "0"
                    },
                    "PCW_EN_CAN0": {
                        "value": "0"
                    },
                    "PCW_EN_CAN1": {
                        "value": "0"
                    },
                    "PCW_EN_CLK0_PORT": {
                        "value": "1"
                    },
                    "PCW_EN_CLK1_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLK2_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLK3_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLKTRIG0_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLKTRIG1_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLKTRIG2_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_CLKTRIG3_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_DDR": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_CAN0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_CAN1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_CD_SDIO0": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_CD_SDIO1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_ENET0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_ENET1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_GPIO": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_I2C0": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_I2C1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_MODEM_UART0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_MODEM_UART1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_PJTAG": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SDIO0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SDIO1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SPI0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SPI1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_SRAM_INT": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_TRACE": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_TTC0": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_TTC1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_UART0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_UART1": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_WDT": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_WP_SDIO0": {
                        "value": "0"
                    },
                    "PCW_EN_EMIO_WP_SDIO1": {
                        "value": "0"
                    },
                    "PCW_EN_ENET0": {
                        "value": "1"
                    },
                    "PCW_EN_ENET1": {
                        "value": "0"
                    },
                    "PCW_EN_GPIO": {
                        "value": "1"
                    },
                    "PCW_EN_I2C0": {
                        "value": "1"
                    },
                    "PCW_EN_I2C1": {
                        "value": "0"
                    },
                    "PCW_EN_MODEM_UART0": {
                        "value": "0"
                    },
                    "PCW_EN_MODEM_UART1": {
                        "value": "0"
                    },
                    "PCW_EN_PJTAG": {
                        "value": "0"
                    },
                    "PCW_EN_PTP_ENET0": {
                        "value": "0"
                    },
                    "PCW_EN_PTP_ENET1": {
                        "value": "0"
                    },
                    "PCW_EN_QSPI": {
                        "value": "1"
                    },
                    "PCW_EN_RST0_PORT": {
                        "value": "1"
                    },
                    "PCW_EN_RST1_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_RST2_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_RST3_PORT": {
                        "value": "0"
                    },
                    "PCW_EN_SDIO0": {
                        "value": "1"
                    },
                    "PCW_EN_SDIO1": {
                        "value": "0"
                    },
                    "PCW_EN_SMC": {
                        "value": "0"
                    },
                    "PCW_EN_SPI0": {
                        "value": "0"
                    },
                    "PCW_EN_SPI1": {
                        "value": "0"
                    },
                    "PCW_EN_TRACE": {
                        "value": "0"
                    },
                    "PCW_EN_TTC0": {
                        "value": "1"
                    },
                    "PCW_EN_TTC1": {
                        "value": "0"
                    },
                    "PCW_EN_UART0": {
                        "value": "0"
                    },
                    "PCW_EN_UART1": {
                        "value": "1"
                    },
                    "PCW_EN_USB0": {
                        "value": "1"
                    },
                    "PCW_EN_USB1": {
                        "value": "0"
                    },
                    "PCW_EN_WDT": {
                        "value": "0"
                    },
                    "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_FCLK_CLK0_BUF": {
                        "value": "TRUE"
                    },
                    "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                        "value": "100"
                    },
                    "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                        "value": "200"
                    },
                    "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                        "value": "200"
                    },
                    "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_FPGA_FCLK0_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GP0_EN_MODIFIABLE_TXN": {
                        "value": "0"
                    },
                    "PCW_GP0_NUM_READ_THREADS": {
                        "value": "4"
                    },
                    "PCW_GP0_NUM_WRITE_THREADS": {
                        "value": "4"
                    },
                    "PCW_GP1_EN_MODIFIABLE_TXN": {
                        "value": "0"
                    },
                    "PCW_GP1_NUM_READ_THREADS": {
                        "value": "4"
                    },
                    "PCW_GP1_NUM_WRITE_THREADS": {
                        "value": "4"
                    },
                    "PCW_GPIO_BASEADDR": {
                        "value": "0xE000A000"
                    },
                    "PCW_GPIO_EMIO_GPIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GPIO_EMIO_GPIO_IO": {
                        "value": "1"
                    },
                    "PCW_GPIO_EMIO_GPIO_WIDTH": {
                        "value": "1"
                    },
                    "PCW_GPIO_HIGHADDR": {
                        "value": "0xE000AFFF"
                    },
                    "PCW_GPIO_MIO_GPIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GPIO_MIO_GPIO_IO": {
                        "value": "MIO"
                    },
                    "PCW_GPIO_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_I2C0_BASEADDR": {
                        "value": "0xE0004000"
                    },
                    "PCW_I2C0_HIGHADDR": {
                        "value": "0xE0004FFF"
                    },
                    "PCW_I2C0_I2C0_IO": {
                        "value": "EMIO"
                    },
                    "PCW_I2C0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_I2C1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_I2C_PERIPHERAL_FREQMHZ": {
                        "value": "111.111115"
                    },
                    "PCW_I2C_RESET_ENABLE": {
                        "value": "0"
                    },
                    "PCW_I2C_RESET_POLARITY": {
                        "value": "Active Low"
                    },
                    "PCW_IMPORT_BOARD_PRESET": {
                        "value": "None"
                    },
                    "PCW_INCLUDE_ACP_TRANS_CHECK": {
                        "value": "0"
                    },
                    "PCW_IRQ_F2P_INTR": {
                        "value": "1"
                    },
                    "PCW_IRQ_F2P_MODE": {
                        "value": "DIRECT"
                    },
                    "PCW_MIO_0_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_0_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_0_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_10_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_10_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_10_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_11_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_11_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_11_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_12_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_12_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_12_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_13_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_13_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_13_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_14_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_14_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_14_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_15_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_15_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_15_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_16_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_16_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_16_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_17_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_17_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_17_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_18_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_18_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_18_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_19_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_19_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_19_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_1_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_1_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_1_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_20_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_20_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_20_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_21_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_21_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_21_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_22_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_22_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_22_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_23_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_23_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_23_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_24_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_24_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_24_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_25_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_25_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_25_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_26_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_26_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_26_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_27_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_27_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_27_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_28_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_28_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_28_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_29_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_29_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_29_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_2_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_2_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_30_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_30_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_30_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_31_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_31_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_31_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_32_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_32_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_32_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_33_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_33_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_33_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_34_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_34_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_34_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_35_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_35_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_35_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_36_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_36_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_36_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_37_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_37_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_37_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_38_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_38_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_38_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_39_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_39_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_39_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_3_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_3_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_40_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_40_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_40_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_41_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_41_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_41_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_42_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_42_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_42_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_43_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_43_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_43_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_44_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_44_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_44_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_45_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_45_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_45_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_46_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_46_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_46_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_47_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_47_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_47_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_48_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_48_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_48_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_49_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_49_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_49_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_4_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_4_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_50_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_50_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_50_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_51_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_51_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_51_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_52_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_52_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_52_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_53_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_53_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_53_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_5_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_5_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_6_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_6_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_7_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_7_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_8_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_8_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_9_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_9_PULLUP": {
                        "value": "enabled"
                    },
                    "PCW_MIO_9_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_PRIMITIVE": {
                        "value": "54"
                    },
                    "PCW_MIO_TREE_PERIPHERALS": {
                        "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
                    },
                    "PCW_MIO_TREE_SIGNALS": {
                        "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#gpio[47]#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
                    },
                    "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
                        "value": "0"
                    },
                    "PCW_M_AXI_GP0_ID_WIDTH": {
                        "value": "12"
                    },
                    "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
                        "value": "0"
                    },
                    "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
                        "value": "12"
                    },
                    "PCW_NAND_CYCLES_T_AR": {
                        "value": "1"
                    },
                    "PCW_NAND_CYCLES_T_CLR": {
                        "value": "1"
                    },
                    "PCW_NAND_CYCLES_T_RC": {
                        "value": "11"
                    },
                    "PCW_NAND_CYCLES_T_REA": {
                        "value": "1"
                    },
                    "PCW_NAND_CYCLES_T_RR": {
                        "value": "1"
                    },
                    "PCW_NAND_CYCLES_T_WC": {
                        "value": "11"
                    },
                    "PCW_NAND_CYCLES_T_WP": {
                        "value": "1"
                    },
                    "PCW_NOR_CS0_T_CEOE": {
                        "value": "1"
                    },
                    "PCW_NOR_CS0_T_PC": {
                        "value": "1"
                    },
                    "PCW_NOR_CS0_T_RC": {
                        "value": "11"
                    },
                    "PCW_NOR_CS0_T_TR": {
                        "value": "1"
                    },
                    "PCW_NOR_CS0_T_WC": {
                        "value": "11"
                    },
                    "PCW_NOR_CS0_T_WP": {
                        "value": "1"
                    },
                    "PCW_NOR_CS0_WE_TIME": {
                        "value": "0"
                    },
                    "PCW_NOR_CS1_T_CEOE": {
                        "value": "1"
                    },
                    "PCW_NOR_CS1_T_PC": {
                        "value": "1"
                    },
                    "PCW_NOR_CS1_T_RC": {
                        "value": "11"
                    },
                    "PCW_NOR_CS1_T_TR": {
                        "value": "1"
                    },
                    "PCW_NOR_CS1_T_WC": {
                        "value": "11"
                    },
                    "PCW_NOR_CS1_T_WP": {
                        "value": "1"
                    },
                    "PCW_NOR_CS1_WE_TIME": {
                        "value": "0"
                    },
                    "PCW_NOR_SRAM_CS0_T_CEOE": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS0_T_PC": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS0_T_RC": {
                        "value": "11"
                    },
                    "PCW_NOR_SRAM_CS0_T_TR": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS0_T_WC": {
                        "value": "11"
                    },
                    "PCW_NOR_SRAM_CS0_T_WP": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS0_WE_TIME": {
                        "value": "0"
                    },
                    "PCW_NOR_SRAM_CS1_T_CEOE": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS1_T_PC": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS1_T_RC": {
                        "value": "11"
                    },
                    "PCW_NOR_SRAM_CS1_T_TR": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS1_T_WC": {
                        "value": "11"
                    },
                    "PCW_NOR_SRAM_CS1_T_WP": {
                        "value": "1"
                    },
                    "PCW_NOR_SRAM_CS1_WE_TIME": {
                        "value": "0"
                    },
                    "PCW_OVERRIDE_BASIC_CLOCK": {
                        "value": "0"
                    },
                    "PCW_P2F_ENET0_INTR": {
                        "value": "0"
                    },
                    "PCW_P2F_GPIO_INTR": {
                        "value": "0"
                    },
                    "PCW_P2F_I2C0_INTR": {
                        "value": "0"
                    },
                    "PCW_P2F_QSPI_INTR": {
                        "value": "0"
                    },
                    "PCW_P2F_SDIO0_INTR": {
                        "value": "0"
                    },
                    "PCW_P2F_UART1_INTR": {
                        "value": "0"
                    },
                    "PCW_P2F_USB0_INTR": {
                        "value": "0"
                    },
                    "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                        "value": "0.089"
                    },
                    "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                        "value": "0.075"
                    },
                    "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                        "value": "0.085"
                    },
                    "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                        "value": "0.092"
                    },
                    "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                        "value": "-0.025"
                    },
                    "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                        "value": "0.014"
                    },
                    "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                        "value": "-0.009"
                    },
                    "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                        "value": "-0.033"
                    },
                    "PCW_PACKAGE_NAME": {
                        "value": "clg400"
                    },
                    "PCW_PCAP_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                        "value": "200"
                    },
                    "PCW_PERIPHERAL_BOARD_PRESET": {
                        "value": "part0"
                    },
                    "PCW_PJTAG_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_PLL_BYPASSMODE_ENABLE": {
                        "value": "0"
                    },
                    "PCW_PRESET_BANK0_VOLTAGE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_PRESET_BANK1_VOLTAGE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_PS7_SI_REV": {
                        "value": "PRODUCTION"
                    },
                    "PCW_QSPI_GRP_FBCLK_ENABLE": {
                        "value": "1"
                    },
                    "PCW_QSPI_GRP_FBCLK_IO": {
                        "value": "MIO 8"
                    },
                    "PCW_QSPI_GRP_IO1_ENABLE": {
                        "value": "0"
                    },
                    "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                        "value": "1"
                    },
                    "PCW_QSPI_GRP_SINGLE_SS_IO": {
                        "value": "MIO 1 .. 6"
                    },
                    "PCW_QSPI_GRP_SS1_ENABLE": {
                        "value": "0"
                    },
                    "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                        "value": "0xFCFFFFFF"
                    },
                    "PCW_QSPI_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_QSPI_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                        "value": "200"
                    },
                    "PCW_QSPI_QSPI_IO": {
                        "value": "MIO 1 .. 6"
                    },
                    "PCW_SD0_GRP_CD_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_GRP_CD_IO": {
                        "value": "EMIO"
                    },
                    "PCW_SD0_GRP_POW_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SD0_GRP_WP_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SD0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_SD0_IO": {
                        "value": "MIO 40 .. 45"
                    },
                    "PCW_SD1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SDIO0_BASEADDR": {
                        "value": "0xE0100000"
                    },
                    "PCW_SDIO0_HIGHADDR": {
                        "value": "0xE0100FFF"
                    },
                    "PCW_SDIO_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                        "value": "100"
                    },
                    "PCW_SDIO_PERIPHERAL_VALID": {
                        "value": "1"
                    },
                    "PCW_SINGLE_QSPI_DATA_MODE": {
                        "value": "x4"
                    },
                    "PCW_SMC_CYCLE_T0": {
                        "value": "NA"
                    },
                    "PCW_SMC_CYCLE_T1": {
                        "value": "NA"
                    },
                    "PCW_SMC_CYCLE_T2": {
                        "value": "NA"
                    },
                    "PCW_SMC_CYCLE_T3": {
                        "value": "NA"
                    },
                    "PCW_SMC_CYCLE_T4": {
                        "value": "NA"
                    },
                    "PCW_SMC_CYCLE_T5": {
                        "value": "NA"
                    },
                    "PCW_SMC_CYCLE_T6": {
                        "value": "NA"
                    },
                    "PCW_SMC_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_SMC_PERIPHERAL_VALID": {
                        "value": "0"
                    },
                    "PCW_SPI0_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SPI1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SPI_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_SPI_PERIPHERAL_VALID": {
                        "value": "0"
                    },
                    "PCW_S_AXI_HP0_DATA_WIDTH": {
                        "value": "64"
                    },
                    "PCW_S_AXI_HP0_ID_WIDTH": {
                        "value": "6"
                    },
                    "PCW_S_AXI_HP1_DATA_WIDTH": {
                        "value": "64"
                    },
                    "PCW_S_AXI_HP2_DATA_WIDTH": {
                        "value": "64"
                    },
                    "PCW_S_AXI_HP2_ID_WIDTH": {
                        "value": "6"
                    },
                    "PCW_S_AXI_HP3_DATA_WIDTH": {
                        "value": "64"
                    },
                    "PCW_TPIU_PERIPHERAL_CLKSRC": {
                        "value": "External"
                    },
                    "PCW_TRACE_INTERNAL_WIDTH": {
                        "value": "2"
                    },
                    "PCW_TRACE_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_TTC0_BASEADDR": {
                        "value": "0xE0104000"
                    },
                    "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_TTC0_HIGHADDR": {
                        "value": "0xE0104fff"
                    },
                    "PCW_TTC0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_TTC0_TTC0_IO": {
                        "value": "EMIO"
                    },
                    "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_TTC1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_TTC_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_UART0_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UART1_BASEADDR": {
                        "value": "0xE0001000"
                    },
                    "PCW_UART1_BAUD_RATE": {
                        "value": "115200"
                    },
                    "PCW_UART1_GRP_FULL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UART1_HIGHADDR": {
                        "value": "0xE0001FFF"
                    },
                    "PCW_UART1_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_UART1_UART1_IO": {
                        "value": "MIO 48 .. 49"
                    },
                    "PCW_UART_PERIPHERAL_CLKSRC": {
                        "value": "IO PLL"
                    },
                    "PCW_UART_PERIPHERAL_FREQMHZ": {
                        "value": "100"
                    },
                    "PCW_UART_PERIPHERAL_VALID": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                        "value": "533.333374"
                    },
                    "PCW_UIPARAM_DDR_ADV_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_AL": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_BL": {
                        "value": "8"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                        "value": "0.176"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                        "value": "0.159"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                        "value": "0.162"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                        "value": "0.187"
                    },
                    "PCW_UIPARAM_DDR_BUS_WIDTH": {
                        "value": "32 Bit"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                        "value": "80.4535"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                        "value": "80.4535"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                        "value": "80.4535"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                        "value": "80.4535"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                        "value": "105.056"
                    },
                    "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                        "value": "66.904"
                    },
                    "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                        "value": "89.1715"
                    },
                    "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                        "value": "113.63"
                    },
                    "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                        "value": "-0.073"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                        "value": "-0.034"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                        "value": "-0.03"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                        "value": "-0.082"
                    },
                    "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                        "value": "98.503"
                    },
                    "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                        "value": "68.5855"
                    },
                    "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                        "value": "90.295"
                    },
                    "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                        "value": "103.977"
                    },
                    "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                        "value": "160"
                    },
                    "PCW_UIPARAM_DDR_ENABLE": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_FREQ_MHZ": {
                        "value": "533.333333"
                    },
                    "PCW_UIPARAM_DDR_HIGH_TEMP": {
                        "value": "Normal (0-85)"
                    },
                    "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                        "value": "DDR 3 (Low Voltage)"
                    },
                    "PCW_UIPARAM_DDR_PARTNO": {
                        "value": "MT41K256M16 RE-125"
                    },
                    "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                        "value": "0"
                    },
                    "PCW_UIPARAM_GENERATE_SUMMARY": {
                        "value": "NA"
                    },
                    "PCW_USB0_BASEADDR": {
                        "value": "0xE0102000"
                    },
                    "PCW_USB0_HIGHADDR": {
                        "value": "0xE0102fff"
                    },
                    "PCW_USB0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB0_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB0_RESET_IO": {
                        "value": "MIO 46"
                    },
                    "PCW_USB0_USB0_IO": {
                        "value": "MIO 28 .. 39"
                    },
                    "PCW_USB1_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_USB_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB_RESET_POLARITY": {
                        "value": "Active Low"
                    },
                    "PCW_USB_RESET_SELECT": {
                        "value": "Share reset pin"
                    },
                    "PCW_USE_AXI_FABRIC_IDLE": {
                        "value": "0"
                    },
                    "PCW_USE_AXI_NONSECURE": {
                        "value": "0"
                    },
                    "PCW_USE_CORESIGHT": {
                        "value": "0"
                    },
                    "PCW_USE_CROSS_TRIGGER": {
                        "value": "0"
                    },
                    "PCW_USE_CR_FABRIC": {
                        "value": "1"
                    },
                    "PCW_USE_DDR_BYPASS": {
                        "value": "0"
                    },
                    "PCW_USE_DEBUG": {
                        "value": "0"
                    },
                    "PCW_USE_DMA0": {
                        "value": "0"
                    },
                    "PCW_USE_DMA1": {
                        "value": "0"
                    },
                    "PCW_USE_DMA2": {
                        "value": "0"
                    },
                    "PCW_USE_DMA3": {
                        "value": "0"
                    },
                    "PCW_USE_EXPANDED_IOP": {
                        "value": "0"
                    },
                    "PCW_USE_FABRIC_INTERRUPT": {
                        "value": "1"
                    },
                    "PCW_USE_HIGH_OCM": {
                        "value": "0"
                    },
                    "PCW_USE_M_AXI_GP0": {
                        "value": "1"
                    },
                    "PCW_USE_M_AXI_GP1": {
                        "value": "0"
                    },
                    "PCW_USE_PROC_EVENT_BUS": {
                        "value": "0"
                    },
                    "PCW_USE_PS_SLCR_REGISTERS": {
                        "value": "0"
                    },
                    "PCW_USE_S_AXI_ACP": {
                        "value": "0"
                    },
                    "PCW_USE_S_AXI_GP0": {
                        "value": "0"
                    },
                    "PCW_USE_S_AXI_GP1": {
                        "value": "0"
                    },
                    "PCW_USE_S_AXI_HP0": {
                        "value": "1"
                    },
                    "PCW_USE_S_AXI_HP1": {
                        "value": "0"
                    },
                    "PCW_USE_S_AXI_HP2": {
                        "value": "1"
                    },
                    "PCW_USE_S_AXI_HP3": {
                        "value": "0"
                    },
                    "PCW_USE_TRACE": {
                        "value": "0"
                    },
                    "PCW_VALUE_SILVERSION": {
                        "value": "3"
                    },
                    "PCW_WDT_PERIPHERAL_CLKSRC": {
                        "value": "CPU_1X"
                    },
                    "PCW_WDT_PERIPHERAL_DIVISOR0": {
                        "value": "1"
                    },
                    "PCW_WDT_PERIPHERAL_ENABLE": {
                        "value": "0"
                    }
                },
                "interface_ports": {
                    "M_AXI_GP0": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data",
                        "base_address": {
                            "minimum": "0x40000000",
                            "maximum": "0x7FFFFFFF",
                            "width": "32"
                        }
                    },
                    "S_AXI_HP0": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "S_AXI_HP0"
                    },
                    "S_AXI_HP2": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "S_AXI_HP2"
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "Data": {
                            "range": "4G",
                            "width": "32",
                            "local_memory_map": {
                                "name": "Data",
                                "description": "Address Space Segments",
                                "address_blocks": {
                                    "segment1": {
                                        "name": "segment1",
                                        "display_name": "segment1",
                                        "base_address": "0x00000000",
                                        "range": "256K",
                                        "width": "18",
                                        "usage": "register"
                                    },
                                    "segment2": {
                                        "name": "segment2",
                                        "display_name": "segment2",
                                        "base_address": "0x00040000",
                                        "range": "256K",
                                        "width": "19",
                                        "usage": "register"
                                    },
                                    "segment3": {
                                        "name": "segment3",
                                        "display_name": "segment3",
                                        "base_address": "0x00080000",
                                        "range": "512K",
                                        "width": "20",
                                        "usage": "register"
                                    },
                                    "segment4": {
                                        "name": "segment4",
                                        "display_name": "segment4",
                                        "base_address": "0x00100000",
                                        "range": "1023M",
                                        "width": "30",
                                        "usage": "register"
                                    },
                                    "M_AXI_GP0": {
                                        "name": "M_AXI_GP0",
                                        "display_name": "M_AXI_GP0",
                                        "base_address": "0x40000000",
                                        "range": "1G",
                                        "width": "31",
                                        "usage": "register"
                                    },
                                    "M_AXI_GP1": {
                                        "name": "M_AXI_GP1",
                                        "display_name": "M_AXI_GP1",
                                        "base_address": "0x80000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "IO_Peripheral_Registers": {
                                        "name": "IO_Peripheral_Registers",
                                        "display_name": "IO Peripheral Registers",
                                        "base_address": "0xE0000000",
                                        "range": "3M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "SMC_Memories": {
                                        "name": "SMC_Memories",
                                        "display_name": "SMC Memories",
                                        "base_address": "0xE1000000",
                                        "range": "80M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "SLCR_Registers": {
                                        "name": "SLCR_Registers",
                                        "display_name": "SLCR Registers",
                                        "base_address": "0xF8000000",
                                        "range": "3K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "PS_System_Registers": {
                                        "name": "PS_System_Registers",
                                        "display_name": "PS System Registers",
                                        "base_address": "0xF8001000",
                                        "range": "8252K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "CPU_Private_Registers": {
                                        "name": "CPU_Private_Registers",
                                        "display_name": "CPU Private Registers",
                                        "base_address": "0xF8900000",
                                        "range": "6156K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "segment5": {
                                        "name": "segment5",
                                        "display_name": "segment5",
                                        "base_address": "0xFC000000",
                                        "range": "32M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "segment6": {
                                        "name": "segment6",
                                        "display_name": "segment6",
                                        "base_address": "0xFFFC0000",
                                        "range": "256K",
                                        "width": "32",
                                        "usage": "register"
                                    }
                                }
                            }
                        }
                    }
                }
            },
            "rgb2dvi_0": {
                "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
                "xci_name": "system_rgb2dvi_0_0",
                "xci_path": "ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.xci",
                "inst_hier_path": "rgb2dvi_0",
                "parameters": {
                    "kGenerateSerialClk": {
                        "value": "false"
                    },
                    "kRstActiveHigh": {
                        "value": "false"
                    }
                }
            },
            "rst_clk_wiz_0_50M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "system_rst_clk_wiz_0_50M_0",
                "xci_path": "ip/system_rst_clk_wiz_0_50M_0/system_rst_clk_wiz_0_50M_0.xci",
                "inst_hier_path": "rst_clk_wiz_0_50M"
            },
            "rst_vid_clk_dyn": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "system_rst_vid_clk_dyn_0",
                "xci_path": "ip/system_rst_vid_clk_dyn_0/system_rst_vid_clk_dyn_0.xci",
                "inst_hier_path": "rst_vid_clk_dyn"
            },
            "MIPI_CSI_2_RX_0": {
                "vlnv": "digilentinc.com:ip:MIPI_CSI_2_RX:1.2",
                "xci_name": "system_MIPI_CSI_2_RX_0_0",
                "xci_path": "ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0.xci",
                "inst_hier_path": "MIPI_CSI_2_RX_0",
                "parameters": {
                    "kDebug": {
                        "value": "false"
                    },
                    "kGenerateAXIL": {
                        "value": "true"
                    }
                }
            },
            "MIPI_D_PHY_RX_0": {
                "vlnv": "digilentinc.com:ip:MIPI_D_PHY_RX:1.3",
                "xci_name": "system_MIPI_D_PHY_RX_0_0",
                "xci_path": "ip/system_MIPI_D_PHY_RX_0_0/system_MIPI_D_PHY_RX_0_0.xci",
                "inst_hier_path": "MIPI_D_PHY_RX_0",
                "parameters": {
                    "kDebug": {
                        "value": "false"
                    },
                    "kGenerateAXIL": {
                        "value": "true"
                    },
                    "kLPFromLane0": {
                        "value": "false"
                    },
                    "kNoOfDataLanes": {
                        "value": "2"
                    }
                }
            },
            "axi_mem_intercon": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.xci",
                "inst_hier_path": "axi_mem_intercon",
                "xci_name": "system_axi_mem_intercon_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "1"
                    },
                    "SYNCHRONIZATION_STAGES": {
                        "value": "2"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "system_auto_pc_0",
                                "xci_path": "ip/system_auto_pc_0/system_auto_pc_0.xci",
                                "inst_hier_path": "axi_mem_intercon/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI3"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI4"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "axi_mem_intercon_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_axi_mem_intercon": {
                        "interface_ports": [
                            "M00_AXI",
                            "s00_couplers/M_AXI"
                        ]
                    }
                },
                "nets": {
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    },
                    "axi_mem_intercon_ACLK_net": {
                        "ports": [
                            "M00_ACLK",
                            "s00_couplers/M_ACLK"
                        ]
                    },
                    "axi_mem_intercon_ARESETN_net": {
                        "ports": [
                            "M00_ARESETN",
                            "s00_couplers/M_ARESETN"
                        ]
                    }
                }
            },
            "axi_mem_intercon_1": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/system_axi_mem_intercon_1_0/system_axi_mem_intercon_1_0.xci",
                "inst_hier_path": "axi_mem_intercon_1",
                "xci_name": "system_axi_mem_intercon_1_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "1"
                    },
                    "SYNCHRONIZATION_STAGES": {
                        "value": "2"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "system_auto_pc_1",
                                "xci_path": "ip/system_auto_pc_1/system_auto_pc_1.xci",
                                "inst_hier_path": "axi_mem_intercon_1/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI3"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI4"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "axi_mem_intercon_1_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_axi_mem_intercon_1": {
                        "interface_ports": [
                            "M00_AXI",
                            "s00_couplers/M_AXI"
                        ]
                    }
                },
                "nets": {
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    },
                    "axi_mem_intercon_1_ACLK_net": {
                        "ports": [
                            "M00_ACLK",
                            "s00_couplers/M_ACLK"
                        ]
                    },
                    "axi_mem_intercon_1_ARESETN_net": {
                        "ports": [
                            "M00_ARESETN",
                            "s00_couplers/M_ARESETN"
                        ]
                    }
                }
            },
            "axi_vdma_0": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "system_axi_vdma_0_0",
                "xci_path": "ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xci",
                "inst_hier_path": "axi_vdma_0",
                "parameters": {
                    "c_include_mm2s_dre": {
                        "value": "0"
                    },
                    "c_include_s2mm": {
                        "value": "1"
                    },
                    "c_m_axi_s2mm_data_width": {
                        "value": "64"
                    },
                    "c_m_axis_mm2s_tdata_width": {
                        "value": "24"
                    },
                    "c_mm2s_linebuffer_depth": {
                        "value": "1024"
                    },
                    "c_s2mm_genlock_mode": {
                        "value": "2"
                    },
                    "c_s2mm_linebuffer_depth": {
                        "value": "1024"
                    }
                },
                "interface_ports": {
                    "M_AXI_MM2S": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_MM2S",
                        "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xFFFFFFFF",
                            "width": "32"
                        }
                    },
                    "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xFFFFFFFF",
                            "width": "32"
                        }
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "Data_MM2S": {
                            "range": "4G",
                            "width": "32"
                        },
                        "Data_S2MM": {
                            "range": "4G",
                            "width": "32"
                        }
                    }
                }
            },
            "clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "system_clk_wiz_0_0",
                "xci_path": "ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci",
                "inst_hier_path": "clk_wiz_0",
                "parameters": {
                    "CLKOUT1_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT1_JITTER": {
                        "value": "174.353"
                    },
                    "CLKOUT1_PHASE_ERROR": {
                        "value": "132.063"
                    },
                    "CLKOUT1_REQUESTED_OUT_FREQ": {
                        "value": "50"
                    },
                    "CLKOUT2_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT2_JITTER": {
                        "value": "139.594"
                    },
                    "CLKOUT2_PHASE_ERROR": {
                        "value": "132.063"
                    },
                    "CLKOUT2_REQUESTED_OUT_FREQ": {
                        "value": "150"
                    },
                    "CLKOUT2_USED": {
                        "value": "true"
                    },
                    "CLKOUT3_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT3_JITTER": {
                        "value": "132.221"
                    },
                    "CLKOUT3_PHASE_ERROR": {
                        "value": "132.063"
                    },
                    "CLKOUT3_REQUESTED_OUT_FREQ": {
                        "value": "200"
                    },
                    "CLKOUT3_USED": {
                        "value": "true"
                    },
                    "CLKOUT4_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT5_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT6_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT7_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLK_OUT2_PORT": {
                        "value": "clk_out2"
                    },
                    "CLK_OUT3_PORT": {
                        "value": "clk_out3"
                    },
                    "MMCM_CLKFBOUT_MULT_F": {
                        "value": "6.000"
                    },
                    "MMCM_CLKIN1_PERIOD": {
                        "value": "10.0"
                    },
                    "MMCM_CLKIN2_PERIOD": {
                        "value": "10.0"
                    },
                    "MMCM_CLKOUT0_DIVIDE_F": {
                        "value": "12.000"
                    },
                    "MMCM_CLKOUT1_DIVIDE": {
                        "value": "4"
                    },
                    "MMCM_CLKOUT2_DIVIDE": {
                        "value": "3"
                    },
                    "MMCM_DIVCLK_DIVIDE": {
                        "value": "1"
                    },
                    "NUM_OUT_CLKS": {
                        "value": "3"
                    },
                    "PRIM_SOURCE": {
                        "value": "Global_buffer"
                    },
                    "RESET_PORT": {
                        "value": "reset"
                    },
                    "RESET_TYPE": {
                        "value": "ACTIVE_HIGH"
                    },
                    "SECONDARY_SOURCE": {
                        "value": "Single_ended_clock_capable_pin"
                    },
                    "USE_PHASE_ALIGNMENT": {
                        "value": "false"
                    },
                    "USE_RESET": {
                        "value": "false"
                    }
                }
            },
            "ps7_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/system_ps7_0_axi_periph_0/system_ps7_0_axi_periph_0.xci",
                "inst_hier_path": "ps7_0_axi_periph",
                "xci_name": "system_ps7_0_axi_periph_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "10"
                    },
                    "SYNCHRONIZATION_STAGES": {
                        "value": "2"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M01_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M02_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M03_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M04_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M05_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M06_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M07_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M08_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M09_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M01_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M01_ARESETN"
                            }
                        }
                    },
                    "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M02_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M02_ARESETN"
                            }
                        }
                    },
                    "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M03_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M03_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M03_ARESETN"
                            }
                        }
                    },
                    "M03_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M04_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M04_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M04_ARESETN"
                            }
                        }
                    },
                    "M04_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M05_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M05_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M05_ARESETN"
                            }
                        }
                    },
                    "M05_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M06_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M06_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M06_ARESETN"
                            }
                        }
                    },
                    "M06_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M07_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M07_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M07_ARESETN"
                            }
                        }
                    },
                    "M07_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M08_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M08_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M08_ARESETN"
                            }
                        }
                    },
                    "M08_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M09_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M09_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M09_ARESETN"
                            }
                        }
                    },
                    "M09_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "xci_name": "system_xbar_0",
                        "xci_path": "ip/system_xbar_0/system_xbar_0.xci",
                        "inst_hier_path": "ps7_0_axi_periph/xbar",
                        "parameters": {
                            "NUM_MI": {
                                "value": "10"
                            },
                            "NUM_SI": {
                                "value": "1"
                            },
                            "STRATEGY": {
                                "value": "0"
                            }
                        },
                        "interface_ports": {
                            "S00_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                    "M00_AXI",
                                    "M01_AXI",
                                    "M02_AXI",
                                    "M03_AXI",
                                    "M04_AXI",
                                    "M05_AXI",
                                    "M06_AXI",
                                    "M07_AXI",
                                    "M08_AXI",
                                    "M09_AXI"
                                ]
                            }
                        }
                    },
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "system_auto_pc_2",
                                "xci_path": "ip/system_auto_pc_2/system_auto_pc_2.xci",
                                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI4LITE"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI3"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    },
                    "m00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m00_couplers_to_m00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m01_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m01_couplers_to_m01_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m02_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m02_couplers_to_m02_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m03_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m03_couplers_to_m03_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m04_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m04_couplers_to_m04_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m05_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m05_couplers_to_m05_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m06_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m06_couplers_to_m06_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m07_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m07_couplers_to_m07_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m08_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m08_couplers_to_m08_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m09_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m09_couplers_to_m09_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "m00_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M00_AXI",
                            "m00_couplers/M_AXI"
                        ]
                    },
                    "m01_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M01_AXI",
                            "m01_couplers/M_AXI"
                        ]
                    },
                    "m02_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M02_AXI",
                            "m02_couplers/M_AXI"
                        ]
                    },
                    "m03_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M03_AXI",
                            "m03_couplers/M_AXI"
                        ]
                    },
                    "m04_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M04_AXI",
                            "m04_couplers/M_AXI"
                        ]
                    },
                    "m05_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M05_AXI",
                            "m05_couplers/M_AXI"
                        ]
                    },
                    "m06_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M06_AXI",
                            "m06_couplers/M_AXI"
                        ]
                    },
                    "m07_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M07_AXI",
                            "m07_couplers/M_AXI"
                        ]
                    },
                    "m08_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M08_AXI",
                            "m08_couplers/M_AXI"
                        ]
                    },
                    "m09_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M09_AXI",
                            "m09_couplers/M_AXI"
                        ]
                    },
                    "ps7_0_axi_periph_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_xbar": {
                        "interface_ports": [
                            "s00_couplers/M_AXI",
                            "xbar/S00_AXI"
                        ]
                    },
                    "xbar_to_m00_couplers": {
                        "interface_ports": [
                            "xbar/M00_AXI",
                            "m00_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m01_couplers": {
                        "interface_ports": [
                            "xbar/M01_AXI",
                            "m01_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m02_couplers": {
                        "interface_ports": [
                            "xbar/M02_AXI",
                            "m02_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m03_couplers": {
                        "interface_ports": [
                            "xbar/M03_AXI",
                            "m03_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m04_couplers": {
                        "interface_ports": [
                            "xbar/M04_AXI",
                            "m04_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m05_couplers": {
                        "interface_ports": [
                            "xbar/M05_AXI",
                            "m05_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m06_couplers": {
                        "interface_ports": [
                            "xbar/M06_AXI",
                            "m06_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m07_couplers": {
                        "interface_ports": [
                            "xbar/M07_AXI",
                            "m07_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m08_couplers": {
                        "interface_ports": [
                            "xbar/M08_AXI",
                            "m08_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m09_couplers": {
                        "interface_ports": [
                            "xbar/M09_AXI",
                            "m09_couplers/S_AXI"
                        ]
                    }
                },
                "nets": {
                    "M00_ACLK_1": {
                        "ports": [
                            "M00_ACLK",
                            "m00_couplers/M_ACLK"
                        ]
                    },
                    "M00_ARESETN_1": {
                        "ports": [
                            "M00_ARESETN",
                            "m00_couplers/M_ARESETN"
                        ]
                    },
                    "M01_ACLK_1": {
                        "ports": [
                            "M01_ACLK",
                            "m01_couplers/M_ACLK"
                        ]
                    },
                    "M01_ARESETN_1": {
                        "ports": [
                            "M01_ARESETN",
                            "m01_couplers/M_ARESETN"
                        ]
                    },
                    "M02_ACLK_1": {
                        "ports": [
                            "M02_ACLK",
                            "m02_couplers/M_ACLK"
                        ]
                    },
                    "M02_ARESETN_1": {
                        "ports": [
                            "M02_ARESETN",
                            "m02_couplers/M_ARESETN"
                        ]
                    },
                    "M03_ACLK_1": {
                        "ports": [
                            "M03_ACLK",
                            "m03_couplers/M_ACLK"
                        ]
                    },
                    "M03_ARESETN_1": {
                        "ports": [
                            "M03_ARESETN",
                            "m03_couplers/M_ARESETN"
                        ]
                    },
                    "M04_ACLK_1": {
                        "ports": [
                            "M04_ACLK",
                            "m04_couplers/M_ACLK"
                        ]
                    },
                    "M04_ARESETN_1": {
                        "ports": [
                            "M04_ARESETN",
                            "m04_couplers/M_ARESETN"
                        ]
                    },
                    "M05_ACLK_1": {
                        "ports": [
                            "M05_ACLK",
                            "m05_couplers/M_ACLK"
                        ]
                    },
                    "M05_ARESETN_1": {
                        "ports": [
                            "M05_ARESETN",
                            "m05_couplers/M_ARESETN"
                        ]
                    },
                    "M06_ACLK_1": {
                        "ports": [
                            "M06_ACLK",
                            "m06_couplers/M_ACLK"
                        ]
                    },
                    "M06_ARESETN_1": {
                        "ports": [
                            "M06_ARESETN",
                            "m06_couplers/M_ARESETN"
                        ]
                    },
                    "M07_ACLK_1": {
                        "ports": [
                            "M07_ACLK",
                            "m07_couplers/M_ACLK"
                        ]
                    },
                    "M07_ARESETN_1": {
                        "ports": [
                            "M07_ARESETN",
                            "m07_couplers/M_ARESETN"
                        ]
                    },
                    "M08_ACLK_1": {
                        "ports": [
                            "M08_ACLK",
                            "m08_couplers/M_ACLK"
                        ]
                    },
                    "M08_ARESETN_1": {
                        "ports": [
                            "M08_ARESETN",
                            "m08_couplers/M_ARESETN"
                        ]
                    },
                    "M09_ACLK_1": {
                        "ports": [
                            "M09_ACLK",
                            "m09_couplers/M_ACLK"
                        ]
                    },
                    "M09_ARESETN_1": {
                        "ports": [
                            "M09_ARESETN",
                            "m09_couplers/M_ARESETN"
                        ]
                    },
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    },
                    "ps7_0_axi_periph_ACLK_net": {
                        "ports": [
                            "ACLK",
                            "xbar/aclk",
                            "s00_couplers/M_ACLK",
                            "m00_couplers/S_ACLK",
                            "m01_couplers/S_ACLK",
                            "m02_couplers/S_ACLK",
                            "m03_couplers/S_ACLK",
                            "m04_couplers/S_ACLK",
                            "m05_couplers/S_ACLK",
                            "m06_couplers/S_ACLK",
                            "m07_couplers/S_ACLK",
                            "m08_couplers/S_ACLK",
                            "m09_couplers/S_ACLK"
                        ]
                    },
                    "ps7_0_axi_periph_ARESETN_net": {
                        "ports": [
                            "ARESETN",
                            "xbar/aresetn",
                            "s00_couplers/M_ARESETN",
                            "m00_couplers/S_ARESETN",
                            "m01_couplers/S_ARESETN",
                            "m02_couplers/S_ARESETN",
                            "m03_couplers/S_ARESETN",
                            "m04_couplers/S_ARESETN",
                            "m05_couplers/S_ARESETN",
                            "m06_couplers/S_ARESETN",
                            "m07_couplers/S_ARESETN",
                            "m08_couplers/S_ARESETN",
                            "m09_couplers/S_ARESETN"
                        ]
                    }
                }
            },
            "v_axi4s_vid_out_0": {
                "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
                "xci_name": "system_v_axi4s_vid_out_0_0",
                "xci_path": "ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.xci",
                "inst_hier_path": "v_axi4s_vid_out_0",
                "parameters": {
                    "C_HAS_ASYNC_CLK": {
                        "value": "1"
                    },
                    "C_VTG_MASTER_SLAVE": {
                        "value": "1"
                    }
                }
            },
            "video_dynclk": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "system_video_dynclk_0",
                "xci_path": "ip/system_video_dynclk_0/system_video_dynclk_0.xci",
                "inst_hier_path": "video_dynclk",
                "parameters": {
                    "CLKOUT1_DRIVES": {
                        "value": "No_buffer"
                    },
                    "CLKOUT1_JITTER": {
                        "value": "232.529"
                    },
                    "CLKOUT1_PHASE_ERROR": {
                        "value": "322.999"
                    },
                    "CLKOUT1_REQUESTED_OUT_FREQ": {
                        "value": "742.5"
                    },
                    "CLKOUT2_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT3_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT4_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT5_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT6_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLKOUT7_DRIVES": {
                        "value": "BUFG"
                    },
                    "CLK_OUT1_PORT": {
                        "value": "pxl_clk_5x"
                    },
                    "FEEDBACK_SOURCE": {
                        "value": "FDBK_ONCHIP"
                    },
                    "MMCM_CLKFBOUT_MULT_F": {
                        "value": "37.125"
                    },
                    "MMCM_CLKIN1_PERIOD": {
                        "value": "10.000"
                    },
                    "MMCM_CLKIN2_PERIOD": {
                        "value": "10.000"
                    },
                    "MMCM_CLKOUT0_DIVIDE_F": {
                        "value": "1.000"
                    },
                    "MMCM_DIVCLK_DIVIDE": {
                        "value": "5"
                    },
                    "PRIM_SOURCE": {
                        "value": "No_buffer"
                    },
                    "SECONDARY_SOURCE": {
                        "value": "Single_ended_clock_capable_pin"
                    },
                    "USE_DYN_RECONFIG": {
                        "value": "true"
                    },
                    "USE_FREQ_SYNTH": {
                        "value": "true"
                    },
                    "USE_PHASE_ALIGNMENT": {
                        "value": "false"
                    }
                },
                "interface_ports": {
                    "s_axi_lite": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "s_axi_lite"
                    }
                },
                "addressing": {
                    "memory_maps": {
                        "s_axi_lite": {
                            "address_blocks": {
                                "Reg": {
                                    "base_address": "0",
                                    "range": "64K",
                                    "width": "16",
                                    "usage": "register"
                                }
                            }
                        }
                    }
                }
            },
            "vtg": {
                "vlnv": "xilinx.com:ip:v_tc:6.2",
                "xci_name": "system_vtg_0",
                "xci_path": "ip/system_vtg_0/system_vtg_0.xci",
                "inst_hier_path": "vtg",
                "parameters": {
                    "VIDEO_MODE": {
                        "value": "720p"
                    },
                    "enable_detection": {
                        "value": "false"
                    }
                }
            },
            "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_xlconcat_0_0",
                "xci_path": "ip/system_xlconcat_0_0/system_xlconcat_0_0.xci",
                "inst_hier_path": "xlconcat_0",
                "parameters": {
                    "NUM_PORTS": {
                        "value": "3"
                    },
                    "dout_width": {
                        "value": "3"
                    }
                }
            },
            "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_0_0",
                "xci_path": "ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci",
                "inst_hier_path": "axi_gpio_0",
                "parameters": {
                    "C_ALL_OUTPUTS": {
                        "value": "1"
                    },
                    "C_GPIO_WIDTH": {
                        "value": "1"
                    }
                }
            },
            "motor_steer_ctrl_0": {
                "vlnv": "user.org:user:motor_steer_ctrl:1.0",
                "xci_name": "system_motor_steer_ctrl_0_1",
                "xci_path": "ip/system_motor_steer_ctrl_0_1/system_motor_steer_ctrl_0_1.xci",
                "inst_hier_path": "motor_steer_ctrl_0"
            },
            "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_1_0",
                "xci_path": "ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xci",
                "inst_hier_path": "axi_gpio_1",
                "parameters": {
                    "C_ALL_OUTPUTS": {
                        "value": "1"
                    },
                    "C_GPIO_WIDTH": {
                        "value": "8"
                    }
                }
            },
            "videoprocessor_0": {
                "vlnv": "user.org:user:videoprocessor:2.0",
                "xci_name": "system_videoprocessor_0_0",
                "xci_path": "ip/system_videoprocessor_0_0/system_videoprocessor_0_0.xci",
                "inst_hier_path": "videoprocessor_0"
            }
        },
        "interface_nets": {
            "AXI_BayerToRGB_1_AXI_Stream_Master": {
                "interface_ports": [
                    "AXI_BayerToRGB_1/AXI_Stream_Master",
                    "AXI_GammaCorrection_0/s_axis_video"
                ]
            },
            "AXI_GammaCorrection_0_m_axis_video": {
                "interface_ports": [
                    "AXI_GammaCorrection_0/m_axis_video",
                    "axi_vdma_0/S_AXIS_S2MM"
                ]
            },
            "MIPI_CSI_2_RX_0_m_axis_video": {
                "interface_ports": [
                    "AXI_BayerToRGB_1/AXI_Slave_Interface",
                    "MIPI_CSI_2_RX_0/m_axis_video"
                ]
            },
            "MIPI_D_PHY_RX_0_D_PHY_PPI": {
                "interface_ports": [
                    "MIPI_CSI_2_RX_0/rx_mipi_ppi",
                    "MIPI_D_PHY_RX_0/D_PHY_PPI"
                ]
            },
            "axi_mem_intercon_1_M00_AXI": {
                "interface_ports": [
                    "axi_mem_intercon_1/M00_AXI",
                    "processing_system7_0/S_AXI_HP2"
                ]
            },
            "axi_mem_intercon_M00_AXI": {
                "interface_ports": [
                    "axi_mem_intercon/M00_AXI",
                    "processing_system7_0/S_AXI_HP0"
                ]
            },
            "axi_vdma_0_M_AXIS_MM2S": {
                "interface_ports": [
                    "axi_vdma_0/M_AXIS_MM2S",
                    "v_axi4s_vid_out_0/video_in"
                ]
            },
            "axi_vdma_0_M_AXI_MM2S": {
                "interface_ports": [
                    "axi_mem_intercon/S00_AXI",
                    "axi_vdma_0/M_AXI_MM2S"
                ]
            },
            "axi_vdma_0_M_AXI_S2MM": {
                "interface_ports": [
                    "axi_mem_intercon_1/S00_AXI",
                    "axi_vdma_0/M_AXI_S2MM"
                ]
            },
            "dphy_hs_clock_1": {
                "interface_ports": [
                    "dphy_hs_clock",
                    "MIPI_D_PHY_RX_0/dphy_hs_clock"
                ]
            },
            "processing_system7_0_DDR": {
                "interface_ports": [
                    "DDR",
                    "processing_system7_0/DDR"
                ]
            },
            "processing_system7_0_FIXED_IO": {
                "interface_ports": [
                    "FIXED_IO",
                    "processing_system7_0/FIXED_IO"
                ]
            },
            "processing_system7_0_GPIO_0": {
                "interface_ports": [
                    "cam_gpio",
                    "processing_system7_0/GPIO_0"
                ]
            },
            "processing_system7_0_IIC_0": {
                "interface_ports": [
                    "cam_iic",
                    "processing_system7_0/IIC_0"
                ]
            },
            "processing_system7_0_M_AXI_GP0": {
                "interface_ports": [
                    "processing_system7_0/M_AXI_GP0",
                    "ps7_0_axi_periph/S00_AXI"
                ]
            },
            "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                    "axi_vdma_0/S_AXI_LITE",
                    "ps7_0_axi_periph/M00_AXI"
                ]
            },
            "ps7_0_axi_periph_M01_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M01_AXI",
                    "video_dynclk/s_axi_lite"
                ]
            },
            "ps7_0_axi_periph_M02_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M02_AXI",
                    "vtg/ctrl"
                ]
            },
            "ps7_0_axi_periph_M03_AXI": {
                "interface_ports": [
                    "MIPI_D_PHY_RX_0/S_AXI_LITE",
                    "ps7_0_axi_periph/M03_AXI"
                ]
            },
            "ps7_0_axi_periph_M04_AXI": {
                "interface_ports": [
                    "MIPI_CSI_2_RX_0/S_AXI_LITE",
                    "ps7_0_axi_periph/M04_AXI"
                ]
            },
            "ps7_0_axi_periph_M05_AXI": {
                "interface_ports": [
                    "AXI_GammaCorrection_0/s_axil",
                    "ps7_0_axi_periph/M05_AXI"
                ]
            },
            "ps7_0_axi_periph_M06_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M06_AXI",
                    "videoprocessor_0/S00_AXI"
                ]
            },
            "ps7_0_axi_periph_M07_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M07_AXI",
                    "axi_gpio_0/S_AXI"
                ]
            },
            "ps7_0_axi_periph_M08_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M08_AXI",
                    "motor_steer_ctrl_0/S00_AXI"
                ]
            },
            "ps7_0_axi_periph_M09_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M09_AXI",
                    "axi_gpio_1/S_AXI"
                ]
            },
            "rgb2dvi_0_TMDS": {
                "interface_ports": [
                    "hdmi_tx",
                    "rgb2dvi_0/TMDS"
                ]
            },
            "v_tc_0_vtiming_out": {
                "interface_ports": [
                    "v_axi4s_vid_out_0/vtiming_in",
                    "vtg/vtiming_out"
                ]
            }
        },
        "nets": {
            "DVIClocking_0_SerialClk": {
                "ports": [
                    "DVIClocking_0/SerialClk",
                    "rgb2dvi_0/SerialClk"
                ]
            },
            "DVIClocking_0_aLockedOut": {
                "ports": [
                    "DVIClocking_0/aLockedOut",
                    "rst_vid_clk_dyn/dcm_locked"
                ]
            },
            "MIPI_D_PHY_RX_0_RxByteClkHS": {
                "ports": [
                    "MIPI_D_PHY_RX_0/RxByteClkHS",
                    "MIPI_CSI_2_RX_0/RxByteClkHS"
                ]
            },
            "PixelClk_Generator_clk_out1": {
                "ports": [
                    "DVIClocking_0/PixelClk",
                    "rgb2dvi_0/PixelClk",
                    "rst_vid_clk_dyn/slowest_sync_clk",
                    "v_axi4s_vid_out_0/vid_io_out_clk",
                    "vtg/clk",
                    "videoprocessor_0/PixelClk"
                ]
            },
            "axi_gpio_0_gpio_io_o": {
                "ports": [
                    "axi_gpio_0/gpio_io_o",
                    "debug"
                ]
            },
            "axi_gpio_1_gpio_io_o": {
                "ports": [
                    "axi_gpio_1/gpio_io_o",
                    "controls"
                ]
            },
            "axi_vdma_0_mm2s_introut": {
                "ports": [
                    "axi_vdma_0/mm2s_introut",
                    "xlconcat_0/In1"
                ]
            },
            "axi_vdma_0_s2mm_introut": {
                "ports": [
                    "axi_vdma_0/s2mm_introut",
                    "xlconcat_0/In2"
                ]
            },
            "clk_wiz_0_locked": {
                "ports": [
                    "clk_wiz_0/locked",
                    "rst_clk_wiz_0_50M/dcm_locked"
                ]
            },
            "clk_wiz_1_locked": {
                "ports": [
                    "video_dynclk/locked",
                    "DVIClocking_0/aLockedIn"
                ]
            },
            "clk_wiz_1_pxl_clk_5x": {
                "ports": [
                    "video_dynclk/pxl_clk_5x",
                    "DVIClocking_0/PixelClk5X"
                ]
            },
            "dphy_clk_lp_n_1": {
                "ports": [
                    "dphy_clk_lp_n",
                    "MIPI_D_PHY_RX_0/dphy_clk_lp_n"
                ]
            },
            "dphy_clk_lp_p_1": {
                "ports": [
                    "dphy_clk_lp_p",
                    "MIPI_D_PHY_RX_0/dphy_clk_lp_p"
                ]
            },
            "dphy_data_hs_n_1": {
                "ports": [
                    "dphy_data_hs_n",
                    "MIPI_D_PHY_RX_0/dphy_data_hs_n"
                ]
            },
            "dphy_data_hs_p_1": {
                "ports": [
                    "dphy_data_hs_p",
                    "MIPI_D_PHY_RX_0/dphy_data_hs_p"
                ]
            },
            "dphy_data_lp_n_1": {
                "ports": [
                    "dphy_data_lp_n",
                    "MIPI_D_PHY_RX_0/dphy_data_lp_n"
                ]
            },
            "dphy_data_lp_p_1": {
                "ports": [
                    "dphy_data_lp_p",
                    "MIPI_D_PHY_RX_0/dphy_data_lp_p"
                ]
            },
            "mm_clk_150": {
                "ports": [
                    "clk_wiz_0/clk_out2",
                    "AXI_BayerToRGB_1/StreamClk",
                    "AXI_GammaCorrection_0/StreamClk",
                    "processing_system7_0/S_AXI_HP0_ACLK",
                    "processing_system7_0/S_AXI_HP2_ACLK",
                    "MIPI_CSI_2_RX_0/video_aclk",
                    "axi_mem_intercon/ACLK",
                    "axi_mem_intercon/S00_ACLK",
                    "axi_mem_intercon/M00_ACLK",
                    "axi_mem_intercon_1/ACLK",
                    "axi_mem_intercon_1/S00_ACLK",
                    "axi_mem_intercon_1/M00_ACLK",
                    "axi_vdma_0/m_axi_mm2s_aclk",
                    "axi_vdma_0/m_axis_mm2s_aclk",
                    "axi_vdma_0/m_axi_s2mm_aclk",
                    "axi_vdma_0/s_axis_s2mm_aclk",
                    "v_axi4s_vid_out_0/aclk"
                ]
            },
            "motor_steer_ctrl_0_pwm_motor": {
                "ports": [
                    "motor_steer_ctrl_0/pwm_motor",
                    "pwm_motor2",
                    "pwm_motor1"
                ]
            },
            "motor_steer_ctrl_0_pwm_steer": {
                "ports": [
                    "motor_steer_ctrl_0/pwm_steer",
                    "pwm_steer"
                ]
            },
            "processing_system7_0_FCLK_CLK0": {
                "ports": [
                    "processing_system7_0/FCLK_CLK0",
                    "clk_wiz_0/clk_in1",
                    "video_dynclk/clk_in1"
                ]
            },
            "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                    "processing_system7_0/FCLK_RESET0_N",
                    "rst_clk_wiz_0_50M/ext_reset_in",
                    "rst_vid_clk_dyn/ext_reset_in"
                ]
            },
            "ref_clk_200": {
                "ports": [
                    "clk_wiz_0/clk_out3",
                    "MIPI_D_PHY_RX_0/RefClk"
                ]
            },
            "rst_clk_wiz_0_50M_interconnect_aresetn": {
                "ports": [
                    "rst_clk_wiz_0_50M/interconnect_aresetn",
                    "axi_mem_intercon/ARESETN",
                    "axi_mem_intercon_1/ARESETN",
                    "ps7_0_axi_periph/ARESETN"
                ]
            },
            "rst_clk_wiz_0_50M_peripheral_aresetn": {
                "ports": [
                    "rst_clk_wiz_0_50M/peripheral_aresetn",
                    "AXI_BayerToRGB_1/sStreamReset_n",
                    "AXI_GammaCorrection_0/aAxiLiteReset_n",
                    "AXI_GammaCorrection_0/sStreamReset_n",
                    "MIPI_CSI_2_RX_0/s_axi_lite_aresetn",
                    "MIPI_D_PHY_RX_0/s_axi_lite_aresetn",
                    "axi_mem_intercon/S00_ARESETN",
                    "axi_mem_intercon/M00_ARESETN",
                    "axi_mem_intercon_1/S00_ARESETN",
                    "axi_mem_intercon_1/M00_ARESETN",
                    "axi_vdma_0/axi_resetn",
                    "ps7_0_axi_periph/S00_ARESETN",
                    "ps7_0_axi_periph/M00_ARESETN",
                    "ps7_0_axi_periph/M01_ARESETN",
                    "ps7_0_axi_periph/M02_ARESETN",
                    "ps7_0_axi_periph/M03_ARESETN",
                    "ps7_0_axi_periph/M04_ARESETN",
                    "ps7_0_axi_periph/M05_ARESETN",
                    "v_axi4s_vid_out_0/aresetn",
                    "video_dynclk/s_axi_aresetn",
                    "vtg/s_axi_aresetn",
                    "ps7_0_axi_periph/M06_ARESETN",
                    "axi_gpio_0/s_axi_aresetn",
                    "ps7_0_axi_periph/M07_ARESETN",
                    "ps7_0_axi_periph/M08_ARESETN",
                    "motor_steer_ctrl_0/s00_axi_aresetn",
                    "ps7_0_axi_periph/M09_ARESETN",
                    "axi_gpio_1/s_axi_aresetn",
                    "videoprocessor_0/s00_axi_aresetn"
                ]
            },
            "rst_clk_wiz_0_50M_peripheral_reset": {
                "ports": [
                    "rst_clk_wiz_0_50M/peripheral_reset",
                    "MIPI_D_PHY_RX_0/aRst"
                ]
            },
            "rst_vid_clk_dyn_peripheral_aresetn": {
                "ports": [
                    "rst_vid_clk_dyn/peripheral_aresetn",
                    "vtg/resetn"
                ]
            },
            "rst_vid_clk_dyn_peripheral_reset": {
                "ports": [
                    "rst_vid_clk_dyn/peripheral_reset",
                    "v_axi4s_vid_out_0/vid_io_out_reset"
                ]
            },
            "s_axil_clk_50": {
                "ports": [
                    "clk_wiz_0/clk_out1",
                    "AXI_GammaCorrection_0/AxiLiteClk",
                    "processing_system7_0/M_AXI_GP0_ACLK",
                    "rst_clk_wiz_0_50M/slowest_sync_clk",
                    "MIPI_CSI_2_RX_0/s_axi_lite_aclk",
                    "MIPI_D_PHY_RX_0/s_axi_lite_aclk",
                    "axi_vdma_0/s_axi_lite_aclk",
                    "ps7_0_axi_periph/ACLK",
                    "ps7_0_axi_periph/S00_ACLK",
                    "ps7_0_axi_periph/M00_ACLK",
                    "ps7_0_axi_periph/M01_ACLK",
                    "ps7_0_axi_periph/M02_ACLK",
                    "ps7_0_axi_periph/M03_ACLK",
                    "ps7_0_axi_periph/M04_ACLK",
                    "ps7_0_axi_periph/M05_ACLK",
                    "video_dynclk/s_axi_aclk",
                    "vtg/s_axi_aclk",
                    "ps7_0_axi_periph/M06_ACLK",
                    "axi_gpio_0/s_axi_aclk",
                    "ps7_0_axi_periph/M07_ACLK",
                    "ps7_0_axi_periph/M08_ACLK",
                    "motor_steer_ctrl_0/s00_axi_aclk",
                    "ps7_0_axi_periph/M09_ACLK",
                    "axi_gpio_1/s_axi_aclk",
                    "videoprocessor_0/s00_axi_aclk"
                ]
            },
            "sel_1": {
                "ports": [
                    "sel",
                    "videoprocessor_0/sel"
                ]
            },
            "v_axi4s_vid_out_0_locked": {
                "ports": [
                    "v_axi4s_vid_out_0/locked",
                    "rgb2dvi_0/aRst_n"
                ]
            },
            "v_axi4s_vid_out_0_vid_active_video": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_active_video",
                    "videoprocessor_0/vid_active_video_in"
                ]
            },
            "v_axi4s_vid_out_0_vid_data": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_data",
                    "videoprocessor_0/vid_data_in"
                ]
            },
            "v_axi4s_vid_out_0_vid_field_id": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_field_id",
                    "vid_field_id",
                    "videoprocessor_0/vid_field_id_in"
                ]
            },
            "v_axi4s_vid_out_0_vid_hblank": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_hblank",
                    "vid_hblank",
                    "videoprocessor_0/vid_hblank_in"
                ]
            },
            "v_axi4s_vid_out_0_vid_hsync": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_hsync",
                    "videoprocessor_0/vid_hsync_in"
                ]
            },
            "v_axi4s_vid_out_0_vid_vblank": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_vblank",
                    "vid_vblank",
                    "videoprocessor_0/vid_vblank_in"
                ]
            },
            "v_axi4s_vid_out_0_vid_vsync": {
                "ports": [
                    "v_axi4s_vid_out_0/vid_vsync",
                    "videoprocessor_0/vid_vsync_in"
                ]
            },
            "v_axi4s_vid_out_0_vtg_ce": {
                "ports": [
                    "v_axi4s_vid_out_0/vtg_ce",
                    "vtg/gen_clken"
                ]
            },
            "v_tc_0_irq": {
                "ports": [
                    "vtg/irq",
                    "xlconcat_0/In0"
                ]
            },
            "videoprocessor_0_done": {
                "ports": [
                    "videoprocessor_0/done",
                    "done"
                ]
            },
            "videoprocessor_0_test": {
                "ports": [
                    "videoprocessor_0/test",
                    "test"
                ]
            },
            "videoprocessor_0_vid_active_video_out": {
                "ports": [
                    "videoprocessor_0/vid_active_video_out",
                    "vid_active_video",
                    "rgb2dvi_0/vid_pVDE"
                ]
            },
            "videoprocessor_0_vid_data_out": {
                "ports": [
                    "videoprocessor_0/vid_data_out",
                    "rgb2dvi_0/vid_pData"
                ]
            },
            "videoprocessor_0_vid_hsync_out": {
                "ports": [
                    "videoprocessor_0/vid_hsync_out",
                    "vid_hsync",
                    "rgb2dvi_0/vid_pHSync"
                ]
            },
            "videoprocessor_0_vid_vsync_out": {
                "ports": [
                    "videoprocessor_0/vid_vsync_out",
                    "vid_vsync",
                    "rgb2dvi_0/vid_pVSync"
                ]
            },
            "xlconcat_0_dout": {
                "ports": [
                    "xlconcat_0/dout",
                    "processing_system7_0/IRQ_F2P"
                ]
            }
        },
        "addressing": {
            "/processing_system7_0": {
                "address_spaces": {
                    "Data": {
                        "segments": {
                            "SEG_AXI_GammaCorrection_0_reg0": {
                                "address_block": "/AXI_GammaCorrection_0/s_axil/reg0",
                                "offset": "0x43C40000",
                                "range": "64K"
                            },
                            "SEG_MIPI_CSI_2_RX_0_S_AXI_LITE_reg": {
                                "address_block": "/MIPI_CSI_2_RX_0/S_AXI_LITE/S_AXI_LITE_reg",
                                "offset": "0x43C30000",
                                "range": "64K",
                                "offset_base_param": "C_S_AXI_LITE_BASEADDR",
                                "offset_high_param": "C_S_AXI_LITE_HIGHADDR"
                            },
                            "SEG_MIPI_D_PHY_RX_0_S_AXI_LITE_reg": {
                                "address_block": "/MIPI_D_PHY_RX_0/S_AXI_LITE/S_AXI_LITE_reg",
                                "offset": "0x43C20000",
                                "range": "64K",
                                "offset_base_param": "C_S_AXI_LITE_BASEADDR",
                                "offset_high_param": "C_S_AXI_LITE_HIGHADDR"
                            },
                            "SEG_axi_gpio_0_Reg": {
                                "address_block": "/axi_gpio_0/S_AXI/Reg",
                                "offset": "0x41200000",
                                "range": "64K"
                            },
                            "SEG_axi_gpio_1_Reg": {
                                "address_block": "/axi_gpio_1/S_AXI/Reg",
                                "offset": "0x41210000",
                                "range": "64K"
                            },
                            "SEG_axi_vdma_0_Reg": {
                                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                                "offset": "0x43000000",
                                "range": "64K"
                            },
                            "SEG_motor_steer_ctrl_0_S00_AXI_reg": {
                                "address_block": "/motor_steer_ctrl_0/S00_AXI/S00_AXI_reg",
                                "offset": "0x43C60000",
                                "range": "64K",
                                "offset_base_param": "C_S00_AXI_BASEADDR",
                                "offset_high_param": "C_S00_AXI_HIGHADDR"
                            },
                            "SEG_video_dynclk_Reg": {
                                "address_block": "/video_dynclk/s_axi_lite/Reg",
                                "offset": "0x43C00000",
                                "range": "64K"
                            },
                            "SEG_videoprocessor_0_S00_AXI_reg": {
                                "address_block": "/videoprocessor_0/S00_AXI/S00_AXI_reg",
                                "offset": "0x43C50000",
                                "range": "64K",
                                "offset_base_param": "C_S00_AXI_BASEADDR",
                                "offset_high_param": "C_S00_AXI_HIGHADDR"
                            },
                            "SEG_vtg_Reg": {
                                "address_block": "/vtg/ctrl/Reg",
                                "offset": "0x43C10000",
                                "range": "64K"
                            }
                        }
                    }
                }
            },
            "/axi_vdma_0": {
                "address_spaces": {
                    "Data_MM2S": {
                        "segments": {
                            "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                                "offset": "0x00000000",
                                "range": "1G"
                            }
                        }
                    },
                    "Data_S2MM": {
                        "segments": {
                            "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                                "offset": "0x00000000",
                                "range": "1G"
                            }
                        }
                    }
                }
            }
        }
    }
}