cscope 15 $HOME/workspace/yuanzi/01-demo_soruce/01-bare-example/21_adc               0003415993
	@bsp/adc/bsp_adc.c

11 
	~"b•_adc.h
"

12 
	~"b•_dñay.h
"

13 
	~"°dio.h
"

20 
	$adc1ch1_öô
()

22 
ªt
 = 0;

40 
ADC1
->
CFG
 = 0;

41 
ADC1
->
CFG
 |= (2 << 2) | (3 << 0);

53 
ADC1
->
GC
 = 0;

54 
ADC1
->
GC
 |= 1 << 0;

57 if(
	`adc1_autoˇlibøti⁄
(Ë!
kSètus_Suc˚ss
)

58 
ªt
 = -1;

60  
ªt
;

61 
	}
}

68 
°©us_t
 
	$adc1_autoˇlibøti⁄
()

70 
°©us_t
 
ªt
 = 
kSètus_Suc˚ss
;

72 
ADC1
->
GS
 |= (1 << 2);

73 
ADC1
->
GC
 |= (1 << 7);

76 (
ADC1
->
GC
 & (1 << 7)) != 0) {

78 if((
ADC1
->
GS
 & (1 << 2)) != 0) {

79 
ªt
 = 
kSètus_Faû
;

85 if((
ADC1
->
HS
 & (1 << 0)) == 0)

86 
ªt
 = 
kSètus_Faû
;

89 if((
ADC1
->
GS
 & (1 << 2)) != 0)

90 
ªt
 = 
kSètus_Faû
;

92  
ªt
;

93 
	}
}

100 
	$gëadc_vÆue
()

104 
ADC1
->
HC
[0] = 0;

105 
ADC1
->
HC
[0] |= (1 << 0);

107 (
ADC1
->
HS
 & (1 << 0)) == 0);

109  
ADC1
->
R
[0];

110 
	}
}

117 
	$gëadc_avîage
(
times
)

119 
ãmp_vÆ
 = 0;

120 
t
;

121 
t
 = 0;Å < 
times
;Å++){

122 
ãmp_vÆ
 +
	`gëadc_vÆue
();

123 
	`dñayms
(5);

125  
ãmp_vÆ
 / 
times
;

126 
	}
}

133 
	$gëadc_vﬁt
()

135 
adcvÆue
=0;

136 
ªt
 = 0;

137 
adcvÆue
 = 
	`gëadc_avîage
(5);

138 
ªt
 = ()
adcvÆue
 * (3300.0f / 4096.0f);

139  
ªt
;

140 
	}
}

	@bsp/adc/bsp_adc.h

1 #i‚de‡
__ADC_H


2 
	#__ADC_H


	)

13 
	~"imx6ul.h
"

15 
adc1ch1_öô
();

16 
°©us_t
 
adc1_autoˇlibøti⁄
();

17 
uöt32_t
 
gëadc_vÆue
();

18 
gëadc_avîage
(
times
);

19 
gëadc_vﬁt
();

	@bsp/ap3216c/bsp_ap3216c.c

11 
	~"b•_≠3216c.h
"

12 
	~"b•_i2c.h
"

13 
	~"b•_dñay.h
"

14 
	~"cc.h
"

15 
	~"°dio.h
"

22 
	$≠3216c_öô
()

24 
d©a
 = 0;

30 
	`IOMUXC_SëPöMux
(
IOMUXC_UART4_TX_DATA_I2C1_SCL
, 1);

31 
	`IOMUXC_SëPöMux
(
IOMUXC_UART4_RX_DATA_I2C1_SDA
, 1);

43 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART4_TX_DATA_I2C1_SCL
, 0x70B0);

44 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART4_RX_DATA_I2C1_SDA
, 0X70B0);

46 
	`i2c_öô
(
I2C1
);

49 
	`≠3216c_wrôe⁄ebyã
(
AP3216C_ADDR
, 
AP3216C_SYSTEMCONG
, 0X04);

50 
	`dñayms
(50);

51 
	`≠3216c_wrôe⁄ebyã
(
AP3216C_ADDR
, 
AP3216C_SYSTEMCONG
, 0X03);

52 
d©a
 = 
	`≠3216c_ªad⁄ebyã
(
AP3216C_ADDR
, 
AP3216C_SYSTEMCONG
);

53 if(
d©a
 == 0X03)

57 
	}
}

66 
	$≠3216c_wrôe⁄ebyã
(
addr
,
ªg
, 
d©a
)

68 
°©us
=0;

69 
wrôed©a
=
d©a
;

70 
i2c_å™s„r
 
ma°îX„r
;

73 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

74 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Wrôe
;

75 
ma°îX„r
.
subaddªss
 = 
ªg
;

76 
ma°îX„r
.
subaddªssSize
 = 1;

77 
ma°îX„r
.
d©a
 = &
wrôed©a
;

78 
ma°îX„r
.
d©aSize
 = 1;

80 if(
	`i2c_ma°î_å™s„r
(
I2C1
, &
ma°îX„r
))

81 
°©us
=1;

83  
°©us
;

84 
	}
}

92 
	$≠3216c_ªad⁄ebyã
(
addr
,
ªg
)

94 
vÆ
=0;

96 
i2c_å™s„r
 
ma°îX„r
;

97 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

98 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Ród
;

99 
ma°îX„r
.
subaddªss
 = 
ªg
;

100 
ma°îX„r
.
subaddªssSize
 = 1;

101 
ma°îX„r
.
d©a
 = &
vÆ
;

102 
ma°îX„r
.
d©aSize
 = 1;

103 
	`i2c_ma°î_å™s„r
(
I2C1
, &
ma°îX„r
);

105  
vÆ
;

106 
	}
}

116 
	$≠3216c_ªadd©a
(*
ú
, *
ps
, *
Æs
)

118 
buf
[6];

119 
i
;

122 
i
 = 0; i < 6; i++)

124 
buf
[
i
] = 
	`≠3216c_ªad⁄ebyã
(
AP3216C_ADDR
, 
AP3216C_IRDATALOW
 + i);

127 if(
buf
[0] & 0X80)

128 *
ú
 = 0;

130 *
ú
 = (()
buf
[1] << 2) | (buf[0] & 0X03);

132 *
Æs
 = (()
buf
[3] << 8) | buf[2];

134 if(
buf
[4] & 0x40)

135 *
ps
 = 0;

137 *
ps
 = (()(
buf
[5] & 0X3F) << 4) | (buf[4] & 0X0F);

138 
	}
}

	@bsp/ap3216c/bsp_ap3216c.h

1 #i‚de‡
_BSP_AP3216C_H


2 
	#_BSP_AP3216C_H


	)

13 
	~"imx6ul.h
"

15 
	#AP3216C_ADDR
 0X1E

	)

18 
	#AP3216C_SYSTEMCONG
 0x00

	)

19 
	#AP3216C_INTSTATUS
 0X01

	)

20 
	#AP3216C_INTCLEAR
 0X02

	)

21 
	#AP3216C_IRDATALOW
 0x0A

	)

22 
	#AP3216C_IRDATAHIGH
 0x0B

	)

23 
	#AP3216C_ALSDATALOW
 0x0C

	)

24 
	#AP3216C_ALSDATAHIGH
 0X0D

	)

25 
	#AP3216C_PSDATALOW
 0X0E

	)

26 
	#AP3216C_PSDATAHIGH
 0X0F

	)

29 
≠3216c_öô
();

30 
≠3216c_ªad⁄ebyã
(
addr
,
ªg
);

31 
≠3216c_wrôe⁄ebyã
(
addr
,
ªg
, 
d©a
);

32 
≠3216c_ªadd©a
(*
ú
, *
ps
, *
Æs
);

	@bsp/backlight/bsp_backlight.c

11 
	~"b•_backlight.h
"

12 
	~"b•_öt.h
"

13 
	~"°dio.h
"

18 
backlight_dev_°ruc
 
	gbacklight_dev
;

25 
	$pwm1_úqh™dÀr
()

28 if(
PWM1
->
PWMSR
 & (1 << 3))

31 
	`pwm1_£tduty
(
backlight_dev
.
pwm_duty
);

32 
PWM1
->
PWMSR
 |= (1 << 3);

34 
	}
}

41 
	$backlight_öô
()

43 
i
 = 0;

46 
	`IOMUXC_SëPöMux
(
IOMUXC_GPIO1_IO08_PWM1_OUT
, 0);

58 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_GPIO1_IO08_PWM1_OUT
, 0XB090);

78 
PWM1
->
PWMCR
 = 0;

79 
PWM1
->
PWMCR
 |= (1 << 26) | (1 << 16) | (65 << 4);

82 
	`pwm1_£çîiod_vÆue
(1000);

85 
backlight_dev
.
pwm_duty
 = 50;

86 
i
 = 0; i < 4; i++)

88 
	`pwm1_£tduty
(
backlight_dev
.
pwm_duty
);

92 
PWM1
->
PWMIR
 |= 1 << 0;

93 
	`sy°em_ªgi°î_úqh™dÀr
(
PWM1_IRQn
, (
sy°em_úq_h™dÀr_t
)
pwm1_úqh™dÀr
, 
NULL
);

94 
	`GIC_E«bÀIRQ
(
PWM1_IRQn
);

95 
PWM1
->
PWMSR
 = 0;

97 
	`pwm1_íabÀ
();

100 
	}
}

107 
	$pwm1_íabÀ
()

109 
PWM1
->
PWMCR
 |= 1 << 0;

110 
	}
}

121 
	$pwm1_£tßm∂e_vÆue
(
vÆue
)

123 
PWM1
->
PWMSAR
 = (
vÆue
 & 0XFFFF);

124 
	}
}

133 
	$pwm1_£çîiod_vÆue
(
vÆue
)

135 
ªgvÆue
 = 0;

137 if(
vÆue
 < 2)

138 
ªgvÆue
 = 2;

140 
ªgvÆue
 = 
vÆue
 - 2;

141 
PWM1
->
PWMPR
 = (
ªgvÆue
 & 0XFFFF);

142 
	}
}

149 
	$pwm1_£tduty
(
duty
)

151 
¥eiod
;

152 
ßm∂e
;

154 
backlight_dev
.
pwm_duty
 = 
duty
;

155 
¥eiod
 = 
PWM1
->
PWMPR
 + 2;

156 
ßm∂e
 = 
¥eiod
 * 
backlight_dev
.
pwm_duty
 / 100;

157 
	`pwm1_£tßm∂e_vÆue
(
ßm∂e
);

158 
	}
}

	@bsp/backlight/bsp_backlight.h

1 #i‚de‡
_BACKLIGHT_H


2 
	#_BACKLIGHT_H


	)

13 
	~"imx6ul.h
"

16 
	sbacklight_dev_°ruc


18 
	mpwm_duty
;

23 
backlight_öô
();

24 
pwm1_íabÀ
();

25 
pwm1_£tßm∂e_vÆue
(
vÆue
);

26 
pwm1_£çîiod_vÆue
(
vÆue
);

27 
pwm1_£tduty
(
duty
);

28 
pwm1_úqh™dÀr
();

	@bsp/beep/bsp_beep.c

1 
	~"b•_bìp.h
"

18 
	$bìp_öô
()

21 
	`IOMUXC_SëPöMux
(
IOMUXC_SNVS_SNVS_TAMPER1_GPIO5_IO01
,0);

34 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_SNVS_SNVS_TAMPER1_GPIO5_IO01
,0X10B0);

37 
GPIO5
->
GDIR
 |= (1 << 1);

40 
GPIO5
->
DR
 |= (1 << 1);

41 
	}
}

48 
	$bìp_swôch
(
°©us
)

50 if(
°©us
 =
ON
)

51 
GPIO5
->
DR
 &= ~(1 << 1);

52 if(
°©us
 =
OFF
)

53 
GPIO5
->
DR
 |= (1 << 1);

54 
	}
}

	@bsp/beep/bsp_beep.h

1 #i‚de‡
__BSP_BEEP_H


2 
	#__BSP_BEEP_H


	)

13 
	~"imx6ul.h
"

17 
bìp_öô
();

18 
bìp_swôch
(
°©us
);

	@bsp/bmp280/bsp_bmp280.c

11 
	~"b•_bmp280.h
"

12 
	~"b•_dñay.h
"

13 
	~"b•_•i.h
"

14 
	~"°dio.h
"

17 
bmp280_dev_°ruc
 
	gbmp280_dev
;

24 
	$bmp280_öô
()

26 
ªgvÆue
;

27 
gpio_pö_c⁄fig_t
 
cs_c⁄fig
;

30 
	`•i3_öô
();

33 
	`IOMUXC_SëPöMux
(
IOMUXC_UART2_TX_DATA_GPIO1_IO20
, 0);

34 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART2_TX_DATA_GPIO1_IO20
, 0X10B0);

35 
cs_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆOuçut
;

36 
cs_c⁄fig
.
ouçutLogic
 = 1;

37 
	`gpio_öô
(
GPIO1
, 20, &
cs_c⁄fig
);

40 
ªgvÆue
 = 
	`bmp280_ªad_ªg
(
BMP280_ID_REG
);

41 if(
ªgvÆue
 =
BMP280_ID_VALUE
)

43 
	`¥ötf
("bmp280 id = %#X\r\n", 
ªgvÆue
);

48 
	`bmp280_wrôe_ªg
(
BMP280_RESET_REG
, 
BMP280_RESET_VALUE
);

49 
	`bmp280_wrôe_ªg
(
BMP280_CTRLMEAS_REG
, 0);

61 
	`bmp280_wrôe_ªg
(
BMP280_CONFIG_REG
, 0x1C);

69 
	`bmp280_wrôe_ªg
(
BMP280_CTRLMEAS_REG
, 0x5F);

71 
	`bmp280_gë_ˇlib∑øm
();

74 
	}
}

81 
	$bmp280_gë_ˇlib∑øm
()

83 
∑øm_buf
[
BMP280_TRIMPARAM_LEN
];

86 
	`bmp280_ªad_Àn
(
BMP280_TRIMPARAM_FRG
, 
∑øm_buf
, 
BMP280_TRIMPARAM_LEN
);

89 
bmp280_dev
.
ˇlib_∑øm
.
dig_T1
 = (
u16
)((((u16)((
u8
)
∑øm_buf
[1])) << 8) |Öaram_buf[0]);

90 
bmp280_dev
.
ˇlib_∑øm
.
dig_T2
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[3])) << 8) |Öaram_buf[2]);

91 
bmp280_dev
.
ˇlib_∑øm
.
dig_T3
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[5])) << 8) |Öaram_buf[4]);

92 
bmp280_dev
.
ˇlib_∑øm
.
dig_P1
 = (
u16
)((((u16)((
u8
)
∑øm_buf
[7])) << 8) |Öaram_buf[6]);

93 
bmp280_dev
.
ˇlib_∑øm
.
dig_P2
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[9])) << 8) |Öaram_buf[8]);

94 
bmp280_dev
.
ˇlib_∑øm
.
dig_P3
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[11])) << 8) |Öaram_buf[10]);

95 
bmp280_dev
.
ˇlib_∑øm
.
dig_P4
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[13])) << 8) |Öaram_buf[12]);

96 
bmp280_dev
.
ˇlib_∑øm
.
dig_P5
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[15])) << 8) |Öaram_buf[14]);

97 
bmp280_dev
.
ˇlib_∑øm
.
dig_P6
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[17])) << 8) |Öaram_buf[16]);

98 
bmp280_dev
.
ˇlib_∑øm
.
dig_P7
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[19])) << 8) |Öaram_buf[18]);

99 
bmp280_dev
.
ˇlib_∑øm
.
dig_P8
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[21])) << 8) |Öaram_buf[20]);

100 
bmp280_dev
.
ˇlib_∑øm
.
dig_P9
 = (
s16
)((((s16)((
s8
)
∑øm_buf
[23])) << 8) |Öaram_buf[22]);

101 
	}
}

108 
	$bmp280_ªad_ªg
(
ªg
)

110 
ªg_vÆ
;

116 
ªg
 |= 0x80;

118 
	`BMP280_CSN
(0);

119 
	`•i3ch0_ªadwrôe_byã
(
ªg
);

120 
ªg_vÆ
 = 
	`•i3ch0_ªadwrôe_byã
(0XFF);

121 
	`BMP280_CSN
(1);

122 (
ªg_vÆ
);

123 
	}
}

130 
	$bmp280_ªad_Àn
(
ªg
, *
buf
, 
Àn
)

132 
i
;

138 
ªg
 |= 0x80;

140 
	`BMP280_CSN
(0);

141 
	`•i3ch0_ªadwrôe_byã
(
ªg
);

142 
i
 = 0; i < 
Àn
; i++)

144 
buf
[
i
]=
	`•i3ch0_ªadwrôe_byã
(0XFF);

146 
	`BMP280_CSN
(1);

147 
	}
}

155 
	$bmp280_wrôe_ªg
(
ªg
, 
vÆue
)

161 
ªg
 &= ~0x80;

163 
	`BMP280_CSN
(0);

164 
	`•i3ch0_ªadwrôe_byã
(
ªg
);

165 
	`•i3ch0_ªadwrôe_byã
(
vÆue
);

166 
	`BMP280_CSN
(1);

167 
	}
}

174 sig√d 
	$bmp280_gë_uncom±emp
()

176 
ãmp_vÆue
[3];

177 sig√d 
uncomp_ãmp
 = 0;

178 
	`bmp280_ªad_Àn
(
BMP280_TEMPMSB_REG
, 
ãmp_vÆue
, 3);

180 
uncomp_ãmp
 = (
s32
)((((
u32
)(
ãmp_vÆue
[0])) << 12)

181 | (((
u32
)(
ãmp_vÆue
[1])) << 4)

182 | ((
u32
)
ãmp_vÆue
[2] >> 4));

183  
uncomp_ãmp
;

184 
	}
}

191 sig√d 
	$bmp280_gë_uncomµªs
()

193 
¥es_vÆue
[3];

194 sig√d 
uncomp_¥es
 = 0;

196 
	`bmp280_ªad_Àn
(
BMP280_PRESMSB_REG
, 
¥es_vÆue
, 3);

198 
uncomp_¥es
 = (
s32
)((((
u32
)(
¥es_vÆue
[0])) << 12)

199 | (((
u32
)(
¥es_vÆue
[1])) << 4)

200 | ((
u32
)
¥es_vÆue
[2] >> 4));

201  
uncomp_¥es
;

202 
	}
}

210 sig√d 
	$bmp280_gë_a˘uÆãmp
(sig√d 
uncom±emp
)

212 
s32
 
v_x1_u32r
 = 0, 
v_x2_u32r
 = 0;

213 
s32
 
ãm≥øtuª
 = 0;

216 
v_x1_u32r
 = ((((
uncom±emp
 >> 3Ë- ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_T1
 << 1)))

217 * ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_T2
)) >> 11;

220 
v_x2_u32r
 = (((((
uncom±emp
 >> 4)- ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_T1
))

221 * ((
uncom±emp
 >> 4Ë- ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_T1
))) >> 12)

222 * ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_T3
)) >> 14;

226 
bmp280_dev
.
ˇlib_∑øm
.
t_föe
 = 
v_x1_u32r
 + 
v_x2_u32r
;

229 
ãm≥øtuª
 = (
bmp280_dev
.
ˇlib_∑øm
.
t_föe
 * 5 + 128) >> 8;

231  
ãm≥øtuª
;

232 
	}
}

240 
	$bmp280_gë_a˘uÆ¥es
(
s32
 
uncomµªs
)

242 
s32
 
v_x1_u32r
 = 0;

243 
s32
 
v_x2_u32r
 = 0;

244 
u32
 
v_¥essuª_u32
 = 0;

247 
v_x1_u32r
 = (((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
t_föe
) >> 1) - (s32)64000;

250 
v_x2_u32r
 = (((
v_x1_u32r
 >> 2Ë* (v_x1_u32∏>> 2)Ë>> 11Ë* ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_P6
);

251 
v_x2_u32r
 = v_x2_u32∏+ ((
v_x1_u32r
 * ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_P5
)) << 1);

252 
v_x2_u32r
 = (v_x2_u32∏>> 2Ë+ (((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_P4
) << 16);

255 
v_x1_u32r
 = (((
bmp280_dev
.
ˇlib_∑øm
.
dig_P3
 * (((v_x1_u32r >> 2) * (v_x1_u32r >> 2)) >> 13)) >> 3)

256 + ((((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_P2
Ë* 
v_x1_u32r
) >> 1)) >> 18;

257 
v_x1_u32r
 = ((((32768 + v_x1_u32r)Ë* ((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_P1
)) >> 15);

260 
v_¥essuª_u32
 = (((
u32
)(((
s32
)1048576Ë- 
uncomµªs
Ë- (
v_x2_u32r
 >> 12))) * 3125;

263 i‡(
v_¥essuª_u32
 < 0x80000000)

265 i‡(
v_x1_u32r
 != 0)

266 
v_¥essuª_u32
 = (v_¥essuª_u32 << 1Ë/ ((
u32
)
v_x1_u32r
);

268  
BMP280_INVALID_DATA
;

271 i‡(
v_x1_u32r
 != 0)

272 
v_¥essuª_u32
 = (v_¥essuª_u32 / (
u32
)
v_x1_u32r
) * 2;

274  
BMP280_INVALID_DATA
;

278 
v_x1_u32r
 = (((
s32
)
bmp280_dev
.
ˇlib_∑øm
.
dig_P9
Ë* ((s32)(((
v_¥essuª_u32
 >> 3)

279 * (
v_¥essuª_u32
 >> 3)) >> 13))) >> 12;

282 
v_x2_u32r
 = (((
s32
)(
v_¥essuª_u32
 >> 2)Ë* ((s32)
bmp280_dev
.
ˇlib_∑øm
.
dig_P8
)) >> 13;

285 
v_¥essuª_u32
 = (
u32
)((
s32
)v_¥essuª_u32 + ((
v_x1_u32r
 + 
v_x2_u32r


286 + 
bmp280_dev
.
ˇlib_∑øm
.
dig_P7
) >> 4));

288  
v_¥essuª_u32
;

289 
	}
}

	@bsp/bmp280/bsp_bmp280.h

1 #i‚de‡
_BSP_BMP280_H


2 
	#_BSP_BMP280_H


	)

13 
	~"imx6ul.h
"

14 
	~"b•_gpio.h
"

17 
	#BMP280_CSN
(
n
Ë“ ? 
	`gpio_pöwrôe
(
GPIO1
, 20, 1) : gpio_pinwrite(GPIO1, 20, 0))

18 

	)

19 
	#BMP280_ID_VALUE
 0X58

	)

20 
	#BMP280_RESET_VALUE
 0XB6

	)

24 
	#BMP280_TEMPXLSB_REG
 0XFC

	)

25 
	#BMP280_TEMPLSB_REG
 0XFB

	)

26 
	#BMP280_TEMPMSB_REG
 0XFA

	)

27 
	#BMP280_PRESXLSB_REG
 0XF9

	)

28 
	#BMP280_PRESLSB_REG
 0XF8

	)

29 
	#BMP280_PRESMSB_REG
 0XF7

	)

30 
	#BMP280_CONFIG_REG
 0XF5

	)

31 
	#BMP280_CTRLMEAS_REG
 0XF4

	)

32 
	#BMP280_STATUS_REG
 0XF3

	)

33 
	#BMP280_RESET_REG
 0XE0

	)

34 
	#BMP280_ID_REG
 0XD0

	)

36 
	#BMP280_TRIMPARAM_FRG
 0X88

	)

37 
	#BMP280_TRIMPARAM_LEN
 24

	)

39 
	#BMP280_INVALID_DATA
 0

	)

44 
	sbmp280_ˇlib_∑øm


46 
	mdig_T1
;

47 
	mdig_T2
;

48 
	mdig_T3
;

49 
	mdig_P1
;

50 
	mdig_P2
;

51 
	mdig_P3
;

52 
	mdig_P4
;

53 
	mdig_P5
;

54 
	mdig_P6
;

55 
	mdig_P7
;

56 
	mdig_P8
;

57 
	mdig_P9
;

58 sig√d 
	mt_föe
;

64 
	sbmp280_dev_°ruc


66 
bmp280_ˇlib_∑øm
 
	mˇlib_∑øm
;

68 sig√d 
	muncomp_ãmp
;

69 sig√d 
	muncomp_¥es
;

70 sig√d 
	ma˘uÆ_ãmp
;

71 sig√d 
	ma˘uÆ_¥es
;

75 
bmp280_dev_°ruc
 
bmp280_dev
;

78 
bmp280_öô
();

79 
bmp280_ªad_ªg
(
ªg
);

80 
bmp280_ªad_Àn
(
ªg
, *
buf
, 
Àn
);

81 
bmp280_wrôe_ªg
(
ªg
, 
vÆue
);

82 
bmp280_gë_ˇlib∑øm
();

83 sig√d 
bmp280_gë_uncom±emp
();

84 sig√d 
bmp280_gë_uncomµªs
();

85 sig√d 
bmp280_gë_a˘uÆãmp
(sig√d 
uncom±emp
);

86 
bmp280_gë_a˘uÆ¥es
(
s32
 
uncomµªs
);

	@bsp/clk/bsp_clk.c

1 
	~"b•_˛k.h
"

25 
	$˛k_íabÀ
()

27 
CCM
->
CCGR0
 = 0XFFFFFFFF;

28 
CCM
->
CCGR1
 = 0XFFFFFFFF;

29 
CCM
->
CCGR2
 = 0XFFFFFFFF;

30 
CCM
->
CCGR3
 = 0XFFFFFFFF;

31 
CCM
->
CCGR4
 = 0XFFFFFFFF;

32 
CCM
->
CCGR5
 = 0XFFFFFFFF;

33 
CCM
->
CCGR6
 = 0XFFFFFFFF;

34 
	}
}

42 
	$imx6u_˛köô
()

44 
ªg
 = 0;

54 if((((
CCM
->
CCSR
) >> 2) & 0x1 ) == 0)

56 
CCM
->
CCSR
 &= ~(1 << 8);

57 
CCM
->
CCSR
 |= (1 << 2);

67 
CCM_ANALOG
->
PLL_ARM
 = (1 << 13) | ((66 << 0) & 0X7F);

68 
CCM
->
CCSR
 &= ~(1 << 2);

69 
CCM
->
CACRR
 = 0;

72 
ªg
 = 
CCM_ANALOG
->
PFD_528
;

73 
ªg
 &= ~(0X3F3F3F3F);

74 
ªg
 |= 32<<24;

75 
ªg
 |= 24<<16;

76 
ªg
 |= 16<<8;

77 
ªg
 |= 27<<0;

78 
CCM_ANALOG
->
PFD_528
=
ªg
;

81 
ªg
 = 0;

82 
ªg
 = 
CCM_ANALOG
->
PFD_480
;

83 
ªg
 &= ~(0X3F3F3F3F);

84 
ªg
 |= 19<<24;

85 
ªg
 |= 17<<16;

86 
ªg
 |= 16<<8;

87 
ªg
 |= 12<<0;

88 
CCM_ANALOG
->
PFD_480
=
ªg
;

91 
CCM
->
CBCMR
 &= ~(3 << 18);

92 
CCM
->
CBCMR
 |= (1 << 18);

93 
CCM
->
CBCDR
 &= ~(1 << 25);

94 
CCM
->
CDHIPR
 & (1 << 5));

104 
CCM
->
CBCDR
 &= ~(7 << 10);

105 
CCM
->
CBCDR
 |= 2 << 10;

106 
CCM
->
CDHIPR
 & (1 << 1));/

111 
CCM
->
CBCDR
 &= ~(3 << 8);

112 
CCM
->
CBCDR
 |= 1 << 8;

115 
CCM
->
CSCMR1
 &= ~(1 << 6);

116 
CCM
->
CSCMR1
 &= ~(7 << 0);

117 
	}
}

	@bsp/clk/bsp_clk.h

1 #i‚de‡
__BSP_CLK_H


2 
	#__BSP_CLK_H


	)

14 
	~"imx6ul.h
"

17 
˛k_íabÀ
();

18 
imx6u_˛köô
();

	@bsp/delay/bsp_delay.c

18 
	~"b•_dñay.h
"

26 
	$dñay_öô
()

28 
GPT1
->
CR
 = 0;

30 
GPT1
->
CR
 = 1 << 15;

31 (
GPT1
->
CR
 >> 15) & 0x01);

40 
GPT1
->
CR
 = (1<<6);

47 
GPT1
->
PR
 = 65;

56 
GPT1
->
OCR
[0] = 0XFFFFFFFF;

58 
GPT1
->
CR
 |= 1<<0;

69 
GPT1
->
PR
 = 65;

77 
GPT1
->
OCR
[0] = 500000;

83 
GPT1
->
IR
 |= 1 << 0;

88 
	`GIC_E«bÀIRQ
(
GPT1_IRQn
);

89 
	`sy°em_ªgi°î_úqh™dÀr
(
GPT1_IRQn
, (
sy°em_úq_h™dÀr_t
)
g±1_úqh™dÀr
, 
NULL
);

92 
	}
}

96 
	$g±1_úqh™dÀr
()

98 
°©e
 = 0;

100 
°©e
 = !state;

106 if(
GPT1
->
SR
 & (1<<0))

108 
	`Àd_swôch
(
LED2
, 
°©e
);

111 
GPT1
->
SR
 |= 1<<0;

112 
	}
}

120 
	$dñayus
(
usdñay
)

122 
ﬁd˙t
,
√w˙t
;

123 
t˙tvÆue
 = 0;

125 
ﬁd˙t
 = 
GPT1
->
CNT
;

128 
√w˙t
 = 
GPT1
->
CNT
;

129 if(
√w˙t
 !
ﬁd˙t
)

131 if(
√w˙t
 > 
ﬁd˙t
)

132 
t˙tvÆue
 +
√w˙t
 - 
ﬁd˙t
;

134 
t˙tvÆue
 +0XFFFFFFFF-
ﬁd˙t
 + 
√w˙t
;

135 
ﬁd˙t
 = 
√w˙t
;

136 if(
t˙tvÆue
 >
usdñay
)

140 
	}
}

147 
	$dñayms
(
msdñay
)

149 
i
 = 0;

150 
i
=0; i<
msdñay
; i++)

152 
	`dñayus
(1000);

154 
	}
}

161 
	$dñay_sh‹t
(vﬁ©ûê
n
)

163 
n
--){}

164 
	}
}

172 
	$dñay
(vﬁ©ûê
n
)

174 
n
--)

176 
	`dñay_sh‹t
(0x7ff);

178 
	}
}

	@bsp/delay/bsp_delay.h

1 #i‚de‡
__BSP_DELAY_H


2 
	#__BSP_DELAY_H


	)

16 
	~"imx6ul.h
"

20 
dñay_öô
();

21 
dñayus
(
usdñay
);

22 
dñayms
(
msdñay
);

23 
dñay
(vﬁ©ûê
n
);

24 
g±1_úqh™dÀr
();

	@bsp/epittimer/bsp_epittimer.c

11 
	~"b•_ïôtimî.h
"

12 
	~"b•_öt.h
"

13 
	~"b•_Àd.h
"

22 
	$ïô1_öô
(
‰ac
, 
vÆue
)

24 if(
‰ac
 > 0XFFF)

25 
‰ac
 = 0XFFF;

27 
EPIT1
->
CR
 = 0;

38 
EPIT1
->
CR
 = (1<<24 | 
‰ac
 << 4 | 1<<3 | 1<<2 | 1<<1);

40 
EPIT1
->
LR
 = 
vÆue
;

41 
EPIT1
->
CMPR
 = 0;

44 
	`GIC_E«bÀIRQ
(
EPIT1_IRQn
);

47 
	`sy°em_ªgi°î_úqh™dÀr
(
EPIT1_IRQn
, (
sy°em_úq_h™dÀr_t
)
ïô1_úqh™dÀr
, 
NULL
);

49 
EPIT1
->
CR
 |= 1<<0;

50 
	}
}

57 
	$ïô1_úqh™dÀr
()

59 
°©e
 = 0;

61 
°©e
 = !state;

62 if(
EPIT1
->
SR
 & (1<<0))

64 
	`Àd_swôch
(
LED0
, 
°©e
);

67 
EPIT1
->
SR
 |= 1<<0;

68 
	}
}

	@bsp/epittimer/bsp_epittimer.h

1 #i‚de‡
_BSP_EPITTIMER_H


2 
	#_BSP_EPITTIMER_H


	)

13 
	~"imx6ul.h
"

17 
ïô1_öô
(
‰ac
, 
vÆue
);

18 
ïô1_úqh™dÀr
();

	@bsp/exit/bsp_exit.c

11 
	~"b•_exô.h
"

12 
	~"b•_gpio.h
"

13 
	~"b•_öt.h
"

14 
	~"b•_dñay.h
"

15 
	~"b•_bìp.h
"

22 
	$exô_öô
()

24 
gpio_pö_c⁄fig_t
 
key_c⁄fig
;

27 
	`IOMUXC_SëPöMux
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0);

28 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0xF080);

31 
key_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆI≈ut
;

32 
key_c⁄fig
.
öãºu±Mode
 = 
kGPIO_I¡FÆlögEdge
;

33 
key_c⁄fig
.
ouçutLogic
 = 1;

34 
	`gpio_öô
(
GPIO1
, 18, &
key_c⁄fig
);

36 
	`GIC_E«bÀIRQ
(
GPIO1_Comböed_16_31_IRQn
);

37 
	`sy°em_ªgi°î_úqh™dÀr
(
GPIO1_Comböed_16_31_IRQn
, (
sy°em_úq_h™dÀr_t
)
gpio1_io18_úqh™dÀr
, 
NULL
);

38 
	`gpio_íabÀöt
(
GPIO1
, 18);

39 
	}
}

46 
	$gpio1_io18_úqh™dÀr
()

48 
°©e
 = 0;

56 
	`dñay
(10);

57 if(
	`gpio_pöªad
(
GPIO1
, 18) == 0)

59 
°©e
 = !state;

60 
	`bìp_swôch
(
°©e
);

63 
	`gpio_˛órötÊags
(
GPIO1
, 18);

64 
	}
}

	@bsp/exit/bsp_exit.h

1 #i‚de‡
_BSP_EXIT_H


2 
	#_BSP_EXIT_H


	)

13 
	~"imx6ul.h
"

16 
exô_öô
();

17 
gpio1_io18_úqh™dÀr
();

	@bsp/gpio/bsp_gpio.c

1 
	~"b•_gpio.h
"

26 
	$gpio_öô
(
GPIO_Ty≥
 *
ba£
, 
pö
, 
gpio_pö_c⁄fig_t
 *
c⁄fig
)

28 
ba£
->
IMR
 &~(1U << 
pö
);

30 if(
c⁄fig
->
dúe˘i⁄
 =
kGPIO_DigôÆI≈ut
)

32 
ba£
->
GDIR
 &~–1 << 
pö
);

36 
ba£
->
GDIR
 |1 << 
pö
;

37 
	`gpio_pöwrôe
(
ba£
,
pö
, 
c⁄fig
->
ouçutLogic
);

39 
	`gpio_ötc⁄fig
(
ba£
, 
pö
, 
c⁄fig
->
öãºu±Mode
);

40 
	}
}

48 
	$gpio_pöªad
(
GPIO_Ty≥
 *
ba£
, 
pö
)

50  (((
ba£
->
DR
Ë>> 
pö
) & 0x1);

51 
	}
}

60 
	$gpio_pöwrôe
(
GPIO_Ty≥
 *
ba£
, 
pö
, 
vÆue
)

62 i‡(
vÆue
 == 0U)

64 
ba£
->
DR
 &~(1U << 
pö
);

68 
ba£
->
DR
 |(1U << 
pö
);

70 
	}
}

79 
	$gpio_ötc⁄fig
(
GPIO_Ty≥
* 
ba£
, 
pö
, 
gpio_öãºu±_mode_t
 
pö_öt_mode
)

81 vﬁ©ûê
uöt32_t
 *
i¸
;

82 
uöt32_t
 
i¸Shi·
;

84 
i¸Shi·
 = 
pö
;

86 
ba£
->
EDGE_SEL
 &~(1U << 
pö
);

88 if(
pö
 < 16)

90 
i¸
 = &(
ba£
->
ICR1
);

94 
i¸
 = &(
ba£
->
ICR2
);

95 
i¸Shi·
 -= 16;

97 
pö_öt_mode
)

99 (
kGPIO_I¡LowLevñ
):

100 *
i¸
 &~(3U << (2 * 
i¸Shi·
));

102 (
kGPIO_I¡HighLevñ
):

103 *
i¸
 = (*i¸ & (~(3U << (2 * 
i¸Shi·
)))) | (1U << (2 * icrShift));

105 (
kGPIO_I¡RisögEdge
):

106 *
i¸
 = (*i¸ & (~(3U << (2 * 
i¸Shi·
)))) | (2U << (2 * icrShift));

108 (
kGPIO_I¡FÆlögEdge
):

109 *
i¸
 |(3U << (2 * 
i¸Shi·
));

111 (
kGPIO_I¡RisögOrFÆlögEdge
):

112 
ba£
->
EDGE_SEL
 |(1U << 
pö
);

117 
	}
}

126 
	$gpio_íabÀöt
(
GPIO_Ty≥
* 
ba£
, 
pö
)

128 
ba£
->
IMR
 |(1 << 
pö
);

129 
	}
}

137 
	$gpio_dißbÀöt
(
GPIO_Ty≥
* 
ba£
, 
pö
)

139 
ba£
->
IMR
 &~(1 << 
pö
);

140 
	}
}

148 
	$gpio_˛órötÊags
(
GPIO_Ty≥
* 
ba£
, 
pö
)

150 
ba£
->
ISR
 |(1 << 
pö
);

151 
	}
}

	@bsp/gpio/bsp_gpio.h

1 #i‚de‡
_BSP_GPIO_H


2 
	#_BSP_GPIO_H


	)

3 
	#_BSP_KEY_H


	)

4 
	~"imx6ul.h
"

22 
	e_gpio_pö_dúe˘i⁄


24 
	mkGPIO_DigôÆI≈ut
 = 0U,

25 
	mkGPIO_DigôÆOuçut
 = 1U,

26 } 
	tgpio_pö_dúe˘i⁄_t
;

31 
	e_gpio_öãºu±_mode


33 
	mkGPIO_NoI¡mode
 = 0U,

34 
	mkGPIO_I¡LowLevñ
 = 1U,

35 
	mkGPIO_I¡HighLevñ
 = 2U,

36 
	mkGPIO_I¡RisögEdge
 = 3U,

37 
	mkGPIO_I¡FÆlögEdge
 = 4U,

38 
	mkGPIO_I¡RisögOrFÆlögEdge
 = 5U,

39 } 
	tgpio_öãºu±_mode_t
;

44 
	s_gpio_pö_c⁄fig


46 
gpio_pö_dúe˘i⁄_t
 
	mdúe˘i⁄
;

47 
uöt8_t
 
	mouçutLogic
;

48 
gpio_öãºu±_mode_t
 
	möãºu±Mode
;

49 } 
	tgpio_pö_c⁄fig_t
;

53 
gpio_öô
(
GPIO_Ty≥
 *
ba£
, 
pö
, 
gpio_pö_c⁄fig_t
 *
c⁄fig
);

54 
gpio_pöªad
(
GPIO_Ty≥
 *
ba£
, 
pö
);

55 
gpio_pöwrôe
(
GPIO_Ty≥
 *
ba£
, 
pö
, 
vÆue
);

56 
gpio_ötc⁄fig
(
GPIO_Ty≥
* 
ba£
, 
pö
, 
gpio_öãºu±_mode_t
 
pöI¡îru±Mode
);

57 
gpio_íabÀöt
(
GPIO_Ty≥
* 
ba£
, 
pö
);

58 
gpio_dißbÀöt
(
GPIO_Ty≥
* 
ba£
, 
pö
);

59 
gpio_˛órötÊags
(
GPIO_Ty≥
* 
ba£
, 
pö
);

	@bsp/i2c/bsp_i2c.c

11 
	~"b•_i2c.h
"

12 
	~"b•_dñay.h
"

13 
	~"°dio.h
"

20 
	$i2c_öô
(
I2C_Ty≥
 *
ba£
)

23 
ba£
->
I2CR
 &= ~(1 << 7);

34 
ba£
->
IFDR
 = 0X15 << 0;

40 
ba£
->
I2CR
 |= (1<<7);

41 
	}
}

50 
	$i2c_ma°î_ª≥©ed_°¨t
(
I2C_Ty≥
 *
ba£
, 
addªss
, 
i2c_dúe˘i⁄
 
dúe˘i⁄
)

53 if(
ba£
->
I2SR
 & (1 << 5Ë&& (((ba£->
I2CR
) & (1 << 5)) == 0))

61 
ba£
->
I2CR
 |= (1 << 4) | (1 << 2);

68 
ba£
->
I2DR
 = (()
addªss
 << 1Ë| ((
dúe˘i⁄
 =
kI2C_Ród
)? 1 : 0);

71 
	}
}

80 
	$i2c_ma°î_°¨t
(
I2C_Ty≥
 *
ba£
, 
addªss
, 
i2c_dúe˘i⁄
 
dúe˘i⁄
)

82 if(
ba£
->
I2SR
 & (1 << 5))

90 
ba£
->
I2CR
 |= (1 << 5) | (1 << 4);

97 
ba£
->
I2DR
 = (()
addªss
 << 1Ë| ((
dúe˘i⁄
 =
kI2C_Ród
)? 1 : 0);

99 
	}
}

107 
	$i2c_check_™d_˛ór_îr‹
(
I2C_Ty≥
 *
ba£
, 
°©us
)

110 if(
°©us
 & (1<<4))

112 
ba£
->
I2SR
 &= ~(1<<4);

114 
ba£
->
I2CR
 &= ~(1 << 7);

115 
ba£
->
I2CR
 |= (1 << 7);

116  
I2C_STATUS_ARBITRATIONLOST
;

118 if(
°©us
 & (1 << 0))

120  
I2C_STATUS_NAK
;

122  
I2C_STATUS_OK
;

123 
	}
}

131 
	$i2c_ma°î_°›
(
I2C_Ty≥
 *
ba£
)

133 
timeout
 = 0xffff;

138 
ba£
->
I2CR
 &= ~((1 << 5) | (1 << 4) | (1 << 3));

141 (
ba£
->
I2SR
 & (1 << 5)))

143 
timeout
--;

144 if(
timeout
 == 0)

145  
I2C_STATUS_TIMEOUT
;

147  
I2C_STATUS_OK
;

148 
	}
}

158 
	$i2c_ma°î_wrôe
(
I2C_Ty≥
 *
ba£
, c⁄° *
buf
, 
size
)

161 !(
ba£
->
I2SR
 & (1 << 7)));

163 
ba£
->
I2SR
 &= ~(1 << 1);

164 
ba£
->
I2CR
 |= 1 << 4;

166 
size
--)

168 
ba£
->
I2DR
 = *
buf
++;

170 !(
ba£
->
I2SR
 & (1 << 1)));

171 
ba£
->
I2SR
 &= ~(1 << 1);

174 if(
	`i2c_check_™d_˛ór_îr‹
(
ba£
, ba£->
I2SR
))

178 
ba£
->
I2SR
 &= ~(1 << 1);

179 
	`i2c_ma°î_°›
(
ba£
);

180 
	}
}

189 
	$i2c_ma°î_ªad
(
I2C_Ty≥
 *
ba£
, *
buf
, 
size
)

191 vﬁ©ûê
uöt8_t
 
dummy
 = 0;

193 
dummy
++;

196 !(
ba£
->
I2SR
 & (1 << 7)));

198 
ba£
->
I2SR
 &= ~(1 << 1);

199 
ba£
->
I2CR
 &= ~((1 << 4) | (1 << 3));

202 if(
size
 == 1)

203 
ba£
->
I2CR
 |= (1 << 3);

205 
dummy
 = 
ba£
->
I2DR
;

207 
size
--)

209 !(
ba£
->
I2SR
 & (1 << 1)));

210 
ba£
->
I2SR
 &= ~(1 << 1);

212 if(
size
 == 0)

214 
	`i2c_ma°î_°›
(
ba£
);

217 if(
size
 == 1)

219 
ba£
->
I2CR
 |= (1 << 3);

221 *
buf
++ = 
ba£
->
I2DR
;

223 
	}
}

231 
	$i2c_ma°î_å™s„r
(
I2C_Ty≥
 *
ba£
, 
i2c_å™s„r
 *
x„r
)

233 
ªt
 = 0;

234 
i2c_dúe˘i⁄
 
dúe˘i⁄
 = 
x„r
->direction;

236 
ba£
->
I2SR
 &= ~((1 << 1) | (1 << 4));

239 !((
ba£
->
I2SR
 >> 7) & 0X1)){};

242 i‡((
x„r
->
subaddªssSize
 > 0Ë&& (x„r->
dúe˘i⁄
 =
kI2C_Ród
))

244 
dúe˘i⁄
 = 
kI2C_Wrôe
;

247 
ªt
 = 
	`i2c_ma°î_°¨t
(
ba£
, 
x„r
->
¶aveAddªss
, 
dúe˘i⁄
);

248 if(
ªt
)

250  
ªt
;

253 !(
ba£
->
I2SR
 & (1 << 1))){};

255 
ªt
 = 
	`i2c_check_™d_˛ór_îr‹
(
ba£
, ba£->
I2SR
);

256 if(
ªt
)

258 
	`i2c_ma°î_°›
(
ba£
);

259  
ªt
;

263 if(
x„r
->
subaddªssSize
)

267 
ba£
->
I2SR
 &= ~(1 << 1);

268 
x„r
->
subaddªssSize
--;

270 
ba£
->
I2DR
 = ((
x„r
->
subaddªss
Ë>> (8 * x„r->
subaddªssSize
));

272 !(
ba£
->
I2SR
 & (1 << 1)));

275 
ªt
 = 
	`i2c_check_™d_˛ór_îr‹
(
ba£
, ba£->
I2SR
);

276 if(
ªt
)

278 
	`i2c_ma°î_°›
(
ba£
);

279  
ªt
;

281 } (
x„r
->
subaddªssSize
 > 0Ë&& (
ªt
 =
I2C_STATUS_OK
));

283 if(
x„r
->
dúe˘i⁄
 =
kI2C_Ród
)

285 
ba£
->
I2SR
 &= ~(1 << 1);

286 
	`i2c_ma°î_ª≥©ed_°¨t
(
ba£
, 
x„r
->
¶aveAddªss
, 
kI2C_Ród
);

287 !(
ba£
->
I2SR
 & (1 << 1))){};

290 
ªt
 = 
	`i2c_check_™d_˛ór_îr‹
(
ba£
, ba£->
I2SR
);

291 if(
ªt
)

293 
ªt
 = 
I2C_STATUS_ADDRNAK
;

294 
	`i2c_ma°î_°›
(
ba£
);

295  
ªt
;

303 i‡((
x„r
->
dúe˘i⁄
 =
kI2C_Wrôe
Ë&& (x„r->
d©aSize
 > 0))

305 
	`i2c_ma°î_wrôe
(
ba£
, 
x„r
->
d©a
, x„r->
d©aSize
);

309 i‡((
x„r
->
dúe˘i⁄
 =
kI2C_Ród
Ë&& (x„r->
d©aSize
 > 0))

311 
	`i2c_ma°î_ªad
(
ba£
, 
x„r
->
d©a
, x„r->
d©aSize
);

314 
	}
}

	@bsp/i2c/bsp_i2c.h

1 #i‚de‡
_BSP_I2C_H


2 
	#_BSP_I2C_H


	)

13 
	~"imx6ul.h
"

16 
	#I2C_STATUS_OK
 (0)

	)

17 
	#I2C_STATUS_BUSY
 (1)

	)

18 
	#I2C_STATUS_IDLE
 (2)

	)

19 
	#I2C_STATUS_NAK
 (3)

	)

20 
	#I2C_STATUS_ARBITRATIONLOST
 (4)

	)

21 
	#I2C_STATUS_TIMEOUT
 (5)

	)

22 
	#I2C_STATUS_ADDRNAK
 (6)

	)

28 
	ei2c_dúe˘i⁄


30 
	mkI2C_Wrôe
 = 0x0,

31 
	mkI2C_Ród
 = 0x1,

37 
	si2c_å™s„r


39 
	m¶aveAddªss
;

40 
i2c_dúe˘i⁄
 
	mdúe˘i⁄
;

41 
	msubaddªss
;

42 
	msubaddªssSize
;

43 *vﬁ©ûê
	md©a
;

44 vﬁ©ûê
	md©aSize
;

51 
i2c_öô
(
I2C_Ty≥
 *
ba£
);

52 
i2c_ma°î_°¨t
(
I2C_Ty≥
 *
ba£
, 
addªss
, 
i2c_dúe˘i⁄
 
dúe˘i⁄
);

53 
i2c_ma°î_ª≥©ed_°¨t
(
I2C_Ty≥
 *
ba£
, 
addªss
, 
i2c_dúe˘i⁄
 
dúe˘i⁄
);

54 
i2c_check_™d_˛ór_îr‹
(
I2C_Ty≥
 *
ba£
, 
°©us
);

55 
i2c_ma°î_°›
(
I2C_Ty≥
 *
ba£
);

56 
i2c_ma°î_wrôe
(
I2C_Ty≥
 *
ba£
, c⁄° *
buf
, 
size
);

57 
i2c_ma°î_ªad
(
I2C_Ty≥
 *
ba£
, *
buf
, 
size
);

58 
i2c_ma°î_å™s„r
(
I2C_Ty≥
 *
ba£
, 
i2c_å™s„r
 *
x„r
);

	@bsp/icm20608/bsp_icm20608.c

11 
	~"b•_icm20608.h
"

12 
	~"b•_dñay.h
"

13 
	~"b•_•i.h
"

14 
	~"°dio.h
"

16 
icm20608_dev_°ruc
 
	gicm20608_dev
;

23 
	$icm20608_öô
()

25 
ªgvÆue
;

26 
gpio_pö_c⁄fig_t
 
cs_c⁄fig
;

33 
	`IOMUXC_SëPöMux
(
IOMUXC_UART2_RX_DATA_ECSPI3_SCLK
, 0);

34 
	`IOMUXC_SëPöMux
(
IOMUXC_UART2_CTS_B_ECSPI3_MOSI
, 0);

35 
	`IOMUXC_SëPöMux
(
IOMUXC_UART2_RTS_B_ECSPI3_MISO
, 0);

47 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART2_RX_DATA_ECSPI3_SCLK
, 0x10B1);

48 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART2_CTS_B_ECSPI3_MOSI
, 0x10B1);

49 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART2_RTS_B_ECSPI3_MISO
, 0x10B1);

52 
	`IOMUXC_SëPöMux
(
IOMUXC_UART2_TX_DATA_GPIO1_IO20
, 0);

53 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART2_TX_DATA_GPIO1_IO20
, 0X10B0);

54 
cs_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆOuçut
;

55 
cs_c⁄fig
.
ouçutLogic
 = 0;

56 
	`gpio_öô
(
GPIO1
, 20, &
cs_c⁄fig
);

59 
	`•i_öô
(
ECSPI3
);

61 
	`icm20608_wrôe_ªg
(
ICM20_PWR_MGMT_1
, 0x80);

62 
	`dñayms
(50);

63 
	`icm20608_wrôe_ªg
(
ICM20_PWR_MGMT_1
, 0x01);

64 
	`dñayms
(50);

66 
ªgvÆue
 = 
	`icm20608_ªad_ªg
(
ICM20_WHO_AM_I
);

67 
	`¥ötf
("icm20608 id = %#X\r\n", 
ªgvÆue
);

68 if(
ªgvÆue
 !
ICM20608G_ID
 &&ÑegvÆuê!
ICM20608D_ID
)

71 
	`icm20608_wrôe_ªg
(
ICM20_SMPLRT_DIV
, 0x00);

72 
	`icm20608_wrôe_ªg
(
ICM20_GYRO_CONFIG
, 0x18);

73 
	`icm20608_wrôe_ªg
(
ICM20_ACCEL_CONFIG
, 0x18);

74 
	`icm20608_wrôe_ªg
(
ICM20_CONFIG
, 0x04);

75 
	`icm20608_wrôe_ªg
(
ICM20_ACCEL_CONFIG2
, 0x04);

76 
	`icm20608_wrôe_ªg
(
ICM20_PWR_MGMT_2
, 0x00);

77 
	`icm20608_wrôe_ªg
(
ICM20_LP_MODE_CFG
, 0x00);

78 
	`icm20608_wrôe_ªg
(
ICM20_FIFO_EN
, 0x00);

80 
	}
}

89 
	$icm20608_wrôe_ªg
(
ªg
, 
vÆue
)

95 
ªg
 &= ~0X80;

97 
	`ICM20608_CSN
(0);

98 
	`•ich0_ªadwrôe_byã
(
ECSPI3
, 
ªg
);

99 
	`•ich0_ªadwrôe_byã
(
ECSPI3
, 
vÆue
);

100 
	`ICM20608_CSN
(1);

101 
	}
}

108 
	$icm20608_ªad_ªg
(
ªg
)

110 
ªg_vÆ
;

116 
ªg
 |= 0x80;

118 
	`ICM20608_CSN
(0);

119 
	`•ich0_ªadwrôe_byã
(
ECSPI3
, 
ªg
);

120 
ªg_vÆ
 = 
	`•ich0_ªadwrôe_byã
(
ECSPI3
, 0XFF);

121 
	`ICM20608_CSN
(1);

122 (
ªg_vÆ
);

123 
	}
}

130 
	$icm20608_ªad_Àn
(
ªg
, *
buf
, 
Àn
)

132 
i
;

137 
ªg
 |= 0x80;

139 
	`ICM20608_CSN
(0);

140 
	`•ich0_ªadwrôe_byã
(
ECSPI3
, 
ªg
);

141 
i
 = 0; i < 
Àn
; i++)

143 
buf
[
i
] = 
	`•ich0_ªadwrôe_byã
(
ECSPI3
, 0XFF);

145 
	`ICM20608_CSN
(1);

146 
	}
}

153 
	$icm20608_gyro_sˇÀgë
()

155 
d©a
;

156 
gyrosˇÀ
;

158 
d©a
 = (
	`icm20608_ªad_ªg
(
ICM20_GYRO_CONFIG
) >> 3) & 0X3;

159 
d©a
) {

161 
gyrosˇÀ
 = 131;

164 
gyrosˇÀ
 = 65.5;

167 
gyrosˇÀ
 = 32.8;

170 
gyrosˇÀ
 = 16.4;

173  
gyrosˇÀ
;

174 
	}
}

181 
	$icm20608_ac˚l_sˇÀgë
()

183 
d©a
;

184 
ac˚lsˇÀ
;

186 
d©a
 = (
	`icm20608_ªad_ªg
(
ICM20_ACCEL_CONFIG
) >> 3) & 0X3;

187 
d©a
) {

189 
ac˚lsˇÀ
 = 16384;

192 
ac˚lsˇÀ
 = 8192;

195 
ac˚lsˇÀ
 = 4096;

198 
ac˚lsˇÀ
 = 2048;

201  
ac˚lsˇÀ
;

202 
	}
}

210 
	$icm20608_gëd©a
()

212 
gyrosˇÀ
;

213 
ac˚sˇÀ
;

214 
d©a
[14];

216 
	`icm20608_ªad_Àn
(
ICM20_ACCEL_XOUT_H
, 
d©a
, 14);

218 
gyrosˇÀ
 = 
	`icm20608_gyro_sˇÀgë
();

219 
ac˚sˇÀ
 = 
	`icm20608_ac˚l_sˇÀgë
();

221 
icm20608_dev
.
ac˚l_x_adc
 = (sig√d )((
d©a
[0] << 8) | data[1]);

222 
icm20608_dev
.
ac˚l_y_adc
 = (sig√d )((
d©a
[2] << 8) | data[3]);

223 
icm20608_dev
.
ac˚l_z_adc
 = (sig√d )((
d©a
[4] << 8) | data[5]);

224 
icm20608_dev
.
ãmp_adc
 = (sig√d )((
d©a
[6] << 8) | data[7]);

225 
icm20608_dev
.
gyro_x_adc
 = (sig√d )((
d©a
[8] << 8) | data[9]);

226 
icm20608_dev
.
gyro_y_adc
 = (sig√d )((
d©a
[10] << 8) | data[11]);

227 
icm20608_dev
.
gyro_z_adc
 = (sig√d )((
d©a
[12] << 8) | data[13]);

230 
icm20608_dev
.
gyro_x_a˘
 = (()(icm20608_dev.
gyro_x_adc
Ë/ 
gyrosˇÀ
) * 100;

231 
icm20608_dev
.
gyro_y_a˘
 = (()(icm20608_dev.
gyro_y_adc
Ë/ 
gyrosˇÀ
) * 100;

232 
icm20608_dev
.
gyro_z_a˘
 = (()(icm20608_dev.
gyro_z_adc
Ë/ 
gyrosˇÀ
) * 100;

234 
icm20608_dev
.
ac˚l_x_a˘
 = (()(icm20608_dev.
ac˚l_x_adc
Ë/ 
ac˚sˇÀ
) * 100;

235 
icm20608_dev
.
ac˚l_y_a˘
 = (()(icm20608_dev.
ac˚l_y_adc
Ë/ 
ac˚sˇÀ
) * 100;

236 
icm20608_dev
.
ac˚l_z_a˘
 = (()(icm20608_dev.
ac˚l_z_adc
Ë/ 
ac˚sˇÀ
) * 100;

238 
icm20608_dev
.
ãmp_a˘
 = ((()(icm20608_dev.
ãmp_adc
) - 25 ) / 326.8 + 25) * 100;

239 
	}
}

	@bsp/icm20608/bsp_icm20608.h

1 #i‚de‡
_BSP_ICM20608_H


2 
	#_BSP_ICM20608_H


	)

13 
	~"imx6ul.h
"

14 
	~"b•_gpio.h
"

18 
	#ICM20608_CSN
(
n
Ë“ ? 
	`gpio_pöwrôe
(
GPIO1
, 20, 1Ë: gpio_pöwrôe(GPIO1, 20, 0)Ë

	)

20 
	#ICM20608G_ID
 0XAF

	)

21 
	#ICM20608D_ID
 0XAE

	)

29 
	#ICM20_SELF_TEST_X_GYRO
 0x00

	)

30 
	#ICM20_SELF_TEST_Y_GYRO
 0x01

	)

31 
	#ICM20_SELF_TEST_Z_GYRO
 0x02

	)

32 
	#ICM20_SELF_TEST_X_ACCEL
 0x0D

	)

33 
	#ICM20_SELF_TEST_Y_ACCEL
 0x0E

	)

34 
	#ICM20_SELF_TEST_Z_ACCEL
 0x0F

	)

37 
	#ICM20_XG_OFFS_USRH
 0x13

	)

38 
	#ICM20_XG_OFFS_USRL
 0x14

	)

39 
	#ICM20_YG_OFFS_USRH
 0x15

	)

40 
	#ICM20_YG_OFFS_USRL
 0x16

	)

41 
	#ICM20_ZG_OFFS_USRH
 0x17

	)

42 
	#ICM20_ZG_OFFS_USRL
 0x18

	)

44 
	#ICM20_SMPLRT_DIV
 0x19

	)

45 
	#ICM20_CONFIG
 0x1A

	)

46 
	#ICM20_GYRO_CONFIG
 0x1B

	)

47 
	#ICM20_ACCEL_CONFIG
 0x1C

	)

48 
	#ICM20_ACCEL_CONFIG2
 0x1D

	)

49 
	#ICM20_LP_MODE_CFG
 0x1E

	)

50 
	#ICM20_ACCEL_WOM_THR
 0x1F

	)

51 
	#ICM20_FIFO_EN
 0x23

	)

52 
	#ICM20_FSYNC_INT
 0x36

	)

53 
	#ICM20_INT_PIN_CFG
 0x37

	)

54 
	#ICM20_INT_ENABLE
 0x38

	)

55 
	#ICM20_INT_STATUS
 0x3A

	)

58 
	#ICM20_ACCEL_XOUT_H
 0x3B

	)

59 
	#ICM20_ACCEL_XOUT_L
 0x3C

	)

60 
	#ICM20_ACCEL_YOUT_H
 0x3D

	)

61 
	#ICM20_ACCEL_YOUT_L
 0x3E

	)

62 
	#ICM20_ACCEL_ZOUT_H
 0x3F

	)

63 
	#ICM20_ACCEL_ZOUT_L
 0x40

	)

66 
	#ICM20_TEMP_OUT_H
 0x41

	)

67 
	#ICM20_TEMP_OUT_L
 0x42

	)

70 
	#ICM20_GYRO_XOUT_H
 0x43

	)

71 
	#ICM20_GYRO_XOUT_L
 0x44

	)

72 
	#ICM20_GYRO_YOUT_H
 0x45

	)

73 
	#ICM20_GYRO_YOUT_L
 0x46

	)

74 
	#ICM20_GYRO_ZOUT_H
 0x47

	)

75 
	#ICM20_GYRO_ZOUT_L
 0x48

	)

77 
	#ICM20_SIGNAL_PATH_RESET
 0x68

	)

78 
	#ICM20_ACCEL_INTEL_CTRL
 0x69

	)

79 
	#ICM20_USER_CTRL
 0x6A

	)

80 
	#ICM20_PWR_MGMT_1
 0x6B

	)

81 
	#ICM20_PWR_MGMT_2
 0x6C

	)

82 
	#ICM20_FIFO_COUNTH
 0x72

	)

83 
	#ICM20_FIFO_COUNTL
 0x73

	)

84 
	#ICM20_FIFO_R_W
 0x74

	)

85 
	#ICM20_WHO_AM_I
 0x75

	)

88 
	#ICM20_XA_OFFSET_H
 0x77

	)

89 
	#ICM20_XA_OFFSET_L
 0x78

	)

90 
	#ICM20_YA_OFFSET_H
 0x7A

	)

91 
	#ICM20_YA_OFFSET_L
 0x7B

	)

92 
	#ICM20_ZA_OFFSET_H
 0x7D

	)

93 
	#ICM20_ZA_OFFSET_L
 0x7E

	)

98 
	sicm20608_dev_°ruc


100 sig√d 
	mgyro_x_adc
;

101 sig√d 
	mgyro_y_adc
;

102 sig√d 
	mgyro_z_adc
;

103 sig√d 
	mac˚l_x_adc
;

104 sig√d 
	mac˚l_y_adc
;

105 sig√d 
	mac˚l_z_adc
;

106 sig√d 
	mãmp_adc
;

109 sig√d 
	mgyro_x_a˘
;

110 sig√d 
	mgyro_y_a˘
;

111 sig√d 
	mgyro_z_a˘
;

112 sig√d 
	mac˚l_x_a˘
;

113 sig√d 
	mac˚l_y_a˘
;

114 sig√d 
	mac˚l_z_a˘
;

115 sig√d 
	mãmp_a˘
;

118 
icm20608_dev_°ruc
 
	gicm20608_dev
;

122 
icm20608_öô
();

123 
icm20608_wrôe_ªg
(
ªg
, 
vÆue
);

124 
icm20608_ªad_ªg
(
ªg
);

125 
icm20608_ªad_Àn
(
ªg
, *
buf
, 
Àn
);

126 
icm20608_gëd©a
();

	@bsp/int/bsp_int.c

1 
	~"b•_öt.h
"

14 
	gúqNe°ög
;

17 
sys_úq_h™dÀ_t
 
	gúqTabÀ
[
NUMBER_OF_INT_VECTORS
];

24 
	$öt_öô
()

26 
	`GIC_Inô
();

27 
	`sy°em_úqèbÀ_öô
();

28 
	`__£t_VBAR
((
uöt32_t
)0x87800000);

29 
	}
}

36 
	$sy°em_úqèbÀ_öô
()

38 
i
 = 0;

39 
úqNe°ög
 = 0;

42 
i
 = 0; i < 
NUMBER_OF_INT_VECTORS
; i++)

44 
	`sy°em_ªgi°î_úqh™dÀr
((
IRQn_Ty≥
)
i
,
deÁu…_úqh™dÀr
, 
NULL
);

46 
	}
}

55 
	$sy°em_ªgi°î_úqh™dÀr
(
IRQn_Ty≥
 
úq
, 
sy°em_úq_h™dÀr_t
 
h™dÀr
, *
u£rP¨am
)

57 
úqTabÀ
[
úq
].
úqH™dÀr
 = 
h™dÀr
;

58 
úqTabÀ
[
úq
].
u£rP¨am
 = userParam;

59 
	}
}

68 
	$sy°em_úqh™dÀr
(
giccI¨
)

71 
uöt32_t
 
ötNum
 = 
giccI¨
 & 0x3FFUL;

74 i‡((
ötNum
 =1023Ë|| (ötNum >
NUMBER_OF_INT_VECTORS
))

79 
úqNe°ög
++;

82 
úqTabÀ
[
ötNum
].
	`úqH™dÀr
(ötNum, irqTabÀ[ötNum].
u£rP¨am
);

84 
úqNe°ög
--;

86 
	}
}

94 
	$deÁu…_úqh™dÀr
(
giccI¨
, *
u£rP¨am
)

99 
	}
}

	@bsp/int/bsp_int.h

1 #i‚de‡
_BSP_INT_H


2 
	#_BSP_INT_H


	)

3 
	~"imx6ul.h
"

16 (*
	tsy°em_úq_h™dÀr_t
Ë(
	tgiccI¨
, *
	t∑øm
);

20 
	s_sys_úq_h™dÀ


22 
sy°em_úq_h™dÀr_t
 
úqH™dÀr
;

23 *
u£rP¨am
;

24 } 
	tsys_úq_h™dÀ_t
;

28 
	`öt_öô
();

29 
	`sy°em_úqèbÀ_öô
();

30 
	`sy°em_ªgi°î_úqh™dÀr
(
IRQn_Ty≥
 
úq
, 
sy°em_úq_h™dÀr_t
 
h™dÀr
, *
u£rP¨am
);

31 
	`sy°em_úqh™dÀr
(
giccI¨
);

32 
	`deÁu…_úqh™dÀr
(
giccI¨
, *
u£rP¨am
);

	@bsp/key/bsp_key.c

1 
	~"b•_key.h
"

2 
	~"b•_gpio.h
"

3 
	~"b•_dñay.h
"

20 
	$key_öô
()

22 
gpio_pö_c⁄fig_t
 
key_c⁄fig
;

25 
	`IOMUXC_SëPöMux
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0);

37 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0xF080);

41 
key_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆI≈ut
;

42 
	`gpio_öô
(
GPIO1
,18, &
key_c⁄fig
);

44 
	}
}

51 
	$key_gëvÆue
()

53 
ªt
 = 0;

54 
ªÀa£
 = 1;

56 if((
ªÀa£
==1)&&(
	`gpio_pöªad
(
GPIO1
, 18) == 0))

58 
	`dñay
(10);

59 
ªÀa£
 = 0;

60 if(
	`gpio_pöªad
(
GPIO1
, 18) == 0)

61 
ªt
 = 
KEY0_VALUE
;

63 if(
	`gpio_pöªad
(
GPIO1
, 18) == 1)

65 
ªt
 = 0;

66 
ªÀa£
 = 1;

69  
ªt
;

70 
	}
}

	@bsp/key/bsp_key.h

1 #i‚de‡
_BSP_KEY_H


2 
	#_BSP_KEY_H


	)

3 
	~"imx6ul.h
"

17 
	ekeyvÆue
{

18 
	mKEY_NONE
 = 0,

19 
	mKEY0_VALUE
,

20 
	mKEY1_VALUE
,

21 
	mKEY2_VALUE
,

25 
key_öô
();

26 
key_gëvÆue
();

	@bsp/keyfilter/bsp_keyfilter.c

14 
	~"b•_key.h
"

15 
	~"b•_gpio.h
"

16 
	~"b•_öt.h
"

17 
	~"b•_bìp.h
"

18 
	~"b•_keyfûãr.h
"

25 
	$fûãrkey_öô
()

27 
gpio_pö_c⁄fig_t
 
key_c⁄fig
;

30 
	`IOMUXC_SëPöMux
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0);

42 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0xF080);

45 
key_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆI≈ut
;

46 
key_c⁄fig
.
öãºu±Mode
 = 
kGPIO_I¡FÆlögEdge
;

47 
key_c⁄fig
.
ouçutLogic
 = 1;

48 
	`gpio_öô
(
GPIO1
, 18, &
key_c⁄fig
);

50 
	`GIC_E«bÀIRQ
(
GPIO1_Comböed_16_31_IRQn
);

53 
	`sy°em_ªgi°î_úqh™dÀr
(
GPIO1_Comböed_16_31_IRQn
,

54 (
sy°em_úq_h™dÀr_t
)
gpio1_16_31_úqh™dÀr
,

55 
NULL
);

57 
	`gpio_íabÀöt
(
GPIO1
, 18);

59 
	`fûãπimî_öô
(66000000/100);

60 
	}
}

68 
	$fûãπimî_öô
(
vÆue
)

70 
EPIT1
->
CR
 = 0;

81 
EPIT1
->
CR
 = (1<<24 | 1<<3 | 1<<2 | 1<<1);

84 
EPIT1
->
LR
 = 
vÆue
;

87 
EPIT1
->
CMPR
 = 0;

89 
	`GIC_E«bÀIRQ
(
EPIT1_IRQn
);

92 
	`sy°em_ªgi°î_úqh™dÀr
(
EPIT1_IRQn
, (
sy°em_úq_h™dÀr_t
)
fûãπimî_úqh™dÀr
, 
NULL
);

93 
	}
}

100 
	$fûãπimî_°›
()

102 
EPIT1
->
CR
 &= ~(1<<0);

103 
	}
}

110 
	$fûãπimî_ª°¨t
(
vÆue
)

112 
EPIT1
->
CR
 &= ~(1<<0);

113 
EPIT1
->
LR
 = 
vÆue
;

114 
EPIT1
->
CR
 |= (1<<0);

115 
	}
}

122 
	$fûãπimî_úqh™dÀr
()

124 
°©e
 = 
OFF
;

126 if(
EPIT1
->
SR
 & (1<<0))

128 
	`fûãπimî_°›
();

129 if(
	`gpio_pöªad
(
GPIO1
, 18) == 0)

131 
°©e
 = !state;

132 
	`bìp_swôch
(
°©e
);

136 
EPIT1
->
SR
 |= 1<<0;

137 
	}
}

144 
	$gpio1_16_31_úqh™dÀr
()

147 
	`fûãπimî_ª°¨t
(66000000/100);

150 
	`gpio_˛órötÊags
(
GPIO1
, 18);

151 
	}
}

	@bsp/keyfilter/bsp_keyfilter.h

1 #i‚de‡
_BSP_KEYFILTER_H


2 
	#_BSP_KEYFILTER_H


	)

16 
fûãrkey_öô
();

17 
fûãπimî_öô
(
vÆue
);

18 
fûãπimî_°›
();

19 
fûãπimî_ª°¨t
(
vÆue
);

20 
fûãπimî_úqh™dÀr
();

21 
gpio1_16_31_úqh™dÀr
();

	@bsp/lcd/bsp_lcd.c

11 
	~"b•_lcd.h
"

12 
	~"b•_gpio.h
"

13 
	~"b•_dñay.h
"

14 
	~"°dio.h
"

17 
t·lcd_ty≥def
 
	gt·lcd_dev
;

24 
	$lcd_öô
()

26 
lcdid
 = 0;

28 
lcdid
 = 
	`lcd_ªad_∑√lid
();

29 
t·lcd_dev
.
id
 = 
lcdid
;

30 
	`¥ötf
("LCD ID=%#X\r\n", 
lcdid
);

32 
	`lcdgpio_öô
();

33 
	`lcd_ª£t
();

34 
	`dñayms
(10);

35 
	`lcd_n‹e£t
();

39 if(
lcdid
 =
ATK4342
) {

40 
t·lcd_dev
.
height
 = 272;

41 
t·lcd_dev
.
width
 = 480;

42 
t·lcd_dev
.
v•w
 = 1;

43 
t·lcd_dev
.
vbpd
 = 8;

44 
t·lcd_dev
.
vÂd
 = 8;

45 
t·lcd_dev
.
h•w
 = 1;

46 
t·lcd_dev
.
hbpd
 = 40;

47 
t·lcd_dev
.
hÂd
 = 5;

48 
	`lcd˛k_öô
(27, 8, 8);

49 } if(
lcdid
 =
ATK4384
) {

50 
t·lcd_dev
.
height
 = 480;

51 
t·lcd_dev
.
width
 = 800;

52 
t·lcd_dev
.
v•w
 = 3;

53 
t·lcd_dev
.
vbpd
 = 32;

54 
t·lcd_dev
.
vÂd
 = 13;

55 
t·lcd_dev
.
h•w
 = 48;

56 
t·lcd_dev
.
hbpd
 = 88;

57 
t·lcd_dev
.
hÂd
 = 40;

58 
	`lcd˛k_öô
(42, 4, 8);

59 } if(
lcdid
 =
ATK7084
) {

60 
t·lcd_dev
.
height
 = 480;

61 
t·lcd_dev
.
width
 = 800;

62 
t·lcd_dev
.
v•w
 = 1;

63 
t·lcd_dev
.
vbpd
 = 23;

64 
t·lcd_dev
.
vÂd
 = 22;

65 
t·lcd_dev
.
h•w
 = 1;

66 
t·lcd_dev
.
hbpd
 = 46;

67 
t·lcd_dev
.
hÂd
 = 210;

68 
	`lcd˛k_öô
(30, 3, 7);

69 } if(
lcdid
 =
ATK7016
) {

70 
t·lcd_dev
.
height
 = 600;

71 
t·lcd_dev
.
width
 = 1024;

72 
t·lcd_dev
.
v•w
 = 3;

73 
t·lcd_dev
.
vbpd
 = 20;

74 
t·lcd_dev
.
vÂd
 = 12;

75 
t·lcd_dev
.
h•w
 = 20;

76 
t·lcd_dev
.
hbpd
 = 140;

77 
t·lcd_dev
.
hÂd
 = 160;

78 
	`lcd˛k_öô
(32, 3, 5);

79 } if(
lcdid
 =
ATK1018
) {

80 
t·lcd_dev
.
height
 = 800;

81 
t·lcd_dev
.
width
 = 1280;

82 
t·lcd_dev
.
v•w
 = 3;

83 
t·lcd_dev
.
vbpd
 = 10;

84 
t·lcd_dev
.
vÂd
 = 10;

85 
t·lcd_dev
.
h•w
 = 10;

86 
t·lcd_dev
.
hbpd
 = 80;

87 
t·lcd_dev
.
hÂd
 = 70;

88 
	`lcd˛k_öô
(35, 3, 5);

89 } if(
lcdid
 =
ATKVGA
) {

90 
t·lcd_dev
.
height
 = 768;

91 
t·lcd_dev
.
width
 = 1366;

92 
t·lcd_dev
.
v•w
 = 3;

93 
t·lcd_dev
.
vbpd
 = 24;

94 
t·lcd_dev
.
vÂd
 = 3;

95 
t·lcd_dev
.
h•w
 = 143;

96 
t·lcd_dev
.
hbpd
 = 213;

97 
t·lcd_dev
.
hÂd
 = 70;

98 
	`lcd˛k_öô
(32, 3, 3);

100 
t·lcd_dev
.
pixsize
 = 4;

101 
t·lcd_dev
.
‰amebuf„r
 = 
LCD_FRAMEBUF_ADDR
;

102 
t·lcd_dev
.
backcﬁ‹
 = 
LCD_WHITE
;

103 
t·lcd_dev
.
f‹ecﬁ‹
 = 
LCD_BLACK
;

116 
LCDIF
->
CTRL
 |= (1 << 19) | (1 << 17) | (0 << 14) | (0 << 12) |

122 
LCDIF
->
CTRL1
 = 0X7 << 16;

129 
LCDIF
->
TRANSFER_COUNT
 = (
t·lcd_dev
.
height
 << 16Ë| (t·lcd_dev.
width
 << 0);

143 
LCDIF
->
VDCTRL0
 = 0;

144 if(
lcdid
 =
ATKVGA
) {

145 
LCDIF
->
VDCTRL0
 = (0 << 29) | (1 << 28) | (0 << 27) |

147 (1 << 21Ë| (1 << 20Ë| (
t·lcd_dev
.
v•w
 << 0);

149 
LCDIF
->
VDCTRL0
 = (0 << 29) | (1 << 28) | (0 << 27) |

151 (1 << 21Ë| (1 << 20Ë| (
t·lcd_dev
.
v•w
 << 0);

158 
LCDIF
->
VDCTRL1
 = 
t·lcd_dev
.
height
 +Å·lcd_dev.
v•w
 +Å·lcd_dev.
vÂd
 +Å·lcd_dev.
vbpd
;

166 
LCDIF
->
VDCTRL2
 = (
t·lcd_dev
.
h•w
 << 18Ë| (t·lcd_dev.
width
 +Å·lcd_dev.h•w +Å·lcd_dev.
hÂd
 +Å·lcd_dev.
hbpd
);

174 
LCDIF
->
VDCTRL3
 = ((
t·lcd_dev
.
hbpd
 +Å·lcd_dev.
h•w
Ë<< 16Ë| (t·lcd_dev.
vbpd
 +Å·lcd_dev.
v•w
);

183 
LCDIF
->
VDCTRL4
 = (1<<18Ë| (
t·lcd_dev
.
width
);

189 
LCDIF
->
CUR_BUF
 = ()
t·lcd_dev
.
‰amebuf„r
;

190 
LCDIF
->
NEXT_BUF
 = ()
t·lcd_dev
.
‰amebuf„r
;

193 
	`lcd_íabÀ
();

194 
	`dñayms
(10);

195 
	`lcd_˛ór
(
LCD_WHITE
);

197 
	}
}

211 
	$lcd_ªad_∑√lid
()

213 
idx
 = 0;

216 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_VSYNC_GPIO3_IO03
, 0);

217 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_VSYNC_GPIO3_IO03
, 0X10B0);

220 
gpio_pö_c⁄fig_t
 
idio_c⁄fig
;

221 
idio_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆOuçut
;

222 
idio_c⁄fig
.
ouçutLogic
 = 1;

223 
	`gpio_öô
(
GPIO3
, 3, &
idio_c⁄fig
);

226 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA07_GPIO3_IO12
, 0);

227 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA15_GPIO3_IO20
, 0);

228 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA23_GPIO3_IO28
, 0);

230 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA07_GPIO3_IO12
, 0xF080);

231 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA15_GPIO3_IO20
, 0xF080);

232 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA23_GPIO3_IO28
, 0xF080);

234 
idio_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆI≈ut
;

235 
	`gpio_öô
(
GPIO3
, 12, &
idio_c⁄fig
);

236 
	`gpio_öô
(
GPIO3
, 20, &
idio_c⁄fig
);

237 
	`gpio_öô
(
GPIO3
, 28, &
idio_c⁄fig
);

239 
idx
 = ()
	`gpio_pöªad
(
GPIO3
, 28);

240 
idx
 |()
	`gpio_pöªad
(
GPIO3
, 20) << 1;

241 
idx
 |()
	`gpio_pöªad
(
GPIO3
, 12) << 2;

243 if(
idx
==0) 
ATK4342
;

244 if(
idx
==1) 
ATK7084
;

245 if(
idx
==2) 
ATK7016
;

246 if(
idx
==4) 
ATK4384
;

247 if(
idx
==5) 
ATK1018
;

248 if(
idx
==7) 
ATKVGA
;

251 
	}
}

293 
	$lcdgpio_öô
()

295 
gpio_pö_c⁄fig_t
 
gpio_c⁄fig
;

299 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA00_LCDIF_DATA00
,0);

300 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA01_LCDIF_DATA01
,0);

301 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA02_LCDIF_DATA02
,0);

302 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA03_LCDIF_DATA03
,0);

303 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA04_LCDIF_DATA04
,0);

304 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA05_LCDIF_DATA05
,0);

305 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA06_LCDIF_DATA06
,0);

306 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA07_LCDIF_DATA07
,0);

308 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA08_LCDIF_DATA08
,0);

309 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA09_LCDIF_DATA09
,0);

310 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA10_LCDIF_DATA10
,0);

311 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA11_LCDIF_DATA11
,0);

312 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA12_LCDIF_DATA12
,0);

313 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA13_LCDIF_DATA13
,0);

314 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA14_LCDIF_DATA14
,0);

315 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA15_LCDIF_DATA15
,0);

317 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA16_LCDIF_DATA16
,0);

319 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA17_LCDIF_DATA17
,0);

320 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA18_LCDIF_DATA18
,0);

321 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA19_LCDIF_DATA19
,0);

322 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA20_LCDIF_DATA20
,0);

323 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA21_LCDIF_DATA21
,0);

324 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA22_LCDIF_DATA22
,0);

325 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_DATA23_LCDIF_DATA23
,0);

327 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_CLK_LCDIF_CLK
,0);

328 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_ENABLE_LCDIF_ENABLE
,0);

329 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_HSYNC_LCDIF_HSYNC
,0);

330 
	`IOMUXC_SëPöMux
(
IOMUXC_LCD_VSYNC_LCDIF_VSYNC
,0);

332 
	`IOMUXC_SëPöMux
(
IOMUXC_GPIO1_IO08_GPIO1_IO08
,0);

333 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART1_CTS_B_GPIO1_IO18
,0xF080);

346 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA00_LCDIF_DATA00
,0xB9);

347 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA01_LCDIF_DATA01
,0xB9);

348 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA02_LCDIF_DATA02
,0xB9);

349 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA03_LCDIF_DATA03
,0xB9);

350 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA04_LCDIF_DATA04
,0xB9);

351 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA05_LCDIF_DATA05
,0xB9);

352 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA06_LCDIF_DATA06
,0xB9);

353 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA07_LCDIF_DATA07
,0xB9);

354 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA08_LCDIF_DATA08
,0xB9);

355 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA09_LCDIF_DATA09
,0xB9);

356 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA10_LCDIF_DATA10
,0xB9);

357 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA11_LCDIF_DATA11
,0xB9);

358 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA12_LCDIF_DATA12
,0xB9);

359 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA13_LCDIF_DATA13
,0xB9);

360 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA14_LCDIF_DATA14
,0xB9);

361 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA15_LCDIF_DATA15
,0xB9);

362 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA16_LCDIF_DATA16
,0xB9);

363 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA17_LCDIF_DATA17
,0xB9);

364 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA18_LCDIF_DATA18
,0xB9);

365 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA19_LCDIF_DATA19
,0xB9);

366 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA20_LCDIF_DATA20
,0xB9);

367 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA21_LCDIF_DATA21
,0xB9);

368 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA22_LCDIF_DATA22
,0xB9);

369 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_DATA23_LCDIF_DATA23
,0xB9);

371 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_CLK_LCDIF_CLK
,0xB9);

372 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_ENABLE_LCDIF_ENABLE
,0xB9);

373 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_HSYNC_LCDIF_HSYNC
,0xB9);

374 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_LCD_VSYNC_LCDIF_VSYNC
,0xB9);

376 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_GPIO1_IO08_GPIO1_IO08
,0xB9);

379 
gpio_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆOuçut
;

380 
gpio_c⁄fig
.
ouçutLogic
 = 1;

381 
	`gpio_öô
(
GPIO1
, 8, &
gpio_c⁄fig
);

382 
	`gpio_pöwrôe
(
GPIO1
, 8, 1);

383 
	}
}

393 
	$lcd˛k_öô
(
lo›Div
, 
¥ediv
, 
div
)

399 
CCM_ANALOG
->
PLL_VIDEO_NUM
 = 0;

400 
CCM_ANALOG
->
PLL_VIDEO_DENOM
 = 0;

408 
CCM_ANALOG
->
PLL_VIDEO
 = (2 << 19Ë| (1 << 13Ë| (
lo›Div
 << 0);

414 
CCM_ANALOG
->
MISC2
 &= ~(3 << 30);

415 
CCM_ANALOG
->
MISC2
 = 0 << 30;

418 
CCM
->
CSCDR2
 &= ~(7 << 15);

419 
CCM
->
CSCDR2
 |= (2 << 15);

422 
CCM
->
CSCDR2
 &= ~(7 << 12);

423 
CCM
->
CSCDR2
 |(
¥ediv
 - 1) << 12;

426 
CCM
->
CBCMR
 &= ~(7 << 23);

427 
CCM
->
CBCMR
 |(
div
 - 1) << 23;

430 
CCM
->
CSCDR2
 &= ~(7 << 9);

431 
CCM
->
CSCDR2
 |= (0 << 9);

432 
	}
}

439 
	$lcd_ª£t
()

441 
LCDIF
->
CTRL
 = 1<<31;

442 
	}
}

449 
	$lcd_n‹e£t
()

451 
LCDIF
->
CTRL
 = 0<<31;

452 
	}
}

459 
	$lcd_íabÀ
()

461 
LCDIF
->
CTRL
 |= 1<<0;

462 
	}
}

471 
ölöe
 
	$lcd_døwpoöt
(
x
,
y
,
cﬁ‹
)

473 *(*)(()
t·lcd_dev
.
‰amebuf„r
 +

474 
t·lcd_dev
.
pixsize
 * (t·lcd_dev.
width
 * 
y
+
x
))=
cﬁ‹
;

475 
	}
}

484 
ölöe
 
	$lcd_ªadpoöt
(
x
,
y
)

486  *(*)(()
t·lcd_dev
.
‰amebuf„r
 +

487 
t·lcd_dev
.
pixsize
 * (t·lcd_dev.
width
 * 
y
 + 
x
));

488 
	}
}

495 
	$lcd_˛ór
(
cﬁ‹
)

497 
num
;

498 
i
 = 0;

500 *
°¨èddr
=(*)
t·lcd_dev
.
‰amebuf„r
;

501 
num
=()
t·lcd_dev
.
width
 *Å·lcd_dev.
height
;

502 
i
 = 0; i < 
num
; i++)

504 
°¨èddr
[
i
] = 
cﬁ‹
;

506 
	}
}

517 
	$lcd_fûl
(
x0
, 
y0
,

518 
x1
, 
y1
, 
cﬁ‹
)

520 
x
, 
y
;

522 if(
x0
 < 0) x0 = 0;

523 if(
y0
 < 0) y0 = 0;

524 if(
x1
 >
t·lcd_dev
.
width
) x1 =Åftlcd_dev.width - 1;

525 if(
y1
 >
t·lcd_dev
.
height
) y1 =Åftlcd_dev.height - 1;

527 
y
 = 
y0
; y <
y1
; y++)

529 
x
 = 
x0
; x <
x1
; x++)

530 
	`lcd_døwpoöt
(
x
, 
y
, 
cﬁ‹
);

532 
	}
}

	@bsp/lcd/bsp_lcd.h

1 #i‚de‡
_BSP_LCD_H


2 
	#_BSP_LCD_H


	)

13 
	~"imx6ul.h
"

16 
	#LCD_BLUE
 0x000000FF

	)

17 
	#LCD_GREEN
 0x0000FF00

	)

18 
	#LCD_RED
 0x00FF0000

	)

19 
	#LCD_CYAN
 0x0000FFFF

	)

20 
	#LCD_MAGENTA
 0x00FF00FF

	)

21 
	#LCD_YELLOW
 0x00FFFF00

	)

22 
	#LCD_LIGHTBLUE
 0x008080FF

	)

23 
	#LCD_LIGHTGREEN
 0x0080FF80

	)

24 
	#LCD_LIGHTRED
 0x00FF8080

	)

25 
	#LCD_LIGHTCYAN
 0x0080FFFF

	)

26 
	#LCD_LIGHTMAGENTA
 0x00FF80FF

	)

27 
	#LCD_LIGHTYELLOW
 0x00FFFF80

	)

28 
	#LCD_DARKBLUE
 0x00000080

	)

29 
	#LCD_DARKGREEN
 0x00008000

	)

30 
	#LCD_DARKRED
 0x00800000

	)

31 
	#LCD_DARKCYAN
 0x00008080

	)

32 
	#LCD_DARKMAGENTA
 0x00800080

	)

33 
	#LCD_DARKYELLOW
 0x00808000

	)

34 
	#LCD_WHITE
 0x00FFFFFF

	)

35 
	#LCD_LIGHTGRAY
 0x00D3D3D3

	)

36 
	#LCD_GRAY
 0x00808080

	)

37 
	#LCD_DARKGRAY
 0x00404040

	)

38 
	#LCD_BLACK
 0x00000000

	)

39 
	#LCD_BROWN
 0x00A52A2A

	)

40 
	#LCD_ORANGE
 0x00FFA500

	)

41 
	#LCD_TRANSPARENT
 0x00000000

	)

44 
	#ATK4342
 0X4342

	)

45 
	#ATK4384
 0X4384

	)

46 
	#ATK7084
 0X7084

	)

47 
	#ATK7016
 0X7016

	)

48 
	#ATK1018
 0X1018

	)

49 
	#ATKVGA
 0xff00

	)

52 
	#LCD_FRAMEBUF_ADDR
 (0x89000000)

	)

55 
	st·lcd_ty≥def
{

56 
	mheight
;

57 
	mwidth
;

58 
	mpixsize
;

59 
	mv•w
;

60 
	mvbpd
;

61 
	mvÂd
;

62 
	mh•w
;

63 
	mhbpd
;

64 
	mhÂd
;

65 
	m‰amebuf„r
;

66 
	mf‹ecﬁ‹
;

67 
	mbackcﬁ‹
;

68 
	mid
;

71 
t·lcd_ty≥def
 
t·lcd_dev
;

75 
lcd_öô
();

76 
lcd_ªad_∑√lid
();

77 
lcdgpio_öô
();

78 
lcd˛k_öô
(
lo›Div
, 
¥ediv
, 
div
);

79 
lcd_ª£t
();

80 
lcd_n‹e£t
();

81 
lcd_íabÀ
();

82 
video_∂löô
(
lo›divi
, 
po°divi
);

84 
ölöe
 
lcd_døwpoöt
(
x
,
y
,
cﬁ‹
);

85 
ölöe
 
lcd_ªadpoöt
(
x
,
y
);

86 
lcd_˛ór
(
cﬁ‹
);

87 
lcd_fûl
(
x0
, 
y0
, 
x1
, 
y1
, 
cﬁ‹
);

	@bsp/lcd/bsp_lcdapi.c

11 
	~"b•_lcd≠i.h
"

12 
	~"f⁄t.h
"

22 
	$lcd_døwlöe
(
x1
, 
y1
, 
x2
, 
y2
)

24 
u16
 
t
;

25 
xîr
 = 0, 
yîr
 = 0, 
dñè_x
, 
dñè_y
, 
di°™˚
;

26 
öcx
, 
öcy
, 
uRow
, 
uCﬁ
;

27 
dñè_x
 = 
x2
 - 
x1
;

28 
dñè_y
 = 
y2
 - 
y1
;

29 
uRow
 = 
x1
;

30 
uCﬁ
 = 
y1
;

31 if(
dñè_x
 > 0)

32 
öcx
 = 1;

33 if(
dñè_x
==0)

34 
öcx
 = 0;

37 
öcx
 = -1;

38 
dñè_x
 = -delta_x;

40 if(
dñè_y
>0)

41 
öcy
=1;

42 if(
dñè_y
 == 0)

43 
öcy
=0;

46 
öcy
 = -1;

47 
dñè_y
 = -delta_y;

49 if–
dñè_x
 > 
dñè_y
)

50 
di°™˚
 = 
dñè_x
;

52 
di°™˚
 = 
dñè_y
;

53 
t
 = 0;Å <
di°™˚
+1;Å++ )

56 
	`lcd_døwpoöt
(
uRow
, 
uCﬁ
, 
t·lcd_dev
.
f‹ecﬁ‹
);

57 
xîr
 +
dñè_x
 ;

58 
yîr
 +
dñè_y
 ;

59 if(
xîr
 > 
di°™˚
)

61 
xîr
 -
di°™˚
;

62 
uRow
 +
öcx
;

64 if(
yîr
 > 
di°™˚
)

66 
yîr
 -
di°™˚
;

67 
uCﬁ
 +
öcy
;

70 
	}
}

80 
	$lcd_døw_ª˘™gÀ
(
x1
, 
y1
, 
x2
, 
y2
)

82 
	`lcd_døwlöe
(
x1
, 
y1
, 
x2
, y1);

83 
	`lcd_døwlöe
(
x1
, 
y1
, x1, 
y2
);

84 
	`lcd_døwlöe
(
x1
, 
y2
, 
x2
, y2);

85 
	`lcd_døwlöe
(
x2
, 
y1
, x2, 
y2
);

86 
	}
}

95 
	$lcd_døw_Cú˛e
(
x0
,
y0
,
r
)

97 
mx
 = 
x0
, 
my
 = 
y0
;

98 
x
 = 0, 
y
 = 
r
;

100 
d
 = 1 - 
r
;

101 
y
 > 
x
)

103 
	`lcd_døwpoöt
(
x
 + 
mx
, 
y
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

104 
	`lcd_døwpoöt
(
y
 + 
mx
, 
x
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

105 
	`lcd_døwpoöt
(-
x
 + 
mx
, 
y
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

106 
	`lcd_døwpoöt
(-
y
 + 
mx
, 
x
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

108 
	`lcd_døwpoöt
(-
x
 + 
mx
, -
y
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

109 
	`lcd_døwpoöt
(-
y
 + 
mx
, -
x
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

110 
	`lcd_døwpoöt
(
x
 + 
mx
, -
y
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

111 
	`lcd_døwpoöt
(
y
 + 
mx
, -
x
 + 
my
, 
t·lcd_dev
.
f‹ecﬁ‹
);

112 if–
d
 < 0)

114 
d
 = d + 2 * 
x
 + 3;

118 
d
d + 2 * (
x
 - 
y
) + 5;

119 
y
--;

121 
x
++;

123 
	}
}

134 
	$lcd_showch¨
(
x
, 
y
,

135 
num
, 
size
,

136 
mode
)

138 
ãmp
, 
t1
, 
t
;

139 
y0
 = 
y
;

140 
csize
 = (
size
 / 8+ ((size % 8) ? 1 : 0)) * (size / 2);

141 
num
 =Çum - ' ';

142 
t
 = 0;Å < 
csize
;Å++)

144 if(
size
 =12Ë
ãmp
 = 
asc2_1206
[
num
][
t
];

145 if(
size
 =16)
ãmp
 = 
asc2_1608
[
num
][
t
];

146 if(
size
 =24)
ãmp
 = 
asc2_2412
[
num
][
t
];

147 if(
size
 =32)
ãmp
 = 
asc2_3216
[
num
][
t
];

149 
t1
 = 0;Å1 < 8;Å1++)

151 if(
ãmp
 & 0x80)
	`lcd_døwpoöt
(
x
, 
y
, 
t·lcd_dev
.
f‹ecﬁ‹
);

152 if(
mode
==0)
	`lcd_døwpoöt
(
x
, 
y
, 
t·lcd_dev
.
backcﬁ‹
);

153 
ãmp
 <<= 1;

154 
y
++;

155 if(
y
 >
t·lcd_dev
.
height
) ;

156 if((
y
 - 
y0
Ë=
size
)

158 
y
 = 
y0
;

159 
x
++;

160 if(
x
 >
t·lcd_dev
.
width
) ;

165 
	}
}

173 
	$lcd_pow
(
m
,
n
)

175 
ªsu…
 = 1;

176 
n
--Ë
ªsu…
 *
m
;

177  
ªsu…
;

178 
	}
}

189 
	$lcd_shownum
(
x
,

190 
y
,

191 
num
,

192 
Àn
,

193 
size
)

195 
t
, 
ãmp
;

196 
íshow
 = 0;

197 
t
 = 0;Å < 
Àn
;Å++)

199 
ãmp
 = (
num
 / 
	`lcd_pow
(10, 
Àn
 - 
t
 - 1)) % 10;

200 if(
íshow
 =0 && 
t
 < (
Àn
 - 1))

202 if(
ãmp
 == 0)

204 
	`lcd_showch¨
(
x
 + (
size
 / 2Ë* 
t
, 
y
, ' ', size, 0);

206 }
íshow
 = 1;

208 
	`lcd_showch¨
(
x
 + (
size
 / 2Ë* 
t
, 
y
, 
ãmp
 + '0', size, 0);

210 
	}
}

224 
	$lcd_showxnum
(
x
, 
y
,

225 
num
, 
Àn
,

226 
size
, 
mode
)

228 
t
, 
ãmp
;

229 
íshow
 = 0;

230 
t
 = 0;Å < 
Àn
;Å++)

232 
ãmp
 = (
num
 / 
	`lcd_pow
(10, 
Àn
 - 
t
- 1)) % 10;

233 if(
íshow
 =0 && 
t
 < (
Àn
 - 1))

235 if(
ãmp
 == 0)

237 if(
mode
 & 0X80Ë
	`lcd_showch¨
(
x
 + (
size
 / 2Ë* 
t
, 
y
, '0', size, mode & 0X01);

238 
	`lcd_showch¨
(
x
 + (
size
 / 2Ë* 
t
, 
y
 , ' ', size, 
mode
 & 0X01);

240 }
íshow
=1;

243 
	`lcd_showch¨
–
x
 + (
size
 / 2Ë* 
t
, 
y
, 
ãmp
 + '0' , sizê, 
mode
 & 0X01);

245 
	}
}

257 
	$lcd_show_°rög
(
x
,
y
,

258 
width
,
height
,

259 
size
,*
p
)

261 
x0
 = 
x
;

262 
width
 +
x
;

263 
height
 +
y
;

264 (*
p
 <= '~') &&(*p >= ' '))

266 if(
x
 >
width
Ë{x = 
x0
; 
y
 +
size
;}

267 if(
y
 >
height
) ;

268 
	`lcd_showch¨
(
x
, 
y
, *
p
 , 
size
, 0);

269 
x
 +
size
 / 2;

270 
p
++;

272 
	}
}

	@bsp/lcd/bsp_lcdapi.h

1 #i‚de‡
BSP_LCDAPI_H


2 
	#BSP_LCDAPI_H


	)

13 
	~"imx6ul.h
"

14 
	~"b•_lcd.h
"

17 
lcd_døwlöe
(
x1
, 
y1
, 
x2
, 
y2
);

18 
lcd_døw_ª˘™gÀ
(
x1
, 
y1
, 
x2
, 
y2
);

19 
lcd_døw_Cú˛e
(
x0
,
y0
,
r
);

20 
lcd_showch¨
(
x
,
y
,
num
,
size
, 
mode
);

21 
lcd_pow
(
m
,
n
);

22 
lcd_shownum
(
x
, 
y
, 
num
, 
Àn
,
size
);

23 
lcd_showxnum
(
x
, 
y
, 
num
, 
Àn
, 
size
, 
mode
);

24 
lcd_show_°rög
(
x
,
y
, 
width
, 
height
, 
size
,*
p
);

	@bsp/lcd/font.h

1 #i‚de‡
__FONT_H


2 
	#__FONT_H


	)

12 c⁄° 
	gasc2_1206
[95][12]={

111 c⁄° 
	gasc2_1608
[95][16]={

210 c⁄° 
	gasc2_2412
[95][36]={

309 c⁄° 
	gasc2_3216
[95][128]={

	@bsp/led/bsp_led.c

1 
	~"b•_Àd.h
"

18 
	$Àd_öô
()

21 
	`IOMUXC_SëPöMux
(
IOMUXC_GPIO1_IO03_GPIO1_IO03
,0);

34 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_GPIO1_IO03_GPIO1_IO03
,0X10B0);

37 
GPIO1
->
GDIR
 |= (1 << 3);

40 
GPIO1
->
DR
 &= ~(1 << 3);

41 
	}
}

50 
	$Àd_swôch
(
Àd
, 
°©us
)

52 
Àd
)

54 
LED0
:

55 if(
°©us
 =
ON
)

56 
GPIO1
->
DR
 &= ~(1<<3);

57 if(
°©us
 =
OFF
)

58 
GPIO1
->
DR
 |= (1<<3);

61 
	}
}

	@bsp/led/bsp_led.h

1 #i‚de‡
__BSP_LED_H


2 
	#__BSP_LED_H


	)

3 
	~"imx6ul.h
"

15 
	#LED0
 0

	)

18 
Àd_öô
();

19 
Àd_swôch
(
Àd
, 
°©us
);

	@bsp/mpu9250/bsp_mpu9250.c

11 
	~"b•_mpu9250.h
"

12 
	~"b•_i2c.h
"

13 
	~"b•_dñay.h
"

14 
	~"°dio.h
"

22 
	$mpu9250_öô
()

24 
d©a
 = 0;

26 
	`i2c_öô
();

27 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_PWR_MGMT1_REG
,0X80);

28 
	`dñayms
(100);

29 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_PWR_MGMT1_REG
,0X00);

30 
	`mpu_£t_gyro_ønge
(3);

31 
	`mpu_£t_ac˚l_ønge
(0);

32 
	`mpu_£t_øã
(50);

33 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_INT_EN_REG
,0X00);

34 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_USER_CTRL_REG
,0X00);

35 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_FIFO_EN_REG
,0X00);

36 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_INTBP_CFG_REG
,0X82);

38 
d©a
 = 
	`mpu_ªad_byã
(
MPU9250_ADDR
,
MPU_DEVICE_ID_REG
);

39 if(
d©a
 =
MPU6500_ID
)

41 
	`¥ötf
("MPU9250 ID=%#X\r\n", 
d©a
);

42 
	`mpu_wrôe_byã
(
MPU9250_ADDR
, 
MPU_PWR_MGMT1_REG
, 0X01);

43 
	`mpu_wrôe_byã
(
MPU9250_ADDR
, 
MPU_PWR_MGMT2_REG
, 0X00);

44 
	`mpu_£t_øã
(50);

51 
d©a
 = 
	`mpu_ªad_byã
(
AK8963_ADDR
, 
MAG_WIA
);

52 if(
d©a
 =
AK8963_ID
)

54 
	`¥ötf
("AK8963_ID=%#X\r\n", 
d©a
);

55 
	`mpu_wrôe_byã
(
AK8963_ADDR
, 
MAG_CNTL1
, 0X11);

59 
	}
}

68 
	$mpu_wrôe_byã
(
addr
,
ªg
, 
d©a
)

70 
°©us
=0;

71 
wrôed©a
=
d©a
;

72 
i2c_å™s„r
 
ma°îX„r
;

75 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

76 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Wrôe
;

77 
ma°îX„r
.
subaddªss
 = 
ªg
;

78 
ma°îX„r
.
subaddªssSize
 = 1;

79 
ma°îX„r
.
d©a
 = &
wrôed©a
;

80 
ma°îX„r
.
d©aSize
 = 1;

82 if(
	`i2c_ma°î_å™s„r
(&
ma°îX„r
))

83 
°©us
=1;

85  
°©us
;

86 
	}
}

94 
	$mpu_ªad_byã
(
addr
,
ªg
)

96 
vÆ
=0;

98 
i2c_å™s„r
 
ma°îX„r
;

99 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

100 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Ród
;

101 
ma°îX„r
.
subaddªss
 = 
ªg
;

102 
ma°îX„r
.
subaddªssSize
 = 1;

103 
ma°îX„r
.
d©a
 = &
vÆ
;

104 
ma°îX„r
.
d©aSize
 = 1;

105 
	`i2c_ma°î_å™s„r
(&
ma°îX„r
);

107  
vÆ
;

108 
	}
}

118 
	$mpu_ªad_Àn
(
addr
,
ªg
,
Àn
,*
buf
)

120 
i2c_å™s„r
 
ma°îX„r
;

122 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

123 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Ród
;

124 
ma°îX„r
.
subaddªss
 = 
ªg
;

125 
ma°îX„r
.
subaddªssSize
 = 1;

126 
ma°îX„r
.
d©a
 = 
buf
;

127 
ma°îX„r
.
d©aSize
 = 
Àn
;

128 
	`i2c_ma°î_å™s„r
(&
ma°îX„r
);

129 
	}
}

136 
	$mpu_£t_gyro_ønge
(
ønge
)

138  
	`mpu_wrôe_byã
(
MPU9250_ADDR
, 
MPU_GYRO_CFG_REG
, 
ønge
 << 3);

139 
	}
}

146 
	$mpu_£t_ac˚l_ønge
(
ønge
)

148  
	`mpu_wrôe_byã
(
MPU9250_ADDR
, 
MPU_ACCEL_CFG_REG
,
ønge
 << 3);

149 
	}
}

156 
	$mpu_£t_Õf
(
‰e
)

158 
d©a
 = 0;

160 if(
‰e
 >188Ë
d©a
=1;

161 if(
‰e
 >98Ë
d©a
=2;

162 if(
‰e
 >42Ë
d©a
=3;

163 if(
‰e
 >20Ë
d©a
=4;

164 if(
‰e
 >10Ë
d©a
=5;

165 
d©a
 = 6;

166  
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_CFG_REG
,
d©a
);

167 
	}
}

174 
	$mpu_£t_øã
(
øã
)

176 
d©a
;

177 if(
øã
 > 1000)Ñate = 1000;

178 if(
øã
 < 4)Ñate = 4;

179 
d©a
 = 1000 / 
øã
 - 1;

180 
d©a
 = 
	`mpu_wrôe_byã
(
MPU9250_ADDR
,
MPU_SAMPLE_RATE_REG
,data);

181  
	`mpu_£t_Õf
(
øã
 / 2);

182 
	}
}

191 
	$mpu_gë_gyrosc›e
(*
gx
,*
gy
,*
gz
)

193 
buf
[6];

195 
	`mpu_ªad_Àn
(
MPU9250_ADDR
, 
MPU_GYRO_XOUTH_REG
, 6, 
buf
);

196 *
gx
=(()
buf
[0] << 8) | buf[1];

197 *
gy
=(()
buf
[2] << 8) | buf[3];

198 *
gz
=(()
buf
[4] << 8) | buf[5];

199 
	}
}

208 
	$mpu_gë_ac˚Àromëî
(*
ax
,*
ay
,*
az
)

210 
buf
[6];

212 
	`mpu_ªad_Àn
(
MPU9250_ADDR
, 
MPU_ACCEL_XOUTH_REG
, 6, 
buf
);

213 *
ax
=(()
buf
[0] << 8) | buf[1];

214 *
ay
=(()
buf
[2] << 8) | buf[3];

215 *
az
=(()
buf
[4] << 8) | buf[5];

216 
	}
}

225 
	$mpu_gë_mag√tomëî
(*
mx
, *
my
, *
mz
)

227 
buf
[6];

229 
	`mpu_ªad_Àn
(
AK8963_ADDR
, 
MAG_XOUT_L
 , 6, 
buf
);

230 *
mx
 = (()
buf
[1] << 8) | buf[0];

231 *
my
 = (()
buf
[3] << 8) | buf[2];

232 *
mz
 = (()
buf
[5] << 8) | buf[4];

234 
	`mpu_wrôe_byã
(
AK8963_ADDR
, 
MAG_CNTL1
, 0X11);

235 
	}
}

	@bsp/mpu9250/bsp_mpu9250.h

1 #i‚de‡
_BSP_MPU9250_H


2 
	#_BSP_MPU9250_H


	)

13 
	~"imx6ul.h
"

15 
	#MPU9250_ADDR
 0X68

	)

16 
	#MPU6500_ID
 0X71

	)

19 
	#AK8963_ADDR
 0X0C

	)

20 
	#AK8963_ID
 0X48

	)

23 
	#MPU_SELF_TESTX_REG
 0X0D

24 
	#MPU_SELF_TESTY_REG
 0X0E

25 
	#MPU_SELF_TESTZ_REG
 0X0F

26 
	#MPU_SELF_TESTA_REG
 0X10

27 
	#MPU_SAMPLE_RATE_REG
 0X19

28 
	#MPU_CFG_REG
 0X1A

29 
	#MPU_GYRO_CFG_REG
 0X1B

30 
	#MPU_ACCEL_CFG_REG
 0X1C

31 
	#MPU_MOTION_DET_REG
 0X1F

32 
	#MPU_FIFO_EN_REG
 0X23

33 
	#MPU_I2CMST_CTRL_REG
 0X24

34 
	#MPU_I2CSLV0_ADDR_REG
 0X25

35 
	#MPU_I2CSLV0_REG
 0X26

36 
	#MPU_I2CSLV0_CTRL_REG
 0X27

37 
	#MPU_I2CSLV1_ADDR_REG
 0X28

38 
	#MPU_I2CSLV1_REG
 0X29

39 
	#MPU_I2CSLV1_CTRL_REG
 0X2A

40 
	#MPU_I2CSLV2_ADDR_REG
 0X2B

41 
	#MPU_I2CSLV2_REG
 0X2C

42 
	#MPU_I2CSLV2_CTRL_REG
 0X2D

43 
	#MPU_I2CSLV3_ADDR_REG
 0X2E

44 
	#MPU_I2CSLV3_REG
 0X2F

45 
	#MPU_I2CSLV3_CTRL_REG
 0X30

46 
	#MPU_I2CSLV4_ADDR_REG
 0X31

47 
	#MPU_I2CSLV4_REG
 0X32

48 
	#MPU_I2CSLV4_DO_REG
 0X33

49 
	#MPU_I2CSLV4_CTRL_REG
 0X34

50 
	#MPU_I2CSLV4_DI_REG
 0X35

51 

	)

52 
	#MPU_I2CMST_STA_REG
 0X36

53 
	#MPU_INTBP_CFG_REG
 0X37

54 
	#MPU_INT_EN_REG
 0X38

55 
	#MPU_INT_STA_REG
 0X3A

56 

	)

57 
	#MPU_ACCEL_XOUTH_REG
 0X3B

58 
	#MPU_ACCEL_XOUTL_REG
 0X3C

59 
	#MPU_ACCEL_YOUTH_REG
 0X3D

60 
	#MPU_ACCEL_YOUTL_REG
 0X3E

61 
	#MPU_ACCEL_ZOUTH_REG
 0X3F

62 
	#MPU_ACCEL_ZOUTL_REG
 0X40

63 

	)

64 
	#MPU_TEMP_OUTH_REG
 0X41

65 
	#MPU_TEMP_OUTL_REG
 0X42

66 

	)

67 
	#MPU_GYRO_XOUTH_REG
 0X43

68 
	#MPU_GYRO_XOUTL_REG
 0X44

69 
	#MPU_GYRO_YOUTH_REG
 0X45

70 
	#MPU_GYRO_YOUTL_REG
 0X46

71 
	#MPU_GYRO_ZOUTH_REG
 0X47

72 
	#MPU_GYRO_ZOUTL_REG
 0X48

73 

	)

74 
	#MPU_I2CSLV0_DO_REG
 0X63

75 
	#MPU_I2CSLV1_DO_REG
 0X64

76 
	#MPU_I2CSLV2_DO_REG
 0X65

77 
	#MPU_I2CSLV3_DO_REG
 0X66

78 

	)

79 
	#MPU_I2CMST_DELAY_REG
 0X67

80 
	#MPU_SIGPATH_RST_REG
 0X68

81 
	#MPU_MDETECT_CTRL_REG
 0X69

82 
	#MPU_USER_CTRL_REG
 0X6A

83 
	#MPU_PWR_MGMT1_REG
 0X6B

84 
	#MPU_PWR_MGMT2_REG
 0X6C

85 
	#MPU_FIFO_CNTH_REG
 0X72

86 
	#MPU_FIFO_CNTL_REG
 0X73

87 
	#MPU_FIFO_RW_REG
 0X74

88 
	#MPU_DEVICE_ID_REG
 0X75

89 

	)

91 
	#MAG_WIA
 0x00

92 
	#MAG_CNTL1
 0X0A

	)

93 
	#MAG_CNTL2
 0X0B

	)

95 
	#MAG_XOUT_L
 0X03

	)

96 
	#MAG_XOUT_H
 0X04

	)

97 
	#MAG_YOUT_L
 0X05

	)

98 
	#MAG_YOUT_H
 0X06

	)

99 
	#MAG_ZOUT_L
 0X07

	)

100 
	#MAG_ZOUT_H
 0X08

	)

104 
mpu9250_öô
();

105 
mpu_wrôe_byã
(
addr
,
ªg
, 
d©a
);

106 
mpu_ªad_byã
(
addr
,
ªg
);

107 
mpu_ªad_Lí
(
addr
,
ªg
,
Àn
,*
buf
);

108 
mpu_£t_gyro_ønge
(
ønge
);

109 
mpu_£t_ac˚l_ønge
(
ønge
);

110 
mpu_£t_Õf
(
‰e
);

111 
mpu_£t_øã
(
øã
);

112 
mpu_gë_gyrosc›e
(*
gx
,*
gy
,*
gz
);

113 
mpu_gë_ac˚Àromëî
(*
ax
,*
ay
,*
az
);

114 
mpu_gë_mag√tomëî
(*
mx
, *
my
, *
mz
);

	@bsp/rtc/bsp_rtc.c

11 
	~"b•_πc.h
"

12 
	~"°dio.h
"

17 
	$πc_öô
()

25 
SNVS
->
HPCOMR
 |= (1 << 31) | (1 << 8);

28 
πc_d©ëime
 
πcd©e
;

30 
πcd©e
.
yór
 = 2018U;

31 
πcd©e
.
m⁄th
 = 12U;

32 
πcd©e
.
day
 = 13U;

33 
πcd©e
.
hour
 = 14U;

34 
πcd©e
.
möuã
 = 52;

35 
πcd©e
.
£c⁄d
 = 0;

36 
	`πc_£tD©ëime
(&
πcd©e
);

39 
	`πc_íabÀ
();

41 
	}
}

46 
	$πc_íabÀ
()

51 
SNVS
->
LPCR
 |= 1 << 0;

52 !(
SNVS
->
LPCR
 & 0X01));

54 
	}
}

59 
	$πc_dißbÀ
()

64 
SNVS
->
LPCR
 &= ~(1 << 0);

65 
SNVS
->
LPCR
 & 0X01);

66 
	}
}

73 
	$πc_i¶ópyór
(
yór
)

75 
vÆue
=0;

77 if(
yór
 % 400 == 0)

78 
vÆue
 = 1;

81 if((
yór
 % 4 == 0) && (year % 100 != 0))

82 
vÆue
 = 1;

84 
vÆue
 = 0;

86  
vÆue
;

87 
	}
}

94 
	$πc_covîd©e_to_£c⁄ds
(
πc_d©ëime
 *
d©ëime
)

96 
i
 = 0;

97 
£c⁄ds
 = 0;

98 
days
 = 0;

99 
m⁄thdays
[] = {0U, 0U, 31U, 59U, 90U, 120U, 151U, 181U, 212U, 243U, 273U, 304U, 334U};

101 
i
 = 1970; i < 
d©ëime
->
yór
; i++)

103 
days
 +
DAYS_IN_A_YEAR
;

104 if(
	`πc_i¶ópyór
(
i
)Ë
days
 += 1;

107 
days
 +
m⁄thdays
[
d©ëime
->
m⁄th
];

108 if(
	`πc_i¶ópyór
(
i
Ë&& (
d©ëime
->
m⁄th
 >3)Ë
days
 += 1;

110 
days
 +
d©ëime
->
day
 - 1;

112 
£c⁄ds
 = 
days
 * 
SECONDS_IN_A_DAY
 +

113 
d©ëime
->
hour
 * 
SECONDS_IN_A_HOUR
 +

114 
d©ëime
->
möuã
 * 
SECONDS_IN_A_MINUTE
 +

115 
d©ëime
->
£c⁄d
;

117  
£c⁄ds
;

118 
	}
}

125 
	$πc_£td©ëime
(
πc_d©ëime
 *
d©ëime
)

128 
£c⁄ds
 = 0;

129 
tmp
 = 
SNVS
->
LPCR
;

131 
	`πc_dißbÀ
();

135 
£c⁄ds
 = 
	`πc_covîd©e_to_£c⁄ds
(
d©ëime
);

137 
SNVS
->
LPSRTCMR
 = ()(
£c⁄ds
 >> 17);

138 
SNVS
->
LPSRTCLR
 = ()(
£c⁄ds
 << 15);

141 i‡(
tmp
 & 0x1)

142 
	`πc_íabÀ
();

143 
	}
}

151 
	$πc_c⁄vît£c⁄ds_to_d©ëime
(
£c⁄ds
, 
πc_d©ëime
 *
d©ëime
)

153 
x
;

154 
£c⁄dsRemaöög
, 
days
;

155 
daysInYór
;

158 
daysPîM⁄th
[] = {0U, 31U, 28U, 31U, 30U, 31U, 30U, 31U, 31U, 30U, 31U, 30U, 31U};

160 
£c⁄dsRemaöög
 = 
£c⁄ds
;

161 
days
 = 
£c⁄dsRemaöög
 / 
SECONDS_IN_A_DAY
 + 1;

162 
£c⁄dsRemaöög
 = sec⁄dsRemaöög % 
SECONDS_IN_A_DAY
;

165 
d©ëime
->
hour
 = 
£c⁄dsRemaöög
 / 
SECONDS_IN_A_HOUR
;

166 
£c⁄dsRemaöög
 = sec⁄dsRemaöög % 
SECONDS_IN_A_HOUR
;

167 
d©ëime
->
möuã
 = 
£c⁄dsRemaöög
 / 60;

168 
d©ëime
->
£c⁄d
 = 
£c⁄dsRemaöög
 % 
SECONDS_IN_A_MINUTE
;

171 
daysInYór
 = 
DAYS_IN_A_YEAR
;

172 
d©ëime
->
yór
 = 
YEAR_RANGE_START
;

173 
days
 > 
daysInYór
)

176 
days
 -
daysInYór
;

177 
d©ëime
->
yór
++;

180 i‡(!
	`πc_i¶ópyór
(
d©ëime
->
yór
))

181 
daysInYór
 = 
DAYS_IN_A_YEAR
;

183 
daysInYór
 = 
DAYS_IN_A_YEAR
 + 1;

186 if(
	`πc_i¶ópyór
(
d©ëime
->
yór
))

187 
daysPîM⁄th
[2] = 29;

189 
x
 = 1; x <= 12; x++)

191 i‡(
days
 <
daysPîM⁄th
[
x
])

193 
d©ëime
->
m⁄th
 = 
x
;

198 
days
 -
daysPîM⁄th
[
x
];

202 
d©ëime
->
day
 = 
days
;

204 
	}
}

211 
	$πc_gë£c⁄ds
()

213 
£c⁄ds
 = 0;

215 
£c⁄ds
 = (
SNVS
->
LPSRTCMR
 << 17Ë| (SNVS->
LPSRTCLR
 >> 15);

216  
£c⁄ds
;

217 
	}
}

224 
	$πc_gëd©ëime
(
πc_d©ëime
 *
d©ëime
)

226 
£c⁄ds
 = 0;

227 
£c⁄ds
 = 
	`πc_gë£c⁄ds
();

228 
	`πc_c⁄vît£c⁄ds_to_d©ëime
(
£c⁄ds
, 
d©ëime
);

229 
	}
}

	@bsp/rtc/bsp_rtc.h

1 #i‚de‡
_BSP_RTC_H


2 
	#_BSP_RTC_H


	)

13 
	~"imx6ul.h
"

16 
	#SECONDS_IN_A_DAY
 (86400Ë

	)

17 
	#SECONDS_IN_A_HOUR
 (3600Ë

	)

18 
	#SECONDS_IN_A_MINUTE
 (60Ë

	)

19 
	#DAYS_IN_A_YEAR
 (365Ë

	)

20 
	#YEAR_RANGE_START
 (1970Ë

	)

21 
	#YEAR_RANGE_END
 (2099Ë

	)

25 
	sπc_d©ëime


27 
	myór
;

28 
	mm⁄th
;

29 
	mday
;

30 
	mhour
;

31 
	mmöuã
;

32 
	m£c⁄d
;

37 
πc_öô
();

38 
πc_íabÀ
();

39 
πc_dißbÀ
();

40 
πc_covîd©e_to_£c⁄ds
(
πc_d©ëime
 *
d©ëime
);

41 
πc_gë£c⁄ds
();

42 
πc_£td©ëime
(
πc_d©ëime
 *
d©ëime
);

43 
πc_gëd©ëime
(
πc_d©ëime
 *
d©ëime
) ;

	@bsp/spi/bsp_spi.c

11 
	~"b•_•i.h
"

12 
	~"b•_gpio.h
"

13 
	~"°dio.h
"

20 
	$•i_öô
(
ECSPI_Ty≥
 *
ba£
)

23 
ba£
->
CONREG
 = 0;

33 
ba£
->
CONREG
 |= (1 << 0) | (1 << 3) | (1 << 4) | (7 << 20);

44 
ba£
->
CONFIGREG
 = 0;

54 
ba£
->
PERIODREG
 = 0X0000;

66 
ba£
->
CONREG
 &= ~((0XF << 12) | (0XF << 8));

67 
ba£
->
CONREG
 |= (0X9 << 12);

68 
	}
}

76 
	$•ich0_ªadwrôe_byã
(
ECSPI_Ty≥
 *
ba£
, 
txd©a
)

78 
uöt32_t
 
•úxd©a
 = 0;

79 
uöt32_t
 
•ôxd©a
 = 
txd©a
;

82 
ba£
->
CONREG
 &= ~(3 << 18);

83 
ba£
->
CONREG
 |= (0 << 18);

85 (
ba£
->
STATREG
 & (1 << 0)) == 0){}

86 
ba£
->
TXDATA
 = 
•ôxd©a
;

88 (
ba£
->
STATREG
 & (1 << 3)) == 0){}

89 
•úxd©a
 = 
ba£
->
RXDATA
;

90  
•úxd©a
;

91 
	}
}

	@bsp/spi/bsp_spi.h

1 #i‚de‡
_BSP_SPI_H


2 
	#_BSP_SPI_H


	)

13 
	~"imx6ul.h
"

16 
•i_öô
(
ECSPI_Ty≥
 *
ba£
);

17 
•ich0_ªadwrôe_byã
(
ECSPI_Ty≥
 *
ba£
, 
txd©a
);

	@bsp/touchscreen/bsp_touchscreen.c

11 
	~"b•_touchs¸ìn.h
"

12 
	~"b•_i2c.h
"

13 
	~"b•_öt.h
"

14 
	~"b•_dñay.h
"

15 
	~"°dio.h
"

17 
·5426_dev_°ruc
 
	g·5426_dev
;

24 
	$touchs¸ìn_öô
()

26 
ªg_vÆue
[2];

28 
·5426_dev
.
öôÁlg
 = 
FT5426_INIT_NOTFINISHED
;

34 
	`IOMUXC_SëPöMux
(
IOMUXC_UART5_TX_DATA_I2C2_SCL
,1);

35 
	`IOMUXC_SëPöMux
(
IOMUXC_UART5_RX_DATA_I2C2_SDA
,1);

47 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART5_TX_DATA_I2C2_SCL
,0x70B0);

48 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART5_RX_DATA_I2C2_SDA
,0X70B0);

51 
gpio_pö_c⁄fig_t
 
˘öçö_c⁄fig
;

53 
	`IOMUXC_SëPöMux
(
IOMUXC_GPIO1_IO09_GPIO1_IO09
,0);

54 
	`IOMUXC_SëPöMux
(
IOMUXC_SNVS_SNVS_TAMPER9_GPIO5_IO09
,0);

57 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_GPIO1_IO09_GPIO1_IO09
,0xF080);

58 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_SNVS_SNVS_TAMPER9_GPIO5_IO09
,0X10B0);

61 
˘öçö_c⁄fig
.
dúe˘i⁄
 = 
kGPIO_DigôÆI≈ut
;

62 
˘öçö_c⁄fig
.
öãºu±Mode
 = 
kGPIO_I¡RisögOrFÆlögEdge
;

63 
	`gpio_öô
(
GPIO1
, 9, &
˘öçö_c⁄fig
);

65 
	`GIC_E«bÀIRQ
(
GPIO1_Comböed_0_15_IRQn
);

66 
	`sy°em_ªgi°î_úqh™dÀr
(
GPIO1_Comböed_0_15_IRQn
, (
sy°em_úq_h™dÀr_t
)
gpio1_io9_úqh™dÀr
, 
NULL
);

67 
	`gpio_íabÀöt
(
GPIO1
, 9);

70 
˘öçö_c⁄fig
.
dúe˘i⁄
=
kGPIO_DigôÆOuçut
;

71 
˘öçö_c⁄fig
.
öãºu±Mode
=
kGPIO_NoI¡mode
;

72 
˘öçö_c⁄fig
.
ouçutLogic
=1;

73 
	`gpio_öô
(
GPIO5
, 9, &
˘öçö_c⁄fig
);

76 
	`i2c_öô
(
I2C2
);

79 
	`gpio_pöwrôe
(
GPIO5
, 9, 0);

80 
	`dñayms
(20);

81 
	`gpio_pöwrôe
(
GPIO5
, 9, 1);

82 
	`dñayms
(20);

84 
	`·5426_wrôe_byã
(
FT5426_ADDR
, 
FT5426_DEVICE_MODE
, 0);

85 
	`·5426_wrôe_byã
(
FT5426_ADDR
, 
FT5426_IDG_MODE
, 1);

88 
	`·426_ªad_Àn
(
FT5426_ADDR
, 
FT5426_IDGLIB_VERSION
, 2, 
ªg_vÆue
);

89 
	`¥ötf
("Touch Frimw¨êVîsi⁄:%#X\r\n", (()
ªg_vÆue
[0] << 8) +Ñeg_value[1]);

91 
·5426_dev
.
öôÁlg
 = 
FT5426_INIT_FINISHED
;

92 
·5426_dev
.
ötÊag
 = 0;

93 
	}
}

100 
	$gpio1_io9_úqh™dÀr
()

102 if(
·5426_dev
.
öôÁlg
 =
FT5426_INIT_FINISHED
)

105 
	`·5426_ªad_çco‹d
();

107 
	`gpio_˛órötÊags
(
GPIO1
, 9);

108 
	}
}

118 
	$·5426_wrôe_byã
(
addr
,
ªg
, 
d©a
)

120 
°©us
=0;

121 
wrôed©a
=
d©a
;

122 
i2c_å™s„r
 
ma°îX„r
;

125 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

126 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Wrôe
;

127 
ma°îX„r
.
subaddªss
 = 
ªg
;

128 
ma°îX„r
.
subaddªssSize
 = 1;

129 
ma°îX„r
.
d©a
 = &
wrôed©a
;

130 
ma°îX„r
.
d©aSize
 = 1;

132 if(
	`i2c_ma°î_å™s„r
(
I2C2
, &
ma°îX„r
))

133 
°©us
=1;

135  
°©us
;

136 
	}
}

144 
	$·5426_ªad_byã
(
addr
,
ªg
)

146 
vÆ
=0;

148 
i2c_å™s„r
 
ma°îX„r
;

149 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

150 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Ród
;

151 
ma°îX„r
.
subaddªss
 = 
ªg
;

152 
ma°îX„r
.
subaddªssSize
 = 1;

153 
ma°îX„r
.
d©a
 = &
vÆ
;

154 
ma°îX„r
.
d©aSize
 = 1;

155 
	`i2c_ma°î_å™s„r
(
I2C2
, &
ma°îX„r
);

157  
vÆ
;

158 
	}
}

168 
	$·426_ªad_Àn
(
addr
,
ªg
,
Àn
,*
buf
)

170 
i2c_å™s„r
 
ma°îX„r
;

172 
ma°îX„r
.
¶aveAddªss
 = 
addr
;

173 
ma°îX„r
.
dúe˘i⁄
 = 
kI2C_Ród
;

174 
ma°îX„r
.
subaddªss
 = 
ªg
;

175 
ma°îX„r
.
subaddªssSize
 = 1;

176 
ma°îX„r
.
d©a
 = 
buf
;

177 
ma°îX„r
.
d©aSize
 = 
Àn
;

178 
	`i2c_ma°î_å™s„r
(
I2C2
, &
ma°îX„r
);

179 
	}
}

186 
	$·5426_ªad_çnum
()

188 
·5426_dev
.
poöt_num
 = 
	`·5426_ªad_byã
(
FT5426_ADDR
, 
FT5426_TD_STATUS
);

189 
	}
}

196 
	$·5426_ªad_çco‹d
()

198 
i
 = 0;

199 
ty≥
 = 0;

201 
poötbuf
[
FT5426_XYCOORDREG_NUM
];

203 
·5426_dev
.
poöt_num
 = 
	`·5426_ªad_byã
(
FT5426_ADDR
, 
FT5426_TD_STATUS
);

209 
	`·426_ªad_Àn
(
FT5426_ADDR
, 
FT5426_TOUCH1_XH
, 
FT5426_XYCOORDREG_NUM
, 
poötbuf
);

211 
i
 = 0; i < 
·5426_dev
.
poöt_num
 ; i++)

213 *
buf
 = &
poötbuf
[
i
 * 6];

219 
·5426_dev
.
x
[
i
] = ((
buf
[2] << 8) | buf[3]) & 0x0fff;

220 
·5426_dev
.
y
[
i
] = ((
buf
[0] << 8) | buf[1]) & 0x0fff;

222 
ty≥
 = 
buf
[0] >> 6;

230 if(
ty≥
 =
FT5426_TOUCH_EVENT_DOWN
 ||Åy≥ =
FT5426_TOUCH_EVENT_ON
 )

237 
	}
}

	@bsp/touchscreen/bsp_touchscreen.h

1 #i‚de‡
_TOUCHSCREEN_H


2 
	#_TOUCHSCREEN_H


	)

13 
	~"imx6ul.h
"

14 
	~"b•_gpio.h
"

17 
	#FT5426_ADDR
 0X38

	)

19 
	#FT5426_DEVICE_MODE
 0X00

	)

20 
	#FT5426_IDGLIB_VERSION
 0XA1

	)

21 
	#FT5426_IDG_MODE
 0XA4

	)

22 
	#FT5426_TD_STATUS
 0X02

	)

23 
	#FT5426_TOUCH1_XH
 0X03

	)

27 
	#FT5426_XYCOORDREG_NUM
 30

	)

28 
	#FT5426_INIT_FINISHED
 1

	)

29 
	#FT5426_INIT_NOTFINISHED
 0

	)

31 
	#FT5426_TOUCH_EVENT_DOWN
 0x00

	)

32 
	#FT5426_TOUCH_EVENT_UP
 0x01

	)

33 
	#FT5426_TOUCH_EVENT_ON
 0x02

	)

34 
	#FT5426_TOUCH_EVENT_RESERVED
 0x03

	)

38 
	s·5426_dev_°ruc


40 
	möôÁlg
;

41 
	mötÊag
;

42 
	mpoöt_num
;

43 
	mx
[5];

44 
	my
[5];

48 
·5426_dev_°ruc
 
·5426_dev
;

51 
touchs¸ìn_öô
();

52 
gpio1_io9_úqh™dÀr
();

53 
·5426_wrôe_byã
(
addr
,
ªg
, 
d©a
);

54 
·5426_ªad_byã
(
addr
,
ªg
);

55 
·426_ªad_Àn
(
addr
,
ªg
,
Àn
,*
buf
);

56 
·5426_ªad_çnum
();

57 
·5426_ªad_çco‹d
();

	@bsp/uart/bsp_uart.c

11 
	~"b•_u¨t.h
"

18 
	$u¨t_öô
()

21 
	`u¨t_io_öô
();

24 
	`u¨t_dißbÀ
(
UART1
);

25 
	`u¨t_so·ª£t
(
UART1
);

27 
UART1
-> 
UCR1
 = 0;

38 
UART1
->
UCR2
 |= (1<<14) | (1<<5) | (1<<2) | (1<<1);

44 
UART1
->
UCR3
 |= 1<<2;

50 
UART1
->
UCR1
 &= ~(1<<14);

62 
UART1
->
UFCR
 = 5<<7;

63 
UART1
->
UBIR
 = 71;

64 
UART1
->
UBMR
 = 3124;

67 
	`u¨t_íabÀ
(
UART1
);

68 
	}
}

75 
	$u¨t_io_öô
()

81 
	`IOMUXC_SëPöMux
(
IOMUXC_UART1_TX_DATA_UART1_TX
,0);

82 
	`IOMUXC_SëPöMux
(
IOMUXC_UART1_RX_DATA_UART1_RX
,0);

94 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART1_TX_DATA_UART1_TX
,0x10B0);

95 
	`IOMUXC_SëPöC⁄fig
(
IOMUXC_UART1_RX_DATA_UART1_RX
,0x10B0);

96 
	}
}

107 
	$u¨t_£tbaudøã
(
UART_Ty≥
 *
ba£
, 
baudøã
, 
§c˛ock_hz
)

109 
uöt32_t
 
numî©‹
 = 0u;

110 
uöt32_t
 
díomö©‹
 = 0U;

111 
uöt32_t
 
divis‹
 = 0U;

112 
uöt32_t
 
ªfFªqDiv
 = 0U;

113 
uöt32_t
 
dividî
 = 1U;

114 
uöt64_t
 
baudDiff
 = 0U;

115 
uöt64_t
 
ãmpNumî©‹
 = 0U;

116 
uöt32_t
 
ãmpDíomö©‹
 = 0u;

119 
numî©‹
 = 
§c˛ock_hz
;

120 
díomö©‹
 = 
baudøã
 << 4;

121 
divis‹
 = 1;

123 
díomö©‹
 != 0)

125 
divis‹
 = 
díomö©‹
;

126 
díomö©‹
 = 
numî©‹
 % denominator;

127 
numî©‹
 = 
divis‹
;

130 
numî©‹
 = 
§c˛ock_hz
 / 
divis‹
;

131 
díomö©‹
 = (
baudøã
 << 4Ë/ 
divis‹
;

135 i‡((
numî©‹
 > (
UART_UBIR_INC_MASK
 * 7)Ë|| (
díomö©‹
 > UART_UBIR_INC_MASK))

137 
uöt32_t
 
m
 = (
numî©‹
 - 1Ë/ (
UART_UBIR_INC_MASK
 * 7) + 1;

138 
uöt32_t
 
n
 = (
díomö©‹
 - 1Ë/ 
UART_UBIR_INC_MASK
 + 1;

139 
uöt32_t
 
max
 = 
m
 > 
n
 ? m :Ç;

140 
numî©‹
 /
max
;

141 
díomö©‹
 /
max
;

142 i‡(0 =
numî©‹
)

144 
numî©‹
 = 1;

146 i‡(0 =
díomö©‹
)

148 
díomö©‹
 = 1;

151 
dividî
 = (
numî©‹
 - 1Ë/ 
UART_UBIR_INC_MASK
 + 1;

153 
dividî
)

156 
ªfFªqDiv
 = 0x05;

159 
ªfFªqDiv
 = 0x04;

162 
ªfFªqDiv
 = 0x03;

165 
ªfFªqDiv
 = 0x02;

168 
ªfFªqDiv
 = 0x01;

171 
ªfFªqDiv
 = 0x00;

174 
ªfFªqDiv
 = 0x06;

177 
ªfFªqDiv
 = 0x05;

184 
ãmpNumî©‹
 = 
§c˛ock_hz
;

185 
ãmpDíomö©‹
 = (
numî©‹
 << 4);

186 
divis‹
 = 1;

188 
ãmpDíomö©‹
 != 0)

190 
divis‹
 = 
ãmpDíomö©‹
;

191 
ãmpDíomö©‹
 = 
ãmpNumî©‹
 %ÅempDenominator;

192 
ãmpNumî©‹
 = 
divis‹
;

194 
ãmpNumî©‹
 = 
§c˛ock_hz
 / 
divis‹
;

195 
ãmpDíomö©‹
 = (
numî©‹
 << 4Ë/ 
divis‹
;

196 
baudDiff
 = (
ãmpNumî©‹
 * 
díomö©‹
Ë/ 
ãmpDíomö©‹
;

197 
baudDiff
 = (baudDif‡>
baudøã
) ? (baudDiff - baudrate) : (baudrate - baudDiff);

199 i‡(
baudDiff
 < (
baudøã
 / 100) * 3)

201 
ba£
->
UFCR
 &~
UART_UFCR_RFDIV_MASK
;

202 
ba£
->
UFCR
 |
	`UART_UFCR_RFDIV
(
ªfFªqDiv
);

203 
ba£
->
UBIR
 = 
	`UART_UBIR_INC
(
díomö©‹
 - 1);

204 
ba£
->
UBMR
 = 
	`UART_UBMR_MOD
(
numî©‹
 / 
dividî
 - 1);

208 
	}
}

215 
	$u¨t_dißbÀ
(
UART_Ty≥
 *
ba£
)

217 
ba£
->
UCR1
 &= ~(1<<0);

218 
	}
}

225 
	$u¨t_íabÀ
(
UART_Ty≥
 *
ba£
)

227 
ba£
->
UCR1
 |= (1<<0);

228 
	}
}

235 
	$u¨t_so·ª£t
(
UART_Ty≥
 *
ba£
)

237 
ba£
->
UCR2
 &= ~(1<<0);

238 (
ba£
->
UCR2
 & 0x1) == 0);

239 
	}
}

246 
	$putc
(
c
)

248 ((
UART1
->
USR2
 >> 3) &0X01) == 0);

249 
UART1
->
UTXD
 = 
c
 & 0XFF;

250 
	}
}

257 
	$puts
(*
°r
)

259 *
p
 = 
°r
;

261 *
p
)

262 
	`putc
(*
p
++);

263 
	}
}

270 
	$gëc
()

272 (
UART1
->
USR2
 & 0x1) == 0);

273  
UART1
->
URXD
;

274 
	}
}

281 
	$øi£
(
sig_ƒ
)

284 
	}
}

	@bsp/uart/bsp_uart.h

1 #i‚de‡
_BSP_UART_H


2 
	#_BSP_UART_H


	)

3 
	~"imx6ul.h
"

16 
u¨t_öô
();

17 
u¨t_io_öô
();

18 
u¨t_dißbÀ
(
UART_Ty≥
 *
ba£
);

19 
u¨t_íabÀ
(
UART_Ty≥
 *
ba£
);

20 
u¨t_so·ª£t
(
UART_Ty≥
 *
ba£
);

21 
u¨t_£tbaudøã
(
UART_Ty≥
 *
ba£
, 
baudøã
, 
§c˛ock_hz
);

22 
putc
(
c
);

23 
puts
(*
°r
);

24 
gëc
();

25 
øi£
(
sig_ƒ
);

	@imx6ul/MCIMX6Y2.h

14 #i‚de‡
_MCIMX6Y2_H_


15 
	#_MCIMX6Y2_H_


	)

17 
	~"cc.h
"

22 
	#MCU_MEM_MAP_VERSION
 0x0300U

	)

24 
	#MCU_MEM_MAP_VERSION_MINOR
 0x0000U

	)

37 
	#NUMBER_OF_INT_VECTORS
 160

	)

39 
	eIRQn
 {

41 
	mNŸAvaû_IRQn
 = -128,

44 
	mSo·w¨e0_IRQn
 = 0,

45 
	mSo·w¨e1_IRQn
 = 1,

46 
	mSo·w¨e2_IRQn
 = 2,

47 
	mSo·w¨e3_IRQn
 = 3,

48 
	mSo·w¨e4_IRQn
 = 4,

49 
	mSo·w¨e5_IRQn
 = 5,

50 
	mSo·w¨e6_IRQn
 = 6,

51 
	mSo·w¨e7_IRQn
 = 7,

52 
	mSo·w¨e8_IRQn
 = 8,

53 
	mSo·w¨e9_IRQn
 = 9,

54 
	mSo·w¨e10_IRQn
 = 10,

55 
	mSo·w¨e11_IRQn
 = 11,

56 
	mSo·w¨e12_IRQn
 = 12,

57 
	mSo·w¨e13_IRQn
 = 13,

58 
	mSo·w¨e14_IRQn
 = 14,

59 
	mSo·w¨e15_IRQn
 = 15,

60 
	mVútuÆMaöã«n˚_IRQn
 = 25,

61 
	mHy≥rvis‹Timî_IRQn
 = 26,

62 
	mVútuÆTimî_IRQn
 = 27,

63 
	mLegacyFa°I¡_IRQn
 = 28,

64 
	mSecuªPhyTimî_IRQn
 = 29,

65 
	mN⁄SecuªPhyTimî_IRQn
 = 30,

66 
	mLegacyIRQ_IRQn
 = 31,

69 
	mIOMUXC_IRQn
 = 32,

70 
	mDAP_IRQn
 = 33,

71 
	mSDMA_IRQn
 = 34,

72 
	mTSC_IRQn
 = 35,

73 
	mSNVS_IRQn
 = 36,

74 
	mLCDIF_IRQn
 = 37,

75 
	mRNGB_IRQn
 = 38,

76 
	mCSI_IRQn
 = 39,

77 
	mPXP_IRQ0_IRQn
 = 40,

78 
	mSCTR_IRQ0_IRQn
 = 41,

79 
	mSCTR_IRQ1_IRQn
 = 42,

80 
	mWDOG3_IRQn
 = 43,

81 
	mRe£rved44_IRQn
 = 44,

82 
	mAPBH_IRQn
 = 45,

83 
	mWEIM_IRQn
 = 46,

84 
	mRAWNAND_BCH_IRQn
 = 47,

85 
	mRAWNAND_GPMI_IRQn
 = 48,

86 
	mUART6_IRQn
 = 49,

87 
	mPXP_IRQ1_IRQn
 = 50,

88 
	mSNVS_C⁄sﬁid©ed_IRQn
 = 51,

89 
	mSNVS_Securôy_IRQn
 = 52,

90 
	mCSU_IRQn
 = 53,

91 
	mUSDHC1_IRQn
 = 54,

92 
	mUSDHC2_IRQn
 = 55,

93 
	mSAI3_RX_IRQn
 = 56,

94 
	mSAI3_TX_IRQn
 = 57,

95 
	mUART1_IRQn
 = 58,

96 
	mUART2_IRQn
 = 59,

97 
	mUART3_IRQn
 = 60,

98 
	mUART4_IRQn
 = 61,

99 
	mUART5_IRQn
 = 62,

100 
	meCSPI1_IRQn
 = 63,

101 
	meCSPI2_IRQn
 = 64,

102 
	meCSPI3_IRQn
 = 65,

103 
	meCSPI4_IRQn
 = 66,

104 
	mI2C4_IRQn
 = 67,

105 
	mI2C1_IRQn
 = 68,

106 
	mI2C2_IRQn
 = 69,

107 
	mI2C3_IRQn
 = 70,

108 
	mUART7_IRQn
 = 71,

109 
	mUART8_IRQn
 = 72,

110 
	mRe£rved73_IRQn
 = 73,

111 
	mUSB_OTG2_IRQn
 = 74,

112 
	mUSB_OTG1_IRQn
 = 75,

113 
	mUSB_PHY1_IRQn
 = 76,

114 
	mUSB_PHY2_IRQn
 = 77,

115 
	mDCP_IRQ_IRQn
 = 78,

116 
	mDCP_VMI_IRQ_IRQn
 = 79,

117 
	mDCP_SEC_IRQ_IRQn
 = 80,

118 
	mTEMPMON_IRQn
 = 81,

119 
	mASRC_IRQn
 = 82,

120 
	mESAI_IRQn
 = 83,

121 
	mSPDIF_IRQn
 = 84,

122 
	mRe£rved85_IRQn
 = 85,

123 
	mPMU_IRQ1_IRQn
 = 86,

124 
	mGPT1_IRQn
 = 87,

125 
	mEPIT1_IRQn
 = 88,

126 
	mEPIT2_IRQn
 = 89,

127 
	mGPIO1_INT7_IRQn
 = 90,

128 
	mGPIO1_INT6_IRQn
 = 91,

129 
	mGPIO1_INT5_IRQn
 = 92,

130 
	mGPIO1_INT4_IRQn
 = 93,

131 
	mGPIO1_INT3_IRQn
 = 94,

132 
	mGPIO1_INT2_IRQn
 = 95,

133 
	mGPIO1_INT1_IRQn
 = 96,

134 
	mGPIO1_INT0_IRQn
 = 97,

135 
	mGPIO1_Comböed_0_15_IRQn
 = 98,

136 
	mGPIO1_Comböed_16_31_IRQn
 = 99,

137 
	mGPIO2_Comböed_0_15_IRQn
 = 100,

138 
	mGPIO2_Comböed_16_31_IRQn
 = 101,

139 
	mGPIO3_Comböed_0_15_IRQn
 = 102,

140 
	mGPIO3_Comböed_16_31_IRQn
 = 103,

141 
	mGPIO4_Comböed_0_15_IRQn
 = 104,

142 
	mGPIO4_Comböed_16_31_IRQn
 = 105,

143 
	mGPIO5_Comböed_0_15_IRQn
 = 106,

144 
	mGPIO5_Comböed_16_31_IRQn
 = 107,

145 
	mRe£rved108_IRQn
 = 108,

146 
	mRe£rved109_IRQn
 = 109,

147 
	mRe£rved110_IRQn
 = 110,

148 
	mRe£rved111_IRQn
 = 111,

149 
	mWDOG1_IRQn
 = 112,

150 
	mWDOG2_IRQn
 = 113,

151 
	mKPP_IRQn
 = 114,

152 
	mPWM1_IRQn
 = 115,

153 
	mPWM2_IRQn
 = 116,

154 
	mPWM3_IRQn
 = 117,

155 
	mPWM4_IRQn
 = 118,

156 
	mCCM_IRQ1_IRQn
 = 119,

157 
	mCCM_IRQ2_IRQn
 = 120,

158 
	mGPC_IRQn
 = 121,

159 
	mRe£rved122_IRQn
 = 122,

160 
	mSRC_IRQn
 = 123,

161 
	mRe£rved124_IRQn
 = 124,

162 
	mRe£rved125_IRQn
 = 125,

163 
	mCPU_Pîf‹m™˚Unô_IRQn
 = 126,

164 
	mCPU_CTI_Triggî_IRQn
 = 127,

165 
	mSRC_Comböed_IRQn
 = 128,

166 
	mSAI1_IRQn
 = 129,

167 
	mSAI2_IRQn
 = 130,

168 
	mRe£rved131_IRQn
 = 131,

169 
	mADC1_IRQn
 = 132,

170 
	mADC_5HC_IRQn
 = 133,

171 
	mRe£rved134_IRQn
 = 134,

172 
	mRe£rved135_IRQn
 = 135,

173 
	mSJC_IRQn
 = 136,

174 
	mCAAM_Job_Rög0_IRQn
 = 137,

175 
	mCAAM_Job_Rög1_IRQn
 = 138,

176 
	mQSPI_IRQn
 = 139,

177 
	mTZASC_IRQn
 = 140,

178 
	mGPT2_IRQn
 = 141,

179 
	mCAN1_IRQn
 = 142,

180 
	mCAN2_IRQn
 = 143,

181 
	mRe£rved144_IRQn
 = 144,

182 
	mRe£rved145_IRQn
 = 145,

183 
	mPWM5_IRQn
 = 146,

184 
	mPWM6_IRQn
 = 147,

185 
	mPWM7_IRQn
 = 148,

186 
	mPWM8_IRQn
 = 149,

187 
	mENET1_IRQn
 = 150,

188 
	mENET1_1588_IRQn
 = 151,

189 
	mENET2_IRQn
 = 152,

190 
	mENET2_1588_IRQn
 = 153,

191 
	mRe£rved154_IRQn
 = 154,

192 
	mRe£rved155_IRQn
 = 155,

193 
	mRe£rved156_IRQn
 = 156,

194 
	mRe£rved157_IRQn
 = 157,

195 
	mRe£rved158_IRQn
 = 158,

196 
	mPMU_IRQ2_IRQn
 = 159

197 } 
	tIRQn_Ty≥
;

213 
	#__CA7_REV
 0x0005

	)

214 
	#__GIC_PRIO_BITS
 5

	)

215 
	#__FPU_PRESENT
 1

	)

246 
	e_iomuxc_sw_mux_˘l_∑d


248 
	mkIOMUXC_SW_MUX_CTL_PAD_JTAG_MOD
 = 0U,

249 
	mkIOMUXC_SW_MUX_CTL_PAD_JTAG_TMS
 = 1U,

250 
	mkIOMUXC_SW_MUX_CTL_PAD_JTAG_TDO
 = 2U,

251 
	mkIOMUXC_SW_MUX_CTL_PAD_JTAG_TDI
 = 3U,

252 
	mkIOMUXC_SW_MUX_CTL_PAD_JTAG_TCK
 = 4U,

253 
	mkIOMUXC_SW_MUX_CTL_PAD_JTAG_TRST_B
 = 5U,

254 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00
 = 6U,

255 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01
 = 7U,

256 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02
 = 8U,

257 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03
 = 9U,

258 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04
 = 10U,

259 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05
 = 11U,

260 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06
 = 12U,

261 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07
 = 13U,

262 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08
 = 14U,

263 
	mkIOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09
 = 15U,

264 
	mkIOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA
 = 16U,

265 
	mkIOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA
 = 17U,

266 
	mkIOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B
 = 18U,

267 
	mkIOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B
 = 19U,

268 
	mkIOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA
 = 20U,

269 
	mkIOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA
 = 21U,

270 
	mkIOMUXC_SW_MUX_CTL_PAD_UART2_CTS_B
 = 22U,

271 
	mkIOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B
 = 23U,

272 
	mkIOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA
 = 24U,

273 
	mkIOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA
 = 25U,

274 
	mkIOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B
 = 26U,

275 
	mkIOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B
 = 27U,

276 
	mkIOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA
 = 28U,

277 
	mkIOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA
 = 29U,

278 
	mkIOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA
 = 30U,

279 
	mkIOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA
 = 31U,

280 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA0
 = 32U,

281 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1
 = 33U,

282 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_RX_EN
 = 34U,

283 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0
 = 35U,

284 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1
 = 36U,

285 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_TX_EN
 = 37U,

286 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK
 = 38U,

287 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET1_RX_ER
 = 39U,

288 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA0
 = 40U,

289 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA1
 = 41U,

290 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_RX_EN
 = 42U,

291 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA0
 = 43U,

292 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA1
 = 44U,

293 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_TX_EN
 = 45U,

294 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK
 = 46U,

295 
	mkIOMUXC_SW_MUX_CTL_PAD_ENET2_RX_ER
 = 47U,

296 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_CLK
 = 48U,

297 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE
 = 49U,

298 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC
 = 50U,

299 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC
 = 51U,

300 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_RESET
 = 52U,

301 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA00
 = 53U,

302 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA01
 = 54U,

303 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA02
 = 55U,

304 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA03
 = 56U,

305 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA04
 = 57U,

306 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA05
 = 58U,

307 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA06
 = 59U,

308 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA07
 = 60U,

309 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA08
 = 61U,

310 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA09
 = 62U,

311 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA10
 = 63U,

312 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA11
 = 64U,

313 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA12
 = 65U,

314 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA13
 = 66U,

315 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA14
 = 67U,

316 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA15
 = 68U,

317 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA16
 = 69U,

318 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA17
 = 70U,

319 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA18
 = 71U,

320 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA19
 = 72U,

321 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA20
 = 73U,

322 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA21
 = 74U,

323 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA22
 = 75U,

324 
	mkIOMUXC_SW_MUX_CTL_PAD_LCD_DATA23
 = 76U,

325 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_RE_B
 = 77U,

326 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_WE_B
 = 78U,

327 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA00
 = 79U,

328 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA01
 = 80U,

329 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA02
 = 81U,

330 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA03
 = 82U,

331 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA04
 = 83U,

332 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA05
 = 84U,

333 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA06
 = 85U,

334 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DATA07
 = 86U,

335 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_ALE
 = 87U,

336 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_WP_B
 = 88U,

337 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_READY_B
 = 89U,

338 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B
 = 90U,

339 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B
 = 91U,

340 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_CLE
 = 92U,

341 
	mkIOMUXC_SW_MUX_CTL_PAD_NAND_DQS
 = 93U,

342 
	mkIOMUXC_SW_MUX_CTL_PAD_SD1_CMD
 = 94U,

343 
	mkIOMUXC_SW_MUX_CTL_PAD_SD1_CLK
 = 95U,

344 
	mkIOMUXC_SW_MUX_CTL_PAD_SD1_DATA0
 = 96U,

345 
	mkIOMUXC_SW_MUX_CTL_PAD_SD1_DATA1
 = 97U,

346 
	mkIOMUXC_SW_MUX_CTL_PAD_SD1_DATA2
 = 98U,

347 
	mkIOMUXC_SW_MUX_CTL_PAD_SD1_DATA3
 = 99U,

348 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_MCLK
 = 100U,

349 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK
 = 101U,

350 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC
 = 102U,

351 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC
 = 103U,

352 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA00
 = 104U,

353 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA01
 = 105U,

354 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA02
 = 106U,

355 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA03
 = 107U,

356 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA04
 = 108U,

357 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA05
 = 109U,

358 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA06
 = 110U,

359 
	mkIOMUXC_SW_MUX_CTL_PAD_CSI_DATA07
 = 111U,

360 } 
	tiomuxc_sw_mux_˘l_∑d_t
;

375 
	e_iomuxc_sw_∑d_˘l_∑d_ddr


377 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00
 = 0U,

378 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01
 = 1U,

379 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02
 = 2U,

380 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03
 = 3U,

381 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04
 = 4U,

382 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05
 = 5U,

383 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06
 = 6U,

384 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07
 = 7U,

385 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08
 = 8U,

386 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09
 = 9U,

387 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10
 = 10U,

388 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11
 = 11U,

389 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12
 = 12U,

390 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13
 = 13U,

391 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14
 = 14U,

392 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15
 = 15U,

393 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
 = 16U,

394 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
 = 17U,

395 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B
 = 18U,

396 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B
 = 19U,

397 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B
 = 20U,

398 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B
 = 21U,

399 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B
 = 22U,

400 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0
 = 23U,

401 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1
 = 24U,

402 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0
 = 25U,

403 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1
 = 26U,

404 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
 = 27U,

405 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0
 = 28U,

406 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1
 = 29U,

407 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P
 = 30U,

408 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P
 = 31U,

409 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P
 = 32U,

410 
	mkIOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
 = 33U,

411 } 
	tiomuxc_sw_∑d_˘l_∑d_ddr_t
;

426 
	e_iomuxc_sw_∑d_˘l_∑d


428 
	mkIOMUXC_SW_PAD_CTL_PAD_JTAG_MOD
 = 0U,

429 
	mkIOMUXC_SW_PAD_CTL_PAD_JTAG_TMS
 = 1U,

430 
	mkIOMUXC_SW_PAD_CTL_PAD_JTAG_TDO
 = 2U,

431 
	mkIOMUXC_SW_PAD_CTL_PAD_JTAG_TDI
 = 3U,

432 
	mkIOMUXC_SW_PAD_CTL_PAD_JTAG_TCK
 = 4U,

433 
	mkIOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B
 = 5U,

434 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00
 = 6U,

435 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01
 = 7U,

436 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02
 = 8U,

437 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03
 = 9U,

438 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04
 = 10U,

439 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05
 = 11U,

440 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06
 = 12U,

441 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07
 = 13U,

442 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08
 = 14U,

443 
	mkIOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09
 = 15U,

444 
	mkIOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA
 = 16U,

445 
	mkIOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA
 = 17U,

446 
	mkIOMUXC_SW_PAD_CTL_PAD_UART1_CTS_B
 = 18U,

447 
	mkIOMUXC_SW_PAD_CTL_PAD_UART1_RTS_B
 = 19U,

448 
	mkIOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA
 = 20U,

449 
	mkIOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA
 = 21U,

450 
	mkIOMUXC_SW_PAD_CTL_PAD_UART2_CTS_B
 = 22U,

451 
	mkIOMUXC_SW_PAD_CTL_PAD_UART2_RTS_B
 = 23U,

452 
	mkIOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA
 = 24U,

453 
	mkIOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA
 = 25U,

454 
	mkIOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B
 = 26U,

455 
	mkIOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B
 = 27U,

456 
	mkIOMUXC_SW_PAD_CTL_PAD_UART4_TX_DATA
 = 28U,

457 
	mkIOMUXC_SW_PAD_CTL_PAD_UART4_RX_DATA
 = 29U,

458 
	mkIOMUXC_SW_PAD_CTL_PAD_UART5_TX_DATA
 = 30U,

459 
	mkIOMUXC_SW_PAD_CTL_PAD_UART5_RX_DATA
 = 31U,

460 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA0
 = 32U,

461 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA1
 = 33U,

462 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_RX_EN
 = 34U,

463 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA0
 = 35U,

464 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA1
 = 36U,

465 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_TX_EN
 = 37U,

466 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK
 = 38U,

467 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET1_RX_ER
 = 39U,

468 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA0
 = 40U,

469 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA1
 = 41U,

470 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_RX_EN
 = 42U,

471 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA0
 = 43U,

472 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA1
 = 44U,

473 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_TX_EN
 = 45U,

474 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK
 = 46U,

475 
	mkIOMUXC_SW_PAD_CTL_PAD_ENET2_RX_ER
 = 47U,

476 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_CLK
 = 48U,

477 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE
 = 49U,

478 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC
 = 50U,

479 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC
 = 51U,

480 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_RESET
 = 52U,

481 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA00
 = 53U,

482 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA01
 = 54U,

483 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA02
 = 55U,

484 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA03
 = 56U,

485 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA04
 = 57U,

486 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA05
 = 58U,

487 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA06
 = 59U,

488 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA07
 = 60U,

489 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA08
 = 61U,

490 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA09
 = 62U,

491 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA10
 = 63U,

492 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA11
 = 64U,

493 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA12
 = 65U,

494 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA13
 = 66U,

495 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA14
 = 67U,

496 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA15
 = 68U,

497 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA16
 = 69U,

498 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA17
 = 70U,

499 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA18
 = 71U,

500 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA19
 = 72U,

501 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA20
 = 73U,

502 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA21
 = 74U,

503 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA22
 = 75U,

504 
	mkIOMUXC_SW_PAD_CTL_PAD_LCD_DATA23
 = 76U,

505 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_RE_B
 = 77U,

506 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_WE_B
 = 78U,

507 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA00
 = 79U,

508 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA01
 = 80U,

509 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA02
 = 81U,

510 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA03
 = 82U,

511 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA04
 = 83U,

512 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA05
 = 84U,

513 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA06
 = 85U,

514 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DATA07
 = 86U,

515 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_ALE
 = 87U,

516 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_WP_B
 = 88U,

517 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_READY_B
 = 89U,

518 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B
 = 90U,

519 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B
 = 91U,

520 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_CLE
 = 92U,

521 
	mkIOMUXC_SW_PAD_CTL_PAD_NAND_DQS
 = 93U,

522 
	mkIOMUXC_SW_PAD_CTL_PAD_SD1_CMD
 = 94U,

523 
	mkIOMUXC_SW_PAD_CTL_PAD_SD1_CLK
 = 95U,

524 
	mkIOMUXC_SW_PAD_CTL_PAD_SD1_DATA0
 = 96U,

525 
	mkIOMUXC_SW_PAD_CTL_PAD_SD1_DATA1
 = 97U,

526 
	mkIOMUXC_SW_PAD_CTL_PAD_SD1_DATA2
 = 98U,

527 
	mkIOMUXC_SW_PAD_CTL_PAD_SD1_DATA3
 = 99U,

528 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_MCLK
 = 100U,

529 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK
 = 101U,

530 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC
 = 102U,

531 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC
 = 103U,

532 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA00
 = 104U,

533 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA01
 = 105U,

534 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA02
 = 106U,

535 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA03
 = 107U,

536 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA04
 = 108U,

537 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA05
 = 109U,

538 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA06
 = 110U,

539 
	mkIOMUXC_SW_PAD_CTL_PAD_CSI_DATA07
 = 111U,

540 } 
	tiomuxc_sw_∑d_˘l_∑d_t
;

547 
	e_iomuxc_£À˘_öput


549 
	mkIOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT
 = 0U,

550 
	mkIOMUXC_USB_OTG2_ID_SELECT_INPUT
 = 1U,

551 
	mkIOMUXC_CCM_PMIC_READY_SELECT_INPUT
 = 2U,

552 
	mkIOMUXC_CSI_DATA02_SELECT_INPUT
 = 3U,

553 
	mkIOMUXC_CSI_DATA03_SELECT_INPUT
 = 4U,

554 
	mkIOMUXC_CSI_DATA05_SELECT_INPUT
 = 5U,

555 
	mkIOMUXC_CSI_DATA00_SELECT_INPUT
 = 6U,

556 
	mkIOMUXC_CSI_DATA01_SELECT_INPUT
 = 7U,

557 
	mkIOMUXC_CSI_DATA04_SELECT_INPUT
 = 8U,

558 
	mkIOMUXC_CSI_DATA06_SELECT_INPUT
 = 9U,

559 
	mkIOMUXC_CSI_DATA07_SELECT_INPUT
 = 10U,

560 
	mkIOMUXC_CSI_DATA08_SELECT_INPUT
 = 11U,

561 
	mkIOMUXC_CSI_DATA09_SELECT_INPUT
 = 12U,

562 
	mkIOMUXC_CSI_DATA10_SELECT_INPUT
 = 13U,

563 
	mkIOMUXC_CSI_DATA11_SELECT_INPUT
 = 14U,

564 
	mkIOMUXC_CSI_DATA12_SELECT_INPUT
 = 15U,

565 
	mkIOMUXC_CSI_DATA13_SELECT_INPUT
 = 16U,

566 
	mkIOMUXC_CSI_DATA14_SELECT_INPUT
 = 17U,

567 
	mkIOMUXC_CSI_DATA15_SELECT_INPUT
 = 18U,

568 
	mkIOMUXC_CSI_DATA16_SELECT_INPUT
 = 19U,

569 
	mkIOMUXC_CSI_DATA17_SELECT_INPUT
 = 20U,

570 
	mkIOMUXC_CSI_DATA18_SELECT_INPUT
 = 21U,

571 
	mkIOMUXC_CSI_DATA19_SELECT_INPUT
 = 22U,

572 
	mkIOMUXC_CSI_DATA20_SELECT_INPUT
 = 23U,

573 
	mkIOMUXC_CSI_DATA21_SELECT_INPUT
 = 24U,

574 
	mkIOMUXC_CSI_DATA22_SELECT_INPUT
 = 25U,

575 
	mkIOMUXC_CSI_DATA23_SELECT_INPUT
 = 26U,

576 
	mkIOMUXC_CSI_HSYNC_SELECT_INPUT
 = 27U,

577 
	mkIOMUXC_CSI_PIXCLK_SELECT_INPUT
 = 28U,

578 
	mkIOMUXC_CSI_VSYNC_SELECT_INPUT
 = 29U,

579 
	mkIOMUXC_CSI_FIELD_SELECT_INPUT
 = 30U,

580 
	mkIOMUXC_ECSPI1_SCLK_SELECT_INPUT
 = 31U,

581 
	mkIOMUXC_ECSPI1_MISO_SELECT_INPUT
 = 32U,

582 
	mkIOMUXC_ECSPI1_MOSI_SELECT_INPUT
 = 33U,

583 
	mkIOMUXC_ECSPI1_SS0_B_SELECT_INPUT
 = 34U,

584 
	mkIOMUXC_ECSPI2_SCLK_SELECT_INPUT
 = 35U,

585 
	mkIOMUXC_ECSPI2_MISO_SELECT_INPUT
 = 36U,

586 
	mkIOMUXC_ECSPI2_MOSI_SELECT_INPUT
 = 37U,

587 
	mkIOMUXC_ECSPI2_SS0_B_SELECT_INPUT
 = 38U,

588 
	mkIOMUXC_ECSPI3_SCLK_SELECT_INPUT
 = 39U,

589 
	mkIOMUXC_ECSPI3_MISO_SELECT_INPUT
 = 40U,

590 
	mkIOMUXC_ECSPI3_MOSI_SELECT_INPUT
 = 41U,

591 
	mkIOMUXC_ECSPI3_SS0_B_SELECT_INPUT
 = 42U,

592 
	mkIOMUXC_ECSPI4_SCLK_SELECT_INPUT
 = 43U,

593 
	mkIOMUXC_ECSPI4_MISO_SELECT_INPUT
 = 44U,

594 
	mkIOMUXC_ECSPI4_MOSI_SELECT_INPUT
 = 45U,

595 
	mkIOMUXC_ECSPI4_SS0_B_SELECT_INPUT
 = 46U,

596 
	mkIOMUXC_ENET1_REF_CLK1_SELECT_INPUT
 = 47U,

597 
	mkIOMUXC_ENET1_MAC0_MDIO_SELECT_INPUT
 = 48U,

598 
	mkIOMUXC_ENET2_REF_CLK2_SELECT_INPUT
 = 49U,

599 
	mkIOMUXC_ENET2_MAC0_MDIO_SELECT_INPUT
 = 50U,

600 
	mkIOMUXC_FLEXCAN1_RX_SELECT_INPUT
 = 51U,

601 
	mkIOMUXC_FLEXCAN2_RX_SELECT_INPUT
 = 52U,

602 
	mkIOMUXC_GPT1_CAPTURE1_SELECT_INPUT
 = 53U,

603 
	mkIOMUXC_GPT1_CAPTURE2_SELECT_INPUT
 = 54U,

604 
	mkIOMUXC_GPT1_CLK_SELECT_INPUT
 = 55U,

605 
	mkIOMUXC_GPT2_CAPTURE1_SELECT_INPUT
 = 56U,

606 
	mkIOMUXC_GPT2_CAPTURE2_SELECT_INPUT
 = 57U,

607 
	mkIOMUXC_GPT2_CLK_SELECT_INPUT
 = 58U,

608 
	mkIOMUXC_I2C1_SCL_SELECT_INPUT
 = 59U,

609 
	mkIOMUXC_I2C1_SDA_SELECT_INPUT
 = 60U,

610 
	mkIOMUXC_I2C2_SCL_SELECT_INPUT
 = 61U,

611 
	mkIOMUXC_I2C2_SDA_SELECT_INPUT
 = 62U,

612 
	mkIOMUXC_I2C3_SCL_SELECT_INPUT
 = 63U,

613 
	mkIOMUXC_I2C3_SDA_SELECT_INPUT
 = 64U,

614 
	mkIOMUXC_I2C4_SCL_SELECT_INPUT
 = 65U,

615 
	mkIOMUXC_I2C4_SDA_SELECT_INPUT
 = 66U,

616 
	mkIOMUXC_KPP_COL0_SELECT_INPUT
 = 67U,

617 
	mkIOMUXC_KPP_COL1_SELECT_INPUT
 = 68U,

618 
	mkIOMUXC_KPP_COL2_SELECT_INPUT
 = 69U,

619 
	mkIOMUXC_KPP_ROW0_SELECT_INPUT
 = 70U,

620 
	mkIOMUXC_KPP_ROW1_SELECT_INPUT
 = 71U,

621 
	mkIOMUXC_KPP_ROW2_SELECT_INPUT
 = 72U,

622 
	mkIOMUXC_LCD_BUSY_SELECT_INPUT
 = 73U,

623 
	mkIOMUXC_SAI1_MCLK_SELECT_INPUT
 = 74U,

624 
	mkIOMUXC_SAI1_RX_DATA_SELECT_INPUT
 = 75U,

625 
	mkIOMUXC_SAI1_TX_BCLK_SELECT_INPUT
 = 76U,

626 
	mkIOMUXC_SAI1_TX_SYNC_SELECT_INPUT
 = 77U,

627 
	mkIOMUXC_SAI2_MCLK_SELECT_INPUT
 = 78U,

628 
	mkIOMUXC_SAI2_RX_DATA_SELECT_INPUT
 = 79U,

629 
	mkIOMUXC_SAI2_TX_BCLK_SELECT_INPUT
 = 80U,

630 
	mkIOMUXC_SAI2_TX_SYNC_SELECT_INPUT
 = 81U,

631 
	mkIOMUXC_SAI3_MCLK_SELECT_INPUT
 = 82U,

632 
	mkIOMUXC_SAI3_RX_DATA_SELECT_INPUT
 = 83U,

633 
	mkIOMUXC_SAI3_TX_BCLK_SELECT_INPUT
 = 84U,

634 
	mkIOMUXC_SAI3_TX_SYNC_SELECT_INPUT
 = 85U,

635 
	mkIOMUXC_SDMA_EVENTS0_SELECT_INPUT
 = 86U,

636 
	mkIOMUXC_SDMA_EVENTS1_SELECT_INPUT
 = 87U,

637 
	mkIOMUXC_SPDIF_IN_SELECT_INPUT
 = 88U,

638 
	mkIOMUXC_SPDIF_EXT_CLK_SELECT_INPUT
 = 89U,

639 
	mkIOMUXC_UART1_RTS_B_SELECT_INPUT
 = 90U,

640 
	mkIOMUXC_UART1_RX_DATA_SELECT_INPUT
 = 91U,

641 
	mkIOMUXC_UART2_RTS_B_SELECT_INPUT
 = 92U,

642 
	mkIOMUXC_UART2_RX_DATA_SELECT_INPUT
 = 93U,

643 
	mkIOMUXC_UART3_RTS_B_SELECT_INPUT
 = 94U,

644 
	mkIOMUXC_UART3_RX_DATA_SELECT_INPUT
 = 95U,

645 
	mkIOMUXC_UART4_RTS_B_SELECT_INPUT
 = 96U,

646 
	mkIOMUXC_UART4_RX_DATA_SELECT_INPUT
 = 97U,

647 
	mkIOMUXC_UART5_RTS_B_SELECT_INPUT
 = 98U,

648 
	mkIOMUXC_UART5_RX_DATA_SELECT_INPUT
 = 99U,

649 
	mkIOMUXC_UART6_RTS_B_SELECT_INPUT
 = 100U,

650 
	mkIOMUXC_UART6_RX_DATA_SELECT_INPUT
 = 101U,

651 
	mkIOMUXC_UART7_RTS_B_SELECT_INPUT
 = 102U,

652 
	mkIOMUXC_UART7_RX_DATA_SELECT_INPUT
 = 103U,

653 
	mkIOMUXC_UART8_RTS_B_SELECT_INPUT
 = 104U,

654 
	mkIOMUXC_UART8_RX_DATA_SELECT_INPUT
 = 105U,

655 
	mkIOMUXC_USB_OTG2_OC_SELECT_INPUT
 = 106U,

656 
	mkIOMUXC_USB_OTG_OC_SELECT_INPUT
 = 107U,

657 
	mkIOMUXC_USDHC1_CD_B_SELECT_INPUT
 = 108U,

658 
	mkIOMUXC_USDHC1_WP_SELECT_INPUT
 = 109U,

659 
	mkIOMUXC_USDHC2_CLK_SELECT_INPUT
 = 110U,

660 
	mkIOMUXC_USDHC2_CD_B_SELECT_INPUT
 = 111U,

661 
	mkIOMUXC_USDHC2_CMD_SELECT_INPUT
 = 112U,

662 
	mkIOMUXC_USDHC2_DATA0_SELECT_INPUT
 = 113U,

663 
	mkIOMUXC_USDHC2_DATA1_SELECT_INPUT
 = 114U,

664 
	mkIOMUXC_USDHC2_DATA2_SELECT_INPUT
 = 115U,

665 
	mkIOMUXC_USDHC2_DATA3_SELECT_INPUT
 = 116U,

666 
	mkIOMUXC_USDHC2_DATA4_SELECT_INPUT
 = 117U,

667 
	mkIOMUXC_USDHC2_DATA5_SELECT_INPUT
 = 118U,

668 
	mkIOMUXC_USDHC2_DATA6_SELECT_INPUT
 = 119U,

669 
	mkIOMUXC_USDHC2_DATA7_SELECT_INPUT
 = 120U,

670 
	mkIOMUXC_USDHC2_WP_SELECT_INPUT
 = 121U,

671 } 
	tiomuxc_£À˘_öput_t
;

680 
	e_iomuxc_gΩ


682 
	mkIOMUXC_SW_PAD_CTL_GRP_ADDDS
 = 0U,

683 
	mkIOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
 = 1U,

684 
	mkIOMUXC_SW_PAD_CTL_GRP_B0DS
 = 2U,

685 
	mkIOMUXC_SW_PAD_CTL_GRP_DDRPK
 = 3U,

686 
	mkIOMUXC_SW_PAD_CTL_GRP_CTLDS
 = 4U,

687 
	mkIOMUXC_SW_PAD_CTL_GRP_B1DS
 = 5U,

688 
	mkIOMUXC_SW_PAD_CTL_GRP_DDRHYS
 = 6U,

689 
	mkIOMUXC_SW_PAD_CTL_GRP_DDRPKE
 = 7U,

690 
	mkIOMUXC_SW_PAD_CTL_GRP_DDRMODE
 = 8U,

691 
	mkIOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
 = 9U,

692 } 
	tiomuxc_gΩ_t
;

709 
	e_iomuxc_¢vs_sw_mux_˘l_∑d


711 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_BOOT_MODE0
 = 0U,

712 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_BOOT_MODE1
 = 1U,

713 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER0
 = 2U,

714 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER1
 = 3U,

715 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER2
 = 4U,

716 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER3
 = 5U,

717 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER4
 = 6U,

718 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER5
 = 7U,

719 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER6
 = 8U,

720 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER7
 = 9U,

721 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER8
 = 10U,

722 
	mkIOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER9
 = 11U,

723 } 
	tiomuxc_¢vs_sw_mux_˘l_∑d_t
;

738 
	e_iomuxc_¢vs_sw_∑d_˘l_∑d


740 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE
 = 0U,

741 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B
 = 1U,

742 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF
 = 2U,

743 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_PMIC_ON_REQ
 = 3U,

744 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_CCM_PMIC_STBY_REQ
 = 4U,

745 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_BOOT_MODE0
 = 5U,

746 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_BOOT_MODE1
 = 6U,

747 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER0
 = 7U,

748 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER1
 = 8U,

749 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER2
 = 9U,

750 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER3
 = 10U,

751 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER4
 = 11U,

752 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER5
 = 12U,

753 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER6
 = 13U,

754 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER7
 = 14U,

755 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER8
 = 15U,

756 
	mkIOMUXC_SNVS_SW_PAD_CTL_PAD_SNVS_TAMPER9
 = 16U,

757 } 
	tiomuxc_¢vs_sw_∑d_˘l_∑d_t
;

779 #i‡
deföed
(
__ARMCC_VERSION
)

780 #¥agm®
push


781 #¥agm®
™⁄_uni⁄s


782 #ñi‡
deföed
(
__GNUC__
)

784 #ñi‡
deföed
(
__IAR_SYSTEMS_ICC__
)

785 #¥agm®
œnguage
=
exãnded


787 #îr‹ 
NŸ
 
suµ‹ãd
 
compûî
 
ty≥


801 
__IO
 
uöt32_t
 
	mHC
[1];

802 
uöt8_t
 
	mRESERVED_0
[4];

803 
__I
 
uöt32_t
 
	mHS
;

804 
__I
 
uöt32_t
 
	mR
[1];

805 
uöt8_t
 
	mRESERVED_1
[4];

806 
__IO
 
uöt32_t
 
	mCFG
;

807 
__IO
 
uöt32_t
 
	mGC
;

808 
__IO
 
uöt32_t
 
	mGS
;

809 
__IO
 
uöt32_t
 
	mCV
;

810 
__IO
 
uöt32_t
 
	mOFS
;

811 
__IO
 
uöt32_t
 
	mCAL
;

812 } 
	tADC_Ty≥
;

824 
	#ADC_HC_ADCH_MASK
 (0x1FU)

	)

825 
	#ADC_HC_ADCH_SHIFT
 (0U)

	)

826 
	#ADC_HC_ADCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_HC_ADCH_SHIFT
)Ë& 
ADC_HC_ADCH_MASK
)

	)

827 
	#ADC_HC_AIEN_MASK
 (0x80U)

	)

828 
	#ADC_HC_AIEN_SHIFT
 (7U)

	)

829 
	#ADC_HC_AIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_HC_AIEN_SHIFT
)Ë& 
ADC_HC_AIEN_MASK
)

	)

832 
	#ADC_HC_COUNT
 (1U)

	)

835 
	#ADC_HS_COCO0_MASK
 (0x1U)

	)

836 
	#ADC_HS_COCO0_SHIFT
 (0U)

	)

837 
	#ADC_HS_COCO0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_HS_COCO0_SHIFT
)Ë& 
ADC_HS_COCO0_MASK
)

	)

840 
	#ADC_R_CDATA_MASK
 (0xFFFU)

	)

841 
	#ADC_R_CDATA_SHIFT
 (0U)

	)

842 
	#ADC_R_CDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_R_CDATA_SHIFT
)Ë& 
ADC_R_CDATA_MASK
)

	)

845 
	#ADC_R_COUNT
 (1U)

	)

848 
	#ADC_CFG_ADICLK_MASK
 (0x3U)

	)

849 
	#ADC_CFG_ADICLK_SHIFT
 (0U)

	)

850 
	#ADC_CFG_ADICLK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADICLK_SHIFT
)Ë& 
ADC_CFG_ADICLK_MASK
)

	)

851 
	#ADC_CFG_MODE_MASK
 (0xCU)

	)

852 
	#ADC_CFG_MODE_SHIFT
 (2U)

	)

853 
	#ADC_CFG_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_MODE_SHIFT
)Ë& 
ADC_CFG_MODE_MASK
)

	)

854 
	#ADC_CFG_ADLSMP_MASK
 (0x10U)

	)

855 
	#ADC_CFG_ADLSMP_SHIFT
 (4U)

	)

856 
	#ADC_CFG_ADLSMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADLSMP_SHIFT
)Ë& 
ADC_CFG_ADLSMP_MASK
)

	)

857 
	#ADC_CFG_ADIV_MASK
 (0x60U)

	)

858 
	#ADC_CFG_ADIV_SHIFT
 (5U)

	)

859 
	#ADC_CFG_ADIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADIV_SHIFT
)Ë& 
ADC_CFG_ADIV_MASK
)

	)

860 
	#ADC_CFG_ADLPC_MASK
 (0x80U)

	)

861 
	#ADC_CFG_ADLPC_SHIFT
 (7U)

	)

862 
	#ADC_CFG_ADLPC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADLPC_SHIFT
)Ë& 
ADC_CFG_ADLPC_MASK
)

	)

863 
	#ADC_CFG_ADSTS_MASK
 (0x300U)

	)

864 
	#ADC_CFG_ADSTS_SHIFT
 (8U)

	)

865 
	#ADC_CFG_ADSTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADSTS_SHIFT
)Ë& 
ADC_CFG_ADSTS_MASK
)

	)

866 
	#ADC_CFG_ADHSC_MASK
 (0x400U)

	)

867 
	#ADC_CFG_ADHSC_SHIFT
 (10U)

	)

868 
	#ADC_CFG_ADHSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADHSC_SHIFT
)Ë& 
ADC_CFG_ADHSC_MASK
)

	)

869 
	#ADC_CFG_REFSEL_MASK
 (0x1800U)

	)

870 
	#ADC_CFG_REFSEL_SHIFT
 (11U)

	)

871 
	#ADC_CFG_REFSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_REFSEL_SHIFT
)Ë& 
ADC_CFG_REFSEL_MASK
)

	)

872 
	#ADC_CFG_ADTRG_MASK
 (0x2000U)

	)

873 
	#ADC_CFG_ADTRG_SHIFT
 (13U)

	)

874 
	#ADC_CFG_ADTRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_ADTRG_SHIFT
)Ë& 
ADC_CFG_ADTRG_MASK
)

	)

875 
	#ADC_CFG_AVGS_MASK
 (0xC000U)

	)

876 
	#ADC_CFG_AVGS_SHIFT
 (14U)

	)

877 
	#ADC_CFG_AVGS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_AVGS_SHIFT
)Ë& 
ADC_CFG_AVGS_MASK
)

	)

878 
	#ADC_CFG_OVWREN_MASK
 (0x10000U)

	)

879 
	#ADC_CFG_OVWREN_SHIFT
 (16U)

	)

880 
	#ADC_CFG_OVWREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CFG_OVWREN_SHIFT
)Ë& 
ADC_CFG_OVWREN_MASK
)

	)

883 
	#ADC_GC_ADACKEN_MASK
 (0x1U)

	)

884 
	#ADC_GC_ADACKEN_SHIFT
 (0U)

	)

885 
	#ADC_GC_ADACKEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_ADACKEN_SHIFT
)Ë& 
ADC_GC_ADACKEN_MASK
)

	)

886 
	#ADC_GC_DMAEN_MASK
 (0x2U)

	)

887 
	#ADC_GC_DMAEN_SHIFT
 (1U)

	)

888 
	#ADC_GC_DMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_DMAEN_SHIFT
)Ë& 
ADC_GC_DMAEN_MASK
)

	)

889 
	#ADC_GC_ACREN_MASK
 (0x4U)

	)

890 
	#ADC_GC_ACREN_SHIFT
 (2U)

	)

891 
	#ADC_GC_ACREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_ACREN_SHIFT
)Ë& 
ADC_GC_ACREN_MASK
)

	)

892 
	#ADC_GC_ACFGT_MASK
 (0x8U)

	)

893 
	#ADC_GC_ACFGT_SHIFT
 (3U)

	)

894 
	#ADC_GC_ACFGT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_ACFGT_SHIFT
)Ë& 
ADC_GC_ACFGT_MASK
)

	)

895 
	#ADC_GC_ACFE_MASK
 (0x10U)

	)

896 
	#ADC_GC_ACFE_SHIFT
 (4U)

	)

897 
	#ADC_GC_ACFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_ACFE_SHIFT
)Ë& 
ADC_GC_ACFE_MASK
)

	)

898 
	#ADC_GC_AVGE_MASK
 (0x20U)

	)

899 
	#ADC_GC_AVGE_SHIFT
 (5U)

	)

900 
	#ADC_GC_AVGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_AVGE_SHIFT
)Ë& 
ADC_GC_AVGE_MASK
)

	)

901 
	#ADC_GC_ADCO_MASK
 (0x40U)

	)

902 
	#ADC_GC_ADCO_SHIFT
 (6U)

	)

903 
	#ADC_GC_ADCO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_ADCO_SHIFT
)Ë& 
ADC_GC_ADCO_MASK
)

	)

904 
	#ADC_GC_CAL_MASK
 (0x80U)

	)

905 
	#ADC_GC_CAL_SHIFT
 (7U)

	)

906 
	#ADC_GC_CAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GC_CAL_SHIFT
)Ë& 
ADC_GC_CAL_MASK
)

	)

909 
	#ADC_GS_ADACT_MASK
 (0x1U)

	)

910 
	#ADC_GS_ADACT_SHIFT
 (0U)

	)

911 
	#ADC_GS_ADACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GS_ADACT_SHIFT
)Ë& 
ADC_GS_ADACT_MASK
)

	)

912 
	#ADC_GS_CALF_MASK
 (0x2U)

	)

913 
	#ADC_GS_CALF_SHIFT
 (1U)

	)

914 
	#ADC_GS_CALF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GS_CALF_SHIFT
)Ë& 
ADC_GS_CALF_MASK
)

	)

915 
	#ADC_GS_AWKST_MASK
 (0x4U)

	)

916 
	#ADC_GS_AWKST_SHIFT
 (2U)

	)

917 
	#ADC_GS_AWKST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_GS_AWKST_SHIFT
)Ë& 
ADC_GS_AWKST_MASK
)

	)

920 
	#ADC_CV_CV1_MASK
 (0xFFFU)

	)

921 
	#ADC_CV_CV1_SHIFT
 (0U)

	)

922 
	#ADC_CV_CV1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CV_CV1_SHIFT
)Ë& 
ADC_CV_CV1_MASK
)

	)

923 
	#ADC_CV_CV2_MASK
 (0xFFF0000U)

	)

924 
	#ADC_CV_CV2_SHIFT
 (16U)

	)

925 
	#ADC_CV_CV2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CV_CV2_SHIFT
)Ë& 
ADC_CV_CV2_MASK
)

	)

928 
	#ADC_OFS_OFS_MASK
 (0xFFFU)

	)

929 
	#ADC_OFS_OFS_SHIFT
 (0U)

	)

930 
	#ADC_OFS_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_OFS_OFS_SHIFT
)Ë& 
ADC_OFS_OFS_MASK
)

	)

931 
	#ADC_OFS_SIGN_MASK
 (0x1000U)

	)

932 
	#ADC_OFS_SIGN_SHIFT
 (12U)

	)

933 
	#ADC_OFS_SIGN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_OFS_SIGN_SHIFT
)Ë& 
ADC_OFS_SIGN_MASK
)

	)

936 
	#ADC_CAL_CAL_CODE_MASK
 (0xFU)

	)

937 
	#ADC_CAL_CAL_CODE_SHIFT
 (0U)

	)

938 
	#ADC_CAL_CAL_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_CAL_CAL_CODE_SHIFT
)Ë& 
ADC_CAL_CAL_CODE_MASK
)

	)

948 
	#ADC1_BASE
 (0x2198000u)

	)

950 
	#ADC1
 ((
ADC_Ty≥
 *)
ADC1_BASE
)

	)

952 
	#ADC_BASE_ADDRS
 { 0u, 
ADC1_BASE
 }

	)

954 
	#ADC_BASE_PTRS
 { (
ADC_Ty≥
 *)0u, 
ADC1
 }

	)

956 
	#ADC_IRQS
 { 
NŸAvaû_IRQn
, 
ADC1_IRQn
 }

	)

974 
__IO
 
uöt32_t
 
	mHC
[5];

975 
__I
 
uöt32_t
 
	mHS
;

976 
__I
 
uöt32_t
 
	mR
[5];

977 
__IO
 
uöt32_t
 
	mCFG
;

978 
__IO
 
uöt32_t
 
	mGC
;

979 
__IO
 
uöt32_t
 
	mGS
;

980 
__IO
 
uöt32_t
 
	mCV
;

981 
__IO
 
uöt32_t
 
	mOFS
;

982 
__IO
 
uöt32_t
 
	mCAL
;

983 } 
	tADC_5HC_Ty≥
;

995 
	#ADC_5HC_HC_ADCH_MASK
 (0x1FU)

	)

996 
	#ADC_5HC_HC_ADCH_SHIFT
 (0U)

	)

997 
	#ADC_5HC_HC_ADCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HC_ADCH_SHIFT
)Ë& 
ADC_5HC_HC_ADCH_MASK
)

	)

998 
	#ADC_5HC_HC_AIEN_MASK
 (0x80U)

	)

999 
	#ADC_5HC_HC_AIEN_SHIFT
 (7U)

	)

1000 
	#ADC_5HC_HC_AIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HC_AIEN_SHIFT
)Ë& 
ADC_5HC_HC_AIEN_MASK
)

	)

1003 
	#ADC_5HC_HC_COUNT
 (5U)

	)

1006 
	#ADC_5HC_HS_COCO0_MASK
 (0x1U)

	)

1007 
	#ADC_5HC_HS_COCO0_SHIFT
 (0U)

	)

1008 
	#ADC_5HC_HS_COCO0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HS_COCO0_SHIFT
)Ë& 
ADC_5HC_HS_COCO0_MASK
)

	)

1009 
	#ADC_5HC_HS_COCO1_MASK
 (0x2U)

	)

1010 
	#ADC_5HC_HS_COCO1_SHIFT
 (1U)

	)

1011 
	#ADC_5HC_HS_COCO1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HS_COCO1_SHIFT
)Ë& 
ADC_5HC_HS_COCO1_MASK
)

	)

1012 
	#ADC_5HC_HS_COCO2_MASK
 (0x4U)

	)

1013 
	#ADC_5HC_HS_COCO2_SHIFT
 (2U)

	)

1014 
	#ADC_5HC_HS_COCO2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HS_COCO2_SHIFT
)Ë& 
ADC_5HC_HS_COCO2_MASK
)

	)

1015 
	#ADC_5HC_HS_COCO3_MASK
 (0x8U)

	)

1016 
	#ADC_5HC_HS_COCO3_SHIFT
 (3U)

	)

1017 
	#ADC_5HC_HS_COCO3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HS_COCO3_SHIFT
)Ë& 
ADC_5HC_HS_COCO3_MASK
)

	)

1018 
	#ADC_5HC_HS_COCO4_MASK
 (0x10U)

	)

1019 
	#ADC_5HC_HS_COCO4_SHIFT
 (4U)

	)

1020 
	#ADC_5HC_HS_COCO4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_HS_COCO4_SHIFT
)Ë& 
ADC_5HC_HS_COCO4_MASK
)

	)

1023 
	#ADC_5HC_R_CDATA_MASK
 (0xFFFU)

	)

1024 
	#ADC_5HC_R_CDATA_SHIFT
 (0U)

	)

1025 
	#ADC_5HC_R_CDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_R_CDATA_SHIFT
)Ë& 
ADC_5HC_R_CDATA_MASK
)

	)

1028 
	#ADC_5HC_R_COUNT
 (5U)

	)

1031 
	#ADC_5HC_CFG_ADICLK_MASK
 (0x3U)

	)

1032 
	#ADC_5HC_CFG_ADICLK_SHIFT
 (0U)

	)

1033 
	#ADC_5HC_CFG_ADICLK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADICLK_SHIFT
)Ë& 
ADC_5HC_CFG_ADICLK_MASK
)

	)

1034 
	#ADC_5HC_CFG_MODE_MASK
 (0xCU)

	)

1035 
	#ADC_5HC_CFG_MODE_SHIFT
 (2U)

	)

1036 
	#ADC_5HC_CFG_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_MODE_SHIFT
)Ë& 
ADC_5HC_CFG_MODE_MASK
)

	)

1037 
	#ADC_5HC_CFG_ADLSMP_MASK
 (0x10U)

	)

1038 
	#ADC_5HC_CFG_ADLSMP_SHIFT
 (4U)

	)

1039 
	#ADC_5HC_CFG_ADLSMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADLSMP_SHIFT
)Ë& 
ADC_5HC_CFG_ADLSMP_MASK
)

	)

1040 
	#ADC_5HC_CFG_ADIV_MASK
 (0x60U)

	)

1041 
	#ADC_5HC_CFG_ADIV_SHIFT
 (5U)

	)

1042 
	#ADC_5HC_CFG_ADIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADIV_SHIFT
)Ë& 
ADC_5HC_CFG_ADIV_MASK
)

	)

1043 
	#ADC_5HC_CFG_ADLPC_MASK
 (0x80U)

	)

1044 
	#ADC_5HC_CFG_ADLPC_SHIFT
 (7U)

	)

1045 
	#ADC_5HC_CFG_ADLPC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADLPC_SHIFT
)Ë& 
ADC_5HC_CFG_ADLPC_MASK
)

	)

1046 
	#ADC_5HC_CFG_ADSTS_MASK
 (0x300U)

	)

1047 
	#ADC_5HC_CFG_ADSTS_SHIFT
 (8U)

	)

1048 
	#ADC_5HC_CFG_ADSTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADSTS_SHIFT
)Ë& 
ADC_5HC_CFG_ADSTS_MASK
)

	)

1049 
	#ADC_5HC_CFG_ADHSC_MASK
 (0x400U)

	)

1050 
	#ADC_5HC_CFG_ADHSC_SHIFT
 (10U)

	)

1051 
	#ADC_5HC_CFG_ADHSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADHSC_SHIFT
)Ë& 
ADC_5HC_CFG_ADHSC_MASK
)

	)

1052 
	#ADC_5HC_CFG_REFSEL_MASK
 (0x1800U)

	)

1053 
	#ADC_5HC_CFG_REFSEL_SHIFT
 (11U)

	)

1054 
	#ADC_5HC_CFG_REFSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_REFSEL_SHIFT
)Ë& 
ADC_5HC_CFG_REFSEL_MASK
)

	)

1055 
	#ADC_5HC_CFG_ADTRG_MASK
 (0x2000U)

	)

1056 
	#ADC_5HC_CFG_ADTRG_SHIFT
 (13U)

	)

1057 
	#ADC_5HC_CFG_ADTRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_ADTRG_SHIFT
)Ë& 
ADC_5HC_CFG_ADTRG_MASK
)

	)

1058 
	#ADC_5HC_CFG_AVGS_MASK
 (0xC000U)

	)

1059 
	#ADC_5HC_CFG_AVGS_SHIFT
 (14U)

	)

1060 
	#ADC_5HC_CFG_AVGS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_AVGS_SHIFT
)Ë& 
ADC_5HC_CFG_AVGS_MASK
)

	)

1061 
	#ADC_5HC_CFG_OVWREN_MASK
 (0x10000U)

	)

1062 
	#ADC_5HC_CFG_OVWREN_SHIFT
 (16U)

	)

1063 
	#ADC_5HC_CFG_OVWREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CFG_OVWREN_SHIFT
)Ë& 
ADC_5HC_CFG_OVWREN_MASK
)

	)

1066 
	#ADC_5HC_GC_ADACKEN_MASK
 (0x1U)

	)

1067 
	#ADC_5HC_GC_ADACKEN_SHIFT
 (0U)

	)

1068 
	#ADC_5HC_GC_ADACKEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_ADACKEN_SHIFT
)Ë& 
ADC_5HC_GC_ADACKEN_MASK
)

	)

1069 
	#ADC_5HC_GC_DMAEN_MASK
 (0x2U)

	)

1070 
	#ADC_5HC_GC_DMAEN_SHIFT
 (1U)

	)

1071 
	#ADC_5HC_GC_DMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_DMAEN_SHIFT
)Ë& 
ADC_5HC_GC_DMAEN_MASK
)

	)

1072 
	#ADC_5HC_GC_ACREN_MASK
 (0x4U)

	)

1073 
	#ADC_5HC_GC_ACREN_SHIFT
 (2U)

	)

1074 
	#ADC_5HC_GC_ACREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_ACREN_SHIFT
)Ë& 
ADC_5HC_GC_ACREN_MASK
)

	)

1075 
	#ADC_5HC_GC_ACFGT_MASK
 (0x8U)

	)

1076 
	#ADC_5HC_GC_ACFGT_SHIFT
 (3U)

	)

1077 
	#ADC_5HC_GC_ACFGT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_ACFGT_SHIFT
)Ë& 
ADC_5HC_GC_ACFGT_MASK
)

	)

1078 
	#ADC_5HC_GC_ACFE_MASK
 (0x10U)

	)

1079 
	#ADC_5HC_GC_ACFE_SHIFT
 (4U)

	)

1080 
	#ADC_5HC_GC_ACFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_ACFE_SHIFT
)Ë& 
ADC_5HC_GC_ACFE_MASK
)

	)

1081 
	#ADC_5HC_GC_AVGE_MASK
 (0x20U)

	)

1082 
	#ADC_5HC_GC_AVGE_SHIFT
 (5U)

	)

1083 
	#ADC_5HC_GC_AVGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_AVGE_SHIFT
)Ë& 
ADC_5HC_GC_AVGE_MASK
)

	)

1084 
	#ADC_5HC_GC_ADCO_MASK
 (0x40U)

	)

1085 
	#ADC_5HC_GC_ADCO_SHIFT
 (6U)

	)

1086 
	#ADC_5HC_GC_ADCO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_ADCO_SHIFT
)Ë& 
ADC_5HC_GC_ADCO_MASK
)

	)

1087 
	#ADC_5HC_GC_CAL_MASK
 (0x80U)

	)

1088 
	#ADC_5HC_GC_CAL_SHIFT
 (7U)

	)

1089 
	#ADC_5HC_GC_CAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GC_CAL_SHIFT
)Ë& 
ADC_5HC_GC_CAL_MASK
)

	)

1092 
	#ADC_5HC_GS_ADACT_MASK
 (0x1U)

	)

1093 
	#ADC_5HC_GS_ADACT_SHIFT
 (0U)

	)

1094 
	#ADC_5HC_GS_ADACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GS_ADACT_SHIFT
)Ë& 
ADC_5HC_GS_ADACT_MASK
)

	)

1095 
	#ADC_5HC_GS_CALF_MASK
 (0x2U)

	)

1096 
	#ADC_5HC_GS_CALF_SHIFT
 (1U)

	)

1097 
	#ADC_5HC_GS_CALF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GS_CALF_SHIFT
)Ë& 
ADC_5HC_GS_CALF_MASK
)

	)

1098 
	#ADC_5HC_GS_AWKST_MASK
 (0x4U)

	)

1099 
	#ADC_5HC_GS_AWKST_SHIFT
 (2U)

	)

1100 
	#ADC_5HC_GS_AWKST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_GS_AWKST_SHIFT
)Ë& 
ADC_5HC_GS_AWKST_MASK
)

	)

1103 
	#ADC_5HC_CV_CV1_MASK
 (0xFFFU)

	)

1104 
	#ADC_5HC_CV_CV1_SHIFT
 (0U)

	)

1105 
	#ADC_5HC_CV_CV1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CV_CV1_SHIFT
)Ë& 
ADC_5HC_CV_CV1_MASK
)

	)

1106 
	#ADC_5HC_CV_CV2_MASK
 (0xFFF0000U)

	)

1107 
	#ADC_5HC_CV_CV2_SHIFT
 (16U)

	)

1108 
	#ADC_5HC_CV_CV2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CV_CV2_SHIFT
)Ë& 
ADC_5HC_CV_CV2_MASK
)

	)

1111 
	#ADC_5HC_OFS_OFS_MASK
 (0xFFFU)

	)

1112 
	#ADC_5HC_OFS_OFS_SHIFT
 (0U)

	)

1113 
	#ADC_5HC_OFS_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_OFS_OFS_SHIFT
)Ë& 
ADC_5HC_OFS_OFS_MASK
)

	)

1114 
	#ADC_5HC_OFS_SIGN_MASK
 (0x1000U)

	)

1115 
	#ADC_5HC_OFS_SIGN_SHIFT
 (12U)

	)

1116 
	#ADC_5HC_OFS_SIGN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_OFS_SIGN_SHIFT
)Ë& 
ADC_5HC_OFS_SIGN_MASK
)

	)

1119 
	#ADC_5HC_CAL_CAL_CODE_MASK
 (0xFU)

	)

1120 
	#ADC_5HC_CAL_CAL_CODE_SHIFT
 (0U)

	)

1121 
	#ADC_5HC_CAL_CAL_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ADC_5HC_CAL_CAL_CODE_SHIFT
)Ë& 
ADC_5HC_CAL_CAL_CODE_MASK
)

	)

1131 
	#ADC_5HC_BASE
 (0x219C000u)

	)

1133 
	#ADC_5HC
 ((
ADC_5HC_Ty≥
 *)
ADC_5HC_BASE
)

	)

1135 
	#ADC_5HC_BASE_ADDRS
 { 
ADC_5HC_BASE
 }

	)

1137 
	#ADC_5HC_BASE_PTRS
 { 
ADC_5HC
 }

	)

1139 
	#ADC_5HC_IRQS
 { 
ADC_5HC_IRQn
 }

	)

1157 
__IO
 
uöt32_t
 
	mMPR
;

1158 
uöt8_t
 
	mRESERVED_0
[60];

1159 
__IO
 
uöt32_t
 
	mOPACR
;

1160 
__IO
 
uöt32_t
 
	mOPACR1
;

1161 
__IO
 
uöt32_t
 
	mOPACR2
;

1162 
__IO
 
uöt32_t
 
	mOPACR3
;

1163 
__IO
 
uöt32_t
 
	mOPACR4
;

1164 } 
	tAIPSTZ_Ty≥
;

1176 
	#AIPSTZ_MPR_MPROT5_MASK
 (0xF00U)

	)

1177 
	#AIPSTZ_MPR_MPROT5_SHIFT
 (8U)

	)

1178 
	#AIPSTZ_MPR_MPROT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_MPR_MPROT5_SHIFT
)Ë& 
AIPSTZ_MPR_MPROT5_MASK
)

	)

1179 
	#AIPSTZ_MPR_MPROT3_MASK
 (0xF0000U)

	)

1180 
	#AIPSTZ_MPR_MPROT3_SHIFT
 (16U)

	)

1181 
	#AIPSTZ_MPR_MPROT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_MPR_MPROT3_SHIFT
)Ë& 
AIPSTZ_MPR_MPROT3_MASK
)

	)

1182 
	#AIPSTZ_MPR_MPROT2_MASK
 (0xF00000U)

	)

1183 
	#AIPSTZ_MPR_MPROT2_SHIFT
 (20U)

	)

1184 
	#AIPSTZ_MPR_MPROT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_MPR_MPROT2_SHIFT
)Ë& 
AIPSTZ_MPR_MPROT2_MASK
)

	)

1185 
	#AIPSTZ_MPR_MPROT1_MASK
 (0xF000000U)

	)

1186 
	#AIPSTZ_MPR_MPROT1_SHIFT
 (24U)

	)

1187 
	#AIPSTZ_MPR_MPROT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_MPR_MPROT1_SHIFT
)Ë& 
AIPSTZ_MPR_MPROT1_MASK
)

	)

1188 
	#AIPSTZ_MPR_MPROT0_MASK
 (0xF0000000U)

	)

1189 
	#AIPSTZ_MPR_MPROT0_SHIFT
 (28U)

	)

1190 
	#AIPSTZ_MPR_MPROT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_MPR_MPROT0_SHIFT
)Ë& 
AIPSTZ_MPR_MPROT0_MASK
)

	)

1193 
	#AIPSTZ_OPACR_OPAC7_MASK
 (0xFU)

	)

1194 
	#AIPSTZ_OPACR_OPAC7_SHIFT
 (0U)

	)

1195 
	#AIPSTZ_OPACR_OPAC7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC7_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC7_MASK
)

	)

1196 
	#AIPSTZ_OPACR_OPAC6_MASK
 (0xF0U)

	)

1197 
	#AIPSTZ_OPACR_OPAC6_SHIFT
 (4U)

	)

1198 
	#AIPSTZ_OPACR_OPAC6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC6_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC6_MASK
)

	)

1199 
	#AIPSTZ_OPACR_OPAC5_MASK
 (0xF00U)

	)

1200 
	#AIPSTZ_OPACR_OPAC5_SHIFT
 (8U)

	)

1201 
	#AIPSTZ_OPACR_OPAC5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC5_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC5_MASK
)

	)

1202 
	#AIPSTZ_OPACR_OPAC4_MASK
 (0xF000U)

	)

1203 
	#AIPSTZ_OPACR_OPAC4_SHIFT
 (12U)

	)

1204 
	#AIPSTZ_OPACR_OPAC4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC4_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC4_MASK
)

	)

1205 
	#AIPSTZ_OPACR_OPAC3_MASK
 (0xF0000U)

	)

1206 
	#AIPSTZ_OPACR_OPAC3_SHIFT
 (16U)

	)

1207 
	#AIPSTZ_OPACR_OPAC3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC3_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC3_MASK
)

	)

1208 
	#AIPSTZ_OPACR_OPAC2_MASK
 (0xF00000U)

	)

1209 
	#AIPSTZ_OPACR_OPAC2_SHIFT
 (20U)

	)

1210 
	#AIPSTZ_OPACR_OPAC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC2_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC2_MASK
)

	)

1211 
	#AIPSTZ_OPACR_OPAC1_MASK
 (0xF000000U)

	)

1212 
	#AIPSTZ_OPACR_OPAC1_SHIFT
 (24U)

	)

1213 
	#AIPSTZ_OPACR_OPAC1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC1_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC1_MASK
)

	)

1214 
	#AIPSTZ_OPACR_OPAC0_MASK
 (0xF0000000U)

	)

1215 
	#AIPSTZ_OPACR_OPAC0_SHIFT
 (28U)

	)

1216 
	#AIPSTZ_OPACR_OPAC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR_OPAC0_SHIFT
)Ë& 
AIPSTZ_OPACR_OPAC0_MASK
)

	)

1219 
	#AIPSTZ_OPACR1_OPAC15_MASK
 (0xFU)

	)

1220 
	#AIPSTZ_OPACR1_OPAC15_SHIFT
 (0U)

	)

1221 
	#AIPSTZ_OPACR1_OPAC15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC15_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC15_MASK
)

	)

1222 
	#AIPSTZ_OPACR1_OPAC14_MASK
 (0xF0U)

	)

1223 
	#AIPSTZ_OPACR1_OPAC14_SHIFT
 (4U)

	)

1224 
	#AIPSTZ_OPACR1_OPAC14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC14_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC14_MASK
)

	)

1225 
	#AIPSTZ_OPACR1_OPAC13_MASK
 (0xF00U)

	)

1226 
	#AIPSTZ_OPACR1_OPAC13_SHIFT
 (8U)

	)

1227 
	#AIPSTZ_OPACR1_OPAC13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC13_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC13_MASK
)

	)

1228 
	#AIPSTZ_OPACR1_OPAC12_MASK
 (0xF000U)

	)

1229 
	#AIPSTZ_OPACR1_OPAC12_SHIFT
 (12U)

	)

1230 
	#AIPSTZ_OPACR1_OPAC12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC12_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC12_MASK
)

	)

1231 
	#AIPSTZ_OPACR1_OPAC11_MASK
 (0xF0000U)

	)

1232 
	#AIPSTZ_OPACR1_OPAC11_SHIFT
 (16U)

	)

1233 
	#AIPSTZ_OPACR1_OPAC11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC11_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC11_MASK
)

	)

1234 
	#AIPSTZ_OPACR1_OPAC10_MASK
 (0xF00000U)

	)

1235 
	#AIPSTZ_OPACR1_OPAC10_SHIFT
 (20U)

	)

1236 
	#AIPSTZ_OPACR1_OPAC10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC10_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC10_MASK
)

	)

1237 
	#AIPSTZ_OPACR1_OPAC9_MASK
 (0xF000000U)

	)

1238 
	#AIPSTZ_OPACR1_OPAC9_SHIFT
 (24U)

	)

1239 
	#AIPSTZ_OPACR1_OPAC9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC9_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC9_MASK
)

	)

1240 
	#AIPSTZ_OPACR1_OPAC8_MASK
 (0xF0000000U)

	)

1241 
	#AIPSTZ_OPACR1_OPAC8_SHIFT
 (28U)

	)

1242 
	#AIPSTZ_OPACR1_OPAC8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR1_OPAC8_SHIFT
)Ë& 
AIPSTZ_OPACR1_OPAC8_MASK
)

	)

1245 
	#AIPSTZ_OPACR2_OPAC23_MASK
 (0xFU)

	)

1246 
	#AIPSTZ_OPACR2_OPAC23_SHIFT
 (0U)

	)

1247 
	#AIPSTZ_OPACR2_OPAC23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC23_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC23_MASK
)

	)

1248 
	#AIPSTZ_OPACR2_OPAC22_MASK
 (0xF0U)

	)

1249 
	#AIPSTZ_OPACR2_OPAC22_SHIFT
 (4U)

	)

1250 
	#AIPSTZ_OPACR2_OPAC22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC22_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC22_MASK
)

	)

1251 
	#AIPSTZ_OPACR2_OPAC21_MASK
 (0xF00U)

	)

1252 
	#AIPSTZ_OPACR2_OPAC21_SHIFT
 (8U)

	)

1253 
	#AIPSTZ_OPACR2_OPAC21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC21_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC21_MASK
)

	)

1254 
	#AIPSTZ_OPACR2_OPAC20_MASK
 (0xF000U)

	)

1255 
	#AIPSTZ_OPACR2_OPAC20_SHIFT
 (12U)

	)

1256 
	#AIPSTZ_OPACR2_OPAC20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC20_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC20_MASK
)

	)

1257 
	#AIPSTZ_OPACR2_OPAC19_MASK
 (0xF0000U)

	)

1258 
	#AIPSTZ_OPACR2_OPAC19_SHIFT
 (16U)

	)

1259 
	#AIPSTZ_OPACR2_OPAC19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC19_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC19_MASK
)

	)

1260 
	#AIPSTZ_OPACR2_OPAC18_MASK
 (0xF00000U)

	)

1261 
	#AIPSTZ_OPACR2_OPAC18_SHIFT
 (20U)

	)

1262 
	#AIPSTZ_OPACR2_OPAC18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC18_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC18_MASK
)

	)

1263 
	#AIPSTZ_OPACR2_OPAC17_MASK
 (0xF000000U)

	)

1264 
	#AIPSTZ_OPACR2_OPAC17_SHIFT
 (24U)

	)

1265 
	#AIPSTZ_OPACR2_OPAC17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC17_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC17_MASK
)

	)

1266 
	#AIPSTZ_OPACR2_OPAC16_MASK
 (0xF0000000U)

	)

1267 
	#AIPSTZ_OPACR2_OPAC16_SHIFT
 (28U)

	)

1268 
	#AIPSTZ_OPACR2_OPAC16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR2_OPAC16_SHIFT
)Ë& 
AIPSTZ_OPACR2_OPAC16_MASK
)

	)

1271 
	#AIPSTZ_OPACR3_OPAC31_MASK
 (0xFU)

	)

1272 
	#AIPSTZ_OPACR3_OPAC31_SHIFT
 (0U)

	)

1273 
	#AIPSTZ_OPACR3_OPAC31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC31_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC31_MASK
)

	)

1274 
	#AIPSTZ_OPACR3_OPAC30_MASK
 (0xF0U)

	)

1275 
	#AIPSTZ_OPACR3_OPAC30_SHIFT
 (4U)

	)

1276 
	#AIPSTZ_OPACR3_OPAC30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC30_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC30_MASK
)

	)

1277 
	#AIPSTZ_OPACR3_OPAC29_MASK
 (0xF00U)

	)

1278 
	#AIPSTZ_OPACR3_OPAC29_SHIFT
 (8U)

	)

1279 
	#AIPSTZ_OPACR3_OPAC29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC29_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC29_MASK
)

	)

1280 
	#AIPSTZ_OPACR3_OPAC28_MASK
 (0xF000U)

	)

1281 
	#AIPSTZ_OPACR3_OPAC28_SHIFT
 (12U)

	)

1282 
	#AIPSTZ_OPACR3_OPAC28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC28_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC28_MASK
)

	)

1283 
	#AIPSTZ_OPACR3_OPAC27_MASK
 (0xF0000U)

	)

1284 
	#AIPSTZ_OPACR3_OPAC27_SHIFT
 (16U)

	)

1285 
	#AIPSTZ_OPACR3_OPAC27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC27_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC27_MASK
)

	)

1286 
	#AIPSTZ_OPACR3_OPAC26_MASK
 (0xF00000U)

	)

1287 
	#AIPSTZ_OPACR3_OPAC26_SHIFT
 (20U)

	)

1288 
	#AIPSTZ_OPACR3_OPAC26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC26_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC26_MASK
)

	)

1289 
	#AIPSTZ_OPACR3_OPAC25_MASK
 (0xF000000U)

	)

1290 
	#AIPSTZ_OPACR3_OPAC25_SHIFT
 (24U)

	)

1291 
	#AIPSTZ_OPACR3_OPAC25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC25_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC25_MASK
)

	)

1292 
	#AIPSTZ_OPACR3_OPAC24_MASK
 (0xF0000000U)

	)

1293 
	#AIPSTZ_OPACR3_OPAC24_SHIFT
 (28U)

	)

1294 
	#AIPSTZ_OPACR3_OPAC24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR3_OPAC24_SHIFT
)Ë& 
AIPSTZ_OPACR3_OPAC24_MASK
)

	)

1297 
	#AIPSTZ_OPACR4_OPAC33_MASK
 (0xF000000U)

	)

1298 
	#AIPSTZ_OPACR4_OPAC33_SHIFT
 (24U)

	)

1299 
	#AIPSTZ_OPACR4_OPAC33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR4_OPAC33_SHIFT
)Ë& 
AIPSTZ_OPACR4_OPAC33_MASK
)

	)

1300 
	#AIPSTZ_OPACR4_OPAC32_MASK
 (0xF0000000U)

	)

1301 
	#AIPSTZ_OPACR4_OPAC32_SHIFT
 (28U)

	)

1302 
	#AIPSTZ_OPACR4_OPAC32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
AIPSTZ_OPACR4_OPAC32_SHIFT
)Ë& 
AIPSTZ_OPACR4_OPAC32_MASK
)

	)

1312 
	#AIPSTZ1_BASE
 (0x207C000u)

	)

1314 
	#AIPSTZ1
 ((
AIPSTZ_Ty≥
 *)
AIPSTZ1_BASE
)

	)

1316 
	#AIPSTZ2_BASE
 (0x217C000u)

	)

1318 
	#AIPSTZ2
 ((
AIPSTZ_Ty≥
 *)
AIPSTZ2_BASE
)

	)

1320 
	#AIPSTZ3_BASE
 (0x227C000u)

	)

1322 
	#AIPSTZ3
 ((
AIPSTZ_Ty≥
 *)
AIPSTZ3_BASE
)

	)

1324 
	#AIPSTZ_BASE_ADDRS
 { 0u, 
AIPSTZ1_BASE
, 
AIPSTZ2_BASE
, 
AIPSTZ3_BASE
 }

	)

1326 
	#AIPSTZ_BASE_PTRS
 { (
AIPSTZ_Ty≥
 *)0u, 
AIPSTZ1
, 
AIPSTZ2
, 
AIPSTZ3
 }

	)

1344 
__IO
 
uöt32_t
 
	mCTRL0
;

1345 
__IO
 
uöt32_t
 
	mCTRL0_SET
;

1346 
__IO
 
uöt32_t
 
	mCTRL0_CLR
;

1347 
__IO
 
uöt32_t
 
	mCTRL0_TOG
;

1348 
__IO
 
uöt32_t
 
	mCTRL1
;

1349 
__IO
 
uöt32_t
 
	mCTRL1_SET
;

1350 
__IO
 
uöt32_t
 
	mCTRL1_CLR
;

1351 
__IO
 
uöt32_t
 
	mCTRL1_TOG
;

1352 
__IO
 
uöt32_t
 
	mCTRL2
;

1353 
__IO
 
uöt32_t
 
	mCTRL2_SET
;

1354 
__IO
 
uöt32_t
 
	mCTRL2_CLR
;

1355 
__IO
 
uöt32_t
 
	mCTRL2_TOG
;

1356 
__IO
 
uöt32_t
 
	mCHANNEL_CTRL
;

1357 
__IO
 
uöt32_t
 
	mCHANNEL_CTRL_SET
;

1358 
__IO
 
uöt32_t
 
	mCHANNEL_CTRL_CLR
;

1359 
__IO
 
uöt32_t
 
	mCHANNEL_CTRL_TOG
;

1360 
__I
 
uöt32_t
 
	mDEVSEL
;

1361 
uöt8_t
 
	mRESERVED_0
[12];

1362 
__IO
 
uöt32_t
 
	mDMA_BURST_SIZE
;

1363 
uöt8_t
 
	mRESERVED_1
[12];

1364 
__IO
 
uöt32_t
 
	mDEBUGr
;

1365 
uöt8_t
 
	mRESERVED_2
[156];

1366 
__I
 
uöt32_t
 
	mCH0_CURCMDAR
;

1367 
uöt8_t
 
	mRESERVED_3
[12];

1368 
__IO
 
uöt32_t
 
	mCH0_NXTCMDAR
;

1369 
uöt8_t
 
	mRESERVED_4
[12];

1370 
__I
 
uöt32_t
 
	mCH0_CMD
;

1371 
uöt8_t
 
	mRESERVED_5
[12];

1372 
__I
 
uöt32_t
 
	mCH0_BAR
;

1373 
uöt8_t
 
	mRESERVED_6
[12];

1374 
__IO
 
uöt32_t
 
	mCH0_SEMA
;

1375 
uöt8_t
 
	mRESERVED_7
[12];

1376 
__I
 
uöt32_t
 
	mCH0_DEBUG1
;

1377 
uöt8_t
 
	mRESERVED_8
[12];

1378 
__I
 
uöt32_t
 
	mCH0_DEBUG2
;

1379 
uöt8_t
 
	mRESERVED_9
[12];

1380 
__I
 
uöt32_t
 
	mCH1_CURCMDAR
;

1381 
uöt8_t
 
	mRESERVED_10
[12];

1382 
__IO
 
uöt32_t
 
	mCH1_NXTCMDAR
;

1383 
uöt8_t
 
	mRESERVED_11
[12];

1384 
__I
 
uöt32_t
 
	mCH1_CMD
;

1385 
uöt8_t
 
	mRESERVED_12
[12];

1386 
__I
 
uöt32_t
 
	mCH1_BAR
;

1387 
uöt8_t
 
	mRESERVED_13
[12];

1388 
__IO
 
uöt32_t
 
	mCH1_SEMA
;

1389 
uöt8_t
 
	mRESERVED_14
[12];

1390 
__I
 
uöt32_t
 
	mCH1_DEBUG1
;

1391 
uöt8_t
 
	mRESERVED_15
[12];

1392 
__I
 
uöt32_t
 
	mCH1_DEBUG2
;

1393 
uöt8_t
 
	mRESERVED_16
[12];

1394 
__I
 
uöt32_t
 
	mCH2_CURCMDAR
;

1395 
uöt8_t
 
	mRESERVED_17
[12];

1396 
__IO
 
uöt32_t
 
	mCH2_NXTCMDAR
;

1397 
uöt8_t
 
	mRESERVED_18
[12];

1398 
__I
 
uöt32_t
 
	mCH2_CMD
;

1399 
uöt8_t
 
	mRESERVED_19
[12];

1400 
__I
 
uöt32_t
 
	mCH2_BAR
;

1401 
uöt8_t
 
	mRESERVED_20
[12];

1402 
__IO
 
uöt32_t
 
	mCH2_SEMA
;

1403 
uöt8_t
 
	mRESERVED_21
[12];

1404 
__I
 
uöt32_t
 
	mCH2_DEBUG1
;

1405 
uöt8_t
 
	mRESERVED_22
[12];

1406 
__I
 
uöt32_t
 
	mCH2_DEBUG2
;

1407 
uöt8_t
 
	mRESERVED_23
[12];

1408 
__I
 
uöt32_t
 
	mCH3_CURCMDAR
;

1409 
uöt8_t
 
	mRESERVED_24
[12];

1410 
__IO
 
uöt32_t
 
	mCH3_NXTCMDAR
;

1411 
uöt8_t
 
	mRESERVED_25
[12];

1412 
__I
 
uöt32_t
 
	mCH3_CMD
;

1413 
uöt8_t
 
	mRESERVED_26
[12];

1414 
__I
 
uöt32_t
 
	mCH3_BAR
;

1415 
uöt8_t
 
	mRESERVED_27
[12];

1416 
__IO
 
uöt32_t
 
	mCH3_SEMA
;

1417 
uöt8_t
 
	mRESERVED_28
[12];

1418 
__I
 
uöt32_t
 
	mCH3_DEBUG1
;

1419 
uöt8_t
 
	mRESERVED_29
[12];

1420 
__I
 
uöt32_t
 
	mCH3_DEBUG2
;

1421 
uöt8_t
 
	mRESERVED_30
[12];

1422 
__I
 
uöt32_t
 
	mCH4_CURCMDAR
;

1423 
uöt8_t
 
	mRESERVED_31
[12];

1424 
__IO
 
uöt32_t
 
	mCH4_NXTCMDAR
;

1425 
uöt8_t
 
	mRESERVED_32
[12];

1426 
__I
 
uöt32_t
 
	mCH4_CMD
;

1427 
uöt8_t
 
	mRESERVED_33
[12];

1428 
__I
 
uöt32_t
 
	mCH4_BAR
;

1429 
uöt8_t
 
	mRESERVED_34
[12];

1430 
__IO
 
uöt32_t
 
	mCH4_SEMA
;

1431 
uöt8_t
 
	mRESERVED_35
[12];

1432 
__I
 
uöt32_t
 
	mCH4_DEBUG1
;

1433 
uöt8_t
 
	mRESERVED_36
[12];

1434 
__I
 
uöt32_t
 
	mCH4_DEBUG2
;

1435 
uöt8_t
 
	mRESERVED_37
[12];

1436 
__I
 
uöt32_t
 
	mCH5_CURCMDAR
;

1437 
uöt8_t
 
	mRESERVED_38
[12];

1438 
__IO
 
uöt32_t
 
	mCH5_NXTCMDAR
;

1439 
uöt8_t
 
	mRESERVED_39
[12];

1440 
__I
 
uöt32_t
 
	mCH5_CMD
;

1441 
uöt8_t
 
	mRESERVED_40
[12];

1442 
__I
 
uöt32_t
 
	mCH5_BAR
;

1443 
uöt8_t
 
	mRESERVED_41
[12];

1444 
__IO
 
uöt32_t
 
	mCH5_SEMA
;

1445 
uöt8_t
 
	mRESERVED_42
[12];

1446 
__I
 
uöt32_t
 
	mCH5_DEBUG1
;

1447 
uöt8_t
 
	mRESERVED_43
[12];

1448 
__I
 
uöt32_t
 
	mCH5_DEBUG2
;

1449 
uöt8_t
 
	mRESERVED_44
[12];

1450 
__I
 
uöt32_t
 
	mCH6_CURCMDAR
;

1451 
uöt8_t
 
	mRESERVED_45
[12];

1452 
__IO
 
uöt32_t
 
	mCH6_NXTCMDAR
;

1453 
uöt8_t
 
	mRESERVED_46
[12];

1454 
__I
 
uöt32_t
 
	mCH6_CMD
;

1455 
uöt8_t
 
	mRESERVED_47
[12];

1456 
__I
 
uöt32_t
 
	mCH6_BAR
;

1457 
uöt8_t
 
	mRESERVED_48
[12];

1458 
__IO
 
uöt32_t
 
	mCH6_SEMA
;

1459 
uöt8_t
 
	mRESERVED_49
[12];

1460 
__I
 
uöt32_t
 
	mCH6_DEBUG1
;

1461 
uöt8_t
 
	mRESERVED_50
[12];

1462 
__I
 
uöt32_t
 
	mCH6_DEBUG2
;

1463 
uöt8_t
 
	mRESERVED_51
[12];

1464 
__I
 
uöt32_t
 
	mCH7_CURCMDAR
;

1465 
uöt8_t
 
	mRESERVED_52
[12];

1466 
__IO
 
uöt32_t
 
	mCH7_NXTCMDAR
;

1467 
uöt8_t
 
	mRESERVED_53
[12];

1468 
__I
 
uöt32_t
 
	mCH7_CMD
;

1469 
uöt8_t
 
	mRESERVED_54
[12];

1470 
__I
 
uöt32_t
 
	mCH7_BAR
;

1471 
uöt8_t
 
	mRESERVED_55
[12];

1472 
__IO
 
uöt32_t
 
	mCH7_SEMA
;

1473 
uöt8_t
 
	mRESERVED_56
[12];

1474 
__I
 
uöt32_t
 
	mCH7_DEBUG1
;

1475 
uöt8_t
 
	mRESERVED_57
[12];

1476 
__I
 
uöt32_t
 
	mCH7_DEBUG2
;

1477 
uöt8_t
 
	mRESERVED_58
[12];

1478 
__I
 
uöt32_t
 
	mCH8_CURCMDAR
;

1479 
uöt8_t
 
	mRESERVED_59
[12];

1480 
__IO
 
uöt32_t
 
	mCH8_NXTCMDAR
;

1481 
uöt8_t
 
	mRESERVED_60
[12];

1482 
__I
 
uöt32_t
 
	mCH8_CMD
;

1483 
uöt8_t
 
	mRESERVED_61
[12];

1484 
__I
 
uöt32_t
 
	mCH8_BAR
;

1485 
uöt8_t
 
	mRESERVED_62
[12];

1486 
__IO
 
uöt32_t
 
	mCH8_SEMA
;

1487 
uöt8_t
 
	mRESERVED_63
[12];

1488 
__I
 
uöt32_t
 
	mCH8_DEBUG1
;

1489 
uöt8_t
 
	mRESERVED_64
[12];

1490 
__I
 
uöt32_t
 
	mCH8_DEBUG2
;

1491 
uöt8_t
 
	mRESERVED_65
[12];

1492 
__I
 
uöt32_t
 
	mCH9_CURCMDAR
;

1493 
uöt8_t
 
	mRESERVED_66
[12];

1494 
__IO
 
uöt32_t
 
	mCH9_NXTCMDAR
;

1495 
uöt8_t
 
	mRESERVED_67
[12];

1496 
__I
 
uöt32_t
 
	mCH9_CMD
;

1497 
uöt8_t
 
	mRESERVED_68
[12];

1498 
__I
 
uöt32_t
 
	mCH9_BAR
;

1499 
uöt8_t
 
	mRESERVED_69
[12];

1500 
__IO
 
uöt32_t
 
	mCH9_SEMA
;

1501 
uöt8_t
 
	mRESERVED_70
[12];

1502 
__I
 
uöt32_t
 
	mCH9_DEBUG1
;

1503 
uöt8_t
 
	mRESERVED_71
[12];

1504 
__I
 
uöt32_t
 
	mCH9_DEBUG2
;

1505 
uöt8_t
 
	mRESERVED_72
[12];

1506 
__I
 
uöt32_t
 
	mCH10_CURCMDAR
;

1507 
uöt8_t
 
	mRESERVED_73
[12];

1508 
__IO
 
uöt32_t
 
	mCH10_NXTCMDAR
;

1509 
uöt8_t
 
	mRESERVED_74
[12];

1510 
__I
 
uöt32_t
 
	mCH10_CMD
;

1511 
uöt8_t
 
	mRESERVED_75
[12];

1512 
__I
 
uöt32_t
 
	mCH10_BAR
;

1513 
uöt8_t
 
	mRESERVED_76
[12];

1514 
__IO
 
uöt32_t
 
	mCH10_SEMA
;

1515 
uöt8_t
 
	mRESERVED_77
[12];

1516 
__I
 
uöt32_t
 
	mCH10_DEBUG1
;

1517 
uöt8_t
 
	mRESERVED_78
[12];

1518 
__I
 
uöt32_t
 
	mCH10_DEBUG2
;

1519 
uöt8_t
 
	mRESERVED_79
[12];

1520 
__I
 
uöt32_t
 
	mCH11_CURCMDAR
;

1521 
uöt8_t
 
	mRESERVED_80
[12];

1522 
__IO
 
uöt32_t
 
	mCH11_NXTCMDAR
;

1523 
uöt8_t
 
	mRESERVED_81
[12];

1524 
__I
 
uöt32_t
 
	mCH11_CMD
;

1525 
uöt8_t
 
	mRESERVED_82
[12];

1526 
__I
 
uöt32_t
 
	mCH11_BAR
;

1527 
uöt8_t
 
	mRESERVED_83
[12];

1528 
__IO
 
uöt32_t
 
	mCH11_SEMA
;

1529 
uöt8_t
 
	mRESERVED_84
[12];

1530 
__I
 
uöt32_t
 
	mCH11_DEBUG1
;

1531 
uöt8_t
 
	mRESERVED_85
[12];

1532 
__I
 
uöt32_t
 
	mCH11_DEBUG2
;

1533 
uöt8_t
 
	mRESERVED_86
[12];

1534 
__I
 
uöt32_t
 
	mCH12_CURCMDAR
;

1535 
uöt8_t
 
	mRESERVED_87
[12];

1536 
__IO
 
uöt32_t
 
	mCH12_NXTCMDAR
;

1537 
uöt8_t
 
	mRESERVED_88
[12];

1538 
__I
 
uöt32_t
 
	mCH12_CMD
;

1539 
uöt8_t
 
	mRESERVED_89
[12];

1540 
__I
 
uöt32_t
 
	mCH12_BAR
;

1541 
uöt8_t
 
	mRESERVED_90
[12];

1542 
__IO
 
uöt32_t
 
	mCH12_SEMA
;

1543 
uöt8_t
 
	mRESERVED_91
[12];

1544 
__I
 
uöt32_t
 
	mCH12_DEBUG1
;

1545 
uöt8_t
 
	mRESERVED_92
[12];

1546 
__I
 
uöt32_t
 
	mCH12_DEBUG2
;

1547 
uöt8_t
 
	mRESERVED_93
[12];

1548 
__I
 
uöt32_t
 
	mCH13_CURCMDAR
;

1549 
uöt8_t
 
	mRESERVED_94
[12];

1550 
__IO
 
uöt32_t
 
	mCH13_NXTCMDAR
;

1551 
uöt8_t
 
	mRESERVED_95
[12];

1552 
__I
 
uöt32_t
 
	mCH13_CMD
;

1553 
uöt8_t
 
	mRESERVED_96
[12];

1554 
__I
 
uöt32_t
 
	mCH13_BAR
;

1555 
uöt8_t
 
	mRESERVED_97
[12];

1556 
__IO
 
uöt32_t
 
	mCH13_SEMA
;

1557 
uöt8_t
 
	mRESERVED_98
[12];

1558 
__I
 
uöt32_t
 
	mCH13_DEBUG1
;

1559 
uöt8_t
 
	mRESERVED_99
[12];

1560 
__I
 
uöt32_t
 
	mCH13_DEBUG2
;

1561 
uöt8_t
 
	mRESERVED_100
[12];

1562 
__I
 
uöt32_t
 
	mCH14_CURCMDAR
;

1563 
uöt8_t
 
	mRESERVED_101
[12];

1564 
__IO
 
uöt32_t
 
	mCH14_NXTCMDAR
;

1565 
uöt8_t
 
	mRESERVED_102
[12];

1566 
__I
 
uöt32_t
 
	mCH14_CMD
;

1567 
uöt8_t
 
	mRESERVED_103
[12];

1568 
__I
 
uöt32_t
 
	mCH14_BAR
;

1569 
uöt8_t
 
	mRESERVED_104
[12];

1570 
__IO
 
uöt32_t
 
	mCH14_SEMA
;

1571 
uöt8_t
 
	mRESERVED_105
[12];

1572 
__I
 
uöt32_t
 
	mCH14_DEBUG1
;

1573 
uöt8_t
 
	mRESERVED_106
[12];

1574 
__I
 
uöt32_t
 
	mCH14_DEBUG2
;

1575 
uöt8_t
 
	mRESERVED_107
[12];

1576 
__I
 
uöt32_t
 
	mCH15_CURCMDAR
;

1577 
uöt8_t
 
	mRESERVED_108
[12];

1578 
__IO
 
uöt32_t
 
	mCH15_NXTCMDAR
;

1579 
uöt8_t
 
	mRESERVED_109
[12];

1580 
__I
 
uöt32_t
 
	mCH15_CMD
;

1581 
uöt8_t
 
	mRESERVED_110
[12];

1582 
__I
 
uöt32_t
 
	mCH15_BAR
;

1583 
uöt8_t
 
	mRESERVED_111
[12];

1584 
__IO
 
uöt32_t
 
	mCH15_SEMA
;

1585 
uöt8_t
 
	mRESERVED_112
[12];

1586 
__I
 
uöt32_t
 
	mCH15_DEBUG1
;

1587 
uöt8_t
 
	mRESERVED_113
[12];

1588 
__I
 
uöt32_t
 
	mCH15_DEBUG2
;

1589 
uöt8_t
 
	mRESERVED_114
[12];

1590 
__I
 
uöt32_t
 
	mVERSION
;

1591 } 
	tAPBH_Ty≥
;

1603 
	#APBH_CTRL0_CLKGATE_CHANNEL_MASK
 (0xFFFFU)

	)

1604 
	#APBH_CTRL0_CLKGATE_CHANNEL_SHIFT
 (0U)

	)

1605 
	#APBH_CTRL0_CLKGATE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLKGATE_CHANNEL_SHIFT
)Ë& 
APBH_CTRL0_CLKGATE_CHANNEL_MASK
)

	)

1606 
	#APBH_CTRL0_RSVD0_MASK
 (0xFFF0000U)

	)

1607 
	#APBH_CTRL0_RSVD0_SHIFT
 (16U)

	)

1608 
	#APBH_CTRL0_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_RSVD0_SHIFT
)Ë& 
APBH_CTRL0_RSVD0_MASK
)

	)

1609 
	#APBH_CTRL0_APB_BURST_EN_MASK
 (0x10000000U)

	)

1610 
	#APBH_CTRL0_APB_BURST_EN_SHIFT
 (28U)

	)

1611 
	#APBH_CTRL0_APB_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_APB_BURST_EN_SHIFT
)Ë& 
APBH_CTRL0_APB_BURST_EN_MASK
)

	)

1612 
	#APBH_CTRL0_AHB_BURST8_EN_MASK
 (0x20000000U)

	)

1613 
	#APBH_CTRL0_AHB_BURST8_EN_SHIFT
 (29U)

	)

1614 
	#APBH_CTRL0_AHB_BURST8_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_AHB_BURST8_EN_SHIFT
)Ë& 
APBH_CTRL0_AHB_BURST8_EN_MASK
)

	)

1615 
	#APBH_CTRL0_CLKGATE_MASK
 (0x40000000U)

	)

1616 
	#APBH_CTRL0_CLKGATE_SHIFT
 (30U)

	)

1617 
	#APBH_CTRL0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLKGATE_SHIFT
)Ë& 
APBH_CTRL0_CLKGATE_MASK
)

	)

1618 
	#APBH_CTRL0_SFTRST_MASK
 (0x80000000U)

	)

1619 
	#APBH_CTRL0_SFTRST_SHIFT
 (31U)

	)

1620 
	#APBH_CTRL0_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SFTRST_SHIFT
)Ë& 
APBH_CTRL0_SFTRST_MASK
)

	)

1623 
	#APBH_CTRL0_SET_CLKGATE_CHANNEL_MASK
 (0xFFFFU)

	)

1624 
	#APBH_CTRL0_SET_CLKGATE_CHANNEL_SHIFT
 (0U)

	)

1625 
	#APBH_CTRL0_SET_CLKGATE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SET_CLKGATE_CHANNEL_SHIFT
)Ë& 
APBH_CTRL0_SET_CLKGATE_CHANNEL_MASK
)

	)

1626 
	#APBH_CTRL0_SET_RSVD0_MASK
 (0xFFF0000U)

	)

1627 
	#APBH_CTRL0_SET_RSVD0_SHIFT
 (16U)

	)

1628 
	#APBH_CTRL0_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SET_RSVD0_SHIFT
)Ë& 
APBH_CTRL0_SET_RSVD0_MASK
)

	)

1629 
	#APBH_CTRL0_SET_APB_BURST_EN_MASK
 (0x10000000U)

	)

1630 
	#APBH_CTRL0_SET_APB_BURST_EN_SHIFT
 (28U)

	)

1631 
	#APBH_CTRL0_SET_APB_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SET_APB_BURST_EN_SHIFT
)Ë& 
APBH_CTRL0_SET_APB_BURST_EN_MASK
)

	)

1632 
	#APBH_CTRL0_SET_AHB_BURST8_EN_MASK
 (0x20000000U)

	)

1633 
	#APBH_CTRL0_SET_AHB_BURST8_EN_SHIFT
 (29U)

	)

1634 
	#APBH_CTRL0_SET_AHB_BURST8_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SET_AHB_BURST8_EN_SHIFT
)Ë& 
APBH_CTRL0_SET_AHB_BURST8_EN_MASK
)

	)

1635 
	#APBH_CTRL0_SET_CLKGATE_MASK
 (0x40000000U)

	)

1636 
	#APBH_CTRL0_SET_CLKGATE_SHIFT
 (30U)

	)

1637 
	#APBH_CTRL0_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SET_CLKGATE_SHIFT
)Ë& 
APBH_CTRL0_SET_CLKGATE_MASK
)

	)

1638 
	#APBH_CTRL0_SET_SFTRST_MASK
 (0x80000000U)

	)

1639 
	#APBH_CTRL0_SET_SFTRST_SHIFT
 (31U)

	)

1640 
	#APBH_CTRL0_SET_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_SET_SFTRST_SHIFT
)Ë& 
APBH_CTRL0_SET_SFTRST_MASK
)

	)

1643 
	#APBH_CTRL0_CLR_CLKGATE_CHANNEL_MASK
 (0xFFFFU)

	)

1644 
	#APBH_CTRL0_CLR_CLKGATE_CHANNEL_SHIFT
 (0U)

	)

1645 
	#APBH_CTRL0_CLR_CLKGATE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLR_CLKGATE_CHANNEL_SHIFT
)Ë& 
APBH_CTRL0_CLR_CLKGATE_CHANNEL_MASK
)

	)

1646 
	#APBH_CTRL0_CLR_RSVD0_MASK
 (0xFFF0000U)

	)

1647 
	#APBH_CTRL0_CLR_RSVD0_SHIFT
 (16U)

	)

1648 
	#APBH_CTRL0_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLR_RSVD0_SHIFT
)Ë& 
APBH_CTRL0_CLR_RSVD0_MASK
)

	)

1649 
	#APBH_CTRL0_CLR_APB_BURST_EN_MASK
 (0x10000000U)

	)

1650 
	#APBH_CTRL0_CLR_APB_BURST_EN_SHIFT
 (28U)

	)

1651 
	#APBH_CTRL0_CLR_APB_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLR_APB_BURST_EN_SHIFT
)Ë& 
APBH_CTRL0_CLR_APB_BURST_EN_MASK
)

	)

1652 
	#APBH_CTRL0_CLR_AHB_BURST8_EN_MASK
 (0x20000000U)

	)

1653 
	#APBH_CTRL0_CLR_AHB_BURST8_EN_SHIFT
 (29U)

	)

1654 
	#APBH_CTRL0_CLR_AHB_BURST8_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLR_AHB_BURST8_EN_SHIFT
)Ë& 
APBH_CTRL0_CLR_AHB_BURST8_EN_MASK
)

	)

1655 
	#APBH_CTRL0_CLR_CLKGATE_MASK
 (0x40000000U)

	)

1656 
	#APBH_CTRL0_CLR_CLKGATE_SHIFT
 (30U)

	)

1657 
	#APBH_CTRL0_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLR_CLKGATE_SHIFT
)Ë& 
APBH_CTRL0_CLR_CLKGATE_MASK
)

	)

1658 
	#APBH_CTRL0_CLR_SFTRST_MASK
 (0x80000000U)

	)

1659 
	#APBH_CTRL0_CLR_SFTRST_SHIFT
 (31U)

	)

1660 
	#APBH_CTRL0_CLR_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_CLR_SFTRST_SHIFT
)Ë& 
APBH_CTRL0_CLR_SFTRST_MASK
)

	)

1663 
	#APBH_CTRL0_TOG_CLKGATE_CHANNEL_MASK
 (0xFFFFU)

	)

1664 
	#APBH_CTRL0_TOG_CLKGATE_CHANNEL_SHIFT
 (0U)

	)

1665 
	#APBH_CTRL0_TOG_CLKGATE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_TOG_CLKGATE_CHANNEL_SHIFT
)Ë& 
APBH_CTRL0_TOG_CLKGATE_CHANNEL_MASK
)

	)

1666 
	#APBH_CTRL0_TOG_RSVD0_MASK
 (0xFFF0000U)

	)

1667 
	#APBH_CTRL0_TOG_RSVD0_SHIFT
 (16U)

	)

1668 
	#APBH_CTRL0_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_TOG_RSVD0_SHIFT
)Ë& 
APBH_CTRL0_TOG_RSVD0_MASK
)

	)

1669 
	#APBH_CTRL0_TOG_APB_BURST_EN_MASK
 (0x10000000U)

	)

1670 
	#APBH_CTRL0_TOG_APB_BURST_EN_SHIFT
 (28U)

	)

1671 
	#APBH_CTRL0_TOG_APB_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_TOG_APB_BURST_EN_SHIFT
)Ë& 
APBH_CTRL0_TOG_APB_BURST_EN_MASK
)

	)

1672 
	#APBH_CTRL0_TOG_AHB_BURST8_EN_MASK
 (0x20000000U)

	)

1673 
	#APBH_CTRL0_TOG_AHB_BURST8_EN_SHIFT
 (29U)

	)

1674 
	#APBH_CTRL0_TOG_AHB_BURST8_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_TOG_AHB_BURST8_EN_SHIFT
)Ë& 
APBH_CTRL0_TOG_AHB_BURST8_EN_MASK
)

	)

1675 
	#APBH_CTRL0_TOG_CLKGATE_MASK
 (0x40000000U)

	)

1676 
	#APBH_CTRL0_TOG_CLKGATE_SHIFT
 (30U)

	)

1677 
	#APBH_CTRL0_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_TOG_CLKGATE_SHIFT
)Ë& 
APBH_CTRL0_TOG_CLKGATE_MASK
)

	)

1678 
	#APBH_CTRL0_TOG_SFTRST_MASK
 (0x80000000U)

	)

1679 
	#APBH_CTRL0_TOG_SFTRST_SHIFT
 (31U)

	)

1680 
	#APBH_CTRL0_TOG_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL0_TOG_SFTRST_SHIFT
)Ë& 
APBH_CTRL0_TOG_SFTRST_MASK
)

	)

1683 
	#APBH_CTRL1_CH0_CMDCMPLT_IRQ_MASK
 (0x1U)

	)

1684 
	#APBH_CTRL1_CH0_CMDCMPLT_IRQ_SHIFT
 (0U)

	)

1685 
	#APBH_CTRL1_CH0_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH0_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH0_CMDCMPLT_IRQ_MASK
)

	)

1686 
	#APBH_CTRL1_CH1_CMDCMPLT_IRQ_MASK
 (0x2U)

	)

1687 
	#APBH_CTRL1_CH1_CMDCMPLT_IRQ_SHIFT
 (1U)

	)

1688 
	#APBH_CTRL1_CH1_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH1_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH1_CMDCMPLT_IRQ_MASK
)

	)

1689 
	#APBH_CTRL1_CH2_CMDCMPLT_IRQ_MASK
 (0x4U)

	)

1690 
	#APBH_CTRL1_CH2_CMDCMPLT_IRQ_SHIFT
 (2U)

	)

1691 
	#APBH_CTRL1_CH2_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH2_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH2_CMDCMPLT_IRQ_MASK
)

	)

1692 
	#APBH_CTRL1_CH3_CMDCMPLT_IRQ_MASK
 (0x8U)

	)

1693 
	#APBH_CTRL1_CH3_CMDCMPLT_IRQ_SHIFT
 (3U)

	)

1694 
	#APBH_CTRL1_CH3_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH3_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH3_CMDCMPLT_IRQ_MASK
)

	)

1695 
	#APBH_CTRL1_CH4_CMDCMPLT_IRQ_MASK
 (0x10U)

	)

1696 
	#APBH_CTRL1_CH4_CMDCMPLT_IRQ_SHIFT
 (4U)

	)

1697 
	#APBH_CTRL1_CH4_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH4_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH4_CMDCMPLT_IRQ_MASK
)

	)

1698 
	#APBH_CTRL1_CH5_CMDCMPLT_IRQ_MASK
 (0x20U)

	)

1699 
	#APBH_CTRL1_CH5_CMDCMPLT_IRQ_SHIFT
 (5U)

	)

1700 
	#APBH_CTRL1_CH5_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH5_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH5_CMDCMPLT_IRQ_MASK
)

	)

1701 
	#APBH_CTRL1_CH6_CMDCMPLT_IRQ_MASK
 (0x40U)

	)

1702 
	#APBH_CTRL1_CH6_CMDCMPLT_IRQ_SHIFT
 (6U)

	)

1703 
	#APBH_CTRL1_CH6_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH6_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH6_CMDCMPLT_IRQ_MASK
)

	)

1704 
	#APBH_CTRL1_CH7_CMDCMPLT_IRQ_MASK
 (0x80U)

	)

1705 
	#APBH_CTRL1_CH7_CMDCMPLT_IRQ_SHIFT
 (7U)

	)

1706 
	#APBH_CTRL1_CH7_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH7_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH7_CMDCMPLT_IRQ_MASK
)

	)

1707 
	#APBH_CTRL1_CH8_CMDCMPLT_IRQ_MASK
 (0x100U)

	)

1708 
	#APBH_CTRL1_CH8_CMDCMPLT_IRQ_SHIFT
 (8U)

	)

1709 
	#APBH_CTRL1_CH8_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH8_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH8_CMDCMPLT_IRQ_MASK
)

	)

1710 
	#APBH_CTRL1_CH9_CMDCMPLT_IRQ_MASK
 (0x200U)

	)

1711 
	#APBH_CTRL1_CH9_CMDCMPLT_IRQ_SHIFT
 (9U)

	)

1712 
	#APBH_CTRL1_CH9_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH9_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH9_CMDCMPLT_IRQ_MASK
)

	)

1713 
	#APBH_CTRL1_CH10_CMDCMPLT_IRQ_MASK
 (0x400U)

	)

1714 
	#APBH_CTRL1_CH10_CMDCMPLT_IRQ_SHIFT
 (10U)

	)

1715 
	#APBH_CTRL1_CH10_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH10_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH10_CMDCMPLT_IRQ_MASK
)

	)

1716 
	#APBH_CTRL1_CH11_CMDCMPLT_IRQ_MASK
 (0x800U)

	)

1717 
	#APBH_CTRL1_CH11_CMDCMPLT_IRQ_SHIFT
 (11U)

	)

1718 
	#APBH_CTRL1_CH11_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH11_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH11_CMDCMPLT_IRQ_MASK
)

	)

1719 
	#APBH_CTRL1_CH12_CMDCMPLT_IRQ_MASK
 (0x1000U)

	)

1720 
	#APBH_CTRL1_CH12_CMDCMPLT_IRQ_SHIFT
 (12U)

	)

1721 
	#APBH_CTRL1_CH12_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH12_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH12_CMDCMPLT_IRQ_MASK
)

	)

1722 
	#APBH_CTRL1_CH13_CMDCMPLT_IRQ_MASK
 (0x2000U)

	)

1723 
	#APBH_CTRL1_CH13_CMDCMPLT_IRQ_SHIFT
 (13U)

	)

1724 
	#APBH_CTRL1_CH13_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH13_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH13_CMDCMPLT_IRQ_MASK
)

	)

1725 
	#APBH_CTRL1_CH14_CMDCMPLT_IRQ_MASK
 (0x4000U)

	)

1726 
	#APBH_CTRL1_CH14_CMDCMPLT_IRQ_SHIFT
 (14U)

	)

1727 
	#APBH_CTRL1_CH14_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH14_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH14_CMDCMPLT_IRQ_MASK
)

	)

1728 
	#APBH_CTRL1_CH15_CMDCMPLT_IRQ_MASK
 (0x8000U)

	)

1729 
	#APBH_CTRL1_CH15_CMDCMPLT_IRQ_SHIFT
 (15U)

	)

1730 
	#APBH_CTRL1_CH15_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH15_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CH15_CMDCMPLT_IRQ_MASK
)

	)

1731 
	#APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_MASK
 (0x10000U)

	)

1732 
	#APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_SHIFT
 (16U)

	)

1733 
	#APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH0_CMDCMPLT_IRQ_EN_MASK
)

	)

1734 
	#APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_MASK
 (0x20000U)

	)

1735 
	#APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_SHIFT
 (17U)

	)

1736 
	#APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH1_CMDCMPLT_IRQ_EN_MASK
)

	)

1737 
	#APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_MASK
 (0x40000U)

	)

1738 
	#APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_SHIFT
 (18U)

	)

1739 
	#APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH2_CMDCMPLT_IRQ_EN_MASK
)

	)

1740 
	#APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_MASK
 (0x80000U)

	)

1741 
	#APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_SHIFT
 (19U)

	)

1742 
	#APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH3_CMDCMPLT_IRQ_EN_MASK
)

	)

1743 
	#APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_MASK
 (0x100000U)

	)

1744 
	#APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_SHIFT
 (20U)

	)

1745 
	#APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH4_CMDCMPLT_IRQ_EN_MASK
)

	)

1746 
	#APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_MASK
 (0x200000U)

	)

1747 
	#APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_SHIFT
 (21U)

	)

1748 
	#APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH5_CMDCMPLT_IRQ_EN_MASK
)

	)

1749 
	#APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_MASK
 (0x400000U)

	)

1750 
	#APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_SHIFT
 (22U)

	)

1751 
	#APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH6_CMDCMPLT_IRQ_EN_MASK
)

	)

1752 
	#APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_MASK
 (0x800000U)

	)

1753 
	#APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_SHIFT
 (23U)

	)

1754 
	#APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH7_CMDCMPLT_IRQ_EN_MASK
)

	)

1755 
	#APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_MASK
 (0x1000000U)

	)

1756 
	#APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_SHIFT
 (24U)

	)

1757 
	#APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH8_CMDCMPLT_IRQ_EN_MASK
)

	)

1758 
	#APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_MASK
 (0x2000000U)

	)

1759 
	#APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_SHIFT
 (25U)

	)

1760 
	#APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH9_CMDCMPLT_IRQ_EN_MASK
)

	)

1761 
	#APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_MASK
 (0x4000000U)

	)

1762 
	#APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_SHIFT
 (26U)

	)

1763 
	#APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH10_CMDCMPLT_IRQ_EN_MASK
)

	)

1764 
	#APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_MASK
 (0x8000000U)

	)

1765 
	#APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_SHIFT
 (27U)

	)

1766 
	#APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH11_CMDCMPLT_IRQ_EN_MASK
)

	)

1767 
	#APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_MASK
 (0x10000000U)

	)

1768 
	#APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_SHIFT
 (28U)

	)

1769 
	#APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH12_CMDCMPLT_IRQ_EN_MASK
)

	)

1770 
	#APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_MASK
 (0x20000000U)

	)

1771 
	#APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_SHIFT
 (29U)

	)

1772 
	#APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH13_CMDCMPLT_IRQ_EN_MASK
)

	)

1773 
	#APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_MASK
 (0x40000000U)

	)

1774 
	#APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_SHIFT
 (30U)

	)

1775 
	#APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH14_CMDCMPLT_IRQ_EN_MASK
)

	)

1776 
	#APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_MASK
 (0x80000000U)

	)

1777 
	#APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_SHIFT
 (31U)

	)

1778 
	#APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CH15_CMDCMPLT_IRQ_EN_MASK
)

	)

1781 
	#APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_MASK
 (0x1U)

	)

1782 
	#APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_SHIFT
 (0U)

	)

1783 
	#APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_MASK
)

	)

1784 
	#APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_MASK
 (0x2U)

	)

1785 
	#APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_SHIFT
 (1U)

	)

1786 
	#APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_MASK
)

	)

1787 
	#APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_MASK
 (0x4U)

	)

1788 
	#APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_SHIFT
 (2U)

	)

1789 
	#APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_MASK
)

	)

1790 
	#APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_MASK
 (0x8U)

	)

1791 
	#APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_SHIFT
 (3U)

	)

1792 
	#APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_MASK
)

	)

1793 
	#APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_MASK
 (0x10U)

	)

1794 
	#APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_SHIFT
 (4U)

	)

1795 
	#APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_MASK
)

	)

1796 
	#APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_MASK
 (0x20U)

	)

1797 
	#APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_SHIFT
 (5U)

	)

1798 
	#APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_MASK
)

	)

1799 
	#APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_MASK
 (0x40U)

	)

1800 
	#APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_SHIFT
 (6U)

	)

1801 
	#APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_MASK
)

	)

1802 
	#APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_MASK
 (0x80U)

	)

1803 
	#APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_SHIFT
 (7U)

	)

1804 
	#APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_MASK
)

	)

1805 
	#APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_MASK
 (0x100U)

	)

1806 
	#APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_SHIFT
 (8U)

	)

1807 
	#APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_MASK
)

	)

1808 
	#APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_MASK
 (0x200U)

	)

1809 
	#APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_SHIFT
 (9U)

	)

1810 
	#APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_MASK
)

	)

1811 
	#APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_MASK
 (0x400U)

	)

1812 
	#APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_SHIFT
 (10U)

	)

1813 
	#APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_MASK
)

	)

1814 
	#APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_MASK
 (0x800U)

	)

1815 
	#APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_SHIFT
 (11U)

	)

1816 
	#APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_MASK
)

	)

1817 
	#APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_MASK
 (0x1000U)

	)

1818 
	#APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_SHIFT
 (12U)

	)

1819 
	#APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_MASK
)

	)

1820 
	#APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_MASK
 (0x2000U)

	)

1821 
	#APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_SHIFT
 (13U)

	)

1822 
	#APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_MASK
)

	)

1823 
	#APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_MASK
 (0x4000U)

	)

1824 
	#APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_SHIFT
 (14U)

	)

1825 
	#APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_MASK
)

	)

1826 
	#APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_MASK
 (0x8000U)

	)

1827 
	#APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_SHIFT
 (15U)

	)

1828 
	#APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_MASK
)

	)

1829 
	#APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_MASK
 (0x10000U)

	)

1830 
	#APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_SHIFT
 (16U)

	)

1831 
	#APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH0_CMDCMPLT_IRQ_EN_MASK
)

	)

1832 
	#APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_MASK
 (0x20000U)

	)

1833 
	#APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_SHIFT
 (17U)

	)

1834 
	#APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH1_CMDCMPLT_IRQ_EN_MASK
)

	)

1835 
	#APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_MASK
 (0x40000U)

	)

1836 
	#APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_SHIFT
 (18U)

	)

1837 
	#APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH2_CMDCMPLT_IRQ_EN_MASK
)

	)

1838 
	#APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_MASK
 (0x80000U)

	)

1839 
	#APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_SHIFT
 (19U)

	)

1840 
	#APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH3_CMDCMPLT_IRQ_EN_MASK
)

	)

1841 
	#APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_MASK
 (0x100000U)

	)

1842 
	#APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_SHIFT
 (20U)

	)

1843 
	#APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH4_CMDCMPLT_IRQ_EN_MASK
)

	)

1844 
	#APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_MASK
 (0x200000U)

	)

1845 
	#APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_SHIFT
 (21U)

	)

1846 
	#APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH5_CMDCMPLT_IRQ_EN_MASK
)

	)

1847 
	#APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_MASK
 (0x400000U)

	)

1848 
	#APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_SHIFT
 (22U)

	)

1849 
	#APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH6_CMDCMPLT_IRQ_EN_MASK
)

	)

1850 
	#APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_MASK
 (0x800000U)

	)

1851 
	#APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_SHIFT
 (23U)

	)

1852 
	#APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH7_CMDCMPLT_IRQ_EN_MASK
)

	)

1853 
	#APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_MASK
 (0x1000000U)

	)

1854 
	#APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_SHIFT
 (24U)

	)

1855 
	#APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH8_CMDCMPLT_IRQ_EN_MASK
)

	)

1856 
	#APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_MASK
 (0x2000000U)

	)

1857 
	#APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_SHIFT
 (25U)

	)

1858 
	#APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH9_CMDCMPLT_IRQ_EN_MASK
)

	)

1859 
	#APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_MASK
 (0x4000000U)

	)

1860 
	#APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_SHIFT
 (26U)

	)

1861 
	#APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH10_CMDCMPLT_IRQ_EN_MASK
)

	)

1862 
	#APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_MASK
 (0x8000000U)

	)

1863 
	#APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_SHIFT
 (27U)

	)

1864 
	#APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH11_CMDCMPLT_IRQ_EN_MASK
)

	)

1865 
	#APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_MASK
 (0x10000000U)

	)

1866 
	#APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_SHIFT
 (28U)

	)

1867 
	#APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH12_CMDCMPLT_IRQ_EN_MASK
)

	)

1868 
	#APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_MASK
 (0x20000000U)

	)

1869 
	#APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_SHIFT
 (29U)

	)

1870 
	#APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH13_CMDCMPLT_IRQ_EN_MASK
)

	)

1871 
	#APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_MASK
 (0x40000000U)

	)

1872 
	#APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_SHIFT
 (30U)

	)

1873 
	#APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH14_CMDCMPLT_IRQ_EN_MASK
)

	)

1874 
	#APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_MASK
 (0x80000000U)

	)

1875 
	#APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_SHIFT
 (31U)

	)

1876 
	#APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_SET_CH15_CMDCMPLT_IRQ_EN_MASK
)

	)

1879 
	#APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_MASK
 (0x1U)

	)

1880 
	#APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_SHIFT
 (0U)

	)

1881 
	#APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_MASK
)

	)

1882 
	#APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_MASK
 (0x2U)

	)

1883 
	#APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_SHIFT
 (1U)

	)

1884 
	#APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_MASK
)

	)

1885 
	#APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_MASK
 (0x4U)

	)

1886 
	#APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_SHIFT
 (2U)

	)

1887 
	#APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_MASK
)

	)

1888 
	#APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_MASK
 (0x8U)

	)

1889 
	#APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_SHIFT
 (3U)

	)

1890 
	#APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_MASK
)

	)

1891 
	#APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_MASK
 (0x10U)

	)

1892 
	#APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_SHIFT
 (4U)

	)

1893 
	#APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_MASK
)

	)

1894 
	#APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_MASK
 (0x20U)

	)

1895 
	#APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_SHIFT
 (5U)

	)

1896 
	#APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_MASK
)

	)

1897 
	#APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_MASK
 (0x40U)

	)

1898 
	#APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_SHIFT
 (6U)

	)

1899 
	#APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_MASK
)

	)

1900 
	#APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_MASK
 (0x80U)

	)

1901 
	#APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_SHIFT
 (7U)

	)

1902 
	#APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_MASK
)

	)

1903 
	#APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_MASK
 (0x100U)

	)

1904 
	#APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_SHIFT
 (8U)

	)

1905 
	#APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_MASK
)

	)

1906 
	#APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_MASK
 (0x200U)

	)

1907 
	#APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_SHIFT
 (9U)

	)

1908 
	#APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_MASK
)

	)

1909 
	#APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_MASK
 (0x400U)

	)

1910 
	#APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_SHIFT
 (10U)

	)

1911 
	#APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_MASK
)

	)

1912 
	#APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_MASK
 (0x800U)

	)

1913 
	#APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_SHIFT
 (11U)

	)

1914 
	#APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_MASK
)

	)

1915 
	#APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_MASK
 (0x1000U)

	)

1916 
	#APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_SHIFT
 (12U)

	)

1917 
	#APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_MASK
)

	)

1918 
	#APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_MASK
 (0x2000U)

	)

1919 
	#APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_SHIFT
 (13U)

	)

1920 
	#APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_MASK
)

	)

1921 
	#APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_MASK
 (0x4000U)

	)

1922 
	#APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_SHIFT
 (14U)

	)

1923 
	#APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_MASK
)

	)

1924 
	#APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_MASK
 (0x8000U)

	)

1925 
	#APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_SHIFT
 (15U)

	)

1926 
	#APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_MASK
)

	)

1927 
	#APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_MASK
 (0x10000U)

	)

1928 
	#APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_SHIFT
 (16U)

	)

1929 
	#APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH0_CMDCMPLT_IRQ_EN_MASK
)

	)

1930 
	#APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_MASK
 (0x20000U)

	)

1931 
	#APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_SHIFT
 (17U)

	)

1932 
	#APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH1_CMDCMPLT_IRQ_EN_MASK
)

	)

1933 
	#APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_MASK
 (0x40000U)

	)

1934 
	#APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_SHIFT
 (18U)

	)

1935 
	#APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH2_CMDCMPLT_IRQ_EN_MASK
)

	)

1936 
	#APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_MASK
 (0x80000U)

	)

1937 
	#APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_SHIFT
 (19U)

	)

1938 
	#APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH3_CMDCMPLT_IRQ_EN_MASK
)

	)

1939 
	#APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_MASK
 (0x100000U)

	)

1940 
	#APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_SHIFT
 (20U)

	)

1941 
	#APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH4_CMDCMPLT_IRQ_EN_MASK
)

	)

1942 
	#APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_MASK
 (0x200000U)

	)

1943 
	#APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_SHIFT
 (21U)

	)

1944 
	#APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH5_CMDCMPLT_IRQ_EN_MASK
)

	)

1945 
	#APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_MASK
 (0x400000U)

	)

1946 
	#APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_SHIFT
 (22U)

	)

1947 
	#APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH6_CMDCMPLT_IRQ_EN_MASK
)

	)

1948 
	#APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_MASK
 (0x800000U)

	)

1949 
	#APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_SHIFT
 (23U)

	)

1950 
	#APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH7_CMDCMPLT_IRQ_EN_MASK
)

	)

1951 
	#APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_MASK
 (0x1000000U)

	)

1952 
	#APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_SHIFT
 (24U)

	)

1953 
	#APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH8_CMDCMPLT_IRQ_EN_MASK
)

	)

1954 
	#APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_MASK
 (0x2000000U)

	)

1955 
	#APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_SHIFT
 (25U)

	)

1956 
	#APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH9_CMDCMPLT_IRQ_EN_MASK
)

	)

1957 
	#APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_MASK
 (0x4000000U)

	)

1958 
	#APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_SHIFT
 (26U)

	)

1959 
	#APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH10_CMDCMPLT_IRQ_EN_MASK
)

	)

1960 
	#APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_MASK
 (0x8000000U)

	)

1961 
	#APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_SHIFT
 (27U)

	)

1962 
	#APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH11_CMDCMPLT_IRQ_EN_MASK
)

	)

1963 
	#APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_MASK
 (0x10000000U)

	)

1964 
	#APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_SHIFT
 (28U)

	)

1965 
	#APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH12_CMDCMPLT_IRQ_EN_MASK
)

	)

1966 
	#APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_MASK
 (0x20000000U)

	)

1967 
	#APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_SHIFT
 (29U)

	)

1968 
	#APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH13_CMDCMPLT_IRQ_EN_MASK
)

	)

1969 
	#APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_MASK
 (0x40000000U)

	)

1970 
	#APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_SHIFT
 (30U)

	)

1971 
	#APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH14_CMDCMPLT_IRQ_EN_MASK
)

	)

1972 
	#APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_MASK
 (0x80000000U)

	)

1973 
	#APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_SHIFT
 (31U)

	)

1974 
	#APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_CLR_CH15_CMDCMPLT_IRQ_EN_MASK
)

	)

1977 
	#APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_MASK
 (0x1U)

	)

1978 
	#APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_SHIFT
 (0U)

	)

1979 
	#APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_MASK
)

	)

1980 
	#APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_MASK
 (0x2U)

	)

1981 
	#APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_SHIFT
 (1U)

	)

1982 
	#APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_MASK
)

	)

1983 
	#APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_MASK
 (0x4U)

	)

1984 
	#APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_SHIFT
 (2U)

	)

1985 
	#APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_MASK
)

	)

1986 
	#APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_MASK
 (0x8U)

	)

1987 
	#APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_SHIFT
 (3U)

	)

1988 
	#APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_MASK
)

	)

1989 
	#APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_MASK
 (0x10U)

	)

1990 
	#APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_SHIFT
 (4U)

	)

1991 
	#APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_MASK
)

	)

1992 
	#APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_MASK
 (0x20U)

	)

1993 
	#APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_SHIFT
 (5U)

	)

1994 
	#APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_MASK
)

	)

1995 
	#APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_MASK
 (0x40U)

	)

1996 
	#APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_SHIFT
 (6U)

	)

1997 
	#APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_MASK
)

	)

1998 
	#APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_MASK
 (0x80U)

	)

1999 
	#APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_SHIFT
 (7U)

	)

2000 
	#APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_MASK
)

	)

2001 
	#APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_MASK
 (0x100U)

	)

2002 
	#APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_SHIFT
 (8U)

	)

2003 
	#APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_MASK
)

	)

2004 
	#APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_MASK
 (0x200U)

	)

2005 
	#APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_SHIFT
 (9U)

	)

2006 
	#APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_MASK
)

	)

2007 
	#APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_MASK
 (0x400U)

	)

2008 
	#APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_SHIFT
 (10U)

	)

2009 
	#APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_MASK
)

	)

2010 
	#APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_MASK
 (0x800U)

	)

2011 
	#APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_SHIFT
 (11U)

	)

2012 
	#APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_MASK
)

	)

2013 
	#APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_MASK
 (0x1000U)

	)

2014 
	#APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_SHIFT
 (12U)

	)

2015 
	#APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_MASK
)

	)

2016 
	#APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_MASK
 (0x2000U)

	)

2017 
	#APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_SHIFT
 (13U)

	)

2018 
	#APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_MASK
)

	)

2019 
	#APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_MASK
 (0x4000U)

	)

2020 
	#APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_SHIFT
 (14U)

	)

2021 
	#APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_MASK
)

	)

2022 
	#APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_MASK
 (0x8000U)

	)

2023 
	#APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_SHIFT
 (15U)

	)

2024 
	#APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_MASK
)

	)

2025 
	#APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_MASK
 (0x10000U)

	)

2026 
	#APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_SHIFT
 (16U)

	)

2027 
	#APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH0_CMDCMPLT_IRQ_EN_MASK
)

	)

2028 
	#APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_MASK
 (0x20000U)

	)

2029 
	#APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_SHIFT
 (17U)

	)

2030 
	#APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH1_CMDCMPLT_IRQ_EN_MASK
)

	)

2031 
	#APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_MASK
 (0x40000U)

	)

2032 
	#APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_SHIFT
 (18U)

	)

2033 
	#APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH2_CMDCMPLT_IRQ_EN_MASK
)

	)

2034 
	#APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_MASK
 (0x80000U)

	)

2035 
	#APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_SHIFT
 (19U)

	)

2036 
	#APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH3_CMDCMPLT_IRQ_EN_MASK
)

	)

2037 
	#APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_MASK
 (0x100000U)

	)

2038 
	#APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_SHIFT
 (20U)

	)

2039 
	#APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH4_CMDCMPLT_IRQ_EN_MASK
)

	)

2040 
	#APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_MASK
 (0x200000U)

	)

2041 
	#APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_SHIFT
 (21U)

	)

2042 
	#APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH5_CMDCMPLT_IRQ_EN_MASK
)

	)

2043 
	#APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_MASK
 (0x400000U)

	)

2044 
	#APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_SHIFT
 (22U)

	)

2045 
	#APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH6_CMDCMPLT_IRQ_EN_MASK
)

	)

2046 
	#APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_MASK
 (0x800000U)

	)

2047 
	#APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_SHIFT
 (23U)

	)

2048 
	#APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH7_CMDCMPLT_IRQ_EN_MASK
)

	)

2049 
	#APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_MASK
 (0x1000000U)

	)

2050 
	#APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_SHIFT
 (24U)

	)

2051 
	#APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH8_CMDCMPLT_IRQ_EN_MASK
)

	)

2052 
	#APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_MASK
 (0x2000000U)

	)

2053 
	#APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_SHIFT
 (25U)

	)

2054 
	#APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH9_CMDCMPLT_IRQ_EN_MASK
)

	)

2055 
	#APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_MASK
 (0x4000000U)

	)

2056 
	#APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_SHIFT
 (26U)

	)

2057 
	#APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH10_CMDCMPLT_IRQ_EN_MASK
)

	)

2058 
	#APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_MASK
 (0x8000000U)

	)

2059 
	#APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_SHIFT
 (27U)

	)

2060 
	#APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH11_CMDCMPLT_IRQ_EN_MASK
)

	)

2061 
	#APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_MASK
 (0x10000000U)

	)

2062 
	#APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_SHIFT
 (28U)

	)

2063 
	#APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH12_CMDCMPLT_IRQ_EN_MASK
)

	)

2064 
	#APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_MASK
 (0x20000000U)

	)

2065 
	#APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_SHIFT
 (29U)

	)

2066 
	#APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH13_CMDCMPLT_IRQ_EN_MASK
)

	)

2067 
	#APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_MASK
 (0x40000000U)

	)

2068 
	#APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_SHIFT
 (30U)

	)

2069 
	#APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH14_CMDCMPLT_IRQ_EN_MASK
)

	)

2070 
	#APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_MASK
 (0x80000000U)

	)

2071 
	#APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_SHIFT
 (31U)

	)

2072 
	#APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_SHIFT
)Ë& 
APBH_CTRL1_TOG_CH15_CMDCMPLT_IRQ_EN_MASK
)

	)

2075 
	#APBH_CTRL2_CH0_ERROR_IRQ_MASK
 (0x1U)

	)

2076 
	#APBH_CTRL2_CH0_ERROR_IRQ_SHIFT
 (0U)

	)

2077 
	#APBH_CTRL2_CH0_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH0_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH0_ERROR_IRQ_MASK
)

	)

2078 
	#APBH_CTRL2_CH1_ERROR_IRQ_MASK
 (0x2U)

	)

2079 
	#APBH_CTRL2_CH1_ERROR_IRQ_SHIFT
 (1U)

	)

2080 
	#APBH_CTRL2_CH1_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH1_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH1_ERROR_IRQ_MASK
)

	)

2081 
	#APBH_CTRL2_CH2_ERROR_IRQ_MASK
 (0x4U)

	)

2082 
	#APBH_CTRL2_CH2_ERROR_IRQ_SHIFT
 (2U)

	)

2083 
	#APBH_CTRL2_CH2_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH2_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH2_ERROR_IRQ_MASK
)

	)

2084 
	#APBH_CTRL2_CH3_ERROR_IRQ_MASK
 (0x8U)

	)

2085 
	#APBH_CTRL2_CH3_ERROR_IRQ_SHIFT
 (3U)

	)

2086 
	#APBH_CTRL2_CH3_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH3_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH3_ERROR_IRQ_MASK
)

	)

2087 
	#APBH_CTRL2_CH4_ERROR_IRQ_MASK
 (0x10U)

	)

2088 
	#APBH_CTRL2_CH4_ERROR_IRQ_SHIFT
 (4U)

	)

2089 
	#APBH_CTRL2_CH4_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH4_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH4_ERROR_IRQ_MASK
)

	)

2090 
	#APBH_CTRL2_CH5_ERROR_IRQ_MASK
 (0x20U)

	)

2091 
	#APBH_CTRL2_CH5_ERROR_IRQ_SHIFT
 (5U)

	)

2092 
	#APBH_CTRL2_CH5_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH5_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH5_ERROR_IRQ_MASK
)

	)

2093 
	#APBH_CTRL2_CH6_ERROR_IRQ_MASK
 (0x40U)

	)

2094 
	#APBH_CTRL2_CH6_ERROR_IRQ_SHIFT
 (6U)

	)

2095 
	#APBH_CTRL2_CH6_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH6_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH6_ERROR_IRQ_MASK
)

	)

2096 
	#APBH_CTRL2_CH7_ERROR_IRQ_MASK
 (0x80U)

	)

2097 
	#APBH_CTRL2_CH7_ERROR_IRQ_SHIFT
 (7U)

	)

2098 
	#APBH_CTRL2_CH7_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH7_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH7_ERROR_IRQ_MASK
)

	)

2099 
	#APBH_CTRL2_CH8_ERROR_IRQ_MASK
 (0x100U)

	)

2100 
	#APBH_CTRL2_CH8_ERROR_IRQ_SHIFT
 (8U)

	)

2101 
	#APBH_CTRL2_CH8_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH8_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH8_ERROR_IRQ_MASK
)

	)

2102 
	#APBH_CTRL2_CH9_ERROR_IRQ_MASK
 (0x200U)

	)

2103 
	#APBH_CTRL2_CH9_ERROR_IRQ_SHIFT
 (9U)

	)

2104 
	#APBH_CTRL2_CH9_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH9_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH9_ERROR_IRQ_MASK
)

	)

2105 
	#APBH_CTRL2_CH10_ERROR_IRQ_MASK
 (0x400U)

	)

2106 
	#APBH_CTRL2_CH10_ERROR_IRQ_SHIFT
 (10U)

	)

2107 
	#APBH_CTRL2_CH10_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH10_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH10_ERROR_IRQ_MASK
)

	)

2108 
	#APBH_CTRL2_CH11_ERROR_IRQ_MASK
 (0x800U)

	)

2109 
	#APBH_CTRL2_CH11_ERROR_IRQ_SHIFT
 (11U)

	)

2110 
	#APBH_CTRL2_CH11_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH11_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH11_ERROR_IRQ_MASK
)

	)

2111 
	#APBH_CTRL2_CH12_ERROR_IRQ_MASK
 (0x1000U)

	)

2112 
	#APBH_CTRL2_CH12_ERROR_IRQ_SHIFT
 (12U)

	)

2113 
	#APBH_CTRL2_CH12_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH12_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH12_ERROR_IRQ_MASK
)

	)

2114 
	#APBH_CTRL2_CH13_ERROR_IRQ_MASK
 (0x2000U)

	)

2115 
	#APBH_CTRL2_CH13_ERROR_IRQ_SHIFT
 (13U)

	)

2116 
	#APBH_CTRL2_CH13_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH13_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH13_ERROR_IRQ_MASK
)

	)

2117 
	#APBH_CTRL2_CH14_ERROR_IRQ_MASK
 (0x4000U)

	)

2118 
	#APBH_CTRL2_CH14_ERROR_IRQ_SHIFT
 (14U)

	)

2119 
	#APBH_CTRL2_CH14_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH14_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH14_ERROR_IRQ_MASK
)

	)

2120 
	#APBH_CTRL2_CH15_ERROR_IRQ_MASK
 (0x8000U)

	)

2121 
	#APBH_CTRL2_CH15_ERROR_IRQ_SHIFT
 (15U)

	)

2122 
	#APBH_CTRL2_CH15_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH15_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CH15_ERROR_IRQ_MASK
)

	)

2123 
	#APBH_CTRL2_CH0_ERROR_STATUS_MASK
 (0x10000U)

	)

2124 
	#APBH_CTRL2_CH0_ERROR_STATUS_SHIFT
 (16U)

	)

2125 
	#APBH_CTRL2_CH0_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH0_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH0_ERROR_STATUS_MASK
)

	)

2126 
	#APBH_CTRL2_CH1_ERROR_STATUS_MASK
 (0x20000U)

	)

2127 
	#APBH_CTRL2_CH1_ERROR_STATUS_SHIFT
 (17U)

	)

2128 
	#APBH_CTRL2_CH1_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH1_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH1_ERROR_STATUS_MASK
)

	)

2129 
	#APBH_CTRL2_CH2_ERROR_STATUS_MASK
 (0x40000U)

	)

2130 
	#APBH_CTRL2_CH2_ERROR_STATUS_SHIFT
 (18U)

	)

2131 
	#APBH_CTRL2_CH2_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH2_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH2_ERROR_STATUS_MASK
)

	)

2132 
	#APBH_CTRL2_CH3_ERROR_STATUS_MASK
 (0x80000U)

	)

2133 
	#APBH_CTRL2_CH3_ERROR_STATUS_SHIFT
 (19U)

	)

2134 
	#APBH_CTRL2_CH3_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH3_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH3_ERROR_STATUS_MASK
)

	)

2135 
	#APBH_CTRL2_CH4_ERROR_STATUS_MASK
 (0x100000U)

	)

2136 
	#APBH_CTRL2_CH4_ERROR_STATUS_SHIFT
 (20U)

	)

2137 
	#APBH_CTRL2_CH4_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH4_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH4_ERROR_STATUS_MASK
)

	)

2138 
	#APBH_CTRL2_CH5_ERROR_STATUS_MASK
 (0x200000U)

	)

2139 
	#APBH_CTRL2_CH5_ERROR_STATUS_SHIFT
 (21U)

	)

2140 
	#APBH_CTRL2_CH5_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH5_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH5_ERROR_STATUS_MASK
)

	)

2141 
	#APBH_CTRL2_CH6_ERROR_STATUS_MASK
 (0x400000U)

	)

2142 
	#APBH_CTRL2_CH6_ERROR_STATUS_SHIFT
 (22U)

	)

2143 
	#APBH_CTRL2_CH6_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH6_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH6_ERROR_STATUS_MASK
)

	)

2144 
	#APBH_CTRL2_CH7_ERROR_STATUS_MASK
 (0x800000U)

	)

2145 
	#APBH_CTRL2_CH7_ERROR_STATUS_SHIFT
 (23U)

	)

2146 
	#APBH_CTRL2_CH7_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH7_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH7_ERROR_STATUS_MASK
)

	)

2147 
	#APBH_CTRL2_CH8_ERROR_STATUS_MASK
 (0x1000000U)

	)

2148 
	#APBH_CTRL2_CH8_ERROR_STATUS_SHIFT
 (24U)

	)

2149 
	#APBH_CTRL2_CH8_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH8_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH8_ERROR_STATUS_MASK
)

	)

2150 
	#APBH_CTRL2_CH9_ERROR_STATUS_MASK
 (0x2000000U)

	)

2151 
	#APBH_CTRL2_CH9_ERROR_STATUS_SHIFT
 (25U)

	)

2152 
	#APBH_CTRL2_CH9_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH9_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH9_ERROR_STATUS_MASK
)

	)

2153 
	#APBH_CTRL2_CH10_ERROR_STATUS_MASK
 (0x4000000U)

	)

2154 
	#APBH_CTRL2_CH10_ERROR_STATUS_SHIFT
 (26U)

	)

2155 
	#APBH_CTRL2_CH10_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH10_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH10_ERROR_STATUS_MASK
)

	)

2156 
	#APBH_CTRL2_CH11_ERROR_STATUS_MASK
 (0x8000000U)

	)

2157 
	#APBH_CTRL2_CH11_ERROR_STATUS_SHIFT
 (27U)

	)

2158 
	#APBH_CTRL2_CH11_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH11_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH11_ERROR_STATUS_MASK
)

	)

2159 
	#APBH_CTRL2_CH12_ERROR_STATUS_MASK
 (0x10000000U)

	)

2160 
	#APBH_CTRL2_CH12_ERROR_STATUS_SHIFT
 (28U)

	)

2161 
	#APBH_CTRL2_CH12_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH12_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH12_ERROR_STATUS_MASK
)

	)

2162 
	#APBH_CTRL2_CH13_ERROR_STATUS_MASK
 (0x20000000U)

	)

2163 
	#APBH_CTRL2_CH13_ERROR_STATUS_SHIFT
 (29U)

	)

2164 
	#APBH_CTRL2_CH13_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH13_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH13_ERROR_STATUS_MASK
)

	)

2165 
	#APBH_CTRL2_CH14_ERROR_STATUS_MASK
 (0x40000000U)

	)

2166 
	#APBH_CTRL2_CH14_ERROR_STATUS_SHIFT
 (30U)

	)

2167 
	#APBH_CTRL2_CH14_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH14_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH14_ERROR_STATUS_MASK
)

	)

2168 
	#APBH_CTRL2_CH15_ERROR_STATUS_MASK
 (0x80000000U)

	)

2169 
	#APBH_CTRL2_CH15_ERROR_STATUS_SHIFT
 (31U)

	)

2170 
	#APBH_CTRL2_CH15_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CH15_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CH15_ERROR_STATUS_MASK
)

	)

2173 
	#APBH_CTRL2_SET_CH0_ERROR_IRQ_MASK
 (0x1U)

	)

2174 
	#APBH_CTRL2_SET_CH0_ERROR_IRQ_SHIFT
 (0U)

	)

2175 
	#APBH_CTRL2_SET_CH0_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH0_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH0_ERROR_IRQ_MASK
)

	)

2176 
	#APBH_CTRL2_SET_CH1_ERROR_IRQ_MASK
 (0x2U)

	)

2177 
	#APBH_CTRL2_SET_CH1_ERROR_IRQ_SHIFT
 (1U)

	)

2178 
	#APBH_CTRL2_SET_CH1_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH1_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH1_ERROR_IRQ_MASK
)

	)

2179 
	#APBH_CTRL2_SET_CH2_ERROR_IRQ_MASK
 (0x4U)

	)

2180 
	#APBH_CTRL2_SET_CH2_ERROR_IRQ_SHIFT
 (2U)

	)

2181 
	#APBH_CTRL2_SET_CH2_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH2_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH2_ERROR_IRQ_MASK
)

	)

2182 
	#APBH_CTRL2_SET_CH3_ERROR_IRQ_MASK
 (0x8U)

	)

2183 
	#APBH_CTRL2_SET_CH3_ERROR_IRQ_SHIFT
 (3U)

	)

2184 
	#APBH_CTRL2_SET_CH3_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH3_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH3_ERROR_IRQ_MASK
)

	)

2185 
	#APBH_CTRL2_SET_CH4_ERROR_IRQ_MASK
 (0x10U)

	)

2186 
	#APBH_CTRL2_SET_CH4_ERROR_IRQ_SHIFT
 (4U)

	)

2187 
	#APBH_CTRL2_SET_CH4_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH4_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH4_ERROR_IRQ_MASK
)

	)

2188 
	#APBH_CTRL2_SET_CH5_ERROR_IRQ_MASK
 (0x20U)

	)

2189 
	#APBH_CTRL2_SET_CH5_ERROR_IRQ_SHIFT
 (5U)

	)

2190 
	#APBH_CTRL2_SET_CH5_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH5_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH5_ERROR_IRQ_MASK
)

	)

2191 
	#APBH_CTRL2_SET_CH6_ERROR_IRQ_MASK
 (0x40U)

	)

2192 
	#APBH_CTRL2_SET_CH6_ERROR_IRQ_SHIFT
 (6U)

	)

2193 
	#APBH_CTRL2_SET_CH6_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH6_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH6_ERROR_IRQ_MASK
)

	)

2194 
	#APBH_CTRL2_SET_CH7_ERROR_IRQ_MASK
 (0x80U)

	)

2195 
	#APBH_CTRL2_SET_CH7_ERROR_IRQ_SHIFT
 (7U)

	)

2196 
	#APBH_CTRL2_SET_CH7_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH7_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH7_ERROR_IRQ_MASK
)

	)

2197 
	#APBH_CTRL2_SET_CH8_ERROR_IRQ_MASK
 (0x100U)

	)

2198 
	#APBH_CTRL2_SET_CH8_ERROR_IRQ_SHIFT
 (8U)

	)

2199 
	#APBH_CTRL2_SET_CH8_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH8_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH8_ERROR_IRQ_MASK
)

	)

2200 
	#APBH_CTRL2_SET_CH9_ERROR_IRQ_MASK
 (0x200U)

	)

2201 
	#APBH_CTRL2_SET_CH9_ERROR_IRQ_SHIFT
 (9U)

	)

2202 
	#APBH_CTRL2_SET_CH9_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH9_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH9_ERROR_IRQ_MASK
)

	)

2203 
	#APBH_CTRL2_SET_CH10_ERROR_IRQ_MASK
 (0x400U)

	)

2204 
	#APBH_CTRL2_SET_CH10_ERROR_IRQ_SHIFT
 (10U)

	)

2205 
	#APBH_CTRL2_SET_CH10_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH10_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH10_ERROR_IRQ_MASK
)

	)

2206 
	#APBH_CTRL2_SET_CH11_ERROR_IRQ_MASK
 (0x800U)

	)

2207 
	#APBH_CTRL2_SET_CH11_ERROR_IRQ_SHIFT
 (11U)

	)

2208 
	#APBH_CTRL2_SET_CH11_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH11_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH11_ERROR_IRQ_MASK
)

	)

2209 
	#APBH_CTRL2_SET_CH12_ERROR_IRQ_MASK
 (0x1000U)

	)

2210 
	#APBH_CTRL2_SET_CH12_ERROR_IRQ_SHIFT
 (12U)

	)

2211 
	#APBH_CTRL2_SET_CH12_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH12_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH12_ERROR_IRQ_MASK
)

	)

2212 
	#APBH_CTRL2_SET_CH13_ERROR_IRQ_MASK
 (0x2000U)

	)

2213 
	#APBH_CTRL2_SET_CH13_ERROR_IRQ_SHIFT
 (13U)

	)

2214 
	#APBH_CTRL2_SET_CH13_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH13_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH13_ERROR_IRQ_MASK
)

	)

2215 
	#APBH_CTRL2_SET_CH14_ERROR_IRQ_MASK
 (0x4000U)

	)

2216 
	#APBH_CTRL2_SET_CH14_ERROR_IRQ_SHIFT
 (14U)

	)

2217 
	#APBH_CTRL2_SET_CH14_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH14_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH14_ERROR_IRQ_MASK
)

	)

2218 
	#APBH_CTRL2_SET_CH15_ERROR_IRQ_MASK
 (0x8000U)

	)

2219 
	#APBH_CTRL2_SET_CH15_ERROR_IRQ_SHIFT
 (15U)

	)

2220 
	#APBH_CTRL2_SET_CH15_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH15_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_SET_CH15_ERROR_IRQ_MASK
)

	)

2221 
	#APBH_CTRL2_SET_CH0_ERROR_STATUS_MASK
 (0x10000U)

	)

2222 
	#APBH_CTRL2_SET_CH0_ERROR_STATUS_SHIFT
 (16U)

	)

2223 
	#APBH_CTRL2_SET_CH0_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH0_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH0_ERROR_STATUS_MASK
)

	)

2224 
	#APBH_CTRL2_SET_CH1_ERROR_STATUS_MASK
 (0x20000U)

	)

2225 
	#APBH_CTRL2_SET_CH1_ERROR_STATUS_SHIFT
 (17U)

	)

2226 
	#APBH_CTRL2_SET_CH1_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH1_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH1_ERROR_STATUS_MASK
)

	)

2227 
	#APBH_CTRL2_SET_CH2_ERROR_STATUS_MASK
 (0x40000U)

	)

2228 
	#APBH_CTRL2_SET_CH2_ERROR_STATUS_SHIFT
 (18U)

	)

2229 
	#APBH_CTRL2_SET_CH2_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH2_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH2_ERROR_STATUS_MASK
)

	)

2230 
	#APBH_CTRL2_SET_CH3_ERROR_STATUS_MASK
 (0x80000U)

	)

2231 
	#APBH_CTRL2_SET_CH3_ERROR_STATUS_SHIFT
 (19U)

	)

2232 
	#APBH_CTRL2_SET_CH3_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH3_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH3_ERROR_STATUS_MASK
)

	)

2233 
	#APBH_CTRL2_SET_CH4_ERROR_STATUS_MASK
 (0x100000U)

	)

2234 
	#APBH_CTRL2_SET_CH4_ERROR_STATUS_SHIFT
 (20U)

	)

2235 
	#APBH_CTRL2_SET_CH4_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH4_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH4_ERROR_STATUS_MASK
)

	)

2236 
	#APBH_CTRL2_SET_CH5_ERROR_STATUS_MASK
 (0x200000U)

	)

2237 
	#APBH_CTRL2_SET_CH5_ERROR_STATUS_SHIFT
 (21U)

	)

2238 
	#APBH_CTRL2_SET_CH5_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH5_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH5_ERROR_STATUS_MASK
)

	)

2239 
	#APBH_CTRL2_SET_CH6_ERROR_STATUS_MASK
 (0x400000U)

	)

2240 
	#APBH_CTRL2_SET_CH6_ERROR_STATUS_SHIFT
 (22U)

	)

2241 
	#APBH_CTRL2_SET_CH6_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH6_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH6_ERROR_STATUS_MASK
)

	)

2242 
	#APBH_CTRL2_SET_CH7_ERROR_STATUS_MASK
 (0x800000U)

	)

2243 
	#APBH_CTRL2_SET_CH7_ERROR_STATUS_SHIFT
 (23U)

	)

2244 
	#APBH_CTRL2_SET_CH7_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH7_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH7_ERROR_STATUS_MASK
)

	)

2245 
	#APBH_CTRL2_SET_CH8_ERROR_STATUS_MASK
 (0x1000000U)

	)

2246 
	#APBH_CTRL2_SET_CH8_ERROR_STATUS_SHIFT
 (24U)

	)

2247 
	#APBH_CTRL2_SET_CH8_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH8_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH8_ERROR_STATUS_MASK
)

	)

2248 
	#APBH_CTRL2_SET_CH9_ERROR_STATUS_MASK
 (0x2000000U)

	)

2249 
	#APBH_CTRL2_SET_CH9_ERROR_STATUS_SHIFT
 (25U)

	)

2250 
	#APBH_CTRL2_SET_CH9_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH9_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH9_ERROR_STATUS_MASK
)

	)

2251 
	#APBH_CTRL2_SET_CH10_ERROR_STATUS_MASK
 (0x4000000U)

	)

2252 
	#APBH_CTRL2_SET_CH10_ERROR_STATUS_SHIFT
 (26U)

	)

2253 
	#APBH_CTRL2_SET_CH10_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH10_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH10_ERROR_STATUS_MASK
)

	)

2254 
	#APBH_CTRL2_SET_CH11_ERROR_STATUS_MASK
 (0x8000000U)

	)

2255 
	#APBH_CTRL2_SET_CH11_ERROR_STATUS_SHIFT
 (27U)

	)

2256 
	#APBH_CTRL2_SET_CH11_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH11_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH11_ERROR_STATUS_MASK
)

	)

2257 
	#APBH_CTRL2_SET_CH12_ERROR_STATUS_MASK
 (0x10000000U)

	)

2258 
	#APBH_CTRL2_SET_CH12_ERROR_STATUS_SHIFT
 (28U)

	)

2259 
	#APBH_CTRL2_SET_CH12_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH12_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH12_ERROR_STATUS_MASK
)

	)

2260 
	#APBH_CTRL2_SET_CH13_ERROR_STATUS_MASK
 (0x20000000U)

	)

2261 
	#APBH_CTRL2_SET_CH13_ERROR_STATUS_SHIFT
 (29U)

	)

2262 
	#APBH_CTRL2_SET_CH13_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH13_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH13_ERROR_STATUS_MASK
)

	)

2263 
	#APBH_CTRL2_SET_CH14_ERROR_STATUS_MASK
 (0x40000000U)

	)

2264 
	#APBH_CTRL2_SET_CH14_ERROR_STATUS_SHIFT
 (30U)

	)

2265 
	#APBH_CTRL2_SET_CH14_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH14_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH14_ERROR_STATUS_MASK
)

	)

2266 
	#APBH_CTRL2_SET_CH15_ERROR_STATUS_MASK
 (0x80000000U)

	)

2267 
	#APBH_CTRL2_SET_CH15_ERROR_STATUS_SHIFT
 (31U)

	)

2268 
	#APBH_CTRL2_SET_CH15_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_SET_CH15_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_SET_CH15_ERROR_STATUS_MASK
)

	)

2271 
	#APBH_CTRL2_CLR_CH0_ERROR_IRQ_MASK
 (0x1U)

	)

2272 
	#APBH_CTRL2_CLR_CH0_ERROR_IRQ_SHIFT
 (0U)

	)

2273 
	#APBH_CTRL2_CLR_CH0_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH0_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH0_ERROR_IRQ_MASK
)

	)

2274 
	#APBH_CTRL2_CLR_CH1_ERROR_IRQ_MASK
 (0x2U)

	)

2275 
	#APBH_CTRL2_CLR_CH1_ERROR_IRQ_SHIFT
 (1U)

	)

2276 
	#APBH_CTRL2_CLR_CH1_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH1_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH1_ERROR_IRQ_MASK
)

	)

2277 
	#APBH_CTRL2_CLR_CH2_ERROR_IRQ_MASK
 (0x4U)

	)

2278 
	#APBH_CTRL2_CLR_CH2_ERROR_IRQ_SHIFT
 (2U)

	)

2279 
	#APBH_CTRL2_CLR_CH2_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH2_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH2_ERROR_IRQ_MASK
)

	)

2280 
	#APBH_CTRL2_CLR_CH3_ERROR_IRQ_MASK
 (0x8U)

	)

2281 
	#APBH_CTRL2_CLR_CH3_ERROR_IRQ_SHIFT
 (3U)

	)

2282 
	#APBH_CTRL2_CLR_CH3_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH3_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH3_ERROR_IRQ_MASK
)

	)

2283 
	#APBH_CTRL2_CLR_CH4_ERROR_IRQ_MASK
 (0x10U)

	)

2284 
	#APBH_CTRL2_CLR_CH4_ERROR_IRQ_SHIFT
 (4U)

	)

2285 
	#APBH_CTRL2_CLR_CH4_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH4_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH4_ERROR_IRQ_MASK
)

	)

2286 
	#APBH_CTRL2_CLR_CH5_ERROR_IRQ_MASK
 (0x20U)

	)

2287 
	#APBH_CTRL2_CLR_CH5_ERROR_IRQ_SHIFT
 (5U)

	)

2288 
	#APBH_CTRL2_CLR_CH5_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH5_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH5_ERROR_IRQ_MASK
)

	)

2289 
	#APBH_CTRL2_CLR_CH6_ERROR_IRQ_MASK
 (0x40U)

	)

2290 
	#APBH_CTRL2_CLR_CH6_ERROR_IRQ_SHIFT
 (6U)

	)

2291 
	#APBH_CTRL2_CLR_CH6_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH6_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH6_ERROR_IRQ_MASK
)

	)

2292 
	#APBH_CTRL2_CLR_CH7_ERROR_IRQ_MASK
 (0x80U)

	)

2293 
	#APBH_CTRL2_CLR_CH7_ERROR_IRQ_SHIFT
 (7U)

	)

2294 
	#APBH_CTRL2_CLR_CH7_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH7_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH7_ERROR_IRQ_MASK
)

	)

2295 
	#APBH_CTRL2_CLR_CH8_ERROR_IRQ_MASK
 (0x100U)

	)

2296 
	#APBH_CTRL2_CLR_CH8_ERROR_IRQ_SHIFT
 (8U)

	)

2297 
	#APBH_CTRL2_CLR_CH8_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH8_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH8_ERROR_IRQ_MASK
)

	)

2298 
	#APBH_CTRL2_CLR_CH9_ERROR_IRQ_MASK
 (0x200U)

	)

2299 
	#APBH_CTRL2_CLR_CH9_ERROR_IRQ_SHIFT
 (9U)

	)

2300 
	#APBH_CTRL2_CLR_CH9_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH9_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH9_ERROR_IRQ_MASK
)

	)

2301 
	#APBH_CTRL2_CLR_CH10_ERROR_IRQ_MASK
 (0x400U)

	)

2302 
	#APBH_CTRL2_CLR_CH10_ERROR_IRQ_SHIFT
 (10U)

	)

2303 
	#APBH_CTRL2_CLR_CH10_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH10_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH10_ERROR_IRQ_MASK
)

	)

2304 
	#APBH_CTRL2_CLR_CH11_ERROR_IRQ_MASK
 (0x800U)

	)

2305 
	#APBH_CTRL2_CLR_CH11_ERROR_IRQ_SHIFT
 (11U)

	)

2306 
	#APBH_CTRL2_CLR_CH11_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH11_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH11_ERROR_IRQ_MASK
)

	)

2307 
	#APBH_CTRL2_CLR_CH12_ERROR_IRQ_MASK
 (0x1000U)

	)

2308 
	#APBH_CTRL2_CLR_CH12_ERROR_IRQ_SHIFT
 (12U)

	)

2309 
	#APBH_CTRL2_CLR_CH12_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH12_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH12_ERROR_IRQ_MASK
)

	)

2310 
	#APBH_CTRL2_CLR_CH13_ERROR_IRQ_MASK
 (0x2000U)

	)

2311 
	#APBH_CTRL2_CLR_CH13_ERROR_IRQ_SHIFT
 (13U)

	)

2312 
	#APBH_CTRL2_CLR_CH13_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH13_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH13_ERROR_IRQ_MASK
)

	)

2313 
	#APBH_CTRL2_CLR_CH14_ERROR_IRQ_MASK
 (0x4000U)

	)

2314 
	#APBH_CTRL2_CLR_CH14_ERROR_IRQ_SHIFT
 (14U)

	)

2315 
	#APBH_CTRL2_CLR_CH14_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH14_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH14_ERROR_IRQ_MASK
)

	)

2316 
	#APBH_CTRL2_CLR_CH15_ERROR_IRQ_MASK
 (0x8000U)

	)

2317 
	#APBH_CTRL2_CLR_CH15_ERROR_IRQ_SHIFT
 (15U)

	)

2318 
	#APBH_CTRL2_CLR_CH15_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH15_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH15_ERROR_IRQ_MASK
)

	)

2319 
	#APBH_CTRL2_CLR_CH0_ERROR_STATUS_MASK
 (0x10000U)

	)

2320 
	#APBH_CTRL2_CLR_CH0_ERROR_STATUS_SHIFT
 (16U)

	)

2321 
	#APBH_CTRL2_CLR_CH0_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH0_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH0_ERROR_STATUS_MASK
)

	)

2322 
	#APBH_CTRL2_CLR_CH1_ERROR_STATUS_MASK
 (0x20000U)

	)

2323 
	#APBH_CTRL2_CLR_CH1_ERROR_STATUS_SHIFT
 (17U)

	)

2324 
	#APBH_CTRL2_CLR_CH1_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH1_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH1_ERROR_STATUS_MASK
)

	)

2325 
	#APBH_CTRL2_CLR_CH2_ERROR_STATUS_MASK
 (0x40000U)

	)

2326 
	#APBH_CTRL2_CLR_CH2_ERROR_STATUS_SHIFT
 (18U)

	)

2327 
	#APBH_CTRL2_CLR_CH2_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH2_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH2_ERROR_STATUS_MASK
)

	)

2328 
	#APBH_CTRL2_CLR_CH3_ERROR_STATUS_MASK
 (0x80000U)

	)

2329 
	#APBH_CTRL2_CLR_CH3_ERROR_STATUS_SHIFT
 (19U)

	)

2330 
	#APBH_CTRL2_CLR_CH3_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH3_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH3_ERROR_STATUS_MASK
)

	)

2331 
	#APBH_CTRL2_CLR_CH4_ERROR_STATUS_MASK
 (0x100000U)

	)

2332 
	#APBH_CTRL2_CLR_CH4_ERROR_STATUS_SHIFT
 (20U)

	)

2333 
	#APBH_CTRL2_CLR_CH4_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH4_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH4_ERROR_STATUS_MASK
)

	)

2334 
	#APBH_CTRL2_CLR_CH5_ERROR_STATUS_MASK
 (0x200000U)

	)

2335 
	#APBH_CTRL2_CLR_CH5_ERROR_STATUS_SHIFT
 (21U)

	)

2336 
	#APBH_CTRL2_CLR_CH5_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH5_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH5_ERROR_STATUS_MASK
)

	)

2337 
	#APBH_CTRL2_CLR_CH6_ERROR_STATUS_MASK
 (0x400000U)

	)

2338 
	#APBH_CTRL2_CLR_CH6_ERROR_STATUS_SHIFT
 (22U)

	)

2339 
	#APBH_CTRL2_CLR_CH6_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH6_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH6_ERROR_STATUS_MASK
)

	)

2340 
	#APBH_CTRL2_CLR_CH7_ERROR_STATUS_MASK
 (0x800000U)

	)

2341 
	#APBH_CTRL2_CLR_CH7_ERROR_STATUS_SHIFT
 (23U)

	)

2342 
	#APBH_CTRL2_CLR_CH7_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH7_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH7_ERROR_STATUS_MASK
)

	)

2343 
	#APBH_CTRL2_CLR_CH8_ERROR_STATUS_MASK
 (0x1000000U)

	)

2344 
	#APBH_CTRL2_CLR_CH8_ERROR_STATUS_SHIFT
 (24U)

	)

2345 
	#APBH_CTRL2_CLR_CH8_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH8_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH8_ERROR_STATUS_MASK
)

	)

2346 
	#APBH_CTRL2_CLR_CH9_ERROR_STATUS_MASK
 (0x2000000U)

	)

2347 
	#APBH_CTRL2_CLR_CH9_ERROR_STATUS_SHIFT
 (25U)

	)

2348 
	#APBH_CTRL2_CLR_CH9_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH9_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH9_ERROR_STATUS_MASK
)

	)

2349 
	#APBH_CTRL2_CLR_CH10_ERROR_STATUS_MASK
 (0x4000000U)

	)

2350 
	#APBH_CTRL2_CLR_CH10_ERROR_STATUS_SHIFT
 (26U)

	)

2351 
	#APBH_CTRL2_CLR_CH10_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH10_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH10_ERROR_STATUS_MASK
)

	)

2352 
	#APBH_CTRL2_CLR_CH11_ERROR_STATUS_MASK
 (0x8000000U)

	)

2353 
	#APBH_CTRL2_CLR_CH11_ERROR_STATUS_SHIFT
 (27U)

	)

2354 
	#APBH_CTRL2_CLR_CH11_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH11_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH11_ERROR_STATUS_MASK
)

	)

2355 
	#APBH_CTRL2_CLR_CH12_ERROR_STATUS_MASK
 (0x10000000U)

	)

2356 
	#APBH_CTRL2_CLR_CH12_ERROR_STATUS_SHIFT
 (28U)

	)

2357 
	#APBH_CTRL2_CLR_CH12_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH12_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH12_ERROR_STATUS_MASK
)

	)

2358 
	#APBH_CTRL2_CLR_CH13_ERROR_STATUS_MASK
 (0x20000000U)

	)

2359 
	#APBH_CTRL2_CLR_CH13_ERROR_STATUS_SHIFT
 (29U)

	)

2360 
	#APBH_CTRL2_CLR_CH13_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH13_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH13_ERROR_STATUS_MASK
)

	)

2361 
	#APBH_CTRL2_CLR_CH14_ERROR_STATUS_MASK
 (0x40000000U)

	)

2362 
	#APBH_CTRL2_CLR_CH14_ERROR_STATUS_SHIFT
 (30U)

	)

2363 
	#APBH_CTRL2_CLR_CH14_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH14_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH14_ERROR_STATUS_MASK
)

	)

2364 
	#APBH_CTRL2_CLR_CH15_ERROR_STATUS_MASK
 (0x80000000U)

	)

2365 
	#APBH_CTRL2_CLR_CH15_ERROR_STATUS_SHIFT
 (31U)

	)

2366 
	#APBH_CTRL2_CLR_CH15_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_CLR_CH15_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_CLR_CH15_ERROR_STATUS_MASK
)

	)

2369 
	#APBH_CTRL2_TOG_CH0_ERROR_IRQ_MASK
 (0x1U)

	)

2370 
	#APBH_CTRL2_TOG_CH0_ERROR_IRQ_SHIFT
 (0U)

	)

2371 
	#APBH_CTRL2_TOG_CH0_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH0_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH0_ERROR_IRQ_MASK
)

	)

2372 
	#APBH_CTRL2_TOG_CH1_ERROR_IRQ_MASK
 (0x2U)

	)

2373 
	#APBH_CTRL2_TOG_CH1_ERROR_IRQ_SHIFT
 (1U)

	)

2374 
	#APBH_CTRL2_TOG_CH1_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH1_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH1_ERROR_IRQ_MASK
)

	)

2375 
	#APBH_CTRL2_TOG_CH2_ERROR_IRQ_MASK
 (0x4U)

	)

2376 
	#APBH_CTRL2_TOG_CH2_ERROR_IRQ_SHIFT
 (2U)

	)

2377 
	#APBH_CTRL2_TOG_CH2_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH2_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH2_ERROR_IRQ_MASK
)

	)

2378 
	#APBH_CTRL2_TOG_CH3_ERROR_IRQ_MASK
 (0x8U)

	)

2379 
	#APBH_CTRL2_TOG_CH3_ERROR_IRQ_SHIFT
 (3U)

	)

2380 
	#APBH_CTRL2_TOG_CH3_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH3_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH3_ERROR_IRQ_MASK
)

	)

2381 
	#APBH_CTRL2_TOG_CH4_ERROR_IRQ_MASK
 (0x10U)

	)

2382 
	#APBH_CTRL2_TOG_CH4_ERROR_IRQ_SHIFT
 (4U)

	)

2383 
	#APBH_CTRL2_TOG_CH4_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH4_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH4_ERROR_IRQ_MASK
)

	)

2384 
	#APBH_CTRL2_TOG_CH5_ERROR_IRQ_MASK
 (0x20U)

	)

2385 
	#APBH_CTRL2_TOG_CH5_ERROR_IRQ_SHIFT
 (5U)

	)

2386 
	#APBH_CTRL2_TOG_CH5_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH5_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH5_ERROR_IRQ_MASK
)

	)

2387 
	#APBH_CTRL2_TOG_CH6_ERROR_IRQ_MASK
 (0x40U)

	)

2388 
	#APBH_CTRL2_TOG_CH6_ERROR_IRQ_SHIFT
 (6U)

	)

2389 
	#APBH_CTRL2_TOG_CH6_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH6_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH6_ERROR_IRQ_MASK
)

	)

2390 
	#APBH_CTRL2_TOG_CH7_ERROR_IRQ_MASK
 (0x80U)

	)

2391 
	#APBH_CTRL2_TOG_CH7_ERROR_IRQ_SHIFT
 (7U)

	)

2392 
	#APBH_CTRL2_TOG_CH7_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH7_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH7_ERROR_IRQ_MASK
)

	)

2393 
	#APBH_CTRL2_TOG_CH8_ERROR_IRQ_MASK
 (0x100U)

	)

2394 
	#APBH_CTRL2_TOG_CH8_ERROR_IRQ_SHIFT
 (8U)

	)

2395 
	#APBH_CTRL2_TOG_CH8_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH8_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH8_ERROR_IRQ_MASK
)

	)

2396 
	#APBH_CTRL2_TOG_CH9_ERROR_IRQ_MASK
 (0x200U)

	)

2397 
	#APBH_CTRL2_TOG_CH9_ERROR_IRQ_SHIFT
 (9U)

	)

2398 
	#APBH_CTRL2_TOG_CH9_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH9_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH9_ERROR_IRQ_MASK
)

	)

2399 
	#APBH_CTRL2_TOG_CH10_ERROR_IRQ_MASK
 (0x400U)

	)

2400 
	#APBH_CTRL2_TOG_CH10_ERROR_IRQ_SHIFT
 (10U)

	)

2401 
	#APBH_CTRL2_TOG_CH10_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH10_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH10_ERROR_IRQ_MASK
)

	)

2402 
	#APBH_CTRL2_TOG_CH11_ERROR_IRQ_MASK
 (0x800U)

	)

2403 
	#APBH_CTRL2_TOG_CH11_ERROR_IRQ_SHIFT
 (11U)

	)

2404 
	#APBH_CTRL2_TOG_CH11_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH11_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH11_ERROR_IRQ_MASK
)

	)

2405 
	#APBH_CTRL2_TOG_CH12_ERROR_IRQ_MASK
 (0x1000U)

	)

2406 
	#APBH_CTRL2_TOG_CH12_ERROR_IRQ_SHIFT
 (12U)

	)

2407 
	#APBH_CTRL2_TOG_CH12_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH12_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH12_ERROR_IRQ_MASK
)

	)

2408 
	#APBH_CTRL2_TOG_CH13_ERROR_IRQ_MASK
 (0x2000U)

	)

2409 
	#APBH_CTRL2_TOG_CH13_ERROR_IRQ_SHIFT
 (13U)

	)

2410 
	#APBH_CTRL2_TOG_CH13_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH13_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH13_ERROR_IRQ_MASK
)

	)

2411 
	#APBH_CTRL2_TOG_CH14_ERROR_IRQ_MASK
 (0x4000U)

	)

2412 
	#APBH_CTRL2_TOG_CH14_ERROR_IRQ_SHIFT
 (14U)

	)

2413 
	#APBH_CTRL2_TOG_CH14_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH14_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH14_ERROR_IRQ_MASK
)

	)

2414 
	#APBH_CTRL2_TOG_CH15_ERROR_IRQ_MASK
 (0x8000U)

	)

2415 
	#APBH_CTRL2_TOG_CH15_ERROR_IRQ_SHIFT
 (15U)

	)

2416 
	#APBH_CTRL2_TOG_CH15_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH15_ERROR_IRQ_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH15_ERROR_IRQ_MASK
)

	)

2417 
	#APBH_CTRL2_TOG_CH0_ERROR_STATUS_MASK
 (0x10000U)

	)

2418 
	#APBH_CTRL2_TOG_CH0_ERROR_STATUS_SHIFT
 (16U)

	)

2419 
	#APBH_CTRL2_TOG_CH0_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH0_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH0_ERROR_STATUS_MASK
)

	)

2420 
	#APBH_CTRL2_TOG_CH1_ERROR_STATUS_MASK
 (0x20000U)

	)

2421 
	#APBH_CTRL2_TOG_CH1_ERROR_STATUS_SHIFT
 (17U)

	)

2422 
	#APBH_CTRL2_TOG_CH1_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH1_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH1_ERROR_STATUS_MASK
)

	)

2423 
	#APBH_CTRL2_TOG_CH2_ERROR_STATUS_MASK
 (0x40000U)

	)

2424 
	#APBH_CTRL2_TOG_CH2_ERROR_STATUS_SHIFT
 (18U)

	)

2425 
	#APBH_CTRL2_TOG_CH2_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH2_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH2_ERROR_STATUS_MASK
)

	)

2426 
	#APBH_CTRL2_TOG_CH3_ERROR_STATUS_MASK
 (0x80000U)

	)

2427 
	#APBH_CTRL2_TOG_CH3_ERROR_STATUS_SHIFT
 (19U)

	)

2428 
	#APBH_CTRL2_TOG_CH3_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH3_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH3_ERROR_STATUS_MASK
)

	)

2429 
	#APBH_CTRL2_TOG_CH4_ERROR_STATUS_MASK
 (0x100000U)

	)

2430 
	#APBH_CTRL2_TOG_CH4_ERROR_STATUS_SHIFT
 (20U)

	)

2431 
	#APBH_CTRL2_TOG_CH4_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH4_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH4_ERROR_STATUS_MASK
)

	)

2432 
	#APBH_CTRL2_TOG_CH5_ERROR_STATUS_MASK
 (0x200000U)

	)

2433 
	#APBH_CTRL2_TOG_CH5_ERROR_STATUS_SHIFT
 (21U)

	)

2434 
	#APBH_CTRL2_TOG_CH5_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH5_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH5_ERROR_STATUS_MASK
)

	)

2435 
	#APBH_CTRL2_TOG_CH6_ERROR_STATUS_MASK
 (0x400000U)

	)

2436 
	#APBH_CTRL2_TOG_CH6_ERROR_STATUS_SHIFT
 (22U)

	)

2437 
	#APBH_CTRL2_TOG_CH6_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH6_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH6_ERROR_STATUS_MASK
)

	)

2438 
	#APBH_CTRL2_TOG_CH7_ERROR_STATUS_MASK
 (0x800000U)

	)

2439 
	#APBH_CTRL2_TOG_CH7_ERROR_STATUS_SHIFT
 (23U)

	)

2440 
	#APBH_CTRL2_TOG_CH7_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH7_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH7_ERROR_STATUS_MASK
)

	)

2441 
	#APBH_CTRL2_TOG_CH8_ERROR_STATUS_MASK
 (0x1000000U)

	)

2442 
	#APBH_CTRL2_TOG_CH8_ERROR_STATUS_SHIFT
 (24U)

	)

2443 
	#APBH_CTRL2_TOG_CH8_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH8_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH8_ERROR_STATUS_MASK
)

	)

2444 
	#APBH_CTRL2_TOG_CH9_ERROR_STATUS_MASK
 (0x2000000U)

	)

2445 
	#APBH_CTRL2_TOG_CH9_ERROR_STATUS_SHIFT
 (25U)

	)

2446 
	#APBH_CTRL2_TOG_CH9_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH9_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH9_ERROR_STATUS_MASK
)

	)

2447 
	#APBH_CTRL2_TOG_CH10_ERROR_STATUS_MASK
 (0x4000000U)

	)

2448 
	#APBH_CTRL2_TOG_CH10_ERROR_STATUS_SHIFT
 (26U)

	)

2449 
	#APBH_CTRL2_TOG_CH10_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH10_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH10_ERROR_STATUS_MASK
)

	)

2450 
	#APBH_CTRL2_TOG_CH11_ERROR_STATUS_MASK
 (0x8000000U)

	)

2451 
	#APBH_CTRL2_TOG_CH11_ERROR_STATUS_SHIFT
 (27U)

	)

2452 
	#APBH_CTRL2_TOG_CH11_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH11_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH11_ERROR_STATUS_MASK
)

	)

2453 
	#APBH_CTRL2_TOG_CH12_ERROR_STATUS_MASK
 (0x10000000U)

	)

2454 
	#APBH_CTRL2_TOG_CH12_ERROR_STATUS_SHIFT
 (28U)

	)

2455 
	#APBH_CTRL2_TOG_CH12_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH12_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH12_ERROR_STATUS_MASK
)

	)

2456 
	#APBH_CTRL2_TOG_CH13_ERROR_STATUS_MASK
 (0x20000000U)

	)

2457 
	#APBH_CTRL2_TOG_CH13_ERROR_STATUS_SHIFT
 (29U)

	)

2458 
	#APBH_CTRL2_TOG_CH13_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH13_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH13_ERROR_STATUS_MASK
)

	)

2459 
	#APBH_CTRL2_TOG_CH14_ERROR_STATUS_MASK
 (0x40000000U)

	)

2460 
	#APBH_CTRL2_TOG_CH14_ERROR_STATUS_SHIFT
 (30U)

	)

2461 
	#APBH_CTRL2_TOG_CH14_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH14_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH14_ERROR_STATUS_MASK
)

	)

2462 
	#APBH_CTRL2_TOG_CH15_ERROR_STATUS_MASK
 (0x80000000U)

	)

2463 
	#APBH_CTRL2_TOG_CH15_ERROR_STATUS_SHIFT
 (31U)

	)

2464 
	#APBH_CTRL2_TOG_CH15_ERROR_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CTRL2_TOG_CH15_ERROR_STATUS_SHIFT
)Ë& 
APBH_CTRL2_TOG_CH15_ERROR_STATUS_MASK
)

	)

2467 
	#APBH_CHANNEL_CTRL_FREEZE_CHANNEL_MASK
 (0xFFFFU)

	)

2468 
	#APBH_CHANNEL_CTRL_FREEZE_CHANNEL_SHIFT
 (0U)

	)

2469 
	#APBH_CHANNEL_CTRL_FREEZE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_FREEZE_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_FREEZE_CHANNEL_MASK
)

	)

2470 
	#APBH_CHANNEL_CTRL_RESET_CHANNEL_MASK
 (0xFFFF0000U)

	)

2471 
	#APBH_CHANNEL_CTRL_RESET_CHANNEL_SHIFT
 (16U)

	)

2472 
	#APBH_CHANNEL_CTRL_RESET_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_RESET_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_RESET_CHANNEL_MASK
)

	)

2475 
	#APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_MASK
 (0xFFFFU)

	)

2476 
	#APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_SHIFT
 (0U)

	)

2477 
	#APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_SET_FREEZE_CHANNEL_MASK
)

	)

2478 
	#APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_MASK
 (0xFFFF0000U)

	)

2479 
	#APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_SHIFT
 (16U)

	)

2480 
	#APBH_CHANNEL_CTRL_SET_RESET_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_SET_RESET_CHANNEL_MASK
)

	)

2483 
	#APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_MASK
 (0xFFFFU)

	)

2484 
	#APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_SHIFT
 (0U)

	)

2485 
	#APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_CLR_FREEZE_CHANNEL_MASK
)

	)

2486 
	#APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_MASK
 (0xFFFF0000U)

	)

2487 
	#APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_SHIFT
 (16U)

	)

2488 
	#APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_CLR_RESET_CHANNEL_MASK
)

	)

2491 
	#APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_MASK
 (0xFFFFU)

	)

2492 
	#APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_SHIFT
 (0U)

	)

2493 
	#APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_TOG_FREEZE_CHANNEL_MASK
)

	)

2494 
	#APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_MASK
 (0xFFFF0000U)

	)

2495 
	#APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_SHIFT
 (16U)

	)

2496 
	#APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_SHIFT
)Ë& 
APBH_CHANNEL_CTRL_TOG_RESET_CHANNEL_MASK
)

	)

2499 
	#APBH_DEVSEL_CH0_MASK
 (0x3U)

	)

2500 
	#APBH_DEVSEL_CH0_SHIFT
 (0U)

	)

2501 
	#APBH_DEVSEL_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH0_SHIFT
)Ë& 
APBH_DEVSEL_CH0_MASK
)

	)

2502 
	#APBH_DEVSEL_CH1_MASK
 (0xCU)

	)

2503 
	#APBH_DEVSEL_CH1_SHIFT
 (2U)

	)

2504 
	#APBH_DEVSEL_CH1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH1_SHIFT
)Ë& 
APBH_DEVSEL_CH1_MASK
)

	)

2505 
	#APBH_DEVSEL_CH2_MASK
 (0x30U)

	)

2506 
	#APBH_DEVSEL_CH2_SHIFT
 (4U)

	)

2507 
	#APBH_DEVSEL_CH2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH2_SHIFT
)Ë& 
APBH_DEVSEL_CH2_MASK
)

	)

2508 
	#APBH_DEVSEL_CH3_MASK
 (0xC0U)

	)

2509 
	#APBH_DEVSEL_CH3_SHIFT
 (6U)

	)

2510 
	#APBH_DEVSEL_CH3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH3_SHIFT
)Ë& 
APBH_DEVSEL_CH3_MASK
)

	)

2511 
	#APBH_DEVSEL_CH4_MASK
 (0x300U)

	)

2512 
	#APBH_DEVSEL_CH4_SHIFT
 (8U)

	)

2513 
	#APBH_DEVSEL_CH4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH4_SHIFT
)Ë& 
APBH_DEVSEL_CH4_MASK
)

	)

2514 
	#APBH_DEVSEL_CH5_MASK
 (0xC00U)

	)

2515 
	#APBH_DEVSEL_CH5_SHIFT
 (10U)

	)

2516 
	#APBH_DEVSEL_CH5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH5_SHIFT
)Ë& 
APBH_DEVSEL_CH5_MASK
)

	)

2517 
	#APBH_DEVSEL_CH6_MASK
 (0x3000U)

	)

2518 
	#APBH_DEVSEL_CH6_SHIFT
 (12U)

	)

2519 
	#APBH_DEVSEL_CH6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH6_SHIFT
)Ë& 
APBH_DEVSEL_CH6_MASK
)

	)

2520 
	#APBH_DEVSEL_CH7_MASK
 (0xC000U)

	)

2521 
	#APBH_DEVSEL_CH7_SHIFT
 (14U)

	)

2522 
	#APBH_DEVSEL_CH7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH7_SHIFT
)Ë& 
APBH_DEVSEL_CH7_MASK
)

	)

2523 
	#APBH_DEVSEL_CH8_MASK
 (0x30000U)

	)

2524 
	#APBH_DEVSEL_CH8_SHIFT
 (16U)

	)

2525 
	#APBH_DEVSEL_CH8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH8_SHIFT
)Ë& 
APBH_DEVSEL_CH8_MASK
)

	)

2526 
	#APBH_DEVSEL_CH9_MASK
 (0xC0000U)

	)

2527 
	#APBH_DEVSEL_CH9_SHIFT
 (18U)

	)

2528 
	#APBH_DEVSEL_CH9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH9_SHIFT
)Ë& 
APBH_DEVSEL_CH9_MASK
)

	)

2529 
	#APBH_DEVSEL_CH10_MASK
 (0x300000U)

	)

2530 
	#APBH_DEVSEL_CH10_SHIFT
 (20U)

	)

2531 
	#APBH_DEVSEL_CH10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH10_SHIFT
)Ë& 
APBH_DEVSEL_CH10_MASK
)

	)

2532 
	#APBH_DEVSEL_CH11_MASK
 (0xC00000U)

	)

2533 
	#APBH_DEVSEL_CH11_SHIFT
 (22U)

	)

2534 
	#APBH_DEVSEL_CH11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH11_SHIFT
)Ë& 
APBH_DEVSEL_CH11_MASK
)

	)

2535 
	#APBH_DEVSEL_CH12_MASK
 (0x3000000U)

	)

2536 
	#APBH_DEVSEL_CH12_SHIFT
 (24U)

	)

2537 
	#APBH_DEVSEL_CH12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH12_SHIFT
)Ë& 
APBH_DEVSEL_CH12_MASK
)

	)

2538 
	#APBH_DEVSEL_CH13_MASK
 (0xC000000U)

	)

2539 
	#APBH_DEVSEL_CH13_SHIFT
 (26U)

	)

2540 
	#APBH_DEVSEL_CH13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH13_SHIFT
)Ë& 
APBH_DEVSEL_CH13_MASK
)

	)

2541 
	#APBH_DEVSEL_CH14_MASK
 (0x30000000U)

	)

2542 
	#APBH_DEVSEL_CH14_SHIFT
 (28U)

	)

2543 
	#APBH_DEVSEL_CH14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH14_SHIFT
)Ë& 
APBH_DEVSEL_CH14_MASK
)

	)

2544 
	#APBH_DEVSEL_CH15_MASK
 (0xC0000000U)

	)

2545 
	#APBH_DEVSEL_CH15_SHIFT
 (30U)

	)

2546 
	#APBH_DEVSEL_CH15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEVSEL_CH15_SHIFT
)Ë& 
APBH_DEVSEL_CH15_MASK
)

	)

2549 
	#APBH_DMA_BURST_SIZE_CH0_MASK
 (0x3U)

	)

2550 
	#APBH_DMA_BURST_SIZE_CH0_SHIFT
 (0U)

	)

2551 
	#APBH_DMA_BURST_SIZE_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH0_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH0_MASK
)

	)

2552 
	#APBH_DMA_BURST_SIZE_CH1_MASK
 (0xCU)

	)

2553 
	#APBH_DMA_BURST_SIZE_CH1_SHIFT
 (2U)

	)

2554 
	#APBH_DMA_BURST_SIZE_CH1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH1_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH1_MASK
)

	)

2555 
	#APBH_DMA_BURST_SIZE_CH2_MASK
 (0x30U)

	)

2556 
	#APBH_DMA_BURST_SIZE_CH2_SHIFT
 (4U)

	)

2557 
	#APBH_DMA_BURST_SIZE_CH2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH2_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH2_MASK
)

	)

2558 
	#APBH_DMA_BURST_SIZE_CH3_MASK
 (0xC0U)

	)

2559 
	#APBH_DMA_BURST_SIZE_CH3_SHIFT
 (6U)

	)

2560 
	#APBH_DMA_BURST_SIZE_CH3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH3_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH3_MASK
)

	)

2561 
	#APBH_DMA_BURST_SIZE_CH4_MASK
 (0x300U)

	)

2562 
	#APBH_DMA_BURST_SIZE_CH4_SHIFT
 (8U)

	)

2563 
	#APBH_DMA_BURST_SIZE_CH4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH4_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH4_MASK
)

	)

2564 
	#APBH_DMA_BURST_SIZE_CH5_MASK
 (0xC00U)

	)

2565 
	#APBH_DMA_BURST_SIZE_CH5_SHIFT
 (10U)

	)

2566 
	#APBH_DMA_BURST_SIZE_CH5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH5_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH5_MASK
)

	)

2567 
	#APBH_DMA_BURST_SIZE_CH6_MASK
 (0x3000U)

	)

2568 
	#APBH_DMA_BURST_SIZE_CH6_SHIFT
 (12U)

	)

2569 
	#APBH_DMA_BURST_SIZE_CH6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH6_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH6_MASK
)

	)

2570 
	#APBH_DMA_BURST_SIZE_CH7_MASK
 (0xC000U)

	)

2571 
	#APBH_DMA_BURST_SIZE_CH7_SHIFT
 (14U)

	)

2572 
	#APBH_DMA_BURST_SIZE_CH7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH7_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH7_MASK
)

	)

2573 
	#APBH_DMA_BURST_SIZE_CH8_MASK
 (0x30000U)

	)

2574 
	#APBH_DMA_BURST_SIZE_CH8_SHIFT
 (16U)

	)

2575 
	#APBH_DMA_BURST_SIZE_CH8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH8_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH8_MASK
)

	)

2576 
	#APBH_DMA_BURST_SIZE_CH9_MASK
 (0xC0000U)

	)

2577 
	#APBH_DMA_BURST_SIZE_CH9_SHIFT
 (18U)

	)

2578 
	#APBH_DMA_BURST_SIZE_CH9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH9_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH9_MASK
)

	)

2579 
	#APBH_DMA_BURST_SIZE_CH10_MASK
 (0x300000U)

	)

2580 
	#APBH_DMA_BURST_SIZE_CH10_SHIFT
 (20U)

	)

2581 
	#APBH_DMA_BURST_SIZE_CH10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH10_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH10_MASK
)

	)

2582 
	#APBH_DMA_BURST_SIZE_CH11_MASK
 (0xC00000U)

	)

2583 
	#APBH_DMA_BURST_SIZE_CH11_SHIFT
 (22U)

	)

2584 
	#APBH_DMA_BURST_SIZE_CH11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH11_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH11_MASK
)

	)

2585 
	#APBH_DMA_BURST_SIZE_CH12_MASK
 (0x3000000U)

	)

2586 
	#APBH_DMA_BURST_SIZE_CH12_SHIFT
 (24U)

	)

2587 
	#APBH_DMA_BURST_SIZE_CH12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH12_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH12_MASK
)

	)

2588 
	#APBH_DMA_BURST_SIZE_CH13_MASK
 (0xC000000U)

	)

2589 
	#APBH_DMA_BURST_SIZE_CH13_SHIFT
 (26U)

	)

2590 
	#APBH_DMA_BURST_SIZE_CH13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH13_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH13_MASK
)

	)

2591 
	#APBH_DMA_BURST_SIZE_CH14_MASK
 (0x30000000U)

	)

2592 
	#APBH_DMA_BURST_SIZE_CH14_SHIFT
 (28U)

	)

2593 
	#APBH_DMA_BURST_SIZE_CH14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH14_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH14_MASK
)

	)

2594 
	#APBH_DMA_BURST_SIZE_CH15_MASK
 (0xC0000000U)

	)

2595 
	#APBH_DMA_BURST_SIZE_CH15_SHIFT
 (30U)

	)

2596 
	#APBH_DMA_BURST_SIZE_CH15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DMA_BURST_SIZE_CH15_SHIFT
)Ë& 
APBH_DMA_BURST_SIZE_CH15_MASK
)

	)

2599 
	#APBH_DEBUG_GPMI_ONE_FIFO_MASK
 (0x1U)

	)

2600 
	#APBH_DEBUG_GPMI_ONE_FIFO_SHIFT
 (0U)

	)

2601 
	#APBH_DEBUG_GPMI_ONE_FIFO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_DEBUG_GPMI_ONE_FIFO_SHIFT
)Ë& 
APBH_DEBUG_GPMI_ONE_FIFO_MASK
)

	)

2604 
	#APBH_CH0_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2605 
	#APBH_CH0_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2606 
	#APBH_CH0_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH0_CURCMDAR_CMD_ADDR_MASK
)

	)

2609 
	#APBH_CH0_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2610 
	#APBH_CH0_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2611 
	#APBH_CH0_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH0_NXTCMDAR_CMD_ADDR_MASK
)

	)

2614 
	#APBH_CH0_CMD_COMMAND_MASK
 (0x3U)

	)

2615 
	#APBH_CH0_CMD_COMMAND_SHIFT
 (0U)

	)

2616 
	#APBH_CH0_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH0_CMD_COMMAND_MASK
)

	)

2617 
	#APBH_CH0_CMD_CHAIN_MASK
 (0x4U)

	)

2618 
	#APBH_CH0_CMD_CHAIN_SHIFT
 (2U)

	)

2619 
	#APBH_CH0_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH0_CMD_CHAIN_MASK
)

	)

2620 
	#APBH_CH0_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

2621 
	#APBH_CH0_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

2622 
	#APBH_CH0_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH0_CMD_IRQONCMPLT_MASK
)

	)

2623 
	#APBH_CH0_CMD_NANDLOCK_MASK
 (0x10U)

	)

2624 
	#APBH_CH0_CMD_NANDLOCK_SHIFT
 (4U)

	)

2625 
	#APBH_CH0_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH0_CMD_NANDLOCK_MASK
)

	)

2626 
	#APBH_CH0_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

2627 
	#APBH_CH0_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

2628 
	#APBH_CH0_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH0_CMD_NANDWAIT4READY_MASK
)

	)

2629 
	#APBH_CH0_CMD_SEMAPHORE_MASK
 (0x40U)

	)

2630 
	#APBH_CH0_CMD_SEMAPHORE_SHIFT
 (6U)

	)

2631 
	#APBH_CH0_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH0_CMD_SEMAPHORE_MASK
)

	)

2632 
	#APBH_CH0_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

2633 
	#APBH_CH0_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

2634 
	#APBH_CH0_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH0_CMD_WAIT4ENDCMD_MASK
)

	)

2635 
	#APBH_CH0_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

2636 
	#APBH_CH0_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

2637 
	#APBH_CH0_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH0_CMD_HALTONTERMINATE_MASK
)

	)

2638 
	#APBH_CH0_CMD_CMDWORDS_MASK
 (0xF000U)

	)

2639 
	#APBH_CH0_CMD_CMDWORDS_SHIFT
 (12U)

	)

2640 
	#APBH_CH0_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH0_CMD_CMDWORDS_MASK
)

	)

2641 
	#APBH_CH0_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

2642 
	#APBH_CH0_CMD_XFER_COUNT_SHIFT
 (16U)

	)

2643 
	#APBH_CH0_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH0_CMD_XFER_COUNT_MASK
)

	)

2646 
	#APBH_CH0_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

2647 
	#APBH_CH0_BAR_ADDRESS_SHIFT
 (0U)

	)

2648 
	#APBH_CH0_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH0_BAR_ADDRESS_MASK
)

	)

2651 
	#APBH_CH0_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

2652 
	#APBH_CH0_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

2653 
	#APBH_CH0_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH0_SEMA_INCREMENT_SEMA_MASK
)

	)

2654 
	#APBH_CH0_SEMA_PHORE_MASK
 (0xFF0000U)

	)

2655 
	#APBH_CH0_SEMA_PHORE_SHIFT
 (16U)

	)

2656 
	#APBH_CH0_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH0_SEMA_PHORE_MASK
)

	)

2659 
	#APBH_CH0_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

2660 
	#APBH_CH0_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

2661 
	#APBH_CH0_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH0_DEBUG1_STATEMACHINE_MASK
)

	)

2662 
	#APBH_CH0_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

2663 
	#APBH_CH0_DEBUG1_RSVD1_SHIFT
 (5U)

	)

2664 
	#APBH_CH0_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH0_DEBUG1_RSVD1_MASK
)

	)

2665 
	#APBH_CH0_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

2666 
	#APBH_CH0_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

2667 
	#APBH_CH0_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH0_DEBUG1_WR_FIFO_FULL_MASK
)

	)

2668 
	#APBH_CH0_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

2669 
	#APBH_CH0_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

2670 
	#APBH_CH0_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH0_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

2671 
	#APBH_CH0_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

2672 
	#APBH_CH0_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

2673 
	#APBH_CH0_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH0_DEBUG1_RD_FIFO_FULL_MASK
)

	)

2674 
	#APBH_CH0_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

2675 
	#APBH_CH0_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

2676 
	#APBH_CH0_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH0_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

2677 
	#APBH_CH0_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

2678 
	#APBH_CH0_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

2679 
	#APBH_CH0_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH0_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

2680 
	#APBH_CH0_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

2681 
	#APBH_CH0_DEBUG1_LOCK_SHIFT
 (25U)

	)

2682 
	#APBH_CH0_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH0_DEBUG1_LOCK_MASK
)

	)

2683 
	#APBH_CH0_DEBUG1_READY_MASK
 (0x4000000U)

	)

2684 
	#APBH_CH0_DEBUG1_READY_SHIFT
 (26U)

	)

2685 
	#APBH_CH0_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH0_DEBUG1_READY_MASK
)

	)

2686 
	#APBH_CH0_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

2687 
	#APBH_CH0_DEBUG1_SENSE_SHIFT
 (27U)

	)

2688 
	#APBH_CH0_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH0_DEBUG1_SENSE_MASK
)

	)

2689 
	#APBH_CH0_DEBUG1_END_MASK
 (0x10000000U)

	)

2690 
	#APBH_CH0_DEBUG1_END_SHIFT
 (28U)

	)

2691 
	#APBH_CH0_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_END_SHIFT
)Ë& 
APBH_CH0_DEBUG1_END_MASK
)

	)

2692 
	#APBH_CH0_DEBUG1_KICK_MASK
 (0x20000000U)

	)

2693 
	#APBH_CH0_DEBUG1_KICK_SHIFT
 (29U)

	)

2694 
	#APBH_CH0_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH0_DEBUG1_KICK_MASK
)

	)

2695 
	#APBH_CH0_DEBUG1_BURST_MASK
 (0x40000000U)

	)

2696 
	#APBH_CH0_DEBUG1_BURST_SHIFT
 (30U)

	)

2697 
	#APBH_CH0_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH0_DEBUG1_BURST_MASK
)

	)

2698 
	#APBH_CH0_DEBUG1_REQ_MASK
 (0x80000000U)

	)

2699 
	#APBH_CH0_DEBUG1_REQ_SHIFT
 (31U)

	)

2700 
	#APBH_CH0_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH0_DEBUG1_REQ_MASK
)

	)

2703 
	#APBH_CH0_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

2704 
	#APBH_CH0_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

2705 
	#APBH_CH0_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH0_DEBUG2_AHB_BYTES_MASK
)

	)

2706 
	#APBH_CH0_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

2707 
	#APBH_CH0_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

2708 
	#APBH_CH0_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH0_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH0_DEBUG2_APB_BYTES_MASK
)

	)

2711 
	#APBH_CH1_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2712 
	#APBH_CH1_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2713 
	#APBH_CH1_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH1_CURCMDAR_CMD_ADDR_MASK
)

	)

2716 
	#APBH_CH1_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2717 
	#APBH_CH1_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2718 
	#APBH_CH1_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH1_NXTCMDAR_CMD_ADDR_MASK
)

	)

2721 
	#APBH_CH1_CMD_COMMAND_MASK
 (0x3U)

	)

2722 
	#APBH_CH1_CMD_COMMAND_SHIFT
 (0U)

	)

2723 
	#APBH_CH1_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH1_CMD_COMMAND_MASK
)

	)

2724 
	#APBH_CH1_CMD_CHAIN_MASK
 (0x4U)

	)

2725 
	#APBH_CH1_CMD_CHAIN_SHIFT
 (2U)

	)

2726 
	#APBH_CH1_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH1_CMD_CHAIN_MASK
)

	)

2727 
	#APBH_CH1_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

2728 
	#APBH_CH1_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

2729 
	#APBH_CH1_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH1_CMD_IRQONCMPLT_MASK
)

	)

2730 
	#APBH_CH1_CMD_NANDLOCK_MASK
 (0x10U)

	)

2731 
	#APBH_CH1_CMD_NANDLOCK_SHIFT
 (4U)

	)

2732 
	#APBH_CH1_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH1_CMD_NANDLOCK_MASK
)

	)

2733 
	#APBH_CH1_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

2734 
	#APBH_CH1_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

2735 
	#APBH_CH1_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH1_CMD_NANDWAIT4READY_MASK
)

	)

2736 
	#APBH_CH1_CMD_SEMAPHORE_MASK
 (0x40U)

	)

2737 
	#APBH_CH1_CMD_SEMAPHORE_SHIFT
 (6U)

	)

2738 
	#APBH_CH1_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH1_CMD_SEMAPHORE_MASK
)

	)

2739 
	#APBH_CH1_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

2740 
	#APBH_CH1_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

2741 
	#APBH_CH1_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH1_CMD_WAIT4ENDCMD_MASK
)

	)

2742 
	#APBH_CH1_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

2743 
	#APBH_CH1_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

2744 
	#APBH_CH1_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH1_CMD_HALTONTERMINATE_MASK
)

	)

2745 
	#APBH_CH1_CMD_CMDWORDS_MASK
 (0xF000U)

	)

2746 
	#APBH_CH1_CMD_CMDWORDS_SHIFT
 (12U)

	)

2747 
	#APBH_CH1_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH1_CMD_CMDWORDS_MASK
)

	)

2748 
	#APBH_CH1_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

2749 
	#APBH_CH1_CMD_XFER_COUNT_SHIFT
 (16U)

	)

2750 
	#APBH_CH1_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH1_CMD_XFER_COUNT_MASK
)

	)

2753 
	#APBH_CH1_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

2754 
	#APBH_CH1_BAR_ADDRESS_SHIFT
 (0U)

	)

2755 
	#APBH_CH1_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH1_BAR_ADDRESS_MASK
)

	)

2758 
	#APBH_CH1_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

2759 
	#APBH_CH1_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

2760 
	#APBH_CH1_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH1_SEMA_INCREMENT_SEMA_MASK
)

	)

2761 
	#APBH_CH1_SEMA_PHORE_MASK
 (0xFF0000U)

	)

2762 
	#APBH_CH1_SEMA_PHORE_SHIFT
 (16U)

	)

2763 
	#APBH_CH1_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH1_SEMA_PHORE_MASK
)

	)

2766 
	#APBH_CH1_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

2767 
	#APBH_CH1_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

2768 
	#APBH_CH1_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH1_DEBUG1_STATEMACHINE_MASK
)

	)

2769 
	#APBH_CH1_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

2770 
	#APBH_CH1_DEBUG1_RSVD1_SHIFT
 (5U)

	)

2771 
	#APBH_CH1_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH1_DEBUG1_RSVD1_MASK
)

	)

2772 
	#APBH_CH1_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

2773 
	#APBH_CH1_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

2774 
	#APBH_CH1_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH1_DEBUG1_WR_FIFO_FULL_MASK
)

	)

2775 
	#APBH_CH1_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

2776 
	#APBH_CH1_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

2777 
	#APBH_CH1_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH1_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

2778 
	#APBH_CH1_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

2779 
	#APBH_CH1_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

2780 
	#APBH_CH1_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH1_DEBUG1_RD_FIFO_FULL_MASK
)

	)

2781 
	#APBH_CH1_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

2782 
	#APBH_CH1_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

2783 
	#APBH_CH1_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH1_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

2784 
	#APBH_CH1_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

2785 
	#APBH_CH1_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

2786 
	#APBH_CH1_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH1_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

2787 
	#APBH_CH1_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

2788 
	#APBH_CH1_DEBUG1_LOCK_SHIFT
 (25U)

	)

2789 
	#APBH_CH1_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH1_DEBUG1_LOCK_MASK
)

	)

2790 
	#APBH_CH1_DEBUG1_READY_MASK
 (0x4000000U)

	)

2791 
	#APBH_CH1_DEBUG1_READY_SHIFT
 (26U)

	)

2792 
	#APBH_CH1_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH1_DEBUG1_READY_MASK
)

	)

2793 
	#APBH_CH1_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

2794 
	#APBH_CH1_DEBUG1_SENSE_SHIFT
 (27U)

	)

2795 
	#APBH_CH1_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH1_DEBUG1_SENSE_MASK
)

	)

2796 
	#APBH_CH1_DEBUG1_END_MASK
 (0x10000000U)

	)

2797 
	#APBH_CH1_DEBUG1_END_SHIFT
 (28U)

	)

2798 
	#APBH_CH1_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_END_SHIFT
)Ë& 
APBH_CH1_DEBUG1_END_MASK
)

	)

2799 
	#APBH_CH1_DEBUG1_KICK_MASK
 (0x20000000U)

	)

2800 
	#APBH_CH1_DEBUG1_KICK_SHIFT
 (29U)

	)

2801 
	#APBH_CH1_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH1_DEBUG1_KICK_MASK
)

	)

2802 
	#APBH_CH1_DEBUG1_BURST_MASK
 (0x40000000U)

	)

2803 
	#APBH_CH1_DEBUG1_BURST_SHIFT
 (30U)

	)

2804 
	#APBH_CH1_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH1_DEBUG1_BURST_MASK
)

	)

2805 
	#APBH_CH1_DEBUG1_REQ_MASK
 (0x80000000U)

	)

2806 
	#APBH_CH1_DEBUG1_REQ_SHIFT
 (31U)

	)

2807 
	#APBH_CH1_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH1_DEBUG1_REQ_MASK
)

	)

2810 
	#APBH_CH1_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

2811 
	#APBH_CH1_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

2812 
	#APBH_CH1_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH1_DEBUG2_AHB_BYTES_MASK
)

	)

2813 
	#APBH_CH1_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

2814 
	#APBH_CH1_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

2815 
	#APBH_CH1_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH1_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH1_DEBUG2_APB_BYTES_MASK
)

	)

2818 
	#APBH_CH2_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2819 
	#APBH_CH2_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2820 
	#APBH_CH2_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH2_CURCMDAR_CMD_ADDR_MASK
)

	)

2823 
	#APBH_CH2_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2824 
	#APBH_CH2_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2825 
	#APBH_CH2_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH2_NXTCMDAR_CMD_ADDR_MASK
)

	)

2828 
	#APBH_CH2_CMD_COMMAND_MASK
 (0x3U)

	)

2829 
	#APBH_CH2_CMD_COMMAND_SHIFT
 (0U)

	)

2830 
	#APBH_CH2_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH2_CMD_COMMAND_MASK
)

	)

2831 
	#APBH_CH2_CMD_CHAIN_MASK
 (0x4U)

	)

2832 
	#APBH_CH2_CMD_CHAIN_SHIFT
 (2U)

	)

2833 
	#APBH_CH2_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH2_CMD_CHAIN_MASK
)

	)

2834 
	#APBH_CH2_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

2835 
	#APBH_CH2_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

2836 
	#APBH_CH2_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH2_CMD_IRQONCMPLT_MASK
)

	)

2837 
	#APBH_CH2_CMD_NANDLOCK_MASK
 (0x10U)

	)

2838 
	#APBH_CH2_CMD_NANDLOCK_SHIFT
 (4U)

	)

2839 
	#APBH_CH2_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH2_CMD_NANDLOCK_MASK
)

	)

2840 
	#APBH_CH2_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

2841 
	#APBH_CH2_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

2842 
	#APBH_CH2_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH2_CMD_NANDWAIT4READY_MASK
)

	)

2843 
	#APBH_CH2_CMD_SEMAPHORE_MASK
 (0x40U)

	)

2844 
	#APBH_CH2_CMD_SEMAPHORE_SHIFT
 (6U)

	)

2845 
	#APBH_CH2_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH2_CMD_SEMAPHORE_MASK
)

	)

2846 
	#APBH_CH2_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

2847 
	#APBH_CH2_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

2848 
	#APBH_CH2_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH2_CMD_WAIT4ENDCMD_MASK
)

	)

2849 
	#APBH_CH2_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

2850 
	#APBH_CH2_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

2851 
	#APBH_CH2_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH2_CMD_HALTONTERMINATE_MASK
)

	)

2852 
	#APBH_CH2_CMD_CMDWORDS_MASK
 (0xF000U)

	)

2853 
	#APBH_CH2_CMD_CMDWORDS_SHIFT
 (12U)

	)

2854 
	#APBH_CH2_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH2_CMD_CMDWORDS_MASK
)

	)

2855 
	#APBH_CH2_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

2856 
	#APBH_CH2_CMD_XFER_COUNT_SHIFT
 (16U)

	)

2857 
	#APBH_CH2_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH2_CMD_XFER_COUNT_MASK
)

	)

2860 
	#APBH_CH2_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

2861 
	#APBH_CH2_BAR_ADDRESS_SHIFT
 (0U)

	)

2862 
	#APBH_CH2_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH2_BAR_ADDRESS_MASK
)

	)

2865 
	#APBH_CH2_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

2866 
	#APBH_CH2_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

2867 
	#APBH_CH2_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH2_SEMA_INCREMENT_SEMA_MASK
)

	)

2868 
	#APBH_CH2_SEMA_PHORE_MASK
 (0xFF0000U)

	)

2869 
	#APBH_CH2_SEMA_PHORE_SHIFT
 (16U)

	)

2870 
	#APBH_CH2_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH2_SEMA_PHORE_MASK
)

	)

2873 
	#APBH_CH2_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

2874 
	#APBH_CH2_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

2875 
	#APBH_CH2_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH2_DEBUG1_STATEMACHINE_MASK
)

	)

2876 
	#APBH_CH2_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

2877 
	#APBH_CH2_DEBUG1_RSVD1_SHIFT
 (5U)

	)

2878 
	#APBH_CH2_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH2_DEBUG1_RSVD1_MASK
)

	)

2879 
	#APBH_CH2_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

2880 
	#APBH_CH2_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

2881 
	#APBH_CH2_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH2_DEBUG1_WR_FIFO_FULL_MASK
)

	)

2882 
	#APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

2883 
	#APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

2884 
	#APBH_CH2_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

2885 
	#APBH_CH2_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

2886 
	#APBH_CH2_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

2887 
	#APBH_CH2_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH2_DEBUG1_RD_FIFO_FULL_MASK
)

	)

2888 
	#APBH_CH2_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

2889 
	#APBH_CH2_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

2890 
	#APBH_CH2_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH2_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

2891 
	#APBH_CH2_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

2892 
	#APBH_CH2_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

2893 
	#APBH_CH2_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH2_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

2894 
	#APBH_CH2_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

2895 
	#APBH_CH2_DEBUG1_LOCK_SHIFT
 (25U)

	)

2896 
	#APBH_CH2_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH2_DEBUG1_LOCK_MASK
)

	)

2897 
	#APBH_CH2_DEBUG1_READY_MASK
 (0x4000000U)

	)

2898 
	#APBH_CH2_DEBUG1_READY_SHIFT
 (26U)

	)

2899 
	#APBH_CH2_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH2_DEBUG1_READY_MASK
)

	)

2900 
	#APBH_CH2_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

2901 
	#APBH_CH2_DEBUG1_SENSE_SHIFT
 (27U)

	)

2902 
	#APBH_CH2_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH2_DEBUG1_SENSE_MASK
)

	)

2903 
	#APBH_CH2_DEBUG1_END_MASK
 (0x10000000U)

	)

2904 
	#APBH_CH2_DEBUG1_END_SHIFT
 (28U)

	)

2905 
	#APBH_CH2_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_END_SHIFT
)Ë& 
APBH_CH2_DEBUG1_END_MASK
)

	)

2906 
	#APBH_CH2_DEBUG1_KICK_MASK
 (0x20000000U)

	)

2907 
	#APBH_CH2_DEBUG1_KICK_SHIFT
 (29U)

	)

2908 
	#APBH_CH2_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH2_DEBUG1_KICK_MASK
)

	)

2909 
	#APBH_CH2_DEBUG1_BURST_MASK
 (0x40000000U)

	)

2910 
	#APBH_CH2_DEBUG1_BURST_SHIFT
 (30U)

	)

2911 
	#APBH_CH2_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH2_DEBUG1_BURST_MASK
)

	)

2912 
	#APBH_CH2_DEBUG1_REQ_MASK
 (0x80000000U)

	)

2913 
	#APBH_CH2_DEBUG1_REQ_SHIFT
 (31U)

	)

2914 
	#APBH_CH2_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH2_DEBUG1_REQ_MASK
)

	)

2917 
	#APBH_CH2_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

2918 
	#APBH_CH2_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

2919 
	#APBH_CH2_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH2_DEBUG2_AHB_BYTES_MASK
)

	)

2920 
	#APBH_CH2_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

2921 
	#APBH_CH2_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

2922 
	#APBH_CH2_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH2_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH2_DEBUG2_APB_BYTES_MASK
)

	)

2925 
	#APBH_CH3_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2926 
	#APBH_CH3_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2927 
	#APBH_CH3_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH3_CURCMDAR_CMD_ADDR_MASK
)

	)

2930 
	#APBH_CH3_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

2931 
	#APBH_CH3_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

2932 
	#APBH_CH3_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH3_NXTCMDAR_CMD_ADDR_MASK
)

	)

2935 
	#APBH_CH3_CMD_COMMAND_MASK
 (0x3U)

	)

2936 
	#APBH_CH3_CMD_COMMAND_SHIFT
 (0U)

	)

2937 
	#APBH_CH3_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH3_CMD_COMMAND_MASK
)

	)

2938 
	#APBH_CH3_CMD_CHAIN_MASK
 (0x4U)

	)

2939 
	#APBH_CH3_CMD_CHAIN_SHIFT
 (2U)

	)

2940 
	#APBH_CH3_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH3_CMD_CHAIN_MASK
)

	)

2941 
	#APBH_CH3_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

2942 
	#APBH_CH3_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

2943 
	#APBH_CH3_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH3_CMD_IRQONCMPLT_MASK
)

	)

2944 
	#APBH_CH3_CMD_NANDLOCK_MASK
 (0x10U)

	)

2945 
	#APBH_CH3_CMD_NANDLOCK_SHIFT
 (4U)

	)

2946 
	#APBH_CH3_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH3_CMD_NANDLOCK_MASK
)

	)

2947 
	#APBH_CH3_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

2948 
	#APBH_CH3_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

2949 
	#APBH_CH3_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH3_CMD_NANDWAIT4READY_MASK
)

	)

2950 
	#APBH_CH3_CMD_SEMAPHORE_MASK
 (0x40U)

	)

2951 
	#APBH_CH3_CMD_SEMAPHORE_SHIFT
 (6U)

	)

2952 
	#APBH_CH3_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH3_CMD_SEMAPHORE_MASK
)

	)

2953 
	#APBH_CH3_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

2954 
	#APBH_CH3_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

2955 
	#APBH_CH3_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH3_CMD_WAIT4ENDCMD_MASK
)

	)

2956 
	#APBH_CH3_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

2957 
	#APBH_CH3_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

2958 
	#APBH_CH3_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH3_CMD_HALTONTERMINATE_MASK
)

	)

2959 
	#APBH_CH3_CMD_CMDWORDS_MASK
 (0xF000U)

	)

2960 
	#APBH_CH3_CMD_CMDWORDS_SHIFT
 (12U)

	)

2961 
	#APBH_CH3_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH3_CMD_CMDWORDS_MASK
)

	)

2962 
	#APBH_CH3_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

2963 
	#APBH_CH3_CMD_XFER_COUNT_SHIFT
 (16U)

	)

2964 
	#APBH_CH3_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH3_CMD_XFER_COUNT_MASK
)

	)

2967 
	#APBH_CH3_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

2968 
	#APBH_CH3_BAR_ADDRESS_SHIFT
 (0U)

	)

2969 
	#APBH_CH3_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH3_BAR_ADDRESS_MASK
)

	)

2972 
	#APBH_CH3_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

2973 
	#APBH_CH3_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

2974 
	#APBH_CH3_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH3_SEMA_INCREMENT_SEMA_MASK
)

	)

2975 
	#APBH_CH3_SEMA_PHORE_MASK
 (0xFF0000U)

	)

2976 
	#APBH_CH3_SEMA_PHORE_SHIFT
 (16U)

	)

2977 
	#APBH_CH3_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH3_SEMA_PHORE_MASK
)

	)

2980 
	#APBH_CH3_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

2981 
	#APBH_CH3_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

2982 
	#APBH_CH3_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH3_DEBUG1_STATEMACHINE_MASK
)

	)

2983 
	#APBH_CH3_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

2984 
	#APBH_CH3_DEBUG1_RSVD1_SHIFT
 (5U)

	)

2985 
	#APBH_CH3_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH3_DEBUG1_RSVD1_MASK
)

	)

2986 
	#APBH_CH3_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

2987 
	#APBH_CH3_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

2988 
	#APBH_CH3_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH3_DEBUG1_WR_FIFO_FULL_MASK
)

	)

2989 
	#APBH_CH3_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

2990 
	#APBH_CH3_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

2991 
	#APBH_CH3_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH3_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

2992 
	#APBH_CH3_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

2993 
	#APBH_CH3_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

2994 
	#APBH_CH3_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH3_DEBUG1_RD_FIFO_FULL_MASK
)

	)

2995 
	#APBH_CH3_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

2996 
	#APBH_CH3_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

2997 
	#APBH_CH3_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH3_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

2998 
	#APBH_CH3_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

2999 
	#APBH_CH3_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3000 
	#APBH_CH3_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH3_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3001 
	#APBH_CH3_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3002 
	#APBH_CH3_DEBUG1_LOCK_SHIFT
 (25U)

	)

3003 
	#APBH_CH3_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH3_DEBUG1_LOCK_MASK
)

	)

3004 
	#APBH_CH3_DEBUG1_READY_MASK
 (0x4000000U)

	)

3005 
	#APBH_CH3_DEBUG1_READY_SHIFT
 (26U)

	)

3006 
	#APBH_CH3_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH3_DEBUG1_READY_MASK
)

	)

3007 
	#APBH_CH3_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3008 
	#APBH_CH3_DEBUG1_SENSE_SHIFT
 (27U)

	)

3009 
	#APBH_CH3_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH3_DEBUG1_SENSE_MASK
)

	)

3010 
	#APBH_CH3_DEBUG1_END_MASK
 (0x10000000U)

	)

3011 
	#APBH_CH3_DEBUG1_END_SHIFT
 (28U)

	)

3012 
	#APBH_CH3_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_END_SHIFT
)Ë& 
APBH_CH3_DEBUG1_END_MASK
)

	)

3013 
	#APBH_CH3_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3014 
	#APBH_CH3_DEBUG1_KICK_SHIFT
 (29U)

	)

3015 
	#APBH_CH3_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH3_DEBUG1_KICK_MASK
)

	)

3016 
	#APBH_CH3_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3017 
	#APBH_CH3_DEBUG1_BURST_SHIFT
 (30U)

	)

3018 
	#APBH_CH3_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH3_DEBUG1_BURST_MASK
)

	)

3019 
	#APBH_CH3_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3020 
	#APBH_CH3_DEBUG1_REQ_SHIFT
 (31U)

	)

3021 
	#APBH_CH3_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH3_DEBUG1_REQ_MASK
)

	)

3024 
	#APBH_CH3_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3025 
	#APBH_CH3_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3026 
	#APBH_CH3_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH3_DEBUG2_AHB_BYTES_MASK
)

	)

3027 
	#APBH_CH3_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3028 
	#APBH_CH3_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3029 
	#APBH_CH3_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH3_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH3_DEBUG2_APB_BYTES_MASK
)

	)

3032 
	#APBH_CH4_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3033 
	#APBH_CH4_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3034 
	#APBH_CH4_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH4_CURCMDAR_CMD_ADDR_MASK
)

	)

3037 
	#APBH_CH4_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3038 
	#APBH_CH4_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3039 
	#APBH_CH4_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH4_NXTCMDAR_CMD_ADDR_MASK
)

	)

3042 
	#APBH_CH4_CMD_COMMAND_MASK
 (0x3U)

	)

3043 
	#APBH_CH4_CMD_COMMAND_SHIFT
 (0U)

	)

3044 
	#APBH_CH4_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH4_CMD_COMMAND_MASK
)

	)

3045 
	#APBH_CH4_CMD_CHAIN_MASK
 (0x4U)

	)

3046 
	#APBH_CH4_CMD_CHAIN_SHIFT
 (2U)

	)

3047 
	#APBH_CH4_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH4_CMD_CHAIN_MASK
)

	)

3048 
	#APBH_CH4_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3049 
	#APBH_CH4_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3050 
	#APBH_CH4_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH4_CMD_IRQONCMPLT_MASK
)

	)

3051 
	#APBH_CH4_CMD_NANDLOCK_MASK
 (0x10U)

	)

3052 
	#APBH_CH4_CMD_NANDLOCK_SHIFT
 (4U)

	)

3053 
	#APBH_CH4_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH4_CMD_NANDLOCK_MASK
)

	)

3054 
	#APBH_CH4_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3055 
	#APBH_CH4_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3056 
	#APBH_CH4_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH4_CMD_NANDWAIT4READY_MASK
)

	)

3057 
	#APBH_CH4_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3058 
	#APBH_CH4_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3059 
	#APBH_CH4_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH4_CMD_SEMAPHORE_MASK
)

	)

3060 
	#APBH_CH4_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3061 
	#APBH_CH4_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3062 
	#APBH_CH4_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH4_CMD_WAIT4ENDCMD_MASK
)

	)

3063 
	#APBH_CH4_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3064 
	#APBH_CH4_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3065 
	#APBH_CH4_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH4_CMD_HALTONTERMINATE_MASK
)

	)

3066 
	#APBH_CH4_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3067 
	#APBH_CH4_CMD_CMDWORDS_SHIFT
 (12U)

	)

3068 
	#APBH_CH4_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH4_CMD_CMDWORDS_MASK
)

	)

3069 
	#APBH_CH4_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3070 
	#APBH_CH4_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3071 
	#APBH_CH4_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH4_CMD_XFER_COUNT_MASK
)

	)

3074 
	#APBH_CH4_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3075 
	#APBH_CH4_BAR_ADDRESS_SHIFT
 (0U)

	)

3076 
	#APBH_CH4_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH4_BAR_ADDRESS_MASK
)

	)

3079 
	#APBH_CH4_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3080 
	#APBH_CH4_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3081 
	#APBH_CH4_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH4_SEMA_INCREMENT_SEMA_MASK
)

	)

3082 
	#APBH_CH4_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3083 
	#APBH_CH4_SEMA_PHORE_SHIFT
 (16U)

	)

3084 
	#APBH_CH4_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH4_SEMA_PHORE_MASK
)

	)

3087 
	#APBH_CH4_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3088 
	#APBH_CH4_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3089 
	#APBH_CH4_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH4_DEBUG1_STATEMACHINE_MASK
)

	)

3090 
	#APBH_CH4_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3091 
	#APBH_CH4_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3092 
	#APBH_CH4_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH4_DEBUG1_RSVD1_MASK
)

	)

3093 
	#APBH_CH4_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3094 
	#APBH_CH4_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3095 
	#APBH_CH4_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH4_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3096 
	#APBH_CH4_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3097 
	#APBH_CH4_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3098 
	#APBH_CH4_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH4_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3099 
	#APBH_CH4_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3100 
	#APBH_CH4_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3101 
	#APBH_CH4_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH4_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3102 
	#APBH_CH4_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3103 
	#APBH_CH4_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3104 
	#APBH_CH4_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH4_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3105 
	#APBH_CH4_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3106 
	#APBH_CH4_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3107 
	#APBH_CH4_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH4_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3108 
	#APBH_CH4_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3109 
	#APBH_CH4_DEBUG1_LOCK_SHIFT
 (25U)

	)

3110 
	#APBH_CH4_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH4_DEBUG1_LOCK_MASK
)

	)

3111 
	#APBH_CH4_DEBUG1_READY_MASK
 (0x4000000U)

	)

3112 
	#APBH_CH4_DEBUG1_READY_SHIFT
 (26U)

	)

3113 
	#APBH_CH4_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH4_DEBUG1_READY_MASK
)

	)

3114 
	#APBH_CH4_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3115 
	#APBH_CH4_DEBUG1_SENSE_SHIFT
 (27U)

	)

3116 
	#APBH_CH4_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH4_DEBUG1_SENSE_MASK
)

	)

3117 
	#APBH_CH4_DEBUG1_END_MASK
 (0x10000000U)

	)

3118 
	#APBH_CH4_DEBUG1_END_SHIFT
 (28U)

	)

3119 
	#APBH_CH4_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_END_SHIFT
)Ë& 
APBH_CH4_DEBUG1_END_MASK
)

	)

3120 
	#APBH_CH4_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3121 
	#APBH_CH4_DEBUG1_KICK_SHIFT
 (29U)

	)

3122 
	#APBH_CH4_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH4_DEBUG1_KICK_MASK
)

	)

3123 
	#APBH_CH4_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3124 
	#APBH_CH4_DEBUG1_BURST_SHIFT
 (30U)

	)

3125 
	#APBH_CH4_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH4_DEBUG1_BURST_MASK
)

	)

3126 
	#APBH_CH4_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3127 
	#APBH_CH4_DEBUG1_REQ_SHIFT
 (31U)

	)

3128 
	#APBH_CH4_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH4_DEBUG1_REQ_MASK
)

	)

3131 
	#APBH_CH4_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3132 
	#APBH_CH4_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3133 
	#APBH_CH4_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH4_DEBUG2_AHB_BYTES_MASK
)

	)

3134 
	#APBH_CH4_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3135 
	#APBH_CH4_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3136 
	#APBH_CH4_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH4_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH4_DEBUG2_APB_BYTES_MASK
)

	)

3139 
	#APBH_CH5_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3140 
	#APBH_CH5_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3141 
	#APBH_CH5_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH5_CURCMDAR_CMD_ADDR_MASK
)

	)

3144 
	#APBH_CH5_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3145 
	#APBH_CH5_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3146 
	#APBH_CH5_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH5_NXTCMDAR_CMD_ADDR_MASK
)

	)

3149 
	#APBH_CH5_CMD_COMMAND_MASK
 (0x3U)

	)

3150 
	#APBH_CH5_CMD_COMMAND_SHIFT
 (0U)

	)

3151 
	#APBH_CH5_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH5_CMD_COMMAND_MASK
)

	)

3152 
	#APBH_CH5_CMD_CHAIN_MASK
 (0x4U)

	)

3153 
	#APBH_CH5_CMD_CHAIN_SHIFT
 (2U)

	)

3154 
	#APBH_CH5_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH5_CMD_CHAIN_MASK
)

	)

3155 
	#APBH_CH5_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3156 
	#APBH_CH5_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3157 
	#APBH_CH5_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH5_CMD_IRQONCMPLT_MASK
)

	)

3158 
	#APBH_CH5_CMD_NANDLOCK_MASK
 (0x10U)

	)

3159 
	#APBH_CH5_CMD_NANDLOCK_SHIFT
 (4U)

	)

3160 
	#APBH_CH5_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH5_CMD_NANDLOCK_MASK
)

	)

3161 
	#APBH_CH5_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3162 
	#APBH_CH5_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3163 
	#APBH_CH5_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH5_CMD_NANDWAIT4READY_MASK
)

	)

3164 
	#APBH_CH5_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3165 
	#APBH_CH5_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3166 
	#APBH_CH5_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH5_CMD_SEMAPHORE_MASK
)

	)

3167 
	#APBH_CH5_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3168 
	#APBH_CH5_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3169 
	#APBH_CH5_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH5_CMD_WAIT4ENDCMD_MASK
)

	)

3170 
	#APBH_CH5_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3171 
	#APBH_CH5_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3172 
	#APBH_CH5_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH5_CMD_HALTONTERMINATE_MASK
)

	)

3173 
	#APBH_CH5_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3174 
	#APBH_CH5_CMD_CMDWORDS_SHIFT
 (12U)

	)

3175 
	#APBH_CH5_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH5_CMD_CMDWORDS_MASK
)

	)

3176 
	#APBH_CH5_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3177 
	#APBH_CH5_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3178 
	#APBH_CH5_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH5_CMD_XFER_COUNT_MASK
)

	)

3181 
	#APBH_CH5_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3182 
	#APBH_CH5_BAR_ADDRESS_SHIFT
 (0U)

	)

3183 
	#APBH_CH5_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH5_BAR_ADDRESS_MASK
)

	)

3186 
	#APBH_CH5_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3187 
	#APBH_CH5_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3188 
	#APBH_CH5_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH5_SEMA_INCREMENT_SEMA_MASK
)

	)

3189 
	#APBH_CH5_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3190 
	#APBH_CH5_SEMA_PHORE_SHIFT
 (16U)

	)

3191 
	#APBH_CH5_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH5_SEMA_PHORE_MASK
)

	)

3194 
	#APBH_CH5_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3195 
	#APBH_CH5_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3196 
	#APBH_CH5_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH5_DEBUG1_STATEMACHINE_MASK
)

	)

3197 
	#APBH_CH5_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3198 
	#APBH_CH5_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3199 
	#APBH_CH5_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH5_DEBUG1_RSVD1_MASK
)

	)

3200 
	#APBH_CH5_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3201 
	#APBH_CH5_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3202 
	#APBH_CH5_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH5_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3203 
	#APBH_CH5_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3204 
	#APBH_CH5_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3205 
	#APBH_CH5_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH5_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3206 
	#APBH_CH5_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3207 
	#APBH_CH5_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3208 
	#APBH_CH5_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH5_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3209 
	#APBH_CH5_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3210 
	#APBH_CH5_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3211 
	#APBH_CH5_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH5_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3212 
	#APBH_CH5_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3213 
	#APBH_CH5_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3214 
	#APBH_CH5_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH5_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3215 
	#APBH_CH5_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3216 
	#APBH_CH5_DEBUG1_LOCK_SHIFT
 (25U)

	)

3217 
	#APBH_CH5_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH5_DEBUG1_LOCK_MASK
)

	)

3218 
	#APBH_CH5_DEBUG1_READY_MASK
 (0x4000000U)

	)

3219 
	#APBH_CH5_DEBUG1_READY_SHIFT
 (26U)

	)

3220 
	#APBH_CH5_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH5_DEBUG1_READY_MASK
)

	)

3221 
	#APBH_CH5_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3222 
	#APBH_CH5_DEBUG1_SENSE_SHIFT
 (27U)

	)

3223 
	#APBH_CH5_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH5_DEBUG1_SENSE_MASK
)

	)

3224 
	#APBH_CH5_DEBUG1_END_MASK
 (0x10000000U)

	)

3225 
	#APBH_CH5_DEBUG1_END_SHIFT
 (28U)

	)

3226 
	#APBH_CH5_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_END_SHIFT
)Ë& 
APBH_CH5_DEBUG1_END_MASK
)

	)

3227 
	#APBH_CH5_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3228 
	#APBH_CH5_DEBUG1_KICK_SHIFT
 (29U)

	)

3229 
	#APBH_CH5_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH5_DEBUG1_KICK_MASK
)

	)

3230 
	#APBH_CH5_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3231 
	#APBH_CH5_DEBUG1_BURST_SHIFT
 (30U)

	)

3232 
	#APBH_CH5_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH5_DEBUG1_BURST_MASK
)

	)

3233 
	#APBH_CH5_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3234 
	#APBH_CH5_DEBUG1_REQ_SHIFT
 (31U)

	)

3235 
	#APBH_CH5_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH5_DEBUG1_REQ_MASK
)

	)

3238 
	#APBH_CH5_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3239 
	#APBH_CH5_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3240 
	#APBH_CH5_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH5_DEBUG2_AHB_BYTES_MASK
)

	)

3241 
	#APBH_CH5_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3242 
	#APBH_CH5_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3243 
	#APBH_CH5_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH5_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH5_DEBUG2_APB_BYTES_MASK
)

	)

3246 
	#APBH_CH6_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3247 
	#APBH_CH6_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3248 
	#APBH_CH6_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH6_CURCMDAR_CMD_ADDR_MASK
)

	)

3251 
	#APBH_CH6_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3252 
	#APBH_CH6_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3253 
	#APBH_CH6_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH6_NXTCMDAR_CMD_ADDR_MASK
)

	)

3256 
	#APBH_CH6_CMD_COMMAND_MASK
 (0x3U)

	)

3257 
	#APBH_CH6_CMD_COMMAND_SHIFT
 (0U)

	)

3258 
	#APBH_CH6_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH6_CMD_COMMAND_MASK
)

	)

3259 
	#APBH_CH6_CMD_CHAIN_MASK
 (0x4U)

	)

3260 
	#APBH_CH6_CMD_CHAIN_SHIFT
 (2U)

	)

3261 
	#APBH_CH6_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH6_CMD_CHAIN_MASK
)

	)

3262 
	#APBH_CH6_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3263 
	#APBH_CH6_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3264 
	#APBH_CH6_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH6_CMD_IRQONCMPLT_MASK
)

	)

3265 
	#APBH_CH6_CMD_NANDLOCK_MASK
 (0x10U)

	)

3266 
	#APBH_CH6_CMD_NANDLOCK_SHIFT
 (4U)

	)

3267 
	#APBH_CH6_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH6_CMD_NANDLOCK_MASK
)

	)

3268 
	#APBH_CH6_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3269 
	#APBH_CH6_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3270 
	#APBH_CH6_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH6_CMD_NANDWAIT4READY_MASK
)

	)

3271 
	#APBH_CH6_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3272 
	#APBH_CH6_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3273 
	#APBH_CH6_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH6_CMD_SEMAPHORE_MASK
)

	)

3274 
	#APBH_CH6_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3275 
	#APBH_CH6_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3276 
	#APBH_CH6_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH6_CMD_WAIT4ENDCMD_MASK
)

	)

3277 
	#APBH_CH6_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3278 
	#APBH_CH6_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3279 
	#APBH_CH6_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH6_CMD_HALTONTERMINATE_MASK
)

	)

3280 
	#APBH_CH6_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3281 
	#APBH_CH6_CMD_CMDWORDS_SHIFT
 (12U)

	)

3282 
	#APBH_CH6_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH6_CMD_CMDWORDS_MASK
)

	)

3283 
	#APBH_CH6_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3284 
	#APBH_CH6_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3285 
	#APBH_CH6_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH6_CMD_XFER_COUNT_MASK
)

	)

3288 
	#APBH_CH6_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3289 
	#APBH_CH6_BAR_ADDRESS_SHIFT
 (0U)

	)

3290 
	#APBH_CH6_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH6_BAR_ADDRESS_MASK
)

	)

3293 
	#APBH_CH6_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3294 
	#APBH_CH6_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3295 
	#APBH_CH6_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH6_SEMA_INCREMENT_SEMA_MASK
)

	)

3296 
	#APBH_CH6_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3297 
	#APBH_CH6_SEMA_PHORE_SHIFT
 (16U)

	)

3298 
	#APBH_CH6_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH6_SEMA_PHORE_MASK
)

	)

3301 
	#APBH_CH6_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3302 
	#APBH_CH6_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3303 
	#APBH_CH6_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH6_DEBUG1_STATEMACHINE_MASK
)

	)

3304 
	#APBH_CH6_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3305 
	#APBH_CH6_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3306 
	#APBH_CH6_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH6_DEBUG1_RSVD1_MASK
)

	)

3307 
	#APBH_CH6_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3308 
	#APBH_CH6_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3309 
	#APBH_CH6_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH6_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3310 
	#APBH_CH6_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3311 
	#APBH_CH6_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3312 
	#APBH_CH6_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH6_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3313 
	#APBH_CH6_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3314 
	#APBH_CH6_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3315 
	#APBH_CH6_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH6_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3316 
	#APBH_CH6_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3317 
	#APBH_CH6_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3318 
	#APBH_CH6_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH6_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3319 
	#APBH_CH6_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3320 
	#APBH_CH6_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3321 
	#APBH_CH6_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH6_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3322 
	#APBH_CH6_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3323 
	#APBH_CH6_DEBUG1_LOCK_SHIFT
 (25U)

	)

3324 
	#APBH_CH6_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH6_DEBUG1_LOCK_MASK
)

	)

3325 
	#APBH_CH6_DEBUG1_READY_MASK
 (0x4000000U)

	)

3326 
	#APBH_CH6_DEBUG1_READY_SHIFT
 (26U)

	)

3327 
	#APBH_CH6_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH6_DEBUG1_READY_MASK
)

	)

3328 
	#APBH_CH6_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3329 
	#APBH_CH6_DEBUG1_SENSE_SHIFT
 (27U)

	)

3330 
	#APBH_CH6_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH6_DEBUG1_SENSE_MASK
)

	)

3331 
	#APBH_CH6_DEBUG1_END_MASK
 (0x10000000U)

	)

3332 
	#APBH_CH6_DEBUG1_END_SHIFT
 (28U)

	)

3333 
	#APBH_CH6_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_END_SHIFT
)Ë& 
APBH_CH6_DEBUG1_END_MASK
)

	)

3334 
	#APBH_CH6_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3335 
	#APBH_CH6_DEBUG1_KICK_SHIFT
 (29U)

	)

3336 
	#APBH_CH6_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH6_DEBUG1_KICK_MASK
)

	)

3337 
	#APBH_CH6_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3338 
	#APBH_CH6_DEBUG1_BURST_SHIFT
 (30U)

	)

3339 
	#APBH_CH6_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH6_DEBUG1_BURST_MASK
)

	)

3340 
	#APBH_CH6_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3341 
	#APBH_CH6_DEBUG1_REQ_SHIFT
 (31U)

	)

3342 
	#APBH_CH6_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH6_DEBUG1_REQ_MASK
)

	)

3345 
	#APBH_CH6_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3346 
	#APBH_CH6_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3347 
	#APBH_CH6_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH6_DEBUG2_AHB_BYTES_MASK
)

	)

3348 
	#APBH_CH6_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3349 
	#APBH_CH6_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3350 
	#APBH_CH6_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH6_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH6_DEBUG2_APB_BYTES_MASK
)

	)

3353 
	#APBH_CH7_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3354 
	#APBH_CH7_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3355 
	#APBH_CH7_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH7_CURCMDAR_CMD_ADDR_MASK
)

	)

3358 
	#APBH_CH7_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3359 
	#APBH_CH7_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3360 
	#APBH_CH7_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH7_NXTCMDAR_CMD_ADDR_MASK
)

	)

3363 
	#APBH_CH7_CMD_COMMAND_MASK
 (0x3U)

	)

3364 
	#APBH_CH7_CMD_COMMAND_SHIFT
 (0U)

	)

3365 
	#APBH_CH7_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH7_CMD_COMMAND_MASK
)

	)

3366 
	#APBH_CH7_CMD_CHAIN_MASK
 (0x4U)

	)

3367 
	#APBH_CH7_CMD_CHAIN_SHIFT
 (2U)

	)

3368 
	#APBH_CH7_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH7_CMD_CHAIN_MASK
)

	)

3369 
	#APBH_CH7_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3370 
	#APBH_CH7_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3371 
	#APBH_CH7_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH7_CMD_IRQONCMPLT_MASK
)

	)

3372 
	#APBH_CH7_CMD_NANDLOCK_MASK
 (0x10U)

	)

3373 
	#APBH_CH7_CMD_NANDLOCK_SHIFT
 (4U)

	)

3374 
	#APBH_CH7_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH7_CMD_NANDLOCK_MASK
)

	)

3375 
	#APBH_CH7_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3376 
	#APBH_CH7_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3377 
	#APBH_CH7_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH7_CMD_NANDWAIT4READY_MASK
)

	)

3378 
	#APBH_CH7_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3379 
	#APBH_CH7_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3380 
	#APBH_CH7_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH7_CMD_SEMAPHORE_MASK
)

	)

3381 
	#APBH_CH7_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3382 
	#APBH_CH7_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3383 
	#APBH_CH7_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH7_CMD_WAIT4ENDCMD_MASK
)

	)

3384 
	#APBH_CH7_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3385 
	#APBH_CH7_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3386 
	#APBH_CH7_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH7_CMD_HALTONTERMINATE_MASK
)

	)

3387 
	#APBH_CH7_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3388 
	#APBH_CH7_CMD_CMDWORDS_SHIFT
 (12U)

	)

3389 
	#APBH_CH7_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH7_CMD_CMDWORDS_MASK
)

	)

3390 
	#APBH_CH7_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3391 
	#APBH_CH7_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3392 
	#APBH_CH7_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH7_CMD_XFER_COUNT_MASK
)

	)

3395 
	#APBH_CH7_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3396 
	#APBH_CH7_BAR_ADDRESS_SHIFT
 (0U)

	)

3397 
	#APBH_CH7_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH7_BAR_ADDRESS_MASK
)

	)

3400 
	#APBH_CH7_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3401 
	#APBH_CH7_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3402 
	#APBH_CH7_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH7_SEMA_INCREMENT_SEMA_MASK
)

	)

3403 
	#APBH_CH7_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3404 
	#APBH_CH7_SEMA_PHORE_SHIFT
 (16U)

	)

3405 
	#APBH_CH7_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH7_SEMA_PHORE_MASK
)

	)

3408 
	#APBH_CH7_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3409 
	#APBH_CH7_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3410 
	#APBH_CH7_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH7_DEBUG1_STATEMACHINE_MASK
)

	)

3411 
	#APBH_CH7_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3412 
	#APBH_CH7_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3413 
	#APBH_CH7_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH7_DEBUG1_RSVD1_MASK
)

	)

3414 
	#APBH_CH7_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3415 
	#APBH_CH7_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3416 
	#APBH_CH7_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH7_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3417 
	#APBH_CH7_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3418 
	#APBH_CH7_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3419 
	#APBH_CH7_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH7_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3420 
	#APBH_CH7_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3421 
	#APBH_CH7_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3422 
	#APBH_CH7_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH7_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3423 
	#APBH_CH7_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3424 
	#APBH_CH7_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3425 
	#APBH_CH7_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH7_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3426 
	#APBH_CH7_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3427 
	#APBH_CH7_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3428 
	#APBH_CH7_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH7_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3429 
	#APBH_CH7_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3430 
	#APBH_CH7_DEBUG1_LOCK_SHIFT
 (25U)

	)

3431 
	#APBH_CH7_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH7_DEBUG1_LOCK_MASK
)

	)

3432 
	#APBH_CH7_DEBUG1_READY_MASK
 (0x4000000U)

	)

3433 
	#APBH_CH7_DEBUG1_READY_SHIFT
 (26U)

	)

3434 
	#APBH_CH7_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH7_DEBUG1_READY_MASK
)

	)

3435 
	#APBH_CH7_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3436 
	#APBH_CH7_DEBUG1_SENSE_SHIFT
 (27U)

	)

3437 
	#APBH_CH7_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH7_DEBUG1_SENSE_MASK
)

	)

3438 
	#APBH_CH7_DEBUG1_END_MASK
 (0x10000000U)

	)

3439 
	#APBH_CH7_DEBUG1_END_SHIFT
 (28U)

	)

3440 
	#APBH_CH7_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_END_SHIFT
)Ë& 
APBH_CH7_DEBUG1_END_MASK
)

	)

3441 
	#APBH_CH7_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3442 
	#APBH_CH7_DEBUG1_KICK_SHIFT
 (29U)

	)

3443 
	#APBH_CH7_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH7_DEBUG1_KICK_MASK
)

	)

3444 
	#APBH_CH7_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3445 
	#APBH_CH7_DEBUG1_BURST_SHIFT
 (30U)

	)

3446 
	#APBH_CH7_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH7_DEBUG1_BURST_MASK
)

	)

3447 
	#APBH_CH7_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3448 
	#APBH_CH7_DEBUG1_REQ_SHIFT
 (31U)

	)

3449 
	#APBH_CH7_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH7_DEBUG1_REQ_MASK
)

	)

3452 
	#APBH_CH7_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3453 
	#APBH_CH7_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3454 
	#APBH_CH7_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH7_DEBUG2_AHB_BYTES_MASK
)

	)

3455 
	#APBH_CH7_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3456 
	#APBH_CH7_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3457 
	#APBH_CH7_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH7_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH7_DEBUG2_APB_BYTES_MASK
)

	)

3460 
	#APBH_CH8_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3461 
	#APBH_CH8_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3462 
	#APBH_CH8_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH8_CURCMDAR_CMD_ADDR_MASK
)

	)

3465 
	#APBH_CH8_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3466 
	#APBH_CH8_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3467 
	#APBH_CH8_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH8_NXTCMDAR_CMD_ADDR_MASK
)

	)

3470 
	#APBH_CH8_CMD_COMMAND_MASK
 (0x3U)

	)

3471 
	#APBH_CH8_CMD_COMMAND_SHIFT
 (0U)

	)

3472 
	#APBH_CH8_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH8_CMD_COMMAND_MASK
)

	)

3473 
	#APBH_CH8_CMD_CHAIN_MASK
 (0x4U)

	)

3474 
	#APBH_CH8_CMD_CHAIN_SHIFT
 (2U)

	)

3475 
	#APBH_CH8_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH8_CMD_CHAIN_MASK
)

	)

3476 
	#APBH_CH8_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3477 
	#APBH_CH8_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3478 
	#APBH_CH8_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH8_CMD_IRQONCMPLT_MASK
)

	)

3479 
	#APBH_CH8_CMD_NANDLOCK_MASK
 (0x10U)

	)

3480 
	#APBH_CH8_CMD_NANDLOCK_SHIFT
 (4U)

	)

3481 
	#APBH_CH8_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH8_CMD_NANDLOCK_MASK
)

	)

3482 
	#APBH_CH8_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3483 
	#APBH_CH8_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3484 
	#APBH_CH8_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH8_CMD_NANDWAIT4READY_MASK
)

	)

3485 
	#APBH_CH8_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3486 
	#APBH_CH8_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3487 
	#APBH_CH8_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH8_CMD_SEMAPHORE_MASK
)

	)

3488 
	#APBH_CH8_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3489 
	#APBH_CH8_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3490 
	#APBH_CH8_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH8_CMD_WAIT4ENDCMD_MASK
)

	)

3491 
	#APBH_CH8_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3492 
	#APBH_CH8_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3493 
	#APBH_CH8_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH8_CMD_HALTONTERMINATE_MASK
)

	)

3494 
	#APBH_CH8_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3495 
	#APBH_CH8_CMD_CMDWORDS_SHIFT
 (12U)

	)

3496 
	#APBH_CH8_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH8_CMD_CMDWORDS_MASK
)

	)

3497 
	#APBH_CH8_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3498 
	#APBH_CH8_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3499 
	#APBH_CH8_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH8_CMD_XFER_COUNT_MASK
)

	)

3502 
	#APBH_CH8_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3503 
	#APBH_CH8_BAR_ADDRESS_SHIFT
 (0U)

	)

3504 
	#APBH_CH8_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH8_BAR_ADDRESS_MASK
)

	)

3507 
	#APBH_CH8_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3508 
	#APBH_CH8_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3509 
	#APBH_CH8_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH8_SEMA_INCREMENT_SEMA_MASK
)

	)

3510 
	#APBH_CH8_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3511 
	#APBH_CH8_SEMA_PHORE_SHIFT
 (16U)

	)

3512 
	#APBH_CH8_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH8_SEMA_PHORE_MASK
)

	)

3515 
	#APBH_CH8_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3516 
	#APBH_CH8_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3517 
	#APBH_CH8_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH8_DEBUG1_STATEMACHINE_MASK
)

	)

3518 
	#APBH_CH8_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3519 
	#APBH_CH8_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3520 
	#APBH_CH8_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH8_DEBUG1_RSVD1_MASK
)

	)

3521 
	#APBH_CH8_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3522 
	#APBH_CH8_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3523 
	#APBH_CH8_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH8_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3524 
	#APBH_CH8_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3525 
	#APBH_CH8_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3526 
	#APBH_CH8_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH8_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3527 
	#APBH_CH8_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3528 
	#APBH_CH8_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3529 
	#APBH_CH8_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH8_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3530 
	#APBH_CH8_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3531 
	#APBH_CH8_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3532 
	#APBH_CH8_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH8_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3533 
	#APBH_CH8_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3534 
	#APBH_CH8_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3535 
	#APBH_CH8_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH8_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3536 
	#APBH_CH8_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3537 
	#APBH_CH8_DEBUG1_LOCK_SHIFT
 (25U)

	)

3538 
	#APBH_CH8_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH8_DEBUG1_LOCK_MASK
)

	)

3539 
	#APBH_CH8_DEBUG1_READY_MASK
 (0x4000000U)

	)

3540 
	#APBH_CH8_DEBUG1_READY_SHIFT
 (26U)

	)

3541 
	#APBH_CH8_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH8_DEBUG1_READY_MASK
)

	)

3542 
	#APBH_CH8_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3543 
	#APBH_CH8_DEBUG1_SENSE_SHIFT
 (27U)

	)

3544 
	#APBH_CH8_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH8_DEBUG1_SENSE_MASK
)

	)

3545 
	#APBH_CH8_DEBUG1_END_MASK
 (0x10000000U)

	)

3546 
	#APBH_CH8_DEBUG1_END_SHIFT
 (28U)

	)

3547 
	#APBH_CH8_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_END_SHIFT
)Ë& 
APBH_CH8_DEBUG1_END_MASK
)

	)

3548 
	#APBH_CH8_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3549 
	#APBH_CH8_DEBUG1_KICK_SHIFT
 (29U)

	)

3550 
	#APBH_CH8_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH8_DEBUG1_KICK_MASK
)

	)

3551 
	#APBH_CH8_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3552 
	#APBH_CH8_DEBUG1_BURST_SHIFT
 (30U)

	)

3553 
	#APBH_CH8_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH8_DEBUG1_BURST_MASK
)

	)

3554 
	#APBH_CH8_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3555 
	#APBH_CH8_DEBUG1_REQ_SHIFT
 (31U)

	)

3556 
	#APBH_CH8_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH8_DEBUG1_REQ_MASK
)

	)

3559 
	#APBH_CH8_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3560 
	#APBH_CH8_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3561 
	#APBH_CH8_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH8_DEBUG2_AHB_BYTES_MASK
)

	)

3562 
	#APBH_CH8_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3563 
	#APBH_CH8_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3564 
	#APBH_CH8_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH8_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH8_DEBUG2_APB_BYTES_MASK
)

	)

3567 
	#APBH_CH9_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3568 
	#APBH_CH9_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3569 
	#APBH_CH9_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH9_CURCMDAR_CMD_ADDR_MASK
)

	)

3572 
	#APBH_CH9_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3573 
	#APBH_CH9_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3574 
	#APBH_CH9_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH9_NXTCMDAR_CMD_ADDR_MASK
)

	)

3577 
	#APBH_CH9_CMD_COMMAND_MASK
 (0x3U)

	)

3578 
	#APBH_CH9_CMD_COMMAND_SHIFT
 (0U)

	)

3579 
	#APBH_CH9_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH9_CMD_COMMAND_MASK
)

	)

3580 
	#APBH_CH9_CMD_CHAIN_MASK
 (0x4U)

	)

3581 
	#APBH_CH9_CMD_CHAIN_SHIFT
 (2U)

	)

3582 
	#APBH_CH9_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH9_CMD_CHAIN_MASK
)

	)

3583 
	#APBH_CH9_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3584 
	#APBH_CH9_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3585 
	#APBH_CH9_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH9_CMD_IRQONCMPLT_MASK
)

	)

3586 
	#APBH_CH9_CMD_NANDLOCK_MASK
 (0x10U)

	)

3587 
	#APBH_CH9_CMD_NANDLOCK_SHIFT
 (4U)

	)

3588 
	#APBH_CH9_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH9_CMD_NANDLOCK_MASK
)

	)

3589 
	#APBH_CH9_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3590 
	#APBH_CH9_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3591 
	#APBH_CH9_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH9_CMD_NANDWAIT4READY_MASK
)

	)

3592 
	#APBH_CH9_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3593 
	#APBH_CH9_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3594 
	#APBH_CH9_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH9_CMD_SEMAPHORE_MASK
)

	)

3595 
	#APBH_CH9_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3596 
	#APBH_CH9_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3597 
	#APBH_CH9_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH9_CMD_WAIT4ENDCMD_MASK
)

	)

3598 
	#APBH_CH9_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3599 
	#APBH_CH9_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3600 
	#APBH_CH9_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH9_CMD_HALTONTERMINATE_MASK
)

	)

3601 
	#APBH_CH9_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3602 
	#APBH_CH9_CMD_CMDWORDS_SHIFT
 (12U)

	)

3603 
	#APBH_CH9_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH9_CMD_CMDWORDS_MASK
)

	)

3604 
	#APBH_CH9_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3605 
	#APBH_CH9_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3606 
	#APBH_CH9_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH9_CMD_XFER_COUNT_MASK
)

	)

3609 
	#APBH_CH9_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3610 
	#APBH_CH9_BAR_ADDRESS_SHIFT
 (0U)

	)

3611 
	#APBH_CH9_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH9_BAR_ADDRESS_MASK
)

	)

3614 
	#APBH_CH9_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3615 
	#APBH_CH9_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3616 
	#APBH_CH9_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH9_SEMA_INCREMENT_SEMA_MASK
)

	)

3617 
	#APBH_CH9_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3618 
	#APBH_CH9_SEMA_PHORE_SHIFT
 (16U)

	)

3619 
	#APBH_CH9_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH9_SEMA_PHORE_MASK
)

	)

3622 
	#APBH_CH9_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3623 
	#APBH_CH9_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3624 
	#APBH_CH9_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH9_DEBUG1_STATEMACHINE_MASK
)

	)

3625 
	#APBH_CH9_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3626 
	#APBH_CH9_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3627 
	#APBH_CH9_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH9_DEBUG1_RSVD1_MASK
)

	)

3628 
	#APBH_CH9_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3629 
	#APBH_CH9_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3630 
	#APBH_CH9_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH9_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3631 
	#APBH_CH9_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3632 
	#APBH_CH9_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3633 
	#APBH_CH9_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH9_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3634 
	#APBH_CH9_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3635 
	#APBH_CH9_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3636 
	#APBH_CH9_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH9_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3637 
	#APBH_CH9_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3638 
	#APBH_CH9_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3639 
	#APBH_CH9_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH9_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3640 
	#APBH_CH9_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3641 
	#APBH_CH9_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3642 
	#APBH_CH9_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH9_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3643 
	#APBH_CH9_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3644 
	#APBH_CH9_DEBUG1_LOCK_SHIFT
 (25U)

	)

3645 
	#APBH_CH9_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH9_DEBUG1_LOCK_MASK
)

	)

3646 
	#APBH_CH9_DEBUG1_READY_MASK
 (0x4000000U)

	)

3647 
	#APBH_CH9_DEBUG1_READY_SHIFT
 (26U)

	)

3648 
	#APBH_CH9_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH9_DEBUG1_READY_MASK
)

	)

3649 
	#APBH_CH9_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3650 
	#APBH_CH9_DEBUG1_SENSE_SHIFT
 (27U)

	)

3651 
	#APBH_CH9_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH9_DEBUG1_SENSE_MASK
)

	)

3652 
	#APBH_CH9_DEBUG1_END_MASK
 (0x10000000U)

	)

3653 
	#APBH_CH9_DEBUG1_END_SHIFT
 (28U)

	)

3654 
	#APBH_CH9_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_END_SHIFT
)Ë& 
APBH_CH9_DEBUG1_END_MASK
)

	)

3655 
	#APBH_CH9_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3656 
	#APBH_CH9_DEBUG1_KICK_SHIFT
 (29U)

	)

3657 
	#APBH_CH9_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH9_DEBUG1_KICK_MASK
)

	)

3658 
	#APBH_CH9_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3659 
	#APBH_CH9_DEBUG1_BURST_SHIFT
 (30U)

	)

3660 
	#APBH_CH9_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH9_DEBUG1_BURST_MASK
)

	)

3661 
	#APBH_CH9_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3662 
	#APBH_CH9_DEBUG1_REQ_SHIFT
 (31U)

	)

3663 
	#APBH_CH9_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH9_DEBUG1_REQ_MASK
)

	)

3666 
	#APBH_CH9_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3667 
	#APBH_CH9_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3668 
	#APBH_CH9_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH9_DEBUG2_AHB_BYTES_MASK
)

	)

3669 
	#APBH_CH9_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3670 
	#APBH_CH9_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3671 
	#APBH_CH9_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH9_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH9_DEBUG2_APB_BYTES_MASK
)

	)

3674 
	#APBH_CH10_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3675 
	#APBH_CH10_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3676 
	#APBH_CH10_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH10_CURCMDAR_CMD_ADDR_MASK
)

	)

3679 
	#APBH_CH10_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3680 
	#APBH_CH10_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3681 
	#APBH_CH10_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH10_NXTCMDAR_CMD_ADDR_MASK
)

	)

3684 
	#APBH_CH10_CMD_COMMAND_MASK
 (0x3U)

	)

3685 
	#APBH_CH10_CMD_COMMAND_SHIFT
 (0U)

	)

3686 
	#APBH_CH10_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH10_CMD_COMMAND_MASK
)

	)

3687 
	#APBH_CH10_CMD_CHAIN_MASK
 (0x4U)

	)

3688 
	#APBH_CH10_CMD_CHAIN_SHIFT
 (2U)

	)

3689 
	#APBH_CH10_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH10_CMD_CHAIN_MASK
)

	)

3690 
	#APBH_CH10_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3691 
	#APBH_CH10_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3692 
	#APBH_CH10_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH10_CMD_IRQONCMPLT_MASK
)

	)

3693 
	#APBH_CH10_CMD_NANDLOCK_MASK
 (0x10U)

	)

3694 
	#APBH_CH10_CMD_NANDLOCK_SHIFT
 (4U)

	)

3695 
	#APBH_CH10_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH10_CMD_NANDLOCK_MASK
)

	)

3696 
	#APBH_CH10_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3697 
	#APBH_CH10_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3698 
	#APBH_CH10_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH10_CMD_NANDWAIT4READY_MASK
)

	)

3699 
	#APBH_CH10_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3700 
	#APBH_CH10_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3701 
	#APBH_CH10_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH10_CMD_SEMAPHORE_MASK
)

	)

3702 
	#APBH_CH10_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3703 
	#APBH_CH10_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3704 
	#APBH_CH10_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH10_CMD_WAIT4ENDCMD_MASK
)

	)

3705 
	#APBH_CH10_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3706 
	#APBH_CH10_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3707 
	#APBH_CH10_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH10_CMD_HALTONTERMINATE_MASK
)

	)

3708 
	#APBH_CH10_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3709 
	#APBH_CH10_CMD_CMDWORDS_SHIFT
 (12U)

	)

3710 
	#APBH_CH10_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH10_CMD_CMDWORDS_MASK
)

	)

3711 
	#APBH_CH10_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3712 
	#APBH_CH10_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3713 
	#APBH_CH10_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH10_CMD_XFER_COUNT_MASK
)

	)

3716 
	#APBH_CH10_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3717 
	#APBH_CH10_BAR_ADDRESS_SHIFT
 (0U)

	)

3718 
	#APBH_CH10_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH10_BAR_ADDRESS_MASK
)

	)

3721 
	#APBH_CH10_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3722 
	#APBH_CH10_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3723 
	#APBH_CH10_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH10_SEMA_INCREMENT_SEMA_MASK
)

	)

3724 
	#APBH_CH10_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3725 
	#APBH_CH10_SEMA_PHORE_SHIFT
 (16U)

	)

3726 
	#APBH_CH10_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH10_SEMA_PHORE_MASK
)

	)

3729 
	#APBH_CH10_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3730 
	#APBH_CH10_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3731 
	#APBH_CH10_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH10_DEBUG1_STATEMACHINE_MASK
)

	)

3732 
	#APBH_CH10_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3733 
	#APBH_CH10_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3734 
	#APBH_CH10_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH10_DEBUG1_RSVD1_MASK
)

	)

3735 
	#APBH_CH10_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3736 
	#APBH_CH10_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3737 
	#APBH_CH10_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH10_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3738 
	#APBH_CH10_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3739 
	#APBH_CH10_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3740 
	#APBH_CH10_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH10_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3741 
	#APBH_CH10_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3742 
	#APBH_CH10_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3743 
	#APBH_CH10_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH10_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3744 
	#APBH_CH10_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3745 
	#APBH_CH10_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3746 
	#APBH_CH10_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH10_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3747 
	#APBH_CH10_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3748 
	#APBH_CH10_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3749 
	#APBH_CH10_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH10_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3750 
	#APBH_CH10_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3751 
	#APBH_CH10_DEBUG1_LOCK_SHIFT
 (25U)

	)

3752 
	#APBH_CH10_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH10_DEBUG1_LOCK_MASK
)

	)

3753 
	#APBH_CH10_DEBUG1_READY_MASK
 (0x4000000U)

	)

3754 
	#APBH_CH10_DEBUG1_READY_SHIFT
 (26U)

	)

3755 
	#APBH_CH10_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH10_DEBUG1_READY_MASK
)

	)

3756 
	#APBH_CH10_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3757 
	#APBH_CH10_DEBUG1_SENSE_SHIFT
 (27U)

	)

3758 
	#APBH_CH10_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH10_DEBUG1_SENSE_MASK
)

	)

3759 
	#APBH_CH10_DEBUG1_END_MASK
 (0x10000000U)

	)

3760 
	#APBH_CH10_DEBUG1_END_SHIFT
 (28U)

	)

3761 
	#APBH_CH10_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_END_SHIFT
)Ë& 
APBH_CH10_DEBUG1_END_MASK
)

	)

3762 
	#APBH_CH10_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3763 
	#APBH_CH10_DEBUG1_KICK_SHIFT
 (29U)

	)

3764 
	#APBH_CH10_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH10_DEBUG1_KICK_MASK
)

	)

3765 
	#APBH_CH10_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3766 
	#APBH_CH10_DEBUG1_BURST_SHIFT
 (30U)

	)

3767 
	#APBH_CH10_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH10_DEBUG1_BURST_MASK
)

	)

3768 
	#APBH_CH10_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3769 
	#APBH_CH10_DEBUG1_REQ_SHIFT
 (31U)

	)

3770 
	#APBH_CH10_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH10_DEBUG1_REQ_MASK
)

	)

3773 
	#APBH_CH10_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3774 
	#APBH_CH10_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3775 
	#APBH_CH10_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH10_DEBUG2_AHB_BYTES_MASK
)

	)

3776 
	#APBH_CH10_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3777 
	#APBH_CH10_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3778 
	#APBH_CH10_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH10_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH10_DEBUG2_APB_BYTES_MASK
)

	)

3781 
	#APBH_CH11_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3782 
	#APBH_CH11_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3783 
	#APBH_CH11_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH11_CURCMDAR_CMD_ADDR_MASK
)

	)

3786 
	#APBH_CH11_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3787 
	#APBH_CH11_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3788 
	#APBH_CH11_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH11_NXTCMDAR_CMD_ADDR_MASK
)

	)

3791 
	#APBH_CH11_CMD_COMMAND_MASK
 (0x3U)

	)

3792 
	#APBH_CH11_CMD_COMMAND_SHIFT
 (0U)

	)

3793 
	#APBH_CH11_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH11_CMD_COMMAND_MASK
)

	)

3794 
	#APBH_CH11_CMD_CHAIN_MASK
 (0x4U)

	)

3795 
	#APBH_CH11_CMD_CHAIN_SHIFT
 (2U)

	)

3796 
	#APBH_CH11_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH11_CMD_CHAIN_MASK
)

	)

3797 
	#APBH_CH11_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3798 
	#APBH_CH11_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3799 
	#APBH_CH11_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH11_CMD_IRQONCMPLT_MASK
)

	)

3800 
	#APBH_CH11_CMD_NANDLOCK_MASK
 (0x10U)

	)

3801 
	#APBH_CH11_CMD_NANDLOCK_SHIFT
 (4U)

	)

3802 
	#APBH_CH11_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH11_CMD_NANDLOCK_MASK
)

	)

3803 
	#APBH_CH11_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3804 
	#APBH_CH11_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3805 
	#APBH_CH11_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH11_CMD_NANDWAIT4READY_MASK
)

	)

3806 
	#APBH_CH11_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3807 
	#APBH_CH11_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3808 
	#APBH_CH11_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH11_CMD_SEMAPHORE_MASK
)

	)

3809 
	#APBH_CH11_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3810 
	#APBH_CH11_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3811 
	#APBH_CH11_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH11_CMD_WAIT4ENDCMD_MASK
)

	)

3812 
	#APBH_CH11_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3813 
	#APBH_CH11_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3814 
	#APBH_CH11_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH11_CMD_HALTONTERMINATE_MASK
)

	)

3815 
	#APBH_CH11_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3816 
	#APBH_CH11_CMD_CMDWORDS_SHIFT
 (12U)

	)

3817 
	#APBH_CH11_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH11_CMD_CMDWORDS_MASK
)

	)

3818 
	#APBH_CH11_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3819 
	#APBH_CH11_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3820 
	#APBH_CH11_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH11_CMD_XFER_COUNT_MASK
)

	)

3823 
	#APBH_CH11_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3824 
	#APBH_CH11_BAR_ADDRESS_SHIFT
 (0U)

	)

3825 
	#APBH_CH11_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH11_BAR_ADDRESS_MASK
)

	)

3828 
	#APBH_CH11_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3829 
	#APBH_CH11_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3830 
	#APBH_CH11_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH11_SEMA_INCREMENT_SEMA_MASK
)

	)

3831 
	#APBH_CH11_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3832 
	#APBH_CH11_SEMA_PHORE_SHIFT
 (16U)

	)

3833 
	#APBH_CH11_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH11_SEMA_PHORE_MASK
)

	)

3836 
	#APBH_CH11_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3837 
	#APBH_CH11_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3838 
	#APBH_CH11_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH11_DEBUG1_STATEMACHINE_MASK
)

	)

3839 
	#APBH_CH11_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3840 
	#APBH_CH11_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3841 
	#APBH_CH11_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH11_DEBUG1_RSVD1_MASK
)

	)

3842 
	#APBH_CH11_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3843 
	#APBH_CH11_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3844 
	#APBH_CH11_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH11_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3845 
	#APBH_CH11_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3846 
	#APBH_CH11_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3847 
	#APBH_CH11_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH11_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3848 
	#APBH_CH11_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3849 
	#APBH_CH11_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3850 
	#APBH_CH11_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH11_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3851 
	#APBH_CH11_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3852 
	#APBH_CH11_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3853 
	#APBH_CH11_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH11_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3854 
	#APBH_CH11_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3855 
	#APBH_CH11_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3856 
	#APBH_CH11_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH11_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3857 
	#APBH_CH11_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3858 
	#APBH_CH11_DEBUG1_LOCK_SHIFT
 (25U)

	)

3859 
	#APBH_CH11_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH11_DEBUG1_LOCK_MASK
)

	)

3860 
	#APBH_CH11_DEBUG1_READY_MASK
 (0x4000000U)

	)

3861 
	#APBH_CH11_DEBUG1_READY_SHIFT
 (26U)

	)

3862 
	#APBH_CH11_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH11_DEBUG1_READY_MASK
)

	)

3863 
	#APBH_CH11_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3864 
	#APBH_CH11_DEBUG1_SENSE_SHIFT
 (27U)

	)

3865 
	#APBH_CH11_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH11_DEBUG1_SENSE_MASK
)

	)

3866 
	#APBH_CH11_DEBUG1_END_MASK
 (0x10000000U)

	)

3867 
	#APBH_CH11_DEBUG1_END_SHIFT
 (28U)

	)

3868 
	#APBH_CH11_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_END_SHIFT
)Ë& 
APBH_CH11_DEBUG1_END_MASK
)

	)

3869 
	#APBH_CH11_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3870 
	#APBH_CH11_DEBUG1_KICK_SHIFT
 (29U)

	)

3871 
	#APBH_CH11_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH11_DEBUG1_KICK_MASK
)

	)

3872 
	#APBH_CH11_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3873 
	#APBH_CH11_DEBUG1_BURST_SHIFT
 (30U)

	)

3874 
	#APBH_CH11_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH11_DEBUG1_BURST_MASK
)

	)

3875 
	#APBH_CH11_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3876 
	#APBH_CH11_DEBUG1_REQ_SHIFT
 (31U)

	)

3877 
	#APBH_CH11_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH11_DEBUG1_REQ_MASK
)

	)

3880 
	#APBH_CH11_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3881 
	#APBH_CH11_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3882 
	#APBH_CH11_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH11_DEBUG2_AHB_BYTES_MASK
)

	)

3883 
	#APBH_CH11_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3884 
	#APBH_CH11_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3885 
	#APBH_CH11_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH11_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH11_DEBUG2_APB_BYTES_MASK
)

	)

3888 
	#APBH_CH12_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3889 
	#APBH_CH12_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3890 
	#APBH_CH12_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH12_CURCMDAR_CMD_ADDR_MASK
)

	)

3893 
	#APBH_CH12_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3894 
	#APBH_CH12_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3895 
	#APBH_CH12_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH12_NXTCMDAR_CMD_ADDR_MASK
)

	)

3898 
	#APBH_CH12_CMD_COMMAND_MASK
 (0x3U)

	)

3899 
	#APBH_CH12_CMD_COMMAND_SHIFT
 (0U)

	)

3900 
	#APBH_CH12_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH12_CMD_COMMAND_MASK
)

	)

3901 
	#APBH_CH12_CMD_CHAIN_MASK
 (0x4U)

	)

3902 
	#APBH_CH12_CMD_CHAIN_SHIFT
 (2U)

	)

3903 
	#APBH_CH12_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH12_CMD_CHAIN_MASK
)

	)

3904 
	#APBH_CH12_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

3905 
	#APBH_CH12_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

3906 
	#APBH_CH12_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH12_CMD_IRQONCMPLT_MASK
)

	)

3907 
	#APBH_CH12_CMD_NANDLOCK_MASK
 (0x10U)

	)

3908 
	#APBH_CH12_CMD_NANDLOCK_SHIFT
 (4U)

	)

3909 
	#APBH_CH12_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH12_CMD_NANDLOCK_MASK
)

	)

3910 
	#APBH_CH12_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

3911 
	#APBH_CH12_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

3912 
	#APBH_CH12_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH12_CMD_NANDWAIT4READY_MASK
)

	)

3913 
	#APBH_CH12_CMD_SEMAPHORE_MASK
 (0x40U)

	)

3914 
	#APBH_CH12_CMD_SEMAPHORE_SHIFT
 (6U)

	)

3915 
	#APBH_CH12_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH12_CMD_SEMAPHORE_MASK
)

	)

3916 
	#APBH_CH12_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

3917 
	#APBH_CH12_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

3918 
	#APBH_CH12_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH12_CMD_WAIT4ENDCMD_MASK
)

	)

3919 
	#APBH_CH12_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

3920 
	#APBH_CH12_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

3921 
	#APBH_CH12_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH12_CMD_HALTONTERMINATE_MASK
)

	)

3922 
	#APBH_CH12_CMD_CMDWORDS_MASK
 (0xF000U)

	)

3923 
	#APBH_CH12_CMD_CMDWORDS_SHIFT
 (12U)

	)

3924 
	#APBH_CH12_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH12_CMD_CMDWORDS_MASK
)

	)

3925 
	#APBH_CH12_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

3926 
	#APBH_CH12_CMD_XFER_COUNT_SHIFT
 (16U)

	)

3927 
	#APBH_CH12_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH12_CMD_XFER_COUNT_MASK
)

	)

3930 
	#APBH_CH12_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

3931 
	#APBH_CH12_BAR_ADDRESS_SHIFT
 (0U)

	)

3932 
	#APBH_CH12_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH12_BAR_ADDRESS_MASK
)

	)

3935 
	#APBH_CH12_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

3936 
	#APBH_CH12_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

3937 
	#APBH_CH12_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH12_SEMA_INCREMENT_SEMA_MASK
)

	)

3938 
	#APBH_CH12_SEMA_PHORE_MASK
 (0xFF0000U)

	)

3939 
	#APBH_CH12_SEMA_PHORE_SHIFT
 (16U)

	)

3940 
	#APBH_CH12_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH12_SEMA_PHORE_MASK
)

	)

3943 
	#APBH_CH12_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

3944 
	#APBH_CH12_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

3945 
	#APBH_CH12_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH12_DEBUG1_STATEMACHINE_MASK
)

	)

3946 
	#APBH_CH12_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

3947 
	#APBH_CH12_DEBUG1_RSVD1_SHIFT
 (5U)

	)

3948 
	#APBH_CH12_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH12_DEBUG1_RSVD1_MASK
)

	)

3949 
	#APBH_CH12_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

3950 
	#APBH_CH12_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

3951 
	#APBH_CH12_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH12_DEBUG1_WR_FIFO_FULL_MASK
)

	)

3952 
	#APBH_CH12_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

3953 
	#APBH_CH12_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

3954 
	#APBH_CH12_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH12_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

3955 
	#APBH_CH12_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

3956 
	#APBH_CH12_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

3957 
	#APBH_CH12_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH12_DEBUG1_RD_FIFO_FULL_MASK
)

	)

3958 
	#APBH_CH12_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

3959 
	#APBH_CH12_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

3960 
	#APBH_CH12_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH12_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

3961 
	#APBH_CH12_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

3962 
	#APBH_CH12_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

3963 
	#APBH_CH12_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH12_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

3964 
	#APBH_CH12_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

3965 
	#APBH_CH12_DEBUG1_LOCK_SHIFT
 (25U)

	)

3966 
	#APBH_CH12_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH12_DEBUG1_LOCK_MASK
)

	)

3967 
	#APBH_CH12_DEBUG1_READY_MASK
 (0x4000000U)

	)

3968 
	#APBH_CH12_DEBUG1_READY_SHIFT
 (26U)

	)

3969 
	#APBH_CH12_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH12_DEBUG1_READY_MASK
)

	)

3970 
	#APBH_CH12_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

3971 
	#APBH_CH12_DEBUG1_SENSE_SHIFT
 (27U)

	)

3972 
	#APBH_CH12_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH12_DEBUG1_SENSE_MASK
)

	)

3973 
	#APBH_CH12_DEBUG1_END_MASK
 (0x10000000U)

	)

3974 
	#APBH_CH12_DEBUG1_END_SHIFT
 (28U)

	)

3975 
	#APBH_CH12_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_END_SHIFT
)Ë& 
APBH_CH12_DEBUG1_END_MASK
)

	)

3976 
	#APBH_CH12_DEBUG1_KICK_MASK
 (0x20000000U)

	)

3977 
	#APBH_CH12_DEBUG1_KICK_SHIFT
 (29U)

	)

3978 
	#APBH_CH12_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH12_DEBUG1_KICK_MASK
)

	)

3979 
	#APBH_CH12_DEBUG1_BURST_MASK
 (0x40000000U)

	)

3980 
	#APBH_CH12_DEBUG1_BURST_SHIFT
 (30U)

	)

3981 
	#APBH_CH12_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH12_DEBUG1_BURST_MASK
)

	)

3982 
	#APBH_CH12_DEBUG1_REQ_MASK
 (0x80000000U)

	)

3983 
	#APBH_CH12_DEBUG1_REQ_SHIFT
 (31U)

	)

3984 
	#APBH_CH12_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH12_DEBUG1_REQ_MASK
)

	)

3987 
	#APBH_CH12_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

3988 
	#APBH_CH12_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

3989 
	#APBH_CH12_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH12_DEBUG2_AHB_BYTES_MASK
)

	)

3990 
	#APBH_CH12_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

3991 
	#APBH_CH12_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

3992 
	#APBH_CH12_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH12_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH12_DEBUG2_APB_BYTES_MASK
)

	)

3995 
	#APBH_CH13_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

3996 
	#APBH_CH13_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

3997 
	#APBH_CH13_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH13_CURCMDAR_CMD_ADDR_MASK
)

	)

4000 
	#APBH_CH13_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

4001 
	#APBH_CH13_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

4002 
	#APBH_CH13_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH13_NXTCMDAR_CMD_ADDR_MASK
)

	)

4005 
	#APBH_CH13_CMD_COMMAND_MASK
 (0x3U)

	)

4006 
	#APBH_CH13_CMD_COMMAND_SHIFT
 (0U)

	)

4007 
	#APBH_CH13_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH13_CMD_COMMAND_MASK
)

	)

4008 
	#APBH_CH13_CMD_CHAIN_MASK
 (0x4U)

	)

4009 
	#APBH_CH13_CMD_CHAIN_SHIFT
 (2U)

	)

4010 
	#APBH_CH13_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH13_CMD_CHAIN_MASK
)

	)

4011 
	#APBH_CH13_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

4012 
	#APBH_CH13_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

4013 
	#APBH_CH13_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH13_CMD_IRQONCMPLT_MASK
)

	)

4014 
	#APBH_CH13_CMD_NANDLOCK_MASK
 (0x10U)

	)

4015 
	#APBH_CH13_CMD_NANDLOCK_SHIFT
 (4U)

	)

4016 
	#APBH_CH13_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH13_CMD_NANDLOCK_MASK
)

	)

4017 
	#APBH_CH13_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

4018 
	#APBH_CH13_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

4019 
	#APBH_CH13_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH13_CMD_NANDWAIT4READY_MASK
)

	)

4020 
	#APBH_CH13_CMD_SEMAPHORE_MASK
 (0x40U)

	)

4021 
	#APBH_CH13_CMD_SEMAPHORE_SHIFT
 (6U)

	)

4022 
	#APBH_CH13_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH13_CMD_SEMAPHORE_MASK
)

	)

4023 
	#APBH_CH13_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

4024 
	#APBH_CH13_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

4025 
	#APBH_CH13_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH13_CMD_WAIT4ENDCMD_MASK
)

	)

4026 
	#APBH_CH13_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

4027 
	#APBH_CH13_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

4028 
	#APBH_CH13_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH13_CMD_HALTONTERMINATE_MASK
)

	)

4029 
	#APBH_CH13_CMD_CMDWORDS_MASK
 (0xF000U)

	)

4030 
	#APBH_CH13_CMD_CMDWORDS_SHIFT
 (12U)

	)

4031 
	#APBH_CH13_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH13_CMD_CMDWORDS_MASK
)

	)

4032 
	#APBH_CH13_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

4033 
	#APBH_CH13_CMD_XFER_COUNT_SHIFT
 (16U)

	)

4034 
	#APBH_CH13_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH13_CMD_XFER_COUNT_MASK
)

	)

4037 
	#APBH_CH13_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

4038 
	#APBH_CH13_BAR_ADDRESS_SHIFT
 (0U)

	)

4039 
	#APBH_CH13_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH13_BAR_ADDRESS_MASK
)

	)

4042 
	#APBH_CH13_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

4043 
	#APBH_CH13_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

4044 
	#APBH_CH13_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH13_SEMA_INCREMENT_SEMA_MASK
)

	)

4045 
	#APBH_CH13_SEMA_PHORE_MASK
 (0xFF0000U)

	)

4046 
	#APBH_CH13_SEMA_PHORE_SHIFT
 (16U)

	)

4047 
	#APBH_CH13_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH13_SEMA_PHORE_MASK
)

	)

4050 
	#APBH_CH13_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

4051 
	#APBH_CH13_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

4052 
	#APBH_CH13_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH13_DEBUG1_STATEMACHINE_MASK
)

	)

4053 
	#APBH_CH13_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

4054 
	#APBH_CH13_DEBUG1_RSVD1_SHIFT
 (5U)

	)

4055 
	#APBH_CH13_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH13_DEBUG1_RSVD1_MASK
)

	)

4056 
	#APBH_CH13_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

4057 
	#APBH_CH13_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

4058 
	#APBH_CH13_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH13_DEBUG1_WR_FIFO_FULL_MASK
)

	)

4059 
	#APBH_CH13_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

4060 
	#APBH_CH13_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

4061 
	#APBH_CH13_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH13_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

4062 
	#APBH_CH13_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

4063 
	#APBH_CH13_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

4064 
	#APBH_CH13_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH13_DEBUG1_RD_FIFO_FULL_MASK
)

	)

4065 
	#APBH_CH13_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

4066 
	#APBH_CH13_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

4067 
	#APBH_CH13_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH13_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

4068 
	#APBH_CH13_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

4069 
	#APBH_CH13_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

4070 
	#APBH_CH13_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH13_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

4071 
	#APBH_CH13_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

4072 
	#APBH_CH13_DEBUG1_LOCK_SHIFT
 (25U)

	)

4073 
	#APBH_CH13_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH13_DEBUG1_LOCK_MASK
)

	)

4074 
	#APBH_CH13_DEBUG1_READY_MASK
 (0x4000000U)

	)

4075 
	#APBH_CH13_DEBUG1_READY_SHIFT
 (26U)

	)

4076 
	#APBH_CH13_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH13_DEBUG1_READY_MASK
)

	)

4077 
	#APBH_CH13_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

4078 
	#APBH_CH13_DEBUG1_SENSE_SHIFT
 (27U)

	)

4079 
	#APBH_CH13_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH13_DEBUG1_SENSE_MASK
)

	)

4080 
	#APBH_CH13_DEBUG1_END_MASK
 (0x10000000U)

	)

4081 
	#APBH_CH13_DEBUG1_END_SHIFT
 (28U)

	)

4082 
	#APBH_CH13_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_END_SHIFT
)Ë& 
APBH_CH13_DEBUG1_END_MASK
)

	)

4083 
	#APBH_CH13_DEBUG1_KICK_MASK
 (0x20000000U)

	)

4084 
	#APBH_CH13_DEBUG1_KICK_SHIFT
 (29U)

	)

4085 
	#APBH_CH13_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH13_DEBUG1_KICK_MASK
)

	)

4086 
	#APBH_CH13_DEBUG1_BURST_MASK
 (0x40000000U)

	)

4087 
	#APBH_CH13_DEBUG1_BURST_SHIFT
 (30U)

	)

4088 
	#APBH_CH13_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH13_DEBUG1_BURST_MASK
)

	)

4089 
	#APBH_CH13_DEBUG1_REQ_MASK
 (0x80000000U)

	)

4090 
	#APBH_CH13_DEBUG1_REQ_SHIFT
 (31U)

	)

4091 
	#APBH_CH13_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH13_DEBUG1_REQ_MASK
)

	)

4094 
	#APBH_CH13_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

4095 
	#APBH_CH13_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

4096 
	#APBH_CH13_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH13_DEBUG2_AHB_BYTES_MASK
)

	)

4097 
	#APBH_CH13_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

4098 
	#APBH_CH13_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

4099 
	#APBH_CH13_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH13_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH13_DEBUG2_APB_BYTES_MASK
)

	)

4102 
	#APBH_CH14_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

4103 
	#APBH_CH14_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

4104 
	#APBH_CH14_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH14_CURCMDAR_CMD_ADDR_MASK
)

	)

4107 
	#APBH_CH14_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

4108 
	#APBH_CH14_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

4109 
	#APBH_CH14_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH14_NXTCMDAR_CMD_ADDR_MASK
)

	)

4112 
	#APBH_CH14_CMD_COMMAND_MASK
 (0x3U)

	)

4113 
	#APBH_CH14_CMD_COMMAND_SHIFT
 (0U)

	)

4114 
	#APBH_CH14_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH14_CMD_COMMAND_MASK
)

	)

4115 
	#APBH_CH14_CMD_CHAIN_MASK
 (0x4U)

	)

4116 
	#APBH_CH14_CMD_CHAIN_SHIFT
 (2U)

	)

4117 
	#APBH_CH14_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH14_CMD_CHAIN_MASK
)

	)

4118 
	#APBH_CH14_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

4119 
	#APBH_CH14_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

4120 
	#APBH_CH14_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH14_CMD_IRQONCMPLT_MASK
)

	)

4121 
	#APBH_CH14_CMD_NANDLOCK_MASK
 (0x10U)

	)

4122 
	#APBH_CH14_CMD_NANDLOCK_SHIFT
 (4U)

	)

4123 
	#APBH_CH14_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH14_CMD_NANDLOCK_MASK
)

	)

4124 
	#APBH_CH14_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

4125 
	#APBH_CH14_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

4126 
	#APBH_CH14_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH14_CMD_NANDWAIT4READY_MASK
)

	)

4127 
	#APBH_CH14_CMD_SEMAPHORE_MASK
 (0x40U)

	)

4128 
	#APBH_CH14_CMD_SEMAPHORE_SHIFT
 (6U)

	)

4129 
	#APBH_CH14_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH14_CMD_SEMAPHORE_MASK
)

	)

4130 
	#APBH_CH14_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

4131 
	#APBH_CH14_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

4132 
	#APBH_CH14_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH14_CMD_WAIT4ENDCMD_MASK
)

	)

4133 
	#APBH_CH14_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

4134 
	#APBH_CH14_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

4135 
	#APBH_CH14_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH14_CMD_HALTONTERMINATE_MASK
)

	)

4136 
	#APBH_CH14_CMD_CMDWORDS_MASK
 (0xF000U)

	)

4137 
	#APBH_CH14_CMD_CMDWORDS_SHIFT
 (12U)

	)

4138 
	#APBH_CH14_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH14_CMD_CMDWORDS_MASK
)

	)

4139 
	#APBH_CH14_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

4140 
	#APBH_CH14_CMD_XFER_COUNT_SHIFT
 (16U)

	)

4141 
	#APBH_CH14_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH14_CMD_XFER_COUNT_MASK
)

	)

4144 
	#APBH_CH14_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

4145 
	#APBH_CH14_BAR_ADDRESS_SHIFT
 (0U)

	)

4146 
	#APBH_CH14_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH14_BAR_ADDRESS_MASK
)

	)

4149 
	#APBH_CH14_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

4150 
	#APBH_CH14_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

4151 
	#APBH_CH14_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH14_SEMA_INCREMENT_SEMA_MASK
)

	)

4152 
	#APBH_CH14_SEMA_PHORE_MASK
 (0xFF0000U)

	)

4153 
	#APBH_CH14_SEMA_PHORE_SHIFT
 (16U)

	)

4154 
	#APBH_CH14_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH14_SEMA_PHORE_MASK
)

	)

4157 
	#APBH_CH14_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

4158 
	#APBH_CH14_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

4159 
	#APBH_CH14_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH14_DEBUG1_STATEMACHINE_MASK
)

	)

4160 
	#APBH_CH14_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

4161 
	#APBH_CH14_DEBUG1_RSVD1_SHIFT
 (5U)

	)

4162 
	#APBH_CH14_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH14_DEBUG1_RSVD1_MASK
)

	)

4163 
	#APBH_CH14_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

4164 
	#APBH_CH14_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

4165 
	#APBH_CH14_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH14_DEBUG1_WR_FIFO_FULL_MASK
)

	)

4166 
	#APBH_CH14_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

4167 
	#APBH_CH14_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

4168 
	#APBH_CH14_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH14_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

4169 
	#APBH_CH14_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

4170 
	#APBH_CH14_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

4171 
	#APBH_CH14_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH14_DEBUG1_RD_FIFO_FULL_MASK
)

	)

4172 
	#APBH_CH14_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

4173 
	#APBH_CH14_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

4174 
	#APBH_CH14_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH14_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

4175 
	#APBH_CH14_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

4176 
	#APBH_CH14_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

4177 
	#APBH_CH14_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH14_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

4178 
	#APBH_CH14_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

4179 
	#APBH_CH14_DEBUG1_LOCK_SHIFT
 (25U)

	)

4180 
	#APBH_CH14_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH14_DEBUG1_LOCK_MASK
)

	)

4181 
	#APBH_CH14_DEBUG1_READY_MASK
 (0x4000000U)

	)

4182 
	#APBH_CH14_DEBUG1_READY_SHIFT
 (26U)

	)

4183 
	#APBH_CH14_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH14_DEBUG1_READY_MASK
)

	)

4184 
	#APBH_CH14_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

4185 
	#APBH_CH14_DEBUG1_SENSE_SHIFT
 (27U)

	)

4186 
	#APBH_CH14_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH14_DEBUG1_SENSE_MASK
)

	)

4187 
	#APBH_CH14_DEBUG1_END_MASK
 (0x10000000U)

	)

4188 
	#APBH_CH14_DEBUG1_END_SHIFT
 (28U)

	)

4189 
	#APBH_CH14_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_END_SHIFT
)Ë& 
APBH_CH14_DEBUG1_END_MASK
)

	)

4190 
	#APBH_CH14_DEBUG1_KICK_MASK
 (0x20000000U)

	)

4191 
	#APBH_CH14_DEBUG1_KICK_SHIFT
 (29U)

	)

4192 
	#APBH_CH14_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH14_DEBUG1_KICK_MASK
)

	)

4193 
	#APBH_CH14_DEBUG1_BURST_MASK
 (0x40000000U)

	)

4194 
	#APBH_CH14_DEBUG1_BURST_SHIFT
 (30U)

	)

4195 
	#APBH_CH14_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH14_DEBUG1_BURST_MASK
)

	)

4196 
	#APBH_CH14_DEBUG1_REQ_MASK
 (0x80000000U)

	)

4197 
	#APBH_CH14_DEBUG1_REQ_SHIFT
 (31U)

	)

4198 
	#APBH_CH14_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH14_DEBUG1_REQ_MASK
)

	)

4201 
	#APBH_CH14_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

4202 
	#APBH_CH14_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

4203 
	#APBH_CH14_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH14_DEBUG2_AHB_BYTES_MASK
)

	)

4204 
	#APBH_CH14_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

4205 
	#APBH_CH14_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

4206 
	#APBH_CH14_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH14_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH14_DEBUG2_APB_BYTES_MASK
)

	)

4209 
	#APBH_CH15_CURCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

4210 
	#APBH_CH15_CURCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

4211 
	#APBH_CH15_CURCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CURCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH15_CURCMDAR_CMD_ADDR_MASK
)

	)

4214 
	#APBH_CH15_NXTCMDAR_CMD_ADDR_MASK
 (0xFFFFFFFFU)

	)

4215 
	#APBH_CH15_NXTCMDAR_CMD_ADDR_SHIFT
 (0U)

	)

4216 
	#APBH_CH15_NXTCMDAR_CMD_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_NXTCMDAR_CMD_ADDR_SHIFT
)Ë& 
APBH_CH15_NXTCMDAR_CMD_ADDR_MASK
)

	)

4219 
	#APBH_CH15_CMD_COMMAND_MASK
 (0x3U)

	)

4220 
	#APBH_CH15_CMD_COMMAND_SHIFT
 (0U)

	)

4221 
	#APBH_CH15_CMD_COMMAND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_COMMAND_SHIFT
)Ë& 
APBH_CH15_CMD_COMMAND_MASK
)

	)

4222 
	#APBH_CH15_CMD_CHAIN_MASK
 (0x4U)

	)

4223 
	#APBH_CH15_CMD_CHAIN_SHIFT
 (2U)

	)

4224 
	#APBH_CH15_CMD_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_CHAIN_SHIFT
)Ë& 
APBH_CH15_CMD_CHAIN_MASK
)

	)

4225 
	#APBH_CH15_CMD_IRQONCMPLT_MASK
 (0x8U)

	)

4226 
	#APBH_CH15_CMD_IRQONCMPLT_SHIFT
 (3U)

	)

4227 
	#APBH_CH15_CMD_IRQONCMPLT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_IRQONCMPLT_SHIFT
)Ë& 
APBH_CH15_CMD_IRQONCMPLT_MASK
)

	)

4228 
	#APBH_CH15_CMD_NANDLOCK_MASK
 (0x10U)

	)

4229 
	#APBH_CH15_CMD_NANDLOCK_SHIFT
 (4U)

	)

4230 
	#APBH_CH15_CMD_NANDLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_NANDLOCK_SHIFT
)Ë& 
APBH_CH15_CMD_NANDLOCK_MASK
)

	)

4231 
	#APBH_CH15_CMD_NANDWAIT4READY_MASK
 (0x20U)

	)

4232 
	#APBH_CH15_CMD_NANDWAIT4READY_SHIFT
 (5U)

	)

4233 
	#APBH_CH15_CMD_NANDWAIT4READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_NANDWAIT4READY_SHIFT
)Ë& 
APBH_CH15_CMD_NANDWAIT4READY_MASK
)

	)

4234 
	#APBH_CH15_CMD_SEMAPHORE_MASK
 (0x40U)

	)

4235 
	#APBH_CH15_CMD_SEMAPHORE_SHIFT
 (6U)

	)

4236 
	#APBH_CH15_CMD_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_SEMAPHORE_SHIFT
)Ë& 
APBH_CH15_CMD_SEMAPHORE_MASK
)

	)

4237 
	#APBH_CH15_CMD_WAIT4ENDCMD_MASK
 (0x80U)

	)

4238 
	#APBH_CH15_CMD_WAIT4ENDCMD_SHIFT
 (7U)

	)

4239 
	#APBH_CH15_CMD_WAIT4ENDCMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_WAIT4ENDCMD_SHIFT
)Ë& 
APBH_CH15_CMD_WAIT4ENDCMD_MASK
)

	)

4240 
	#APBH_CH15_CMD_HALTONTERMINATE_MASK
 (0x100U)

	)

4241 
	#APBH_CH15_CMD_HALTONTERMINATE_SHIFT
 (8U)

	)

4242 
	#APBH_CH15_CMD_HALTONTERMINATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_HALTONTERMINATE_SHIFT
)Ë& 
APBH_CH15_CMD_HALTONTERMINATE_MASK
)

	)

4243 
	#APBH_CH15_CMD_CMDWORDS_MASK
 (0xF000U)

	)

4244 
	#APBH_CH15_CMD_CMDWORDS_SHIFT
 (12U)

	)

4245 
	#APBH_CH15_CMD_CMDWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_CMDWORDS_SHIFT
)Ë& 
APBH_CH15_CMD_CMDWORDS_MASK
)

	)

4246 
	#APBH_CH15_CMD_XFER_COUNT_MASK
 (0xFFFF0000U)

	)

4247 
	#APBH_CH15_CMD_XFER_COUNT_SHIFT
 (16U)

	)

4248 
	#APBH_CH15_CMD_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_CMD_XFER_COUNT_SHIFT
)Ë& 
APBH_CH15_CMD_XFER_COUNT_MASK
)

	)

4251 
	#APBH_CH15_BAR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

4252 
	#APBH_CH15_BAR_ADDRESS_SHIFT
 (0U)

	)

4253 
	#APBH_CH15_BAR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_BAR_ADDRESS_SHIFT
)Ë& 
APBH_CH15_BAR_ADDRESS_MASK
)

	)

4256 
	#APBH_CH15_SEMA_INCREMENT_SEMA_MASK
 (0xFFU)

	)

4257 
	#APBH_CH15_SEMA_INCREMENT_SEMA_SHIFT
 (0U)

	)

4258 
	#APBH_CH15_SEMA_INCREMENT_SEMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_SEMA_INCREMENT_SEMA_SHIFT
)Ë& 
APBH_CH15_SEMA_INCREMENT_SEMA_MASK
)

	)

4259 
	#APBH_CH15_SEMA_PHORE_MASK
 (0xFF0000U)

	)

4260 
	#APBH_CH15_SEMA_PHORE_SHIFT
 (16U)

	)

4261 
	#APBH_CH15_SEMA_PHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_SEMA_PHORE_SHIFT
)Ë& 
APBH_CH15_SEMA_PHORE_MASK
)

	)

4264 
	#APBH_CH15_DEBUG1_STATEMACHINE_MASK
 (0x1FU)

	)

4265 
	#APBH_CH15_DEBUG1_STATEMACHINE_SHIFT
 (0U)

	)

4266 
	#APBH_CH15_DEBUG1_STATEMACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_STATEMACHINE_SHIFT
)Ë& 
APBH_CH15_DEBUG1_STATEMACHINE_MASK
)

	)

4267 
	#APBH_CH15_DEBUG1_RSVD1_MASK
 (0xFFFE0U)

	)

4268 
	#APBH_CH15_DEBUG1_RSVD1_SHIFT
 (5U)

	)

4269 
	#APBH_CH15_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_RSVD1_SHIFT
)Ë& 
APBH_CH15_DEBUG1_RSVD1_MASK
)

	)

4270 
	#APBH_CH15_DEBUG1_WR_FIFO_FULL_MASK
 (0x100000U)

	)

4271 
	#APBH_CH15_DEBUG1_WR_FIFO_FULL_SHIFT
 (20U)

	)

4272 
	#APBH_CH15_DEBUG1_WR_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_WR_FIFO_FULL_SHIFT
)Ë& 
APBH_CH15_DEBUG1_WR_FIFO_FULL_MASK
)

	)

4273 
	#APBH_CH15_DEBUG1_WR_FIFO_EMPTY_MASK
 (0x200000U)

	)

4274 
	#APBH_CH15_DEBUG1_WR_FIFO_EMPTY_SHIFT
 (21U)

	)

4275 
	#APBH_CH15_DEBUG1_WR_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_WR_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH15_DEBUG1_WR_FIFO_EMPTY_MASK
)

	)

4276 
	#APBH_CH15_DEBUG1_RD_FIFO_FULL_MASK
 (0x400000U)

	)

4277 
	#APBH_CH15_DEBUG1_RD_FIFO_FULL_SHIFT
 (22U)

	)

4278 
	#APBH_CH15_DEBUG1_RD_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_RD_FIFO_FULL_SHIFT
)Ë& 
APBH_CH15_DEBUG1_RD_FIFO_FULL_MASK
)

	)

4279 
	#APBH_CH15_DEBUG1_RD_FIFO_EMPTY_MASK
 (0x800000U)

	)

4280 
	#APBH_CH15_DEBUG1_RD_FIFO_EMPTY_SHIFT
 (23U)

	)

4281 
	#APBH_CH15_DEBUG1_RD_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_RD_FIFO_EMPTY_SHIFT
)Ë& 
APBH_CH15_DEBUG1_RD_FIFO_EMPTY_MASK
)

	)

4282 
	#APBH_CH15_DEBUG1_NEXTCMDADDRVALID_MASK
 (0x1000000U)

	)

4283 
	#APBH_CH15_DEBUG1_NEXTCMDADDRVALID_SHIFT
 (24U)

	)

4284 
	#APBH_CH15_DEBUG1_NEXTCMDADDRVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_NEXTCMDADDRVALID_SHIFT
)Ë& 
APBH_CH15_DEBUG1_NEXTCMDADDRVALID_MASK
)

	)

4285 
	#APBH_CH15_DEBUG1_LOCK_MASK
 (0x2000000U)

	)

4286 
	#APBH_CH15_DEBUG1_LOCK_SHIFT
 (25U)

	)

4287 
	#APBH_CH15_DEBUG1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_LOCK_SHIFT
)Ë& 
APBH_CH15_DEBUG1_LOCK_MASK
)

	)

4288 
	#APBH_CH15_DEBUG1_READY_MASK
 (0x4000000U)

	)

4289 
	#APBH_CH15_DEBUG1_READY_SHIFT
 (26U)

	)

4290 
	#APBH_CH15_DEBUG1_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_READY_SHIFT
)Ë& 
APBH_CH15_DEBUG1_READY_MASK
)

	)

4291 
	#APBH_CH15_DEBUG1_SENSE_MASK
 (0x8000000U)

	)

4292 
	#APBH_CH15_DEBUG1_SENSE_SHIFT
 (27U)

	)

4293 
	#APBH_CH15_DEBUG1_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_SENSE_SHIFT
)Ë& 
APBH_CH15_DEBUG1_SENSE_MASK
)

	)

4294 
	#APBH_CH15_DEBUG1_END_MASK
 (0x10000000U)

	)

4295 
	#APBH_CH15_DEBUG1_END_SHIFT
 (28U)

	)

4296 
	#APBH_CH15_DEBUG1_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_END_SHIFT
)Ë& 
APBH_CH15_DEBUG1_END_MASK
)

	)

4297 
	#APBH_CH15_DEBUG1_KICK_MASK
 (0x20000000U)

	)

4298 
	#APBH_CH15_DEBUG1_KICK_SHIFT
 (29U)

	)

4299 
	#APBH_CH15_DEBUG1_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_KICK_SHIFT
)Ë& 
APBH_CH15_DEBUG1_KICK_MASK
)

	)

4300 
	#APBH_CH15_DEBUG1_BURST_MASK
 (0x40000000U)

	)

4301 
	#APBH_CH15_DEBUG1_BURST_SHIFT
 (30U)

	)

4302 
	#APBH_CH15_DEBUG1_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_BURST_SHIFT
)Ë& 
APBH_CH15_DEBUG1_BURST_MASK
)

	)

4303 
	#APBH_CH15_DEBUG1_REQ_MASK
 (0x80000000U)

	)

4304 
	#APBH_CH15_DEBUG1_REQ_SHIFT
 (31U)

	)

4305 
	#APBH_CH15_DEBUG1_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG1_REQ_SHIFT
)Ë& 
APBH_CH15_DEBUG1_REQ_MASK
)

	)

4308 
	#APBH_CH15_DEBUG2_AHB_BYTES_MASK
 (0xFFFFU)

	)

4309 
	#APBH_CH15_DEBUG2_AHB_BYTES_SHIFT
 (0U)

	)

4310 
	#APBH_CH15_DEBUG2_AHB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG2_AHB_BYTES_SHIFT
)Ë& 
APBH_CH15_DEBUG2_AHB_BYTES_MASK
)

	)

4311 
	#APBH_CH15_DEBUG2_APB_BYTES_MASK
 (0xFFFF0000U)

	)

4312 
	#APBH_CH15_DEBUG2_APB_BYTES_SHIFT
 (16U)

	)

4313 
	#APBH_CH15_DEBUG2_APB_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_CH15_DEBUG2_APB_BYTES_SHIFT
)Ë& 
APBH_CH15_DEBUG2_APB_BYTES_MASK
)

	)

4316 
	#APBH_VERSION_STEP_MASK
 (0xFFFFU)

	)

4317 
	#APBH_VERSION_STEP_SHIFT
 (0U)

	)

4318 
	#APBH_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_VERSION_STEP_SHIFT
)Ë& 
APBH_VERSION_STEP_MASK
)

	)

4319 
	#APBH_VERSION_MINOR_MASK
 (0xFF0000U)

	)

4320 
	#APBH_VERSION_MINOR_SHIFT
 (16U)

	)

4321 
	#APBH_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_VERSION_MINOR_SHIFT
)Ë& 
APBH_VERSION_MINOR_MASK
)

	)

4322 
	#APBH_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

4323 
	#APBH_VERSION_MAJOR_SHIFT
 (24U)

	)

4324 
	#APBH_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
APBH_VERSION_MAJOR_SHIFT
)Ë& 
APBH_VERSION_MAJOR_MASK
)

	)

4334 
	#APBH_BASE
 (0x1804000u)

	)

4336 
	#APBH
 ((
APBH_Ty≥
 *)
APBH_BASE
)

	)

4338 
	#APBH_BASE_ADDRS
 { 
APBH_BASE
 }

	)

4340 
	#APBH_BASE_PTRS
 { 
APBH
 }

	)

4342 
	#APBH_IRQS
 { 
APBH_IRQn
 }

	)

4360 
__IO
 
uöt32_t
 
	mASRCTR
;

4361 
__IO
 
uöt32_t
 
	mASRIER
;

4362 
uöt8_t
 
	mRESERVED_0
[4];

4363 
__IO
 
uöt32_t
 
	mASRCNCR
;

4364 
__IO
 
uöt32_t
 
	mASRCFG
;

4365 
__IO
 
uöt32_t
 
	mASRCSR
;

4366 
__IO
 
uöt32_t
 
	mASRCDR1
;

4367 
__IO
 
uöt32_t
 
	mASRCDR2
;

4368 
__I
 
uöt32_t
 
	mASRSTR
;

4369 
uöt8_t
 
	mRESERVED_1
[28];

4370 
__IO
 
uöt32_t
 
	mASRPMn
[5];

4371 
__IO
 
uöt32_t
 
	mASRTFR1
;

4372 
uöt8_t
 
	mRESERVED_2
[4];

4373 
__IO
 
uöt32_t
 
	mASRCCR
;

4374 
__IO
 
uöt32_t
 
	mASRDIA
;

4375 
__I
 
uöt32_t
 
	mASRDOA
;

4376 
__IO
 
uöt32_t
 
	mASRDIB
;

4377 
__I
 
uöt32_t
 
	mASRDOB
;

4378 
__IO
 
uöt32_t
 
	mASRDIC
;

4379 
__I
 
uöt32_t
 
	mASRDOC
;

4380 
uöt8_t
 
	mRESERVED_3
[8];

4381 
__IO
 
uöt32_t
 
	mASRIDRHA
;

4382 
__IO
 
uöt32_t
 
	mASRIDRLA
;

4383 
__IO
 
uöt32_t
 
	mASRIDRHB
;

4384 
__IO
 
uöt32_t
 
	mASRIDRLB
;

4385 
__IO
 
uöt32_t
 
	mASRIDRHC
;

4386 
__IO
 
uöt32_t
 
	mASRIDRLC
;

4387 
__IO
 
uöt32_t
 
	mASR76K
;

4388 
__IO
 
uöt32_t
 
	mASR56K
;

4389 
__IO
 
uöt32_t
 
	mASRMCRA
;

4390 
__I
 
uöt32_t
 
	mASRFSTA
;

4391 
__IO
 
uöt32_t
 
	mASRMCRB
;

4392 
__I
 
uöt32_t
 
	mASRFSTB
;

4393 
__IO
 
uöt32_t
 
	mASRMCRC
;

4394 
__I
 
uöt32_t
 
	mASRFSTC
;

4395 
uöt8_t
 
	mRESERVED_4
[8];

4396 
__IO
 
uöt32_t
 
	mASRMCR1
[3];

4397 } 
	tASRC_Ty≥
;

4409 
	#ASRC_ASRCTR_ASRCEN_MASK
 (0x1U)

	)

4410 
	#ASRC_ASRCTR_ASRCEN_SHIFT
 (0U)

	)

4411 
	#ASRC_ASRCTR_ASRCEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ASRCEN_SHIFT
)Ë& 
ASRC_ASRCTR_ASRCEN_MASK
)

	)

4412 
	#ASRC_ASRCTR_ASREA_MASK
 (0x2U)

	)

4413 
	#ASRC_ASRCTR_ASREA_SHIFT
 (1U)

	)

4414 
	#ASRC_ASRCTR_ASREA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ASREA_SHIFT
)Ë& 
ASRC_ASRCTR_ASREA_MASK
)

	)

4415 
	#ASRC_ASRCTR_ASREB_MASK
 (0x4U)

	)

4416 
	#ASRC_ASRCTR_ASREB_SHIFT
 (2U)

	)

4417 
	#ASRC_ASRCTR_ASREB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ASREB_SHIFT
)Ë& 
ASRC_ASRCTR_ASREB_MASK
)

	)

4418 
	#ASRC_ASRCTR_ASREC_MASK
 (0x8U)

	)

4419 
	#ASRC_ASRCTR_ASREC_SHIFT
 (3U)

	)

4420 
	#ASRC_ASRCTR_ASREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ASREC_SHIFT
)Ë& 
ASRC_ASRCTR_ASREC_MASK
)

	)

4421 
	#ASRC_ASRCTR_SRST_MASK
 (0x10U)

	)

4422 
	#ASRC_ASRCTR_SRST_SHIFT
 (4U)

	)

4423 
	#ASRC_ASRCTR_SRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_SRST_SHIFT
)Ë& 
ASRC_ASRCTR_SRST_MASK
)

	)

4424 
	#ASRC_ASRCTR_IDRA_MASK
 (0x2000U)

	)

4425 
	#ASRC_ASRCTR_IDRA_SHIFT
 (13U)

	)

4426 
	#ASRC_ASRCTR_IDRA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_IDRA_SHIFT
)Ë& 
ASRC_ASRCTR_IDRA_MASK
)

	)

4427 
	#ASRC_ASRCTR_USRA_MASK
 (0x4000U)

	)

4428 
	#ASRC_ASRCTR_USRA_SHIFT
 (14U)

	)

4429 
	#ASRC_ASRCTR_USRA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_USRA_SHIFT
)Ë& 
ASRC_ASRCTR_USRA_MASK
)

	)

4430 
	#ASRC_ASRCTR_IDRB_MASK
 (0x8000U)

	)

4431 
	#ASRC_ASRCTR_IDRB_SHIFT
 (15U)

	)

4432 
	#ASRC_ASRCTR_IDRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_IDRB_SHIFT
)Ë& 
ASRC_ASRCTR_IDRB_MASK
)

	)

4433 
	#ASRC_ASRCTR_USRB_MASK
 (0x10000U)

	)

4434 
	#ASRC_ASRCTR_USRB_SHIFT
 (16U)

	)

4435 
	#ASRC_ASRCTR_USRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_USRB_SHIFT
)Ë& 
ASRC_ASRCTR_USRB_MASK
)

	)

4436 
	#ASRC_ASRCTR_IDRC_MASK
 (0x20000U)

	)

4437 
	#ASRC_ASRCTR_IDRC_SHIFT
 (17U)

	)

4438 
	#ASRC_ASRCTR_IDRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_IDRC_SHIFT
)Ë& 
ASRC_ASRCTR_IDRC_MASK
)

	)

4439 
	#ASRC_ASRCTR_USRC_MASK
 (0x40000U)

	)

4440 
	#ASRC_ASRCTR_USRC_SHIFT
 (18U)

	)

4441 
	#ASRC_ASRCTR_USRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_USRC_SHIFT
)Ë& 
ASRC_ASRCTR_USRC_MASK
)

	)

4442 
	#ASRC_ASRCTR_ATSA_MASK
 (0x100000U)

	)

4443 
	#ASRC_ASRCTR_ATSA_SHIFT
 (20U)

	)

4444 
	#ASRC_ASRCTR_ATSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ATSA_SHIFT
)Ë& 
ASRC_ASRCTR_ATSA_MASK
)

	)

4445 
	#ASRC_ASRCTR_ATSB_MASK
 (0x200000U)

	)

4446 
	#ASRC_ASRCTR_ATSB_SHIFT
 (21U)

	)

4447 
	#ASRC_ASRCTR_ATSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ATSB_SHIFT
)Ë& 
ASRC_ASRCTR_ATSB_MASK
)

	)

4448 
	#ASRC_ASRCTR_ATSC_MASK
 (0x400000U)

	)

4449 
	#ASRC_ASRCTR_ATSC_SHIFT
 (22U)

	)

4450 
	#ASRC_ASRCTR_ATSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCTR_ATSC_SHIFT
)Ë& 
ASRC_ASRCTR_ATSC_MASK
)

	)

4453 
	#ASRC_ASRIER_ADIEA_MASK
 (0x1U)

	)

4454 
	#ASRC_ASRIER_ADIEA_SHIFT
 (0U)

	)

4455 
	#ASRC_ASRIER_ADIEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_ADIEA_SHIFT
)Ë& 
ASRC_ASRIER_ADIEA_MASK
)

	)

4456 
	#ASRC_ASRIER_ADIEB_MASK
 (0x2U)

	)

4457 
	#ASRC_ASRIER_ADIEB_SHIFT
 (1U)

	)

4458 
	#ASRC_ASRIER_ADIEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_ADIEB_SHIFT
)Ë& 
ASRC_ASRIER_ADIEB_MASK
)

	)

4459 
	#ASRC_ASRIER_ADIEC_MASK
 (0x4U)

	)

4460 
	#ASRC_ASRIER_ADIEC_SHIFT
 (2U)

	)

4461 
	#ASRC_ASRIER_ADIEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_ADIEC_SHIFT
)Ë& 
ASRC_ASRIER_ADIEC_MASK
)

	)

4462 
	#ASRC_ASRIER_ADOEA_MASK
 (0x8U)

	)

4463 
	#ASRC_ASRIER_ADOEA_SHIFT
 (3U)

	)

4464 
	#ASRC_ASRIER_ADOEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_ADOEA_SHIFT
)Ë& 
ASRC_ASRIER_ADOEA_MASK
)

	)

4465 
	#ASRC_ASRIER_ADOEB_MASK
 (0x10U)

	)

4466 
	#ASRC_ASRIER_ADOEB_SHIFT
 (4U)

	)

4467 
	#ASRC_ASRIER_ADOEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_ADOEB_SHIFT
)Ë& 
ASRC_ASRIER_ADOEB_MASK
)

	)

4468 
	#ASRC_ASRIER_ADOEC_MASK
 (0x20U)

	)

4469 
	#ASRC_ASRIER_ADOEC_SHIFT
 (5U)

	)

4470 
	#ASRC_ASRIER_ADOEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_ADOEC_SHIFT
)Ë& 
ASRC_ASRIER_ADOEC_MASK
)

	)

4471 
	#ASRC_ASRIER_AOLIE_MASK
 (0x40U)

	)

4472 
	#ASRC_ASRIER_AOLIE_SHIFT
 (6U)

	)

4473 
	#ASRC_ASRIER_AOLIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_AOLIE_SHIFT
)Ë& 
ASRC_ASRIER_AOLIE_MASK
)

	)

4474 
	#ASRC_ASRIER_AFPWE_MASK
 (0x80U)

	)

4475 
	#ASRC_ASRIER_AFPWE_SHIFT
 (7U)

	)

4476 
	#ASRC_ASRIER_AFPWE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIER_AFPWE_SHIFT
)Ë& 
ASRC_ASRIER_AFPWE_MASK
)

	)

4479 
	#ASRC_ASRCNCR_ANCA_MASK
 (0xFU)

	)

4480 
	#ASRC_ASRCNCR_ANCA_SHIFT
 (0U)

	)

4481 
	#ASRC_ASRCNCR_ANCA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCNCR_ANCA_SHIFT
)Ë& 
ASRC_ASRCNCR_ANCA_MASK
)

	)

4482 
	#ASRC_ASRCNCR_ANCB_MASK
 (0xF0U)

	)

4483 
	#ASRC_ASRCNCR_ANCB_SHIFT
 (4U)

	)

4484 
	#ASRC_ASRCNCR_ANCB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCNCR_ANCB_SHIFT
)Ë& 
ASRC_ASRCNCR_ANCB_MASK
)

	)

4485 
	#ASRC_ASRCNCR_ANCC_MASK
 (0xF00U)

	)

4486 
	#ASRC_ASRCNCR_ANCC_SHIFT
 (8U)

	)

4487 
	#ASRC_ASRCNCR_ANCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCNCR_ANCC_SHIFT
)Ë& 
ASRC_ASRCNCR_ANCC_MASK
)

	)

4490 
	#ASRC_ASRCFG_PREMODA_MASK
 (0xC0U)

	)

4491 
	#ASRC_ASRCFG_PREMODA_SHIFT
 (6U)

	)

4492 
	#ASRC_ASRCFG_PREMODA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_PREMODA_SHIFT
)Ë& 
ASRC_ASRCFG_PREMODA_MASK
)

	)

4493 
	#ASRC_ASRCFG_POSTMODA_MASK
 (0x300U)

	)

4494 
	#ASRC_ASRCFG_POSTMODA_SHIFT
 (8U)

	)

4495 
	#ASRC_ASRCFG_POSTMODA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_POSTMODA_SHIFT
)Ë& 
ASRC_ASRCFG_POSTMODA_MASK
)

	)

4496 
	#ASRC_ASRCFG_PREMODB_MASK
 (0xC00U)

	)

4497 
	#ASRC_ASRCFG_PREMODB_SHIFT
 (10U)

	)

4498 
	#ASRC_ASRCFG_PREMODB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_PREMODB_SHIFT
)Ë& 
ASRC_ASRCFG_PREMODB_MASK
)

	)

4499 
	#ASRC_ASRCFG_POSTMODB_MASK
 (0x3000U)

	)

4500 
	#ASRC_ASRCFG_POSTMODB_SHIFT
 (12U)

	)

4501 
	#ASRC_ASRCFG_POSTMODB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_POSTMODB_SHIFT
)Ë& 
ASRC_ASRCFG_POSTMODB_MASK
)

	)

4502 
	#ASRC_ASRCFG_PREMODC_MASK
 (0xC000U)

	)

4503 
	#ASRC_ASRCFG_PREMODC_SHIFT
 (14U)

	)

4504 
	#ASRC_ASRCFG_PREMODC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_PREMODC_SHIFT
)Ë& 
ASRC_ASRCFG_PREMODC_MASK
)

	)

4505 
	#ASRC_ASRCFG_POSTMODC_MASK
 (0x30000U)

	)

4506 
	#ASRC_ASRCFG_POSTMODC_SHIFT
 (16U)

	)

4507 
	#ASRC_ASRCFG_POSTMODC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_POSTMODC_SHIFT
)Ë& 
ASRC_ASRCFG_POSTMODC_MASK
)

	)

4508 
	#ASRC_ASRCFG_NDPRA_MASK
 (0x40000U)

	)

4509 
	#ASRC_ASRCFG_NDPRA_SHIFT
 (18U)

	)

4510 
	#ASRC_ASRCFG_NDPRA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_NDPRA_SHIFT
)Ë& 
ASRC_ASRCFG_NDPRA_MASK
)

	)

4511 
	#ASRC_ASRCFG_NDPRB_MASK
 (0x80000U)

	)

4512 
	#ASRC_ASRCFG_NDPRB_SHIFT
 (19U)

	)

4513 
	#ASRC_ASRCFG_NDPRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_NDPRB_SHIFT
)Ë& 
ASRC_ASRCFG_NDPRB_MASK
)

	)

4514 
	#ASRC_ASRCFG_NDPRC_MASK
 (0x100000U)

	)

4515 
	#ASRC_ASRCFG_NDPRC_SHIFT
 (20U)

	)

4516 
	#ASRC_ASRCFG_NDPRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_NDPRC_SHIFT
)Ë& 
ASRC_ASRCFG_NDPRC_MASK
)

	)

4517 
	#ASRC_ASRCFG_INIRQA_MASK
 (0x200000U)

	)

4518 
	#ASRC_ASRCFG_INIRQA_SHIFT
 (21U)

	)

4519 
	#ASRC_ASRCFG_INIRQA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_INIRQA_SHIFT
)Ë& 
ASRC_ASRCFG_INIRQA_MASK
)

	)

4520 
	#ASRC_ASRCFG_INIRQB_MASK
 (0x400000U)

	)

4521 
	#ASRC_ASRCFG_INIRQB_SHIFT
 (22U)

	)

4522 
	#ASRC_ASRCFG_INIRQB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_INIRQB_SHIFT
)Ë& 
ASRC_ASRCFG_INIRQB_MASK
)

	)

4523 
	#ASRC_ASRCFG_INIRQC_MASK
 (0x800000U)

	)

4524 
	#ASRC_ASRCFG_INIRQC_SHIFT
 (23U)

	)

4525 
	#ASRC_ASRCFG_INIRQC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCFG_INIRQC_SHIFT
)Ë& 
ASRC_ASRCFG_INIRQC_MASK
)

	)

4528 
	#ASRC_ASRCSR_AICSA_MASK
 (0xFU)

	)

4529 
	#ASRC_ASRCSR_AICSA_SHIFT
 (0U)

	)

4530 
	#ASRC_ASRCSR_AICSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCSR_AICSA_SHIFT
)Ë& 
ASRC_ASRCSR_AICSA_MASK
)

	)

4531 
	#ASRC_ASRCSR_AICSB_MASK
 (0xF0U)

	)

4532 
	#ASRC_ASRCSR_AICSB_SHIFT
 (4U)

	)

4533 
	#ASRC_ASRCSR_AICSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCSR_AICSB_SHIFT
)Ë& 
ASRC_ASRCSR_AICSB_MASK
)

	)

4534 
	#ASRC_ASRCSR_AICSC_MASK
 (0xF00U)

	)

4535 
	#ASRC_ASRCSR_AICSC_SHIFT
 (8U)

	)

4536 
	#ASRC_ASRCSR_AICSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCSR_AICSC_SHIFT
)Ë& 
ASRC_ASRCSR_AICSC_MASK
)

	)

4537 
	#ASRC_ASRCSR_AOCSA_MASK
 (0xF000U)

	)

4538 
	#ASRC_ASRCSR_AOCSA_SHIFT
 (12U)

	)

4539 
	#ASRC_ASRCSR_AOCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCSR_AOCSA_SHIFT
)Ë& 
ASRC_ASRCSR_AOCSA_MASK
)

	)

4540 
	#ASRC_ASRCSR_AOCSB_MASK
 (0xF0000U)

	)

4541 
	#ASRC_ASRCSR_AOCSB_SHIFT
 (16U)

	)

4542 
	#ASRC_ASRCSR_AOCSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCSR_AOCSB_SHIFT
)Ë& 
ASRC_ASRCSR_AOCSB_MASK
)

	)

4543 
	#ASRC_ASRCSR_AOCSC_MASK
 (0xF00000U)

	)

4544 
	#ASRC_ASRCSR_AOCSC_SHIFT
 (20U)

	)

4545 
	#ASRC_ASRCSR_AOCSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCSR_AOCSC_SHIFT
)Ë& 
ASRC_ASRCSR_AOCSC_MASK
)

	)

4548 
	#ASRC_ASRCDR1_AICPA_MASK
 (0x7U)

	)

4549 
	#ASRC_ASRCDR1_AICPA_SHIFT
 (0U)

	)

4550 
	#ASRC_ASRCDR1_AICPA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AICPA_SHIFT
)Ë& 
ASRC_ASRCDR1_AICPA_MASK
)

	)

4551 
	#ASRC_ASRCDR1_AICDA_MASK
 (0x38U)

	)

4552 
	#ASRC_ASRCDR1_AICDA_SHIFT
 (3U)

	)

4553 
	#ASRC_ASRCDR1_AICDA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AICDA_SHIFT
)Ë& 
ASRC_ASRCDR1_AICDA_MASK
)

	)

4554 
	#ASRC_ASRCDR1_AICPB_MASK
 (0x1C0U)

	)

4555 
	#ASRC_ASRCDR1_AICPB_SHIFT
 (6U)

	)

4556 
	#ASRC_ASRCDR1_AICPB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AICPB_SHIFT
)Ë& 
ASRC_ASRCDR1_AICPB_MASK
)

	)

4557 
	#ASRC_ASRCDR1_AICDB_MASK
 (0xE00U)

	)

4558 
	#ASRC_ASRCDR1_AICDB_SHIFT
 (9U)

	)

4559 
	#ASRC_ASRCDR1_AICDB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AICDB_SHIFT
)Ë& 
ASRC_ASRCDR1_AICDB_MASK
)

	)

4560 
	#ASRC_ASRCDR1_AOCPA_MASK
 (0x7000U)

	)

4561 
	#ASRC_ASRCDR1_AOCPA_SHIFT
 (12U)

	)

4562 
	#ASRC_ASRCDR1_AOCPA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AOCPA_SHIFT
)Ë& 
ASRC_ASRCDR1_AOCPA_MASK
)

	)

4563 
	#ASRC_ASRCDR1_AOCDA_MASK
 (0x38000U)

	)

4564 
	#ASRC_ASRCDR1_AOCDA_SHIFT
 (15U)

	)

4565 
	#ASRC_ASRCDR1_AOCDA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AOCDA_SHIFT
)Ë& 
ASRC_ASRCDR1_AOCDA_MASK
)

	)

4566 
	#ASRC_ASRCDR1_AOCPB_MASK
 (0x1C0000U)

	)

4567 
	#ASRC_ASRCDR1_AOCPB_SHIFT
 (18U)

	)

4568 
	#ASRC_ASRCDR1_AOCPB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AOCPB_SHIFT
)Ë& 
ASRC_ASRCDR1_AOCPB_MASK
)

	)

4569 
	#ASRC_ASRCDR1_AOCDB_MASK
 (0xE00000U)

	)

4570 
	#ASRC_ASRCDR1_AOCDB_SHIFT
 (21U)

	)

4571 
	#ASRC_ASRCDR1_AOCDB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR1_AOCDB_SHIFT
)Ë& 
ASRC_ASRCDR1_AOCDB_MASK
)

	)

4574 
	#ASRC_ASRCDR2_AICPC_MASK
 (0x7U)

	)

4575 
	#ASRC_ASRCDR2_AICPC_SHIFT
 (0U)

	)

4576 
	#ASRC_ASRCDR2_AICPC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR2_AICPC_SHIFT
)Ë& 
ASRC_ASRCDR2_AICPC_MASK
)

	)

4577 
	#ASRC_ASRCDR2_AICDC_MASK
 (0x38U)

	)

4578 
	#ASRC_ASRCDR2_AICDC_SHIFT
 (3U)

	)

4579 
	#ASRC_ASRCDR2_AICDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR2_AICDC_SHIFT
)Ë& 
ASRC_ASRCDR2_AICDC_MASK
)

	)

4580 
	#ASRC_ASRCDR2_AOCPC_MASK
 (0x1C0U)

	)

4581 
	#ASRC_ASRCDR2_AOCPC_SHIFT
 (6U)

	)

4582 
	#ASRC_ASRCDR2_AOCPC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR2_AOCPC_SHIFT
)Ë& 
ASRC_ASRCDR2_AOCPC_MASK
)

	)

4583 
	#ASRC_ASRCDR2_AOCDC_MASK
 (0xE00U)

	)

4584 
	#ASRC_ASRCDR2_AOCDC_SHIFT
 (9U)

	)

4585 
	#ASRC_ASRCDR2_AOCDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCDR2_AOCDC_SHIFT
)Ë& 
ASRC_ASRCDR2_AOCDC_MASK
)

	)

4588 
	#ASRC_ASRSTR_AIDEA_MASK
 (0x1U)

	)

4589 
	#ASRC_ASRSTR_AIDEA_SHIFT
 (0U)

	)

4590 
	#ASRC_ASRSTR_AIDEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIDEA_SHIFT
)Ë& 
ASRC_ASRSTR_AIDEA_MASK
)

	)

4591 
	#ASRC_ASRSTR_AIDEB_MASK
 (0x2U)

	)

4592 
	#ASRC_ASRSTR_AIDEB_SHIFT
 (1U)

	)

4593 
	#ASRC_ASRSTR_AIDEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIDEB_SHIFT
)Ë& 
ASRC_ASRSTR_AIDEB_MASK
)

	)

4594 
	#ASRC_ASRSTR_AIDEC_MASK
 (0x4U)

	)

4595 
	#ASRC_ASRSTR_AIDEC_SHIFT
 (2U)

	)

4596 
	#ASRC_ASRSTR_AIDEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIDEC_SHIFT
)Ë& 
ASRC_ASRSTR_AIDEC_MASK
)

	)

4597 
	#ASRC_ASRSTR_AODFA_MASK
 (0x8U)

	)

4598 
	#ASRC_ASRSTR_AODFA_SHIFT
 (3U)

	)

4599 
	#ASRC_ASRSTR_AODFA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AODFA_SHIFT
)Ë& 
ASRC_ASRSTR_AODFA_MASK
)

	)

4600 
	#ASRC_ASRSTR_AODFB_MASK
 (0x10U)

	)

4601 
	#ASRC_ASRSTR_AODFB_SHIFT
 (4U)

	)

4602 
	#ASRC_ASRSTR_AODFB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AODFB_SHIFT
)Ë& 
ASRC_ASRSTR_AODFB_MASK
)

	)

4603 
	#ASRC_ASRSTR_AODFC_MASK
 (0x20U)

	)

4604 
	#ASRC_ASRSTR_AODFC_SHIFT
 (5U)

	)

4605 
	#ASRC_ASRSTR_AODFC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AODFC_SHIFT
)Ë& 
ASRC_ASRSTR_AODFC_MASK
)

	)

4606 
	#ASRC_ASRSTR_AOLE_MASK
 (0x40U)

	)

4607 
	#ASRC_ASRSTR_AOLE_SHIFT
 (6U)

	)

4608 
	#ASRC_ASRSTR_AOLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AOLE_SHIFT
)Ë& 
ASRC_ASRSTR_AOLE_MASK
)

	)

4609 
	#ASRC_ASRSTR_FPWT_MASK
 (0x80U)

	)

4610 
	#ASRC_ASRSTR_FPWT_SHIFT
 (7U)

	)

4611 
	#ASRC_ASRSTR_FPWT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_FPWT_SHIFT
)Ë& 
ASRC_ASRSTR_FPWT_MASK
)

	)

4612 
	#ASRC_ASRSTR_AIDUA_MASK
 (0x100U)

	)

4613 
	#ASRC_ASRSTR_AIDUA_SHIFT
 (8U)

	)

4614 
	#ASRC_ASRSTR_AIDUA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIDUA_SHIFT
)Ë& 
ASRC_ASRSTR_AIDUA_MASK
)

	)

4615 
	#ASRC_ASRSTR_AIDUB_MASK
 (0x200U)

	)

4616 
	#ASRC_ASRSTR_AIDUB_SHIFT
 (9U)

	)

4617 
	#ASRC_ASRSTR_AIDUB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIDUB_SHIFT
)Ë& 
ASRC_ASRSTR_AIDUB_MASK
)

	)

4618 
	#ASRC_ASRSTR_AIDUC_MASK
 (0x400U)

	)

4619 
	#ASRC_ASRSTR_AIDUC_SHIFT
 (10U)

	)

4620 
	#ASRC_ASRSTR_AIDUC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIDUC_SHIFT
)Ë& 
ASRC_ASRSTR_AIDUC_MASK
)

	)

4621 
	#ASRC_ASRSTR_AODOA_MASK
 (0x800U)

	)

4622 
	#ASRC_ASRSTR_AODOA_SHIFT
 (11U)

	)

4623 
	#ASRC_ASRSTR_AODOA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AODOA_SHIFT
)Ë& 
ASRC_ASRSTR_AODOA_MASK
)

	)

4624 
	#ASRC_ASRSTR_AODOB_MASK
 (0x1000U)

	)

4625 
	#ASRC_ASRSTR_AODOB_SHIFT
 (12U)

	)

4626 
	#ASRC_ASRSTR_AODOB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AODOB_SHIFT
)Ë& 
ASRC_ASRSTR_AODOB_MASK
)

	)

4627 
	#ASRC_ASRSTR_AODOC_MASK
 (0x2000U)

	)

4628 
	#ASRC_ASRSTR_AODOC_SHIFT
 (13U)

	)

4629 
	#ASRC_ASRSTR_AODOC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AODOC_SHIFT
)Ë& 
ASRC_ASRSTR_AODOC_MASK
)

	)

4630 
	#ASRC_ASRSTR_AIOLA_MASK
 (0x4000U)

	)

4631 
	#ASRC_ASRSTR_AIOLA_SHIFT
 (14U)

	)

4632 
	#ASRC_ASRSTR_AIOLA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIOLA_SHIFT
)Ë& 
ASRC_ASRSTR_AIOLA_MASK
)

	)

4633 
	#ASRC_ASRSTR_AIOLB_MASK
 (0x8000U)

	)

4634 
	#ASRC_ASRSTR_AIOLB_SHIFT
 (15U)

	)

4635 
	#ASRC_ASRSTR_AIOLB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIOLB_SHIFT
)Ë& 
ASRC_ASRSTR_AIOLB_MASK
)

	)

4636 
	#ASRC_ASRSTR_AIOLC_MASK
 (0x10000U)

	)

4637 
	#ASRC_ASRSTR_AIOLC_SHIFT
 (16U)

	)

4638 
	#ASRC_ASRSTR_AIOLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AIOLC_SHIFT
)Ë& 
ASRC_ASRSTR_AIOLC_MASK
)

	)

4639 
	#ASRC_ASRSTR_AOOLA_MASK
 (0x20000U)

	)

4640 
	#ASRC_ASRSTR_AOOLA_SHIFT
 (17U)

	)

4641 
	#ASRC_ASRSTR_AOOLA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AOOLA_SHIFT
)Ë& 
ASRC_ASRSTR_AOOLA_MASK
)

	)

4642 
	#ASRC_ASRSTR_AOOLB_MASK
 (0x40000U)

	)

4643 
	#ASRC_ASRSTR_AOOLB_SHIFT
 (18U)

	)

4644 
	#ASRC_ASRSTR_AOOLB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AOOLB_SHIFT
)Ë& 
ASRC_ASRSTR_AOOLB_MASK
)

	)

4645 
	#ASRC_ASRSTR_AOOLC_MASK
 (0x80000U)

	)

4646 
	#ASRC_ASRSTR_AOOLC_SHIFT
 (19U)

	)

4647 
	#ASRC_ASRSTR_AOOLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_AOOLC_SHIFT
)Ë& 
ASRC_ASRSTR_AOOLC_MASK
)

	)

4648 
	#ASRC_ASRSTR_ATQOL_MASK
 (0x100000U)

	)

4649 
	#ASRC_ASRSTR_ATQOL_SHIFT
 (20U)

	)

4650 
	#ASRC_ASRSTR_ATQOL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_ATQOL_SHIFT
)Ë& 
ASRC_ASRSTR_ATQOL_MASK
)

	)

4651 
	#ASRC_ASRSTR_DSLCNT_MASK
 (0x200000U)

	)

4652 
	#ASRC_ASRSTR_DSLCNT_SHIFT
 (21U)

	)

4653 
	#ASRC_ASRSTR_DSLCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRSTR_DSLCNT_SHIFT
)Ë& 
ASRC_ASRSTR_DSLCNT_MASK
)

	)

4656 
	#ASRC_ASRPMn_PARAMETER_VALUE_MASK
 (0xFFFFFFU)

	)

4657 
	#ASRC_ASRPMn_PARAMETER_VALUE_SHIFT
 (0U)

	)

4658 
	#ASRC_ASRPMn_PARAMETER_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRPMn_PARAMETER_VALUE_SHIFT
)Ë& 
ASRC_ASRPMn_PARAMETER_VALUE_MASK
)

	)

4661 
	#ASRC_ASRPMn_COUNT
 (5U)

	)

4664 
	#ASRC_ASRTFR1_TF_BASE_MASK
 (0x1FC0U)

	)

4665 
	#ASRC_ASRTFR1_TF_BASE_SHIFT
 (6U)

	)

4666 
	#ASRC_ASRTFR1_TF_BASE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRTFR1_TF_BASE_SHIFT
)Ë& 
ASRC_ASRTFR1_TF_BASE_MASK
)

	)

4667 
	#ASRC_ASRTFR1_TF_FILL_MASK
 (0xFE000U)

	)

4668 
	#ASRC_ASRTFR1_TF_FILL_SHIFT
 (13U)

	)

4669 
	#ASRC_ASRTFR1_TF_FILL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRTFR1_TF_FILL_SHIFT
)Ë& 
ASRC_ASRTFR1_TF_FILL_MASK
)

	)

4672 
	#ASRC_ASRCCR_ACIA_MASK
 (0xFU)

	)

4673 
	#ASRC_ASRCCR_ACIA_SHIFT
 (0U)

	)

4674 
	#ASRC_ASRCCR_ACIA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCCR_ACIA_SHIFT
)Ë& 
ASRC_ASRCCR_ACIA_MASK
)

	)

4675 
	#ASRC_ASRCCR_ACIB_MASK
 (0xF0U)

	)

4676 
	#ASRC_ASRCCR_ACIB_SHIFT
 (4U)

	)

4677 
	#ASRC_ASRCCR_ACIB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCCR_ACIB_SHIFT
)Ë& 
ASRC_ASRCCR_ACIB_MASK
)

	)

4678 
	#ASRC_ASRCCR_ACIC_MASK
 (0xF00U)

	)

4679 
	#ASRC_ASRCCR_ACIC_SHIFT
 (8U)

	)

4680 
	#ASRC_ASRCCR_ACIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCCR_ACIC_SHIFT
)Ë& 
ASRC_ASRCCR_ACIC_MASK
)

	)

4681 
	#ASRC_ASRCCR_ACOA_MASK
 (0xF000U)

	)

4682 
	#ASRC_ASRCCR_ACOA_SHIFT
 (12U)

	)

4683 
	#ASRC_ASRCCR_ACOA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCCR_ACOA_SHIFT
)Ë& 
ASRC_ASRCCR_ACOA_MASK
)

	)

4684 
	#ASRC_ASRCCR_ACOB_MASK
 (0xF0000U)

	)

4685 
	#ASRC_ASRCCR_ACOB_SHIFT
 (16U)

	)

4686 
	#ASRC_ASRCCR_ACOB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCCR_ACOB_SHIFT
)Ë& 
ASRC_ASRCCR_ACOB_MASK
)

	)

4687 
	#ASRC_ASRCCR_ACOC_MASK
 (0xF00000U)

	)

4688 
	#ASRC_ASRCCR_ACOC_SHIFT
 (20U)

	)

4689 
	#ASRC_ASRCCR_ACOC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRCCR_ACOC_SHIFT
)Ë& 
ASRC_ASRCCR_ACOC_MASK
)

	)

4692 
	#ASRC_ASRDIA_DATA_MASK
 (0xFFFFFFU)

	)

4693 
	#ASRC_ASRDIA_DATA_SHIFT
 (0U)

	)

4694 
	#ASRC_ASRDIA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRDIA_DATA_SHIFT
)Ë& 
ASRC_ASRDIA_DATA_MASK
)

	)

4697 
	#ASRC_ASRDOA_DATA_MASK
 (0xFFFFFFU)

	)

4698 
	#ASRC_ASRDOA_DATA_SHIFT
 (0U)

	)

4699 
	#ASRC_ASRDOA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRDOA_DATA_SHIFT
)Ë& 
ASRC_ASRDOA_DATA_MASK
)

	)

4702 
	#ASRC_ASRDIB_DATA_MASK
 (0xFFFFFFU)

	)

4703 
	#ASRC_ASRDIB_DATA_SHIFT
 (0U)

	)

4704 
	#ASRC_ASRDIB_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRDIB_DATA_SHIFT
)Ë& 
ASRC_ASRDIB_DATA_MASK
)

	)

4707 
	#ASRC_ASRDOB_DATA_MASK
 (0xFFFFFFU)

	)

4708 
	#ASRC_ASRDOB_DATA_SHIFT
 (0U)

	)

4709 
	#ASRC_ASRDOB_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRDOB_DATA_SHIFT
)Ë& 
ASRC_ASRDOB_DATA_MASK
)

	)

4712 
	#ASRC_ASRDIC_DATA_MASK
 (0xFFFFFFU)

	)

4713 
	#ASRC_ASRDIC_DATA_SHIFT
 (0U)

	)

4714 
	#ASRC_ASRDIC_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRDIC_DATA_SHIFT
)Ë& 
ASRC_ASRDIC_DATA_MASK
)

	)

4717 
	#ASRC_ASRDOC_DATA_MASK
 (0xFFFFFFU)

	)

4718 
	#ASRC_ASRDOC_DATA_SHIFT
 (0U)

	)

4719 
	#ASRC_ASRDOC_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRDOC_DATA_SHIFT
)Ë& 
ASRC_ASRDOC_DATA_MASK
)

	)

4722 
	#ASRC_ASRIDRHA_IDRATIOA_H_MASK
 (0xFFU)

	)

4723 
	#ASRC_ASRIDRHA_IDRATIOA_H_SHIFT
 (0U)

	)

4724 
	#ASRC_ASRIDRHA_IDRATIOA_H
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIDRHA_IDRATIOA_H_SHIFT
)Ë& 
ASRC_ASRIDRHA_IDRATIOA_H_MASK
)

	)

4727 
	#ASRC_ASRIDRLA_IDRATIOA_L_MASK
 (0xFFFFFFU)

	)

4728 
	#ASRC_ASRIDRLA_IDRATIOA_L_SHIFT
 (0U)

	)

4729 
	#ASRC_ASRIDRLA_IDRATIOA_L
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIDRLA_IDRATIOA_L_SHIFT
)Ë& 
ASRC_ASRIDRLA_IDRATIOA_L_MASK
)

	)

4732 
	#ASRC_ASRIDRHB_IDRATIOB_H_MASK
 (0xFFU)

	)

4733 
	#ASRC_ASRIDRHB_IDRATIOB_H_SHIFT
 (0U)

	)

4734 
	#ASRC_ASRIDRHB_IDRATIOB_H
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIDRHB_IDRATIOB_H_SHIFT
)Ë& 
ASRC_ASRIDRHB_IDRATIOB_H_MASK
)

	)

4737 
	#ASRC_ASRIDRLB_IDRATIOB_L_MASK
 (0xFFFFFFU)

	)

4738 
	#ASRC_ASRIDRLB_IDRATIOB_L_SHIFT
 (0U)

	)

4739 
	#ASRC_ASRIDRLB_IDRATIOB_L
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIDRLB_IDRATIOB_L_SHIFT
)Ë& 
ASRC_ASRIDRLB_IDRATIOB_L_MASK
)

	)

4742 
	#ASRC_ASRIDRHC_IDRATIOC_H_MASK
 (0xFFU)

	)

4743 
	#ASRC_ASRIDRHC_IDRATIOC_H_SHIFT
 (0U)

	)

4744 
	#ASRC_ASRIDRHC_IDRATIOC_H
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIDRHC_IDRATIOC_H_SHIFT
)Ë& 
ASRC_ASRIDRHC_IDRATIOC_H_MASK
)

	)

4747 
	#ASRC_ASRIDRLC_IDRATIOC_L_MASK
 (0xFFFFFFU)

	)

4748 
	#ASRC_ASRIDRLC_IDRATIOC_L_SHIFT
 (0U)

	)

4749 
	#ASRC_ASRIDRLC_IDRATIOC_L
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRIDRLC_IDRATIOC_L_SHIFT
)Ë& 
ASRC_ASRIDRLC_IDRATIOC_L_MASK
)

	)

4752 
	#ASRC_ASR76K_ASR76K_MASK
 (0x1FFFFU)

	)

4753 
	#ASRC_ASR76K_ASR76K_SHIFT
 (0U)

	)

4754 
	#ASRC_ASR76K_ASR76K
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASR76K_ASR76K_SHIFT
)Ë& 
ASRC_ASR76K_ASR76K_MASK
)

	)

4757 
	#ASRC_ASR56K_ASR56K_MASK
 (0x1FFFFU)

	)

4758 
	#ASRC_ASR56K_ASR56K_SHIFT
 (0U)

	)

4759 
	#ASRC_ASR56K_ASR56K
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASR56K_ASR56K_SHIFT
)Ë& 
ASRC_ASR56K_ASR56K_MASK
)

	)

4762 
	#ASRC_ASRMCRA_INFIFO_THRESHOLDA_MASK
 (0x3FU)

	)

4763 
	#ASRC_ASRMCRA_INFIFO_THRESHOLDA_SHIFT
 (0U)

	)

4764 
	#ASRC_ASRMCRA_INFIFO_THRESHOLDA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_INFIFO_THRESHOLDA_SHIFT
)Ë& 
ASRC_ASRMCRA_INFIFO_THRESHOLDA_MASK
)

	)

4765 
	#ASRC_ASRMCRA_RSYNOFA_MASK
 (0x400U)

	)

4766 
	#ASRC_ASRMCRA_RSYNOFA_SHIFT
 (10U)

	)

4767 
	#ASRC_ASRMCRA_RSYNOFA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_RSYNOFA_SHIFT
)Ë& 
ASRC_ASRMCRA_RSYNOFA_MASK
)

	)

4768 
	#ASRC_ASRMCRA_RSYNIFA_MASK
 (0x800U)

	)

4769 
	#ASRC_ASRMCRA_RSYNIFA_SHIFT
 (11U)

	)

4770 
	#ASRC_ASRMCRA_RSYNIFA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_RSYNIFA_SHIFT
)Ë& 
ASRC_ASRMCRA_RSYNIFA_MASK
)

	)

4771 
	#ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_MASK
 (0x3F000U)

	)

4772 
	#ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_SHIFT
 (12U)

	)

4773 
	#ASRC_ASRMCRA_OUTFIFO_THRESHOLDA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_SHIFT
)Ë& 
ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_MASK
)

	)

4774 
	#ASRC_ASRMCRA_BYPASSPOLYA_MASK
 (0x100000U)

	)

4775 
	#ASRC_ASRMCRA_BYPASSPOLYA_SHIFT
 (20U)

	)

4776 
	#ASRC_ASRMCRA_BYPASSPOLYA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_BYPASSPOLYA_SHIFT
)Ë& 
ASRC_ASRMCRA_BYPASSPOLYA_MASK
)

	)

4777 
	#ASRC_ASRMCRA_BUFSTALLA_MASK
 (0x200000U)

	)

4778 
	#ASRC_ASRMCRA_BUFSTALLA_SHIFT
 (21U)

	)

4779 
	#ASRC_ASRMCRA_BUFSTALLA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_BUFSTALLA_SHIFT
)Ë& 
ASRC_ASRMCRA_BUFSTALLA_MASK
)

	)

4780 
	#ASRC_ASRMCRA_EXTTHRSHA_MASK
 (0x400000U)

	)

4781 
	#ASRC_ASRMCRA_EXTTHRSHA_SHIFT
 (22U)

	)

4782 
	#ASRC_ASRMCRA_EXTTHRSHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_EXTTHRSHA_SHIFT
)Ë& 
ASRC_ASRMCRA_EXTTHRSHA_MASK
)

	)

4783 
	#ASRC_ASRMCRA_ZEROBUFA_MASK
 (0x800000U)

	)

4784 
	#ASRC_ASRMCRA_ZEROBUFA_SHIFT
 (23U)

	)

4785 
	#ASRC_ASRMCRA_ZEROBUFA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRA_ZEROBUFA_SHIFT
)Ë& 
ASRC_ASRMCRA_ZEROBUFA_MASK
)

	)

4788 
	#ASRC_ASRFSTA_INFIFO_FILLA_MASK
 (0x7FU)

	)

4789 
	#ASRC_ASRFSTA_INFIFO_FILLA_SHIFT
 (0U)

	)

4790 
	#ASRC_ASRFSTA_INFIFO_FILLA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTA_INFIFO_FILLA_SHIFT
)Ë& 
ASRC_ASRFSTA_INFIFO_FILLA_MASK
)

	)

4791 
	#ASRC_ASRFSTA_IAEA_MASK
 (0x800U)

	)

4792 
	#ASRC_ASRFSTA_IAEA_SHIFT
 (11U)

	)

4793 
	#ASRC_ASRFSTA_IAEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTA_IAEA_SHIFT
)Ë& 
ASRC_ASRFSTA_IAEA_MASK
)

	)

4794 
	#ASRC_ASRFSTA_OUTFIFO_FILLA_MASK
 (0x7F000U)

	)

4795 
	#ASRC_ASRFSTA_OUTFIFO_FILLA_SHIFT
 (12U)

	)

4796 
	#ASRC_ASRFSTA_OUTFIFO_FILLA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTA_OUTFIFO_FILLA_SHIFT
)Ë& 
ASRC_ASRFSTA_OUTFIFO_FILLA_MASK
)

	)

4797 
	#ASRC_ASRFSTA_OAFA_MASK
 (0x800000U)

	)

4798 
	#ASRC_ASRFSTA_OAFA_SHIFT
 (23U)

	)

4799 
	#ASRC_ASRFSTA_OAFA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTA_OAFA_SHIFT
)Ë& 
ASRC_ASRFSTA_OAFA_MASK
)

	)

4802 
	#ASRC_ASRMCRB_INFIFO_THRESHOLDB_MASK
 (0x3FU)

	)

4803 
	#ASRC_ASRMCRB_INFIFO_THRESHOLDB_SHIFT
 (0U)

	)

4804 
	#ASRC_ASRMCRB_INFIFO_THRESHOLDB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_INFIFO_THRESHOLDB_SHIFT
)Ë& 
ASRC_ASRMCRB_INFIFO_THRESHOLDB_MASK
)

	)

4805 
	#ASRC_ASRMCRB_RSYNOFB_MASK
 (0x400U)

	)

4806 
	#ASRC_ASRMCRB_RSYNOFB_SHIFT
 (10U)

	)

4807 
	#ASRC_ASRMCRB_RSYNOFB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_RSYNOFB_SHIFT
)Ë& 
ASRC_ASRMCRB_RSYNOFB_MASK
)

	)

4808 
	#ASRC_ASRMCRB_RSYNIFB_MASK
 (0x800U)

	)

4809 
	#ASRC_ASRMCRB_RSYNIFB_SHIFT
 (11U)

	)

4810 
	#ASRC_ASRMCRB_RSYNIFB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_RSYNIFB_SHIFT
)Ë& 
ASRC_ASRMCRB_RSYNIFB_MASK
)

	)

4811 
	#ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_MASK
 (0x3F000U)

	)

4812 
	#ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_SHIFT
 (12U)

	)

4813 
	#ASRC_ASRMCRB_OUTFIFO_THRESHOLDB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_SHIFT
)Ë& 
ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_MASK
)

	)

4814 
	#ASRC_ASRMCRB_BYPASSPOLYB_MASK
 (0x100000U)

	)

4815 
	#ASRC_ASRMCRB_BYPASSPOLYB_SHIFT
 (20U)

	)

4816 
	#ASRC_ASRMCRB_BYPASSPOLYB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_BYPASSPOLYB_SHIFT
)Ë& 
ASRC_ASRMCRB_BYPASSPOLYB_MASK
)

	)

4817 
	#ASRC_ASRMCRB_BUFSTALLB_MASK
 (0x200000U)

	)

4818 
	#ASRC_ASRMCRB_BUFSTALLB_SHIFT
 (21U)

	)

4819 
	#ASRC_ASRMCRB_BUFSTALLB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_BUFSTALLB_SHIFT
)Ë& 
ASRC_ASRMCRB_BUFSTALLB_MASK
)

	)

4820 
	#ASRC_ASRMCRB_EXTTHRSHB_MASK
 (0x400000U)

	)

4821 
	#ASRC_ASRMCRB_EXTTHRSHB_SHIFT
 (22U)

	)

4822 
	#ASRC_ASRMCRB_EXTTHRSHB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_EXTTHRSHB_SHIFT
)Ë& 
ASRC_ASRMCRB_EXTTHRSHB_MASK
)

	)

4823 
	#ASRC_ASRMCRB_ZEROBUFB_MASK
 (0x800000U)

	)

4824 
	#ASRC_ASRMCRB_ZEROBUFB_SHIFT
 (23U)

	)

4825 
	#ASRC_ASRMCRB_ZEROBUFB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRB_ZEROBUFB_SHIFT
)Ë& 
ASRC_ASRMCRB_ZEROBUFB_MASK
)

	)

4828 
	#ASRC_ASRFSTB_INFIFO_FILLB_MASK
 (0x7FU)

	)

4829 
	#ASRC_ASRFSTB_INFIFO_FILLB_SHIFT
 (0U)

	)

4830 
	#ASRC_ASRFSTB_INFIFO_FILLB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTB_INFIFO_FILLB_SHIFT
)Ë& 
ASRC_ASRFSTB_INFIFO_FILLB_MASK
)

	)

4831 
	#ASRC_ASRFSTB_IAEB_MASK
 (0x800U)

	)

4832 
	#ASRC_ASRFSTB_IAEB_SHIFT
 (11U)

	)

4833 
	#ASRC_ASRFSTB_IAEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTB_IAEB_SHIFT
)Ë& 
ASRC_ASRFSTB_IAEB_MASK
)

	)

4834 
	#ASRC_ASRFSTB_OUTFIFO_FILLB_MASK
 (0x7F000U)

	)

4835 
	#ASRC_ASRFSTB_OUTFIFO_FILLB_SHIFT
 (12U)

	)

4836 
	#ASRC_ASRFSTB_OUTFIFO_FILLB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTB_OUTFIFO_FILLB_SHIFT
)Ë& 
ASRC_ASRFSTB_OUTFIFO_FILLB_MASK
)

	)

4837 
	#ASRC_ASRFSTB_OAFB_MASK
 (0x800000U)

	)

4838 
	#ASRC_ASRFSTB_OAFB_SHIFT
 (23U)

	)

4839 
	#ASRC_ASRFSTB_OAFB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTB_OAFB_SHIFT
)Ë& 
ASRC_ASRFSTB_OAFB_MASK
)

	)

4842 
	#ASRC_ASRMCRC_INFIFO_THRESHOLDC_MASK
 (0x3FU)

	)

4843 
	#ASRC_ASRMCRC_INFIFO_THRESHOLDC_SHIFT
 (0U)

	)

4844 
	#ASRC_ASRMCRC_INFIFO_THRESHOLDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_INFIFO_THRESHOLDC_SHIFT
)Ë& 
ASRC_ASRMCRC_INFIFO_THRESHOLDC_MASK
)

	)

4845 
	#ASRC_ASRMCRC_RSYNOFC_MASK
 (0x400U)

	)

4846 
	#ASRC_ASRMCRC_RSYNOFC_SHIFT
 (10U)

	)

4847 
	#ASRC_ASRMCRC_RSYNOFC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_RSYNOFC_SHIFT
)Ë& 
ASRC_ASRMCRC_RSYNOFC_MASK
)

	)

4848 
	#ASRC_ASRMCRC_RSYNIFC_MASK
 (0x800U)

	)

4849 
	#ASRC_ASRMCRC_RSYNIFC_SHIFT
 (11U)

	)

4850 
	#ASRC_ASRMCRC_RSYNIFC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_RSYNIFC_SHIFT
)Ë& 
ASRC_ASRMCRC_RSYNIFC_MASK
)

	)

4851 
	#ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_MASK
 (0x3F000U)

	)

4852 
	#ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_SHIFT
 (12U)

	)

4853 
	#ASRC_ASRMCRC_OUTFIFO_THRESHOLDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_SHIFT
)Ë& 
ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_MASK
)

	)

4854 
	#ASRC_ASRMCRC_BYPASSPOLYC_MASK
 (0x100000U)

	)

4855 
	#ASRC_ASRMCRC_BYPASSPOLYC_SHIFT
 (20U)

	)

4856 
	#ASRC_ASRMCRC_BYPASSPOLYC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_BYPASSPOLYC_SHIFT
)Ë& 
ASRC_ASRMCRC_BYPASSPOLYC_MASK
)

	)

4857 
	#ASRC_ASRMCRC_BUFSTALLC_MASK
 (0x200000U)

	)

4858 
	#ASRC_ASRMCRC_BUFSTALLC_SHIFT
 (21U)

	)

4859 
	#ASRC_ASRMCRC_BUFSTALLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_BUFSTALLC_SHIFT
)Ë& 
ASRC_ASRMCRC_BUFSTALLC_MASK
)

	)

4860 
	#ASRC_ASRMCRC_EXTTHRSHC_MASK
 (0x400000U)

	)

4861 
	#ASRC_ASRMCRC_EXTTHRSHC_SHIFT
 (22U)

	)

4862 
	#ASRC_ASRMCRC_EXTTHRSHC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_EXTTHRSHC_SHIFT
)Ë& 
ASRC_ASRMCRC_EXTTHRSHC_MASK
)

	)

4863 
	#ASRC_ASRMCRC_ZEROBUFC_MASK
 (0x800000U)

	)

4864 
	#ASRC_ASRMCRC_ZEROBUFC_SHIFT
 (23U)

	)

4865 
	#ASRC_ASRMCRC_ZEROBUFC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCRC_ZEROBUFC_SHIFT
)Ë& 
ASRC_ASRMCRC_ZEROBUFC_MASK
)

	)

4868 
	#ASRC_ASRFSTC_INFIFO_FILLC_MASK
 (0x7FU)

	)

4869 
	#ASRC_ASRFSTC_INFIFO_FILLC_SHIFT
 (0U)

	)

4870 
	#ASRC_ASRFSTC_INFIFO_FILLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTC_INFIFO_FILLC_SHIFT
)Ë& 
ASRC_ASRFSTC_INFIFO_FILLC_MASK
)

	)

4871 
	#ASRC_ASRFSTC_IAEC_MASK
 (0x800U)

	)

4872 
	#ASRC_ASRFSTC_IAEC_SHIFT
 (11U)

	)

4873 
	#ASRC_ASRFSTC_IAEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTC_IAEC_SHIFT
)Ë& 
ASRC_ASRFSTC_IAEC_MASK
)

	)

4874 
	#ASRC_ASRFSTC_OUTFIFO_FILLC_MASK
 (0x7F000U)

	)

4875 
	#ASRC_ASRFSTC_OUTFIFO_FILLC_SHIFT
 (12U)

	)

4876 
	#ASRC_ASRFSTC_OUTFIFO_FILLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTC_OUTFIFO_FILLC_SHIFT
)Ë& 
ASRC_ASRFSTC_OUTFIFO_FILLC_MASK
)

	)

4877 
	#ASRC_ASRFSTC_OAFC_MASK
 (0x800000U)

	)

4878 
	#ASRC_ASRFSTC_OAFC_SHIFT
 (23U)

	)

4879 
	#ASRC_ASRFSTC_OAFC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRFSTC_OAFC_SHIFT
)Ë& 
ASRC_ASRFSTC_OAFC_MASK
)

	)

4882 
	#ASRC_ASRMCR1_OW16_MASK
 (0x1U)

	)

4883 
	#ASRC_ASRMCR1_OW16_SHIFT
 (0U)

	)

4884 
	#ASRC_ASRMCR1_OW16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCR1_OW16_SHIFT
)Ë& 
ASRC_ASRMCR1_OW16_MASK
)

	)

4885 
	#ASRC_ASRMCR1_OSGN_MASK
 (0x2U)

	)

4886 
	#ASRC_ASRMCR1_OSGN_SHIFT
 (1U)

	)

4887 
	#ASRC_ASRMCR1_OSGN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCR1_OSGN_SHIFT
)Ë& 
ASRC_ASRMCR1_OSGN_MASK
)

	)

4888 
	#ASRC_ASRMCR1_OMSB_MASK
 (0x4U)

	)

4889 
	#ASRC_ASRMCR1_OMSB_SHIFT
 (2U)

	)

4890 
	#ASRC_ASRMCR1_OMSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCR1_OMSB_SHIFT
)Ë& 
ASRC_ASRMCR1_OMSB_MASK
)

	)

4891 
	#ASRC_ASRMCR1_IMSB_MASK
 (0x100U)

	)

4892 
	#ASRC_ASRMCR1_IMSB_SHIFT
 (8U)

	)

4893 
	#ASRC_ASRMCR1_IMSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCR1_IMSB_SHIFT
)Ë& 
ASRC_ASRMCR1_IMSB_MASK
)

	)

4894 
	#ASRC_ASRMCR1_IWD_MASK
 (0xE00U)

	)

4895 
	#ASRC_ASRMCR1_IWD_SHIFT
 (9U)

	)

4896 
	#ASRC_ASRMCR1_IWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ASRC_ASRMCR1_IWD_SHIFT
)Ë& 
ASRC_ASRMCR1_IWD_MASK
)

	)

4899 
	#ASRC_ASRMCR1_COUNT
 (3U)

	)

4909 
	#ASRC_BASE
 (0x2034000u)

	)

4911 
	#ASRC
 ((
ASRC_Ty≥
 *)
ASRC_BASE
)

	)

4913 
	#ASRC_BASE_ADDRS
 { 
ASRC_BASE
 }

	)

4915 
	#ASRC_BASE_PTRS
 { 
ASRC
 }

	)

4917 
	#ASRC_IRQS
 { 
ASRC_IRQn
 }

	)

4935 
__IO
 
uöt32_t
 
	mCTRL
;

4936 
__IO
 
uöt32_t
 
	mCTRL_SET
;

4937 
__IO
 
uöt32_t
 
	mCTRL_CLR
;

4938 
__IO
 
uöt32_t
 
	mCTRL_TOG
;

4939 
__I
 
uöt32_t
 
	mSTATUS0
;

4940 
__I
 
uöt32_t
 
	mSTATUS0_SET
;

4941 
__I
 
uöt32_t
 
	mSTATUS0_CLR
;

4942 
__I
 
uöt32_t
 
	mSTATUS0_TOG
;

4943 
__IO
 
uöt32_t
 
	mMODE
;

4944 
__IO
 
uöt32_t
 
	mMODE_SET
;

4945 
__IO
 
uöt32_t
 
	mMODE_CLR
;

4946 
__IO
 
uöt32_t
 
	mMODE_TOG
;

4947 
__IO
 
uöt32_t
 
	mENCODEPTR
;

4948 
__IO
 
uöt32_t
 
	mENCODEPTR_SET
;

4949 
__IO
 
uöt32_t
 
	mENCODEPTR_CLR
;

4950 
__IO
 
uöt32_t
 
	mENCODEPTR_TOG
;

4951 
__IO
 
uöt32_t
 
	mDATAPTR
;

4952 
__IO
 
uöt32_t
 
	mDATAPTR_SET
;

4953 
__IO
 
uöt32_t
 
	mDATAPTR_CLR
;

4954 
__IO
 
uöt32_t
 
	mDATAPTR_TOG
;

4955 
__IO
 
uöt32_t
 
	mMETAPTR
;

4956 
__IO
 
uöt32_t
 
	mMETAPTR_SET
;

4957 
__IO
 
uöt32_t
 
	mMETAPTR_CLR
;

4958 
__IO
 
uöt32_t
 
	mMETAPTR_TOG
;

4959 
uöt8_t
 
	mRESERVED_0
[16];

4960 
__IO
 
uöt32_t
 
	mLAYOUTSELECT
;

4961 
__IO
 
uöt32_t
 
	mLAYOUTSELECT_SET
;

4962 
__IO
 
uöt32_t
 
	mLAYOUTSELECT_CLR
;

4963 
__IO
 
uöt32_t
 
	mLAYOUTSELECT_TOG
;

4964 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT0
;

4965 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT0_SET
;

4966 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT0_CLR
;

4967 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT0_TOG
;

4968 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT1
;

4969 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT1_SET
;

4970 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT1_CLR
;

4971 
__IO
 
uöt32_t
 
	mFLASH0LAYOUT1_TOG
;

4972 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT0
;

4973 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT0_SET
;

4974 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT0_CLR
;

4975 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT0_TOG
;

4976 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT1
;

4977 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT1_SET
;

4978 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT1_CLR
;

4979 
__IO
 
uöt32_t
 
	mFLASH1LAYOUT1_TOG
;

4980 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT0
;

4981 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT0_SET
;

4982 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT0_CLR
;

4983 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT0_TOG
;

4984 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT1
;

4985 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT1_SET
;

4986 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT1_CLR
;

4987 
__IO
 
uöt32_t
 
	mFLASH2LAYOUT1_TOG
;

4988 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT0
;

4989 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT0_SET
;

4990 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT0_CLR
;

4991 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT0_TOG
;

4992 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT1
;

4993 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT1_SET
;

4994 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT1_CLR
;

4995 
__IO
 
uöt32_t
 
	mFLASH3LAYOUT1_TOG
;

4996 
__IO
 
uöt32_t
 
	mDEBUG0
;

4997 
__IO
 
uöt32_t
 
	mDEBUG0_SET
;

4998 
__IO
 
uöt32_t
 
	mDEBUG0_CLR
;

4999 
__IO
 
uöt32_t
 
	mDEBUG0_TOG
;

5000 
__I
 
uöt32_t
 
	mDBGKESREAD
;

5001 
__I
 
uöt32_t
 
	mDBGKESREAD_SET
;

5002 
__I
 
uöt32_t
 
	mDBGKESREAD_CLR
;

5003 
__I
 
uöt32_t
 
	mDBGKESREAD_TOG
;

5004 
__I
 
uöt32_t
 
	mDBGCSFEREAD
;

5005 
__I
 
uöt32_t
 
	mDBGCSFEREAD_SET
;

5006 
__I
 
uöt32_t
 
	mDBGCSFEREAD_CLR
;

5007 
__I
 
uöt32_t
 
	mDBGCSFEREAD_TOG
;

5008 
__I
 
uöt32_t
 
	mDBGSYNDGENREAD
;

5009 
__I
 
uöt32_t
 
	mDBGSYNDGENREAD_SET
;

5010 
__I
 
uöt32_t
 
	mDBGSYNDGENREAD_CLR
;

5011 
__I
 
uöt32_t
 
	mDBGSYNDGENREAD_TOG
;

5012 
__I
 
uöt32_t
 
	mDBGAHBMREAD
;

5013 
__I
 
uöt32_t
 
	mDBGAHBMREAD_SET
;

5014 
__I
 
uöt32_t
 
	mDBGAHBMREAD_CLR
;

5015 
__I
 
uöt32_t
 
	mDBGAHBMREAD_TOG
;

5016 
__I
 
uöt32_t
 
	mBLOCKNAME
;

5017 
__I
 
uöt32_t
 
	mBLOCKNAME_SET
;

5018 
__I
 
uöt32_t
 
	mBLOCKNAME_CLR
;

5019 
__I
 
uöt32_t
 
	mBLOCKNAME_TOG
;

5020 
__I
 
uöt32_t
 
	mVERSION
;

5021 
__I
 
uöt32_t
 
	mVERSION_SET
;

5022 
__I
 
uöt32_t
 
	mVERSION_CLR
;

5023 
__I
 
uöt32_t
 
	mVERSION_TOG
;

5024 
__IO
 
uöt32_t
 
	mDEBUG1
;

5025 
__IO
 
uöt32_t
 
	mDEBUG1_SET
;

5026 
__IO
 
uöt32_t
 
	mDEBUG1_CLR
;

5027 
__IO
 
uöt32_t
 
	mDEBUG1_TOG
;

5028 } 
	tBCH_Ty≥
;

5040 
	#BCH_CTRL_COMPLETE_IRQ_MASK
 (0x1U)

	)

5041 
	#BCH_CTRL_COMPLETE_IRQ_SHIFT
 (0U)

	)

5042 
	#BCH_CTRL_COMPLETE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_COMPLETE_IRQ_SHIFT
)Ë& 
BCH_CTRL_COMPLETE_IRQ_MASK
)

	)

5043 
	#BCH_CTRL_RSVD0_MASK
 (0x2U)

	)

5044 
	#BCH_CTRL_RSVD0_SHIFT
 (1U)

	)

5045 
	#BCH_CTRL_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_RSVD0_SHIFT
)Ë& 
BCH_CTRL_RSVD0_MASK
)

	)

5046 
	#BCH_CTRL_DEBUG_STALL_IRQ_MASK
 (0x4U)

	)

5047 
	#BCH_CTRL_DEBUG_STALL_IRQ_SHIFT
 (2U)

	)

5048 
	#BCH_CTRL_DEBUG_STALL_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_DEBUG_STALL_IRQ_SHIFT
)Ë& 
BCH_CTRL_DEBUG_STALL_IRQ_MASK
)

	)

5049 
	#BCH_CTRL_BM_ERROR_IRQ_MASK
 (0x8U)

	)

5050 
	#BCH_CTRL_BM_ERROR_IRQ_SHIFT
 (3U)

	)

5051 
	#BCH_CTRL_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_BM_ERROR_IRQ_SHIFT
)Ë& 
BCH_CTRL_BM_ERROR_IRQ_MASK
)

	)

5052 
	#BCH_CTRL_RSVD1_MASK
 (0xF0U)

	)

5053 
	#BCH_CTRL_RSVD1_SHIFT
 (4U)

	)

5054 
	#BCH_CTRL_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_RSVD1_SHIFT
)Ë& 
BCH_CTRL_RSVD1_MASK
)

	)

5055 
	#BCH_CTRL_COMPLETE_IRQ_EN_MASK
 (0x100U)

	)

5056 
	#BCH_CTRL_COMPLETE_IRQ_EN_SHIFT
 (8U)

	)

5057 
	#BCH_CTRL_COMPLETE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_COMPLETE_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_COMPLETE_IRQ_EN_MASK
)

	)

5058 
	#BCH_CTRL_RSVD2_MASK
 (0x200U)

	)

5059 
	#BCH_CTRL_RSVD2_SHIFT
 (9U)

	)

5060 
	#BCH_CTRL_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_RSVD2_SHIFT
)Ë& 
BCH_CTRL_RSVD2_MASK
)

	)

5061 
	#BCH_CTRL_DEBUG_STALL_IRQ_EN_MASK
 (0x400U)

	)

5062 
	#BCH_CTRL_DEBUG_STALL_IRQ_EN_SHIFT
 (10U)

	)

5063 
	#BCH_CTRL_DEBUG_STALL_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_DEBUG_STALL_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_DEBUG_STALL_IRQ_EN_MASK
)

	)

5064 
	#BCH_CTRL_RSVD3_MASK
 (0xF800U)

	)

5065 
	#BCH_CTRL_RSVD3_SHIFT
 (11U)

	)

5066 
	#BCH_CTRL_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_RSVD3_SHIFT
)Ë& 
BCH_CTRL_RSVD3_MASK
)

	)

5067 
	#BCH_CTRL_M2M_ENABLE_MASK
 (0x10000U)

	)

5068 
	#BCH_CTRL_M2M_ENABLE_SHIFT
 (16U)

	)

5069 
	#BCH_CTRL_M2M_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_M2M_ENABLE_SHIFT
)Ë& 
BCH_CTRL_M2M_ENABLE_MASK
)

	)

5070 
	#BCH_CTRL_M2M_ENCODE_MASK
 (0x20000U)

	)

5071 
	#BCH_CTRL_M2M_ENCODE_SHIFT
 (17U)

	)

5072 
	#BCH_CTRL_M2M_ENCODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_M2M_ENCODE_SHIFT
)Ë& 
BCH_CTRL_M2M_ENCODE_MASK
)

	)

5073 
	#BCH_CTRL_M2M_LAYOUT_MASK
 (0xC0000U)

	)

5074 
	#BCH_CTRL_M2M_LAYOUT_SHIFT
 (18U)

	)

5075 
	#BCH_CTRL_M2M_LAYOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_M2M_LAYOUT_SHIFT
)Ë& 
BCH_CTRL_M2M_LAYOUT_MASK
)

	)

5076 
	#BCH_CTRL_RSVD4_MASK
 (0x300000U)

	)

5077 
	#BCH_CTRL_RSVD4_SHIFT
 (20U)

	)

5078 
	#BCH_CTRL_RSVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_RSVD4_SHIFT
)Ë& 
BCH_CTRL_RSVD4_MASK
)

	)

5079 
	#BCH_CTRL_DEBUGSYNDROME_MASK
 (0x400000U)

	)

5080 
	#BCH_CTRL_DEBUGSYNDROME_SHIFT
 (22U)

	)

5081 
	#BCH_CTRL_DEBUGSYNDROME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_DEBUGSYNDROME_SHIFT
)Ë& 
BCH_CTRL_DEBUGSYNDROME_MASK
)

	)

5082 
	#BCH_CTRL_RSVD5_MASK
 (0x3F800000U)

	)

5083 
	#BCH_CTRL_RSVD5_SHIFT
 (23U)

	)

5084 
	#BCH_CTRL_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_RSVD5_SHIFT
)Ë& 
BCH_CTRL_RSVD5_MASK
)

	)

5085 
	#BCH_CTRL_CLKGATE_MASK
 (0x40000000U)

	)

5086 
	#BCH_CTRL_CLKGATE_SHIFT
 (30U)

	)

5087 
	#BCH_CTRL_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLKGATE_SHIFT
)Ë& 
BCH_CTRL_CLKGATE_MASK
)

	)

5088 
	#BCH_CTRL_SFTRST_MASK
 (0x80000000U)

	)

5089 
	#BCH_CTRL_SFTRST_SHIFT
 (31U)

	)

5090 
	#BCH_CTRL_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SFTRST_SHIFT
)Ë& 
BCH_CTRL_SFTRST_MASK
)

	)

5093 
	#BCH_CTRL_SET_COMPLETE_IRQ_MASK
 (0x1U)

	)

5094 
	#BCH_CTRL_SET_COMPLETE_IRQ_SHIFT
 (0U)

	)

5095 
	#BCH_CTRL_SET_COMPLETE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_COMPLETE_IRQ_SHIFT
)Ë& 
BCH_CTRL_SET_COMPLETE_IRQ_MASK
)

	)

5096 
	#BCH_CTRL_SET_RSVD0_MASK
 (0x2U)

	)

5097 
	#BCH_CTRL_SET_RSVD0_SHIFT
 (1U)

	)

5098 
	#BCH_CTRL_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_RSVD0_SHIFT
)Ë& 
BCH_CTRL_SET_RSVD0_MASK
)

	)

5099 
	#BCH_CTRL_SET_DEBUG_STALL_IRQ_MASK
 (0x4U)

	)

5100 
	#BCH_CTRL_SET_DEBUG_STALL_IRQ_SHIFT
 (2U)

	)

5101 
	#BCH_CTRL_SET_DEBUG_STALL_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_DEBUG_STALL_IRQ_SHIFT
)Ë& 
BCH_CTRL_SET_DEBUG_STALL_IRQ_MASK
)

	)

5102 
	#BCH_CTRL_SET_BM_ERROR_IRQ_MASK
 (0x8U)

	)

5103 
	#BCH_CTRL_SET_BM_ERROR_IRQ_SHIFT
 (3U)

	)

5104 
	#BCH_CTRL_SET_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_BM_ERROR_IRQ_SHIFT
)Ë& 
BCH_CTRL_SET_BM_ERROR_IRQ_MASK
)

	)

5105 
	#BCH_CTRL_SET_RSVD1_MASK
 (0xF0U)

	)

5106 
	#BCH_CTRL_SET_RSVD1_SHIFT
 (4U)

	)

5107 
	#BCH_CTRL_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_RSVD1_SHIFT
)Ë& 
BCH_CTRL_SET_RSVD1_MASK
)

	)

5108 
	#BCH_CTRL_SET_COMPLETE_IRQ_EN_MASK
 (0x100U)

	)

5109 
	#BCH_CTRL_SET_COMPLETE_IRQ_EN_SHIFT
 (8U)

	)

5110 
	#BCH_CTRL_SET_COMPLETE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_COMPLETE_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_SET_COMPLETE_IRQ_EN_MASK
)

	)

5111 
	#BCH_CTRL_SET_RSVD2_MASK
 (0x200U)

	)

5112 
	#BCH_CTRL_SET_RSVD2_SHIFT
 (9U)

	)

5113 
	#BCH_CTRL_SET_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_RSVD2_SHIFT
)Ë& 
BCH_CTRL_SET_RSVD2_MASK
)

	)

5114 
	#BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_MASK
 (0x400U)

	)

5115 
	#BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_SHIFT
 (10U)

	)

5116 
	#BCH_CTRL_SET_DEBUG_STALL_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_MASK
)

	)

5117 
	#BCH_CTRL_SET_RSVD3_MASK
 (0xF800U)

	)

5118 
	#BCH_CTRL_SET_RSVD3_SHIFT
 (11U)

	)

5119 
	#BCH_CTRL_SET_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_RSVD3_SHIFT
)Ë& 
BCH_CTRL_SET_RSVD3_MASK
)

	)

5120 
	#BCH_CTRL_SET_M2M_ENABLE_MASK
 (0x10000U)

	)

5121 
	#BCH_CTRL_SET_M2M_ENABLE_SHIFT
 (16U)

	)

5122 
	#BCH_CTRL_SET_M2M_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_M2M_ENABLE_SHIFT
)Ë& 
BCH_CTRL_SET_M2M_ENABLE_MASK
)

	)

5123 
	#BCH_CTRL_SET_M2M_ENCODE_MASK
 (0x20000U)

	)

5124 
	#BCH_CTRL_SET_M2M_ENCODE_SHIFT
 (17U)

	)

5125 
	#BCH_CTRL_SET_M2M_ENCODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_M2M_ENCODE_SHIFT
)Ë& 
BCH_CTRL_SET_M2M_ENCODE_MASK
)

	)

5126 
	#BCH_CTRL_SET_M2M_LAYOUT_MASK
 (0xC0000U)

	)

5127 
	#BCH_CTRL_SET_M2M_LAYOUT_SHIFT
 (18U)

	)

5128 
	#BCH_CTRL_SET_M2M_LAYOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_M2M_LAYOUT_SHIFT
)Ë& 
BCH_CTRL_SET_M2M_LAYOUT_MASK
)

	)

5129 
	#BCH_CTRL_SET_RSVD4_MASK
 (0x300000U)

	)

5130 
	#BCH_CTRL_SET_RSVD4_SHIFT
 (20U)

	)

5131 
	#BCH_CTRL_SET_RSVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_RSVD4_SHIFT
)Ë& 
BCH_CTRL_SET_RSVD4_MASK
)

	)

5132 
	#BCH_CTRL_SET_DEBUGSYNDROME_MASK
 (0x400000U)

	)

5133 
	#BCH_CTRL_SET_DEBUGSYNDROME_SHIFT
 (22U)

	)

5134 
	#BCH_CTRL_SET_DEBUGSYNDROME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_DEBUGSYNDROME_SHIFT
)Ë& 
BCH_CTRL_SET_DEBUGSYNDROME_MASK
)

	)

5135 
	#BCH_CTRL_SET_RSVD5_MASK
 (0x3F800000U)

	)

5136 
	#BCH_CTRL_SET_RSVD5_SHIFT
 (23U)

	)

5137 
	#BCH_CTRL_SET_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_RSVD5_SHIFT
)Ë& 
BCH_CTRL_SET_RSVD5_MASK
)

	)

5138 
	#BCH_CTRL_SET_CLKGATE_MASK
 (0x40000000U)

	)

5139 
	#BCH_CTRL_SET_CLKGATE_SHIFT
 (30U)

	)

5140 
	#BCH_CTRL_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_CLKGATE_SHIFT
)Ë& 
BCH_CTRL_SET_CLKGATE_MASK
)

	)

5141 
	#BCH_CTRL_SET_SFTRST_MASK
 (0x80000000U)

	)

5142 
	#BCH_CTRL_SET_SFTRST_SHIFT
 (31U)

	)

5143 
	#BCH_CTRL_SET_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_SET_SFTRST_SHIFT
)Ë& 
BCH_CTRL_SET_SFTRST_MASK
)

	)

5146 
	#BCH_CTRL_CLR_COMPLETE_IRQ_MASK
 (0x1U)

	)

5147 
	#BCH_CTRL_CLR_COMPLETE_IRQ_SHIFT
 (0U)

	)

5148 
	#BCH_CTRL_CLR_COMPLETE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_COMPLETE_IRQ_SHIFT
)Ë& 
BCH_CTRL_CLR_COMPLETE_IRQ_MASK
)

	)

5149 
	#BCH_CTRL_CLR_RSVD0_MASK
 (0x2U)

	)

5150 
	#BCH_CTRL_CLR_RSVD0_SHIFT
 (1U)

	)

5151 
	#BCH_CTRL_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_RSVD0_SHIFT
)Ë& 
BCH_CTRL_CLR_RSVD0_MASK
)

	)

5152 
	#BCH_CTRL_CLR_DEBUG_STALL_IRQ_MASK
 (0x4U)

	)

5153 
	#BCH_CTRL_CLR_DEBUG_STALL_IRQ_SHIFT
 (2U)

	)

5154 
	#BCH_CTRL_CLR_DEBUG_STALL_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_DEBUG_STALL_IRQ_SHIFT
)Ë& 
BCH_CTRL_CLR_DEBUG_STALL_IRQ_MASK
)

	)

5155 
	#BCH_CTRL_CLR_BM_ERROR_IRQ_MASK
 (0x8U)

	)

5156 
	#BCH_CTRL_CLR_BM_ERROR_IRQ_SHIFT
 (3U)

	)

5157 
	#BCH_CTRL_CLR_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_BM_ERROR_IRQ_SHIFT
)Ë& 
BCH_CTRL_CLR_BM_ERROR_IRQ_MASK
)

	)

5158 
	#BCH_CTRL_CLR_RSVD1_MASK
 (0xF0U)

	)

5159 
	#BCH_CTRL_CLR_RSVD1_SHIFT
 (4U)

	)

5160 
	#BCH_CTRL_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_RSVD1_SHIFT
)Ë& 
BCH_CTRL_CLR_RSVD1_MASK
)

	)

5161 
	#BCH_CTRL_CLR_COMPLETE_IRQ_EN_MASK
 (0x100U)

	)

5162 
	#BCH_CTRL_CLR_COMPLETE_IRQ_EN_SHIFT
 (8U)

	)

5163 
	#BCH_CTRL_CLR_COMPLETE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_COMPLETE_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_CLR_COMPLETE_IRQ_EN_MASK
)

	)

5164 
	#BCH_CTRL_CLR_RSVD2_MASK
 (0x200U)

	)

5165 
	#BCH_CTRL_CLR_RSVD2_SHIFT
 (9U)

	)

5166 
	#BCH_CTRL_CLR_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_RSVD2_SHIFT
)Ë& 
BCH_CTRL_CLR_RSVD2_MASK
)

	)

5167 
	#BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_MASK
 (0x400U)

	)

5168 
	#BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_SHIFT
 (10U)

	)

5169 
	#BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_MASK
)

	)

5170 
	#BCH_CTRL_CLR_RSVD3_MASK
 (0xF800U)

	)

5171 
	#BCH_CTRL_CLR_RSVD3_SHIFT
 (11U)

	)

5172 
	#BCH_CTRL_CLR_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_RSVD3_SHIFT
)Ë& 
BCH_CTRL_CLR_RSVD3_MASK
)

	)

5173 
	#BCH_CTRL_CLR_M2M_ENABLE_MASK
 (0x10000U)

	)

5174 
	#BCH_CTRL_CLR_M2M_ENABLE_SHIFT
 (16U)

	)

5175 
	#BCH_CTRL_CLR_M2M_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_M2M_ENABLE_SHIFT
)Ë& 
BCH_CTRL_CLR_M2M_ENABLE_MASK
)

	)

5176 
	#BCH_CTRL_CLR_M2M_ENCODE_MASK
 (0x20000U)

	)

5177 
	#BCH_CTRL_CLR_M2M_ENCODE_SHIFT
 (17U)

	)

5178 
	#BCH_CTRL_CLR_M2M_ENCODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_M2M_ENCODE_SHIFT
)Ë& 
BCH_CTRL_CLR_M2M_ENCODE_MASK
)

	)

5179 
	#BCH_CTRL_CLR_M2M_LAYOUT_MASK
 (0xC0000U)

	)

5180 
	#BCH_CTRL_CLR_M2M_LAYOUT_SHIFT
 (18U)

	)

5181 
	#BCH_CTRL_CLR_M2M_LAYOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_M2M_LAYOUT_SHIFT
)Ë& 
BCH_CTRL_CLR_M2M_LAYOUT_MASK
)

	)

5182 
	#BCH_CTRL_CLR_RSVD4_MASK
 (0x300000U)

	)

5183 
	#BCH_CTRL_CLR_RSVD4_SHIFT
 (20U)

	)

5184 
	#BCH_CTRL_CLR_RSVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_RSVD4_SHIFT
)Ë& 
BCH_CTRL_CLR_RSVD4_MASK
)

	)

5185 
	#BCH_CTRL_CLR_DEBUGSYNDROME_MASK
 (0x400000U)

	)

5186 
	#BCH_CTRL_CLR_DEBUGSYNDROME_SHIFT
 (22U)

	)

5187 
	#BCH_CTRL_CLR_DEBUGSYNDROME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_DEBUGSYNDROME_SHIFT
)Ë& 
BCH_CTRL_CLR_DEBUGSYNDROME_MASK
)

	)

5188 
	#BCH_CTRL_CLR_RSVD5_MASK
 (0x3F800000U)

	)

5189 
	#BCH_CTRL_CLR_RSVD5_SHIFT
 (23U)

	)

5190 
	#BCH_CTRL_CLR_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_RSVD5_SHIFT
)Ë& 
BCH_CTRL_CLR_RSVD5_MASK
)

	)

5191 
	#BCH_CTRL_CLR_CLKGATE_MASK
 (0x40000000U)

	)

5192 
	#BCH_CTRL_CLR_CLKGATE_SHIFT
 (30U)

	)

5193 
	#BCH_CTRL_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_CLKGATE_SHIFT
)Ë& 
BCH_CTRL_CLR_CLKGATE_MASK
)

	)

5194 
	#BCH_CTRL_CLR_SFTRST_MASK
 (0x80000000U)

	)

5195 
	#BCH_CTRL_CLR_SFTRST_SHIFT
 (31U)

	)

5196 
	#BCH_CTRL_CLR_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_CLR_SFTRST_SHIFT
)Ë& 
BCH_CTRL_CLR_SFTRST_MASK
)

	)

5199 
	#BCH_CTRL_TOG_COMPLETE_IRQ_MASK
 (0x1U)

	)

5200 
	#BCH_CTRL_TOG_COMPLETE_IRQ_SHIFT
 (0U)

	)

5201 
	#BCH_CTRL_TOG_COMPLETE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_COMPLETE_IRQ_SHIFT
)Ë& 
BCH_CTRL_TOG_COMPLETE_IRQ_MASK
)

	)

5202 
	#BCH_CTRL_TOG_RSVD0_MASK
 (0x2U)

	)

5203 
	#BCH_CTRL_TOG_RSVD0_SHIFT
 (1U)

	)

5204 
	#BCH_CTRL_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_RSVD0_SHIFT
)Ë& 
BCH_CTRL_TOG_RSVD0_MASK
)

	)

5205 
	#BCH_CTRL_TOG_DEBUG_STALL_IRQ_MASK
 (0x4U)

	)

5206 
	#BCH_CTRL_TOG_DEBUG_STALL_IRQ_SHIFT
 (2U)

	)

5207 
	#BCH_CTRL_TOG_DEBUG_STALL_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_DEBUG_STALL_IRQ_SHIFT
)Ë& 
BCH_CTRL_TOG_DEBUG_STALL_IRQ_MASK
)

	)

5208 
	#BCH_CTRL_TOG_BM_ERROR_IRQ_MASK
 (0x8U)

	)

5209 
	#BCH_CTRL_TOG_BM_ERROR_IRQ_SHIFT
 (3U)

	)

5210 
	#BCH_CTRL_TOG_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_BM_ERROR_IRQ_SHIFT
)Ë& 
BCH_CTRL_TOG_BM_ERROR_IRQ_MASK
)

	)

5211 
	#BCH_CTRL_TOG_RSVD1_MASK
 (0xF0U)

	)

5212 
	#BCH_CTRL_TOG_RSVD1_SHIFT
 (4U)

	)

5213 
	#BCH_CTRL_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_RSVD1_SHIFT
)Ë& 
BCH_CTRL_TOG_RSVD1_MASK
)

	)

5214 
	#BCH_CTRL_TOG_COMPLETE_IRQ_EN_MASK
 (0x100U)

	)

5215 
	#BCH_CTRL_TOG_COMPLETE_IRQ_EN_SHIFT
 (8U)

	)

5216 
	#BCH_CTRL_TOG_COMPLETE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_COMPLETE_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_TOG_COMPLETE_IRQ_EN_MASK
)

	)

5217 
	#BCH_CTRL_TOG_RSVD2_MASK
 (0x200U)

	)

5218 
	#BCH_CTRL_TOG_RSVD2_SHIFT
 (9U)

	)

5219 
	#BCH_CTRL_TOG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_RSVD2_SHIFT
)Ë& 
BCH_CTRL_TOG_RSVD2_MASK
)

	)

5220 
	#BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_MASK
 (0x400U)

	)

5221 
	#BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_SHIFT
 (10U)

	)

5222 
	#BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_SHIFT
)Ë& 
BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_MASK
)

	)

5223 
	#BCH_CTRL_TOG_RSVD3_MASK
 (0xF800U)

	)

5224 
	#BCH_CTRL_TOG_RSVD3_SHIFT
 (11U)

	)

5225 
	#BCH_CTRL_TOG_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_RSVD3_SHIFT
)Ë& 
BCH_CTRL_TOG_RSVD3_MASK
)

	)

5226 
	#BCH_CTRL_TOG_M2M_ENABLE_MASK
 (0x10000U)

	)

5227 
	#BCH_CTRL_TOG_M2M_ENABLE_SHIFT
 (16U)

	)

5228 
	#BCH_CTRL_TOG_M2M_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_M2M_ENABLE_SHIFT
)Ë& 
BCH_CTRL_TOG_M2M_ENABLE_MASK
)

	)

5229 
	#BCH_CTRL_TOG_M2M_ENCODE_MASK
 (0x20000U)

	)

5230 
	#BCH_CTRL_TOG_M2M_ENCODE_SHIFT
 (17U)

	)

5231 
	#BCH_CTRL_TOG_M2M_ENCODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_M2M_ENCODE_SHIFT
)Ë& 
BCH_CTRL_TOG_M2M_ENCODE_MASK
)

	)

5232 
	#BCH_CTRL_TOG_M2M_LAYOUT_MASK
 (0xC0000U)

	)

5233 
	#BCH_CTRL_TOG_M2M_LAYOUT_SHIFT
 (18U)

	)

5234 
	#BCH_CTRL_TOG_M2M_LAYOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_M2M_LAYOUT_SHIFT
)Ë& 
BCH_CTRL_TOG_M2M_LAYOUT_MASK
)

	)

5235 
	#BCH_CTRL_TOG_RSVD4_MASK
 (0x300000U)

	)

5236 
	#BCH_CTRL_TOG_RSVD4_SHIFT
 (20U)

	)

5237 
	#BCH_CTRL_TOG_RSVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_RSVD4_SHIFT
)Ë& 
BCH_CTRL_TOG_RSVD4_MASK
)

	)

5238 
	#BCH_CTRL_TOG_DEBUGSYNDROME_MASK
 (0x400000U)

	)

5239 
	#BCH_CTRL_TOG_DEBUGSYNDROME_SHIFT
 (22U)

	)

5240 
	#BCH_CTRL_TOG_DEBUGSYNDROME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_DEBUGSYNDROME_SHIFT
)Ë& 
BCH_CTRL_TOG_DEBUGSYNDROME_MASK
)

	)

5241 
	#BCH_CTRL_TOG_RSVD5_MASK
 (0x3F800000U)

	)

5242 
	#BCH_CTRL_TOG_RSVD5_SHIFT
 (23U)

	)

5243 
	#BCH_CTRL_TOG_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_RSVD5_SHIFT
)Ë& 
BCH_CTRL_TOG_RSVD5_MASK
)

	)

5244 
	#BCH_CTRL_TOG_CLKGATE_MASK
 (0x40000000U)

	)

5245 
	#BCH_CTRL_TOG_CLKGATE_SHIFT
 (30U)

	)

5246 
	#BCH_CTRL_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_CLKGATE_SHIFT
)Ë& 
BCH_CTRL_TOG_CLKGATE_MASK
)

	)

5247 
	#BCH_CTRL_TOG_SFTRST_MASK
 (0x80000000U)

	)

5248 
	#BCH_CTRL_TOG_SFTRST_SHIFT
 (31U)

	)

5249 
	#BCH_CTRL_TOG_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_CTRL_TOG_SFTRST_SHIFT
)Ë& 
BCH_CTRL_TOG_SFTRST_MASK
)

	)

5252 
	#BCH_STATUS0_RSVD0_MASK
 (0x3U)

	)

5253 
	#BCH_STATUS0_RSVD0_SHIFT
 (0U)

	)

5254 
	#BCH_STATUS0_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_RSVD0_SHIFT
)Ë& 
BCH_STATUS0_RSVD0_MASK
)

	)

5255 
	#BCH_STATUS0_UNCORRECTABLE_MASK
 (0x4U)

	)

5256 
	#BCH_STATUS0_UNCORRECTABLE_SHIFT
 (2U)

	)

5257 
	#BCH_STATUS0_UNCORRECTABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_UNCORRECTABLE_SHIFT
)Ë& 
BCH_STATUS0_UNCORRECTABLE_MASK
)

	)

5258 
	#BCH_STATUS0_CORRECTED_MASK
 (0x8U)

	)

5259 
	#BCH_STATUS0_CORRECTED_SHIFT
 (3U)

	)

5260 
	#BCH_STATUS0_CORRECTED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CORRECTED_SHIFT
)Ë& 
BCH_STATUS0_CORRECTED_MASK
)

	)

5261 
	#BCH_STATUS0_ALLONES_MASK
 (0x10U)

	)

5262 
	#BCH_STATUS0_ALLONES_SHIFT
 (4U)

	)

5263 
	#BCH_STATUS0_ALLONES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_ALLONES_SHIFT
)Ë& 
BCH_STATUS0_ALLONES_MASK
)

	)

5264 
	#BCH_STATUS0_RSVD1_MASK
 (0xE0U)

	)

5265 
	#BCH_STATUS0_RSVD1_SHIFT
 (5U)

	)

5266 
	#BCH_STATUS0_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_RSVD1_SHIFT
)Ë& 
BCH_STATUS0_RSVD1_MASK
)

	)

5267 
	#BCH_STATUS0_STATUS_BLK0_MASK
 (0xFF00U)

	)

5268 
	#BCH_STATUS0_STATUS_BLK0_SHIFT
 (8U)

	)

5269 
	#BCH_STATUS0_STATUS_BLK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_STATUS_BLK0_SHIFT
)Ë& 
BCH_STATUS0_STATUS_BLK0_MASK
)

	)

5270 
	#BCH_STATUS0_COMPLETED_CE_MASK
 (0xF0000U)

	)

5271 
	#BCH_STATUS0_COMPLETED_CE_SHIFT
 (16U)

	)

5272 
	#BCH_STATUS0_COMPLETED_CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_COMPLETED_CE_SHIFT
)Ë& 
BCH_STATUS0_COMPLETED_CE_MASK
)

	)

5273 
	#BCH_STATUS0_HANDLE_MASK
 (0xFFF00000U)

	)

5274 
	#BCH_STATUS0_HANDLE_SHIFT
 (20U)

	)

5275 
	#BCH_STATUS0_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_HANDLE_SHIFT
)Ë& 
BCH_STATUS0_HANDLE_MASK
)

	)

5278 
	#BCH_STATUS0_SET_RSVD0_MASK
 (0x3U)

	)

5279 
	#BCH_STATUS0_SET_RSVD0_SHIFT
 (0U)

	)

5280 
	#BCH_STATUS0_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_RSVD0_SHIFT
)Ë& 
BCH_STATUS0_SET_RSVD0_MASK
)

	)

5281 
	#BCH_STATUS0_SET_UNCORRECTABLE_MASK
 (0x4U)

	)

5282 
	#BCH_STATUS0_SET_UNCORRECTABLE_SHIFT
 (2U)

	)

5283 
	#BCH_STATUS0_SET_UNCORRECTABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_UNCORRECTABLE_SHIFT
)Ë& 
BCH_STATUS0_SET_UNCORRECTABLE_MASK
)

	)

5284 
	#BCH_STATUS0_SET_CORRECTED_MASK
 (0x8U)

	)

5285 
	#BCH_STATUS0_SET_CORRECTED_SHIFT
 (3U)

	)

5286 
	#BCH_STATUS0_SET_CORRECTED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_CORRECTED_SHIFT
)Ë& 
BCH_STATUS0_SET_CORRECTED_MASK
)

	)

5287 
	#BCH_STATUS0_SET_ALLONES_MASK
 (0x10U)

	)

5288 
	#BCH_STATUS0_SET_ALLONES_SHIFT
 (4U)

	)

5289 
	#BCH_STATUS0_SET_ALLONES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_ALLONES_SHIFT
)Ë& 
BCH_STATUS0_SET_ALLONES_MASK
)

	)

5290 
	#BCH_STATUS0_SET_RSVD1_MASK
 (0xE0U)

	)

5291 
	#BCH_STATUS0_SET_RSVD1_SHIFT
 (5U)

	)

5292 
	#BCH_STATUS0_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_RSVD1_SHIFT
)Ë& 
BCH_STATUS0_SET_RSVD1_MASK
)

	)

5293 
	#BCH_STATUS0_SET_STATUS_BLK0_MASK
 (0xFF00U)

	)

5294 
	#BCH_STATUS0_SET_STATUS_BLK0_SHIFT
 (8U)

	)

5295 
	#BCH_STATUS0_SET_STATUS_BLK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_STATUS_BLK0_SHIFT
)Ë& 
BCH_STATUS0_SET_STATUS_BLK0_MASK
)

	)

5296 
	#BCH_STATUS0_SET_COMPLETED_CE_MASK
 (0xF0000U)

	)

5297 
	#BCH_STATUS0_SET_COMPLETED_CE_SHIFT
 (16U)

	)

5298 
	#BCH_STATUS0_SET_COMPLETED_CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_COMPLETED_CE_SHIFT
)Ë& 
BCH_STATUS0_SET_COMPLETED_CE_MASK
)

	)

5299 
	#BCH_STATUS0_SET_HANDLE_MASK
 (0xFFF00000U)

	)

5300 
	#BCH_STATUS0_SET_HANDLE_SHIFT
 (20U)

	)

5301 
	#BCH_STATUS0_SET_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_SET_HANDLE_SHIFT
)Ë& 
BCH_STATUS0_SET_HANDLE_MASK
)

	)

5304 
	#BCH_STATUS0_CLR_RSVD0_MASK
 (0x3U)

	)

5305 
	#BCH_STATUS0_CLR_RSVD0_SHIFT
 (0U)

	)

5306 
	#BCH_STATUS0_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_RSVD0_SHIFT
)Ë& 
BCH_STATUS0_CLR_RSVD0_MASK
)

	)

5307 
	#BCH_STATUS0_CLR_UNCORRECTABLE_MASK
 (0x4U)

	)

5308 
	#BCH_STATUS0_CLR_UNCORRECTABLE_SHIFT
 (2U)

	)

5309 
	#BCH_STATUS0_CLR_UNCORRECTABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_UNCORRECTABLE_SHIFT
)Ë& 
BCH_STATUS0_CLR_UNCORRECTABLE_MASK
)

	)

5310 
	#BCH_STATUS0_CLR_CORRECTED_MASK
 (0x8U)

	)

5311 
	#BCH_STATUS0_CLR_CORRECTED_SHIFT
 (3U)

	)

5312 
	#BCH_STATUS0_CLR_CORRECTED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_CORRECTED_SHIFT
)Ë& 
BCH_STATUS0_CLR_CORRECTED_MASK
)

	)

5313 
	#BCH_STATUS0_CLR_ALLONES_MASK
 (0x10U)

	)

5314 
	#BCH_STATUS0_CLR_ALLONES_SHIFT
 (4U)

	)

5315 
	#BCH_STATUS0_CLR_ALLONES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_ALLONES_SHIFT
)Ë& 
BCH_STATUS0_CLR_ALLONES_MASK
)

	)

5316 
	#BCH_STATUS0_CLR_RSVD1_MASK
 (0xE0U)

	)

5317 
	#BCH_STATUS0_CLR_RSVD1_SHIFT
 (5U)

	)

5318 
	#BCH_STATUS0_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_RSVD1_SHIFT
)Ë& 
BCH_STATUS0_CLR_RSVD1_MASK
)

	)

5319 
	#BCH_STATUS0_CLR_STATUS_BLK0_MASK
 (0xFF00U)

	)

5320 
	#BCH_STATUS0_CLR_STATUS_BLK0_SHIFT
 (8U)

	)

5321 
	#BCH_STATUS0_CLR_STATUS_BLK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_STATUS_BLK0_SHIFT
)Ë& 
BCH_STATUS0_CLR_STATUS_BLK0_MASK
)

	)

5322 
	#BCH_STATUS0_CLR_COMPLETED_CE_MASK
 (0xF0000U)

	)

5323 
	#BCH_STATUS0_CLR_COMPLETED_CE_SHIFT
 (16U)

	)

5324 
	#BCH_STATUS0_CLR_COMPLETED_CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_COMPLETED_CE_SHIFT
)Ë& 
BCH_STATUS0_CLR_COMPLETED_CE_MASK
)

	)

5325 
	#BCH_STATUS0_CLR_HANDLE_MASK
 (0xFFF00000U)

	)

5326 
	#BCH_STATUS0_CLR_HANDLE_SHIFT
 (20U)

	)

5327 
	#BCH_STATUS0_CLR_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_CLR_HANDLE_SHIFT
)Ë& 
BCH_STATUS0_CLR_HANDLE_MASK
)

	)

5330 
	#BCH_STATUS0_TOG_RSVD0_MASK
 (0x3U)

	)

5331 
	#BCH_STATUS0_TOG_RSVD0_SHIFT
 (0U)

	)

5332 
	#BCH_STATUS0_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_RSVD0_SHIFT
)Ë& 
BCH_STATUS0_TOG_RSVD0_MASK
)

	)

5333 
	#BCH_STATUS0_TOG_UNCORRECTABLE_MASK
 (0x4U)

	)

5334 
	#BCH_STATUS0_TOG_UNCORRECTABLE_SHIFT
 (2U)

	)

5335 
	#BCH_STATUS0_TOG_UNCORRECTABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_UNCORRECTABLE_SHIFT
)Ë& 
BCH_STATUS0_TOG_UNCORRECTABLE_MASK
)

	)

5336 
	#BCH_STATUS0_TOG_CORRECTED_MASK
 (0x8U)

	)

5337 
	#BCH_STATUS0_TOG_CORRECTED_SHIFT
 (3U)

	)

5338 
	#BCH_STATUS0_TOG_CORRECTED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_CORRECTED_SHIFT
)Ë& 
BCH_STATUS0_TOG_CORRECTED_MASK
)

	)

5339 
	#BCH_STATUS0_TOG_ALLONES_MASK
 (0x10U)

	)

5340 
	#BCH_STATUS0_TOG_ALLONES_SHIFT
 (4U)

	)

5341 
	#BCH_STATUS0_TOG_ALLONES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_ALLONES_SHIFT
)Ë& 
BCH_STATUS0_TOG_ALLONES_MASK
)

	)

5342 
	#BCH_STATUS0_TOG_RSVD1_MASK
 (0xE0U)

	)

5343 
	#BCH_STATUS0_TOG_RSVD1_SHIFT
 (5U)

	)

5344 
	#BCH_STATUS0_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_RSVD1_SHIFT
)Ë& 
BCH_STATUS0_TOG_RSVD1_MASK
)

	)

5345 
	#BCH_STATUS0_TOG_STATUS_BLK0_MASK
 (0xFF00U)

	)

5346 
	#BCH_STATUS0_TOG_STATUS_BLK0_SHIFT
 (8U)

	)

5347 
	#BCH_STATUS0_TOG_STATUS_BLK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_STATUS_BLK0_SHIFT
)Ë& 
BCH_STATUS0_TOG_STATUS_BLK0_MASK
)

	)

5348 
	#BCH_STATUS0_TOG_COMPLETED_CE_MASK
 (0xF0000U)

	)

5349 
	#BCH_STATUS0_TOG_COMPLETED_CE_SHIFT
 (16U)

	)

5350 
	#BCH_STATUS0_TOG_COMPLETED_CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_COMPLETED_CE_SHIFT
)Ë& 
BCH_STATUS0_TOG_COMPLETED_CE_MASK
)

	)

5351 
	#BCH_STATUS0_TOG_HANDLE_MASK
 (0xFFF00000U)

	)

5352 
	#BCH_STATUS0_TOG_HANDLE_SHIFT
 (20U)

	)

5353 
	#BCH_STATUS0_TOG_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_STATUS0_TOG_HANDLE_SHIFT
)Ë& 
BCH_STATUS0_TOG_HANDLE_MASK
)

	)

5356 
	#BCH_MODE_ERASE_THRESHOLD_MASK
 (0xFFU)

	)

5357 
	#BCH_MODE_ERASE_THRESHOLD_SHIFT
 (0U)

	)

5358 
	#BCH_MODE_ERASE_THRESHOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_ERASE_THRESHOLD_SHIFT
)Ë& 
BCH_MODE_ERASE_THRESHOLD_MASK
)

	)

5359 
	#BCH_MODE_RSVD_MASK
 (0xFFFFFF00U)

	)

5360 
	#BCH_MODE_RSVD_SHIFT
 (8U)

	)

5361 
	#BCH_MODE_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_RSVD_SHIFT
)Ë& 
BCH_MODE_RSVD_MASK
)

	)

5364 
	#BCH_MODE_SET_ERASE_THRESHOLD_MASK
 (0xFFU)

	)

5365 
	#BCH_MODE_SET_ERASE_THRESHOLD_SHIFT
 (0U)

	)

5366 
	#BCH_MODE_SET_ERASE_THRESHOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_SET_ERASE_THRESHOLD_SHIFT
)Ë& 
BCH_MODE_SET_ERASE_THRESHOLD_MASK
)

	)

5367 
	#BCH_MODE_SET_RSVD_MASK
 (0xFFFFFF00U)

	)

5368 
	#BCH_MODE_SET_RSVD_SHIFT
 (8U)

	)

5369 
	#BCH_MODE_SET_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_SET_RSVD_SHIFT
)Ë& 
BCH_MODE_SET_RSVD_MASK
)

	)

5372 
	#BCH_MODE_CLR_ERASE_THRESHOLD_MASK
 (0xFFU)

	)

5373 
	#BCH_MODE_CLR_ERASE_THRESHOLD_SHIFT
 (0U)

	)

5374 
	#BCH_MODE_CLR_ERASE_THRESHOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_CLR_ERASE_THRESHOLD_SHIFT
)Ë& 
BCH_MODE_CLR_ERASE_THRESHOLD_MASK
)

	)

5375 
	#BCH_MODE_CLR_RSVD_MASK
 (0xFFFFFF00U)

	)

5376 
	#BCH_MODE_CLR_RSVD_SHIFT
 (8U)

	)

5377 
	#BCH_MODE_CLR_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_CLR_RSVD_SHIFT
)Ë& 
BCH_MODE_CLR_RSVD_MASK
)

	)

5380 
	#BCH_MODE_TOG_ERASE_THRESHOLD_MASK
 (0xFFU)

	)

5381 
	#BCH_MODE_TOG_ERASE_THRESHOLD_SHIFT
 (0U)

	)

5382 
	#BCH_MODE_TOG_ERASE_THRESHOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_TOG_ERASE_THRESHOLD_SHIFT
)Ë& 
BCH_MODE_TOG_ERASE_THRESHOLD_MASK
)

	)

5383 
	#BCH_MODE_TOG_RSVD_MASK
 (0xFFFFFF00U)

	)

5384 
	#BCH_MODE_TOG_RSVD_SHIFT
 (8U)

	)

5385 
	#BCH_MODE_TOG_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_MODE_TOG_RSVD_SHIFT
)Ë& 
BCH_MODE_TOG_RSVD_MASK
)

	)

5388 
	#BCH_ENCODEPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

5389 
	#BCH_ENCODEPTR_ADDR_SHIFT
 (0U)

	)

5390 
	#BCH_ENCODEPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_ENCODEPTR_ADDR_SHIFT
)Ë& 
BCH_ENCODEPTR_ADDR_MASK
)

	)

5393 
	#BCH_ENCODEPTR_SET_ADDR_MASK
 (0xFFFFFFFFU)

	)

5394 
	#BCH_ENCODEPTR_SET_ADDR_SHIFT
 (0U)

	)

5395 
	#BCH_ENCODEPTR_SET_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_ENCODEPTR_SET_ADDR_SHIFT
)Ë& 
BCH_ENCODEPTR_SET_ADDR_MASK
)

	)

5398 
	#BCH_ENCODEPTR_CLR_ADDR_MASK
 (0xFFFFFFFFU)

	)

5399 
	#BCH_ENCODEPTR_CLR_ADDR_SHIFT
 (0U)

	)

5400 
	#BCH_ENCODEPTR_CLR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_ENCODEPTR_CLR_ADDR_SHIFT
)Ë& 
BCH_ENCODEPTR_CLR_ADDR_MASK
)

	)

5403 
	#BCH_ENCODEPTR_TOG_ADDR_MASK
 (0xFFFFFFFFU)

	)

5404 
	#BCH_ENCODEPTR_TOG_ADDR_SHIFT
 (0U)

	)

5405 
	#BCH_ENCODEPTR_TOG_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_ENCODEPTR_TOG_ADDR_SHIFT
)Ë& 
BCH_ENCODEPTR_TOG_ADDR_MASK
)

	)

5408 
	#BCH_DATAPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

5409 
	#BCH_DATAPTR_ADDR_SHIFT
 (0U)

	)

5410 
	#BCH_DATAPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DATAPTR_ADDR_SHIFT
)Ë& 
BCH_DATAPTR_ADDR_MASK
)

	)

5413 
	#BCH_DATAPTR_SET_ADDR_MASK
 (0xFFFFFFFFU)

	)

5414 
	#BCH_DATAPTR_SET_ADDR_SHIFT
 (0U)

	)

5415 
	#BCH_DATAPTR_SET_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DATAPTR_SET_ADDR_SHIFT
)Ë& 
BCH_DATAPTR_SET_ADDR_MASK
)

	)

5418 
	#BCH_DATAPTR_CLR_ADDR_MASK
 (0xFFFFFFFFU)

	)

5419 
	#BCH_DATAPTR_CLR_ADDR_SHIFT
 (0U)

	)

5420 
	#BCH_DATAPTR_CLR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DATAPTR_CLR_ADDR_SHIFT
)Ë& 
BCH_DATAPTR_CLR_ADDR_MASK
)

	)

5423 
	#BCH_DATAPTR_TOG_ADDR_MASK
 (0xFFFFFFFFU)

	)

5424 
	#BCH_DATAPTR_TOG_ADDR_SHIFT
 (0U)

	)

5425 
	#BCH_DATAPTR_TOG_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DATAPTR_TOG_ADDR_SHIFT
)Ë& 
BCH_DATAPTR_TOG_ADDR_MASK
)

	)

5428 
	#BCH_METAPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

5429 
	#BCH_METAPTR_ADDR_SHIFT
 (0U)

	)

5430 
	#BCH_METAPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_METAPTR_ADDR_SHIFT
)Ë& 
BCH_METAPTR_ADDR_MASK
)

	)

5433 
	#BCH_METAPTR_SET_ADDR_MASK
 (0xFFFFFFFFU)

	)

5434 
	#BCH_METAPTR_SET_ADDR_SHIFT
 (0U)

	)

5435 
	#BCH_METAPTR_SET_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_METAPTR_SET_ADDR_SHIFT
)Ë& 
BCH_METAPTR_SET_ADDR_MASK
)

	)

5438 
	#BCH_METAPTR_CLR_ADDR_MASK
 (0xFFFFFFFFU)

	)

5439 
	#BCH_METAPTR_CLR_ADDR_SHIFT
 (0U)

	)

5440 
	#BCH_METAPTR_CLR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_METAPTR_CLR_ADDR_SHIFT
)Ë& 
BCH_METAPTR_CLR_ADDR_MASK
)

	)

5443 
	#BCH_METAPTR_TOG_ADDR_MASK
 (0xFFFFFFFFU)

	)

5444 
	#BCH_METAPTR_TOG_ADDR_SHIFT
 (0U)

	)

5445 
	#BCH_METAPTR_TOG_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_METAPTR_TOG_ADDR_SHIFT
)Ë& 
BCH_METAPTR_TOG_ADDR_MASK
)

	)

5448 
	#BCH_LAYOUTSELECT_CS0_SELECT_MASK
 (0x3U)

	)

5449 
	#BCH_LAYOUTSELECT_CS0_SELECT_SHIFT
 (0U)

	)

5450 
	#BCH_LAYOUTSELECT_CS0_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS0_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS0_SELECT_MASK
)

	)

5451 
	#BCH_LAYOUTSELECT_CS1_SELECT_MASK
 (0xCU)

	)

5452 
	#BCH_LAYOUTSELECT_CS1_SELECT_SHIFT
 (2U)

	)

5453 
	#BCH_LAYOUTSELECT_CS1_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS1_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS1_SELECT_MASK
)

	)

5454 
	#BCH_LAYOUTSELECT_CS2_SELECT_MASK
 (0x30U)

	)

5455 
	#BCH_LAYOUTSELECT_CS2_SELECT_SHIFT
 (4U)

	)

5456 
	#BCH_LAYOUTSELECT_CS2_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS2_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS2_SELECT_MASK
)

	)

5457 
	#BCH_LAYOUTSELECT_CS3_SELECT_MASK
 (0xC0U)

	)

5458 
	#BCH_LAYOUTSELECT_CS3_SELECT_SHIFT
 (6U)

	)

5459 
	#BCH_LAYOUTSELECT_CS3_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS3_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS3_SELECT_MASK
)

	)

5460 
	#BCH_LAYOUTSELECT_CS4_SELECT_MASK
 (0x300U)

	)

5461 
	#BCH_LAYOUTSELECT_CS4_SELECT_SHIFT
 (8U)

	)

5462 
	#BCH_LAYOUTSELECT_CS4_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS4_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS4_SELECT_MASK
)

	)

5463 
	#BCH_LAYOUTSELECT_CS5_SELECT_MASK
 (0xC00U)

	)

5464 
	#BCH_LAYOUTSELECT_CS5_SELECT_SHIFT
 (10U)

	)

5465 
	#BCH_LAYOUTSELECT_CS5_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS5_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS5_SELECT_MASK
)

	)

5466 
	#BCH_LAYOUTSELECT_CS6_SELECT_MASK
 (0x3000U)

	)

5467 
	#BCH_LAYOUTSELECT_CS6_SELECT_SHIFT
 (12U)

	)

5468 
	#BCH_LAYOUTSELECT_CS6_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS6_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS6_SELECT_MASK
)

	)

5469 
	#BCH_LAYOUTSELECT_CS7_SELECT_MASK
 (0xC000U)

	)

5470 
	#BCH_LAYOUTSELECT_CS7_SELECT_SHIFT
 (14U)

	)

5471 
	#BCH_LAYOUTSELECT_CS7_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS7_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS7_SELECT_MASK
)

	)

5472 
	#BCH_LAYOUTSELECT_CS8_SELECT_MASK
 (0x30000U)

	)

5473 
	#BCH_LAYOUTSELECT_CS8_SELECT_SHIFT
 (16U)

	)

5474 
	#BCH_LAYOUTSELECT_CS8_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS8_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS8_SELECT_MASK
)

	)

5475 
	#BCH_LAYOUTSELECT_CS9_SELECT_MASK
 (0xC0000U)

	)

5476 
	#BCH_LAYOUTSELECT_CS9_SELECT_SHIFT
 (18U)

	)

5477 
	#BCH_LAYOUTSELECT_CS9_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS9_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS9_SELECT_MASK
)

	)

5478 
	#BCH_LAYOUTSELECT_CS10_SELECT_MASK
 (0x300000U)

	)

5479 
	#BCH_LAYOUTSELECT_CS10_SELECT_SHIFT
 (20U)

	)

5480 
	#BCH_LAYOUTSELECT_CS10_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS10_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS10_SELECT_MASK
)

	)

5481 
	#BCH_LAYOUTSELECT_CS11_SELECT_MASK
 (0xC00000U)

	)

5482 
	#BCH_LAYOUTSELECT_CS11_SELECT_SHIFT
 (22U)

	)

5483 
	#BCH_LAYOUTSELECT_CS11_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS11_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS11_SELECT_MASK
)

	)

5484 
	#BCH_LAYOUTSELECT_CS12_SELECT_MASK
 (0x3000000U)

	)

5485 
	#BCH_LAYOUTSELECT_CS12_SELECT_SHIFT
 (24U)

	)

5486 
	#BCH_LAYOUTSELECT_CS12_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS12_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS12_SELECT_MASK
)

	)

5487 
	#BCH_LAYOUTSELECT_CS13_SELECT_MASK
 (0xC000000U)

	)

5488 
	#BCH_LAYOUTSELECT_CS13_SELECT_SHIFT
 (26U)

	)

5489 
	#BCH_LAYOUTSELECT_CS13_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS13_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS13_SELECT_MASK
)

	)

5490 
	#BCH_LAYOUTSELECT_CS14_SELECT_MASK
 (0x30000000U)

	)

5491 
	#BCH_LAYOUTSELECT_CS14_SELECT_SHIFT
 (28U)

	)

5492 
	#BCH_LAYOUTSELECT_CS14_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS14_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS14_SELECT_MASK
)

	)

5493 
	#BCH_LAYOUTSELECT_CS15_SELECT_MASK
 (0xC0000000U)

	)

5494 
	#BCH_LAYOUTSELECT_CS15_SELECT_SHIFT
 (30U)

	)

5495 
	#BCH_LAYOUTSELECT_CS15_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CS15_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CS15_SELECT_MASK
)

	)

5498 
	#BCH_LAYOUTSELECT_SET_CS0_SELECT_MASK
 (0x3U)

	)

5499 
	#BCH_LAYOUTSELECT_SET_CS0_SELECT_SHIFT
 (0U)

	)

5500 
	#BCH_LAYOUTSELECT_SET_CS0_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS0_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS0_SELECT_MASK
)

	)

5501 
	#BCH_LAYOUTSELECT_SET_CS1_SELECT_MASK
 (0xCU)

	)

5502 
	#BCH_LAYOUTSELECT_SET_CS1_SELECT_SHIFT
 (2U)

	)

5503 
	#BCH_LAYOUTSELECT_SET_CS1_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS1_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS1_SELECT_MASK
)

	)

5504 
	#BCH_LAYOUTSELECT_SET_CS2_SELECT_MASK
 (0x30U)

	)

5505 
	#BCH_LAYOUTSELECT_SET_CS2_SELECT_SHIFT
 (4U)

	)

5506 
	#BCH_LAYOUTSELECT_SET_CS2_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS2_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS2_SELECT_MASK
)

	)

5507 
	#BCH_LAYOUTSELECT_SET_CS3_SELECT_MASK
 (0xC0U)

	)

5508 
	#BCH_LAYOUTSELECT_SET_CS3_SELECT_SHIFT
 (6U)

	)

5509 
	#BCH_LAYOUTSELECT_SET_CS3_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS3_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS3_SELECT_MASK
)

	)

5510 
	#BCH_LAYOUTSELECT_SET_CS4_SELECT_MASK
 (0x300U)

	)

5511 
	#BCH_LAYOUTSELECT_SET_CS4_SELECT_SHIFT
 (8U)

	)

5512 
	#BCH_LAYOUTSELECT_SET_CS4_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS4_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS4_SELECT_MASK
)

	)

5513 
	#BCH_LAYOUTSELECT_SET_CS5_SELECT_MASK
 (0xC00U)

	)

5514 
	#BCH_LAYOUTSELECT_SET_CS5_SELECT_SHIFT
 (10U)

	)

5515 
	#BCH_LAYOUTSELECT_SET_CS5_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS5_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS5_SELECT_MASK
)

	)

5516 
	#BCH_LAYOUTSELECT_SET_CS6_SELECT_MASK
 (0x3000U)

	)

5517 
	#BCH_LAYOUTSELECT_SET_CS6_SELECT_SHIFT
 (12U)

	)

5518 
	#BCH_LAYOUTSELECT_SET_CS6_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS6_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS6_SELECT_MASK
)

	)

5519 
	#BCH_LAYOUTSELECT_SET_CS7_SELECT_MASK
 (0xC000U)

	)

5520 
	#BCH_LAYOUTSELECT_SET_CS7_SELECT_SHIFT
 (14U)

	)

5521 
	#BCH_LAYOUTSELECT_SET_CS7_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS7_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS7_SELECT_MASK
)

	)

5522 
	#BCH_LAYOUTSELECT_SET_CS8_SELECT_MASK
 (0x30000U)

	)

5523 
	#BCH_LAYOUTSELECT_SET_CS8_SELECT_SHIFT
 (16U)

	)

5524 
	#BCH_LAYOUTSELECT_SET_CS8_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS8_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS8_SELECT_MASK
)

	)

5525 
	#BCH_LAYOUTSELECT_SET_CS9_SELECT_MASK
 (0xC0000U)

	)

5526 
	#BCH_LAYOUTSELECT_SET_CS9_SELECT_SHIFT
 (18U)

	)

5527 
	#BCH_LAYOUTSELECT_SET_CS9_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS9_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS9_SELECT_MASK
)

	)

5528 
	#BCH_LAYOUTSELECT_SET_CS10_SELECT_MASK
 (0x300000U)

	)

5529 
	#BCH_LAYOUTSELECT_SET_CS10_SELECT_SHIFT
 (20U)

	)

5530 
	#BCH_LAYOUTSELECT_SET_CS10_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS10_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS10_SELECT_MASK
)

	)

5531 
	#BCH_LAYOUTSELECT_SET_CS11_SELECT_MASK
 (0xC00000U)

	)

5532 
	#BCH_LAYOUTSELECT_SET_CS11_SELECT_SHIFT
 (22U)

	)

5533 
	#BCH_LAYOUTSELECT_SET_CS11_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS11_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS11_SELECT_MASK
)

	)

5534 
	#BCH_LAYOUTSELECT_SET_CS12_SELECT_MASK
 (0x3000000U)

	)

5535 
	#BCH_LAYOUTSELECT_SET_CS12_SELECT_SHIFT
 (24U)

	)

5536 
	#BCH_LAYOUTSELECT_SET_CS12_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS12_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS12_SELECT_MASK
)

	)

5537 
	#BCH_LAYOUTSELECT_SET_CS13_SELECT_MASK
 (0xC000000U)

	)

5538 
	#BCH_LAYOUTSELECT_SET_CS13_SELECT_SHIFT
 (26U)

	)

5539 
	#BCH_LAYOUTSELECT_SET_CS13_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS13_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS13_SELECT_MASK
)

	)

5540 
	#BCH_LAYOUTSELECT_SET_CS14_SELECT_MASK
 (0x30000000U)

	)

5541 
	#BCH_LAYOUTSELECT_SET_CS14_SELECT_SHIFT
 (28U)

	)

5542 
	#BCH_LAYOUTSELECT_SET_CS14_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS14_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS14_SELECT_MASK
)

	)

5543 
	#BCH_LAYOUTSELECT_SET_CS15_SELECT_MASK
 (0xC0000000U)

	)

5544 
	#BCH_LAYOUTSELECT_SET_CS15_SELECT_SHIFT
 (30U)

	)

5545 
	#BCH_LAYOUTSELECT_SET_CS15_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_SET_CS15_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_SET_CS15_SELECT_MASK
)

	)

5548 
	#BCH_LAYOUTSELECT_CLR_CS0_SELECT_MASK
 (0x3U)

	)

5549 
	#BCH_LAYOUTSELECT_CLR_CS0_SELECT_SHIFT
 (0U)

	)

5550 
	#BCH_LAYOUTSELECT_CLR_CS0_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS0_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS0_SELECT_MASK
)

	)

5551 
	#BCH_LAYOUTSELECT_CLR_CS1_SELECT_MASK
 (0xCU)

	)

5552 
	#BCH_LAYOUTSELECT_CLR_CS1_SELECT_SHIFT
 (2U)

	)

5553 
	#BCH_LAYOUTSELECT_CLR_CS1_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS1_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS1_SELECT_MASK
)

	)

5554 
	#BCH_LAYOUTSELECT_CLR_CS2_SELECT_MASK
 (0x30U)

	)

5555 
	#BCH_LAYOUTSELECT_CLR_CS2_SELECT_SHIFT
 (4U)

	)

5556 
	#BCH_LAYOUTSELECT_CLR_CS2_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS2_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS2_SELECT_MASK
)

	)

5557 
	#BCH_LAYOUTSELECT_CLR_CS3_SELECT_MASK
 (0xC0U)

	)

5558 
	#BCH_LAYOUTSELECT_CLR_CS3_SELECT_SHIFT
 (6U)

	)

5559 
	#BCH_LAYOUTSELECT_CLR_CS3_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS3_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS3_SELECT_MASK
)

	)

5560 
	#BCH_LAYOUTSELECT_CLR_CS4_SELECT_MASK
 (0x300U)

	)

5561 
	#BCH_LAYOUTSELECT_CLR_CS4_SELECT_SHIFT
 (8U)

	)

5562 
	#BCH_LAYOUTSELECT_CLR_CS4_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS4_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS4_SELECT_MASK
)

	)

5563 
	#BCH_LAYOUTSELECT_CLR_CS5_SELECT_MASK
 (0xC00U)

	)

5564 
	#BCH_LAYOUTSELECT_CLR_CS5_SELECT_SHIFT
 (10U)

	)

5565 
	#BCH_LAYOUTSELECT_CLR_CS5_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS5_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS5_SELECT_MASK
)

	)

5566 
	#BCH_LAYOUTSELECT_CLR_CS6_SELECT_MASK
 (0x3000U)

	)

5567 
	#BCH_LAYOUTSELECT_CLR_CS6_SELECT_SHIFT
 (12U)

	)

5568 
	#BCH_LAYOUTSELECT_CLR_CS6_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS6_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS6_SELECT_MASK
)

	)

5569 
	#BCH_LAYOUTSELECT_CLR_CS7_SELECT_MASK
 (0xC000U)

	)

5570 
	#BCH_LAYOUTSELECT_CLR_CS7_SELECT_SHIFT
 (14U)

	)

5571 
	#BCH_LAYOUTSELECT_CLR_CS7_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS7_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS7_SELECT_MASK
)

	)

5572 
	#BCH_LAYOUTSELECT_CLR_CS8_SELECT_MASK
 (0x30000U)

	)

5573 
	#BCH_LAYOUTSELECT_CLR_CS8_SELECT_SHIFT
 (16U)

	)

5574 
	#BCH_LAYOUTSELECT_CLR_CS8_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS8_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS8_SELECT_MASK
)

	)

5575 
	#BCH_LAYOUTSELECT_CLR_CS9_SELECT_MASK
 (0xC0000U)

	)

5576 
	#BCH_LAYOUTSELECT_CLR_CS9_SELECT_SHIFT
 (18U)

	)

5577 
	#BCH_LAYOUTSELECT_CLR_CS9_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS9_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS9_SELECT_MASK
)

	)

5578 
	#BCH_LAYOUTSELECT_CLR_CS10_SELECT_MASK
 (0x300000U)

	)

5579 
	#BCH_LAYOUTSELECT_CLR_CS10_SELECT_SHIFT
 (20U)

	)

5580 
	#BCH_LAYOUTSELECT_CLR_CS10_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS10_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS10_SELECT_MASK
)

	)

5581 
	#BCH_LAYOUTSELECT_CLR_CS11_SELECT_MASK
 (0xC00000U)

	)

5582 
	#BCH_LAYOUTSELECT_CLR_CS11_SELECT_SHIFT
 (22U)

	)

5583 
	#BCH_LAYOUTSELECT_CLR_CS11_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS11_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS11_SELECT_MASK
)

	)

5584 
	#BCH_LAYOUTSELECT_CLR_CS12_SELECT_MASK
 (0x3000000U)

	)

5585 
	#BCH_LAYOUTSELECT_CLR_CS12_SELECT_SHIFT
 (24U)

	)

5586 
	#BCH_LAYOUTSELECT_CLR_CS12_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS12_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS12_SELECT_MASK
)

	)

5587 
	#BCH_LAYOUTSELECT_CLR_CS13_SELECT_MASK
 (0xC000000U)

	)

5588 
	#BCH_LAYOUTSELECT_CLR_CS13_SELECT_SHIFT
 (26U)

	)

5589 
	#BCH_LAYOUTSELECT_CLR_CS13_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS13_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS13_SELECT_MASK
)

	)

5590 
	#BCH_LAYOUTSELECT_CLR_CS14_SELECT_MASK
 (0x30000000U)

	)

5591 
	#BCH_LAYOUTSELECT_CLR_CS14_SELECT_SHIFT
 (28U)

	)

5592 
	#BCH_LAYOUTSELECT_CLR_CS14_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS14_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS14_SELECT_MASK
)

	)

5593 
	#BCH_LAYOUTSELECT_CLR_CS15_SELECT_MASK
 (0xC0000000U)

	)

5594 
	#BCH_LAYOUTSELECT_CLR_CS15_SELECT_SHIFT
 (30U)

	)

5595 
	#BCH_LAYOUTSELECT_CLR_CS15_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_CLR_CS15_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_CLR_CS15_SELECT_MASK
)

	)

5598 
	#BCH_LAYOUTSELECT_TOG_CS0_SELECT_MASK
 (0x3U)

	)

5599 
	#BCH_LAYOUTSELECT_TOG_CS0_SELECT_SHIFT
 (0U)

	)

5600 
	#BCH_LAYOUTSELECT_TOG_CS0_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS0_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS0_SELECT_MASK
)

	)

5601 
	#BCH_LAYOUTSELECT_TOG_CS1_SELECT_MASK
 (0xCU)

	)

5602 
	#BCH_LAYOUTSELECT_TOG_CS1_SELECT_SHIFT
 (2U)

	)

5603 
	#BCH_LAYOUTSELECT_TOG_CS1_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS1_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS1_SELECT_MASK
)

	)

5604 
	#BCH_LAYOUTSELECT_TOG_CS2_SELECT_MASK
 (0x30U)

	)

5605 
	#BCH_LAYOUTSELECT_TOG_CS2_SELECT_SHIFT
 (4U)

	)

5606 
	#BCH_LAYOUTSELECT_TOG_CS2_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS2_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS2_SELECT_MASK
)

	)

5607 
	#BCH_LAYOUTSELECT_TOG_CS3_SELECT_MASK
 (0xC0U)

	)

5608 
	#BCH_LAYOUTSELECT_TOG_CS3_SELECT_SHIFT
 (6U)

	)

5609 
	#BCH_LAYOUTSELECT_TOG_CS3_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS3_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS3_SELECT_MASK
)

	)

5610 
	#BCH_LAYOUTSELECT_TOG_CS4_SELECT_MASK
 (0x300U)

	)

5611 
	#BCH_LAYOUTSELECT_TOG_CS4_SELECT_SHIFT
 (8U)

	)

5612 
	#BCH_LAYOUTSELECT_TOG_CS4_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS4_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS4_SELECT_MASK
)

	)

5613 
	#BCH_LAYOUTSELECT_TOG_CS5_SELECT_MASK
 (0xC00U)

	)

5614 
	#BCH_LAYOUTSELECT_TOG_CS5_SELECT_SHIFT
 (10U)

	)

5615 
	#BCH_LAYOUTSELECT_TOG_CS5_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS5_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS5_SELECT_MASK
)

	)

5616 
	#BCH_LAYOUTSELECT_TOG_CS6_SELECT_MASK
 (0x3000U)

	)

5617 
	#BCH_LAYOUTSELECT_TOG_CS6_SELECT_SHIFT
 (12U)

	)

5618 
	#BCH_LAYOUTSELECT_TOG_CS6_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS6_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS6_SELECT_MASK
)

	)

5619 
	#BCH_LAYOUTSELECT_TOG_CS7_SELECT_MASK
 (0xC000U)

	)

5620 
	#BCH_LAYOUTSELECT_TOG_CS7_SELECT_SHIFT
 (14U)

	)

5621 
	#BCH_LAYOUTSELECT_TOG_CS7_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS7_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS7_SELECT_MASK
)

	)

5622 
	#BCH_LAYOUTSELECT_TOG_CS8_SELECT_MASK
 (0x30000U)

	)

5623 
	#BCH_LAYOUTSELECT_TOG_CS8_SELECT_SHIFT
 (16U)

	)

5624 
	#BCH_LAYOUTSELECT_TOG_CS8_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS8_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS8_SELECT_MASK
)

	)

5625 
	#BCH_LAYOUTSELECT_TOG_CS9_SELECT_MASK
 (0xC0000U)

	)

5626 
	#BCH_LAYOUTSELECT_TOG_CS9_SELECT_SHIFT
 (18U)

	)

5627 
	#BCH_LAYOUTSELECT_TOG_CS9_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS9_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS9_SELECT_MASK
)

	)

5628 
	#BCH_LAYOUTSELECT_TOG_CS10_SELECT_MASK
 (0x300000U)

	)

5629 
	#BCH_LAYOUTSELECT_TOG_CS10_SELECT_SHIFT
 (20U)

	)

5630 
	#BCH_LAYOUTSELECT_TOG_CS10_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS10_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS10_SELECT_MASK
)

	)

5631 
	#BCH_LAYOUTSELECT_TOG_CS11_SELECT_MASK
 (0xC00000U)

	)

5632 
	#BCH_LAYOUTSELECT_TOG_CS11_SELECT_SHIFT
 (22U)

	)

5633 
	#BCH_LAYOUTSELECT_TOG_CS11_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS11_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS11_SELECT_MASK
)

	)

5634 
	#BCH_LAYOUTSELECT_TOG_CS12_SELECT_MASK
 (0x3000000U)

	)

5635 
	#BCH_LAYOUTSELECT_TOG_CS12_SELECT_SHIFT
 (24U)

	)

5636 
	#BCH_LAYOUTSELECT_TOG_CS12_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS12_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS12_SELECT_MASK
)

	)

5637 
	#BCH_LAYOUTSELECT_TOG_CS13_SELECT_MASK
 (0xC000000U)

	)

5638 
	#BCH_LAYOUTSELECT_TOG_CS13_SELECT_SHIFT
 (26U)

	)

5639 
	#BCH_LAYOUTSELECT_TOG_CS13_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS13_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS13_SELECT_MASK
)

	)

5640 
	#BCH_LAYOUTSELECT_TOG_CS14_SELECT_MASK
 (0x30000000U)

	)

5641 
	#BCH_LAYOUTSELECT_TOG_CS14_SELECT_SHIFT
 (28U)

	)

5642 
	#BCH_LAYOUTSELECT_TOG_CS14_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS14_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS14_SELECT_MASK
)

	)

5643 
	#BCH_LAYOUTSELECT_TOG_CS15_SELECT_MASK
 (0xC0000000U)

	)

5644 
	#BCH_LAYOUTSELECT_TOG_CS15_SELECT_SHIFT
 (30U)

	)

5645 
	#BCH_LAYOUTSELECT_TOG_CS15_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_LAYOUTSELECT_TOG_CS15_SELECT_SHIFT
)Ë& 
BCH_LAYOUTSELECT_TOG_CS15_SELECT_MASK
)

	)

5648 
	#BCH_FLASH0LAYOUT0_DATA0_SIZE_MASK
 (0x3FFU)

	)

5649 
	#BCH_FLASH0LAYOUT0_DATA0_SIZE_SHIFT
 (0U)

	)

5650 
	#BCH_FLASH0LAYOUT0_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_DATA0_SIZE_MASK
)

	)

5651 
	#BCH_FLASH0LAYOUT0_GF13_0_GF14_1_MASK
 (0x400U)

	)

5652 
	#BCH_FLASH0LAYOUT0_GF13_0_GF14_1_SHIFT
 (10U)

	)

5653 
	#BCH_FLASH0LAYOUT0_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_GF13_0_GF14_1_MASK
)

	)

5654 
	#BCH_FLASH0LAYOUT0_ECC0_MASK
 (0xF800U)

	)

5655 
	#BCH_FLASH0LAYOUT0_ECC0_SHIFT
 (11U)

	)

5656 
	#BCH_FLASH0LAYOUT0_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_ECC0_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_ECC0_MASK
)

	)

5657 
	#BCH_FLASH0LAYOUT0_META_SIZE_MASK
 (0xFF0000U)

	)

5658 
	#BCH_FLASH0LAYOUT0_META_SIZE_SHIFT
 (16U)

	)

5659 
	#BCH_FLASH0LAYOUT0_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_META_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_META_SIZE_MASK
)

	)

5660 
	#BCH_FLASH0LAYOUT0_NBLOCKS_MASK
 (0xFF000000U)

	)

5661 
	#BCH_FLASH0LAYOUT0_NBLOCKS_SHIFT
 (24U)

	)

5662 
	#BCH_FLASH0LAYOUT0_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_NBLOCKS_MASK
)

	)

5665 
	#BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_MASK
 (0x3FFU)

	)

5666 
	#BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_SHIFT
 (0U)

	)

5667 
	#BCH_FLASH0LAYOUT0_SET_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_MASK
)

	)

5668 
	#BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

5669 
	#BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

5670 
	#BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_MASK
)

	)

5671 
	#BCH_FLASH0LAYOUT0_SET_ECC0_MASK
 (0xF800U)

	)

5672 
	#BCH_FLASH0LAYOUT0_SET_ECC0_SHIFT
 (11U)

	)

5673 
	#BCH_FLASH0LAYOUT0_SET_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_SET_ECC0_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_SET_ECC0_MASK
)

	)

5674 
	#BCH_FLASH0LAYOUT0_SET_META_SIZE_MASK
 (0xFF0000U)

	)

5675 
	#BCH_FLASH0LAYOUT0_SET_META_SIZE_SHIFT
 (16U)

	)

5676 
	#BCH_FLASH0LAYOUT0_SET_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_SET_META_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_SET_META_SIZE_MASK
)

	)

5677 
	#BCH_FLASH0LAYOUT0_SET_NBLOCKS_MASK
 (0xFF000000U)

	)

5678 
	#BCH_FLASH0LAYOUT0_SET_NBLOCKS_SHIFT
 (24U)

	)

5679 
	#BCH_FLASH0LAYOUT0_SET_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_SET_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_SET_NBLOCKS_MASK
)

	)

5682 
	#BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_MASK
 (0x3FFU)

	)

5683 
	#BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_SHIFT
 (0U)

	)

5684 
	#BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_MASK
)

	)

5685 
	#BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

5686 
	#BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

5687 
	#BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_MASK
)

	)

5688 
	#BCH_FLASH0LAYOUT0_CLR_ECC0_MASK
 (0xF800U)

	)

5689 
	#BCH_FLASH0LAYOUT0_CLR_ECC0_SHIFT
 (11U)

	)

5690 
	#BCH_FLASH0LAYOUT0_CLR_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_CLR_ECC0_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_CLR_ECC0_MASK
)

	)

5691 
	#BCH_FLASH0LAYOUT0_CLR_META_SIZE_MASK
 (0xFF0000U)

	)

5692 
	#BCH_FLASH0LAYOUT0_CLR_META_SIZE_SHIFT
 (16U)

	)

5693 
	#BCH_FLASH0LAYOUT0_CLR_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_CLR_META_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_CLR_META_SIZE_MASK
)

	)

5694 
	#BCH_FLASH0LAYOUT0_CLR_NBLOCKS_MASK
 (0xFF000000U)

	)

5695 
	#BCH_FLASH0LAYOUT0_CLR_NBLOCKS_SHIFT
 (24U)

	)

5696 
	#BCH_FLASH0LAYOUT0_CLR_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_CLR_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_CLR_NBLOCKS_MASK
)

	)

5699 
	#BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_MASK
 (0x3FFU)

	)

5700 
	#BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_SHIFT
 (0U)

	)

5701 
	#BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_MASK
)

	)

5702 
	#BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

5703 
	#BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

5704 
	#BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_MASK
)

	)

5705 
	#BCH_FLASH0LAYOUT0_TOG_ECC0_MASK
 (0xF800U)

	)

5706 
	#BCH_FLASH0LAYOUT0_TOG_ECC0_SHIFT
 (11U)

	)

5707 
	#BCH_FLASH0LAYOUT0_TOG_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_TOG_ECC0_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_TOG_ECC0_MASK
)

	)

5708 
	#BCH_FLASH0LAYOUT0_TOG_META_SIZE_MASK
 (0xFF0000U)

	)

5709 
	#BCH_FLASH0LAYOUT0_TOG_META_SIZE_SHIFT
 (16U)

	)

5710 
	#BCH_FLASH0LAYOUT0_TOG_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_TOG_META_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_TOG_META_SIZE_MASK
)

	)

5711 
	#BCH_FLASH0LAYOUT0_TOG_NBLOCKS_MASK
 (0xFF000000U)

	)

5712 
	#BCH_FLASH0LAYOUT0_TOG_NBLOCKS_SHIFT
 (24U)

	)

5713 
	#BCH_FLASH0LAYOUT0_TOG_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT0_TOG_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH0LAYOUT0_TOG_NBLOCKS_MASK
)

	)

5716 
	#BCH_FLASH0LAYOUT1_DATAN_SIZE_MASK
 (0x3FFU)

	)

5717 
	#BCH_FLASH0LAYOUT1_DATAN_SIZE_SHIFT
 (0U)

	)

5718 
	#BCH_FLASH0LAYOUT1_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_DATAN_SIZE_MASK
)

	)

5719 
	#BCH_FLASH0LAYOUT1_GF13_0_GF14_1_MASK
 (0x400U)

	)

5720 
	#BCH_FLASH0LAYOUT1_GF13_0_GF14_1_SHIFT
 (10U)

	)

5721 
	#BCH_FLASH0LAYOUT1_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_GF13_0_GF14_1_MASK
)

	)

5722 
	#BCH_FLASH0LAYOUT1_ECCN_MASK
 (0xF800U)

	)

5723 
	#BCH_FLASH0LAYOUT1_ECCN_SHIFT
 (11U)

	)

5724 
	#BCH_FLASH0LAYOUT1_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_ECCN_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_ECCN_MASK
)

	)

5725 
	#BCH_FLASH0LAYOUT1_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5726 
	#BCH_FLASH0LAYOUT1_PAGE_SIZE_SHIFT
 (16U)

	)

5727 
	#BCH_FLASH0LAYOUT1_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_PAGE_SIZE_MASK
)

	)

5730 
	#BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_MASK
 (0x3FFU)

	)

5731 
	#BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_SHIFT
 (0U)

	)

5732 
	#BCH_FLASH0LAYOUT1_SET_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_MASK
)

	)

5733 
	#BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

5734 
	#BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

5735 
	#BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_MASK
)

	)

5736 
	#BCH_FLASH0LAYOUT1_SET_ECCN_MASK
 (0xF800U)

	)

5737 
	#BCH_FLASH0LAYOUT1_SET_ECCN_SHIFT
 (11U)

	)

5738 
	#BCH_FLASH0LAYOUT1_SET_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_SET_ECCN_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_SET_ECCN_MASK
)

	)

5739 
	#BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5740 
	#BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_SHIFT
 (16U)

	)

5741 
	#BCH_FLASH0LAYOUT1_SET_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_MASK
)

	)

5744 
	#BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_MASK
 (0x3FFU)

	)

5745 
	#BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_SHIFT
 (0U)

	)

5746 
	#BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_MASK
)

	)

5747 
	#BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

5748 
	#BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

5749 
	#BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_MASK
)

	)

5750 
	#BCH_FLASH0LAYOUT1_CLR_ECCN_MASK
 (0xF800U)

	)

5751 
	#BCH_FLASH0LAYOUT1_CLR_ECCN_SHIFT
 (11U)

	)

5752 
	#BCH_FLASH0LAYOUT1_CLR_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_CLR_ECCN_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_CLR_ECCN_MASK
)

	)

5753 
	#BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5754 
	#BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_SHIFT
 (16U)

	)

5755 
	#BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_MASK
)

	)

5758 
	#BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_MASK
 (0x3FFU)

	)

5759 
	#BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_SHIFT
 (0U)

	)

5760 
	#BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_MASK
)

	)

5761 
	#BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

5762 
	#BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

5763 
	#BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_MASK
)

	)

5764 
	#BCH_FLASH0LAYOUT1_TOG_ECCN_MASK
 (0xF800U)

	)

5765 
	#BCH_FLASH0LAYOUT1_TOG_ECCN_SHIFT
 (11U)

	)

5766 
	#BCH_FLASH0LAYOUT1_TOG_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_TOG_ECCN_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_TOG_ECCN_MASK
)

	)

5767 
	#BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5768 
	#BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_SHIFT
 (16U)

	)

5769 
	#BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_MASK
)

	)

5772 
	#BCH_FLASH1LAYOUT0_DATA0_SIZE_MASK
 (0x3FFU)

	)

5773 
	#BCH_FLASH1LAYOUT0_DATA0_SIZE_SHIFT
 (0U)

	)

5774 
	#BCH_FLASH1LAYOUT0_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_DATA0_SIZE_MASK
)

	)

5775 
	#BCH_FLASH1LAYOUT0_GF13_0_GF14_1_MASK
 (0x400U)

	)

5776 
	#BCH_FLASH1LAYOUT0_GF13_0_GF14_1_SHIFT
 (10U)

	)

5777 
	#BCH_FLASH1LAYOUT0_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_GF13_0_GF14_1_MASK
)

	)

5778 
	#BCH_FLASH1LAYOUT0_ECC0_MASK
 (0xF800U)

	)

5779 
	#BCH_FLASH1LAYOUT0_ECC0_SHIFT
 (11U)

	)

5780 
	#BCH_FLASH1LAYOUT0_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_ECC0_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_ECC0_MASK
)

	)

5781 
	#BCH_FLASH1LAYOUT0_META_SIZE_MASK
 (0xFF0000U)

	)

5782 
	#BCH_FLASH1LAYOUT0_META_SIZE_SHIFT
 (16U)

	)

5783 
	#BCH_FLASH1LAYOUT0_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_META_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_META_SIZE_MASK
)

	)

5784 
	#BCH_FLASH1LAYOUT0_NBLOCKS_MASK
 (0xFF000000U)

	)

5785 
	#BCH_FLASH1LAYOUT0_NBLOCKS_SHIFT
 (24U)

	)

5786 
	#BCH_FLASH1LAYOUT0_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_NBLOCKS_MASK
)

	)

5789 
	#BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_MASK
 (0x3FFU)

	)

5790 
	#BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_SHIFT
 (0U)

	)

5791 
	#BCH_FLASH1LAYOUT0_SET_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_MASK
)

	)

5792 
	#BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

5793 
	#BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

5794 
	#BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_MASK
)

	)

5795 
	#BCH_FLASH1LAYOUT0_SET_ECC0_MASK
 (0xF800U)

	)

5796 
	#BCH_FLASH1LAYOUT0_SET_ECC0_SHIFT
 (11U)

	)

5797 
	#BCH_FLASH1LAYOUT0_SET_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_SET_ECC0_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_SET_ECC0_MASK
)

	)

5798 
	#BCH_FLASH1LAYOUT0_SET_META_SIZE_MASK
 (0xFF0000U)

	)

5799 
	#BCH_FLASH1LAYOUT0_SET_META_SIZE_SHIFT
 (16U)

	)

5800 
	#BCH_FLASH1LAYOUT0_SET_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_SET_META_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_SET_META_SIZE_MASK
)

	)

5801 
	#BCH_FLASH1LAYOUT0_SET_NBLOCKS_MASK
 (0xFF000000U)

	)

5802 
	#BCH_FLASH1LAYOUT0_SET_NBLOCKS_SHIFT
 (24U)

	)

5803 
	#BCH_FLASH1LAYOUT0_SET_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_SET_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_SET_NBLOCKS_MASK
)

	)

5806 
	#BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_MASK
 (0x3FFU)

	)

5807 
	#BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_SHIFT
 (0U)

	)

5808 
	#BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_MASK
)

	)

5809 
	#BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

5810 
	#BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

5811 
	#BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_MASK
)

	)

5812 
	#BCH_FLASH1LAYOUT0_CLR_ECC0_MASK
 (0xF800U)

	)

5813 
	#BCH_FLASH1LAYOUT0_CLR_ECC0_SHIFT
 (11U)

	)

5814 
	#BCH_FLASH1LAYOUT0_CLR_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_CLR_ECC0_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_CLR_ECC0_MASK
)

	)

5815 
	#BCH_FLASH1LAYOUT0_CLR_META_SIZE_MASK
 (0xFF0000U)

	)

5816 
	#BCH_FLASH1LAYOUT0_CLR_META_SIZE_SHIFT
 (16U)

	)

5817 
	#BCH_FLASH1LAYOUT0_CLR_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_CLR_META_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_CLR_META_SIZE_MASK
)

	)

5818 
	#BCH_FLASH1LAYOUT0_CLR_NBLOCKS_MASK
 (0xFF000000U)

	)

5819 
	#BCH_FLASH1LAYOUT0_CLR_NBLOCKS_SHIFT
 (24U)

	)

5820 
	#BCH_FLASH1LAYOUT0_CLR_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_CLR_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_CLR_NBLOCKS_MASK
)

	)

5823 
	#BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_MASK
 (0x3FFU)

	)

5824 
	#BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_SHIFT
 (0U)

	)

5825 
	#BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_MASK
)

	)

5826 
	#BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

5827 
	#BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

5828 
	#BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_MASK
)

	)

5829 
	#BCH_FLASH1LAYOUT0_TOG_ECC0_MASK
 (0xF800U)

	)

5830 
	#BCH_FLASH1LAYOUT0_TOG_ECC0_SHIFT
 (11U)

	)

5831 
	#BCH_FLASH1LAYOUT0_TOG_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_TOG_ECC0_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_TOG_ECC0_MASK
)

	)

5832 
	#BCH_FLASH1LAYOUT0_TOG_META_SIZE_MASK
 (0xFF0000U)

	)

5833 
	#BCH_FLASH1LAYOUT0_TOG_META_SIZE_SHIFT
 (16U)

	)

5834 
	#BCH_FLASH1LAYOUT0_TOG_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_TOG_META_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_TOG_META_SIZE_MASK
)

	)

5835 
	#BCH_FLASH1LAYOUT0_TOG_NBLOCKS_MASK
 (0xFF000000U)

	)

5836 
	#BCH_FLASH1LAYOUT0_TOG_NBLOCKS_SHIFT
 (24U)

	)

5837 
	#BCH_FLASH1LAYOUT0_TOG_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT0_TOG_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH1LAYOUT0_TOG_NBLOCKS_MASK
)

	)

5840 
	#BCH_FLASH1LAYOUT1_DATAN_SIZE_MASK
 (0x3FFU)

	)

5841 
	#BCH_FLASH1LAYOUT1_DATAN_SIZE_SHIFT
 (0U)

	)

5842 
	#BCH_FLASH1LAYOUT1_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_DATAN_SIZE_MASK
)

	)

5843 
	#BCH_FLASH1LAYOUT1_GF13_0_GF14_1_MASK
 (0x400U)

	)

5844 
	#BCH_FLASH1LAYOUT1_GF13_0_GF14_1_SHIFT
 (10U)

	)

5845 
	#BCH_FLASH1LAYOUT1_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_GF13_0_GF14_1_MASK
)

	)

5846 
	#BCH_FLASH1LAYOUT1_ECCN_MASK
 (0xF800U)

	)

5847 
	#BCH_FLASH1LAYOUT1_ECCN_SHIFT
 (11U)

	)

5848 
	#BCH_FLASH1LAYOUT1_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_ECCN_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_ECCN_MASK
)

	)

5849 
	#BCH_FLASH1LAYOUT1_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5850 
	#BCH_FLASH1LAYOUT1_PAGE_SIZE_SHIFT
 (16U)

	)

5851 
	#BCH_FLASH1LAYOUT1_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_PAGE_SIZE_MASK
)

	)

5854 
	#BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_MASK
 (0x3FFU)

	)

5855 
	#BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_SHIFT
 (0U)

	)

5856 
	#BCH_FLASH1LAYOUT1_SET_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_MASK
)

	)

5857 
	#BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

5858 
	#BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

5859 
	#BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_MASK
)

	)

5860 
	#BCH_FLASH1LAYOUT1_SET_ECCN_MASK
 (0xF800U)

	)

5861 
	#BCH_FLASH1LAYOUT1_SET_ECCN_SHIFT
 (11U)

	)

5862 
	#BCH_FLASH1LAYOUT1_SET_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_SET_ECCN_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_SET_ECCN_MASK
)

	)

5863 
	#BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5864 
	#BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_SHIFT
 (16U)

	)

5865 
	#BCH_FLASH1LAYOUT1_SET_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_MASK
)

	)

5868 
	#BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_MASK
 (0x3FFU)

	)

5869 
	#BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_SHIFT
 (0U)

	)

5870 
	#BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_MASK
)

	)

5871 
	#BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

5872 
	#BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

5873 
	#BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_MASK
)

	)

5874 
	#BCH_FLASH1LAYOUT1_CLR_ECCN_MASK
 (0xF800U)

	)

5875 
	#BCH_FLASH1LAYOUT1_CLR_ECCN_SHIFT
 (11U)

	)

5876 
	#BCH_FLASH1LAYOUT1_CLR_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_CLR_ECCN_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_CLR_ECCN_MASK
)

	)

5877 
	#BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5878 
	#BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_SHIFT
 (16U)

	)

5879 
	#BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_MASK
)

	)

5882 
	#BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_MASK
 (0x3FFU)

	)

5883 
	#BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_SHIFT
 (0U)

	)

5884 
	#BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_MASK
)

	)

5885 
	#BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

5886 
	#BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

5887 
	#BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_MASK
)

	)

5888 
	#BCH_FLASH1LAYOUT1_TOG_ECCN_MASK
 (0xF800U)

	)

5889 
	#BCH_FLASH1LAYOUT1_TOG_ECCN_SHIFT
 (11U)

	)

5890 
	#BCH_FLASH1LAYOUT1_TOG_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_TOG_ECCN_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_TOG_ECCN_MASK
)

	)

5891 
	#BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5892 
	#BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_SHIFT
 (16U)

	)

5893 
	#BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_MASK
)

	)

5896 
	#BCH_FLASH2LAYOUT0_DATA0_SIZE_MASK
 (0x3FFU)

	)

5897 
	#BCH_FLASH2LAYOUT0_DATA0_SIZE_SHIFT
 (0U)

	)

5898 
	#BCH_FLASH2LAYOUT0_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_DATA0_SIZE_MASK
)

	)

5899 
	#BCH_FLASH2LAYOUT0_GF13_0_GF14_1_MASK
 (0x400U)

	)

5900 
	#BCH_FLASH2LAYOUT0_GF13_0_GF14_1_SHIFT
 (10U)

	)

5901 
	#BCH_FLASH2LAYOUT0_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_GF13_0_GF14_1_MASK
)

	)

5902 
	#BCH_FLASH2LAYOUT0_ECC0_MASK
 (0xF800U)

	)

5903 
	#BCH_FLASH2LAYOUT0_ECC0_SHIFT
 (11U)

	)

5904 
	#BCH_FLASH2LAYOUT0_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_ECC0_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_ECC0_MASK
)

	)

5905 
	#BCH_FLASH2LAYOUT0_META_SIZE_MASK
 (0xFF0000U)

	)

5906 
	#BCH_FLASH2LAYOUT0_META_SIZE_SHIFT
 (16U)

	)

5907 
	#BCH_FLASH2LAYOUT0_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_META_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_META_SIZE_MASK
)

	)

5908 
	#BCH_FLASH2LAYOUT0_NBLOCKS_MASK
 (0xFF000000U)

	)

5909 
	#BCH_FLASH2LAYOUT0_NBLOCKS_SHIFT
 (24U)

	)

5910 
	#BCH_FLASH2LAYOUT0_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_NBLOCKS_MASK
)

	)

5913 
	#BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_MASK
 (0x3FFU)

	)

5914 
	#BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_SHIFT
 (0U)

	)

5915 
	#BCH_FLASH2LAYOUT0_SET_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_MASK
)

	)

5916 
	#BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

5917 
	#BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

5918 
	#BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_MASK
)

	)

5919 
	#BCH_FLASH2LAYOUT0_SET_ECC0_MASK
 (0xF800U)

	)

5920 
	#BCH_FLASH2LAYOUT0_SET_ECC0_SHIFT
 (11U)

	)

5921 
	#BCH_FLASH2LAYOUT0_SET_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_SET_ECC0_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_SET_ECC0_MASK
)

	)

5922 
	#BCH_FLASH2LAYOUT0_SET_META_SIZE_MASK
 (0xFF0000U)

	)

5923 
	#BCH_FLASH2LAYOUT0_SET_META_SIZE_SHIFT
 (16U)

	)

5924 
	#BCH_FLASH2LAYOUT0_SET_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_SET_META_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_SET_META_SIZE_MASK
)

	)

5925 
	#BCH_FLASH2LAYOUT0_SET_NBLOCKS_MASK
 (0xFF000000U)

	)

5926 
	#BCH_FLASH2LAYOUT0_SET_NBLOCKS_SHIFT
 (24U)

	)

5927 
	#BCH_FLASH2LAYOUT0_SET_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_SET_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_SET_NBLOCKS_MASK
)

	)

5930 
	#BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_MASK
 (0x3FFU)

	)

5931 
	#BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_SHIFT
 (0U)

	)

5932 
	#BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_MASK
)

	)

5933 
	#BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

5934 
	#BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

5935 
	#BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_MASK
)

	)

5936 
	#BCH_FLASH2LAYOUT0_CLR_ECC0_MASK
 (0xF800U)

	)

5937 
	#BCH_FLASH2LAYOUT0_CLR_ECC0_SHIFT
 (11U)

	)

5938 
	#BCH_FLASH2LAYOUT0_CLR_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_CLR_ECC0_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_CLR_ECC0_MASK
)

	)

5939 
	#BCH_FLASH2LAYOUT0_CLR_META_SIZE_MASK
 (0xFF0000U)

	)

5940 
	#BCH_FLASH2LAYOUT0_CLR_META_SIZE_SHIFT
 (16U)

	)

5941 
	#BCH_FLASH2LAYOUT0_CLR_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_CLR_META_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_CLR_META_SIZE_MASK
)

	)

5942 
	#BCH_FLASH2LAYOUT0_CLR_NBLOCKS_MASK
 (0xFF000000U)

	)

5943 
	#BCH_FLASH2LAYOUT0_CLR_NBLOCKS_SHIFT
 (24U)

	)

5944 
	#BCH_FLASH2LAYOUT0_CLR_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_CLR_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_CLR_NBLOCKS_MASK
)

	)

5947 
	#BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_MASK
 (0x3FFU)

	)

5948 
	#BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_SHIFT
 (0U)

	)

5949 
	#BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_MASK
)

	)

5950 
	#BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

5951 
	#BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

5952 
	#BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_MASK
)

	)

5953 
	#BCH_FLASH2LAYOUT0_TOG_ECC0_MASK
 (0xF800U)

	)

5954 
	#BCH_FLASH2LAYOUT0_TOG_ECC0_SHIFT
 (11U)

	)

5955 
	#BCH_FLASH2LAYOUT0_TOG_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_TOG_ECC0_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_TOG_ECC0_MASK
)

	)

5956 
	#BCH_FLASH2LAYOUT0_TOG_META_SIZE_MASK
 (0xFF0000U)

	)

5957 
	#BCH_FLASH2LAYOUT0_TOG_META_SIZE_SHIFT
 (16U)

	)

5958 
	#BCH_FLASH2LAYOUT0_TOG_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_TOG_META_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_TOG_META_SIZE_MASK
)

	)

5959 
	#BCH_FLASH2LAYOUT0_TOG_NBLOCKS_MASK
 (0xFF000000U)

	)

5960 
	#BCH_FLASH2LAYOUT0_TOG_NBLOCKS_SHIFT
 (24U)

	)

5961 
	#BCH_FLASH2LAYOUT0_TOG_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT0_TOG_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH2LAYOUT0_TOG_NBLOCKS_MASK
)

	)

5964 
	#BCH_FLASH2LAYOUT1_DATAN_SIZE_MASK
 (0x3FFU)

	)

5965 
	#BCH_FLASH2LAYOUT1_DATAN_SIZE_SHIFT
 (0U)

	)

5966 
	#BCH_FLASH2LAYOUT1_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_DATAN_SIZE_MASK
)

	)

5967 
	#BCH_FLASH2LAYOUT1_GF13_0_GF14_1_MASK
 (0x400U)

	)

5968 
	#BCH_FLASH2LAYOUT1_GF13_0_GF14_1_SHIFT
 (10U)

	)

5969 
	#BCH_FLASH2LAYOUT1_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_GF13_0_GF14_1_MASK
)

	)

5970 
	#BCH_FLASH2LAYOUT1_ECCN_MASK
 (0xF800U)

	)

5971 
	#BCH_FLASH2LAYOUT1_ECCN_SHIFT
 (11U)

	)

5972 
	#BCH_FLASH2LAYOUT1_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_ECCN_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_ECCN_MASK
)

	)

5973 
	#BCH_FLASH2LAYOUT1_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5974 
	#BCH_FLASH2LAYOUT1_PAGE_SIZE_SHIFT
 (16U)

	)

5975 
	#BCH_FLASH2LAYOUT1_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_PAGE_SIZE_MASK
)

	)

5978 
	#BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_MASK
 (0x3FFU)

	)

5979 
	#BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_SHIFT
 (0U)

	)

5980 
	#BCH_FLASH2LAYOUT1_SET_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_MASK
)

	)

5981 
	#BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

5982 
	#BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

5983 
	#BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_MASK
)

	)

5984 
	#BCH_FLASH2LAYOUT1_SET_ECCN_MASK
 (0xF800U)

	)

5985 
	#BCH_FLASH2LAYOUT1_SET_ECCN_SHIFT
 (11U)

	)

5986 
	#BCH_FLASH2LAYOUT1_SET_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_SET_ECCN_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_SET_ECCN_MASK
)

	)

5987 
	#BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

5988 
	#BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_SHIFT
 (16U)

	)

5989 
	#BCH_FLASH2LAYOUT1_SET_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_MASK
)

	)

5992 
	#BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_MASK
 (0x3FFU)

	)

5993 
	#BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_SHIFT
 (0U)

	)

5994 
	#BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_MASK
)

	)

5995 
	#BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

5996 
	#BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

5997 
	#BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_MASK
)

	)

5998 
	#BCH_FLASH2LAYOUT1_CLR_ECCN_MASK
 (0xF800U)

	)

5999 
	#BCH_FLASH2LAYOUT1_CLR_ECCN_SHIFT
 (11U)

	)

6000 
	#BCH_FLASH2LAYOUT1_CLR_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_CLR_ECCN_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_CLR_ECCN_MASK
)

	)

6001 
	#BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

6002 
	#BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_SHIFT
 (16U)

	)

6003 
	#BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_MASK
)

	)

6006 
	#BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_MASK
 (0x3FFU)

	)

6007 
	#BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_SHIFT
 (0U)

	)

6008 
	#BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_MASK
)

	)

6009 
	#BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

6010 
	#BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

6011 
	#BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_MASK
)

	)

6012 
	#BCH_FLASH2LAYOUT1_TOG_ECCN_MASK
 (0xF800U)

	)

6013 
	#BCH_FLASH2LAYOUT1_TOG_ECCN_SHIFT
 (11U)

	)

6014 
	#BCH_FLASH2LAYOUT1_TOG_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_TOG_ECCN_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_TOG_ECCN_MASK
)

	)

6015 
	#BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

6016 
	#BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_SHIFT
 (16U)

	)

6017 
	#BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_MASK
)

	)

6020 
	#BCH_FLASH3LAYOUT0_DATA0_SIZE_MASK
 (0x3FFU)

	)

6021 
	#BCH_FLASH3LAYOUT0_DATA0_SIZE_SHIFT
 (0U)

	)

6022 
	#BCH_FLASH3LAYOUT0_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_DATA0_SIZE_MASK
)

	)

6023 
	#BCH_FLASH3LAYOUT0_GF13_0_GF14_1_MASK
 (0x400U)

	)

6024 
	#BCH_FLASH3LAYOUT0_GF13_0_GF14_1_SHIFT
 (10U)

	)

6025 
	#BCH_FLASH3LAYOUT0_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_GF13_0_GF14_1_MASK
)

	)

6026 
	#BCH_FLASH3LAYOUT0_ECC0_MASK
 (0xF800U)

	)

6027 
	#BCH_FLASH3LAYOUT0_ECC0_SHIFT
 (11U)

	)

6028 
	#BCH_FLASH3LAYOUT0_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_ECC0_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_ECC0_MASK
)

	)

6029 
	#BCH_FLASH3LAYOUT0_META_SIZE_MASK
 (0xFF0000U)

	)

6030 
	#BCH_FLASH3LAYOUT0_META_SIZE_SHIFT
 (16U)

	)

6031 
	#BCH_FLASH3LAYOUT0_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_META_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_META_SIZE_MASK
)

	)

6032 
	#BCH_FLASH3LAYOUT0_NBLOCKS_MASK
 (0xFF000000U)

	)

6033 
	#BCH_FLASH3LAYOUT0_NBLOCKS_SHIFT
 (24U)

	)

6034 
	#BCH_FLASH3LAYOUT0_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_NBLOCKS_MASK
)

	)

6037 
	#BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_MASK
 (0x3FFU)

	)

6038 
	#BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_SHIFT
 (0U)

	)

6039 
	#BCH_FLASH3LAYOUT0_SET_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_MASK
)

	)

6040 
	#BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

6041 
	#BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

6042 
	#BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_MASK
)

	)

6043 
	#BCH_FLASH3LAYOUT0_SET_ECC0_MASK
 (0xF800U)

	)

6044 
	#BCH_FLASH3LAYOUT0_SET_ECC0_SHIFT
 (11U)

	)

6045 
	#BCH_FLASH3LAYOUT0_SET_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_SET_ECC0_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_SET_ECC0_MASK
)

	)

6046 
	#BCH_FLASH3LAYOUT0_SET_META_SIZE_MASK
 (0xFF0000U)

	)

6047 
	#BCH_FLASH3LAYOUT0_SET_META_SIZE_SHIFT
 (16U)

	)

6048 
	#BCH_FLASH3LAYOUT0_SET_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_SET_META_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_SET_META_SIZE_MASK
)

	)

6049 
	#BCH_FLASH3LAYOUT0_SET_NBLOCKS_MASK
 (0xFF000000U)

	)

6050 
	#BCH_FLASH3LAYOUT0_SET_NBLOCKS_SHIFT
 (24U)

	)

6051 
	#BCH_FLASH3LAYOUT0_SET_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_SET_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_SET_NBLOCKS_MASK
)

	)

6054 
	#BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_MASK
 (0x3FFU)

	)

6055 
	#BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_SHIFT
 (0U)

	)

6056 
	#BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_MASK
)

	)

6057 
	#BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

6058 
	#BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

6059 
	#BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_MASK
)

	)

6060 
	#BCH_FLASH3LAYOUT0_CLR_ECC0_MASK
 (0xF800U)

	)

6061 
	#BCH_FLASH3LAYOUT0_CLR_ECC0_SHIFT
 (11U)

	)

6062 
	#BCH_FLASH3LAYOUT0_CLR_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_CLR_ECC0_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_CLR_ECC0_MASK
)

	)

6063 
	#BCH_FLASH3LAYOUT0_CLR_META_SIZE_MASK
 (0xFF0000U)

	)

6064 
	#BCH_FLASH3LAYOUT0_CLR_META_SIZE_SHIFT
 (16U)

	)

6065 
	#BCH_FLASH3LAYOUT0_CLR_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_CLR_META_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_CLR_META_SIZE_MASK
)

	)

6066 
	#BCH_FLASH3LAYOUT0_CLR_NBLOCKS_MASK
 (0xFF000000U)

	)

6067 
	#BCH_FLASH3LAYOUT0_CLR_NBLOCKS_SHIFT
 (24U)

	)

6068 
	#BCH_FLASH3LAYOUT0_CLR_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_CLR_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_CLR_NBLOCKS_MASK
)

	)

6071 
	#BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_MASK
 (0x3FFU)

	)

6072 
	#BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_SHIFT
 (0U)

	)

6073 
	#BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_MASK
)

	)

6074 
	#BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

6075 
	#BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

6076 
	#BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_MASK
)

	)

6077 
	#BCH_FLASH3LAYOUT0_TOG_ECC0_MASK
 (0xF800U)

	)

6078 
	#BCH_FLASH3LAYOUT0_TOG_ECC0_SHIFT
 (11U)

	)

6079 
	#BCH_FLASH3LAYOUT0_TOG_ECC0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_TOG_ECC0_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_TOG_ECC0_MASK
)

	)

6080 
	#BCH_FLASH3LAYOUT0_TOG_META_SIZE_MASK
 (0xFF0000U)

	)

6081 
	#BCH_FLASH3LAYOUT0_TOG_META_SIZE_SHIFT
 (16U)

	)

6082 
	#BCH_FLASH3LAYOUT0_TOG_META_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_TOG_META_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_TOG_META_SIZE_MASK
)

	)

6083 
	#BCH_FLASH3LAYOUT0_TOG_NBLOCKS_MASK
 (0xFF000000U)

	)

6084 
	#BCH_FLASH3LAYOUT0_TOG_NBLOCKS_SHIFT
 (24U)

	)

6085 
	#BCH_FLASH3LAYOUT0_TOG_NBLOCKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT0_TOG_NBLOCKS_SHIFT
)Ë& 
BCH_FLASH3LAYOUT0_TOG_NBLOCKS_MASK
)

	)

6088 
	#BCH_FLASH3LAYOUT1_DATAN_SIZE_MASK
 (0x3FFU)

	)

6089 
	#BCH_FLASH3LAYOUT1_DATAN_SIZE_SHIFT
 (0U)

	)

6090 
	#BCH_FLASH3LAYOUT1_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_DATAN_SIZE_MASK
)

	)

6091 
	#BCH_FLASH3LAYOUT1_GF13_0_GF14_1_MASK
 (0x400U)

	)

6092 
	#BCH_FLASH3LAYOUT1_GF13_0_GF14_1_SHIFT
 (10U)

	)

6093 
	#BCH_FLASH3LAYOUT1_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_GF13_0_GF14_1_MASK
)

	)

6094 
	#BCH_FLASH3LAYOUT1_ECCN_MASK
 (0xF800U)

	)

6095 
	#BCH_FLASH3LAYOUT1_ECCN_SHIFT
 (11U)

	)

6096 
	#BCH_FLASH3LAYOUT1_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_ECCN_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_ECCN_MASK
)

	)

6097 
	#BCH_FLASH3LAYOUT1_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

6098 
	#BCH_FLASH3LAYOUT1_PAGE_SIZE_SHIFT
 (16U)

	)

6099 
	#BCH_FLASH3LAYOUT1_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_PAGE_SIZE_MASK
)

	)

6102 
	#BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_MASK
 (0x3FFU)

	)

6103 
	#BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_SHIFT
 (0U)

	)

6104 
	#BCH_FLASH3LAYOUT1_SET_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_MASK
)

	)

6105 
	#BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_MASK
 (0x400U)

	)

6106 
	#BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_SHIFT
 (10U)

	)

6107 
	#BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_MASK
)

	)

6108 
	#BCH_FLASH3LAYOUT1_SET_ECCN_MASK
 (0xF800U)

	)

6109 
	#BCH_FLASH3LAYOUT1_SET_ECCN_SHIFT
 (11U)

	)

6110 
	#BCH_FLASH3LAYOUT1_SET_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_SET_ECCN_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_SET_ECCN_MASK
)

	)

6111 
	#BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

6112 
	#BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_SHIFT
 (16U)

	)

6113 
	#BCH_FLASH3LAYOUT1_SET_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_MASK
)

	)

6116 
	#BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_MASK
 (0x3FFU)

	)

6117 
	#BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_SHIFT
 (0U)

	)

6118 
	#BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_MASK
)

	)

6119 
	#BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_MASK
 (0x400U)

	)

6120 
	#BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
 (10U)

	)

6121 
	#BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_MASK
)

	)

6122 
	#BCH_FLASH3LAYOUT1_CLR_ECCN_MASK
 (0xF800U)

	)

6123 
	#BCH_FLASH3LAYOUT1_CLR_ECCN_SHIFT
 (11U)

	)

6124 
	#BCH_FLASH3LAYOUT1_CLR_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_CLR_ECCN_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_CLR_ECCN_MASK
)

	)

6125 
	#BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

6126 
	#BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_SHIFT
 (16U)

	)

6127 
	#BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_MASK
)

	)

6130 
	#BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_MASK
 (0x3FFU)

	)

6131 
	#BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_SHIFT
 (0U)

	)

6132 
	#BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_MASK
)

	)

6133 
	#BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_MASK
 (0x400U)

	)

6134 
	#BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
 (10U)

	)

6135 
	#BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_MASK
)

	)

6136 
	#BCH_FLASH3LAYOUT1_TOG_ECCN_MASK
 (0xF800U)

	)

6137 
	#BCH_FLASH3LAYOUT1_TOG_ECCN_SHIFT
 (11U)

	)

6138 
	#BCH_FLASH3LAYOUT1_TOG_ECCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_TOG_ECCN_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_TOG_ECCN_MASK
)

	)

6139 
	#BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_MASK
 (0xFFFF0000U)

	)

6140 
	#BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_SHIFT
 (16U)

	)

6141 
	#BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_SHIFT
)Ë& 
BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_MASK
)

	)

6144 
	#BCH_DEBUG0_DEBUG_REG_SELECT_MASK
 (0x3FU)

	)

6145 
	#BCH_DEBUG0_DEBUG_REG_SELECT_SHIFT
 (0U)

	)

6146 
	#BCH_DEBUG0_DEBUG_REG_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_DEBUG_REG_SELECT_SHIFT
)Ë& 
BCH_DEBUG0_DEBUG_REG_SELECT_MASK
)

	)

6147 
	#BCH_DEBUG0_RSVD0_MASK
 (0xC0U)

	)

6148 
	#BCH_DEBUG0_RSVD0_SHIFT
 (6U)

	)

6149 
	#BCH_DEBUG0_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_RSVD0_SHIFT
)Ë& 
BCH_DEBUG0_RSVD0_MASK
)

	)

6150 
	#BCH_DEBUG0_BM_KES_TEST_BYPASS_MASK
 (0x100U)

	)

6151 
	#BCH_DEBUG0_BM_KES_TEST_BYPASS_SHIFT
 (8U)

	)

6152 
	#BCH_DEBUG0_BM_KES_TEST_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_BM_KES_TEST_BYPASS_SHIFT
)Ë& 
BCH_DEBUG0_BM_KES_TEST_BYPASS_MASK
)

	)

6153 
	#BCH_DEBUG0_KES_DEBUG_STALL_MASK
 (0x200U)

	)

6154 
	#BCH_DEBUG0_KES_DEBUG_STALL_SHIFT
 (9U)

	)

6155 
	#BCH_DEBUG0_KES_DEBUG_STALL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_STALL_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_STALL_MASK
)

	)

6156 
	#BCH_DEBUG0_KES_DEBUG_STEP_MASK
 (0x400U)

	)

6157 
	#BCH_DEBUG0_KES_DEBUG_STEP_SHIFT
 (10U)

	)

6158 
	#BCH_DEBUG0_KES_DEBUG_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_STEP_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_STEP_MASK
)

	)

6159 
	#BCH_DEBUG0_KES_STANDALONE_MASK
 (0x800U)

	)

6160 
	#BCH_DEBUG0_KES_STANDALONE_SHIFT
 (11U)

	)

6161 
	#BCH_DEBUG0_KES_STANDALONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_STANDALONE_SHIFT
)Ë& 
BCH_DEBUG0_KES_STANDALONE_MASK
)

	)

6162 
	#BCH_DEBUG0_KES_DEBUG_KICK_MASK
 (0x1000U)

	)

6163 
	#BCH_DEBUG0_KES_DEBUG_KICK_SHIFT
 (12U)

	)

6164 
	#BCH_DEBUG0_KES_DEBUG_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_KICK_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_KICK_MASK
)

	)

6165 
	#BCH_DEBUG0_KES_DEBUG_MODE4K_MASK
 (0x2000U)

	)

6166 
	#BCH_DEBUG0_KES_DEBUG_MODE4K_SHIFT
 (13U)

	)

6167 
	#BCH_DEBUG0_KES_DEBUG_MODE4K
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_MODE4K_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_MODE4K_MASK
)

	)

6168 
	#BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_MASK
 (0x4000U)

	)

6169 
	#BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_SHIFT
 (14U)

	)

6170 
	#BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_MASK
)

	)

6171 
	#BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_MASK
 (0x8000U)

	)

6172 
	#BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_SHIFT
 (15U)

	)

6173 
	#BCH_DEBUG0_KES_DEBUG_SHIFT_SYND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_MASK
)

	)

6174 
	#BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_MASK
 (0x1FF0000U)

	)

6175 
	#BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
 (16U)

	)

6176 
	#BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
)Ë& 
BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_MASK
)

	)

6177 
	#BCH_DEBUG0_RSVD1_MASK
 (0xFE000000U)

	)

6178 
	#BCH_DEBUG0_RSVD1_SHIFT
 (25U)

	)

6179 
	#BCH_DEBUG0_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_RSVD1_SHIFT
)Ë& 
BCH_DEBUG0_RSVD1_MASK
)

	)

6182 
	#BCH_DEBUG0_SET_DEBUG_REG_SELECT_MASK
 (0x3FU)

	)

6183 
	#BCH_DEBUG0_SET_DEBUG_REG_SELECT_SHIFT
 (0U)

	)

6184 
	#BCH_DEBUG0_SET_DEBUG_REG_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_DEBUG_REG_SELECT_SHIFT
)Ë& 
BCH_DEBUG0_SET_DEBUG_REG_SELECT_MASK
)

	)

6185 
	#BCH_DEBUG0_SET_RSVD0_MASK
 (0xC0U)

	)

6186 
	#BCH_DEBUG0_SET_RSVD0_SHIFT
 (6U)

	)

6187 
	#BCH_DEBUG0_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_RSVD0_SHIFT
)Ë& 
BCH_DEBUG0_SET_RSVD0_MASK
)

	)

6188 
	#BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_MASK
 (0x100U)

	)

6189 
	#BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_SHIFT
 (8U)

	)

6190 
	#BCH_DEBUG0_SET_BM_KES_TEST_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_SHIFT
)Ë& 
BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_MASK
)

	)

6191 
	#BCH_DEBUG0_SET_KES_DEBUG_STALL_MASK
 (0x200U)

	)

6192 
	#BCH_DEBUG0_SET_KES_DEBUG_STALL_SHIFT
 (9U)

	)

6193 
	#BCH_DEBUG0_SET_KES_DEBUG_STALL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_STALL_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_STALL_MASK
)

	)

6194 
	#BCH_DEBUG0_SET_KES_DEBUG_STEP_MASK
 (0x400U)

	)

6195 
	#BCH_DEBUG0_SET_KES_DEBUG_STEP_SHIFT
 (10U)

	)

6196 
	#BCH_DEBUG0_SET_KES_DEBUG_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_STEP_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_STEP_MASK
)

	)

6197 
	#BCH_DEBUG0_SET_KES_STANDALONE_MASK
 (0x800U)

	)

6198 
	#BCH_DEBUG0_SET_KES_STANDALONE_SHIFT
 (11U)

	)

6199 
	#BCH_DEBUG0_SET_KES_STANDALONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_STANDALONE_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_STANDALONE_MASK
)

	)

6200 
	#BCH_DEBUG0_SET_KES_DEBUG_KICK_MASK
 (0x1000U)

	)

6201 
	#BCH_DEBUG0_SET_KES_DEBUG_KICK_SHIFT
 (12U)

	)

6202 
	#BCH_DEBUG0_SET_KES_DEBUG_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_KICK_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_KICK_MASK
)

	)

6203 
	#BCH_DEBUG0_SET_KES_DEBUG_MODE4K_MASK
 (0x2000U)

	)

6204 
	#BCH_DEBUG0_SET_KES_DEBUG_MODE4K_SHIFT
 (13U)

	)

6205 
	#BCH_DEBUG0_SET_KES_DEBUG_MODE4K
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_MODE4K_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_MODE4K_MASK
)

	)

6206 
	#BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_MASK
 (0x4000U)

	)

6207 
	#BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_SHIFT
 (14U)

	)

6208 
	#BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_MASK
)

	)

6209 
	#BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_MASK
 (0x8000U)

	)

6210 
	#BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_SHIFT
 (15U)

	)

6211 
	#BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_MASK
)

	)

6212 
	#BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_MASK
 (0x1FF0000U)

	)

6213 
	#BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
 (16U)

	)

6214 
	#BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
)Ë& 
BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_MASK
)

	)

6215 
	#BCH_DEBUG0_SET_RSVD1_MASK
 (0xFE000000U)

	)

6216 
	#BCH_DEBUG0_SET_RSVD1_SHIFT
 (25U)

	)

6217 
	#BCH_DEBUG0_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_SET_RSVD1_SHIFT
)Ë& 
BCH_DEBUG0_SET_RSVD1_MASK
)

	)

6220 
	#BCH_DEBUG0_CLR_DEBUG_REG_SELECT_MASK
 (0x3FU)

	)

6221 
	#BCH_DEBUG0_CLR_DEBUG_REG_SELECT_SHIFT
 (0U)

	)

6222 
	#BCH_DEBUG0_CLR_DEBUG_REG_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_DEBUG_REG_SELECT_SHIFT
)Ë& 
BCH_DEBUG0_CLR_DEBUG_REG_SELECT_MASK
)

	)

6223 
	#BCH_DEBUG0_CLR_RSVD0_MASK
 (0xC0U)

	)

6224 
	#BCH_DEBUG0_CLR_RSVD0_SHIFT
 (6U)

	)

6225 
	#BCH_DEBUG0_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_RSVD0_SHIFT
)Ë& 
BCH_DEBUG0_CLR_RSVD0_MASK
)

	)

6226 
	#BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_MASK
 (0x100U)

	)

6227 
	#BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_SHIFT
 (8U)

	)

6228 
	#BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_SHIFT
)Ë& 
BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_MASK
)

	)

6229 
	#BCH_DEBUG0_CLR_KES_DEBUG_STALL_MASK
 (0x200U)

	)

6230 
	#BCH_DEBUG0_CLR_KES_DEBUG_STALL_SHIFT
 (9U)

	)

6231 
	#BCH_DEBUG0_CLR_KES_DEBUG_STALL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_STALL_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_STALL_MASK
)

	)

6232 
	#BCH_DEBUG0_CLR_KES_DEBUG_STEP_MASK
 (0x400U)

	)

6233 
	#BCH_DEBUG0_CLR_KES_DEBUG_STEP_SHIFT
 (10U)

	)

6234 
	#BCH_DEBUG0_CLR_KES_DEBUG_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_STEP_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_STEP_MASK
)

	)

6235 
	#BCH_DEBUG0_CLR_KES_STANDALONE_MASK
 (0x800U)

	)

6236 
	#BCH_DEBUG0_CLR_KES_STANDALONE_SHIFT
 (11U)

	)

6237 
	#BCH_DEBUG0_CLR_KES_STANDALONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_STANDALONE_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_STANDALONE_MASK
)

	)

6238 
	#BCH_DEBUG0_CLR_KES_DEBUG_KICK_MASK
 (0x1000U)

	)

6239 
	#BCH_DEBUG0_CLR_KES_DEBUG_KICK_SHIFT
 (12U)

	)

6240 
	#BCH_DEBUG0_CLR_KES_DEBUG_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_KICK_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_KICK_MASK
)

	)

6241 
	#BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_MASK
 (0x2000U)

	)

6242 
	#BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_SHIFT
 (13U)

	)

6243 
	#BCH_DEBUG0_CLR_KES_DEBUG_MODE4K
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_MASK
)

	)

6244 
	#BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_MASK
 (0x4000U)

	)

6245 
	#BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_SHIFT
 (14U)

	)

6246 
	#BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_MASK
)

	)

6247 
	#BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_MASK
 (0x8000U)

	)

6248 
	#BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_SHIFT
 (15U)

	)

6249 
	#BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_MASK
)

	)

6250 
	#BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_MASK
 (0x1FF0000U)

	)

6251 
	#BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
 (16U)

	)

6252 
	#BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
)Ë& 
BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_MASK
)

	)

6253 
	#BCH_DEBUG0_CLR_RSVD1_MASK
 (0xFE000000U)

	)

6254 
	#BCH_DEBUG0_CLR_RSVD1_SHIFT
 (25U)

	)

6255 
	#BCH_DEBUG0_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_CLR_RSVD1_SHIFT
)Ë& 
BCH_DEBUG0_CLR_RSVD1_MASK
)

	)

6258 
	#BCH_DEBUG0_TOG_DEBUG_REG_SELECT_MASK
 (0x3FU)

	)

6259 
	#BCH_DEBUG0_TOG_DEBUG_REG_SELECT_SHIFT
 (0U)

	)

6260 
	#BCH_DEBUG0_TOG_DEBUG_REG_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_DEBUG_REG_SELECT_SHIFT
)Ë& 
BCH_DEBUG0_TOG_DEBUG_REG_SELECT_MASK
)

	)

6261 
	#BCH_DEBUG0_TOG_RSVD0_MASK
 (0xC0U)

	)

6262 
	#BCH_DEBUG0_TOG_RSVD0_SHIFT
 (6U)

	)

6263 
	#BCH_DEBUG0_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_RSVD0_SHIFT
)Ë& 
BCH_DEBUG0_TOG_RSVD0_MASK
)

	)

6264 
	#BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_MASK
 (0x100U)

	)

6265 
	#BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_SHIFT
 (8U)

	)

6266 
	#BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_SHIFT
)Ë& 
BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_MASK
)

	)

6267 
	#BCH_DEBUG0_TOG_KES_DEBUG_STALL_MASK
 (0x200U)

	)

6268 
	#BCH_DEBUG0_TOG_KES_DEBUG_STALL_SHIFT
 (9U)

	)

6269 
	#BCH_DEBUG0_TOG_KES_DEBUG_STALL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_STALL_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_STALL_MASK
)

	)

6270 
	#BCH_DEBUG0_TOG_KES_DEBUG_STEP_MASK
 (0x400U)

	)

6271 
	#BCH_DEBUG0_TOG_KES_DEBUG_STEP_SHIFT
 (10U)

	)

6272 
	#BCH_DEBUG0_TOG_KES_DEBUG_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_STEP_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_STEP_MASK
)

	)

6273 
	#BCH_DEBUG0_TOG_KES_STANDALONE_MASK
 (0x800U)

	)

6274 
	#BCH_DEBUG0_TOG_KES_STANDALONE_SHIFT
 (11U)

	)

6275 
	#BCH_DEBUG0_TOG_KES_STANDALONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_STANDALONE_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_STANDALONE_MASK
)

	)

6276 
	#BCH_DEBUG0_TOG_KES_DEBUG_KICK_MASK
 (0x1000U)

	)

6277 
	#BCH_DEBUG0_TOG_KES_DEBUG_KICK_SHIFT
 (12U)

	)

6278 
	#BCH_DEBUG0_TOG_KES_DEBUG_KICK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_KICK_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_KICK_MASK
)

	)

6279 
	#BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_MASK
 (0x2000U)

	)

6280 
	#BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_SHIFT
 (13U)

	)

6281 
	#BCH_DEBUG0_TOG_KES_DEBUG_MODE4K
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_MASK
)

	)

6282 
	#BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_MASK
 (0x4000U)

	)

6283 
	#BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_SHIFT
 (14U)

	)

6284 
	#BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_MASK
)

	)

6285 
	#BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_MASK
 (0x8000U)

	)

6286 
	#BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_SHIFT
 (15U)

	)

6287 
	#BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_MASK
)

	)

6288 
	#BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_MASK
 (0x1FF0000U)

	)

6289 
	#BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
 (16U)

	)

6290 
	#BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
)Ë& 
BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_MASK
)

	)

6291 
	#BCH_DEBUG0_TOG_RSVD1_MASK
 (0xFE000000U)

	)

6292 
	#BCH_DEBUG0_TOG_RSVD1_SHIFT
 (25U)

	)

6293 
	#BCH_DEBUG0_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG0_TOG_RSVD1_SHIFT
)Ë& 
BCH_DEBUG0_TOG_RSVD1_MASK
)

	)

6296 
	#BCH_DBGKESREAD_VALUES_MASK
 (0xFFFFFFFFU)

	)

6297 
	#BCH_DBGKESREAD_VALUES_SHIFT
 (0U)

	)

6298 
	#BCH_DBGKESREAD_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGKESREAD_VALUES_SHIFT
)Ë& 
BCH_DBGKESREAD_VALUES_MASK
)

	)

6301 
	#BCH_DBGKESREAD_SET_VALUES_MASK
 (0xFFFFFFFFU)

	)

6302 
	#BCH_DBGKESREAD_SET_VALUES_SHIFT
 (0U)

	)

6303 
	#BCH_DBGKESREAD_SET_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGKESREAD_SET_VALUES_SHIFT
)Ë& 
BCH_DBGKESREAD_SET_VALUES_MASK
)

	)

6306 
	#BCH_DBGKESREAD_CLR_VALUES_MASK
 (0xFFFFFFFFU)

	)

6307 
	#BCH_DBGKESREAD_CLR_VALUES_SHIFT
 (0U)

	)

6308 
	#BCH_DBGKESREAD_CLR_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGKESREAD_CLR_VALUES_SHIFT
)Ë& 
BCH_DBGKESREAD_CLR_VALUES_MASK
)

	)

6311 
	#BCH_DBGKESREAD_TOG_VALUES_MASK
 (0xFFFFFFFFU)

	)

6312 
	#BCH_DBGKESREAD_TOG_VALUES_SHIFT
 (0U)

	)

6313 
	#BCH_DBGKESREAD_TOG_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGKESREAD_TOG_VALUES_SHIFT
)Ë& 
BCH_DBGKESREAD_TOG_VALUES_MASK
)

	)

6316 
	#BCH_DBGCSFEREAD_VALUES_MASK
 (0xFFFFFFFFU)

	)

6317 
	#BCH_DBGCSFEREAD_VALUES_SHIFT
 (0U)

	)

6318 
	#BCH_DBGCSFEREAD_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGCSFEREAD_VALUES_SHIFT
)Ë& 
BCH_DBGCSFEREAD_VALUES_MASK
)

	)

6321 
	#BCH_DBGCSFEREAD_SET_VALUES_MASK
 (0xFFFFFFFFU)

	)

6322 
	#BCH_DBGCSFEREAD_SET_VALUES_SHIFT
 (0U)

	)

6323 
	#BCH_DBGCSFEREAD_SET_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGCSFEREAD_SET_VALUES_SHIFT
)Ë& 
BCH_DBGCSFEREAD_SET_VALUES_MASK
)

	)

6326 
	#BCH_DBGCSFEREAD_CLR_VALUES_MASK
 (0xFFFFFFFFU)

	)

6327 
	#BCH_DBGCSFEREAD_CLR_VALUES_SHIFT
 (0U)

	)

6328 
	#BCH_DBGCSFEREAD_CLR_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGCSFEREAD_CLR_VALUES_SHIFT
)Ë& 
BCH_DBGCSFEREAD_CLR_VALUES_MASK
)

	)

6331 
	#BCH_DBGCSFEREAD_TOG_VALUES_MASK
 (0xFFFFFFFFU)

	)

6332 
	#BCH_DBGCSFEREAD_TOG_VALUES_SHIFT
 (0U)

	)

6333 
	#BCH_DBGCSFEREAD_TOG_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGCSFEREAD_TOG_VALUES_SHIFT
)Ë& 
BCH_DBGCSFEREAD_TOG_VALUES_MASK
)

	)

6336 
	#BCH_DBGSYNDGENREAD_VALUES_MASK
 (0xFFFFFFFFU)

	)

6337 
	#BCH_DBGSYNDGENREAD_VALUES_SHIFT
 (0U)

	)

6338 
	#BCH_DBGSYNDGENREAD_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGSYNDGENREAD_VALUES_SHIFT
)Ë& 
BCH_DBGSYNDGENREAD_VALUES_MASK
)

	)

6341 
	#BCH_DBGSYNDGENREAD_SET_VALUES_MASK
 (0xFFFFFFFFU)

	)

6342 
	#BCH_DBGSYNDGENREAD_SET_VALUES_SHIFT
 (0U)

	)

6343 
	#BCH_DBGSYNDGENREAD_SET_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGSYNDGENREAD_SET_VALUES_SHIFT
)Ë& 
BCH_DBGSYNDGENREAD_SET_VALUES_MASK
)

	)

6346 
	#BCH_DBGSYNDGENREAD_CLR_VALUES_MASK
 (0xFFFFFFFFU)

	)

6347 
	#BCH_DBGSYNDGENREAD_CLR_VALUES_SHIFT
 (0U)

	)

6348 
	#BCH_DBGSYNDGENREAD_CLR_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGSYNDGENREAD_CLR_VALUES_SHIFT
)Ë& 
BCH_DBGSYNDGENREAD_CLR_VALUES_MASK
)

	)

6351 
	#BCH_DBGSYNDGENREAD_TOG_VALUES_MASK
 (0xFFFFFFFFU)

	)

6352 
	#BCH_DBGSYNDGENREAD_TOG_VALUES_SHIFT
 (0U)

	)

6353 
	#BCH_DBGSYNDGENREAD_TOG_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGSYNDGENREAD_TOG_VALUES_SHIFT
)Ë& 
BCH_DBGSYNDGENREAD_TOG_VALUES_MASK
)

	)

6356 
	#BCH_DBGAHBMREAD_VALUES_MASK
 (0xFFFFFFFFU)

	)

6357 
	#BCH_DBGAHBMREAD_VALUES_SHIFT
 (0U)

	)

6358 
	#BCH_DBGAHBMREAD_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGAHBMREAD_VALUES_SHIFT
)Ë& 
BCH_DBGAHBMREAD_VALUES_MASK
)

	)

6361 
	#BCH_DBGAHBMREAD_SET_VALUES_MASK
 (0xFFFFFFFFU)

	)

6362 
	#BCH_DBGAHBMREAD_SET_VALUES_SHIFT
 (0U)

	)

6363 
	#BCH_DBGAHBMREAD_SET_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGAHBMREAD_SET_VALUES_SHIFT
)Ë& 
BCH_DBGAHBMREAD_SET_VALUES_MASK
)

	)

6366 
	#BCH_DBGAHBMREAD_CLR_VALUES_MASK
 (0xFFFFFFFFU)

	)

6367 
	#BCH_DBGAHBMREAD_CLR_VALUES_SHIFT
 (0U)

	)

6368 
	#BCH_DBGAHBMREAD_CLR_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGAHBMREAD_CLR_VALUES_SHIFT
)Ë& 
BCH_DBGAHBMREAD_CLR_VALUES_MASK
)

	)

6371 
	#BCH_DBGAHBMREAD_TOG_VALUES_MASK
 (0xFFFFFFFFU)

	)

6372 
	#BCH_DBGAHBMREAD_TOG_VALUES_SHIFT
 (0U)

	)

6373 
	#BCH_DBGAHBMREAD_TOG_VALUES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DBGAHBMREAD_TOG_VALUES_SHIFT
)Ë& 
BCH_DBGAHBMREAD_TOG_VALUES_MASK
)

	)

6376 
	#BCH_BLOCKNAME_NAME_MASK
 (0xFFFFFFFFU)

	)

6377 
	#BCH_BLOCKNAME_NAME_SHIFT
 (0U)

	)

6378 
	#BCH_BLOCKNAME_NAME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_BLOCKNAME_NAME_SHIFT
)Ë& 
BCH_BLOCKNAME_NAME_MASK
)

	)

6381 
	#BCH_BLOCKNAME_SET_NAME_MASK
 (0xFFFFFFFFU)

	)

6382 
	#BCH_BLOCKNAME_SET_NAME_SHIFT
 (0U)

	)

6383 
	#BCH_BLOCKNAME_SET_NAME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_BLOCKNAME_SET_NAME_SHIFT
)Ë& 
BCH_BLOCKNAME_SET_NAME_MASK
)

	)

6386 
	#BCH_BLOCKNAME_CLR_NAME_MASK
 (0xFFFFFFFFU)

	)

6387 
	#BCH_BLOCKNAME_CLR_NAME_SHIFT
 (0U)

	)

6388 
	#BCH_BLOCKNAME_CLR_NAME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_BLOCKNAME_CLR_NAME_SHIFT
)Ë& 
BCH_BLOCKNAME_CLR_NAME_MASK
)

	)

6391 
	#BCH_BLOCKNAME_TOG_NAME_MASK
 (0xFFFFFFFFU)

	)

6392 
	#BCH_BLOCKNAME_TOG_NAME_SHIFT
 (0U)

	)

6393 
	#BCH_BLOCKNAME_TOG_NAME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_BLOCKNAME_TOG_NAME_SHIFT
)Ë& 
BCH_BLOCKNAME_TOG_NAME_MASK
)

	)

6396 
	#BCH_VERSION_STEP_MASK
 (0xFFFFU)

	)

6397 
	#BCH_VERSION_STEP_SHIFT
 (0U)

	)

6398 
	#BCH_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_STEP_SHIFT
)Ë& 
BCH_VERSION_STEP_MASK
)

	)

6399 
	#BCH_VERSION_MINOR_MASK
 (0xFF0000U)

	)

6400 
	#BCH_VERSION_MINOR_SHIFT
 (16U)

	)

6401 
	#BCH_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_MINOR_SHIFT
)Ë& 
BCH_VERSION_MINOR_MASK
)

	)

6402 
	#BCH_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

6403 
	#BCH_VERSION_MAJOR_SHIFT
 (24U)

	)

6404 
	#BCH_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_MAJOR_SHIFT
)Ë& 
BCH_VERSION_MAJOR_MASK
)

	)

6407 
	#BCH_VERSION_SET_STEP_MASK
 (0xFFFFU)

	)

6408 
	#BCH_VERSION_SET_STEP_SHIFT
 (0U)

	)

6409 
	#BCH_VERSION_SET_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_SET_STEP_SHIFT
)Ë& 
BCH_VERSION_SET_STEP_MASK
)

	)

6410 
	#BCH_VERSION_SET_MINOR_MASK
 (0xFF0000U)

	)

6411 
	#BCH_VERSION_SET_MINOR_SHIFT
 (16U)

	)

6412 
	#BCH_VERSION_SET_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_SET_MINOR_SHIFT
)Ë& 
BCH_VERSION_SET_MINOR_MASK
)

	)

6413 
	#BCH_VERSION_SET_MAJOR_MASK
 (0xFF000000U)

	)

6414 
	#BCH_VERSION_SET_MAJOR_SHIFT
 (24U)

	)

6415 
	#BCH_VERSION_SET_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_SET_MAJOR_SHIFT
)Ë& 
BCH_VERSION_SET_MAJOR_MASK
)

	)

6418 
	#BCH_VERSION_CLR_STEP_MASK
 (0xFFFFU)

	)

6419 
	#BCH_VERSION_CLR_STEP_SHIFT
 (0U)

	)

6420 
	#BCH_VERSION_CLR_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_CLR_STEP_SHIFT
)Ë& 
BCH_VERSION_CLR_STEP_MASK
)

	)

6421 
	#BCH_VERSION_CLR_MINOR_MASK
 (0xFF0000U)

	)

6422 
	#BCH_VERSION_CLR_MINOR_SHIFT
 (16U)

	)

6423 
	#BCH_VERSION_CLR_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_CLR_MINOR_SHIFT
)Ë& 
BCH_VERSION_CLR_MINOR_MASK
)

	)

6424 
	#BCH_VERSION_CLR_MAJOR_MASK
 (0xFF000000U)

	)

6425 
	#BCH_VERSION_CLR_MAJOR_SHIFT
 (24U)

	)

6426 
	#BCH_VERSION_CLR_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_CLR_MAJOR_SHIFT
)Ë& 
BCH_VERSION_CLR_MAJOR_MASK
)

	)

6429 
	#BCH_VERSION_TOG_STEP_MASK
 (0xFFFFU)

	)

6430 
	#BCH_VERSION_TOG_STEP_SHIFT
 (0U)

	)

6431 
	#BCH_VERSION_TOG_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_TOG_STEP_SHIFT
)Ë& 
BCH_VERSION_TOG_STEP_MASK
)

	)

6432 
	#BCH_VERSION_TOG_MINOR_MASK
 (0xFF0000U)

	)

6433 
	#BCH_VERSION_TOG_MINOR_SHIFT
 (16U)

	)

6434 
	#BCH_VERSION_TOG_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_TOG_MINOR_SHIFT
)Ë& 
BCH_VERSION_TOG_MINOR_MASK
)

	)

6435 
	#BCH_VERSION_TOG_MAJOR_MASK
 (0xFF000000U)

	)

6436 
	#BCH_VERSION_TOG_MAJOR_SHIFT
 (24U)

	)

6437 
	#BCH_VERSION_TOG_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_VERSION_TOG_MAJOR_SHIFT
)Ë& 
BCH_VERSION_TOG_MAJOR_MASK
)

	)

6440 
	#BCH_DEBUG1_ERASED_ZERO_COUNT_MASK
 (0x1FFU)

	)

6441 
	#BCH_DEBUG1_ERASED_ZERO_COUNT_SHIFT
 (0U)

	)

6442 
	#BCH_DEBUG1_ERASED_ZERO_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_ERASED_ZERO_COUNT_SHIFT
)Ë& 
BCH_DEBUG1_ERASED_ZERO_COUNT_MASK
)

	)

6443 
	#BCH_DEBUG1_RSVD_MASK
 (0x7FFFFE00U)

	)

6444 
	#BCH_DEBUG1_RSVD_SHIFT
 (9U)

	)

6445 
	#BCH_DEBUG1_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_RSVD_SHIFT
)Ë& 
BCH_DEBUG1_RSVD_MASK
)

	)

6446 
	#BCH_DEBUG1_DEBUG1_PREERASECHK_MASK
 (0x80000000U)

	)

6447 
	#BCH_DEBUG1_DEBUG1_PREERASECHK_SHIFT
 (31U)

	)

6448 
	#BCH_DEBUG1_DEBUG1_PREERASECHK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_DEBUG1_PREERASECHK_SHIFT
)Ë& 
BCH_DEBUG1_DEBUG1_PREERASECHK_MASK
)

	)

6451 
	#BCH_DEBUG1_SET_ERASED_ZERO_COUNT_MASK
 (0x1FFU)

	)

6452 
	#BCH_DEBUG1_SET_ERASED_ZERO_COUNT_SHIFT
 (0U)

	)

6453 
	#BCH_DEBUG1_SET_ERASED_ZERO_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_SET_ERASED_ZERO_COUNT_SHIFT
)Ë& 
BCH_DEBUG1_SET_ERASED_ZERO_COUNT_MASK
)

	)

6454 
	#BCH_DEBUG1_SET_RSVD_MASK
 (0x7FFFFE00U)

	)

6455 
	#BCH_DEBUG1_SET_RSVD_SHIFT
 (9U)

	)

6456 
	#BCH_DEBUG1_SET_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_SET_RSVD_SHIFT
)Ë& 
BCH_DEBUG1_SET_RSVD_MASK
)

	)

6457 
	#BCH_DEBUG1_SET_DEBUG1_PREERASECHK_MASK
 (0x80000000U)

	)

6458 
	#BCH_DEBUG1_SET_DEBUG1_PREERASECHK_SHIFT
 (31U)

	)

6459 
	#BCH_DEBUG1_SET_DEBUG1_PREERASECHK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_SET_DEBUG1_PREERASECHK_SHIFT
)Ë& 
BCH_DEBUG1_SET_DEBUG1_PREERASECHK_MASK
)

	)

6462 
	#BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_MASK
 (0x1FFU)

	)

6463 
	#BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_SHIFT
 (0U)

	)

6464 
	#BCH_DEBUG1_CLR_ERASED_ZERO_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_SHIFT
)Ë& 
BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_MASK
)

	)

6465 
	#BCH_DEBUG1_CLR_RSVD_MASK
 (0x7FFFFE00U)

	)

6466 
	#BCH_DEBUG1_CLR_RSVD_SHIFT
 (9U)

	)

6467 
	#BCH_DEBUG1_CLR_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_CLR_RSVD_SHIFT
)Ë& 
BCH_DEBUG1_CLR_RSVD_MASK
)

	)

6468 
	#BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_MASK
 (0x80000000U)

	)

6469 
	#BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_SHIFT
 (31U)

	)

6470 
	#BCH_DEBUG1_CLR_DEBUG1_PREERASECHK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_SHIFT
)Ë& 
BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_MASK
)

	)

6473 
	#BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_MASK
 (0x1FFU)

	)

6474 
	#BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_SHIFT
 (0U)

	)

6475 
	#BCH_DEBUG1_TOG_ERASED_ZERO_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_SHIFT
)Ë& 
BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_MASK
)

	)

6476 
	#BCH_DEBUG1_TOG_RSVD_MASK
 (0x7FFFFE00U)

	)

6477 
	#BCH_DEBUG1_TOG_RSVD_SHIFT
 (9U)

	)

6478 
	#BCH_DEBUG1_TOG_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_TOG_RSVD_SHIFT
)Ë& 
BCH_DEBUG1_TOG_RSVD_MASK
)

	)

6479 
	#BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_MASK
 (0x80000000U)

	)

6480 
	#BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_SHIFT
 (31U)

	)

6481 
	#BCH_DEBUG1_TOG_DEBUG1_PREERASECHK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_SHIFT
)Ë& 
BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_MASK
)

	)

6491 
	#BCH_BASE
 (0x1808000u)

	)

6493 
	#BCH
 ((
BCH_Ty≥
 *)
BCH_BASE
)

	)

6495 
	#BCH_BASE_ADDRS
 { 
BCH_BASE
 }

	)

6497 
	#BCH_BASE_PTRS
 { 
BCH
 }

	)

6499 
	#BCH_IRQS
 { 
RAWNAND_BCH_IRQn
 }

	)

6517 
__IO
 
uöt32_t
 
	mMCR
;

6518 
__IO
 
uöt32_t
 
	mCTRL1
;

6519 
__IO
 
uöt32_t
 
	mTIMER
;

6520 
uöt8_t
 
	mRESERVED_0
[4];

6521 
__IO
 
uöt32_t
 
	mRXMGMASK
;

6522 
__IO
 
uöt32_t
 
	mRX14MASK
;

6523 
__IO
 
uöt32_t
 
	mRX15MASK
;

6524 
__IO
 
uöt32_t
 
	mECR
;

6525 
__IO
 
uöt32_t
 
	mESR1
;

6526 
__IO
 
uöt32_t
 
	mIMASK2
;

6527 
__IO
 
uöt32_t
 
	mIMASK1
;

6528 
__IO
 
uöt32_t
 
	mIFLAG2
;

6529 
__IO
 
uöt32_t
 
	mIFLAG1
;

6530 
__IO
 
uöt32_t
 
	mCTRL2
;

6531 
__I
 
uöt32_t
 
	mESR2
;

6532 
uöt8_t
 
	mRESERVED_1
[8];

6533 
__I
 
uöt32_t
 
	mCRCR
;

6534 
__IO
 
uöt32_t
 
	mRXFGMASK
;

6535 
__I
 
uöt32_t
 
	mRXFIR
;

6536 
uöt8_t
 
	mRESERVED_2
[48];

6538 
__IO
 
uöt32_t
 
	mCS
;

6539 
__IO
 
uöt32_t
 
	mID
;

6540 
__IO
 
uöt32_t
 
	mWORD0
;

6541 
__IO
 
uöt32_t
 
	mWORD1
;

6542 } 
	mMB
[64];

6543 
uöt8_t
 
	mRESERVED_3
[1024];

6544 
__IO
 
uöt32_t
 
	mRXIMR
[64];

6545 
uöt8_t
 
	mRESERVED_4
[96];

6546 
__IO
 
uöt32_t
 
	mGFWR
;

6547 } 
	tCAN_Ty≥
;

6559 
	#CAN_MCR_MAXMB_MASK
 (0x7FU)

	)

6560 
	#CAN_MCR_MAXMB_SHIFT
 (0U)

	)

6561 
	#CAN_MCR_MAXMB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_MAXMB_SHIFT
)Ë& 
CAN_MCR_MAXMB_MASK
)

	)

6562 
	#CAN_MCR_IDAM_MASK
 (0x300U)

	)

6563 
	#CAN_MCR_IDAM_SHIFT
 (8U)

	)

6564 
	#CAN_MCR_IDAM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_IDAM_SHIFT
)Ë& 
CAN_MCR_IDAM_MASK
)

	)

6565 
	#CAN_MCR_AEN_MASK
 (0x1000U)

	)

6566 
	#CAN_MCR_AEN_SHIFT
 (12U)

	)

6567 
	#CAN_MCR_AEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_AEN_SHIFT
)Ë& 
CAN_MCR_AEN_MASK
)

	)

6568 
	#CAN_MCR_LPRIOEN_MASK
 (0x2000U)

	)

6569 
	#CAN_MCR_LPRIOEN_SHIFT
 (13U)

	)

6570 
	#CAN_MCR_LPRIOEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_LPRIOEN_SHIFT
)Ë& 
CAN_MCR_LPRIOEN_MASK
)

	)

6571 
	#CAN_MCR_IRMQ_MASK
 (0x10000U)

	)

6572 
	#CAN_MCR_IRMQ_SHIFT
 (16U)

	)

6573 
	#CAN_MCR_IRMQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_IRMQ_SHIFT
)Ë& 
CAN_MCR_IRMQ_MASK
)

	)

6574 
	#CAN_MCR_SRXDIS_MASK
 (0x20000U)

	)

6575 
	#CAN_MCR_SRXDIS_SHIFT
 (17U)

	)

6576 
	#CAN_MCR_SRXDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_SRXDIS_SHIFT
)Ë& 
CAN_MCR_SRXDIS_MASK
)

	)

6577 
	#CAN_MCR_WAKSRC_MASK
 (0x80000U)

	)

6578 
	#CAN_MCR_WAKSRC_SHIFT
 (19U)

	)

6579 
	#CAN_MCR_WAKSRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_WAKSRC_SHIFT
)Ë& 
CAN_MCR_WAKSRC_MASK
)

	)

6580 
	#CAN_MCR_LPMACK_MASK
 (0x100000U)

	)

6581 
	#CAN_MCR_LPMACK_SHIFT
 (20U)

	)

6582 
	#CAN_MCR_LPMACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_LPMACK_SHIFT
)Ë& 
CAN_MCR_LPMACK_MASK
)

	)

6583 
	#CAN_MCR_WRNEN_MASK
 (0x200000U)

	)

6584 
	#CAN_MCR_WRNEN_SHIFT
 (21U)

	)

6585 
	#CAN_MCR_WRNEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_WRNEN_SHIFT
)Ë& 
CAN_MCR_WRNEN_MASK
)

	)

6586 
	#CAN_MCR_SLFWAK_MASK
 (0x400000U)

	)

6587 
	#CAN_MCR_SLFWAK_SHIFT
 (22U)

	)

6588 
	#CAN_MCR_SLFWAK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_SLFWAK_SHIFT
)Ë& 
CAN_MCR_SLFWAK_MASK
)

	)

6589 
	#CAN_MCR_SUPV_MASK
 (0x800000U)

	)

6590 
	#CAN_MCR_SUPV_SHIFT
 (23U)

	)

6591 
	#CAN_MCR_SUPV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_SUPV_SHIFT
)Ë& 
CAN_MCR_SUPV_MASK
)

	)

6592 
	#CAN_MCR_FRZACK_MASK
 (0x1000000U)

	)

6593 
	#CAN_MCR_FRZACK_SHIFT
 (24U)

	)

6594 
	#CAN_MCR_FRZACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_FRZACK_SHIFT
)Ë& 
CAN_MCR_FRZACK_MASK
)

	)

6595 
	#CAN_MCR_SOFTRST_MASK
 (0x2000000U)

	)

6596 
	#CAN_MCR_SOFTRST_SHIFT
 (25U)

	)

6597 
	#CAN_MCR_SOFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_SOFTRST_SHIFT
)Ë& 
CAN_MCR_SOFTRST_MASK
)

	)

6598 
	#CAN_MCR_WAKMSK_MASK
 (0x4000000U)

	)

6599 
	#CAN_MCR_WAKMSK_SHIFT
 (26U)

	)

6600 
	#CAN_MCR_WAKMSK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_WAKMSK_SHIFT
)Ë& 
CAN_MCR_WAKMSK_MASK
)

	)

6601 
	#CAN_MCR_NOTRDY_MASK
 (0x8000000U)

	)

6602 
	#CAN_MCR_NOTRDY_SHIFT
 (27U)

	)

6603 
	#CAN_MCR_NOTRDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_NOTRDY_SHIFT
)Ë& 
CAN_MCR_NOTRDY_MASK
)

	)

6604 
	#CAN_MCR_HALT_MASK
 (0x10000000U)

	)

6605 
	#CAN_MCR_HALT_SHIFT
 (28U)

	)

6606 
	#CAN_MCR_HALT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_HALT_SHIFT
)Ë& 
CAN_MCR_HALT_MASK
)

	)

6607 
	#CAN_MCR_RFEN_MASK
 (0x20000000U)

	)

6608 
	#CAN_MCR_RFEN_SHIFT
 (29U)

	)

6609 
	#CAN_MCR_RFEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_RFEN_SHIFT
)Ë& 
CAN_MCR_RFEN_MASK
)

	)

6610 
	#CAN_MCR_FRZ_MASK
 (0x40000000U)

	)

6611 
	#CAN_MCR_FRZ_SHIFT
 (30U)

	)

6612 
	#CAN_MCR_FRZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_FRZ_SHIFT
)Ë& 
CAN_MCR_FRZ_MASK
)

	)

6613 
	#CAN_MCR_MDIS_MASK
 (0x80000000U)

	)

6614 
	#CAN_MCR_MDIS_SHIFT
 (31U)

	)

6615 
	#CAN_MCR_MDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_MCR_MDIS_SHIFT
)Ë& 
CAN_MCR_MDIS_MASK
)

	)

6618 
	#CAN_CTRL1_PROPSEG_MASK
 (0x7U)

	)

6619 
	#CAN_CTRL1_PROPSEG_SHIFT
 (0U)

	)

6620 
	#CAN_CTRL1_PROPSEG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_PROPSEG_SHIFT
)Ë& 
CAN_CTRL1_PROPSEG_MASK
)

	)

6621 
	#CAN_CTRL1_LOM_MASK
 (0x8U)

	)

6622 
	#CAN_CTRL1_LOM_SHIFT
 (3U)

	)

6623 
	#CAN_CTRL1_LOM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_LOM_SHIFT
)Ë& 
CAN_CTRL1_LOM_MASK
)

	)

6624 
	#CAN_CTRL1_LBUF_MASK
 (0x10U)

	)

6625 
	#CAN_CTRL1_LBUF_SHIFT
 (4U)

	)

6626 
	#CAN_CTRL1_LBUF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_LBUF_SHIFT
)Ë& 
CAN_CTRL1_LBUF_MASK
)

	)

6627 
	#CAN_CTRL1_TSYN_MASK
 (0x20U)

	)

6628 
	#CAN_CTRL1_TSYN_SHIFT
 (5U)

	)

6629 
	#CAN_CTRL1_TSYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_TSYN_SHIFT
)Ë& 
CAN_CTRL1_TSYN_MASK
)

	)

6630 
	#CAN_CTRL1_BOFFREC_MASK
 (0x40U)

	)

6631 
	#CAN_CTRL1_BOFFREC_SHIFT
 (6U)

	)

6632 
	#CAN_CTRL1_BOFFREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_BOFFREC_SHIFT
)Ë& 
CAN_CTRL1_BOFFREC_MASK
)

	)

6633 
	#CAN_CTRL1_SMP_MASK
 (0x80U)

	)

6634 
	#CAN_CTRL1_SMP_SHIFT
 (7U)

	)

6635 
	#CAN_CTRL1_SMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_SMP_SHIFT
)Ë& 
CAN_CTRL1_SMP_MASK
)

	)

6636 
	#CAN_CTRL1_RWRNMSK_MASK
 (0x400U)

	)

6637 
	#CAN_CTRL1_RWRNMSK_SHIFT
 (10U)

	)

6638 
	#CAN_CTRL1_RWRNMSK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_RWRNMSK_SHIFT
)Ë& 
CAN_CTRL1_RWRNMSK_MASK
)

	)

6639 
	#CAN_CTRL1_TWRNMSK_MASK
 (0x800U)

	)

6640 
	#CAN_CTRL1_TWRNMSK_SHIFT
 (11U)

	)

6641 
	#CAN_CTRL1_TWRNMSK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_TWRNMSK_SHIFT
)Ë& 
CAN_CTRL1_TWRNMSK_MASK
)

	)

6642 
	#CAN_CTRL1_LPB_MASK
 (0x1000U)

	)

6643 
	#CAN_CTRL1_LPB_SHIFT
 (12U)

	)

6644 
	#CAN_CTRL1_LPB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_LPB_SHIFT
)Ë& 
CAN_CTRL1_LPB_MASK
)

	)

6645 
	#CAN_CTRL1_ERRMSK_MASK
 (0x4000U)

	)

6646 
	#CAN_CTRL1_ERRMSK_SHIFT
 (14U)

	)

6647 
	#CAN_CTRL1_ERRMSK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_ERRMSK_SHIFT
)Ë& 
CAN_CTRL1_ERRMSK_MASK
)

	)

6648 
	#CAN_CTRL1_BOFFMSK_MASK
 (0x8000U)

	)

6649 
	#CAN_CTRL1_BOFFMSK_SHIFT
 (15U)

	)

6650 
	#CAN_CTRL1_BOFFMSK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_BOFFMSK_SHIFT
)Ë& 
CAN_CTRL1_BOFFMSK_MASK
)

	)

6651 
	#CAN_CTRL1_PSEG2_MASK
 (0x70000U)

	)

6652 
	#CAN_CTRL1_PSEG2_SHIFT
 (16U)

	)

6653 
	#CAN_CTRL1_PSEG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_PSEG2_SHIFT
)Ë& 
CAN_CTRL1_PSEG2_MASK
)

	)

6654 
	#CAN_CTRL1_PSEG1_MASK
 (0x380000U)

	)

6655 
	#CAN_CTRL1_PSEG1_SHIFT
 (19U)

	)

6656 
	#CAN_CTRL1_PSEG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_PSEG1_SHIFT
)Ë& 
CAN_CTRL1_PSEG1_MASK
)

	)

6657 
	#CAN_CTRL1_RJW_MASK
 (0xC00000U)

	)

6658 
	#CAN_CTRL1_RJW_SHIFT
 (22U)

	)

6659 
	#CAN_CTRL1_RJW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_RJW_SHIFT
)Ë& 
CAN_CTRL1_RJW_MASK
)

	)

6660 
	#CAN_CTRL1_PRESDIV_MASK
 (0xFF000000U)

	)

6661 
	#CAN_CTRL1_PRESDIV_SHIFT
 (24U)

	)

6662 
	#CAN_CTRL1_PRESDIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL1_PRESDIV_SHIFT
)Ë& 
CAN_CTRL1_PRESDIV_MASK
)

	)

6665 
	#CAN_TIMER_TIMER_MASK
 (0xFFFFU)

	)

6666 
	#CAN_TIMER_TIMER_SHIFT
 (0U)

	)

6667 
	#CAN_TIMER_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_TIMER_TIMER_SHIFT
)Ë& 
CAN_TIMER_TIMER_MASK
)

	)

6670 
	#CAN_RXMGMASK_MG_MASK
 (0xFFFFFFFFU)

	)

6671 
	#CAN_RXMGMASK_MG_SHIFT
 (0U)

	)

6672 
	#CAN_RXMGMASK_MG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_RXMGMASK_MG_SHIFT
)Ë& 
CAN_RXMGMASK_MG_MASK
)

	)

6675 
	#CAN_RX14MASK_RX14M_MASK
 (0xFFFFFFFFU)

	)

6676 
	#CAN_RX14MASK_RX14M_SHIFT
 (0U)

	)

6677 
	#CAN_RX14MASK_RX14M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_RX14MASK_RX14M_SHIFT
)Ë& 
CAN_RX14MASK_RX14M_MASK
)

	)

6680 
	#CAN_RX15MASK_RX15M_MASK
 (0xFFFFFFFFU)

	)

6681 
	#CAN_RX15MASK_RX15M_SHIFT
 (0U)

	)

6682 
	#CAN_RX15MASK_RX15M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_RX15MASK_RX15M_SHIFT
)Ë& 
CAN_RX15MASK_RX15M_MASK
)

	)

6685 
	#CAN_ECR_TX_ERR_COUNTER_MASK
 (0xFFU)

	)

6686 
	#CAN_ECR_TX_ERR_COUNTER_SHIFT
 (0U)

	)

6687 
	#CAN_ECR_TX_ERR_COUNTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ECR_TX_ERR_COUNTER_SHIFT
)Ë& 
CAN_ECR_TX_ERR_COUNTER_MASK
)

	)

6688 
	#CAN_ECR_RX_ERR_COUNTER_MASK
 (0xFF00U)

	)

6689 
	#CAN_ECR_RX_ERR_COUNTER_SHIFT
 (8U)

	)

6690 
	#CAN_ECR_RX_ERR_COUNTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ECR_RX_ERR_COUNTER_SHIFT
)Ë& 
CAN_ECR_RX_ERR_COUNTER_MASK
)

	)

6693 
	#CAN_ESR1_WAKINT_MASK
 (0x1U)

	)

6694 
	#CAN_ESR1_WAKINT_SHIFT
 (0U)

	)

6695 
	#CAN_ESR1_WAKINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_WAKINT_SHIFT
)Ë& 
CAN_ESR1_WAKINT_MASK
)

	)

6696 
	#CAN_ESR1_ERRINT_MASK
 (0x2U)

	)

6697 
	#CAN_ESR1_ERRINT_SHIFT
 (1U)

	)

6698 
	#CAN_ESR1_ERRINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_ERRINT_SHIFT
)Ë& 
CAN_ESR1_ERRINT_MASK
)

	)

6699 
	#CAN_ESR1_BOFFINT_MASK
 (0x4U)

	)

6700 
	#CAN_ESR1_BOFFINT_SHIFT
 (2U)

	)

6701 
	#CAN_ESR1_BOFFINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_BOFFINT_SHIFT
)Ë& 
CAN_ESR1_BOFFINT_MASK
)

	)

6702 
	#CAN_ESR1_RX_MASK
 (0x8U)

	)

6703 
	#CAN_ESR1_RX_SHIFT
 (3U)

	)

6704 
	#CAN_ESR1_RX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_RX_SHIFT
)Ë& 
CAN_ESR1_RX_MASK
)

	)

6705 
	#CAN_ESR1_FLTCONF_MASK
 (0x30U)

	)

6706 
	#CAN_ESR1_FLTCONF_SHIFT
 (4U)

	)

6707 
	#CAN_ESR1_FLTCONF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_FLTCONF_SHIFT
)Ë& 
CAN_ESR1_FLTCONF_MASK
)

	)

6708 
	#CAN_ESR1_TX_MASK
 (0x40U)

	)

6709 
	#CAN_ESR1_TX_SHIFT
 (6U)

	)

6710 
	#CAN_ESR1_TX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_TX_SHIFT
)Ë& 
CAN_ESR1_TX_MASK
)

	)

6711 
	#CAN_ESR1_IDLE_MASK
 (0x80U)

	)

6712 
	#CAN_ESR1_IDLE_SHIFT
 (7U)

	)

6713 
	#CAN_ESR1_IDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_IDLE_SHIFT
)Ë& 
CAN_ESR1_IDLE_MASK
)

	)

6714 
	#CAN_ESR1_RXWRN_MASK
 (0x100U)

	)

6715 
	#CAN_ESR1_RXWRN_SHIFT
 (8U)

	)

6716 
	#CAN_ESR1_RXWRN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_RXWRN_SHIFT
)Ë& 
CAN_ESR1_RXWRN_MASK
)

	)

6717 
	#CAN_ESR1_TXWRN_MASK
 (0x200U)

	)

6718 
	#CAN_ESR1_TXWRN_SHIFT
 (9U)

	)

6719 
	#CAN_ESR1_TXWRN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_TXWRN_SHIFT
)Ë& 
CAN_ESR1_TXWRN_MASK
)

	)

6720 
	#CAN_ESR1_STFERR_MASK
 (0x400U)

	)

6721 
	#CAN_ESR1_STFERR_SHIFT
 (10U)

	)

6722 
	#CAN_ESR1_STFERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_STFERR_SHIFT
)Ë& 
CAN_ESR1_STFERR_MASK
)

	)

6723 
	#CAN_ESR1_FRMERR_MASK
 (0x800U)

	)

6724 
	#CAN_ESR1_FRMERR_SHIFT
 (11U)

	)

6725 
	#CAN_ESR1_FRMERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_FRMERR_SHIFT
)Ë& 
CAN_ESR1_FRMERR_MASK
)

	)

6726 
	#CAN_ESR1_CRCERR_MASK
 (0x1000U)

	)

6727 
	#CAN_ESR1_CRCERR_SHIFT
 (12U)

	)

6728 
	#CAN_ESR1_CRCERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_CRCERR_SHIFT
)Ë& 
CAN_ESR1_CRCERR_MASK
)

	)

6729 
	#CAN_ESR1_ACKERR_MASK
 (0x2000U)

	)

6730 
	#CAN_ESR1_ACKERR_SHIFT
 (13U)

	)

6731 
	#CAN_ESR1_ACKERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_ACKERR_SHIFT
)Ë& 
CAN_ESR1_ACKERR_MASK
)

	)

6732 
	#CAN_ESR1_BIT0ERR_MASK
 (0x4000U)

	)

6733 
	#CAN_ESR1_BIT0ERR_SHIFT
 (14U)

	)

6734 
	#CAN_ESR1_BIT0ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_BIT0ERR_SHIFT
)Ë& 
CAN_ESR1_BIT0ERR_MASK
)

	)

6735 
	#CAN_ESR1_BIT1ERR_MASK
 (0x8000U)

	)

6736 
	#CAN_ESR1_BIT1ERR_SHIFT
 (15U)

	)

6737 
	#CAN_ESR1_BIT1ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_BIT1ERR_SHIFT
)Ë& 
CAN_ESR1_BIT1ERR_MASK
)

	)

6738 
	#CAN_ESR1_RWRNINT_MASK
 (0x10000U)

	)

6739 
	#CAN_ESR1_RWRNINT_SHIFT
 (16U)

	)

6740 
	#CAN_ESR1_RWRNINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_RWRNINT_SHIFT
)Ë& 
CAN_ESR1_RWRNINT_MASK
)

	)

6741 
	#CAN_ESR1_TWRNINT_MASK
 (0x20000U)

	)

6742 
	#CAN_ESR1_TWRNINT_SHIFT
 (17U)

	)

6743 
	#CAN_ESR1_TWRNINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_TWRNINT_SHIFT
)Ë& 
CAN_ESR1_TWRNINT_MASK
)

	)

6744 
	#CAN_ESR1_SYNCH_MASK
 (0x40000U)

	)

6745 
	#CAN_ESR1_SYNCH_SHIFT
 (18U)

	)

6746 
	#CAN_ESR1_SYNCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR1_SYNCH_SHIFT
)Ë& 
CAN_ESR1_SYNCH_MASK
)

	)

6749 
	#CAN_IMASK2_BUFHM_MASK
 (0xFFFFFFFFU)

	)

6750 
	#CAN_IMASK2_BUFHM_SHIFT
 (0U)

	)

6751 
	#CAN_IMASK2_BUFHM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IMASK2_BUFHM_SHIFT
)Ë& 
CAN_IMASK2_BUFHM_MASK
)

	)

6754 
	#CAN_IMASK1_BUFLM_MASK
 (0xFFFFFFFFU)

	)

6755 
	#CAN_IMASK1_BUFLM_SHIFT
 (0U)

	)

6756 
	#CAN_IMASK1_BUFLM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IMASK1_BUFLM_SHIFT
)Ë& 
CAN_IMASK1_BUFLM_MASK
)

	)

6759 
	#CAN_IFLAG2_BUFHI_MASK
 (0xFFFFFFFFU)

	)

6760 
	#CAN_IFLAG2_BUFHI_SHIFT
 (0U)

	)

6761 
	#CAN_IFLAG2_BUFHI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IFLAG2_BUFHI_SHIFT
)Ë& 
CAN_IFLAG2_BUFHI_MASK
)

	)

6764 
	#CAN_IFLAG1_BUF4TO0I_MASK
 (0x1FU)

	)

6765 
	#CAN_IFLAG1_BUF4TO0I_SHIFT
 (0U)

	)

6766 
	#CAN_IFLAG1_BUF4TO0I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IFLAG1_BUF4TO0I_SHIFT
)Ë& 
CAN_IFLAG1_BUF4TO0I_MASK
)

	)

6767 
	#CAN_IFLAG1_BUF5I_MASK
 (0x20U)

	)

6768 
	#CAN_IFLAG1_BUF5I_SHIFT
 (5U)

	)

6769 
	#CAN_IFLAG1_BUF5I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IFLAG1_BUF5I_SHIFT
)Ë& 
CAN_IFLAG1_BUF5I_MASK
)

	)

6770 
	#CAN_IFLAG1_BUF6I_MASK
 (0x40U)

	)

6771 
	#CAN_IFLAG1_BUF6I_SHIFT
 (6U)

	)

6772 
	#CAN_IFLAG1_BUF6I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IFLAG1_BUF6I_SHIFT
)Ë& 
CAN_IFLAG1_BUF6I_MASK
)

	)

6773 
	#CAN_IFLAG1_BUF7I_MASK
 (0x80U)

	)

6774 
	#CAN_IFLAG1_BUF7I_SHIFT
 (7U)

	)

6775 
	#CAN_IFLAG1_BUF7I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IFLAG1_BUF7I_SHIFT
)Ë& 
CAN_IFLAG1_BUF7I_MASK
)

	)

6776 
	#CAN_IFLAG1_BUF31TO8I_MASK
 (0xFFFFFF00U)

	)

6777 
	#CAN_IFLAG1_BUF31TO8I_SHIFT
 (8U)

	)

6778 
	#CAN_IFLAG1_BUF31TO8I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_IFLAG1_BUF31TO8I_SHIFT
)Ë& 
CAN_IFLAG1_BUF31TO8I_MASK
)

	)

6781 
	#CAN_CTRL2_EACEN_MASK
 (0x10000U)

	)

6782 
	#CAN_CTRL2_EACEN_SHIFT
 (16U)

	)

6783 
	#CAN_CTRL2_EACEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL2_EACEN_SHIFT
)Ë& 
CAN_CTRL2_EACEN_MASK
)

	)

6784 
	#CAN_CTRL2_RRS_MASK
 (0x20000U)

	)

6785 
	#CAN_CTRL2_RRS_SHIFT
 (17U)

	)

6786 
	#CAN_CTRL2_RRS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL2_RRS_SHIFT
)Ë& 
CAN_CTRL2_RRS_MASK
)

	)

6787 
	#CAN_CTRL2_MRP_MASK
 (0x40000U)

	)

6788 
	#CAN_CTRL2_MRP_SHIFT
 (18U)

	)

6789 
	#CAN_CTRL2_MRP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL2_MRP_SHIFT
)Ë& 
CAN_CTRL2_MRP_MASK
)

	)

6790 
	#CAN_CTRL2_TASD_MASK
 (0xF80000U)

	)

6791 
	#CAN_CTRL2_TASD_SHIFT
 (19U)

	)

6792 
	#CAN_CTRL2_TASD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL2_TASD_SHIFT
)Ë& 
CAN_CTRL2_TASD_MASK
)

	)

6793 
	#CAN_CTRL2_RFFN_MASK
 (0xF000000U)

	)

6794 
	#CAN_CTRL2_RFFN_SHIFT
 (24U)

	)

6795 
	#CAN_CTRL2_RFFN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL2_RFFN_SHIFT
)Ë& 
CAN_CTRL2_RFFN_MASK
)

	)

6796 
	#CAN_CTRL2_WRMFRZ_MASK
 (0x10000000U)

	)

6797 
	#CAN_CTRL2_WRMFRZ_SHIFT
 (28U)

	)

6798 
	#CAN_CTRL2_WRMFRZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CTRL2_WRMFRZ_SHIFT
)Ë& 
CAN_CTRL2_WRMFRZ_MASK
)

	)

6801 
	#CAN_ESR2_IMB_MASK
 (0x2000U)

	)

6802 
	#CAN_ESR2_IMB_SHIFT
 (13U)

	)

6803 
	#CAN_ESR2_IMB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR2_IMB_SHIFT
)Ë& 
CAN_ESR2_IMB_MASK
)

	)

6804 
	#CAN_ESR2_VPS_MASK
 (0x4000U)

	)

6805 
	#CAN_ESR2_VPS_SHIFT
 (14U)

	)

6806 
	#CAN_ESR2_VPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR2_VPS_SHIFT
)Ë& 
CAN_ESR2_VPS_MASK
)

	)

6807 
	#CAN_ESR2_LPTM_MASK
 (0x7F0000U)

	)

6808 
	#CAN_ESR2_LPTM_SHIFT
 (16U)

	)

6809 
	#CAN_ESR2_LPTM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ESR2_LPTM_SHIFT
)Ë& 
CAN_ESR2_LPTM_MASK
)

	)

6812 
	#CAN_CRCR_TXCRC_MASK
 (0x7FFFU)

	)

6813 
	#CAN_CRCR_TXCRC_SHIFT
 (0U)

	)

6814 
	#CAN_CRCR_TXCRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CRCR_TXCRC_SHIFT
)Ë& 
CAN_CRCR_TXCRC_MASK
)

	)

6815 
	#CAN_CRCR_MBCRC_MASK
 (0x7F0000U)

	)

6816 
	#CAN_CRCR_MBCRC_SHIFT
 (16U)

	)

6817 
	#CAN_CRCR_MBCRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CRCR_MBCRC_SHIFT
)Ë& 
CAN_CRCR_MBCRC_MASK
)

	)

6820 
	#CAN_RXFGMASK_FGM_MASK
 (0xFFFFFFFFU)

	)

6821 
	#CAN_RXFGMASK_FGM_SHIFT
 (0U)

	)

6822 
	#CAN_RXFGMASK_FGM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_RXFGMASK_FGM_SHIFT
)Ë& 
CAN_RXFGMASK_FGM_MASK
)

	)

6825 
	#CAN_RXFIR_IDHIT_MASK
 (0x1FFU)

	)

6826 
	#CAN_RXFIR_IDHIT_SHIFT
 (0U)

	)

6827 
	#CAN_RXFIR_IDHIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_RXFIR_IDHIT_SHIFT
)Ë& 
CAN_RXFIR_IDHIT_MASK
)

	)

6830 
	#CAN_CS_TIME_STAMP_MASK
 (0xFFFFU)

	)

6831 
	#CAN_CS_TIME_STAMP_SHIFT
 (0U)

	)

6832 
	#CAN_CS_TIME_STAMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CS_TIME_STAMP_SHIFT
)Ë& 
CAN_CS_TIME_STAMP_MASK
)

	)

6833 
	#CAN_CS_DLC_MASK
 (0xF0000U)

	)

6834 
	#CAN_CS_DLC_SHIFT
 (16U)

	)

6835 
	#CAN_CS_DLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CS_DLC_SHIFT
)Ë& 
CAN_CS_DLC_MASK
)

	)

6836 
	#CAN_CS_RTR_MASK
 (0x100000U)

	)

6837 
	#CAN_CS_RTR_SHIFT
 (20U)

	)

6838 
	#CAN_CS_RTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CS_RTR_SHIFT
)Ë& 
CAN_CS_RTR_MASK
)

	)

6839 
	#CAN_CS_IDE_MASK
 (0x200000U)

	)

6840 
	#CAN_CS_IDE_SHIFT
 (21U)

	)

6841 
	#CAN_CS_IDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CS_IDE_SHIFT
)Ë& 
CAN_CS_IDE_MASK
)

	)

6842 
	#CAN_CS_SRR_MASK
 (0x400000U)

	)

6843 
	#CAN_CS_SRR_SHIFT
 (22U)

	)

6844 
	#CAN_CS_SRR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CS_SRR_SHIFT
)Ë& 
CAN_CS_SRR_MASK
)

	)

6845 
	#CAN_CS_CODE_MASK
 (0xF000000U)

	)

6846 
	#CAN_CS_CODE_SHIFT
 (24U)

	)

6847 
	#CAN_CS_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_CS_CODE_SHIFT
)Ë& 
CAN_CS_CODE_MASK
)

	)

6850 
	#CAN_CS_COUNT
 (64U)

	)

6853 
	#CAN_ID_EXT_MASK
 (0x3FFFFU)

	)

6854 
	#CAN_ID_EXT_SHIFT
 (0U)

	)

6855 
	#CAN_ID_EXT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ID_EXT_SHIFT
)Ë& 
CAN_ID_EXT_MASK
)

	)

6856 
	#CAN_ID_STD_MASK
 (0x1FFC0000U)

	)

6857 
	#CAN_ID_STD_SHIFT
 (18U)

	)

6858 
	#CAN_ID_STD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ID_STD_SHIFT
)Ë& 
CAN_ID_STD_MASK
)

	)

6859 
	#CAN_ID_PRIO_MASK
 (0xE0000000U)

	)

6860 
	#CAN_ID_PRIO_SHIFT
 (29U)

	)

6861 
	#CAN_ID_PRIO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_ID_PRIO_SHIFT
)Ë& 
CAN_ID_PRIO_MASK
)

	)

6864 
	#CAN_ID_COUNT
 (64U)

	)

6867 
	#CAN_WORD0_DATA_BYTE_3_MASK
 (0xFFU)

	)

6868 
	#CAN_WORD0_DATA_BYTE_3_SHIFT
 (0U)

	)

6869 
	#CAN_WORD0_DATA_BYTE_3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD0_DATA_BYTE_3_SHIFT
)Ë& 
CAN_WORD0_DATA_BYTE_3_MASK
)

	)

6870 
	#CAN_WORD0_DATA_BYTE_2_MASK
 (0xFF00U)

	)

6871 
	#CAN_WORD0_DATA_BYTE_2_SHIFT
 (8U)

	)

6872 
	#CAN_WORD0_DATA_BYTE_2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD0_DATA_BYTE_2_SHIFT
)Ë& 
CAN_WORD0_DATA_BYTE_2_MASK
)

	)

6873 
	#CAN_WORD0_DATA_BYTE_1_MASK
 (0xFF0000U)

	)

6874 
	#CAN_WORD0_DATA_BYTE_1_SHIFT
 (16U)

	)

6875 
	#CAN_WORD0_DATA_BYTE_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD0_DATA_BYTE_1_SHIFT
)Ë& 
CAN_WORD0_DATA_BYTE_1_MASK
)

	)

6876 
	#CAN_WORD0_DATA_BYTE_0_MASK
 (0xFF000000U)

	)

6877 
	#CAN_WORD0_DATA_BYTE_0_SHIFT
 (24U)

	)

6878 
	#CAN_WORD0_DATA_BYTE_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD0_DATA_BYTE_0_SHIFT
)Ë& 
CAN_WORD0_DATA_BYTE_0_MASK
)

	)

6881 
	#CAN_WORD0_COUNT
 (64U)

	)

6884 
	#CAN_WORD1_DATA_BYTE_7_MASK
 (0xFFU)

	)

6885 
	#CAN_WORD1_DATA_BYTE_7_SHIFT
 (0U)

	)

6886 
	#CAN_WORD1_DATA_BYTE_7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD1_DATA_BYTE_7_SHIFT
)Ë& 
CAN_WORD1_DATA_BYTE_7_MASK
)

	)

6887 
	#CAN_WORD1_DATA_BYTE_6_MASK
 (0xFF00U)

	)

6888 
	#CAN_WORD1_DATA_BYTE_6_SHIFT
 (8U)

	)

6889 
	#CAN_WORD1_DATA_BYTE_6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD1_DATA_BYTE_6_SHIFT
)Ë& 
CAN_WORD1_DATA_BYTE_6_MASK
)

	)

6890 
	#CAN_WORD1_DATA_BYTE_5_MASK
 (0xFF0000U)

	)

6891 
	#CAN_WORD1_DATA_BYTE_5_SHIFT
 (16U)

	)

6892 
	#CAN_WORD1_DATA_BYTE_5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD1_DATA_BYTE_5_SHIFT
)Ë& 
CAN_WORD1_DATA_BYTE_5_MASK
)

	)

6893 
	#CAN_WORD1_DATA_BYTE_4_MASK
 (0xFF000000U)

	)

6894 
	#CAN_WORD1_DATA_BYTE_4_SHIFT
 (24U)

	)

6895 
	#CAN_WORD1_DATA_BYTE_4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_WORD1_DATA_BYTE_4_SHIFT
)Ë& 
CAN_WORD1_DATA_BYTE_4_MASK
)

	)

6898 
	#CAN_WORD1_COUNT
 (64U)

	)

6901 
	#CAN_RXIMR_MI_MASK
 (0xFFFFFFFFU)

	)

6902 
	#CAN_RXIMR_MI_SHIFT
 (0U)

	)

6903 
	#CAN_RXIMR_MI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_RXIMR_MI_SHIFT
)Ë& 
CAN_RXIMR_MI_MASK
)

	)

6906 
	#CAN_RXIMR_COUNT
 (64U)

	)

6909 
	#CAN_GFWR_GFWR_MASK
 (0xFFU)

	)

6910 
	#CAN_GFWR_GFWR_SHIFT
 (0U)

	)

6911 
	#CAN_GFWR_GFWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CAN_GFWR_GFWR_SHIFT
)Ë& 
CAN_GFWR_GFWR_MASK
)

	)

6921 
	#CAN1_BASE
 (0x2090000u)

	)

6923 
	#CAN1
 ((
CAN_Ty≥
 *)
CAN1_BASE
)

	)

6925 
	#CAN2_BASE
 (0x2094000u)

	)

6927 
	#CAN2
 ((
CAN_Ty≥
 *)
CAN2_BASE
)

	)

6929 
	#CAN_BASE_ADDRS
 { 0u, 
CAN1_BASE
, 
CAN2_BASE
 }

	)

6931 
	#CAN_BASE_PTRS
 { (
CAN_Ty≥
 *)0u, 
CAN1
, 
CAN2
 }

	)

6933 
	#CAN_Rx_W¨nög_IRQS
 { 
NŸAvaû_IRQn
, 
CAN1_IRQn
, 
CAN2_IRQn
 }

	)

6934 
	#CAN_Tx_W¨nög_IRQS
 { 
NŸAvaû_IRQn
, 
CAN1_IRQn
, 
CAN2_IRQn
 }

	)

6935 
	#CAN_Wake_Up_IRQS
 { 
NŸAvaû_IRQn
, 
CAN1_IRQn
, 
CAN2_IRQn
 }

	)

6936 
	#CAN_Eº‹_IRQS
 { 
NŸAvaû_IRQn
, 
CAN1_IRQn
, 
CAN2_IRQn
 }

	)

6937 
	#CAN_Bus_Off_IRQS
 { 
NŸAvaû_IRQn
, 
CAN1_IRQn
, 
CAN2_IRQn
 }

	)

6938 
	#CAN_ORed_Mesßge_buf„r_IRQS
 { 
NŸAvaû_IRQn
, 
CAN1_IRQn
, 
CAN2_IRQn
 }

	)

6940 
	#CAN_ECR_TXERRCNT_MASK
 
CAN_ECR_TX_ERR_COUNTER_MASK


	)

6941 
	#CAN_ECR_TXERRCNT_SHIFT
 
CAN_ECR_TX_ERR_COUNTER_SHIFT


	)

6942 
	#CAN_ECR_TXERRCNT
(
x
Ë
	`CAN_ECR_TX_ERR_COUNTER
(x)

	)

6943 
	#CAN_ECR_RXERRCNT_MASK
 
CAN_ECR_RX_ERR_COUNTER_MASK


	)

6944 
	#CAN_ECR_RXERRCNT_SHIFT
 
CAN_ECR_RX_ERR_COUNTER_SHIFT


	)

6945 
	#CAN_ECR_RXERRCNT
(
x
Ë
	`CAN_ECR_RX_ERR_COUNTER
(x)

	)

6964 
__IO
 
uöt32_t
 
	mCCR
;

6965 
__IO
 
uöt32_t
 
	mCCDR
;

6966 
__I
 
uöt32_t
 
	mCSR
;

6967 
__IO
 
uöt32_t
 
	mCCSR
;

6968 
__IO
 
uöt32_t
 
	mCACRR
;

6969 
__IO
 
uöt32_t
 
	mCBCDR
;

6970 
__IO
 
uöt32_t
 
	mCBCMR
;

6971 
__IO
 
uöt32_t
 
	mCSCMR1
;

6972 
__IO
 
uöt32_t
 
	mCSCMR2
;

6973 
__IO
 
uöt32_t
 
	mCSCDR1
;

6974 
__IO
 
uöt32_t
 
	mCS1CDR
;

6975 
__IO
 
uöt32_t
 
	mCS2CDR
;

6976 
__IO
 
uöt32_t
 
	mCDCDR
;

6977 
__IO
 
uöt32_t
 
	mCHSCCDR
;

6978 
__IO
 
uöt32_t
 
	mCSCDR2
;

6979 
__IO
 
uöt32_t
 
	mCSCDR3
;

6980 
uöt8_t
 
	mRESERVED_0
[8];

6981 
__I
 
uöt32_t
 
	mCDHIPR
;

6982 
uöt8_t
 
	mRESERVED_1
[8];

6983 
__IO
 
uöt32_t
 
	mCLPCR
;

6984 
__IO
 
uöt32_t
 
	mCISR
;

6985 
__IO
 
uöt32_t
 
	mCIMR
;

6986 
__IO
 
uöt32_t
 
	mCCOSR
;

6987 
__IO
 
uöt32_t
 
	mCGPR
;

6988 
__IO
 
uöt32_t
 
	mCCGR0
;

6989 
__IO
 
uöt32_t
 
	mCCGR1
;

6990 
__IO
 
uöt32_t
 
	mCCGR2
;

6991 
__IO
 
uöt32_t
 
	mCCGR3
;

6992 
__IO
 
uöt32_t
 
	mCCGR4
;

6993 
__IO
 
uöt32_t
 
	mCCGR5
;

6994 
__IO
 
uöt32_t
 
	mCCGR6
;

6995 
uöt8_t
 
	mRESERVED_2
[4];

6996 
__IO
 
uöt32_t
 
	mCMEOR
;

6997 } 
	tCCM_Ty≥
;

7009 
	#CCM_CCR_OSCNT_MASK
 (0x7FU)

	)

7010 
	#CCM_CCR_OSCNT_SHIFT
 (0U)

	)

7011 
	#CCM_CCR_OSCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCR_OSCNT_SHIFT
)Ë& 
CCM_CCR_OSCNT_MASK
)

	)

7012 
	#CCM_CCR_COSC_EN_MASK
 (0x1000U)

	)

7013 
	#CCM_CCR_COSC_EN_SHIFT
 (12U)

	)

7014 
	#CCM_CCR_COSC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCR_COSC_EN_SHIFT
)Ë& 
CCM_CCR_COSC_EN_MASK
)

	)

7015 
	#CCM_CCR_REG_BYPASS_COUNT_MASK
 (0x7E00000U)

	)

7016 
	#CCM_CCR_REG_BYPASS_COUNT_SHIFT
 (21U)

	)

7017 
	#CCM_CCR_REG_BYPASS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCR_REG_BYPASS_COUNT_SHIFT
)Ë& 
CCM_CCR_REG_BYPASS_COUNT_MASK
)

	)

7018 
	#CCM_CCR_RBC_EN_MASK
 (0x8000000U)

	)

7019 
	#CCM_CCR_RBC_EN_SHIFT
 (27U)

	)

7020 
	#CCM_CCR_RBC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCR_RBC_EN_SHIFT
)Ë& 
CCM_CCR_RBC_EN_MASK
)

	)

7023 
	#CCM_CCDR_MMDC_CH1_MASK_MASK
 (0x10000U)

	)

7024 
	#CCM_CCDR_MMDC_CH1_MASK_SHIFT
 (16U)

	)

7025 
	#CCM_CCDR_MMDC_CH1_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCDR_MMDC_CH1_MASK_SHIFT
)Ë& 
CCM_CCDR_MMDC_CH1_MASK_MASK
)

	)

7026 
	#CCM_CCDR_MMDC_CH0_MASK_MASK
 (0x20000U)

	)

7027 
	#CCM_CCDR_MMDC_CH0_MASK_SHIFT
 (17U)

	)

7028 
	#CCM_CCDR_MMDC_CH0_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCDR_MMDC_CH0_MASK_SHIFT
)Ë& 
CCM_CCDR_MMDC_CH0_MASK_MASK
)

	)

7031 
	#CCM_CSR_REF_EN_B_MASK
 (0x1U)

	)

7032 
	#CCM_CSR_REF_EN_B_SHIFT
 (0U)

	)

7033 
	#CCM_CSR_REF_EN_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSR_REF_EN_B_SHIFT
)Ë& 
CCM_CSR_REF_EN_B_MASK
)

	)

7034 
	#CCM_CSR_COSC_READY_MASK
 (0x20U)

	)

7035 
	#CCM_CSR_COSC_READY_SHIFT
 (5U)

	)

7036 
	#CCM_CSR_COSC_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSR_COSC_READY_SHIFT
)Ë& 
CCM_CSR_COSC_READY_MASK
)

	)

7039 
	#CCM_CCSR_PLL3_SW_CLK_SEL_MASK
 (0x1U)

	)

7040 
	#CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT
 (0U)

	)

7041 
	#CCM_CCSR_PLL3_SW_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT
)Ë& 
CCM_CCSR_PLL3_SW_CLK_SEL_MASK
)

	)

7042 
	#CCM_CCSR_PLL1_SW_CLK_SEL_MASK
 (0x4U)

	)

7043 
	#CCM_CCSR_PLL1_SW_CLK_SEL_SHIFT
 (2U)

	)

7044 
	#CCM_CCSR_PLL1_SW_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCSR_PLL1_SW_CLK_SEL_SHIFT
)Ë& 
CCM_CCSR_PLL1_SW_CLK_SEL_MASK
)

	)

7045 
	#CCM_CCSR_SECONDARY_CLK_SEL_MASK
 (0x8U)

	)

7046 
	#CCM_CCSR_SECONDARY_CLK_SEL_SHIFT
 (3U)

	)

7047 
	#CCM_CCSR_SECONDARY_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCSR_SECONDARY_CLK_SEL_SHIFT
)Ë& 
CCM_CCSR_SECONDARY_CLK_SEL_MASK
)

	)

7048 
	#CCM_CCSR_STEP_SEL_MASK
 (0x100U)

	)

7049 
	#CCM_CCSR_STEP_SEL_SHIFT
 (8U)

	)

7050 
	#CCM_CCSR_STEP_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCSR_STEP_SEL_SHIFT
)Ë& 
CCM_CCSR_STEP_SEL_MASK
)

	)

7053 
	#CCM_CACRR_ARM_PODF_MASK
 (0x7U)

	)

7054 
	#CCM_CACRR_ARM_PODF_SHIFT
 (0U)

	)

7055 
	#CCM_CACRR_ARM_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CACRR_ARM_PODF_SHIFT
)Ë& 
CCM_CACRR_ARM_PODF_MASK
)

	)

7058 
	#CCM_CBCDR_PERIPH2_CLK2_PODF_MASK
 (0x7U)

	)

7059 
	#CCM_CBCDR_PERIPH2_CLK2_PODF_SHIFT
 (0U)

	)

7060 
	#CCM_CBCDR_PERIPH2_CLK2_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_PERIPH2_CLK2_PODF_SHIFT
)Ë& 
CCM_CBCDR_PERIPH2_CLK2_PODF_MASK
)

	)

7061 
	#CCM_CBCDR_FABRIC_MMDC_PODF_MASK
 (0x38U)

	)

7062 
	#CCM_CBCDR_FABRIC_MMDC_PODF_SHIFT
 (3U)

	)

7063 
	#CCM_CBCDR_FABRIC_MMDC_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_FABRIC_MMDC_PODF_SHIFT
)Ë& 
CCM_CBCDR_FABRIC_MMDC_PODF_MASK
)

	)

7064 
	#CCM_CBCDR_AXI_SEL_MASK
 (0x40U)

	)

7065 
	#CCM_CBCDR_AXI_SEL_SHIFT
 (6U)

	)

7066 
	#CCM_CBCDR_AXI_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_AXI_SEL_SHIFT
)Ë& 
CCM_CBCDR_AXI_SEL_MASK
)

	)

7067 
	#CCM_CBCDR_AXI_ALT_SEL_MASK
 (0x80U)

	)

7068 
	#CCM_CBCDR_AXI_ALT_SEL_SHIFT
 (7U)

	)

7069 
	#CCM_CBCDR_AXI_ALT_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_AXI_ALT_SEL_SHIFT
)Ë& 
CCM_CBCDR_AXI_ALT_SEL_MASK
)

	)

7070 
	#CCM_CBCDR_IPG_PODF_MASK
 (0x300U)

	)

7071 
	#CCM_CBCDR_IPG_PODF_SHIFT
 (8U)

	)

7072 
	#CCM_CBCDR_IPG_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_IPG_PODF_SHIFT
)Ë& 
CCM_CBCDR_IPG_PODF_MASK
)

	)

7073 
	#CCM_CBCDR_AHB_PODF_MASK
 (0x1C00U)

	)

7074 
	#CCM_CBCDR_AHB_PODF_SHIFT
 (10U)

	)

7075 
	#CCM_CBCDR_AHB_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_AHB_PODF_SHIFT
)Ë& 
CCM_CBCDR_AHB_PODF_MASK
)

	)

7076 
	#CCM_CBCDR_AXI_PODF_MASK
 (0x70000U)

	)

7077 
	#CCM_CBCDR_AXI_PODF_SHIFT
 (16U)

	)

7078 
	#CCM_CBCDR_AXI_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_AXI_PODF_SHIFT
)Ë& 
CCM_CBCDR_AXI_PODF_MASK
)

	)

7079 
	#CCM_CBCDR_PERIPH_CLK_SEL_MASK
 (0x2000000U)

	)

7080 
	#CCM_CBCDR_PERIPH_CLK_SEL_SHIFT
 (25U)

	)

7081 
	#CCM_CBCDR_PERIPH_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_PERIPH_CLK_SEL_SHIFT
)Ë& 
CCM_CBCDR_PERIPH_CLK_SEL_MASK
)

	)

7082 
	#CCM_CBCDR_PERIPH2_CLK_SEL_MASK
 (0x4000000U)

	)

7083 
	#CCM_CBCDR_PERIPH2_CLK_SEL_SHIFT
 (26U)

	)

7084 
	#CCM_CBCDR_PERIPH2_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_PERIPH2_CLK_SEL_SHIFT
)Ë& 
CCM_CBCDR_PERIPH2_CLK_SEL_MASK
)

	)

7085 
	#CCM_CBCDR_PERIPH_CLK2_PODF_MASK
 (0x38000000U)

	)

7086 
	#CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT
 (27U)

	)

7087 
	#CCM_CBCDR_PERIPH_CLK2_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT
)Ë& 
CCM_CBCDR_PERIPH_CLK2_PODF_MASK
)

	)

7090 
	#CCM_CBCMR_PERIPH_CLK2_SEL_MASK
 (0x3000U)

	)

7091 
	#CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT
 (12U)

	)

7092 
	#CCM_CBCMR_PERIPH_CLK2_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT
)Ë& 
CCM_CBCMR_PERIPH_CLK2_SEL_MASK
)

	)

7093 
	#CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK
 (0xC0000U)

	)

7094 
	#CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT
 (18U)

	)

7095 
	#CCM_CBCMR_PRE_PERIPH_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT
)Ë& 
CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK
)

	)

7096 
	#CCM_CBCMR_PERIPH2_CLK2_SEL_MASK
 (0x100000U)

	)

7097 
	#CCM_CBCMR_PERIPH2_CLK2_SEL_SHIFT
 (20U)

	)

7098 
	#CCM_CBCMR_PERIPH2_CLK2_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCMR_PERIPH2_CLK2_SEL_SHIFT
)Ë& 
CCM_CBCMR_PERIPH2_CLK2_SEL_MASK
)

	)

7099 
	#CCM_CBCMR_PRE_PERIPH2_CLK_SEL_MASK
 (0x600000U)

	)

7100 
	#CCM_CBCMR_PRE_PERIPH2_CLK_SEL_SHIFT
 (21U)

	)

7101 
	#CCM_CBCMR_PRE_PERIPH2_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCMR_PRE_PERIPH2_CLK_SEL_SHIFT
)Ë& 
CCM_CBCMR_PRE_PERIPH2_CLK_SEL_MASK
)

	)

7102 
	#CCM_CBCMR_LCDIF1_PODF_MASK
 (0x3800000U)

	)

7103 
	#CCM_CBCMR_LCDIF1_PODF_SHIFT
 (23U)

	)

7104 
	#CCM_CBCMR_LCDIF1_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CBCMR_LCDIF1_PODF_SHIFT
)Ë& 
CCM_CBCMR_LCDIF1_PODF_MASK
)

	)

7107 
	#CCM_CSCMR1_PERCLK_PODF_MASK
 (0x3FU)

	)

7108 
	#CCM_CSCMR1_PERCLK_PODF_SHIFT
 (0U)

	)

7109 
	#CCM_CSCMR1_PERCLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_PERCLK_PODF_SHIFT
)Ë& 
CCM_CSCMR1_PERCLK_PODF_MASK
)

	)

7110 
	#CCM_CSCMR1_PERCLK_CLK_SEL_MASK
 (0x40U)

	)

7111 
	#CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT
 (6U)

	)

7112 
	#CCM_CSCMR1_PERCLK_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_PERCLK_CLK_SEL_MASK
)

	)

7113 
	#CCM_CSCMR1_QSPI1_CLK_SEL_MASK
 (0x380U)

	)

7114 
	#CCM_CSCMR1_QSPI1_CLK_SEL_SHIFT
 (7U)

	)

7115 
	#CCM_CSCMR1_QSPI1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_QSPI1_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_QSPI1_CLK_SEL_MASK
)

	)

7116 
	#CCM_CSCMR1_SAI1_CLK_SEL_MASK
 (0xC00U)

	)

7117 
	#CCM_CSCMR1_SAI1_CLK_SEL_SHIFT
 (10U)

	)

7118 
	#CCM_CSCMR1_SAI1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_SAI1_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_SAI1_CLK_SEL_MASK
)

	)

7119 
	#CCM_CSCMR1_SAI2_CLK_SEL_MASK
 (0x3000U)

	)

7120 
	#CCM_CSCMR1_SAI2_CLK_SEL_SHIFT
 (12U)

	)

7121 
	#CCM_CSCMR1_SAI2_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_SAI2_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_SAI2_CLK_SEL_MASK
)

	)

7122 
	#CCM_CSCMR1_SAI3_CLK_SEL_MASK
 (0xC000U)

	)

7123 
	#CCM_CSCMR1_SAI3_CLK_SEL_SHIFT
 (14U)

	)

7124 
	#CCM_CSCMR1_SAI3_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_SAI3_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_SAI3_CLK_SEL_MASK
)

	)

7125 
	#CCM_CSCMR1_USDHC1_CLK_SEL_MASK
 (0x10000U)

	)

7126 
	#CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT
 (16U)

	)

7127 
	#CCM_CSCMR1_USDHC1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_USDHC1_CLK_SEL_MASK
)

	)

7128 
	#CCM_CSCMR1_USDHC2_CLK_SEL_MASK
 (0x20000U)

	)

7129 
	#CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT
 (17U)

	)

7130 
	#CCM_CSCMR1_USDHC2_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_USDHC2_CLK_SEL_MASK
)

	)

7131 
	#CCM_CSCMR1_BCH_CLK_SEL_MASK
 (0x40000U)

	)

7132 
	#CCM_CSCMR1_BCH_CLK_SEL_SHIFT
 (18U)

	)

7133 
	#CCM_CSCMR1_BCH_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_BCH_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_BCH_CLK_SEL_MASK
)

	)

7134 
	#CCM_CSCMR1_GPMI_CLK_SEL_MASK
 (0x80000U)

	)

7135 
	#CCM_CSCMR1_GPMI_CLK_SEL_SHIFT
 (19U)

	)

7136 
	#CCM_CSCMR1_GPMI_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_GPMI_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR1_GPMI_CLK_SEL_MASK
)

	)

7137 
	#CCM_CSCMR1_ACLK_EIM_SLOW_PODF_MASK
 (0x3800000U)

	)

7138 
	#CCM_CSCMR1_ACLK_EIM_SLOW_PODF_SHIFT
 (23U)

	)

7139 
	#CCM_CSCMR1_ACLK_EIM_SLOW_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_ACLK_EIM_SLOW_PODF_SHIFT
)Ë& 
CCM_CSCMR1_ACLK_EIM_SLOW_PODF_MASK
)

	)

7140 
	#CCM_CSCMR1_QSPI1_PODF_MASK
 (0x1C000000U)

	)

7141 
	#CCM_CSCMR1_QSPI1_PODF_SHIFT
 (26U)

	)

7142 
	#CCM_CSCMR1_QSPI1_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_QSPI1_PODF_SHIFT
)Ë& 
CCM_CSCMR1_QSPI1_PODF_MASK
)

	)

7143 
	#CCM_CSCMR1_ACLK_EIM_SLOW_SEL_MASK
 (0x60000000U)

	)

7144 
	#CCM_CSCMR1_ACLK_EIM_SLOW_SEL_SHIFT
 (29U)

	)

7145 
	#CCM_CSCMR1_ACLK_EIM_SLOW_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR1_ACLK_EIM_SLOW_SEL_SHIFT
)Ë& 
CCM_CSCMR1_ACLK_EIM_SLOW_SEL_MASK
)

	)

7148 
	#CCM_CSCMR2_CAN_CLK_PODF_MASK
 (0xFCU)

	)

7149 
	#CCM_CSCMR2_CAN_CLK_PODF_SHIFT
 (2U)

	)

7150 
	#CCM_CSCMR2_CAN_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_CAN_CLK_PODF_SHIFT
)Ë& 
CCM_CSCMR2_CAN_CLK_PODF_MASK
)

	)

7151 
	#CCM_CSCMR2_CAN_CLK_SEL_MASK
 (0x300U)

	)

7152 
	#CCM_CSCMR2_CAN_CLK_SEL_SHIFT
 (8U)

	)

7153 
	#CCM_CSCMR2_CAN_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_CAN_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR2_CAN_CLK_SEL_MASK
)

	)

7154 
	#CCM_CSCMR2_LDB_DI0_DIV_MASK
 (0x400U)

	)

7155 
	#CCM_CSCMR2_LDB_DI0_DIV_SHIFT
 (10U)

	)

7156 
	#CCM_CSCMR2_LDB_DI0_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_LDB_DI0_DIV_SHIFT
)Ë& 
CCM_CSCMR2_LDB_DI0_DIV_MASK
)

	)

7157 
	#CCM_CSCMR2_LDB_DI1_DIV_MASK
 (0x800U)

	)

7158 
	#CCM_CSCMR2_LDB_DI1_DIV_SHIFT
 (11U)

	)

7159 
	#CCM_CSCMR2_LDB_DI1_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_LDB_DI1_DIV_SHIFT
)Ë& 
CCM_CSCMR2_LDB_DI1_DIV_MASK
)

	)

7160 
	#CCM_CSCMR2_ESAI_CLK_SEL_MASK
 (0x180000U)

	)

7161 
	#CCM_CSCMR2_ESAI_CLK_SEL_SHIFT
 (19U)

	)

7162 
	#CCM_CSCMR2_ESAI_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_ESAI_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR2_ESAI_CLK_SEL_MASK
)

	)

7163 
	#CCM_CSCMR2_VID_CLK_SEL_MASK
 (0xE00000U)

	)

7164 
	#CCM_CSCMR2_VID_CLK_SEL_SHIFT
 (21U)

	)

7165 
	#CCM_CSCMR2_VID_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_VID_CLK_SEL_SHIFT
)Ë& 
CCM_CSCMR2_VID_CLK_SEL_MASK
)

	)

7166 
	#CCM_CSCMR2_VID_CLK_PRE_PODF_MASK
 (0x3000000U)

	)

7167 
	#CCM_CSCMR2_VID_CLK_PRE_PODF_SHIFT
 (24U)

	)

7168 
	#CCM_CSCMR2_VID_CLK_PRE_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_VID_CLK_PRE_PODF_SHIFT
)Ë& 
CCM_CSCMR2_VID_CLK_PRE_PODF_MASK
)

	)

7169 
	#CCM_CSCMR2_VID_CLK_PODF_MASK
 (0x1C000000U)

	)

7170 
	#CCM_CSCMR2_VID_CLK_PODF_SHIFT
 (26U)

	)

7171 
	#CCM_CSCMR2_VID_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCMR2_VID_CLK_PODF_SHIFT
)Ë& 
CCM_CSCMR2_VID_CLK_PODF_MASK
)

	)

7174 
	#CCM_CSCDR1_UART_CLK_PODF_MASK
 (0x3FU)

	)

7175 
	#CCM_CSCDR1_UART_CLK_PODF_SHIFT
 (0U)

	)

7176 
	#CCM_CSCDR1_UART_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR1_UART_CLK_PODF_SHIFT
)Ë& 
CCM_CSCDR1_UART_CLK_PODF_MASK
)

	)

7177 
	#CCM_CSCDR1_UART_CLK_SEL_MASK
 (0x40U)

	)

7178 
	#CCM_CSCDR1_UART_CLK_SEL_SHIFT
 (6U)

	)

7179 
	#CCM_CSCDR1_UART_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR1_UART_CLK_SEL_SHIFT
)Ë& 
CCM_CSCDR1_UART_CLK_SEL_MASK
)

	)

7180 
	#CCM_CSCDR1_USDHC1_PODF_MASK
 (0x3800U)

	)

7181 
	#CCM_CSCDR1_USDHC1_PODF_SHIFT
 (11U)

	)

7182 
	#CCM_CSCDR1_USDHC1_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR1_USDHC1_PODF_SHIFT
)Ë& 
CCM_CSCDR1_USDHC1_PODF_MASK
)

	)

7183 
	#CCM_CSCDR1_USDHC2_PODF_MASK
 (0x70000U)

	)

7184 
	#CCM_CSCDR1_USDHC2_PODF_SHIFT
 (16U)

	)

7185 
	#CCM_CSCDR1_USDHC2_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR1_USDHC2_PODF_SHIFT
)Ë& 
CCM_CSCDR1_USDHC2_PODF_MASK
)

	)

7186 
	#CCM_CSCDR1_BCH_PODF_MASK
 (0x380000U)

	)

7187 
	#CCM_CSCDR1_BCH_PODF_SHIFT
 (19U)

	)

7188 
	#CCM_CSCDR1_BCH_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR1_BCH_PODF_SHIFT
)Ë& 
CCM_CSCDR1_BCH_PODF_MASK
)

	)

7189 
	#CCM_CSCDR1_GPMI_PODF_MASK
 (0x1C00000U)

	)

7190 
	#CCM_CSCDR1_GPMI_PODF_SHIFT
 (22U)

	)

7191 
	#CCM_CSCDR1_GPMI_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR1_GPMI_PODF_SHIFT
)Ë& 
CCM_CSCDR1_GPMI_PODF_MASK
)

	)

7194 
	#CCM_CS1CDR_SAI1_CLK_PODF_MASK
 (0x3FU)

	)

7195 
	#CCM_CS1CDR_SAI1_CLK_PODF_SHIFT
 (0U)

	)

7196 
	#CCM_CS1CDR_SAI1_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS1CDR_SAI1_CLK_PODF_SHIFT
)Ë& 
CCM_CS1CDR_SAI1_CLK_PODF_MASK
)

	)

7197 
	#CCM_CS1CDR_SAI1_CLK_PRED_MASK
 (0x1C0U)

	)

7198 
	#CCM_CS1CDR_SAI1_CLK_PRED_SHIFT
 (6U)

	)

7199 
	#CCM_CS1CDR_SAI1_CLK_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS1CDR_SAI1_CLK_PRED_SHIFT
)Ë& 
CCM_CS1CDR_SAI1_CLK_PRED_MASK
)

	)

7200 
	#CCM_CS1CDR_ESAI_CLK_PRED_MASK
 (0xE00U)

	)

7201 
	#CCM_CS1CDR_ESAI_CLK_PRED_SHIFT
 (9U)

	)

7202 
	#CCM_CS1CDR_ESAI_CLK_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS1CDR_ESAI_CLK_PRED_SHIFT
)Ë& 
CCM_CS1CDR_ESAI_CLK_PRED_MASK
)

	)

7203 
	#CCM_CS1CDR_SAI3_CLK_PODF_MASK
 (0x3F0000U)

	)

7204 
	#CCM_CS1CDR_SAI3_CLK_PODF_SHIFT
 (16U)

	)

7205 
	#CCM_CS1CDR_SAI3_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS1CDR_SAI3_CLK_PODF_SHIFT
)Ë& 
CCM_CS1CDR_SAI3_CLK_PODF_MASK
)

	)

7206 
	#CCM_CS1CDR_SAI3_CLK_PRED_MASK
 (0x1C00000U)

	)

7207 
	#CCM_CS1CDR_SAI3_CLK_PRED_SHIFT
 (22U)

	)

7208 
	#CCM_CS1CDR_SAI3_CLK_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS1CDR_SAI3_CLK_PRED_SHIFT
)Ë& 
CCM_CS1CDR_SAI3_CLK_PRED_MASK
)

	)

7209 
	#CCM_CS1CDR_ESAI_CLK_PODF_MASK
 (0xE000000U)

	)

7210 
	#CCM_CS1CDR_ESAI_CLK_PODF_SHIFT
 (25U)

	)

7211 
	#CCM_CS1CDR_ESAI_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS1CDR_ESAI_CLK_PODF_SHIFT
)Ë& 
CCM_CS1CDR_ESAI_CLK_PODF_MASK
)

	)

7214 
	#CCM_CS2CDR_SAI2_CLK_PODF_MASK
 (0x3FU)

	)

7215 
	#CCM_CS2CDR_SAI2_CLK_PODF_SHIFT
 (0U)

	)

7216 
	#CCM_CS2CDR_SAI2_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS2CDR_SAI2_CLK_PODF_SHIFT
)Ë& 
CCM_CS2CDR_SAI2_CLK_PODF_MASK
)

	)

7217 
	#CCM_CS2CDR_SAI2_CLK_PRED_MASK
 (0x1C0U)

	)

7218 
	#CCM_CS2CDR_SAI2_CLK_PRED_SHIFT
 (6U)

	)

7219 
	#CCM_CS2CDR_SAI2_CLK_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS2CDR_SAI2_CLK_PRED_SHIFT
)Ë& 
CCM_CS2CDR_SAI2_CLK_PRED_MASK
)

	)

7220 
	#CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
 (0xE00U)

	)

7221 
	#CCM_CS2CDR_LDB_DI0_CLK_SEL_SHIFT
 (9U)

	)

7222 
	#CCM_CS2CDR_LDB_DI0_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS2CDR_LDB_DI0_CLK_SEL_SHIFT
)Ë& 
CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
)

	)

7223 
	#CCM_CS2CDR_ENFC_CLK_SEL_MASK
 (0x38000U)

	)

7224 
	#CCM_CS2CDR_ENFC_CLK_SEL_SHIFT
 (15U)

	)

7225 
	#CCM_CS2CDR_ENFC_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS2CDR_ENFC_CLK_SEL_SHIFT
)Ë& 
CCM_CS2CDR_ENFC_CLK_SEL_MASK
)

	)

7226 
	#CCM_CS2CDR_ENFC_CLK_PRED_MASK
 (0x1C0000U)

	)

7227 
	#CCM_CS2CDR_ENFC_CLK_PRED_SHIFT
 (18U)

	)

7228 
	#CCM_CS2CDR_ENFC_CLK_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS2CDR_ENFC_CLK_PRED_SHIFT
)Ë& 
CCM_CS2CDR_ENFC_CLK_PRED_MASK
)

	)

7229 
	#CCM_CS2CDR_ENFC_CLK_PODF_MASK
 (0x7E00000U)

	)

7230 
	#CCM_CS2CDR_ENFC_CLK_PODF_SHIFT
 (21U)

	)

7231 
	#CCM_CS2CDR_ENFC_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CS2CDR_ENFC_CLK_PODF_SHIFT
)Ë& 
CCM_CS2CDR_ENFC_CLK_PODF_MASK
)

	)

7234 
	#CCM_CDCDR_SPDIF0_CLK_SEL_MASK
 (0x300000U)

	)

7235 
	#CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT
 (20U)

	)

7236 
	#CCM_CDCDR_SPDIF0_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT
)Ë& 
CCM_CDCDR_SPDIF0_CLK_SEL_MASK
)

	)

7237 
	#CCM_CDCDR_SPDIF0_CLK_PODF_MASK
 (0x1C00000U)

	)

7238 
	#CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT
 (22U)

	)

7239 
	#CCM_CDCDR_SPDIF0_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT
)Ë& 
CCM_CDCDR_SPDIF0_CLK_PODF_MASK
)

	)

7240 
	#CCM_CDCDR_SPDIF0_CLK_PRED_MASK
 (0xE000000U)

	)

7241 
	#CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT
 (25U)

	)

7242 
	#CCM_CDCDR_SPDIF0_CLK_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT
)Ë& 
CCM_CDCDR_SPDIF0_CLK_PRED_MASK
)

	)

7245 
	#CCM_CHSCCDR_EPDC_CLK_SEL_MASK
 (0xE00U)

	)

7246 
	#CCM_CHSCCDR_EPDC_CLK_SEL_SHIFT
 (9U)

	)

7247 
	#CCM_CHSCCDR_EPDC_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CHSCCDR_EPDC_CLK_SEL_SHIFT
)Ë& 
CCM_CHSCCDR_EPDC_CLK_SEL_MASK
)

	)

7248 
	#CCM_CHSCCDR_EPDC_PODF_MASK
 (0x7000U)

	)

7249 
	#CCM_CHSCCDR_EPDC_PODF_SHIFT
 (12U)

	)

7250 
	#CCM_CHSCCDR_EPDC_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CHSCCDR_EPDC_PODF_SHIFT
)Ë& 
CCM_CHSCCDR_EPDC_PODF_MASK
)

	)

7251 
	#CCM_CHSCCDR_EPDC_PRE_CLK_SEL_MASK
 (0x38000U)

	)

7252 
	#CCM_CHSCCDR_EPDC_PRE_CLK_SEL_SHIFT
 (15U)

	)

7253 
	#CCM_CHSCCDR_EPDC_PRE_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CHSCCDR_EPDC_PRE_CLK_SEL_SHIFT
)Ë& 
CCM_CHSCCDR_EPDC_PRE_CLK_SEL_MASK
)

	)

7256 
	#CCM_CSCDR2_LCDIF1_CLK_SEL_MASK
 (0xE00U)

	)

7257 
	#CCM_CSCDR2_LCDIF1_CLK_SEL_SHIFT
 (9U)

	)

7258 
	#CCM_CSCDR2_LCDIF1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR2_LCDIF1_CLK_SEL_SHIFT
)Ë& 
CCM_CSCDR2_LCDIF1_CLK_SEL_MASK
)

	)

7259 
	#CCM_CSCDR2_LCDIF1_PRED_MASK
 (0x7000U)

	)

7260 
	#CCM_CSCDR2_LCDIF1_PRED_SHIFT
 (12U)

	)

7261 
	#CCM_CSCDR2_LCDIF1_PRED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR2_LCDIF1_PRED_SHIFT
)Ë& 
CCM_CSCDR2_LCDIF1_PRED_MASK
)

	)

7262 
	#CCM_CSCDR2_LCDIF1_PRE_CLK_SEL_MASK
 (0x38000U)

	)

7263 
	#CCM_CSCDR2_LCDIF1_PRE_CLK_SEL_SHIFT
 (15U)

	)

7264 
	#CCM_CSCDR2_LCDIF1_PRE_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR2_LCDIF1_PRE_CLK_SEL_SHIFT
)Ë& 
CCM_CSCDR2_LCDIF1_PRE_CLK_SEL_MASK
)

	)

7265 
	#CCM_CSCDR2_ECSPI_CLK_SEL_MASK
 (0x40000U)

	)

7266 
	#CCM_CSCDR2_ECSPI_CLK_SEL_SHIFT
 (18U)

	)

7267 
	#CCM_CSCDR2_ECSPI_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR2_ECSPI_CLK_SEL_SHIFT
)Ë& 
CCM_CSCDR2_ECSPI_CLK_SEL_MASK
)

	)

7268 
	#CCM_CSCDR2_ECSPI_CLK_PODF_MASK
 (0x1F80000U)

	)

7269 
	#CCM_CSCDR2_ECSPI_CLK_PODF_SHIFT
 (19U)

	)

7270 
	#CCM_CSCDR2_ECSPI_CLK_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR2_ECSPI_CLK_PODF_SHIFT
)Ë& 
CCM_CSCDR2_ECSPI_CLK_PODF_MASK
)

	)

7273 
	#CCM_CSCDR3_CSI_CLK_SEL_MASK
 (0x600U)

	)

7274 
	#CCM_CSCDR3_CSI_CLK_SEL_SHIFT
 (9U)

	)

7275 
	#CCM_CSCDR3_CSI_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR3_CSI_CLK_SEL_SHIFT
)Ë& 
CCM_CSCDR3_CSI_CLK_SEL_MASK
)

	)

7276 
	#CCM_CSCDR3_CSI_PODF_MASK
 (0x3800U)

	)

7277 
	#CCM_CSCDR3_CSI_PODF_SHIFT
 (11U)

	)

7278 
	#CCM_CSCDR3_CSI_PODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CSCDR3_CSI_PODF_SHIFT
)Ë& 
CCM_CSCDR3_CSI_PODF_MASK
)

	)

7281 
	#CCM_CDHIPR_AXI_PODF_BUSY_MASK
 (0x1U)

	)

7282 
	#CCM_CDHIPR_AXI_PODF_BUSY_SHIFT
 (0U)

	)

7283 
	#CCM_CDHIPR_AXI_PODF_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDHIPR_AXI_PODF_BUSY_SHIFT
)Ë& 
CCM_CDHIPR_AXI_PODF_BUSY_MASK
)

	)

7284 
	#CCM_CDHIPR_AHB_PODF_BUSY_MASK
 (0x2U)

	)

7285 
	#CCM_CDHIPR_AHB_PODF_BUSY_SHIFT
 (1U)

	)

7286 
	#CCM_CDHIPR_AHB_PODF_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDHIPR_AHB_PODF_BUSY_SHIFT
)Ë& 
CCM_CDHIPR_AHB_PODF_BUSY_MASK
)

	)

7287 
	#CCM_CDHIPR_MMDC_PODF_BUSY_MASK
 (0x4U)

	)

7288 
	#CCM_CDHIPR_MMDC_PODF_BUSY_SHIFT
 (2U)

	)

7289 
	#CCM_CDHIPR_MMDC_PODF_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDHIPR_MMDC_PODF_BUSY_SHIFT
)Ë& 
CCM_CDHIPR_MMDC_PODF_BUSY_MASK
)

	)

7290 
	#CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_MASK
 (0x8U)

	)

7291 
	#CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_SHIFT
 (3U)

	)

7292 
	#CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_SHIFT
)Ë& 
CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_MASK
)

	)

7293 
	#CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_MASK
 (0x20U)

	)

7294 
	#CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT
 (5U)

	)

7295 
	#CCM_CDHIPR_PERIPH_CLK_SEL_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT
)Ë& 
CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_MASK
)

	)

7296 
	#CCM_CDHIPR_ARM_PODF_BUSY_MASK
 (0x10000U)

	)

7297 
	#CCM_CDHIPR_ARM_PODF_BUSY_SHIFT
 (16U)

	)

7298 
	#CCM_CDHIPR_ARM_PODF_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CDHIPR_ARM_PODF_BUSY_SHIFT
)Ë& 
CCM_CDHIPR_ARM_PODF_BUSY_MASK
)

	)

7301 
	#CCM_CLPCR_LPM_MASK
 (0x3U)

	)

7302 
	#CCM_CLPCR_LPM_SHIFT
 (0U)

	)

7303 
	#CCM_CLPCR_LPM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_LPM_SHIFT
)Ë& 
CCM_CLPCR_LPM_MASK
)

	)

7304 
	#CCM_CLPCR_ARM_CLK_DIS_ON_LPM_MASK
 (0x20U)

	)

7305 
	#CCM_CLPCR_ARM_CLK_DIS_ON_LPM_SHIFT
 (5U)

	)

7306 
	#CCM_CLPCR_ARM_CLK_DIS_ON_LPM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_ARM_CLK_DIS_ON_LPM_SHIFT
)Ë& 
CCM_CLPCR_ARM_CLK_DIS_ON_LPM_MASK
)

	)

7307 
	#CCM_CLPCR_SBYOS_MASK
 (0x40U)

	)

7308 
	#CCM_CLPCR_SBYOS_SHIFT
 (6U)

	)

7309 
	#CCM_CLPCR_SBYOS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_SBYOS_SHIFT
)Ë& 
CCM_CLPCR_SBYOS_MASK
)

	)

7310 
	#CCM_CLPCR_DIS_REF_OSC_MASK
 (0x80U)

	)

7311 
	#CCM_CLPCR_DIS_REF_OSC_SHIFT
 (7U)

	)

7312 
	#CCM_CLPCR_DIS_REF_OSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_DIS_REF_OSC_SHIFT
)Ë& 
CCM_CLPCR_DIS_REF_OSC_MASK
)

	)

7313 
	#CCM_CLPCR_VSTBY_MASK
 (0x100U)

	)

7314 
	#CCM_CLPCR_VSTBY_SHIFT
 (8U)

	)

7315 
	#CCM_CLPCR_VSTBY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_VSTBY_SHIFT
)Ë& 
CCM_CLPCR_VSTBY_MASK
)

	)

7316 
	#CCM_CLPCR_STBY_COUNT_MASK
 (0x600U)

	)

7317 
	#CCM_CLPCR_STBY_COUNT_SHIFT
 (9U)

	)

7318 
	#CCM_CLPCR_STBY_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_STBY_COUNT_SHIFT
)Ë& 
CCM_CLPCR_STBY_COUNT_MASK
)

	)

7319 
	#CCM_CLPCR_COSC_PWRDOWN_MASK
 (0x800U)

	)

7320 
	#CCM_CLPCR_COSC_PWRDOWN_SHIFT
 (11U)

	)

7321 
	#CCM_CLPCR_COSC_PWRDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_COSC_PWRDOWN_SHIFT
)Ë& 
CCM_CLPCR_COSC_PWRDOWN_MASK
)

	)

7322 
	#CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS_MASK
 (0x80000U)

	)

7323 
	#CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS_SHIFT
 (19U)

	)

7324 
	#CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS_SHIFT
)Ë& 
CCM_CLPCR_BYPASS_MMDC_CH0_LPM_HS_MASK
)

	)

7325 
	#CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS_MASK
 (0x200000U)

	)

7326 
	#CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS_SHIFT
 (21U)

	)

7327 
	#CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS_SHIFT
)Ë& 
CCM_CLPCR_BYPASS_MMDC_CH1_LPM_HS_MASK
)

	)

7328 
	#CCM_CLPCR_MASK_CORE0_WFI_MASK
 (0x400000U)

	)

7329 
	#CCM_CLPCR_MASK_CORE0_WFI_SHIFT
 (22U)

	)

7330 
	#CCM_CLPCR_MASK_CORE0_WFI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_MASK_CORE0_WFI_SHIFT
)Ë& 
CCM_CLPCR_MASK_CORE0_WFI_MASK
)

	)

7331 
	#CCM_CLPCR_MASK_SCU_IDLE_MASK
 (0x4000000U)

	)

7332 
	#CCM_CLPCR_MASK_SCU_IDLE_SHIFT
 (26U)

	)

7333 
	#CCM_CLPCR_MASK_SCU_IDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_MASK_SCU_IDLE_SHIFT
)Ë& 
CCM_CLPCR_MASK_SCU_IDLE_MASK
)

	)

7334 
	#CCM_CLPCR_MASK_L2CC_IDLE_MASK
 (0x8000000U)

	)

7335 
	#CCM_CLPCR_MASK_L2CC_IDLE_SHIFT
 (27U)

	)

7336 
	#CCM_CLPCR_MASK_L2CC_IDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CLPCR_MASK_L2CC_IDLE_SHIFT
)Ë& 
CCM_CLPCR_MASK_L2CC_IDLE_MASK
)

	)

7339 
	#CCM_CISR_LRF_PLL_MASK
 (0x1U)

	)

7340 
	#CCM_CISR_LRF_PLL_SHIFT
 (0U)

	)

7341 
	#CCM_CISR_LRF_PLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_LRF_PLL_SHIFT
)Ë& 
CCM_CISR_LRF_PLL_MASK
)

	)

7342 
	#CCM_CISR_COSC_READY_MASK
 (0x40U)

	)

7343 
	#CCM_CISR_COSC_READY_SHIFT
 (6U)

	)

7344 
	#CCM_CISR_COSC_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_COSC_READY_SHIFT
)Ë& 
CCM_CISR_COSC_READY_MASK
)

	)

7345 
	#CCM_CISR_AXI_PODF_LOADED_MASK
 (0x20000U)

	)

7346 
	#CCM_CISR_AXI_PODF_LOADED_SHIFT
 (17U)

	)

7347 
	#CCM_CISR_AXI_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_AXI_PODF_LOADED_SHIFT
)Ë& 
CCM_CISR_AXI_PODF_LOADED_MASK
)

	)

7348 
	#CCM_CISR_PERIPH2_CLK_SEL_LOADED_MASK
 (0x80000U)

	)

7349 
	#CCM_CISR_PERIPH2_CLK_SEL_LOADED_SHIFT
 (19U)

	)

7350 
	#CCM_CISR_PERIPH2_CLK_SEL_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_PERIPH2_CLK_SEL_LOADED_SHIFT
)Ë& 
CCM_CISR_PERIPH2_CLK_SEL_LOADED_MASK
)

	)

7351 
	#CCM_CISR_AHB_PODF_LOADED_MASK
 (0x100000U)

	)

7352 
	#CCM_CISR_AHB_PODF_LOADED_SHIFT
 (20U)

	)

7353 
	#CCM_CISR_AHB_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_AHB_PODF_LOADED_SHIFT
)Ë& 
CCM_CISR_AHB_PODF_LOADED_MASK
)

	)

7354 
	#CCM_CISR_MMDC_PODF_LOADED_MASK
 (0x200000U)

	)

7355 
	#CCM_CISR_MMDC_PODF_LOADED_SHIFT
 (21U)

	)

7356 
	#CCM_CISR_MMDC_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_MMDC_PODF_LOADED_SHIFT
)Ë& 
CCM_CISR_MMDC_PODF_LOADED_MASK
)

	)

7357 
	#CCM_CISR_PERIPH_CLK_SEL_LOADED_MASK
 (0x400000U)

	)

7358 
	#CCM_CISR_PERIPH_CLK_SEL_LOADED_SHIFT
 (22U)

	)

7359 
	#CCM_CISR_PERIPH_CLK_SEL_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_PERIPH_CLK_SEL_LOADED_SHIFT
)Ë& 
CCM_CISR_PERIPH_CLK_SEL_LOADED_MASK
)

	)

7360 
	#CCM_CISR_ARM_PODF_LOADED_MASK
 (0x4000000U)

	)

7361 
	#CCM_CISR_ARM_PODF_LOADED_SHIFT
 (26U)

	)

7362 
	#CCM_CISR_ARM_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CISR_ARM_PODF_LOADED_SHIFT
)Ë& 
CCM_CISR_ARM_PODF_LOADED_MASK
)

	)

7365 
	#CCM_CIMR_MASK_LRF_PLL_MASK
 (0x1U)

	)

7366 
	#CCM_CIMR_MASK_LRF_PLL_SHIFT
 (0U)

	)

7367 
	#CCM_CIMR_MASK_LRF_PLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_LRF_PLL_SHIFT
)Ë& 
CCM_CIMR_MASK_LRF_PLL_MASK
)

	)

7368 
	#CCM_CIMR_MASK_COSC_READY_MASK
 (0x40U)

	)

7369 
	#CCM_CIMR_MASK_COSC_READY_SHIFT
 (6U)

	)

7370 
	#CCM_CIMR_MASK_COSC_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_COSC_READY_SHIFT
)Ë& 
CCM_CIMR_MASK_COSC_READY_MASK
)

	)

7371 
	#CCM_CIMR_MASK_AXI_PODF_LOADED_MASK
 (0x20000U)

	)

7372 
	#CCM_CIMR_MASK_AXI_PODF_LOADED_SHIFT
 (17U)

	)

7373 
	#CCM_CIMR_MASK_AXI_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_AXI_PODF_LOADED_SHIFT
)Ë& 
CCM_CIMR_MASK_AXI_PODF_LOADED_MASK
)

	)

7374 
	#CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_MASK
 (0x80000U)

	)

7375 
	#CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_SHIFT
 (19U)

	)

7376 
	#CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_SHIFT
)Ë& 
CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_MASK
)

	)

7377 
	#CCM_CIMR_MASK_AHB_PODF_LOADED_MASK
 (0x100000U)

	)

7378 
	#CCM_CIMR_MASK_AHB_PODF_LOADED_SHIFT
 (20U)

	)

7379 
	#CCM_CIMR_MASK_AHB_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_AHB_PODF_LOADED_SHIFT
)Ë& 
CCM_CIMR_MASK_AHB_PODF_LOADED_MASK
)

	)

7380 
	#CCM_CIMR_MASK_MMDC_PODF_LOADED_MASK
 (0x200000U)

	)

7381 
	#CCM_CIMR_MASK_MMDC_PODF_LOADED_SHIFT
 (21U)

	)

7382 
	#CCM_CIMR_MASK_MMDC_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_MMDC_PODF_LOADED_SHIFT
)Ë& 
CCM_CIMR_MASK_MMDC_PODF_LOADED_MASK
)

	)

7383 
	#CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_MASK
 (0x400000U)

	)

7384 
	#CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_SHIFT
 (22U)

	)

7385 
	#CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_SHIFT
)Ë& 
CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_MASK
)

	)

7386 
	#CCM_CIMR_ARM_PODF_LOADED_MASK
 (0x4000000U)

	)

7387 
	#CCM_CIMR_ARM_PODF_LOADED_SHIFT
 (26U)

	)

7388 
	#CCM_CIMR_ARM_PODF_LOADED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CIMR_ARM_PODF_LOADED_SHIFT
)Ë& 
CCM_CIMR_ARM_PODF_LOADED_MASK
)

	)

7391 
	#CCM_CCOSR_CLKO_SEL_MASK
 (0xFU)

	)

7392 
	#CCM_CCOSR_CLKO_SEL_SHIFT
 (0U)

	)

7393 
	#CCM_CCOSR_CLKO_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLKO_SEL_SHIFT
)Ë& 
CCM_CCOSR_CLKO_SEL_MASK
)

	)

7394 
	#CCM_CCOSR_CLKO1_DIV_MASK
 (0x70U)

	)

7395 
	#CCM_CCOSR_CLKO1_DIV_SHIFT
 (4U)

	)

7396 
	#CCM_CCOSR_CLKO1_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLKO1_DIV_SHIFT
)Ë& 
CCM_CCOSR_CLKO1_DIV_MASK
)

	)

7397 
	#CCM_CCOSR_CLKO1_EN_MASK
 (0x80U)

	)

7398 
	#CCM_CCOSR_CLKO1_EN_SHIFT
 (7U)

	)

7399 
	#CCM_CCOSR_CLKO1_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLKO1_EN_SHIFT
)Ë& 
CCM_CCOSR_CLKO1_EN_MASK
)

	)

7400 
	#CCM_CCOSR_CLK_OUT_SEL_MASK
 (0x100U)

	)

7401 
	#CCM_CCOSR_CLK_OUT_SEL_SHIFT
 (8U)

	)

7402 
	#CCM_CCOSR_CLK_OUT_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLK_OUT_SEL_SHIFT
)Ë& 
CCM_CCOSR_CLK_OUT_SEL_MASK
)

	)

7403 
	#CCM_CCOSR_CLKO2_SEL_MASK
 (0x1F0000U)

	)

7404 
	#CCM_CCOSR_CLKO2_SEL_SHIFT
 (16U)

	)

7405 
	#CCM_CCOSR_CLKO2_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLKO2_SEL_SHIFT
)Ë& 
CCM_CCOSR_CLKO2_SEL_MASK
)

	)

7406 
	#CCM_CCOSR_CLKO2_DIV_MASK
 (0xE00000U)

	)

7407 
	#CCM_CCOSR_CLKO2_DIV_SHIFT
 (21U)

	)

7408 
	#CCM_CCOSR_CLKO2_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLKO2_DIV_SHIFT
)Ë& 
CCM_CCOSR_CLKO2_DIV_MASK
)

	)

7409 
	#CCM_CCOSR_CLKO2_EN_MASK
 (0x1000000U)

	)

7410 
	#CCM_CCOSR_CLKO2_EN_SHIFT
 (24U)

	)

7411 
	#CCM_CCOSR_CLKO2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCOSR_CLKO2_EN_SHIFT
)Ë& 
CCM_CCOSR_CLKO2_EN_MASK
)

	)

7414 
	#CCM_CGPR_PMIC_DELAY_SCALER_MASK
 (0x1U)

	)

7415 
	#CCM_CGPR_PMIC_DELAY_SCALER_SHIFT
 (0U)

	)

7416 
	#CCM_CGPR_PMIC_DELAY_SCALER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CGPR_PMIC_DELAY_SCALER_SHIFT
)Ë& 
CCM_CGPR_PMIC_DELAY_SCALER_MASK
)

	)

7417 
	#CCM_CGPR_MMDC_EXT_CLK_DIS_MASK
 (0x4U)

	)

7418 
	#CCM_CGPR_MMDC_EXT_CLK_DIS_SHIFT
 (2U)

	)

7419 
	#CCM_CGPR_MMDC_EXT_CLK_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CGPR_MMDC_EXT_CLK_DIS_SHIFT
)Ë& 
CCM_CGPR_MMDC_EXT_CLK_DIS_MASK
)

	)

7420 
	#CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_MASK
 (0x10U)

	)

7421 
	#CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_SHIFT
 (4U)

	)

7422 
	#CCM_CGPR_EFUSE_PROG_SUPPLY_GATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_SHIFT
)Ë& 
CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_MASK
)

	)

7423 
	#CCM_CGPR_SYS_MEM_DS_CTRL_MASK
 (0xC000U)

	)

7424 
	#CCM_CGPR_SYS_MEM_DS_CTRL_SHIFT
 (14U)

	)

7425 
	#CCM_CGPR_SYS_MEM_DS_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CGPR_SYS_MEM_DS_CTRL_SHIFT
)Ë& 
CCM_CGPR_SYS_MEM_DS_CTRL_MASK
)

	)

7426 
	#CCM_CGPR_FPL_MASK
 (0x10000U)

	)

7427 
	#CCM_CGPR_FPL_SHIFT
 (16U)

	)

7428 
	#CCM_CGPR_FPL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CGPR_FPL_SHIFT
)Ë& 
CCM_CGPR_FPL_MASK
)

	)

7429 
	#CCM_CGPR_INT_MEM_CLK_LPM_MASK
 (0x20000U)

	)

7430 
	#CCM_CGPR_INT_MEM_CLK_LPM_SHIFT
 (17U)

	)

7431 
	#CCM_CGPR_INT_MEM_CLK_LPM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CGPR_INT_MEM_CLK_LPM_SHIFT
)Ë& 
CCM_CGPR_INT_MEM_CLK_LPM_MASK
)

	)

7434 
	#CCM_CCGR0_CG0_MASK
 (0x3U)

	)

7435 
	#CCM_CCGR0_CG0_SHIFT
 (0U)

	)

7436 
	#CCM_CCGR0_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG0_SHIFT
)Ë& 
CCM_CCGR0_CG0_MASK
)

	)

7437 
	#CCM_CCGR0_CG1_MASK
 (0xCU)

	)

7438 
	#CCM_CCGR0_CG1_SHIFT
 (2U)

	)

7439 
	#CCM_CCGR0_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG1_SHIFT
)Ë& 
CCM_CCGR0_CG1_MASK
)

	)

7440 
	#CCM_CCGR0_CG2_MASK
 (0x30U)

	)

7441 
	#CCM_CCGR0_CG2_SHIFT
 (4U)

	)

7442 
	#CCM_CCGR0_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG2_SHIFT
)Ë& 
CCM_CCGR0_CG2_MASK
)

	)

7443 
	#CCM_CCGR0_CG3_MASK
 (0xC0U)

	)

7444 
	#CCM_CCGR0_CG3_SHIFT
 (6U)

	)

7445 
	#CCM_CCGR0_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG3_SHIFT
)Ë& 
CCM_CCGR0_CG3_MASK
)

	)

7446 
	#CCM_CCGR0_CG4_MASK
 (0x300U)

	)

7447 
	#CCM_CCGR0_CG4_SHIFT
 (8U)

	)

7448 
	#CCM_CCGR0_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG4_SHIFT
)Ë& 
CCM_CCGR0_CG4_MASK
)

	)

7449 
	#CCM_CCGR0_CG5_MASK
 (0xC00U)

	)

7450 
	#CCM_CCGR0_CG5_SHIFT
 (10U)

	)

7451 
	#CCM_CCGR0_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG5_SHIFT
)Ë& 
CCM_CCGR0_CG5_MASK
)

	)

7452 
	#CCM_CCGR0_CG6_MASK
 (0x3000U)

	)

7453 
	#CCM_CCGR0_CG6_SHIFT
 (12U)

	)

7454 
	#CCM_CCGR0_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG6_SHIFT
)Ë& 
CCM_CCGR0_CG6_MASK
)

	)

7455 
	#CCM_CCGR0_CG7_MASK
 (0xC000U)

	)

7456 
	#CCM_CCGR0_CG7_SHIFT
 (14U)

	)

7457 
	#CCM_CCGR0_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG7_SHIFT
)Ë& 
CCM_CCGR0_CG7_MASK
)

	)

7458 
	#CCM_CCGR0_CG8_MASK
 (0x30000U)

	)

7459 
	#CCM_CCGR0_CG8_SHIFT
 (16U)

	)

7460 
	#CCM_CCGR0_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG8_SHIFT
)Ë& 
CCM_CCGR0_CG8_MASK
)

	)

7461 
	#CCM_CCGR0_CG9_MASK
 (0xC0000U)

	)

7462 
	#CCM_CCGR0_CG9_SHIFT
 (18U)

	)

7463 
	#CCM_CCGR0_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG9_SHIFT
)Ë& 
CCM_CCGR0_CG9_MASK
)

	)

7464 
	#CCM_CCGR0_CG10_MASK
 (0x300000U)

	)

7465 
	#CCM_CCGR0_CG10_SHIFT
 (20U)

	)

7466 
	#CCM_CCGR0_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG10_SHIFT
)Ë& 
CCM_CCGR0_CG10_MASK
)

	)

7467 
	#CCM_CCGR0_CG11_MASK
 (0xC00000U)

	)

7468 
	#CCM_CCGR0_CG11_SHIFT
 (22U)

	)

7469 
	#CCM_CCGR0_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG11_SHIFT
)Ë& 
CCM_CCGR0_CG11_MASK
)

	)

7470 
	#CCM_CCGR0_CG12_MASK
 (0x3000000U)

	)

7471 
	#CCM_CCGR0_CG12_SHIFT
 (24U)

	)

7472 
	#CCM_CCGR0_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG12_SHIFT
)Ë& 
CCM_CCGR0_CG12_MASK
)

	)

7473 
	#CCM_CCGR0_CG13_MASK
 (0xC000000U)

	)

7474 
	#CCM_CCGR0_CG13_SHIFT
 (26U)

	)

7475 
	#CCM_CCGR0_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG13_SHIFT
)Ë& 
CCM_CCGR0_CG13_MASK
)

	)

7476 
	#CCM_CCGR0_CG14_MASK
 (0x30000000U)

	)

7477 
	#CCM_CCGR0_CG14_SHIFT
 (28U)

	)

7478 
	#CCM_CCGR0_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG14_SHIFT
)Ë& 
CCM_CCGR0_CG14_MASK
)

	)

7479 
	#CCM_CCGR0_CG15_MASK
 (0xC0000000U)

	)

7480 
	#CCM_CCGR0_CG15_SHIFT
 (30U)

	)

7481 
	#CCM_CCGR0_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR0_CG15_SHIFT
)Ë& 
CCM_CCGR0_CG15_MASK
)

	)

7484 
	#CCM_CCGR1_CG0_MASK
 (0x3U)

	)

7485 
	#CCM_CCGR1_CG0_SHIFT
 (0U)

	)

7486 
	#CCM_CCGR1_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG0_SHIFT
)Ë& 
CCM_CCGR1_CG0_MASK
)

	)

7487 
	#CCM_CCGR1_CG1_MASK
 (0xCU)

	)

7488 
	#CCM_CCGR1_CG1_SHIFT
 (2U)

	)

7489 
	#CCM_CCGR1_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG1_SHIFT
)Ë& 
CCM_CCGR1_CG1_MASK
)

	)

7490 
	#CCM_CCGR1_CG2_MASK
 (0x30U)

	)

7491 
	#CCM_CCGR1_CG2_SHIFT
 (4U)

	)

7492 
	#CCM_CCGR1_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG2_SHIFT
)Ë& 
CCM_CCGR1_CG2_MASK
)

	)

7493 
	#CCM_CCGR1_CG3_MASK
 (0xC0U)

	)

7494 
	#CCM_CCGR1_CG3_SHIFT
 (6U)

	)

7495 
	#CCM_CCGR1_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG3_SHIFT
)Ë& 
CCM_CCGR1_CG3_MASK
)

	)

7496 
	#CCM_CCGR1_CG4_MASK
 (0x300U)

	)

7497 
	#CCM_CCGR1_CG4_SHIFT
 (8U)

	)

7498 
	#CCM_CCGR1_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG4_SHIFT
)Ë& 
CCM_CCGR1_CG4_MASK
)

	)

7499 
	#CCM_CCGR1_CG5_MASK
 (0xC00U)

	)

7500 
	#CCM_CCGR1_CG5_SHIFT
 (10U)

	)

7501 
	#CCM_CCGR1_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG5_SHIFT
)Ë& 
CCM_CCGR1_CG5_MASK
)

	)

7502 
	#CCM_CCGR1_CG6_MASK
 (0x3000U)

	)

7503 
	#CCM_CCGR1_CG6_SHIFT
 (12U)

	)

7504 
	#CCM_CCGR1_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG6_SHIFT
)Ë& 
CCM_CCGR1_CG6_MASK
)

	)

7505 
	#CCM_CCGR1_CG7_MASK
 (0xC000U)

	)

7506 
	#CCM_CCGR1_CG7_SHIFT
 (14U)

	)

7507 
	#CCM_CCGR1_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG7_SHIFT
)Ë& 
CCM_CCGR1_CG7_MASK
)

	)

7508 
	#CCM_CCGR1_CG8_MASK
 (0x30000U)

	)

7509 
	#CCM_CCGR1_CG8_SHIFT
 (16U)

	)

7510 
	#CCM_CCGR1_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG8_SHIFT
)Ë& 
CCM_CCGR1_CG8_MASK
)

	)

7511 
	#CCM_CCGR1_CG9_MASK
 (0xC0000U)

	)

7512 
	#CCM_CCGR1_CG9_SHIFT
 (18U)

	)

7513 
	#CCM_CCGR1_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG9_SHIFT
)Ë& 
CCM_CCGR1_CG9_MASK
)

	)

7514 
	#CCM_CCGR1_CG10_MASK
 (0x300000U)

	)

7515 
	#CCM_CCGR1_CG10_SHIFT
 (20U)

	)

7516 
	#CCM_CCGR1_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG10_SHIFT
)Ë& 
CCM_CCGR1_CG10_MASK
)

	)

7517 
	#CCM_CCGR1_CG11_MASK
 (0xC00000U)

	)

7518 
	#CCM_CCGR1_CG11_SHIFT
 (22U)

	)

7519 
	#CCM_CCGR1_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG11_SHIFT
)Ë& 
CCM_CCGR1_CG11_MASK
)

	)

7520 
	#CCM_CCGR1_CG12_MASK
 (0x3000000U)

	)

7521 
	#CCM_CCGR1_CG12_SHIFT
 (24U)

	)

7522 
	#CCM_CCGR1_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG12_SHIFT
)Ë& 
CCM_CCGR1_CG12_MASK
)

	)

7523 
	#CCM_CCGR1_CG13_MASK
 (0xC000000U)

	)

7524 
	#CCM_CCGR1_CG13_SHIFT
 (26U)

	)

7525 
	#CCM_CCGR1_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG13_SHIFT
)Ë& 
CCM_CCGR1_CG13_MASK
)

	)

7526 
	#CCM_CCGR1_CG14_MASK
 (0x30000000U)

	)

7527 
	#CCM_CCGR1_CG14_SHIFT
 (28U)

	)

7528 
	#CCM_CCGR1_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG14_SHIFT
)Ë& 
CCM_CCGR1_CG14_MASK
)

	)

7529 
	#CCM_CCGR1_CG15_MASK
 (0xC0000000U)

	)

7530 
	#CCM_CCGR1_CG15_SHIFT
 (30U)

	)

7531 
	#CCM_CCGR1_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR1_CG15_SHIFT
)Ë& 
CCM_CCGR1_CG15_MASK
)

	)

7534 
	#CCM_CCGR2_CG0_MASK
 (0x3U)

	)

7535 
	#CCM_CCGR2_CG0_SHIFT
 (0U)

	)

7536 
	#CCM_CCGR2_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG0_SHIFT
)Ë& 
CCM_CCGR2_CG0_MASK
)

	)

7537 
	#CCM_CCGR2_CG1_MASK
 (0xCU)

	)

7538 
	#CCM_CCGR2_CG1_SHIFT
 (2U)

	)

7539 
	#CCM_CCGR2_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG1_SHIFT
)Ë& 
CCM_CCGR2_CG1_MASK
)

	)

7540 
	#CCM_CCGR2_CG2_MASK
 (0x30U)

	)

7541 
	#CCM_CCGR2_CG2_SHIFT
 (4U)

	)

7542 
	#CCM_CCGR2_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG2_SHIFT
)Ë& 
CCM_CCGR2_CG2_MASK
)

	)

7543 
	#CCM_CCGR2_CG3_MASK
 (0xC0U)

	)

7544 
	#CCM_CCGR2_CG3_SHIFT
 (6U)

	)

7545 
	#CCM_CCGR2_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG3_SHIFT
)Ë& 
CCM_CCGR2_CG3_MASK
)

	)

7546 
	#CCM_CCGR2_CG4_MASK
 (0x300U)

	)

7547 
	#CCM_CCGR2_CG4_SHIFT
 (8U)

	)

7548 
	#CCM_CCGR2_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG4_SHIFT
)Ë& 
CCM_CCGR2_CG4_MASK
)

	)

7549 
	#CCM_CCGR2_CG5_MASK
 (0xC00U)

	)

7550 
	#CCM_CCGR2_CG5_SHIFT
 (10U)

	)

7551 
	#CCM_CCGR2_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG5_SHIFT
)Ë& 
CCM_CCGR2_CG5_MASK
)

	)

7552 
	#CCM_CCGR2_CG6_MASK
 (0x3000U)

	)

7553 
	#CCM_CCGR2_CG6_SHIFT
 (12U)

	)

7554 
	#CCM_CCGR2_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG6_SHIFT
)Ë& 
CCM_CCGR2_CG6_MASK
)

	)

7555 
	#CCM_CCGR2_CG7_MASK
 (0xC000U)

	)

7556 
	#CCM_CCGR2_CG7_SHIFT
 (14U)

	)

7557 
	#CCM_CCGR2_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG7_SHIFT
)Ë& 
CCM_CCGR2_CG7_MASK
)

	)

7558 
	#CCM_CCGR2_CG8_MASK
 (0x30000U)

	)

7559 
	#CCM_CCGR2_CG8_SHIFT
 (16U)

	)

7560 
	#CCM_CCGR2_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG8_SHIFT
)Ë& 
CCM_CCGR2_CG8_MASK
)

	)

7561 
	#CCM_CCGR2_CG9_MASK
 (0xC0000U)

	)

7562 
	#CCM_CCGR2_CG9_SHIFT
 (18U)

	)

7563 
	#CCM_CCGR2_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG9_SHIFT
)Ë& 
CCM_CCGR2_CG9_MASK
)

	)

7564 
	#CCM_CCGR2_CG10_MASK
 (0x300000U)

	)

7565 
	#CCM_CCGR2_CG10_SHIFT
 (20U)

	)

7566 
	#CCM_CCGR2_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG10_SHIFT
)Ë& 
CCM_CCGR2_CG10_MASK
)

	)

7567 
	#CCM_CCGR2_CG11_MASK
 (0xC00000U)

	)

7568 
	#CCM_CCGR2_CG11_SHIFT
 (22U)

	)

7569 
	#CCM_CCGR2_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG11_SHIFT
)Ë& 
CCM_CCGR2_CG11_MASK
)

	)

7570 
	#CCM_CCGR2_CG12_MASK
 (0x3000000U)

	)

7571 
	#CCM_CCGR2_CG12_SHIFT
 (24U)

	)

7572 
	#CCM_CCGR2_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG12_SHIFT
)Ë& 
CCM_CCGR2_CG12_MASK
)

	)

7573 
	#CCM_CCGR2_CG13_MASK
 (0xC000000U)

	)

7574 
	#CCM_CCGR2_CG13_SHIFT
 (26U)

	)

7575 
	#CCM_CCGR2_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG13_SHIFT
)Ë& 
CCM_CCGR2_CG13_MASK
)

	)

7576 
	#CCM_CCGR2_CG14_MASK
 (0x30000000U)

	)

7577 
	#CCM_CCGR2_CG14_SHIFT
 (28U)

	)

7578 
	#CCM_CCGR2_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG14_SHIFT
)Ë& 
CCM_CCGR2_CG14_MASK
)

	)

7579 
	#CCM_CCGR2_CG15_MASK
 (0xC0000000U)

	)

7580 
	#CCM_CCGR2_CG15_SHIFT
 (30U)

	)

7581 
	#CCM_CCGR2_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR2_CG15_SHIFT
)Ë& 
CCM_CCGR2_CG15_MASK
)

	)

7584 
	#CCM_CCGR3_CG0_MASK
 (0x3U)

	)

7585 
	#CCM_CCGR3_CG0_SHIFT
 (0U)

	)

7586 
	#CCM_CCGR3_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG0_SHIFT
)Ë& 
CCM_CCGR3_CG0_MASK
)

	)

7587 
	#CCM_CCGR3_CG1_MASK
 (0xCU)

	)

7588 
	#CCM_CCGR3_CG1_SHIFT
 (2U)

	)

7589 
	#CCM_CCGR3_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG1_SHIFT
)Ë& 
CCM_CCGR3_CG1_MASK
)

	)

7590 
	#CCM_CCGR3_CG2_MASK
 (0x30U)

	)

7591 
	#CCM_CCGR3_CG2_SHIFT
 (4U)

	)

7592 
	#CCM_CCGR3_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG2_SHIFT
)Ë& 
CCM_CCGR3_CG2_MASK
)

	)

7593 
	#CCM_CCGR3_CG3_MASK
 (0xC0U)

	)

7594 
	#CCM_CCGR3_CG3_SHIFT
 (6U)

	)

7595 
	#CCM_CCGR3_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG3_SHIFT
)Ë& 
CCM_CCGR3_CG3_MASK
)

	)

7596 
	#CCM_CCGR3_CG4_MASK
 (0x300U)

	)

7597 
	#CCM_CCGR3_CG4_SHIFT
 (8U)

	)

7598 
	#CCM_CCGR3_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG4_SHIFT
)Ë& 
CCM_CCGR3_CG4_MASK
)

	)

7599 
	#CCM_CCGR3_CG5_MASK
 (0xC00U)

	)

7600 
	#CCM_CCGR3_CG5_SHIFT
 (10U)

	)

7601 
	#CCM_CCGR3_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG5_SHIFT
)Ë& 
CCM_CCGR3_CG5_MASK
)

	)

7602 
	#CCM_CCGR3_CG6_MASK
 (0x3000U)

	)

7603 
	#CCM_CCGR3_CG6_SHIFT
 (12U)

	)

7604 
	#CCM_CCGR3_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG6_SHIFT
)Ë& 
CCM_CCGR3_CG6_MASK
)

	)

7605 
	#CCM_CCGR3_CG7_MASK
 (0xC000U)

	)

7606 
	#CCM_CCGR3_CG7_SHIFT
 (14U)

	)

7607 
	#CCM_CCGR3_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG7_SHIFT
)Ë& 
CCM_CCGR3_CG7_MASK
)

	)

7608 
	#CCM_CCGR3_CG8_MASK
 (0x30000U)

	)

7609 
	#CCM_CCGR3_CG8_SHIFT
 (16U)

	)

7610 
	#CCM_CCGR3_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG8_SHIFT
)Ë& 
CCM_CCGR3_CG8_MASK
)

	)

7611 
	#CCM_CCGR3_CG9_MASK
 (0xC0000U)

	)

7612 
	#CCM_CCGR3_CG9_SHIFT
 (18U)

	)

7613 
	#CCM_CCGR3_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG9_SHIFT
)Ë& 
CCM_CCGR3_CG9_MASK
)

	)

7614 
	#CCM_CCGR3_CG10_MASK
 (0x300000U)

	)

7615 
	#CCM_CCGR3_CG10_SHIFT
 (20U)

	)

7616 
	#CCM_CCGR3_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG10_SHIFT
)Ë& 
CCM_CCGR3_CG10_MASK
)

	)

7617 
	#CCM_CCGR3_CG11_MASK
 (0xC00000U)

	)

7618 
	#CCM_CCGR3_CG11_SHIFT
 (22U)

	)

7619 
	#CCM_CCGR3_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG11_SHIFT
)Ë& 
CCM_CCGR3_CG11_MASK
)

	)

7620 
	#CCM_CCGR3_CG12_MASK
 (0x3000000U)

	)

7621 
	#CCM_CCGR3_CG12_SHIFT
 (24U)

	)

7622 
	#CCM_CCGR3_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG12_SHIFT
)Ë& 
CCM_CCGR3_CG12_MASK
)

	)

7623 
	#CCM_CCGR3_CG13_MASK
 (0xC000000U)

	)

7624 
	#CCM_CCGR3_CG13_SHIFT
 (26U)

	)

7625 
	#CCM_CCGR3_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG13_SHIFT
)Ë& 
CCM_CCGR3_CG13_MASK
)

	)

7626 
	#CCM_CCGR3_CG14_MASK
 (0x30000000U)

	)

7627 
	#CCM_CCGR3_CG14_SHIFT
 (28U)

	)

7628 
	#CCM_CCGR3_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG14_SHIFT
)Ë& 
CCM_CCGR3_CG14_MASK
)

	)

7629 
	#CCM_CCGR3_CG15_MASK
 (0xC0000000U)

	)

7630 
	#CCM_CCGR3_CG15_SHIFT
 (30U)

	)

7631 
	#CCM_CCGR3_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR3_CG15_SHIFT
)Ë& 
CCM_CCGR3_CG15_MASK
)

	)

7634 
	#CCM_CCGR4_CG0_MASK
 (0x3U)

	)

7635 
	#CCM_CCGR4_CG0_SHIFT
 (0U)

	)

7636 
	#CCM_CCGR4_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG0_SHIFT
)Ë& 
CCM_CCGR4_CG0_MASK
)

	)

7637 
	#CCM_CCGR4_CG1_MASK
 (0xCU)

	)

7638 
	#CCM_CCGR4_CG1_SHIFT
 (2U)

	)

7639 
	#CCM_CCGR4_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG1_SHIFT
)Ë& 
CCM_CCGR4_CG1_MASK
)

	)

7640 
	#CCM_CCGR4_CG2_MASK
 (0x30U)

	)

7641 
	#CCM_CCGR4_CG2_SHIFT
 (4U)

	)

7642 
	#CCM_CCGR4_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG2_SHIFT
)Ë& 
CCM_CCGR4_CG2_MASK
)

	)

7643 
	#CCM_CCGR4_CG3_MASK
 (0xC0U)

	)

7644 
	#CCM_CCGR4_CG3_SHIFT
 (6U)

	)

7645 
	#CCM_CCGR4_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG3_SHIFT
)Ë& 
CCM_CCGR4_CG3_MASK
)

	)

7646 
	#CCM_CCGR4_CG4_MASK
 (0x300U)

	)

7647 
	#CCM_CCGR4_CG4_SHIFT
 (8U)

	)

7648 
	#CCM_CCGR4_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG4_SHIFT
)Ë& 
CCM_CCGR4_CG4_MASK
)

	)

7649 
	#CCM_CCGR4_CG5_MASK
 (0xC00U)

	)

7650 
	#CCM_CCGR4_CG5_SHIFT
 (10U)

	)

7651 
	#CCM_CCGR4_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG5_SHIFT
)Ë& 
CCM_CCGR4_CG5_MASK
)

	)

7652 
	#CCM_CCGR4_CG6_MASK
 (0x3000U)

	)

7653 
	#CCM_CCGR4_CG6_SHIFT
 (12U)

	)

7654 
	#CCM_CCGR4_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG6_SHIFT
)Ë& 
CCM_CCGR4_CG6_MASK
)

	)

7655 
	#CCM_CCGR4_CG7_MASK
 (0xC000U)

	)

7656 
	#CCM_CCGR4_CG7_SHIFT
 (14U)

	)

7657 
	#CCM_CCGR4_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG7_SHIFT
)Ë& 
CCM_CCGR4_CG7_MASK
)

	)

7658 
	#CCM_CCGR4_CG8_MASK
 (0x30000U)

	)

7659 
	#CCM_CCGR4_CG8_SHIFT
 (16U)

	)

7660 
	#CCM_CCGR4_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG8_SHIFT
)Ë& 
CCM_CCGR4_CG8_MASK
)

	)

7661 
	#CCM_CCGR4_CG9_MASK
 (0xC0000U)

	)

7662 
	#CCM_CCGR4_CG9_SHIFT
 (18U)

	)

7663 
	#CCM_CCGR4_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG9_SHIFT
)Ë& 
CCM_CCGR4_CG9_MASK
)

	)

7664 
	#CCM_CCGR4_CG10_MASK
 (0x300000U)

	)

7665 
	#CCM_CCGR4_CG10_SHIFT
 (20U)

	)

7666 
	#CCM_CCGR4_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG10_SHIFT
)Ë& 
CCM_CCGR4_CG10_MASK
)

	)

7667 
	#CCM_CCGR4_CG11_MASK
 (0xC00000U)

	)

7668 
	#CCM_CCGR4_CG11_SHIFT
 (22U)

	)

7669 
	#CCM_CCGR4_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG11_SHIFT
)Ë& 
CCM_CCGR4_CG11_MASK
)

	)

7670 
	#CCM_CCGR4_CG12_MASK
 (0x3000000U)

	)

7671 
	#CCM_CCGR4_CG12_SHIFT
 (24U)

	)

7672 
	#CCM_CCGR4_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG12_SHIFT
)Ë& 
CCM_CCGR4_CG12_MASK
)

	)

7673 
	#CCM_CCGR4_CG13_MASK
 (0xC000000U)

	)

7674 
	#CCM_CCGR4_CG13_SHIFT
 (26U)

	)

7675 
	#CCM_CCGR4_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG13_SHIFT
)Ë& 
CCM_CCGR4_CG13_MASK
)

	)

7676 
	#CCM_CCGR4_CG14_MASK
 (0x30000000U)

	)

7677 
	#CCM_CCGR4_CG14_SHIFT
 (28U)

	)

7678 
	#CCM_CCGR4_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG14_SHIFT
)Ë& 
CCM_CCGR4_CG14_MASK
)

	)

7679 
	#CCM_CCGR4_CG15_MASK
 (0xC0000000U)

	)

7680 
	#CCM_CCGR4_CG15_SHIFT
 (30U)

	)

7681 
	#CCM_CCGR4_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR4_CG15_SHIFT
)Ë& 
CCM_CCGR4_CG15_MASK
)

	)

7684 
	#CCM_CCGR5_CG0_MASK
 (0x3U)

	)

7685 
	#CCM_CCGR5_CG0_SHIFT
 (0U)

	)

7686 
	#CCM_CCGR5_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG0_SHIFT
)Ë& 
CCM_CCGR5_CG0_MASK
)

	)

7687 
	#CCM_CCGR5_CG1_MASK
 (0xCU)

	)

7688 
	#CCM_CCGR5_CG1_SHIFT
 (2U)

	)

7689 
	#CCM_CCGR5_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG1_SHIFT
)Ë& 
CCM_CCGR5_CG1_MASK
)

	)

7690 
	#CCM_CCGR5_CG2_MASK
 (0x30U)

	)

7691 
	#CCM_CCGR5_CG2_SHIFT
 (4U)

	)

7692 
	#CCM_CCGR5_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG2_SHIFT
)Ë& 
CCM_CCGR5_CG2_MASK
)

	)

7693 
	#CCM_CCGR5_CG3_MASK
 (0xC0U)

	)

7694 
	#CCM_CCGR5_CG3_SHIFT
 (6U)

	)

7695 
	#CCM_CCGR5_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG3_SHIFT
)Ë& 
CCM_CCGR5_CG3_MASK
)

	)

7696 
	#CCM_CCGR5_CG4_MASK
 (0x300U)

	)

7697 
	#CCM_CCGR5_CG4_SHIFT
 (8U)

	)

7698 
	#CCM_CCGR5_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG4_SHIFT
)Ë& 
CCM_CCGR5_CG4_MASK
)

	)

7699 
	#CCM_CCGR5_CG5_MASK
 (0xC00U)

	)

7700 
	#CCM_CCGR5_CG5_SHIFT
 (10U)

	)

7701 
	#CCM_CCGR5_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG5_SHIFT
)Ë& 
CCM_CCGR5_CG5_MASK
)

	)

7702 
	#CCM_CCGR5_CG6_MASK
 (0x3000U)

	)

7703 
	#CCM_CCGR5_CG6_SHIFT
 (12U)

	)

7704 
	#CCM_CCGR5_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG6_SHIFT
)Ë& 
CCM_CCGR5_CG6_MASK
)

	)

7705 
	#CCM_CCGR5_CG7_MASK
 (0xC000U)

	)

7706 
	#CCM_CCGR5_CG7_SHIFT
 (14U)

	)

7707 
	#CCM_CCGR5_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG7_SHIFT
)Ë& 
CCM_CCGR5_CG7_MASK
)

	)

7708 
	#CCM_CCGR5_CG8_MASK
 (0x30000U)

	)

7709 
	#CCM_CCGR5_CG8_SHIFT
 (16U)

	)

7710 
	#CCM_CCGR5_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG8_SHIFT
)Ë& 
CCM_CCGR5_CG8_MASK
)

	)

7711 
	#CCM_CCGR5_CG9_MASK
 (0xC0000U)

	)

7712 
	#CCM_CCGR5_CG9_SHIFT
 (18U)

	)

7713 
	#CCM_CCGR5_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG9_SHIFT
)Ë& 
CCM_CCGR5_CG9_MASK
)

	)

7714 
	#CCM_CCGR5_CG10_MASK
 (0x300000U)

	)

7715 
	#CCM_CCGR5_CG10_SHIFT
 (20U)

	)

7716 
	#CCM_CCGR5_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG10_SHIFT
)Ë& 
CCM_CCGR5_CG10_MASK
)

	)

7717 
	#CCM_CCGR5_CG11_MASK
 (0xC00000U)

	)

7718 
	#CCM_CCGR5_CG11_SHIFT
 (22U)

	)

7719 
	#CCM_CCGR5_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG11_SHIFT
)Ë& 
CCM_CCGR5_CG11_MASK
)

	)

7720 
	#CCM_CCGR5_CG12_MASK
 (0x3000000U)

	)

7721 
	#CCM_CCGR5_CG12_SHIFT
 (24U)

	)

7722 
	#CCM_CCGR5_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG12_SHIFT
)Ë& 
CCM_CCGR5_CG12_MASK
)

	)

7723 
	#CCM_CCGR5_CG13_MASK
 (0xC000000U)

	)

7724 
	#CCM_CCGR5_CG13_SHIFT
 (26U)

	)

7725 
	#CCM_CCGR5_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG13_SHIFT
)Ë& 
CCM_CCGR5_CG13_MASK
)

	)

7726 
	#CCM_CCGR5_CG14_MASK
 (0x30000000U)

	)

7727 
	#CCM_CCGR5_CG14_SHIFT
 (28U)

	)

7728 
	#CCM_CCGR5_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG14_SHIFT
)Ë& 
CCM_CCGR5_CG14_MASK
)

	)

7729 
	#CCM_CCGR5_CG15_MASK
 (0xC0000000U)

	)

7730 
	#CCM_CCGR5_CG15_SHIFT
 (30U)

	)

7731 
	#CCM_CCGR5_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR5_CG15_SHIFT
)Ë& 
CCM_CCGR5_CG15_MASK
)

	)

7734 
	#CCM_CCGR6_CG0_MASK
 (0x3U)

	)

7735 
	#CCM_CCGR6_CG0_SHIFT
 (0U)

	)

7736 
	#CCM_CCGR6_CG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG0_SHIFT
)Ë& 
CCM_CCGR6_CG0_MASK
)

	)

7737 
	#CCM_CCGR6_CG1_MASK
 (0xCU)

	)

7738 
	#CCM_CCGR6_CG1_SHIFT
 (2U)

	)

7739 
	#CCM_CCGR6_CG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG1_SHIFT
)Ë& 
CCM_CCGR6_CG1_MASK
)

	)

7740 
	#CCM_CCGR6_CG2_MASK
 (0x30U)

	)

7741 
	#CCM_CCGR6_CG2_SHIFT
 (4U)

	)

7742 
	#CCM_CCGR6_CG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG2_SHIFT
)Ë& 
CCM_CCGR6_CG2_MASK
)

	)

7743 
	#CCM_CCGR6_CG3_MASK
 (0xC0U)

	)

7744 
	#CCM_CCGR6_CG3_SHIFT
 (6U)

	)

7745 
	#CCM_CCGR6_CG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG3_SHIFT
)Ë& 
CCM_CCGR6_CG3_MASK
)

	)

7746 
	#CCM_CCGR6_CG4_MASK
 (0x300U)

	)

7747 
	#CCM_CCGR6_CG4_SHIFT
 (8U)

	)

7748 
	#CCM_CCGR6_CG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG4_SHIFT
)Ë& 
CCM_CCGR6_CG4_MASK
)

	)

7749 
	#CCM_CCGR6_CG5_MASK
 (0xC00U)

	)

7750 
	#CCM_CCGR6_CG5_SHIFT
 (10U)

	)

7751 
	#CCM_CCGR6_CG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG5_SHIFT
)Ë& 
CCM_CCGR6_CG5_MASK
)

	)

7752 
	#CCM_CCGR6_CG6_MASK
 (0x3000U)

	)

7753 
	#CCM_CCGR6_CG6_SHIFT
 (12U)

	)

7754 
	#CCM_CCGR6_CG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG6_SHIFT
)Ë& 
CCM_CCGR6_CG6_MASK
)

	)

7755 
	#CCM_CCGR6_CG7_MASK
 (0xC000U)

	)

7756 
	#CCM_CCGR6_CG7_SHIFT
 (14U)

	)

7757 
	#CCM_CCGR6_CG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG7_SHIFT
)Ë& 
CCM_CCGR6_CG7_MASK
)

	)

7758 
	#CCM_CCGR6_CG8_MASK
 (0x30000U)

	)

7759 
	#CCM_CCGR6_CG8_SHIFT
 (16U)

	)

7760 
	#CCM_CCGR6_CG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG8_SHIFT
)Ë& 
CCM_CCGR6_CG8_MASK
)

	)

7761 
	#CCM_CCGR6_CG9_MASK
 (0xC0000U)

	)

7762 
	#CCM_CCGR6_CG9_SHIFT
 (18U)

	)

7763 
	#CCM_CCGR6_CG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG9_SHIFT
)Ë& 
CCM_CCGR6_CG9_MASK
)

	)

7764 
	#CCM_CCGR6_CG10_MASK
 (0x300000U)

	)

7765 
	#CCM_CCGR6_CG10_SHIFT
 (20U)

	)

7766 
	#CCM_CCGR6_CG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG10_SHIFT
)Ë& 
CCM_CCGR6_CG10_MASK
)

	)

7767 
	#CCM_CCGR6_CG11_MASK
 (0xC00000U)

	)

7768 
	#CCM_CCGR6_CG11_SHIFT
 (22U)

	)

7769 
	#CCM_CCGR6_CG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG11_SHIFT
)Ë& 
CCM_CCGR6_CG11_MASK
)

	)

7770 
	#CCM_CCGR6_CG12_MASK
 (0x3000000U)

	)

7771 
	#CCM_CCGR6_CG12_SHIFT
 (24U)

	)

7772 
	#CCM_CCGR6_CG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG12_SHIFT
)Ë& 
CCM_CCGR6_CG12_MASK
)

	)

7773 
	#CCM_CCGR6_CG13_MASK
 (0xC000000U)

	)

7774 
	#CCM_CCGR6_CG13_SHIFT
 (26U)

	)

7775 
	#CCM_CCGR6_CG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG13_SHIFT
)Ë& 
CCM_CCGR6_CG13_MASK
)

	)

7776 
	#CCM_CCGR6_CG14_MASK
 (0x30000000U)

	)

7777 
	#CCM_CCGR6_CG14_SHIFT
 (28U)

	)

7778 
	#CCM_CCGR6_CG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG14_SHIFT
)Ë& 
CCM_CCGR6_CG14_MASK
)

	)

7779 
	#CCM_CCGR6_CG15_MASK
 (0xC0000000U)

	)

7780 
	#CCM_CCGR6_CG15_SHIFT
 (30U)

	)

7781 
	#CCM_CCGR6_CG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CCGR6_CG15_SHIFT
)Ë& 
CCM_CCGR6_CG15_MASK
)

	)

7784 
	#CCM_CMEOR_MOD_EN_OV_GPT_MASK
 (0x20U)

	)

7785 
	#CCM_CMEOR_MOD_EN_OV_GPT_SHIFT
 (5U)

	)

7786 
	#CCM_CMEOR_MOD_EN_OV_GPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CMEOR_MOD_EN_OV_GPT_SHIFT
)Ë& 
CCM_CMEOR_MOD_EN_OV_GPT_MASK
)

	)

7787 
	#CCM_CMEOR_MOD_EN_OV_EPIT_MASK
 (0x40U)

	)

7788 
	#CCM_CMEOR_MOD_EN_OV_EPIT_SHIFT
 (6U)

	)

7789 
	#CCM_CMEOR_MOD_EN_OV_EPIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CMEOR_MOD_EN_OV_EPIT_SHIFT
)Ë& 
CCM_CMEOR_MOD_EN_OV_EPIT_MASK
)

	)

7790 
	#CCM_CMEOR_MOD_EN_USDHC_MASK
 (0x80U)

	)

7791 
	#CCM_CMEOR_MOD_EN_USDHC_SHIFT
 (7U)

	)

7792 
	#CCM_CMEOR_MOD_EN_USDHC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CMEOR_MOD_EN_USDHC_SHIFT
)Ë& 
CCM_CMEOR_MOD_EN_USDHC_MASK
)

	)

7793 
	#CCM_CMEOR_MOD_EN_OV_CAN2_CPI_MASK
 (0x10000000U)

	)

7794 
	#CCM_CMEOR_MOD_EN_OV_CAN2_CPI_SHIFT
 (28U)

	)

7795 
	#CCM_CMEOR_MOD_EN_OV_CAN2_CPI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CMEOR_MOD_EN_OV_CAN2_CPI_SHIFT
)Ë& 
CCM_CMEOR_MOD_EN_OV_CAN2_CPI_MASK
)

	)

7796 
	#CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK
 (0x40000000U)

	)

7797 
	#CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT
 (30U)

	)

7798 
	#CCM_CMEOR_MOD_EN_OV_CAN1_CPI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT
)Ë& 
CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK
)

	)

7808 
	#CCM_BASE
 (0x20C4000u)

	)

7810 
	#CCM
 ((
CCM_Ty≥
 *)
CCM_BASE
)

	)

7812 
	#CCM_BASE_ADDRS
 { 
CCM_BASE
 }

	)

7814 
	#CCM_BASE_PTRS
 { 
CCM
 }

	)

7816 
	#CCM_IRQS
 { 
CCM_IRQ1_IRQn
, 
CCM_IRQ2_IRQn
 }

	)

7834 
__IO
 
uöt32_t
 
	mPLL_ARM
;

7835 
__IO
 
uöt32_t
 
	mPLL_ARM_SET
;

7836 
__IO
 
uöt32_t
 
	mPLL_ARM_CLR
;

7837 
__IO
 
uöt32_t
 
	mPLL_ARM_TOG
;

7838 
__IO
 
uöt32_t
 
	mPLL_USB1
;

7839 
__IO
 
uöt32_t
 
	mPLL_USB1_SET
;

7840 
__IO
 
uöt32_t
 
	mPLL_USB1_CLR
;

7841 
__IO
 
uöt32_t
 
	mPLL_USB1_TOG
;

7842 
__IO
 
uöt32_t
 
	mPLL_USB2
;

7843 
__IO
 
uöt32_t
 
	mPLL_USB2_SET
;

7844 
__IO
 
uöt32_t
 
	mPLL_USB2_CLR
;

7845 
__IO
 
uöt32_t
 
	mPLL_USB2_TOG
;

7846 
__IO
 
uöt32_t
 
	mPLL_SYS
;

7847 
__IO
 
uöt32_t
 
	mPLL_SYS_SET
;

7848 
__IO
 
uöt32_t
 
	mPLL_SYS_CLR
;

7849 
__IO
 
uöt32_t
 
	mPLL_SYS_TOG
;

7850 
__IO
 
uöt32_t
 
	mPLL_SYS_SS
;

7851 
uöt8_t
 
	mRESERVED_0
[12];

7852 
__IO
 
uöt32_t
 
	mPLL_SYS_NUM
;

7853 
uöt8_t
 
	mRESERVED_1
[12];

7854 
__IO
 
uöt32_t
 
	mPLL_SYS_DENOM
;

7855 
uöt8_t
 
	mRESERVED_2
[12];

7856 
__IO
 
uöt32_t
 
	mPLL_AUDIO
;

7857 
__IO
 
uöt32_t
 
	mPLL_AUDIO_SET
;

7858 
__IO
 
uöt32_t
 
	mPLL_AUDIO_CLR
;

7859 
__IO
 
uöt32_t
 
	mPLL_AUDIO_TOG
;

7860 
__IO
 
uöt32_t
 
	mPLL_AUDIO_NUM
;

7861 
uöt8_t
 
	mRESERVED_3
[12];

7862 
__IO
 
uöt32_t
 
	mPLL_AUDIO_DENOM
;

7863 
uöt8_t
 
	mRESERVED_4
[12];

7864 
__IO
 
uöt32_t
 
	mPLL_VIDEO
;

7865 
__IO
 
uöt32_t
 
	mPLL_VIDEO_SET
;

7866 
__IO
 
uöt32_t
 
	mPLL_VIDEO_CLR
;

7867 
__IO
 
uöt32_t
 
	mPLL_VIDEO_TOG
;

7868 
__IO
 
uöt32_t
 
	mPLL_VIDEO_NUM
;

7869 
uöt8_t
 
	mRESERVED_5
[12];

7870 
__IO
 
uöt32_t
 
	mPLL_VIDEO_DENOM
;

7871 
uöt8_t
 
	mRESERVED_6
[28];

7872 
__IO
 
uöt32_t
 
	mPLL_ENET
;

7873 
__IO
 
uöt32_t
 
	mPLL_ENET_SET
;

7874 
__IO
 
uöt32_t
 
	mPLL_ENET_CLR
;

7875 
__IO
 
uöt32_t
 
	mPLL_ENET_TOG
;

7876 
__IO
 
uöt32_t
 
	mPFD_480
;

7877 
__IO
 
uöt32_t
 
	mPFD_480_SET
;

7878 
__IO
 
uöt32_t
 
	mPFD_480_CLR
;

7879 
__IO
 
uöt32_t
 
	mPFD_480_TOG
;

7880 
__IO
 
uöt32_t
 
	mPFD_528
;

7881 
__IO
 
uöt32_t
 
	mPFD_528_SET
;

7882 
__IO
 
uöt32_t
 
	mPFD_528_CLR
;

7883 
__IO
 
uöt32_t
 
	mPFD_528_TOG
;

7884 
uöt8_t
 
	mRESERVED_7
[64];

7885 
__IO
 
uöt32_t
 
	mMISC0
;

7886 
__IO
 
uöt32_t
 
	mMISC0_SET
;

7887 
__IO
 
uöt32_t
 
	mMISC0_CLR
;

7888 
__IO
 
uöt32_t
 
	mMISC0_TOG
;

7889 
__IO
 
uöt32_t
 
	mMISC1
;

7890 
__IO
 
uöt32_t
 
	mMISC1_SET
;

7891 
__IO
 
uöt32_t
 
	mMISC1_CLR
;

7892 
__IO
 
uöt32_t
 
	mMISC1_TOG
;

7893 
__IO
 
uöt32_t
 
	mMISC2
;

7894 
__IO
 
uöt32_t
 
	mMISC2_SET
;

7895 
__IO
 
uöt32_t
 
	mMISC2_CLR
;

7896 
__IO
 
uöt32_t
 
	mMISC2_TOG
;

7897 } 
	tCCM_ANALOG_Ty≥
;

7909 
	#CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK
 (0x7FU)

	)

7910 
	#CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT
 (0U)

	)

7911 
	#CCM_ANALOG_PLL_ARM_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK
)

	)

7912 
	#CCM_ANALOG_PLL_ARM_POWERDOWN_MASK
 (0x1000U)

	)

7913 
	#CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT
 (12U)

	)

7914 
	#CCM_ANALOG_PLL_ARM_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_POWERDOWN_MASK
)

	)

7915 
	#CCM_ANALOG_PLL_ARM_ENABLE_MASK
 (0x2000U)

	)

7916 
	#CCM_ANALOG_PLL_ARM_ENABLE_SHIFT
 (13U)

	)

7917 
	#CCM_ANALOG_PLL_ARM_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_ENABLE_MASK
)

	)

7918 
	#CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

7919 
	#CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

7920 
	#CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK
)

	)

7921 
	#CCM_ANALOG_PLL_ARM_BYPASS_MASK
 (0x10000U)

	)

7922 
	#CCM_ANALOG_PLL_ARM_BYPASS_SHIFT
 (16U)

	)

7923 
	#CCM_ANALOG_PLL_ARM_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_BYPASS_MASK
)

	)

7924 
	#CCM_ANALOG_PLL_ARM_PLL_SEL_MASK
 (0x80000U)

	)

7925 
	#CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT
 (19U)

	)

7926 
	#CCM_ANALOG_PLL_ARM_PLL_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_PLL_SEL_MASK
)

	)

7927 
	#CCM_ANALOG_PLL_ARM_LOCK_MASK
 (0x80000000U)

	)

7928 
	#CCM_ANALOG_PLL_ARM_LOCK_SHIFT
 (31U)

	)

7929 
	#CCM_ANALOG_PLL_ARM_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_LOCK_MASK
)

	)

7932 
	#CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK
 (0x7FU)

	)

7933 
	#CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT
 (0U)

	)

7934 
	#CCM_ANALOG_PLL_ARM_SET_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK
)

	)

7935 
	#CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK
 (0x1000U)

	)

7936 
	#CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT
 (12U)

	)

7937 
	#CCM_ANALOG_PLL_ARM_SET_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK
)

	)

7938 
	#CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK
 (0x2000U)

	)

7939 
	#CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT
 (13U)

	)

7940 
	#CCM_ANALOG_PLL_ARM_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK
)

	)

7941 
	#CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

7942 
	#CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

7943 
	#CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK
)

	)

7944 
	#CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK
 (0x10000U)

	)

7945 
	#CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT
 (16U)

	)

7946 
	#CCM_ANALOG_PLL_ARM_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK
)

	)

7947 
	#CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK
 (0x80000U)

	)

7948 
	#CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT
 (19U)

	)

7949 
	#CCM_ANALOG_PLL_ARM_SET_PLL_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK
)

	)

7950 
	#CCM_ANALOG_PLL_ARM_SET_LOCK_MASK
 (0x80000000U)

	)

7951 
	#CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT
 (31U)

	)

7952 
	#CCM_ANALOG_PLL_ARM_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_SET_LOCK_MASK
)

	)

7955 
	#CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK
 (0x7FU)

	)

7956 
	#CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT
 (0U)

	)

7957 
	#CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK
)

	)

7958 
	#CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK
 (0x1000U)

	)

7959 
	#CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT
 (12U)

	)

7960 
	#CCM_ANALOG_PLL_ARM_CLR_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK
)

	)

7961 
	#CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK
 (0x2000U)

	)

7962 
	#CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT
 (13U)

	)

7963 
	#CCM_ANALOG_PLL_ARM_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK
)

	)

7964 
	#CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

7965 
	#CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

7966 
	#CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK
)

	)

7967 
	#CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK
 (0x10000U)

	)

7968 
	#CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT
 (16U)

	)

7969 
	#CCM_ANALOG_PLL_ARM_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK
)

	)

7970 
	#CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK
 (0x80000U)

	)

7971 
	#CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT
 (19U)

	)

7972 
	#CCM_ANALOG_PLL_ARM_CLR_PLL_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK
)

	)

7973 
	#CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK
 (0x80000000U)

	)

7974 
	#CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT
 (31U)

	)

7975 
	#CCM_ANALOG_PLL_ARM_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK
)

	)

7978 
	#CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK
 (0x7FU)

	)

7979 
	#CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT
 (0U)

	)

7980 
	#CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK
)

	)

7981 
	#CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK
 (0x1000U)

	)

7982 
	#CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT
 (12U)

	)

7983 
	#CCM_ANALOG_PLL_ARM_TOG_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK
)

	)

7984 
	#CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK
 (0x2000U)

	)

7985 
	#CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT
 (13U)

	)

7986 
	#CCM_ANALOG_PLL_ARM_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK
)

	)

7987 
	#CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

7988 
	#CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

7989 
	#CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK
)

	)

7990 
	#CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK
 (0x10000U)

	)

7991 
	#CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT
 (16U)

	)

7992 
	#CCM_ANALOG_PLL_ARM_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK
)

	)

7993 
	#CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK
 (0x80000U)

	)

7994 
	#CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT
 (19U)

	)

7995 
	#CCM_ANALOG_PLL_ARM_TOG_PLL_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK
)

	)

7996 
	#CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK
 (0x80000000U)

	)

7997 
	#CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT
 (31U)

	)

7998 
	#CCM_ANALOG_PLL_ARM_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK
)

	)

8001 
	#CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK
 (0x3U)

	)

8002 
	#CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT
 (0U)

	)

8003 
	#CCM_ANALOG_PLL_USB1_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK
)

	)

8004 
	#CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK
 (0x40U)

	)

8005 
	#CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT
 (6U)

	)

8006 
	#CCM_ANALOG_PLL_USB1_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK
)

	)

8007 
	#CCM_ANALOG_PLL_USB1_POWER_MASK
 (0x1000U)

	)

8008 
	#CCM_ANALOG_PLL_USB1_POWER_SHIFT
 (12U)

	)

8009 
	#CCM_ANALOG_PLL_USB1_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_POWER_MASK
)

	)

8010 
	#CCM_ANALOG_PLL_USB1_ENABLE_MASK
 (0x2000U)

	)

8011 
	#CCM_ANALOG_PLL_USB1_ENABLE_SHIFT
 (13U)

	)

8012 
	#CCM_ANALOG_PLL_USB1_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_ENABLE_MASK
)

	)

8013 
	#CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8014 
	#CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8015 
	#CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK
)

	)

8016 
	#CCM_ANALOG_PLL_USB1_BYPASS_MASK
 (0x10000U)

	)

8017 
	#CCM_ANALOG_PLL_USB1_BYPASS_SHIFT
 (16U)

	)

8018 
	#CCM_ANALOG_PLL_USB1_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_BYPASS_MASK
)

	)

8019 
	#CCM_ANALOG_PLL_USB1_LOCK_MASK
 (0x80000000U)

	)

8020 
	#CCM_ANALOG_PLL_USB1_LOCK_SHIFT
 (31U)

	)

8021 
	#CCM_ANALOG_PLL_USB1_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_LOCK_MASK
)

	)

8024 
	#CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK
 (0x3U)

	)

8025 
	#CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT
 (0U)

	)

8026 
	#CCM_ANALOG_PLL_USB1_SET_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK
)

	)

8027 
	#CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK
 (0x40U)

	)

8028 
	#CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT
 (6U)

	)

8029 
	#CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK
)

	)

8030 
	#CCM_ANALOG_PLL_USB1_SET_POWER_MASK
 (0x1000U)

	)

8031 
	#CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT
 (12U)

	)

8032 
	#CCM_ANALOG_PLL_USB1_SET_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_POWER_MASK
)

	)

8033 
	#CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK
 (0x2000U)

	)

8034 
	#CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT
 (13U)

	)

8035 
	#CCM_ANALOG_PLL_USB1_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK
)

	)

8036 
	#CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8037 
	#CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8038 
	#CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK
)

	)

8039 
	#CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK
 (0x10000U)

	)

8040 
	#CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT
 (16U)

	)

8041 
	#CCM_ANALOG_PLL_USB1_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK
)

	)

8042 
	#CCM_ANALOG_PLL_USB1_SET_LOCK_MASK
 (0x80000000U)

	)

8043 
	#CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT
 (31U)

	)

8044 
	#CCM_ANALOG_PLL_USB1_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_SET_LOCK_MASK
)

	)

8047 
	#CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK
 (0x3U)

	)

8048 
	#CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT
 (0U)

	)

8049 
	#CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK
)

	)

8050 
	#CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK
 (0x40U)

	)

8051 
	#CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT
 (6U)

	)

8052 
	#CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK
)

	)

8053 
	#CCM_ANALOG_PLL_USB1_CLR_POWER_MASK
 (0x1000U)

	)

8054 
	#CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT
 (12U)

	)

8055 
	#CCM_ANALOG_PLL_USB1_CLR_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_POWER_MASK
)

	)

8056 
	#CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK
 (0x2000U)

	)

8057 
	#CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT
 (13U)

	)

8058 
	#CCM_ANALOG_PLL_USB1_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK
)

	)

8059 
	#CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8060 
	#CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8061 
	#CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK
)

	)

8062 
	#CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK
 (0x10000U)

	)

8063 
	#CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT
 (16U)

	)

8064 
	#CCM_ANALOG_PLL_USB1_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK
)

	)

8065 
	#CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK
 (0x80000000U)

	)

8066 
	#CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT
 (31U)

	)

8067 
	#CCM_ANALOG_PLL_USB1_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK
)

	)

8070 
	#CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK
 (0x3U)

	)

8071 
	#CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT
 (0U)

	)

8072 
	#CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK
)

	)

8073 
	#CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK
 (0x40U)

	)

8074 
	#CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT
 (6U)

	)

8075 
	#CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK
)

	)

8076 
	#CCM_ANALOG_PLL_USB1_TOG_POWER_MASK
 (0x1000U)

	)

8077 
	#CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT
 (12U)

	)

8078 
	#CCM_ANALOG_PLL_USB1_TOG_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_POWER_MASK
)

	)

8079 
	#CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK
 (0x2000U)

	)

8080 
	#CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT
 (13U)

	)

8081 
	#CCM_ANALOG_PLL_USB1_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK
)

	)

8082 
	#CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8083 
	#CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8084 
	#CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK
)

	)

8085 
	#CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK
 (0x10000U)

	)

8086 
	#CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT
 (16U)

	)

8087 
	#CCM_ANALOG_PLL_USB1_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK
)

	)

8088 
	#CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK
 (0x80000000U)

	)

8089 
	#CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT
 (31U)

	)

8090 
	#CCM_ANALOG_PLL_USB1_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK
)

	)

8093 
	#CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK
 (0x3U)

	)

8094 
	#CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT
 (0U)

	)

8095 
	#CCM_ANALOG_PLL_USB2_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK
)

	)

8096 
	#CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK
 (0x40U)

	)

8097 
	#CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT
 (6U)

	)

8098 
	#CCM_ANALOG_PLL_USB2_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK
)

	)

8099 
	#CCM_ANALOG_PLL_USB2_POWER_MASK
 (0x1000U)

	)

8100 
	#CCM_ANALOG_PLL_USB2_POWER_SHIFT
 (12U)

	)

8101 
	#CCM_ANALOG_PLL_USB2_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_POWER_MASK
)

	)

8102 
	#CCM_ANALOG_PLL_USB2_ENABLE_MASK
 (0x2000U)

	)

8103 
	#CCM_ANALOG_PLL_USB2_ENABLE_SHIFT
 (13U)

	)

8104 
	#CCM_ANALOG_PLL_USB2_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_ENABLE_MASK
)

	)

8105 
	#CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8106 
	#CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8107 
	#CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK
)

	)

8108 
	#CCM_ANALOG_PLL_USB2_BYPASS_MASK
 (0x10000U)

	)

8109 
	#CCM_ANALOG_PLL_USB2_BYPASS_SHIFT
 (16U)

	)

8110 
	#CCM_ANALOG_PLL_USB2_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_BYPASS_MASK
)

	)

8111 
	#CCM_ANALOG_PLL_USB2_LOCK_MASK
 (0x80000000U)

	)

8112 
	#CCM_ANALOG_PLL_USB2_LOCK_SHIFT
 (31U)

	)

8113 
	#CCM_ANALOG_PLL_USB2_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_LOCK_MASK
)

	)

8116 
	#CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK
 (0x3U)

	)

8117 
	#CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT
 (0U)

	)

8118 
	#CCM_ANALOG_PLL_USB2_SET_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK
)

	)

8119 
	#CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK
 (0x40U)

	)

8120 
	#CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT
 (6U)

	)

8121 
	#CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK
)

	)

8122 
	#CCM_ANALOG_PLL_USB2_SET_POWER_MASK
 (0x1000U)

	)

8123 
	#CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT
 (12U)

	)

8124 
	#CCM_ANALOG_PLL_USB2_SET_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_POWER_MASK
)

	)

8125 
	#CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK
 (0x2000U)

	)

8126 
	#CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT
 (13U)

	)

8127 
	#CCM_ANALOG_PLL_USB2_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK
)

	)

8128 
	#CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8129 
	#CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8130 
	#CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK
)

	)

8131 
	#CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK
 (0x10000U)

	)

8132 
	#CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT
 (16U)

	)

8133 
	#CCM_ANALOG_PLL_USB2_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK
)

	)

8134 
	#CCM_ANALOG_PLL_USB2_SET_LOCK_MASK
 (0x80000000U)

	)

8135 
	#CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT
 (31U)

	)

8136 
	#CCM_ANALOG_PLL_USB2_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_SET_LOCK_MASK
)

	)

8139 
	#CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK
 (0x3U)

	)

8140 
	#CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT
 (0U)

	)

8141 
	#CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK
)

	)

8142 
	#CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK
 (0x40U)

	)

8143 
	#CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT
 (6U)

	)

8144 
	#CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK
)

	)

8145 
	#CCM_ANALOG_PLL_USB2_CLR_POWER_MASK
 (0x1000U)

	)

8146 
	#CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT
 (12U)

	)

8147 
	#CCM_ANALOG_PLL_USB2_CLR_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_POWER_MASK
)

	)

8148 
	#CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK
 (0x2000U)

	)

8149 
	#CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT
 (13U)

	)

8150 
	#CCM_ANALOG_PLL_USB2_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK
)

	)

8151 
	#CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8152 
	#CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8153 
	#CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK
)

	)

8154 
	#CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK
 (0x10000U)

	)

8155 
	#CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT
 (16U)

	)

8156 
	#CCM_ANALOG_PLL_USB2_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK
)

	)

8157 
	#CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK
 (0x80000000U)

	)

8158 
	#CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT
 (31U)

	)

8159 
	#CCM_ANALOG_PLL_USB2_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK
)

	)

8162 
	#CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK
 (0x3U)

	)

8163 
	#CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT
 (0U)

	)

8164 
	#CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK
)

	)

8165 
	#CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK
 (0x40U)

	)

8166 
	#CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT
 (6U)

	)

8167 
	#CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK
)

	)

8168 
	#CCM_ANALOG_PLL_USB2_TOG_POWER_MASK
 (0x1000U)

	)

8169 
	#CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT
 (12U)

	)

8170 
	#CCM_ANALOG_PLL_USB2_TOG_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_POWER_MASK
)

	)

8171 
	#CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK
 (0x2000U)

	)

8172 
	#CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT
 (13U)

	)

8173 
	#CCM_ANALOG_PLL_USB2_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK
)

	)

8174 
	#CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8175 
	#CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8176 
	#CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK
)

	)

8177 
	#CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK
 (0x10000U)

	)

8178 
	#CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT
 (16U)

	)

8179 
	#CCM_ANALOG_PLL_USB2_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK
)

	)

8180 
	#CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK
 (0x80000000U)

	)

8181 
	#CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT
 (31U)

	)

8182 
	#CCM_ANALOG_PLL_USB2_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK
)

	)

8185 
	#CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK
 (0x1U)

	)

8186 
	#CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT
 (0U)

	)

8187 
	#CCM_ANALOG_PLL_SYS_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK
)

	)

8188 
	#CCM_ANALOG_PLL_SYS_POWERDOWN_MASK
 (0x1000U)

	)

8189 
	#CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT
 (12U)

	)

8190 
	#CCM_ANALOG_PLL_SYS_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_POWERDOWN_MASK
)

	)

8191 
	#CCM_ANALOG_PLL_SYS_ENABLE_MASK
 (0x2000U)

	)

8192 
	#CCM_ANALOG_PLL_SYS_ENABLE_SHIFT
 (13U)

	)

8193 
	#CCM_ANALOG_PLL_SYS_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_ENABLE_MASK
)

	)

8194 
	#CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8195 
	#CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8196 
	#CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK
)

	)

8197 
	#CCM_ANALOG_PLL_SYS_BYPASS_MASK
 (0x10000U)

	)

8198 
	#CCM_ANALOG_PLL_SYS_BYPASS_SHIFT
 (16U)

	)

8199 
	#CCM_ANALOG_PLL_SYS_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_BYPASS_MASK
)

	)

8200 
	#CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8201 
	#CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8202 
	#CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK
)

	)

8203 
	#CCM_ANALOG_PLL_SYS_LOCK_MASK
 (0x80000000U)

	)

8204 
	#CCM_ANALOG_PLL_SYS_LOCK_SHIFT
 (31U)

	)

8205 
	#CCM_ANALOG_PLL_SYS_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_LOCK_MASK
)

	)

8208 
	#CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK
 (0x1U)

	)

8209 
	#CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT
 (0U)

	)

8210 
	#CCM_ANALOG_PLL_SYS_SET_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK
)

	)

8211 
	#CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK
 (0x1000U)

	)

8212 
	#CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT
 (12U)

	)

8213 
	#CCM_ANALOG_PLL_SYS_SET_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK
)

	)

8214 
	#CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK
 (0x2000U)

	)

8215 
	#CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT
 (13U)

	)

8216 
	#CCM_ANALOG_PLL_SYS_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK
)

	)

8217 
	#CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8218 
	#CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8219 
	#CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK
)

	)

8220 
	#CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK
 (0x10000U)

	)

8221 
	#CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT
 (16U)

	)

8222 
	#CCM_ANALOG_PLL_SYS_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK
)

	)

8223 
	#CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8224 
	#CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8225 
	#CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK
)

	)

8226 
	#CCM_ANALOG_PLL_SYS_SET_LOCK_MASK
 (0x80000000U)

	)

8227 
	#CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT
 (31U)

	)

8228 
	#CCM_ANALOG_PLL_SYS_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SET_LOCK_MASK
)

	)

8231 
	#CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK
 (0x1U)

	)

8232 
	#CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT
 (0U)

	)

8233 
	#CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK
)

	)

8234 
	#CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK
 (0x1000U)

	)

8235 
	#CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT
 (12U)

	)

8236 
	#CCM_ANALOG_PLL_SYS_CLR_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK
)

	)

8237 
	#CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK
 (0x2000U)

	)

8238 
	#CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT
 (13U)

	)

8239 
	#CCM_ANALOG_PLL_SYS_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK
)

	)

8240 
	#CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8241 
	#CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8242 
	#CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK
)

	)

8243 
	#CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK
 (0x10000U)

	)

8244 
	#CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT
 (16U)

	)

8245 
	#CCM_ANALOG_PLL_SYS_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK
)

	)

8246 
	#CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8247 
	#CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8248 
	#CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK
)

	)

8249 
	#CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK
 (0x80000000U)

	)

8250 
	#CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT
 (31U)

	)

8251 
	#CCM_ANALOG_PLL_SYS_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK
)

	)

8254 
	#CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK
 (0x1U)

	)

8255 
	#CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT
 (0U)

	)

8256 
	#CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK
)

	)

8257 
	#CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK
 (0x1000U)

	)

8258 
	#CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT
 (12U)

	)

8259 
	#CCM_ANALOG_PLL_SYS_TOG_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK
)

	)

8260 
	#CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK
 (0x2000U)

	)

8261 
	#CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT
 (13U)

	)

8262 
	#CCM_ANALOG_PLL_SYS_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK
)

	)

8263 
	#CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8264 
	#CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8265 
	#CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK
)

	)

8266 
	#CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK
 (0x10000U)

	)

8267 
	#CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT
 (16U)

	)

8268 
	#CCM_ANALOG_PLL_SYS_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK
)

	)

8269 
	#CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8270 
	#CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8271 
	#CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK
)

	)

8272 
	#CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK
 (0x80000000U)

	)

8273 
	#CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT
 (31U)

	)

8274 
	#CCM_ANALOG_PLL_SYS_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK
)

	)

8277 
	#CCM_ANALOG_PLL_SYS_SS_STEP_MASK
 (0x7FFFU)

	)

8278 
	#CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT
 (0U)

	)

8279 
	#CCM_ANALOG_PLL_SYS_SS_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SS_STEP_MASK
)

	)

8280 
	#CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK
 (0x8000U)

	)

8281 
	#CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT
 (15U)

	)

8282 
	#CCM_ANALOG_PLL_SYS_SS_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK
)

	)

8283 
	#CCM_ANALOG_PLL_SYS_SS_STOP_MASK
 (0xFFFF0000U)

	)

8284 
	#CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT
 (16U)

	)

8285 
	#CCM_ANALOG_PLL_SYS_SS_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_SS_STOP_MASK
)

	)

8288 
	#CCM_ANALOG_PLL_SYS_NUM_A_MASK
 (0x3FFFFFFFU)

	)

8289 
	#CCM_ANALOG_PLL_SYS_NUM_A_SHIFT
 (0U)

	)

8290 
	#CCM_ANALOG_PLL_SYS_NUM_A
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_NUM_A_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_NUM_A_MASK
)

	)

8293 
	#CCM_ANALOG_PLL_SYS_DENOM_B_MASK
 (0x3FFFFFFFU)

	)

8294 
	#CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT
 (0U)

	)

8295 
	#CCM_ANALOG_PLL_SYS_DENOM_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT
)Ë& 
CCM_ANALOG_PLL_SYS_DENOM_B_MASK
)

	)

8298 
	#CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK
 (0x7FU)

	)

8299 
	#CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT
 (0U)

	)

8300 
	#CCM_ANALOG_PLL_AUDIO_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK
)

	)

8301 
	#CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK
 (0x1000U)

	)

8302 
	#CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT
 (12U)

	)

8303 
	#CCM_ANALOG_PLL_AUDIO_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK
)

	)

8304 
	#CCM_ANALOG_PLL_AUDIO_ENABLE_MASK
 (0x2000U)

	)

8305 
	#CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT
 (13U)

	)

8306 
	#CCM_ANALOG_PLL_AUDIO_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_ENABLE_MASK
)

	)

8307 
	#CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8308 
	#CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8309 
	#CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK
)

	)

8310 
	#CCM_ANALOG_PLL_AUDIO_BYPASS_MASK
 (0x10000U)

	)

8311 
	#CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT
 (16U)

	)

8312 
	#CCM_ANALOG_PLL_AUDIO_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_BYPASS_MASK
)

	)

8313 
	#CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8314 
	#CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8315 
	#CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK
)

	)

8316 
	#CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8317 
	#CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT
 (19U)

	)

8318 
	#CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK
)

	)

8319 
	#CCM_ANALOG_PLL_AUDIO_LOCK_MASK
 (0x80000000U)

	)

8320 
	#CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT
 (31U)

	)

8321 
	#CCM_ANALOG_PLL_AUDIO_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_LOCK_MASK
)

	)

8324 
	#CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK
 (0x7FU)

	)

8325 
	#CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT
 (0U)

	)

8326 
	#CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK
)

	)

8327 
	#CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK
 (0x1000U)

	)

8328 
	#CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT
 (12U)

	)

8329 
	#CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK
)

	)

8330 
	#CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK
 (0x2000U)

	)

8331 
	#CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT
 (13U)

	)

8332 
	#CCM_ANALOG_PLL_AUDIO_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK
)

	)

8333 
	#CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8334 
	#CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8335 
	#CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK
)

	)

8336 
	#CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK
 (0x10000U)

	)

8337 
	#CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT
 (16U)

	)

8338 
	#CCM_ANALOG_PLL_AUDIO_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK
)

	)

8339 
	#CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8340 
	#CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8341 
	#CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK
)

	)

8342 
	#CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8343 
	#CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT
 (19U)

	)

8344 
	#CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK
)

	)

8345 
	#CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK
 (0x80000000U)

	)

8346 
	#CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT
 (31U)

	)

8347 
	#CCM_ANALOG_PLL_AUDIO_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK
)

	)

8350 
	#CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK
 (0x7FU)

	)

8351 
	#CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT
 (0U)

	)

8352 
	#CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK
)

	)

8353 
	#CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK
 (0x1000U)

	)

8354 
	#CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT
 (12U)

	)

8355 
	#CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK
)

	)

8356 
	#CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK
 (0x2000U)

	)

8357 
	#CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT
 (13U)

	)

8358 
	#CCM_ANALOG_PLL_AUDIO_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK
)

	)

8359 
	#CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8360 
	#CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8361 
	#CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK
)

	)

8362 
	#CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK
 (0x10000U)

	)

8363 
	#CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT
 (16U)

	)

8364 
	#CCM_ANALOG_PLL_AUDIO_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK
)

	)

8365 
	#CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8366 
	#CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8367 
	#CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK
)

	)

8368 
	#CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8369 
	#CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT
 (19U)

	)

8370 
	#CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK
)

	)

8371 
	#CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK
 (0x80000000U)

	)

8372 
	#CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT
 (31U)

	)

8373 
	#CCM_ANALOG_PLL_AUDIO_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK
)

	)

8376 
	#CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK
 (0x7FU)

	)

8377 
	#CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT
 (0U)

	)

8378 
	#CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK
)

	)

8379 
	#CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK
 (0x1000U)

	)

8380 
	#CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT
 (12U)

	)

8381 
	#CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK
)

	)

8382 
	#CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK
 (0x2000U)

	)

8383 
	#CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT
 (13U)

	)

8384 
	#CCM_ANALOG_PLL_AUDIO_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK
)

	)

8385 
	#CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8386 
	#CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8387 
	#CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK
)

	)

8388 
	#CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK
 (0x10000U)

	)

8389 
	#CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT
 (16U)

	)

8390 
	#CCM_ANALOG_PLL_AUDIO_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK
)

	)

8391 
	#CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8392 
	#CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8393 
	#CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK
)

	)

8394 
	#CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8395 
	#CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT
 (19U)

	)

8396 
	#CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK
)

	)

8397 
	#CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK
 (0x80000000U)

	)

8398 
	#CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT
 (31U)

	)

8399 
	#CCM_ANALOG_PLL_AUDIO_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK
)

	)

8402 
	#CCM_ANALOG_PLL_AUDIO_NUM_A_MASK
 (0x3FFFFFFFU)

	)

8403 
	#CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT
 (0U)

	)

8404 
	#CCM_ANALOG_PLL_AUDIO_NUM_A
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_NUM_A_MASK
)

	)

8407 
	#CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK
 (0x3FFFFFFFU)

	)

8408 
	#CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT
 (0U)

	)

8409 
	#CCM_ANALOG_PLL_AUDIO_DENOM_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT
)Ë& 
CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK
)

	)

8412 
	#CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK
 (0x7FU)

	)

8413 
	#CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT
 (0U)

	)

8414 
	#CCM_ANALOG_PLL_VIDEO_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK
)

	)

8415 
	#CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK
 (0x1000U)

	)

8416 
	#CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT
 (12U)

	)

8417 
	#CCM_ANALOG_PLL_VIDEO_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK
)

	)

8418 
	#CCM_ANALOG_PLL_VIDEO_ENABLE_MASK
 (0x2000U)

	)

8419 
	#CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT
 (13U)

	)

8420 
	#CCM_ANALOG_PLL_VIDEO_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_ENABLE_MASK
)

	)

8421 
	#CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8422 
	#CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8423 
	#CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK
)

	)

8424 
	#CCM_ANALOG_PLL_VIDEO_BYPASS_MASK
 (0x10000U)

	)

8425 
	#CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT
 (16U)

	)

8426 
	#CCM_ANALOG_PLL_VIDEO_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_BYPASS_MASK
)

	)

8427 
	#CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8428 
	#CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8429 
	#CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK
)

	)

8430 
	#CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8431 
	#CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT
 (19U)

	)

8432 
	#CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK
)

	)

8433 
	#CCM_ANALOG_PLL_VIDEO_LOCK_MASK
 (0x80000000U)

	)

8434 
	#CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT
 (31U)

	)

8435 
	#CCM_ANALOG_PLL_VIDEO_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_LOCK_MASK
)

	)

8438 
	#CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK
 (0x7FU)

	)

8439 
	#CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT
 (0U)

	)

8440 
	#CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK
)

	)

8441 
	#CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK
 (0x1000U)

	)

8442 
	#CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT
 (12U)

	)

8443 
	#CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK
)

	)

8444 
	#CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK
 (0x2000U)

	)

8445 
	#CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT
 (13U)

	)

8446 
	#CCM_ANALOG_PLL_VIDEO_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK
)

	)

8447 
	#CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8448 
	#CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8449 
	#CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK
)

	)

8450 
	#CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK
 (0x10000U)

	)

8451 
	#CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT
 (16U)

	)

8452 
	#CCM_ANALOG_PLL_VIDEO_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK
)

	)

8453 
	#CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8454 
	#CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8455 
	#CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK
)

	)

8456 
	#CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8457 
	#CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT
 (19U)

	)

8458 
	#CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK
)

	)

8459 
	#CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK
 (0x80000000U)

	)

8460 
	#CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT
 (31U)

	)

8461 
	#CCM_ANALOG_PLL_VIDEO_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK
)

	)

8464 
	#CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK
 (0x7FU)

	)

8465 
	#CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT
 (0U)

	)

8466 
	#CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK
)

	)

8467 
	#CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK
 (0x1000U)

	)

8468 
	#CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT
 (12U)

	)

8469 
	#CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK
)

	)

8470 
	#CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK
 (0x2000U)

	)

8471 
	#CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT
 (13U)

	)

8472 
	#CCM_ANALOG_PLL_VIDEO_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK
)

	)

8473 
	#CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8474 
	#CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8475 
	#CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK
)

	)

8476 
	#CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK
 (0x10000U)

	)

8477 
	#CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT
 (16U)

	)

8478 
	#CCM_ANALOG_PLL_VIDEO_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK
)

	)

8479 
	#CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8480 
	#CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8481 
	#CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK
)

	)

8482 
	#CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8483 
	#CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT
 (19U)

	)

8484 
	#CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK
)

	)

8485 
	#CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK
 (0x80000000U)

	)

8486 
	#CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT
 (31U)

	)

8487 
	#CCM_ANALOG_PLL_VIDEO_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK
)

	)

8490 
	#CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK
 (0x7FU)

	)

8491 
	#CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT
 (0U)

	)

8492 
	#CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK
)

	)

8493 
	#CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK
 (0x1000U)

	)

8494 
	#CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT
 (12U)

	)

8495 
	#CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK
)

	)

8496 
	#CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK
 (0x2000U)

	)

8497 
	#CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT
 (13U)

	)

8498 
	#CCM_ANALOG_PLL_VIDEO_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK
)

	)

8499 
	#CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8500 
	#CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8501 
	#CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK
)

	)

8502 
	#CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK
 (0x10000U)

	)

8503 
	#CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT
 (16U)

	)

8504 
	#CCM_ANALOG_PLL_VIDEO_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK
)

	)

8505 
	#CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8506 
	#CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8507 
	#CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK
)

	)

8508 
	#CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK
 (0x180000U)

	)

8509 
	#CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT
 (19U)

	)

8510 
	#CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK
)

	)

8511 
	#CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK
 (0x80000000U)

	)

8512 
	#CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT
 (31U)

	)

8513 
	#CCM_ANALOG_PLL_VIDEO_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK
)

	)

8516 
	#CCM_ANALOG_PLL_VIDEO_NUM_A_MASK
 (0x3FFFFFFFU)

	)

8517 
	#CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT
 (0U)

	)

8518 
	#CCM_ANALOG_PLL_VIDEO_NUM_A
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_NUM_A_MASK
)

	)

8521 
	#CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK
 (0x3FFFFFFFU)

	)

8522 
	#CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT
 (0U)

	)

8523 
	#CCM_ANALOG_PLL_VIDEO_DENOM_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT
)Ë& 
CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK
)

	)

8526 
	#CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK
 (0x3U)

	)

8527 
	#CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT
 (0U)

	)

8528 
	#CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK
)

	)

8529 
	#CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK
 (0xCU)

	)

8530 
	#CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT
 (2U)

	)

8531 
	#CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK
)

	)

8532 
	#CCM_ANALOG_PLL_ENET_POWERDOWN_MASK
 (0x1000U)

	)

8533 
	#CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT
 (12U)

	)

8534 
	#CCM_ANALOG_PLL_ENET_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_POWERDOWN_MASK
)

	)

8535 
	#CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK
 (0x2000U)

	)

8536 
	#CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT
 (13U)

	)

8537 
	#CCM_ANALOG_PLL_ENET_ENET1_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK
)

	)

8538 
	#CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8539 
	#CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8540 
	#CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK
)

	)

8541 
	#CCM_ANALOG_PLL_ENET_BYPASS_MASK
 (0x10000U)

	)

8542 
	#CCM_ANALOG_PLL_ENET_BYPASS_SHIFT
 (16U)

	)

8543 
	#CCM_ANALOG_PLL_ENET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_BYPASS_MASK
)

	)

8544 
	#CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8545 
	#CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8546 
	#CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK
)

	)

8547 
	#CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK
 (0x80000U)

	)

8548 
	#CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT
 (19U)

	)

8549 
	#CCM_ANALOG_PLL_ENET_ENABLE_125M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK
)

	)

8550 
	#CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK
 (0x100000U)

	)

8551 
	#CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT
 (20U)

	)

8552 
	#CCM_ANALOG_PLL_ENET_ENET2_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK
)

	)

8553 
	#CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK
 (0x200000U)

	)

8554 
	#CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT
 (21U)

	)

8555 
	#CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK
)

	)

8556 
	#CCM_ANALOG_PLL_ENET_LOCK_MASK
 (0x80000000U)

	)

8557 
	#CCM_ANALOG_PLL_ENET_LOCK_SHIFT
 (31U)

	)

8558 
	#CCM_ANALOG_PLL_ENET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_LOCK_MASK
)

	)

8561 
	#CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK
 (0x3U)

	)

8562 
	#CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT
 (0U)

	)

8563 
	#CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK
)

	)

8564 
	#CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK
 (0xCU)

	)

8565 
	#CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT
 (2U)

	)

8566 
	#CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK
)

	)

8567 
	#CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK
 (0x1000U)

	)

8568 
	#CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT
 (12U)

	)

8569 
	#CCM_ANALOG_PLL_ENET_SET_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK
)

	)

8570 
	#CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK
 (0x2000U)

	)

8571 
	#CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT
 (13U)

	)

8572 
	#CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK
)

	)

8573 
	#CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8574 
	#CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8575 
	#CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK
)

	)

8576 
	#CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK
 (0x10000U)

	)

8577 
	#CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT
 (16U)

	)

8578 
	#CCM_ANALOG_PLL_ENET_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK
)

	)

8579 
	#CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8580 
	#CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8581 
	#CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK
)

	)

8582 
	#CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK
 (0x80000U)

	)

8583 
	#CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT
 (19U)

	)

8584 
	#CCM_ANALOG_PLL_ENET_SET_ENABLE_125M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK
)

	)

8585 
	#CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK
 (0x100000U)

	)

8586 
	#CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT
 (20U)

	)

8587 
	#CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK
)

	)

8588 
	#CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK
 (0x200000U)

	)

8589 
	#CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT
 (21U)

	)

8590 
	#CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK
)

	)

8591 
	#CCM_ANALOG_PLL_ENET_SET_LOCK_MASK
 (0x80000000U)

	)

8592 
	#CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT
 (31U)

	)

8593 
	#CCM_ANALOG_PLL_ENET_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_SET_LOCK_MASK
)

	)

8596 
	#CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK
 (0x3U)

	)

8597 
	#CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT
 (0U)

	)

8598 
	#CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK
)

	)

8599 
	#CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK
 (0xCU)

	)

8600 
	#CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT
 (2U)

	)

8601 
	#CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK
)

	)

8602 
	#CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK
 (0x1000U)

	)

8603 
	#CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT
 (12U)

	)

8604 
	#CCM_ANALOG_PLL_ENET_CLR_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK
)

	)

8605 
	#CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK
 (0x2000U)

	)

8606 
	#CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT
 (13U)

	)

8607 
	#CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK
)

	)

8608 
	#CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8609 
	#CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8610 
	#CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK
)

	)

8611 
	#CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK
 (0x10000U)

	)

8612 
	#CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT
 (16U)

	)

8613 
	#CCM_ANALOG_PLL_ENET_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK
)

	)

8614 
	#CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8615 
	#CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8616 
	#CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK
)

	)

8617 
	#CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK
 (0x80000U)

	)

8618 
	#CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT
 (19U)

	)

8619 
	#CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK
)

	)

8620 
	#CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK
 (0x100000U)

	)

8621 
	#CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT
 (20U)

	)

8622 
	#CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK
)

	)

8623 
	#CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK
 (0x200000U)

	)

8624 
	#CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT
 (21U)

	)

8625 
	#CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK
)

	)

8626 
	#CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK
 (0x80000000U)

	)

8627 
	#CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT
 (31U)

	)

8628 
	#CCM_ANALOG_PLL_ENET_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK
)

	)

8631 
	#CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK
 (0x3U)

	)

8632 
	#CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT
 (0U)

	)

8633 
	#CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK
)

	)

8634 
	#CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK
 (0xCU)

	)

8635 
	#CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT
 (2U)

	)

8636 
	#CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK
)

	)

8637 
	#CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK
 (0x1000U)

	)

8638 
	#CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT
 (12U)

	)

8639 
	#CCM_ANALOG_PLL_ENET_TOG_POWERDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK
)

	)

8640 
	#CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK
 (0x2000U)

	)

8641 
	#CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT
 (13U)

	)

8642 
	#CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK
)

	)

8643 
	#CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK
 (0xC000U)

	)

8644 
	#CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT
 (14U)

	)

8645 
	#CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK
)

	)

8646 
	#CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK
 (0x10000U)

	)

8647 
	#CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT
 (16U)

	)

8648 
	#CCM_ANALOG_PLL_ENET_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK
)

	)

8649 
	#CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK
 (0x40000U)

	)

8650 
	#CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT
 (18U)

	)

8651 
	#CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK
)

	)

8652 
	#CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK
 (0x80000U)

	)

8653 
	#CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT
 (19U)

	)

8654 
	#CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK
)

	)

8655 
	#CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK
 (0x100000U)

	)

8656 
	#CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT
 (20U)

	)

8657 
	#CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK
)

	)

8658 
	#CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK
 (0x200000U)

	)

8659 
	#CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT
 (21U)

	)

8660 
	#CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK
)

	)

8661 
	#CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK
 (0x80000000U)

	)

8662 
	#CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT
 (31U)

	)

8663 
	#CCM_ANALOG_PLL_ENET_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT
)Ë& 
CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK
)

	)

8666 
	#CCM_ANALOG_PFD_480_PFD0_FRAC_MASK
 (0x3FU)

	)

8667 
	#CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT
 (0U)

	)

8668 
	#CCM_ANALOG_PFD_480_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD0_FRAC_MASK
)

	)

8669 
	#CCM_ANALOG_PFD_480_PFD0_STABLE_MASK
 (0x40U)

	)

8670 
	#CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT
 (6U)

	)

8671 
	#CCM_ANALOG_PFD_480_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD0_STABLE_MASK
)

	)

8672 
	#CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK
 (0x80U)

	)

8673 
	#CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT
 (7U)

	)

8674 
	#CCM_ANALOG_PFD_480_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK
)

	)

8675 
	#CCM_ANALOG_PFD_480_PFD1_FRAC_MASK
 (0x3F00U)

	)

8676 
	#CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT
 (8U)

	)

8677 
	#CCM_ANALOG_PFD_480_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD1_FRAC_MASK
)

	)

8678 
	#CCM_ANALOG_PFD_480_PFD1_STABLE_MASK
 (0x4000U)

	)

8679 
	#CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT
 (14U)

	)

8680 
	#CCM_ANALOG_PFD_480_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD1_STABLE_MASK
)

	)

8681 
	#CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8682 
	#CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT
 (15U)

	)

8683 
	#CCM_ANALOG_PFD_480_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK
)

	)

8684 
	#CCM_ANALOG_PFD_480_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8685 
	#CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT
 (16U)

	)

8686 
	#CCM_ANALOG_PFD_480_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD2_FRAC_MASK
)

	)

8687 
	#CCM_ANALOG_PFD_480_PFD2_STABLE_MASK
 (0x400000U)

	)

8688 
	#CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT
 (22U)

	)

8689 
	#CCM_ANALOG_PFD_480_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD2_STABLE_MASK
)

	)

8690 
	#CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8691 
	#CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT
 (23U)

	)

8692 
	#CCM_ANALOG_PFD_480_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK
)

	)

8693 
	#CCM_ANALOG_PFD_480_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8694 
	#CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT
 (24U)

	)

8695 
	#CCM_ANALOG_PFD_480_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD3_FRAC_MASK
)

	)

8696 
	#CCM_ANALOG_PFD_480_PFD3_STABLE_MASK
 (0x40000000U)

	)

8697 
	#CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT
 (30U)

	)

8698 
	#CCM_ANALOG_PFD_480_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD3_STABLE_MASK
)

	)

8699 
	#CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8700 
	#CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT
 (31U)

	)

8701 
	#CCM_ANALOG_PFD_480_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK
)

	)

8704 
	#CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK
 (0x3FU)

	)

8705 
	#CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT
 (0U)

	)

8706 
	#CCM_ANALOG_PFD_480_SET_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK
)

	)

8707 
	#CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK
 (0x40U)

	)

8708 
	#CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT
 (6U)

	)

8709 
	#CCM_ANALOG_PFD_480_SET_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK
)

	)

8710 
	#CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK
 (0x80U)

	)

8711 
	#CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT
 (7U)

	)

8712 
	#CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK
)

	)

8713 
	#CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK
 (0x3F00U)

	)

8714 
	#CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT
 (8U)

	)

8715 
	#CCM_ANALOG_PFD_480_SET_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK
)

	)

8716 
	#CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK
 (0x4000U)

	)

8717 
	#CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT
 (14U)

	)

8718 
	#CCM_ANALOG_PFD_480_SET_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK
)

	)

8719 
	#CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8720 
	#CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT
 (15U)

	)

8721 
	#CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK
)

	)

8722 
	#CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8723 
	#CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT
 (16U)

	)

8724 
	#CCM_ANALOG_PFD_480_SET_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK
)

	)

8725 
	#CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK
 (0x400000U)

	)

8726 
	#CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT
 (22U)

	)

8727 
	#CCM_ANALOG_PFD_480_SET_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK
)

	)

8728 
	#CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8729 
	#CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT
 (23U)

	)

8730 
	#CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK
)

	)

8731 
	#CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8732 
	#CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT
 (24U)

	)

8733 
	#CCM_ANALOG_PFD_480_SET_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK
)

	)

8734 
	#CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK
 (0x40000000U)

	)

8735 
	#CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT
 (30U)

	)

8736 
	#CCM_ANALOG_PFD_480_SET_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK
)

	)

8737 
	#CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8738 
	#CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT
 (31U)

	)

8739 
	#CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK
)

	)

8742 
	#CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK
 (0x3FU)

	)

8743 
	#CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT
 (0U)

	)

8744 
	#CCM_ANALOG_PFD_480_CLR_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK
)

	)

8745 
	#CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK
 (0x40U)

	)

8746 
	#CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT
 (6U)

	)

8747 
	#CCM_ANALOG_PFD_480_CLR_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK
)

	)

8748 
	#CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK
 (0x80U)

	)

8749 
	#CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT
 (7U)

	)

8750 
	#CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK
)

	)

8751 
	#CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK
 (0x3F00U)

	)

8752 
	#CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT
 (8U)

	)

8753 
	#CCM_ANALOG_PFD_480_CLR_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK
)

	)

8754 
	#CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK
 (0x4000U)

	)

8755 
	#CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT
 (14U)

	)

8756 
	#CCM_ANALOG_PFD_480_CLR_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK
)

	)

8757 
	#CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8758 
	#CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT
 (15U)

	)

8759 
	#CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK
)

	)

8760 
	#CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8761 
	#CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT
 (16U)

	)

8762 
	#CCM_ANALOG_PFD_480_CLR_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK
)

	)

8763 
	#CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK
 (0x400000U)

	)

8764 
	#CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT
 (22U)

	)

8765 
	#CCM_ANALOG_PFD_480_CLR_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK
)

	)

8766 
	#CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8767 
	#CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT
 (23U)

	)

8768 
	#CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK
)

	)

8769 
	#CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8770 
	#CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT
 (24U)

	)

8771 
	#CCM_ANALOG_PFD_480_CLR_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK
)

	)

8772 
	#CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK
 (0x40000000U)

	)

8773 
	#CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT
 (30U)

	)

8774 
	#CCM_ANALOG_PFD_480_CLR_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK
)

	)

8775 
	#CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8776 
	#CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT
 (31U)

	)

8777 
	#CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK
)

	)

8780 
	#CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK
 (0x3FU)

	)

8781 
	#CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT
 (0U)

	)

8782 
	#CCM_ANALOG_PFD_480_TOG_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK
)

	)

8783 
	#CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK
 (0x40U)

	)

8784 
	#CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT
 (6U)

	)

8785 
	#CCM_ANALOG_PFD_480_TOG_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK
)

	)

8786 
	#CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK
 (0x80U)

	)

8787 
	#CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT
 (7U)

	)

8788 
	#CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK
)

	)

8789 
	#CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK
 (0x3F00U)

	)

8790 
	#CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT
 (8U)

	)

8791 
	#CCM_ANALOG_PFD_480_TOG_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK
)

	)

8792 
	#CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK
 (0x4000U)

	)

8793 
	#CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT
 (14U)

	)

8794 
	#CCM_ANALOG_PFD_480_TOG_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK
)

	)

8795 
	#CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8796 
	#CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT
 (15U)

	)

8797 
	#CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK
)

	)

8798 
	#CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8799 
	#CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT
 (16U)

	)

8800 
	#CCM_ANALOG_PFD_480_TOG_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK
)

	)

8801 
	#CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK
 (0x400000U)

	)

8802 
	#CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT
 (22U)

	)

8803 
	#CCM_ANALOG_PFD_480_TOG_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK
)

	)

8804 
	#CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8805 
	#CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT
 (23U)

	)

8806 
	#CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK
)

	)

8807 
	#CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8808 
	#CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT
 (24U)

	)

8809 
	#CCM_ANALOG_PFD_480_TOG_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK
)

	)

8810 
	#CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK
 (0x40000000U)

	)

8811 
	#CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT
 (30U)

	)

8812 
	#CCM_ANALOG_PFD_480_TOG_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK
)

	)

8813 
	#CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8814 
	#CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT
 (31U)

	)

8815 
	#CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK
)

	)

8818 
	#CCM_ANALOG_PFD_528_PFD0_FRAC_MASK
 (0x3FU)

	)

8819 
	#CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT
 (0U)

	)

8820 
	#CCM_ANALOG_PFD_528_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD0_FRAC_MASK
)

	)

8821 
	#CCM_ANALOG_PFD_528_PFD0_STABLE_MASK
 (0x40U)

	)

8822 
	#CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT
 (6U)

	)

8823 
	#CCM_ANALOG_PFD_528_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD0_STABLE_MASK
)

	)

8824 
	#CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK
 (0x80U)

	)

8825 
	#CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT
 (7U)

	)

8826 
	#CCM_ANALOG_PFD_528_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK
)

	)

8827 
	#CCM_ANALOG_PFD_528_PFD1_FRAC_MASK
 (0x3F00U)

	)

8828 
	#CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT
 (8U)

	)

8829 
	#CCM_ANALOG_PFD_528_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD1_FRAC_MASK
)

	)

8830 
	#CCM_ANALOG_PFD_528_PFD1_STABLE_MASK
 (0x4000U)

	)

8831 
	#CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT
 (14U)

	)

8832 
	#CCM_ANALOG_PFD_528_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD1_STABLE_MASK
)

	)

8833 
	#CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8834 
	#CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT
 (15U)

	)

8835 
	#CCM_ANALOG_PFD_528_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK
)

	)

8836 
	#CCM_ANALOG_PFD_528_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8837 
	#CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT
 (16U)

	)

8838 
	#CCM_ANALOG_PFD_528_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD2_FRAC_MASK
)

	)

8839 
	#CCM_ANALOG_PFD_528_PFD2_STABLE_MASK
 (0x400000U)

	)

8840 
	#CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT
 (22U)

	)

8841 
	#CCM_ANALOG_PFD_528_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD2_STABLE_MASK
)

	)

8842 
	#CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8843 
	#CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT
 (23U)

	)

8844 
	#CCM_ANALOG_PFD_528_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK
)

	)

8845 
	#CCM_ANALOG_PFD_528_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8846 
	#CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT
 (24U)

	)

8847 
	#CCM_ANALOG_PFD_528_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD3_FRAC_MASK
)

	)

8848 
	#CCM_ANALOG_PFD_528_PFD3_STABLE_MASK
 (0x40000000U)

	)

8849 
	#CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT
 (30U)

	)

8850 
	#CCM_ANALOG_PFD_528_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD3_STABLE_MASK
)

	)

8851 
	#CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8852 
	#CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT
 (31U)

	)

8853 
	#CCM_ANALOG_PFD_528_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK
)

	)

8856 
	#CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK
 (0x3FU)

	)

8857 
	#CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT
 (0U)

	)

8858 
	#CCM_ANALOG_PFD_528_SET_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK
)

	)

8859 
	#CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK
 (0x40U)

	)

8860 
	#CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT
 (6U)

	)

8861 
	#CCM_ANALOG_PFD_528_SET_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK
)

	)

8862 
	#CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK
 (0x80U)

	)

8863 
	#CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT
 (7U)

	)

8864 
	#CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK
)

	)

8865 
	#CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK
 (0x3F00U)

	)

8866 
	#CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT
 (8U)

	)

8867 
	#CCM_ANALOG_PFD_528_SET_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK
)

	)

8868 
	#CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK
 (0x4000U)

	)

8869 
	#CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT
 (14U)

	)

8870 
	#CCM_ANALOG_PFD_528_SET_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK
)

	)

8871 
	#CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8872 
	#CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT
 (15U)

	)

8873 
	#CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK
)

	)

8874 
	#CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8875 
	#CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT
 (16U)

	)

8876 
	#CCM_ANALOG_PFD_528_SET_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK
)

	)

8877 
	#CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK
 (0x400000U)

	)

8878 
	#CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT
 (22U)

	)

8879 
	#CCM_ANALOG_PFD_528_SET_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK
)

	)

8880 
	#CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8881 
	#CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT
 (23U)

	)

8882 
	#CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK
)

	)

8883 
	#CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8884 
	#CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT
 (24U)

	)

8885 
	#CCM_ANALOG_PFD_528_SET_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK
)

	)

8886 
	#CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK
 (0x40000000U)

	)

8887 
	#CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT
 (30U)

	)

8888 
	#CCM_ANALOG_PFD_528_SET_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK
)

	)

8889 
	#CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8890 
	#CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT
 (31U)

	)

8891 
	#CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK
)

	)

8894 
	#CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK
 (0x3FU)

	)

8895 
	#CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT
 (0U)

	)

8896 
	#CCM_ANALOG_PFD_528_CLR_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK
)

	)

8897 
	#CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK
 (0x40U)

	)

8898 
	#CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT
 (6U)

	)

8899 
	#CCM_ANALOG_PFD_528_CLR_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK
)

	)

8900 
	#CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK
 (0x80U)

	)

8901 
	#CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT
 (7U)

	)

8902 
	#CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK
)

	)

8903 
	#CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK
 (0x3F00U)

	)

8904 
	#CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT
 (8U)

	)

8905 
	#CCM_ANALOG_PFD_528_CLR_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK
)

	)

8906 
	#CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK
 (0x4000U)

	)

8907 
	#CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT
 (14U)

	)

8908 
	#CCM_ANALOG_PFD_528_CLR_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK
)

	)

8909 
	#CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8910 
	#CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT
 (15U)

	)

8911 
	#CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK
)

	)

8912 
	#CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8913 
	#CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT
 (16U)

	)

8914 
	#CCM_ANALOG_PFD_528_CLR_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK
)

	)

8915 
	#CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK
 (0x400000U)

	)

8916 
	#CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT
 (22U)

	)

8917 
	#CCM_ANALOG_PFD_528_CLR_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK
)

	)

8918 
	#CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8919 
	#CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT
 (23U)

	)

8920 
	#CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK
)

	)

8921 
	#CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8922 
	#CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT
 (24U)

	)

8923 
	#CCM_ANALOG_PFD_528_CLR_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK
)

	)

8924 
	#CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK
 (0x40000000U)

	)

8925 
	#CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT
 (30U)

	)

8926 
	#CCM_ANALOG_PFD_528_CLR_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK
)

	)

8927 
	#CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8928 
	#CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT
 (31U)

	)

8929 
	#CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK
)

	)

8932 
	#CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK
 (0x3FU)

	)

8933 
	#CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT
 (0U)

	)

8934 
	#CCM_ANALOG_PFD_528_TOG_PFD0_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK
)

	)

8935 
	#CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK
 (0x40U)

	)

8936 
	#CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT
 (6U)

	)

8937 
	#CCM_ANALOG_PFD_528_TOG_PFD0_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK
)

	)

8938 
	#CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK
 (0x80U)

	)

8939 
	#CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT
 (7U)

	)

8940 
	#CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK
)

	)

8941 
	#CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK
 (0x3F00U)

	)

8942 
	#CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT
 (8U)

	)

8943 
	#CCM_ANALOG_PFD_528_TOG_PFD1_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK
)

	)

8944 
	#CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK
 (0x4000U)

	)

8945 
	#CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT
 (14U)

	)

8946 
	#CCM_ANALOG_PFD_528_TOG_PFD1_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK
)

	)

8947 
	#CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK
 (0x8000U)

	)

8948 
	#CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT
 (15U)

	)

8949 
	#CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK
)

	)

8950 
	#CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK
 (0x3F0000U)

	)

8951 
	#CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT
 (16U)

	)

8952 
	#CCM_ANALOG_PFD_528_TOG_PFD2_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK
)

	)

8953 
	#CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK
 (0x400000U)

	)

8954 
	#CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT
 (22U)

	)

8955 
	#CCM_ANALOG_PFD_528_TOG_PFD2_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK
)

	)

8956 
	#CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK
 (0x800000U)

	)

8957 
	#CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT
 (23U)

	)

8958 
	#CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK
)

	)

8959 
	#CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK
 (0x3F000000U)

	)

8960 
	#CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT
 (24U)

	)

8961 
	#CCM_ANALOG_PFD_528_TOG_PFD3_FRAC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK
)

	)

8962 
	#CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK
 (0x40000000U)

	)

8963 
	#CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT
 (30U)

	)

8964 
	#CCM_ANALOG_PFD_528_TOG_PFD3_STABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK
)

	)

8965 
	#CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK
 (0x80000000U)

	)

8966 
	#CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT
 (31U)

	)

8967 
	#CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT
)Ë& 
CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK
)

	)

8970 
	#CCM_ANALOG_MISC0_REFTOP_PWD_MASK
 (0x1U)

	)

8971 
	#CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT
 (0U)

	)

8972 
	#CCM_ANALOG_MISC0_REFTOP_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_REFTOP_PWD_MASK
)

	)

8973 
	#CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK
 (0x8U)

	)

8974 
	#CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT
 (3U)

	)

8975 
	#CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT
)Ë& 
CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK
)

	)

8976 
	#CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK
 (0x70U)

	)

8977 
	#CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT
 (4U)

	)

8978 
	#CCM_ANALOG_MISC0_REFTOP_VBGADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT
)Ë& 
CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK
)

	)

8979 
	#CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK
 (0x80U)

	)

8980 
	#CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT
 (7U)

	)

8981 
	#CCM_ANALOG_MISC0_REFTOP_VBGUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT
)Ë& 
CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK
)

	)

8982 
	#CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK
 (0xC00U)

	)

8983 
	#CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT
 (10U)

	)

8984 
	#CCM_ANALOG_MISC0_STOP_MODE_CONFIG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT
)Ë& 
CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK
)

	)

8985 
	#CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_MASK
 (0x1000U)

	)

8986 
	#CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_SHIFT
 (12U)

	)

8987 
	#CCM_ANALOG_MISC0_DISCON_HIGH_SNVS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_SHIFT
)Ë& 
CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_MASK
)

	)

8988 
	#CCM_ANALOG_MISC0_OSC_I_MASK
 (0x6000U)

	)

8989 
	#CCM_ANALOG_MISC0_OSC_I_SHIFT
 (13U)

	)

8990 
	#CCM_ANALOG_MISC0_OSC_I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_OSC_I_SHIFT
)Ë& 
CCM_ANALOG_MISC0_OSC_I_MASK
)

	)

8991 
	#CCM_ANALOG_MISC0_OSC_XTALOK_MASK
 (0x8000U)

	)

8992 
	#CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT
 (15U)

	)

8993 
	#CCM_ANALOG_MISC0_OSC_XTALOK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT
)Ë& 
CCM_ANALOG_MISC0_OSC_XTALOK_MASK
)

	)

8994 
	#CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK
 (0x10000U)

	)

8995 
	#CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT
 (16U)

	)

8996 
	#CCM_ANALOG_MISC0_OSC_XTALOK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK
)

	)

8997 
	#CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK
 (0x2000000U)

	)

8998 
	#CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT
 (25U)

	)

8999 
	#CCM_ANALOG_MISC0_CLKGATE_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK
)

	)

9000 
	#CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK
 (0x1C000000U)

	)

9001 
	#CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT
 (26U)

	)

9002 
	#CCM_ANALOG_MISC0_CLKGATE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK
)

	)

9003 
	#CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK
 (0x20000000U)

	)

9004 
	#CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT
 (29U)

	)

9005 
	#CCM_ANALOG_MISC0_RTC_XTAL_SOURCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT
)Ë& 
CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK
)

	)

9006 
	#CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK
 (0x40000000U)

	)

9007 
	#CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT
 (30U)

	)

9008 
	#CCM_ANALOG_MISC0_XTAL_24M_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK
)

	)

9009 
	#CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK
 (0x80000000U)

	)

9010 
	#CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT
 (31U)

	)

9011 
	#CCM_ANALOG_MISC0_VID_PLL_PREDIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT
)Ë& 
CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK
)

	)

9014 
	#CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK
 (0x1U)

	)

9015 
	#CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT
 (0U)

	)

9016 
	#CCM_ANALOG_MISC0_SET_REFTOP_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK
)

	)

9017 
	#CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK
 (0x8U)

	)

9018 
	#CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT
 (3U)

	)

9019 
	#CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK
)

	)

9020 
	#CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK
 (0x70U)

	)

9021 
	#CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT
 (4U)

	)

9022 
	#CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK
)

	)

9023 
	#CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK
 (0x80U)

	)

9024 
	#CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT
 (7U)

	)

9025 
	#CCM_ANALOG_MISC0_SET_REFTOP_VBGUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK
)

	)

9026 
	#CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK
 (0xC00U)

	)

9027 
	#CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT
 (10U)

	)

9028 
	#CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK
)

	)

9029 
	#CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_MASK
 (0x1000U)

	)

9030 
	#CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_SHIFT
 (12U)

	)

9031 
	#CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_MASK
)

	)

9032 
	#CCM_ANALOG_MISC0_SET_OSC_I_MASK
 (0x6000U)

	)

9033 
	#CCM_ANALOG_MISC0_SET_OSC_I_SHIFT
 (13U)

	)

9034 
	#CCM_ANALOG_MISC0_SET_OSC_I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_OSC_I_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_OSC_I_MASK
)

	)

9035 
	#CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK
 (0x8000U)

	)

9036 
	#CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT
 (15U)

	)

9037 
	#CCM_ANALOG_MISC0_SET_OSC_XTALOK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK
)

	)

9038 
	#CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK
 (0x10000U)

	)

9039 
	#CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT
 (16U)

	)

9040 
	#CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK
)

	)

9041 
	#CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK
 (0x2000000U)

	)

9042 
	#CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT
 (25U)

	)

9043 
	#CCM_ANALOG_MISC0_SET_CLKGATE_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK
)

	)

9044 
	#CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK
 (0x1C000000U)

	)

9045 
	#CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT
 (26U)

	)

9046 
	#CCM_ANALOG_MISC0_SET_CLKGATE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK
)

	)

9047 
	#CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK
 (0x20000000U)

	)

9048 
	#CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT
 (29U)

	)

9049 
	#CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK
)

	)

9050 
	#CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK
 (0x40000000U)

	)

9051 
	#CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT
 (30U)

	)

9052 
	#CCM_ANALOG_MISC0_SET_XTAL_24M_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK
)

	)

9053 
	#CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK
 (0x80000000U)

	)

9054 
	#CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT
 (31U)

	)

9055 
	#CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT
)Ë& 
CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK
)

	)

9058 
	#CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK
 (0x1U)

	)

9059 
	#CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT
 (0U)

	)

9060 
	#CCM_ANALOG_MISC0_CLR_REFTOP_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK
)

	)

9061 
	#CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK
 (0x8U)

	)

9062 
	#CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT
 (3U)

	)

9063 
	#CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK
)

	)

9064 
	#CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK
 (0x70U)

	)

9065 
	#CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT
 (4U)

	)

9066 
	#CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK
)

	)

9067 
	#CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK
 (0x80U)

	)

9068 
	#CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT
 (7U)

	)

9069 
	#CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK
)

	)

9070 
	#CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK
 (0xC00U)

	)

9071 
	#CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT
 (10U)

	)

9072 
	#CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK
)

	)

9073 
	#CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_MASK
 (0x1000U)

	)

9074 
	#CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT
 (12U)

	)

9075 
	#CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_MASK
)

	)

9076 
	#CCM_ANALOG_MISC0_CLR_OSC_I_MASK
 (0x6000U)

	)

9077 
	#CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT
 (13U)

	)

9078 
	#CCM_ANALOG_MISC0_CLR_OSC_I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_OSC_I_MASK
)

	)

9079 
	#CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK
 (0x8000U)

	)

9080 
	#CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT
 (15U)

	)

9081 
	#CCM_ANALOG_MISC0_CLR_OSC_XTALOK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK
)

	)

9082 
	#CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK
 (0x10000U)

	)

9083 
	#CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT
 (16U)

	)

9084 
	#CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK
)

	)

9085 
	#CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK
 (0x2000000U)

	)

9086 
	#CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT
 (25U)

	)

9087 
	#CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK
)

	)

9088 
	#CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK
 (0x1C000000U)

	)

9089 
	#CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT
 (26U)

	)

9090 
	#CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK
)

	)

9091 
	#CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK
 (0x20000000U)

	)

9092 
	#CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT
 (29U)

	)

9093 
	#CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK
)

	)

9094 
	#CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK
 (0x40000000U)

	)

9095 
	#CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT
 (30U)

	)

9096 
	#CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK
)

	)

9097 
	#CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK
 (0x80000000U)

	)

9098 
	#CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT
 (31U)

	)

9099 
	#CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT
)Ë& 
CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK
)

	)

9102 
	#CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK
 (0x1U)

	)

9103 
	#CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT
 (0U)

	)

9104 
	#CCM_ANALOG_MISC0_TOG_REFTOP_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK
)

	)

9105 
	#CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK
 (0x8U)

	)

9106 
	#CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT
 (3U)

	)

9107 
	#CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK
)

	)

9108 
	#CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK
 (0x70U)

	)

9109 
	#CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT
 (4U)

	)

9110 
	#CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK
)

	)

9111 
	#CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK
 (0x80U)

	)

9112 
	#CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT
 (7U)

	)

9113 
	#CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK
)

	)

9114 
	#CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK
 (0xC00U)

	)

9115 
	#CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT
 (10U)

	)

9116 
	#CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK
)

	)

9117 
	#CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_MASK
 (0x1000U)

	)

9118 
	#CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT
 (12U)

	)

9119 
	#CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_MASK
)

	)

9120 
	#CCM_ANALOG_MISC0_TOG_OSC_I_MASK
 (0x6000U)

	)

9121 
	#CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT
 (13U)

	)

9122 
	#CCM_ANALOG_MISC0_TOG_OSC_I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_OSC_I_MASK
)

	)

9123 
	#CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK
 (0x8000U)

	)

9124 
	#CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT
 (15U)

	)

9125 
	#CCM_ANALOG_MISC0_TOG_OSC_XTALOK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK
)

	)

9126 
	#CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK
 (0x10000U)

	)

9127 
	#CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT
 (16U)

	)

9128 
	#CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK
)

	)

9129 
	#CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK
 (0x2000000U)

	)

9130 
	#CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT
 (25U)

	)

9131 
	#CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK
)

	)

9132 
	#CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK
 (0x1C000000U)

	)

9133 
	#CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT
 (26U)

	)

9134 
	#CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK
)

	)

9135 
	#CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK
 (0x20000000U)

	)

9136 
	#CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT
 (29U)

	)

9137 
	#CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK
)

	)

9138 
	#CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK
 (0x40000000U)

	)

9139 
	#CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT
 (30U)

	)

9140 
	#CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK
)

	)

9141 
	#CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK
 (0x80000000U)

	)

9142 
	#CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT
 (31U)

	)

9143 
	#CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT
)Ë& 
CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK
)

	)

9146 
	#CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK
 (0x1FU)

	)

9147 
	#CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT
 (0U)

	)

9148 
	#CCM_ANALOG_MISC1_LVDS1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT
)Ë& 
CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK
)

	)

9149 
	#CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK
 (0x400U)

	)

9150 
	#CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT
 (10U)

	)

9151 
	#CCM_ANALOG_MISC1_LVDSCLK1_OBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK
)

	)

9152 
	#CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK
 (0x1000U)

	)

9153 
	#CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT
 (12U)

	)

9154 
	#CCM_ANALOG_MISC1_LVDSCLK1_IBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK
)

	)

9155 
	#CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK
 (0x10000U)

	)

9156 
	#CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT
 (16U)

	)

9157 
	#CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK
)

	)

9158 
	#CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK
 (0x20000U)

	)

9159 
	#CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT
 (17U)

	)

9160 
	#CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK
)

	)

9161 
	#CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK
 (0x8000000U)

	)

9162 
	#CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT
 (27U)

	)

9163 
	#CCM_ANALOG_MISC1_IRQ_TEMPPANIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT
)Ë& 
CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK
)

	)

9164 
	#CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK
 (0x10000000U)

	)

9165 
	#CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT
 (28U)

	)

9166 
	#CCM_ANALOG_MISC1_IRQ_TEMPLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT
)Ë& 
CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK
)

	)

9167 
	#CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK
 (0x20000000U)

	)

9168 
	#CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT
 (29U)

	)

9169 
	#CCM_ANALOG_MISC1_IRQ_TEMPHIGH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT
)Ë& 
CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK
)

	)

9170 
	#CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK
 (0x40000000U)

	)

9171 
	#CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT
 (30U)

	)

9172 
	#CCM_ANALOG_MISC1_IRQ_ANA_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK
)

	)

9173 
	#CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK
 (0x80000000U)

	)

9174 
	#CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT
 (31U)

	)

9175 
	#CCM_ANALOG_MISC1_IRQ_DIG_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK
)

	)

9178 
	#CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK
 (0x1FU)

	)

9179 
	#CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT
 (0U)

	)

9180 
	#CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK
)

	)

9181 
	#CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK
 (0x400U)

	)

9182 
	#CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT
 (10U)

	)

9183 
	#CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK
)

	)

9184 
	#CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK
 (0x1000U)

	)

9185 
	#CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT
 (12U)

	)

9186 
	#CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK
)

	)

9187 
	#CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK
 (0x10000U)

	)

9188 
	#CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT
 (16U)

	)

9189 
	#CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK
)

	)

9190 
	#CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK
 (0x20000U)

	)

9191 
	#CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT
 (17U)

	)

9192 
	#CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK
)

	)

9193 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK
 (0x8000000U)

	)

9194 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT
 (27U)

	)

9195 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK
)

	)

9196 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK
 (0x10000000U)

	)

9197 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT
 (28U)

	)

9198 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK
)

	)

9199 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK
 (0x20000000U)

	)

9200 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT
 (29U)

	)

9201 
	#CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK
)

	)

9202 
	#CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK
 (0x40000000U)

	)

9203 
	#CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT
 (30U)

	)

9204 
	#CCM_ANALOG_MISC1_SET_IRQ_ANA_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK
)

	)

9205 
	#CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK
 (0x80000000U)

	)

9206 
	#CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT
 (31U)

	)

9207 
	#CCM_ANALOG_MISC1_SET_IRQ_DIG_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK
)

	)

9210 
	#CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK
 (0x1FU)

	)

9211 
	#CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT
 (0U)

	)

9212 
	#CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK
)

	)

9213 
	#CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK
 (0x400U)

	)

9214 
	#CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT
 (10U)

	)

9215 
	#CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK
)

	)

9216 
	#CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK
 (0x1000U)

	)

9217 
	#CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT
 (12U)

	)

9218 
	#CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK
)

	)

9219 
	#CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK
 (0x10000U)

	)

9220 
	#CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT
 (16U)

	)

9221 
	#CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK
)

	)

9222 
	#CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK
 (0x20000U)

	)

9223 
	#CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT
 (17U)

	)

9224 
	#CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK
)

	)

9225 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK
 (0x8000000U)

	)

9226 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT
 (27U)

	)

9227 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK
)

	)

9228 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK
 (0x10000000U)

	)

9229 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT
 (28U)

	)

9230 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK
)

	)

9231 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK
 (0x20000000U)

	)

9232 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT
 (29U)

	)

9233 
	#CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK
)

	)

9234 
	#CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK
 (0x40000000U)

	)

9235 
	#CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT
 (30U)

	)

9236 
	#CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK
)

	)

9237 
	#CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK
 (0x80000000U)

	)

9238 
	#CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT
 (31U)

	)

9239 
	#CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK
)

	)

9242 
	#CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK
 (0x1FU)

	)

9243 
	#CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT
 (0U)

	)

9244 
	#CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK
)

	)

9245 
	#CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK
 (0x400U)

	)

9246 
	#CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT
 (10U)

	)

9247 
	#CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK
)

	)

9248 
	#CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK
 (0x1000U)

	)

9249 
	#CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT
 (12U)

	)

9250 
	#CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK
)

	)

9251 
	#CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK
 (0x10000U)

	)

9252 
	#CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT
 (16U)

	)

9253 
	#CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK
)

	)

9254 
	#CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK
 (0x20000U)

	)

9255 
	#CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT
 (17U)

	)

9256 
	#CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK
)

	)

9257 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK
 (0x8000000U)

	)

9258 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT
 (27U)

	)

9259 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK
)

	)

9260 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK
 (0x10000000U)

	)

9261 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT
 (28U)

	)

9262 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK
)

	)

9263 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK
 (0x20000000U)

	)

9264 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT
 (29U)

	)

9265 
	#CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK
)

	)

9266 
	#CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK
 (0x40000000U)

	)

9267 
	#CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT
 (30U)

	)

9268 
	#CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK
)

	)

9269 
	#CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK
 (0x80000000U)

	)

9270 
	#CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT
 (31U)

	)

9271 
	#CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK
)

	)

9274 
	#CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK
 (0x7U)

	)

9275 
	#CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT
 (0U)

	)

9276 
	#CCM_ANALOG_MISC2_REG0_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK
)

	)

9277 
	#CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK
 (0x8U)

	)

9278 
	#CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT
 (3U)

	)

9279 
	#CCM_ANALOG_MISC2_REG0_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK
)

	)

9280 
	#CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK
 (0x20U)

	)

9281 
	#CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT
 (5U)

	)

9282 
	#CCM_ANALOG_MISC2_REG0_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK
)

	)

9283 
	#CCM_ANALOG_MISC2_REG0_OK_MASK
 (0x40U)

	)

9284 
	#CCM_ANALOG_MISC2_REG0_OK_SHIFT
 (6U)

	)

9285 
	#CCM_ANALOG_MISC2_REG0_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG0_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG0_OK_MASK
)

	)

9286 
	#CCM_ANALOG_MISC2_PLL3_dißbÀ_MASK
 (0x80U)

	)

9287 
	#CCM_ANALOG_MISC2_PLL3_dißbÀ_SHIFT
 (7U)

	)

9288 
	#CCM_ANALOG_MISC2_PLL3_dißbÀ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_PLL3_dißbÀ_SHIFT
)Ë& 
CCM_ANALOG_MISC2_PLL3_dißbÀ_MASK
)

	)

9289 
	#CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK
 (0x700U)

	)

9290 
	#CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT
 (8U)

	)

9291 
	#CCM_ANALOG_MISC2_REG1_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK
)

	)

9292 
	#CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK
 (0x800U)

	)

9293 
	#CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT
 (11U)

	)

9294 
	#CCM_ANALOG_MISC2_REG1_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK
)

	)

9295 
	#CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK
 (0x2000U)

	)

9296 
	#CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT
 (13U)

	)

9297 
	#CCM_ANALOG_MISC2_REG1_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK
)

	)

9298 
	#CCM_ANALOG_MISC2_REG1_OK_MASK
 (0x4000U)

	)

9299 
	#CCM_ANALOG_MISC2_REG1_OK_SHIFT
 (14U)

	)

9300 
	#CCM_ANALOG_MISC2_REG1_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG1_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG1_OK_MASK
)

	)

9301 
	#CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK
 (0x8000U)

	)

9302 
	#CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT
 (15U)

	)

9303 
	#CCM_ANALOG_MISC2_AUDIO_DIV_LSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK
)

	)

9304 
	#CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK
 (0x70000U)

	)

9305 
	#CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT
 (16U)

	)

9306 
	#CCM_ANALOG_MISC2_REG2_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK
)

	)

9307 
	#CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK
 (0x80000U)

	)

9308 
	#CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT
 (19U)

	)

9309 
	#CCM_ANALOG_MISC2_REG2_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK
)

	)

9310 
	#CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK
 (0x200000U)

	)

9311 
	#CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT
 (21U)

	)

9312 
	#CCM_ANALOG_MISC2_REG2_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK
)

	)

9313 
	#CCM_ANALOG_MISC2_REG2_OK_MASK
 (0x400000U)

	)

9314 
	#CCM_ANALOG_MISC2_REG2_OK_SHIFT
 (22U)

	)

9315 
	#CCM_ANALOG_MISC2_REG2_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG2_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG2_OK_MASK
)

	)

9316 
	#CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK
 (0x800000U)

	)

9317 
	#CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT
 (23U)

	)

9318 
	#CCM_ANALOG_MISC2_AUDIO_DIV_MSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK
)

	)

9319 
	#CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK
 (0x3000000U)

	)

9320 
	#CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT
 (24U)

	)

9321 
	#CCM_ANALOG_MISC2_REG0_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK
)

	)

9322 
	#CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK
 (0xC000000U)

	)

9323 
	#CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT
 (26U)

	)

9324 
	#CCM_ANALOG_MISC2_REG1_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK
)

	)

9325 
	#CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK
 (0x30000000U)

	)

9326 
	#CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT
 (28U)

	)

9327 
	#CCM_ANALOG_MISC2_REG2_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK
)

	)

9328 
	#CCM_ANALOG_MISC2_VIDEO_DIV_MASK
 (0xC0000000U)

	)

9329 
	#CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT
 (30U)

	)

9330 
	#CCM_ANALOG_MISC2_VIDEO_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT
)Ë& 
CCM_ANALOG_MISC2_VIDEO_DIV_MASK
)

	)

9333 
	#CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK
 (0x7U)

	)

9334 
	#CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT
 (0U)

	)

9335 
	#CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK
)

	)

9336 
	#CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK
 (0x8U)

	)

9337 
	#CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT
 (3U)

	)

9338 
	#CCM_ANALOG_MISC2_SET_REG0_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK
)

	)

9339 
	#CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK
 (0x20U)

	)

9340 
	#CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT
 (5U)

	)

9341 
	#CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK
)

	)

9342 
	#CCM_ANALOG_MISC2_SET_REG0_OK_MASK
 (0x40U)

	)

9343 
	#CCM_ANALOG_MISC2_SET_REG0_OK_SHIFT
 (6U)

	)

9344 
	#CCM_ANALOG_MISC2_SET_REG0_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG0_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG0_OK_MASK
)

	)

9345 
	#CCM_ANALOG_MISC2_SET_PLL3_dißbÀ_MASK
 (0x80U)

	)

9346 
	#CCM_ANALOG_MISC2_SET_PLL3_dißbÀ_SHIFT
 (7U)

	)

9347 
	#CCM_ANALOG_MISC2_SET_PLL3_dißbÀ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_PLL3_dißbÀ_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_PLL3_dißbÀ_MASK
)

	)

9348 
	#CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK
 (0x700U)

	)

9349 
	#CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT
 (8U)

	)

9350 
	#CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK
)

	)

9351 
	#CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK
 (0x800U)

	)

9352 
	#CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT
 (11U)

	)

9353 
	#CCM_ANALOG_MISC2_SET_REG1_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK
)

	)

9354 
	#CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK
 (0x2000U)

	)

9355 
	#CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT
 (13U)

	)

9356 
	#CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK
)

	)

9357 
	#CCM_ANALOG_MISC2_SET_REG1_OK_MASK
 (0x4000U)

	)

9358 
	#CCM_ANALOG_MISC2_SET_REG1_OK_SHIFT
 (14U)

	)

9359 
	#CCM_ANALOG_MISC2_SET_REG1_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG1_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG1_OK_MASK
)

	)

9360 
	#CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK
 (0x8000U)

	)

9361 
	#CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT
 (15U)

	)

9362 
	#CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK
)

	)

9363 
	#CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK
 (0x70000U)

	)

9364 
	#CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT
 (16U)

	)

9365 
	#CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK
)

	)

9366 
	#CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK
 (0x80000U)

	)

9367 
	#CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT
 (19U)

	)

9368 
	#CCM_ANALOG_MISC2_SET_REG2_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK
)

	)

9369 
	#CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK
 (0x200000U)

	)

9370 
	#CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT
 (21U)

	)

9371 
	#CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK
)

	)

9372 
	#CCM_ANALOG_MISC2_SET_REG2_OK_MASK
 (0x400000U)

	)

9373 
	#CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT
 (22U)

	)

9374 
	#CCM_ANALOG_MISC2_SET_REG2_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG2_OK_MASK
)

	)

9375 
	#CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK
 (0x800000U)

	)

9376 
	#CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT
 (23U)

	)

9377 
	#CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK
)

	)

9378 
	#CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK
 (0x3000000U)

	)

9379 
	#CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT
 (24U)

	)

9380 
	#CCM_ANALOG_MISC2_SET_REG0_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK
)

	)

9381 
	#CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK
 (0xC000000U)

	)

9382 
	#CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT
 (26U)

	)

9383 
	#CCM_ANALOG_MISC2_SET_REG1_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK
)

	)

9384 
	#CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK
 (0x30000000U)

	)

9385 
	#CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT
 (28U)

	)

9386 
	#CCM_ANALOG_MISC2_SET_REG2_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK
)

	)

9387 
	#CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK
 (0xC0000000U)

	)

9388 
	#CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT
 (30U)

	)

9389 
	#CCM_ANALOG_MISC2_SET_VIDEO_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT
)Ë& 
CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK
)

	)

9392 
	#CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK
 (0x7U)

	)

9393 
	#CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT
 (0U)

	)

9394 
	#CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK
)

	)

9395 
	#CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK
 (0x8U)

	)

9396 
	#CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT
 (3U)

	)

9397 
	#CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK
)

	)

9398 
	#CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK
 (0x20U)

	)

9399 
	#CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT
 (5U)

	)

9400 
	#CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK
)

	)

9401 
	#CCM_ANALOG_MISC2_CLR_REG0_OK_MASK
 (0x40U)

	)

9402 
	#CCM_ANALOG_MISC2_CLR_REG0_OK_SHIFT
 (6U)

	)

9403 
	#CCM_ANALOG_MISC2_CLR_REG0_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG0_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG0_OK_MASK
)

	)

9404 
	#CCM_ANALOG_MISC2_CLR_PLL3_dißbÀ_MASK
 (0x80U)

	)

9405 
	#CCM_ANALOG_MISC2_CLR_PLL3_dißbÀ_SHIFT
 (7U)

	)

9406 
	#CCM_ANALOG_MISC2_CLR_PLL3_dißbÀ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_PLL3_dißbÀ_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_PLL3_dißbÀ_MASK
)

	)

9407 
	#CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK
 (0x700U)

	)

9408 
	#CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT
 (8U)

	)

9409 
	#CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK
)

	)

9410 
	#CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK
 (0x800U)

	)

9411 
	#CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT
 (11U)

	)

9412 
	#CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK
)

	)

9413 
	#CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK
 (0x2000U)

	)

9414 
	#CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT
 (13U)

	)

9415 
	#CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK
)

	)

9416 
	#CCM_ANALOG_MISC2_CLR_REG1_OK_MASK
 (0x4000U)

	)

9417 
	#CCM_ANALOG_MISC2_CLR_REG1_OK_SHIFT
 (14U)

	)

9418 
	#CCM_ANALOG_MISC2_CLR_REG1_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG1_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG1_OK_MASK
)

	)

9419 
	#CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK
 (0x8000U)

	)

9420 
	#CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT
 (15U)

	)

9421 
	#CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK
)

	)

9422 
	#CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK
 (0x70000U)

	)

9423 
	#CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT
 (16U)

	)

9424 
	#CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK
)

	)

9425 
	#CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK
 (0x80000U)

	)

9426 
	#CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT
 (19U)

	)

9427 
	#CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK
)

	)

9428 
	#CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK
 (0x200000U)

	)

9429 
	#CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT
 (21U)

	)

9430 
	#CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK
)

	)

9431 
	#CCM_ANALOG_MISC2_CLR_REG2_OK_MASK
 (0x400000U)

	)

9432 
	#CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT
 (22U)

	)

9433 
	#CCM_ANALOG_MISC2_CLR_REG2_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG2_OK_MASK
)

	)

9434 
	#CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK
 (0x800000U)

	)

9435 
	#CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT
 (23U)

	)

9436 
	#CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK
)

	)

9437 
	#CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK
 (0x3000000U)

	)

9438 
	#CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT
 (24U)

	)

9439 
	#CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK
)

	)

9440 
	#CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK
 (0xC000000U)

	)

9441 
	#CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT
 (26U)

	)

9442 
	#CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK
)

	)

9443 
	#CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK
 (0x30000000U)

	)

9444 
	#CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT
 (28U)

	)

9445 
	#CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK
)

	)

9446 
	#CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK
 (0xC0000000U)

	)

9447 
	#CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT
 (30U)

	)

9448 
	#CCM_ANALOG_MISC2_CLR_VIDEO_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT
)Ë& 
CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK
)

	)

9451 
	#CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK
 (0x7U)

	)

9452 
	#CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT
 (0U)

	)

9453 
	#CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK
)

	)

9454 
	#CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK
 (0x8U)

	)

9455 
	#CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT
 (3U)

	)

9456 
	#CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK
)

	)

9457 
	#CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK
 (0x20U)

	)

9458 
	#CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT
 (5U)

	)

9459 
	#CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK
)

	)

9460 
	#CCM_ANALOG_MISC2_TOG_REG0_OK_MASK
 (0x40U)

	)

9461 
	#CCM_ANALOG_MISC2_TOG_REG0_OK_SHIFT
 (6U)

	)

9462 
	#CCM_ANALOG_MISC2_TOG_REG0_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG0_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG0_OK_MASK
)

	)

9463 
	#CCM_ANALOG_MISC2_TOG_PLL3_dißbÀ_MASK
 (0x80U)

	)

9464 
	#CCM_ANALOG_MISC2_TOG_PLL3_dißbÀ_SHIFT
 (7U)

	)

9465 
	#CCM_ANALOG_MISC2_TOG_PLL3_dißbÀ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_PLL3_dißbÀ_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_PLL3_dißbÀ_MASK
)

	)

9466 
	#CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK
 (0x700U)

	)

9467 
	#CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT
 (8U)

	)

9468 
	#CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK
)

	)

9469 
	#CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK
 (0x800U)

	)

9470 
	#CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT
 (11U)

	)

9471 
	#CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK
)

	)

9472 
	#CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK
 (0x2000U)

	)

9473 
	#CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT
 (13U)

	)

9474 
	#CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK
)

	)

9475 
	#CCM_ANALOG_MISC2_TOG_REG1_OK_MASK
 (0x4000U)

	)

9476 
	#CCM_ANALOG_MISC2_TOG_REG1_OK_SHIFT
 (14U)

	)

9477 
	#CCM_ANALOG_MISC2_TOG_REG1_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG1_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG1_OK_MASK
)

	)

9478 
	#CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK
 (0x8000U)

	)

9479 
	#CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT
 (15U)

	)

9480 
	#CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK
)

	)

9481 
	#CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK
 (0x70000U)

	)

9482 
	#CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT
 (16U)

	)

9483 
	#CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK
)

	)

9484 
	#CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK
 (0x80000U)

	)

9485 
	#CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT
 (19U)

	)

9486 
	#CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK
)

	)

9487 
	#CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK
 (0x200000U)

	)

9488 
	#CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT
 (21U)

	)

9489 
	#CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK
)

	)

9490 
	#CCM_ANALOG_MISC2_TOG_REG2_OK_MASK
 (0x400000U)

	)

9491 
	#CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT
 (22U)

	)

9492 
	#CCM_ANALOG_MISC2_TOG_REG2_OK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG2_OK_MASK
)

	)

9493 
	#CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK
 (0x800000U)

	)

9494 
	#CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT
 (23U)

	)

9495 
	#CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK
)

	)

9496 
	#CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK
 (0x3000000U)

	)

9497 
	#CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT
 (24U)

	)

9498 
	#CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK
)

	)

9499 
	#CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK
 (0xC000000U)

	)

9500 
	#CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT
 (26U)

	)

9501 
	#CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK
)

	)

9502 
	#CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK
 (0x30000000U)

	)

9503 
	#CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT
 (28U)

	)

9504 
	#CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK
)

	)

9505 
	#CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK
 (0xC0000000U)

	)

9506 
	#CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT
 (30U)

	)

9507 
	#CCM_ANALOG_MISC2_TOG_VIDEO_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT
)Ë& 
CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK
)

	)

9517 
	#CCM_ANALOG_BASE
 (0x20C8000u)

	)

9519 
	#CCM_ANALOG
 ((
CCM_ANALOG_Ty≥
 *)
CCM_ANALOG_BASE
)

	)

9521 
	#CCM_ANALOG_BASE_ADDRS
 { 
CCM_ANALOG_BASE
 }

	)

9523 
	#CCM_ANALOG_BASE_PTRS
 { 
CCM_ANALOG
 }

	)

9541 
__IO
 
uöt32_t
 
	mCSICR1
;

9542 
__IO
 
uöt32_t
 
	mCSICR2
;

9543 
__IO
 
uöt32_t
 
	mCSICR3
;

9544 
__I
 
uöt32_t
 
	mCSISTATFIFO
;

9545 
__I
 
uöt32_t
 
	mCSIRFIFO
;

9546 
__IO
 
uöt32_t
 
	mCSIRXCNT
;

9547 
__IO
 
uöt32_t
 
	mCSISR
;

9548 
uöt8_t
 
	mRESERVED_0
[4];

9549 
__IO
 
uöt32_t
 
	mCSIDMASA_STATFIFO
;

9550 
__IO
 
uöt32_t
 
	mCSIDMATS_STATFIFO
;

9551 
__IO
 
uöt32_t
 
	mCSIDMASA_FB1
;

9552 
__IO
 
uöt32_t
 
	mCSIDMASA_FB2
;

9553 
__IO
 
uöt32_t
 
	mCSIFBUF_PARA
;

9554 
__IO
 
uöt32_t
 
	mCSIIMAG_PARA
;

9555 
uöt8_t
 
	mRESERVED_1
[16];

9556 
__IO
 
uöt32_t
 
	mCSICR18
;

9557 
__IO
 
uöt32_t
 
	mCSICR19
;

9558 } 
	tCSI_Ty≥
;

9570 
	#CSI_CSICR1_PIXEL_BIT_MASK
 (0x1U)

	)

9571 
	#CSI_CSICR1_PIXEL_BIT_SHIFT
 (0U)

	)

9572 
	#CSI_CSICR1_PIXEL_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_PIXEL_BIT_SHIFT
)Ë& 
CSI_CSICR1_PIXEL_BIT_MASK
)

	)

9573 
	#CSI_CSICR1_REDGE_MASK
 (0x2U)

	)

9574 
	#CSI_CSICR1_REDGE_SHIFT
 (1U)

	)

9575 
	#CSI_CSICR1_REDGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_REDGE_SHIFT
)Ë& 
CSI_CSICR1_REDGE_MASK
)

	)

9576 
	#CSI_CSICR1_INV_PCLK_MASK
 (0x4U)

	)

9577 
	#CSI_CSICR1_INV_PCLK_SHIFT
 (2U)

	)

9578 
	#CSI_CSICR1_INV_PCLK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_INV_PCLK_SHIFT
)Ë& 
CSI_CSICR1_INV_PCLK_MASK
)

	)

9579 
	#CSI_CSICR1_INV_DATA_MASK
 (0x8U)

	)

9580 
	#CSI_CSICR1_INV_DATA_SHIFT
 (3U)

	)

9581 
	#CSI_CSICR1_INV_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_INV_DATA_SHIFT
)Ë& 
CSI_CSICR1_INV_DATA_MASK
)

	)

9582 
	#CSI_CSICR1_GCLK_MODE_MASK
 (0x10U)

	)

9583 
	#CSI_CSICR1_GCLK_MODE_SHIFT
 (4U)

	)

9584 
	#CSI_CSICR1_GCLK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_GCLK_MODE_SHIFT
)Ë& 
CSI_CSICR1_GCLK_MODE_MASK
)

	)

9585 
	#CSI_CSICR1_CLR_RXFIFO_MASK
 (0x20U)

	)

9586 
	#CSI_CSICR1_CLR_RXFIFO_SHIFT
 (5U)

	)

9587 
	#CSI_CSICR1_CLR_RXFIFO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_CLR_RXFIFO_SHIFT
)Ë& 
CSI_CSICR1_CLR_RXFIFO_MASK
)

	)

9588 
	#CSI_CSICR1_CLR_STATFIFO_MASK
 (0x40U)

	)

9589 
	#CSI_CSICR1_CLR_STATFIFO_SHIFT
 (6U)

	)

9590 
	#CSI_CSICR1_CLR_STATFIFO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_CLR_STATFIFO_SHIFT
)Ë& 
CSI_CSICR1_CLR_STATFIFO_MASK
)

	)

9591 
	#CSI_CSICR1_PACK_DIR_MASK
 (0x80U)

	)

9592 
	#CSI_CSICR1_PACK_DIR_SHIFT
 (7U)

	)

9593 
	#CSI_CSICR1_PACK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_PACK_DIR_SHIFT
)Ë& 
CSI_CSICR1_PACK_DIR_MASK
)

	)

9594 
	#CSI_CSICR1_FCC_MASK
 (0x100U)

	)

9595 
	#CSI_CSICR1_FCC_SHIFT
 (8U)

	)

9596 
	#CSI_CSICR1_FCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_FCC_SHIFT
)Ë& 
CSI_CSICR1_FCC_MASK
)

	)

9597 
	#CSI_CSICR1_CCIR_EN_MASK
 (0x400U)

	)

9598 
	#CSI_CSICR1_CCIR_EN_SHIFT
 (10U)

	)

9599 
	#CSI_CSICR1_CCIR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_CCIR_EN_SHIFT
)Ë& 
CSI_CSICR1_CCIR_EN_MASK
)

	)

9600 
	#CSI_CSICR1_HSYNC_POL_MASK
 (0x800U)

	)

9601 
	#CSI_CSICR1_HSYNC_POL_SHIFT
 (11U)

	)

9602 
	#CSI_CSICR1_HSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_HSYNC_POL_SHIFT
)Ë& 
CSI_CSICR1_HSYNC_POL_MASK
)

	)

9603 
	#CSI_CSICR1_SOF_INTEN_MASK
 (0x10000U)

	)

9604 
	#CSI_CSICR1_SOF_INTEN_SHIFT
 (16U)

	)

9605 
	#CSI_CSICR1_SOF_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_SOF_INTEN_SHIFT
)Ë& 
CSI_CSICR1_SOF_INTEN_MASK
)

	)

9606 
	#CSI_CSICR1_SOF_POL_MASK
 (0x20000U)

	)

9607 
	#CSI_CSICR1_SOF_POL_SHIFT
 (17U)

	)

9608 
	#CSI_CSICR1_SOF_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_SOF_POL_SHIFT
)Ë& 
CSI_CSICR1_SOF_POL_MASK
)

	)

9609 
	#CSI_CSICR1_RXFF_INTEN_MASK
 (0x40000U)

	)

9610 
	#CSI_CSICR1_RXFF_INTEN_SHIFT
 (18U)

	)

9611 
	#CSI_CSICR1_RXFF_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_RXFF_INTEN_SHIFT
)Ë& 
CSI_CSICR1_RXFF_INTEN_MASK
)

	)

9612 
	#CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK
 (0x80000U)

	)

9613 
	#CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT
 (19U)

	)

9614 
	#CSI_CSICR1_FB1_DMA_DONE_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT
)Ë& 
CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK
)

	)

9615 
	#CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK
 (0x100000U)

	)

9616 
	#CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT
 (20U)

	)

9617 
	#CSI_CSICR1_FB2_DMA_DONE_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT
)Ë& 
CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK
)

	)

9618 
	#CSI_CSICR1_STATFF_INTEN_MASK
 (0x200000U)

	)

9619 
	#CSI_CSICR1_STATFF_INTEN_SHIFT
 (21U)

	)

9620 
	#CSI_CSICR1_STATFF_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_STATFF_INTEN_SHIFT
)Ë& 
CSI_CSICR1_STATFF_INTEN_MASK
)

	)

9621 
	#CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK
 (0x400000U)

	)

9622 
	#CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT
 (22U)

	)

9623 
	#CSI_CSICR1_SFF_DMA_DONE_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT
)Ë& 
CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK
)

	)

9624 
	#CSI_CSICR1_RF_OR_INTEN_MASK
 (0x1000000U)

	)

9625 
	#CSI_CSICR1_RF_OR_INTEN_SHIFT
 (24U)

	)

9626 
	#CSI_CSICR1_RF_OR_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_RF_OR_INTEN_SHIFT
)Ë& 
CSI_CSICR1_RF_OR_INTEN_MASK
)

	)

9627 
	#CSI_CSICR1_SF_OR_INTEN_MASK
 (0x2000000U)

	)

9628 
	#CSI_CSICR1_SF_OR_INTEN_SHIFT
 (25U)

	)

9629 
	#CSI_CSICR1_SF_OR_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_SF_OR_INTEN_SHIFT
)Ë& 
CSI_CSICR1_SF_OR_INTEN_MASK
)

	)

9630 
	#CSI_CSICR1_COF_INT_EN_MASK
 (0x4000000U)

	)

9631 
	#CSI_CSICR1_COF_INT_EN_SHIFT
 (26U)

	)

9632 
	#CSI_CSICR1_COF_INT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_COF_INT_EN_SHIFT
)Ë& 
CSI_CSICR1_COF_INT_EN_MASK
)

	)

9633 
	#CSI_CSICR1_VIDEO_MODE_MASK
 (0x8000000U)

	)

9634 
	#CSI_CSICR1_VIDEO_MODE_SHIFT
 (27U)

	)

9635 
	#CSI_CSICR1_VIDEO_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_VIDEO_MODE_SHIFT
)Ë& 
CSI_CSICR1_VIDEO_MODE_MASK
)

	)

9636 
	#CSI_CSICR1_PrP_IF_EN_MASK
 (0x10000000U)

	)

9637 
	#CSI_CSICR1_PrP_IF_EN_SHIFT
 (28U)

	)

9638 
	#CSI_CSICR1_PrP_IF_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_PrP_IF_EN_SHIFT
)Ë& 
CSI_CSICR1_PrP_IF_EN_MASK
)

	)

9639 
	#CSI_CSICR1_EOF_INT_EN_MASK
 (0x20000000U)

	)

9640 
	#CSI_CSICR1_EOF_INT_EN_SHIFT
 (29U)

	)

9641 
	#CSI_CSICR1_EOF_INT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_EOF_INT_EN_SHIFT
)Ë& 
CSI_CSICR1_EOF_INT_EN_MASK
)

	)

9642 
	#CSI_CSICR1_EXT_VSYNC_MASK
 (0x40000000U)

	)

9643 
	#CSI_CSICR1_EXT_VSYNC_SHIFT
 (30U)

	)

9644 
	#CSI_CSICR1_EXT_VSYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_EXT_VSYNC_SHIFT
)Ë& 
CSI_CSICR1_EXT_VSYNC_MASK
)

	)

9645 
	#CSI_CSICR1_SWAP16_EN_MASK
 (0x80000000U)

	)

9646 
	#CSI_CSICR1_SWAP16_EN_SHIFT
 (31U)

	)

9647 
	#CSI_CSICR1_SWAP16_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR1_SWAP16_EN_SHIFT
)Ë& 
CSI_CSICR1_SWAP16_EN_MASK
)

	)

9650 
	#CSI_CSICR2_HSC_MASK
 (0xFFU)

	)

9651 
	#CSI_CSICR2_HSC_SHIFT
 (0U)

	)

9652 
	#CSI_CSICR2_HSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_HSC_SHIFT
)Ë& 
CSI_CSICR2_HSC_MASK
)

	)

9653 
	#CSI_CSICR2_VSC_MASK
 (0xFF00U)

	)

9654 
	#CSI_CSICR2_VSC_SHIFT
 (8U)

	)

9655 
	#CSI_CSICR2_VSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_VSC_SHIFT
)Ë& 
CSI_CSICR2_VSC_MASK
)

	)

9656 
	#CSI_CSICR2_LVRM_MASK
 (0x70000U)

	)

9657 
	#CSI_CSICR2_LVRM_SHIFT
 (16U)

	)

9658 
	#CSI_CSICR2_LVRM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_LVRM_SHIFT
)Ë& 
CSI_CSICR2_LVRM_MASK
)

	)

9659 
	#CSI_CSICR2_BTS_MASK
 (0x180000U)

	)

9660 
	#CSI_CSICR2_BTS_SHIFT
 (19U)

	)

9661 
	#CSI_CSICR2_BTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_BTS_SHIFT
)Ë& 
CSI_CSICR2_BTS_MASK
)

	)

9662 
	#CSI_CSICR2_SCE_MASK
 (0x800000U)

	)

9663 
	#CSI_CSICR2_SCE_SHIFT
 (23U)

	)

9664 
	#CSI_CSICR2_SCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_SCE_SHIFT
)Ë& 
CSI_CSICR2_SCE_MASK
)

	)

9665 
	#CSI_CSICR2_AFS_MASK
 (0x3000000U)

	)

9666 
	#CSI_CSICR2_AFS_SHIFT
 (24U)

	)

9667 
	#CSI_CSICR2_AFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_AFS_SHIFT
)Ë& 
CSI_CSICR2_AFS_MASK
)

	)

9668 
	#CSI_CSICR2_DRM_MASK
 (0x4000000U)

	)

9669 
	#CSI_CSICR2_DRM_SHIFT
 (26U)

	)

9670 
	#CSI_CSICR2_DRM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_DRM_SHIFT
)Ë& 
CSI_CSICR2_DRM_MASK
)

	)

9671 
	#CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK
 (0x30000000U)

	)

9672 
	#CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT
 (28U)

	)

9673 
	#CSI_CSICR2_DMA_BURST_TYPE_SFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT
)Ë& 
CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK
)

	)

9674 
	#CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK
 (0xC0000000U)

	)

9675 
	#CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT
 (30U)

	)

9676 
	#CSI_CSICR2_DMA_BURST_TYPE_RFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT
)Ë& 
CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK
)

	)

9679 
	#CSI_CSICR3_ECC_AUTO_EN_MASK
 (0x1U)

	)

9680 
	#CSI_CSICR3_ECC_AUTO_EN_SHIFT
 (0U)

	)

9681 
	#CSI_CSICR3_ECC_AUTO_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_ECC_AUTO_EN_SHIFT
)Ë& 
CSI_CSICR3_ECC_AUTO_EN_MASK
)

	)

9682 
	#CSI_CSICR3_ECC_INT_EN_MASK
 (0x2U)

	)

9683 
	#CSI_CSICR3_ECC_INT_EN_SHIFT
 (1U)

	)

9684 
	#CSI_CSICR3_ECC_INT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_ECC_INT_EN_SHIFT
)Ë& 
CSI_CSICR3_ECC_INT_EN_MASK
)

	)

9685 
	#CSI_CSICR3_ZERO_PACK_EN_MASK
 (0x4U)

	)

9686 
	#CSI_CSICR3_ZERO_PACK_EN_SHIFT
 (2U)

	)

9687 
	#CSI_CSICR3_ZERO_PACK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_ZERO_PACK_EN_SHIFT
)Ë& 
CSI_CSICR3_ZERO_PACK_EN_MASK
)

	)

9688 
	#CSI_CSICR3_TWO_8BIT_SENSOR_MASK
 (0x8U)

	)

9689 
	#CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT
 (3U)

	)

9690 
	#CSI_CSICR3_TWO_8BIT_SENSOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT
)Ë& 
CSI_CSICR3_TWO_8BIT_SENSOR_MASK
)

	)

9691 
	#CSI_CSICR3_RxFF_LEVEL_MASK
 (0x70U)

	)

9692 
	#CSI_CSICR3_RxFF_LEVEL_SHIFT
 (4U)

	)

9693 
	#CSI_CSICR3_RxFF_LEVEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_RxFF_LEVEL_SHIFT
)Ë& 
CSI_CSICR3_RxFF_LEVEL_MASK
)

	)

9694 
	#CSI_CSICR3_HRESP_ERR_EN_MASK
 (0x80U)

	)

9695 
	#CSI_CSICR3_HRESP_ERR_EN_SHIFT
 (7U)

	)

9696 
	#CSI_CSICR3_HRESP_ERR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_HRESP_ERR_EN_SHIFT
)Ë& 
CSI_CSICR3_HRESP_ERR_EN_MASK
)

	)

9697 
	#CSI_CSICR3_STATFF_LEVEL_MASK
 (0x700U)

	)

9698 
	#CSI_CSICR3_STATFF_LEVEL_SHIFT
 (8U)

	)

9699 
	#CSI_CSICR3_STATFF_LEVEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_STATFF_LEVEL_SHIFT
)Ë& 
CSI_CSICR3_STATFF_LEVEL_MASK
)

	)

9700 
	#CSI_CSICR3_DMA_REQ_EN_SFF_MASK
 (0x800U)

	)

9701 
	#CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT
 (11U)

	)

9702 
	#CSI_CSICR3_DMA_REQ_EN_SFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT
)Ë& 
CSI_CSICR3_DMA_REQ_EN_SFF_MASK
)

	)

9703 
	#CSI_CSICR3_DMA_REQ_EN_RFF_MASK
 (0x1000U)

	)

9704 
	#CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT
 (12U)

	)

9705 
	#CSI_CSICR3_DMA_REQ_EN_RFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT
)Ë& 
CSI_CSICR3_DMA_REQ_EN_RFF_MASK
)

	)

9706 
	#CSI_CSICR3_DMA_REFLASH_SFF_MASK
 (0x2000U)

	)

9707 
	#CSI_CSICR3_DMA_REFLASH_SFF_SHIFT
 (13U)

	)

9708 
	#CSI_CSICR3_DMA_REFLASH_SFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_DMA_REFLASH_SFF_SHIFT
)Ë& 
CSI_CSICR3_DMA_REFLASH_SFF_MASK
)

	)

9709 
	#CSI_CSICR3_DMA_REFLASH_RFF_MASK
 (0x4000U)

	)

9710 
	#CSI_CSICR3_DMA_REFLASH_RFF_SHIFT
 (14U)

	)

9711 
	#CSI_CSICR3_DMA_REFLASH_RFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_DMA_REFLASH_RFF_SHIFT
)Ë& 
CSI_CSICR3_DMA_REFLASH_RFF_MASK
)

	)

9712 
	#CSI_CSICR3_FRMCNT_RST_MASK
 (0x8000U)

	)

9713 
	#CSI_CSICR3_FRMCNT_RST_SHIFT
 (15U)

	)

9714 
	#CSI_CSICR3_FRMCNT_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_FRMCNT_RST_SHIFT
)Ë& 
CSI_CSICR3_FRMCNT_RST_MASK
)

	)

9715 
	#CSI_CSICR3_FRMCNT_MASK
 (0xFFFF0000U)

	)

9716 
	#CSI_CSICR3_FRMCNT_SHIFT
 (16U)

	)

9717 
	#CSI_CSICR3_FRMCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR3_FRMCNT_SHIFT
)Ë& 
CSI_CSICR3_FRMCNT_MASK
)

	)

9720 
	#CSI_CSISTATFIFO_STAT_MASK
 (0xFFFFFFFFU)

	)

9721 
	#CSI_CSISTATFIFO_STAT_SHIFT
 (0U)

	)

9722 
	#CSI_CSISTATFIFO_STAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISTATFIFO_STAT_SHIFT
)Ë& 
CSI_CSISTATFIFO_STAT_MASK
)

	)

9725 
	#CSI_CSIRFIFO_IMAGE_MASK
 (0xFFFFFFFFU)

	)

9726 
	#CSI_CSIRFIFO_IMAGE_SHIFT
 (0U)

	)

9727 
	#CSI_CSIRFIFO_IMAGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIRFIFO_IMAGE_SHIFT
)Ë& 
CSI_CSIRFIFO_IMAGE_MASK
)

	)

9730 
	#CSI_CSIRXCNT_RXCNT_MASK
 (0x3FFFFFU)

	)

9731 
	#CSI_CSIRXCNT_RXCNT_SHIFT
 (0U)

	)

9732 
	#CSI_CSIRXCNT_RXCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIRXCNT_RXCNT_SHIFT
)Ë& 
CSI_CSIRXCNT_RXCNT_MASK
)

	)

9735 
	#CSI_CSISR_DRDY_MASK
 (0x1U)

	)

9736 
	#CSI_CSISR_DRDY_SHIFT
 (0U)

	)

9737 
	#CSI_CSISR_DRDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_DRDY_SHIFT
)Ë& 
CSI_CSISR_DRDY_MASK
)

	)

9738 
	#CSI_CSISR_ECC_INT_MASK
 (0x2U)

	)

9739 
	#CSI_CSISR_ECC_INT_SHIFT
 (1U)

	)

9740 
	#CSI_CSISR_ECC_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_ECC_INT_SHIFT
)Ë& 
CSI_CSISR_ECC_INT_MASK
)

	)

9741 
	#CSI_CSISR_HRESP_ERR_INT_MASK
 (0x80U)

	)

9742 
	#CSI_CSISR_HRESP_ERR_INT_SHIFT
 (7U)

	)

9743 
	#CSI_CSISR_HRESP_ERR_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_HRESP_ERR_INT_SHIFT
)Ë& 
CSI_CSISR_HRESP_ERR_INT_MASK
)

	)

9744 
	#CSI_CSISR_COF_INT_MASK
 (0x2000U)

	)

9745 
	#CSI_CSISR_COF_INT_SHIFT
 (13U)

	)

9746 
	#CSI_CSISR_COF_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_COF_INT_SHIFT
)Ë& 
CSI_CSISR_COF_INT_MASK
)

	)

9747 
	#CSI_CSISR_F1_INT_MASK
 (0x4000U)

	)

9748 
	#CSI_CSISR_F1_INT_SHIFT
 (14U)

	)

9749 
	#CSI_CSISR_F1_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_F1_INT_SHIFT
)Ë& 
CSI_CSISR_F1_INT_MASK
)

	)

9750 
	#CSI_CSISR_F2_INT_MASK
 (0x8000U)

	)

9751 
	#CSI_CSISR_F2_INT_SHIFT
 (15U)

	)

9752 
	#CSI_CSISR_F2_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_F2_INT_SHIFT
)Ë& 
CSI_CSISR_F2_INT_MASK
)

	)

9753 
	#CSI_CSISR_SOF_INT_MASK
 (0x10000U)

	)

9754 
	#CSI_CSISR_SOF_INT_SHIFT
 (16U)

	)

9755 
	#CSI_CSISR_SOF_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_SOF_INT_SHIFT
)Ë& 
CSI_CSISR_SOF_INT_MASK
)

	)

9756 
	#CSI_CSISR_EOF_INT_MASK
 (0x20000U)

	)

9757 
	#CSI_CSISR_EOF_INT_SHIFT
 (17U)

	)

9758 
	#CSI_CSISR_EOF_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_EOF_INT_SHIFT
)Ë& 
CSI_CSISR_EOF_INT_MASK
)

	)

9759 
	#CSI_CSISR_RxFF_INT_MASK
 (0x40000U)

	)

9760 
	#CSI_CSISR_RxFF_INT_SHIFT
 (18U)

	)

9761 
	#CSI_CSISR_RxFF_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_RxFF_INT_SHIFT
)Ë& 
CSI_CSISR_RxFF_INT_MASK
)

	)

9762 
	#CSI_CSISR_DMA_TSF_DONE_FB1_MASK
 (0x80000U)

	)

9763 
	#CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT
 (19U)

	)

9764 
	#CSI_CSISR_DMA_TSF_DONE_FB1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT
)Ë& 
CSI_CSISR_DMA_TSF_DONE_FB1_MASK
)

	)

9765 
	#CSI_CSISR_DMA_TSF_DONE_FB2_MASK
 (0x100000U)

	)

9766 
	#CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT
 (20U)

	)

9767 
	#CSI_CSISR_DMA_TSF_DONE_FB2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT
)Ë& 
CSI_CSISR_DMA_TSF_DONE_FB2_MASK
)

	)

9768 
	#CSI_CSISR_STATFF_INT_MASK
 (0x200000U)

	)

9769 
	#CSI_CSISR_STATFF_INT_SHIFT
 (21U)

	)

9770 
	#CSI_CSISR_STATFF_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_STATFF_INT_SHIFT
)Ë& 
CSI_CSISR_STATFF_INT_MASK
)

	)

9771 
	#CSI_CSISR_DMA_TSF_DONE_SFF_MASK
 (0x400000U)

	)

9772 
	#CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT
 (22U)

	)

9773 
	#CSI_CSISR_DMA_TSF_DONE_SFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT
)Ë& 
CSI_CSISR_DMA_TSF_DONE_SFF_MASK
)

	)

9774 
	#CSI_CSISR_RF_OR_INT_MASK
 (0x1000000U)

	)

9775 
	#CSI_CSISR_RF_OR_INT_SHIFT
 (24U)

	)

9776 
	#CSI_CSISR_RF_OR_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_RF_OR_INT_SHIFT
)Ë& 
CSI_CSISR_RF_OR_INT_MASK
)

	)

9777 
	#CSI_CSISR_SF_OR_INT_MASK
 (0x2000000U)

	)

9778 
	#CSI_CSISR_SF_OR_INT_SHIFT
 (25U)

	)

9779 
	#CSI_CSISR_SF_OR_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_SF_OR_INT_SHIFT
)Ë& 
CSI_CSISR_SF_OR_INT_MASK
)

	)

9780 
	#CSI_CSISR_DMA_FIELD1_DONE_MASK
 (0x4000000U)

	)

9781 
	#CSI_CSISR_DMA_FIELD1_DONE_SHIFT
 (26U)

	)

9782 
	#CSI_CSISR_DMA_FIELD1_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_DMA_FIELD1_DONE_SHIFT
)Ë& 
CSI_CSISR_DMA_FIELD1_DONE_MASK
)

	)

9783 
	#CSI_CSISR_DMA_FIELD0_DONE_MASK
 (0x8000000U)

	)

9784 
	#CSI_CSISR_DMA_FIELD0_DONE_SHIFT
 (27U)

	)

9785 
	#CSI_CSISR_DMA_FIELD0_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_DMA_FIELD0_DONE_SHIFT
)Ë& 
CSI_CSISR_DMA_FIELD0_DONE_MASK
)

	)

9786 
	#CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK
 (0x10000000U)

	)

9787 
	#CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT
 (28U)

	)

9788 
	#CSI_CSISR_BASEADDR_CHHANGE_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT
)Ë& 
CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK
)

	)

9791 
	#CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK
 (0xFFFFFFFCU)

	)

9792 
	#CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT
 (2U)

	)

9793 
	#CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT
)Ë& 
CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK
)

	)

9796 
	#CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK
 (0xFFFFFFFFU)

	)

9797 
	#CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT
 (0U)

	)

9798 
	#CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT
)Ë& 
CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK
)

	)

9801 
	#CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK
 (0xFFFFFFFCU)

	)

9802 
	#CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT
 (2U)

	)

9803 
	#CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT
)Ë& 
CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK
)

	)

9806 
	#CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK
 (0xFFFFFFFCU)

	)

9807 
	#CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT
 (2U)

	)

9808 
	#CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT
)Ë& 
CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK
)

	)

9811 
	#CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK
 (0xFFFFU)

	)

9812 
	#CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT
 (0U)

	)

9813 
	#CSI_CSIFBUF_PARA_FBUF_STRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT
)Ë& 
CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK
)

	)

9814 
	#CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK
 (0xFFFF0000U)

	)

9815 
	#CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT
 (16U)

	)

9816 
	#CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT
)Ë& 
CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK
)

	)

9819 
	#CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK
 (0xFFFFU)

	)

9820 
	#CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT
 (0U)

	)

9821 
	#CSI_CSIIMAG_PARA_IMAGE_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT
)Ë& 
CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK
)

	)

9822 
	#CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK
 (0xFFFF0000U)

	)

9823 
	#CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT
 (16U)

	)

9824 
	#CSI_CSIIMAG_PARA_IMAGE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT
)Ë& 
CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK
)

	)

9827 
	#CSI_CSICR18_DEINTERLACE_EN_MASK
 (0x4U)

	)

9828 
	#CSI_CSICR18_DEINTERLACE_EN_SHIFT
 (2U)

	)

9829 
	#CSI_CSICR18_DEINTERLACE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_DEINTERLACE_EN_SHIFT
)Ë& 
CSI_CSICR18_DEINTERLACE_EN_MASK
)

	)

9830 
	#CSI_CSICR18_PARALLEL24_EN_MASK
 (0x8U)

	)

9831 
	#CSI_CSICR18_PARALLEL24_EN_SHIFT
 (3U)

	)

9832 
	#CSI_CSICR18_PARALLEL24_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_PARALLEL24_EN_SHIFT
)Ë& 
CSI_CSICR18_PARALLEL24_EN_MASK
)

	)

9833 
	#CSI_CSICR18_BASEADDR_SWITCH_EN_MASK
 (0x10U)

	)

9834 
	#CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT
 (4U)

	)

9835 
	#CSI_CSICR18_BASEADDR_SWITCH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT
)Ë& 
CSI_CSICR18_BASEADDR_SWITCH_EN_MASK
)

	)

9836 
	#CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK
 (0x20U)

	)

9837 
	#CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT
 (5U)

	)

9838 
	#CSI_CSICR18_BASEADDR_SWITCH_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT
)Ë& 
CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK
)

	)

9839 
	#CSI_CSICR18_FIELD0_DONE_IE_MASK
 (0x40U)

	)

9840 
	#CSI_CSICR18_FIELD0_DONE_IE_SHIFT
 (6U)

	)

9841 
	#CSI_CSICR18_FIELD0_DONE_IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_FIELD0_DONE_IE_SHIFT
)Ë& 
CSI_CSICR18_FIELD0_DONE_IE_MASK
)

	)

9842 
	#CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK
 (0x80U)

	)

9843 
	#CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT
 (7U)

	)

9844 
	#CSI_CSICR18_DMA_FIELD1_DONE_IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT
)Ë& 
CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK
)

	)

9845 
	#CSI_CSICR18_LAST_DMA_REQ_SEL_MASK
 (0x100U)

	)

9846 
	#CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT
 (8U)

	)

9847 
	#CSI_CSICR18_LAST_DMA_REQ_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT
)Ë& 
CSI_CSICR18_LAST_DMA_REQ_SEL_MASK
)

	)

9848 
	#CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK
 (0x200U)

	)

9849 
	#CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT
 (9U)

	)

9850 
	#CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT
)Ë& 
CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK
)

	)

9851 
	#CSI_CSICR18_RGB888A_FORMAT_SEL_MASK
 (0x400U)

	)

9852 
	#CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT
 (10U)

	)

9853 
	#CSI_CSICR18_RGB888A_FORMAT_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT
)Ë& 
CSI_CSICR18_RGB888A_FORMAT_SEL_MASK
)

	)

9854 
	#CSI_CSICR18_AHB_HPROT_MASK
 (0xF000U)

	)

9855 
	#CSI_CSICR18_AHB_HPROT_SHIFT
 (12U)

	)

9856 
	#CSI_CSICR18_AHB_HPROT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_AHB_HPROT_SHIFT
)Ë& 
CSI_CSICR18_AHB_HPROT_MASK
)

	)

9857 
	#CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK
 (0x30000U)

	)

9858 
	#CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT
 (16U)

	)

9859 
	#CSI_CSICR18_CSI_LCDIF_BUFFER_LINES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT
)Ë& 
CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK
)

	)

9860 
	#CSI_CSICR18_MASK_OPTION_MASK
 (0xC0000U)

	)

9861 
	#CSI_CSICR18_MASK_OPTION_SHIFT
 (18U)

	)

9862 
	#CSI_CSICR18_MASK_OPTION
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_MASK_OPTION_SHIFT
)Ë& 
CSI_CSICR18_MASK_OPTION_MASK
)

	)

9863 
	#CSI_CSICR18_CSI_ENABLE_MASK
 (0x80000000U)

	)

9864 
	#CSI_CSICR18_CSI_ENABLE_SHIFT
 (31U)

	)

9865 
	#CSI_CSICR18_CSI_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR18_CSI_ENABLE_SHIFT
)Ë& 
CSI_CSICR18_CSI_ENABLE_MASK
)

	)

9868 
	#CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK
 (0xFFU)

	)

9869 
	#CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT
 (0U)

	)

9870 
	#CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT
)Ë& 
CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK
)

	)

9880 
	#CSI_BASE
 (0x21C4000u)

	)

9882 
	#CSI
 ((
CSI_Ty≥
 *)
CSI_BASE
)

	)

9884 
	#CSI_BASE_ADDRS
 { 
CSI_BASE
 }

	)

9886 
	#CSI_BASE_PTRS
 { 
CSI
 }

	)

9888 
	#CSI_IRQS
 { 
CSI_IRQn
 }

	)

9906 
__IO
 
uöt32_t
 
	mCTRL
;

9907 
uöt8_t
 
	mRESERVED_0
[12];

9908 
__IO
 
uöt32_t
 
	mSTAT
;

9909 
uöt8_t
 
	mRESERVED_1
[12];

9910 
__IO
 
uöt32_t
 
	mCHANNELCTRL
;

9911 
uöt8_t
 
	mRESERVED_2
[12];

9912 
__IO
 
uöt32_t
 
	mCAPABILITY0
;

9913 
uöt8_t
 
	mRESERVED_3
[12];

9914 
__I
 
uöt32_t
 
	mCAPABILITY1
;

9915 
uöt8_t
 
	mRESERVED_4
[12];

9916 
__IO
 
uöt32_t
 
	mCONTEXT
;

9917 
uöt8_t
 
	mRESERVED_5
[12];

9918 
__IO
 
uöt32_t
 
	mKEY
;

9919 
uöt8_t
 
	mRESERVED_6
[12];

9920 
__IO
 
uöt32_t
 
	mKEYDATA
;

9921 
uöt8_t
 
	mRESERVED_7
[12];

9922 
__I
 
uöt32_t
 
	mPACKET0
;

9923 
uöt8_t
 
	mRESERVED_8
[12];

9924 
__I
 
uöt32_t
 
	mPACKET1
;

9925 
uöt8_t
 
	mRESERVED_9
[12];

9926 
__I
 
uöt32_t
 
	mPACKET2
;

9927 
uöt8_t
 
	mRESERVED_10
[12];

9928 
__I
 
uöt32_t
 
	mPACKET3
;

9929 
uöt8_t
 
	mRESERVED_11
[12];

9930 
__I
 
uöt32_t
 
	mPACKET4
;

9931 
uöt8_t
 
	mRESERVED_12
[12];

9932 
__I
 
uöt32_t
 
	mPACKET5
;

9933 
uöt8_t
 
	mRESERVED_13
[12];

9934 
__I
 
uöt32_t
 
	mPACKET6
;

9935 
uöt8_t
 
	mRESERVED_14
[28];

9936 
__IO
 
uöt32_t
 
	mCH0CMDPTR
;

9937 
uöt8_t
 
	mRESERVED_15
[12];

9938 
__IO
 
uöt32_t
 
	mCH0SEMA
;

9939 
uöt8_t
 
	mRESERVED_16
[12];

9940 
__IO
 
uöt32_t
 
	mCH0STAT
;

9941 
uöt8_t
 
	mRESERVED_17
[12];

9942 
__IO
 
uöt32_t
 
	mCH0OPTS
;

9943 
uöt8_t
 
	mRESERVED_18
[12];

9944 
__IO
 
uöt32_t
 
	mCH1CMDPTR
;

9945 
uöt8_t
 
	mRESERVED_19
[12];

9946 
__IO
 
uöt32_t
 
	mCH1SEMA
;

9947 
uöt8_t
 
	mRESERVED_20
[12];

9948 
__IO
 
uöt32_t
 
	mCH1STAT
;

9949 
uöt8_t
 
	mRESERVED_21
[12];

9950 
__IO
 
uöt32_t
 
	mCH1OPTS
;

9951 
uöt8_t
 
	mRESERVED_22
[12];

9952 
__IO
 
uöt32_t
 
	mCH2CMDPTR
;

9953 
uöt8_t
 
	mRESERVED_23
[12];

9954 
__IO
 
uöt32_t
 
	mCH2SEMA
;

9955 
uöt8_t
 
	mRESERVED_24
[12];

9956 
__IO
 
uöt32_t
 
	mCH2STAT
;

9957 
uöt8_t
 
	mRESERVED_25
[12];

9958 
__IO
 
uöt32_t
 
	mCH2OPTS
;

9959 
uöt8_t
 
	mRESERVED_26
[12];

9960 
__IO
 
uöt32_t
 
	mCH3CMDPTR
;

9961 
uöt8_t
 
	mRESERVED_27
[12];

9962 
__IO
 
uöt32_t
 
	mCH3SEMA
;

9963 
uöt8_t
 
	mRESERVED_28
[12];

9964 
__IO
 
uöt32_t
 
	mCH3STAT
;

9965 
uöt8_t
 
	mRESERVED_29
[12];

9966 
__IO
 
uöt32_t
 
	mCH3OPTS
;

9967 
uöt8_t
 
	mRESERVED_30
[524];

9968 
__IO
 
uöt32_t
 
	mDBGSELECT
;

9969 
uöt8_t
 
	mRESERVED_31
[12];

9970 
__I
 
uöt32_t
 
	mDBGDATA
;

9971 
uöt8_t
 
	mRESERVED_32
[12];

9972 
__IO
 
uöt32_t
 
	mPAGETABLE
;

9973 
uöt8_t
 
	mRESERVED_33
[12];

9974 
__I
 
uöt32_t
 
	mVERSION
;

9975 } 
	tDCP_Ty≥
;

9987 
	#DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK
 (0xFFU)

	)

9988 
	#DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT
 (0U)

	)

9989 
	#DCP_CTRL_CHANNEL_INTERRUPT_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT
)Ë& 
DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK
)

	)

9990 
	#DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_MASK
 (0x100U)

	)

9991 
	#DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_SHIFT
 (8U)

	)

9992 
	#DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_SHIFT
)Ë& 
DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_MASK
)

	)

9993 
	#DCP_CTRL_ENABLE_CONTEXT_SWITCHING_MASK
 (0x200000U)

	)

9994 
	#DCP_CTRL_ENABLE_CONTEXT_SWITCHING_SHIFT
 (21U)

	)

9995 
	#DCP_CTRL_ENABLE_CONTEXT_SWITCHING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_ENABLE_CONTEXT_SWITCHING_SHIFT
)Ë& 
DCP_CTRL_ENABLE_CONTEXT_SWITCHING_MASK
)

	)

9996 
	#DCP_CTRL_ENABLE_CONTEXT_CACHING_MASK
 (0x400000U)

	)

9997 
	#DCP_CTRL_ENABLE_CONTEXT_CACHING_SHIFT
 (22U)

	)

9998 
	#DCP_CTRL_ENABLE_CONTEXT_CACHING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_ENABLE_CONTEXT_CACHING_SHIFT
)Ë& 
DCP_CTRL_ENABLE_CONTEXT_CACHING_MASK
)

	)

9999 
	#DCP_CTRL_GATHER_RESIDUAL_WRITES_MASK
 (0x800000U)

	)

10000 
	#DCP_CTRL_GATHER_RESIDUAL_WRITES_SHIFT
 (23U)

	)

10001 
	#DCP_CTRL_GATHER_RESIDUAL_WRITES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_GATHER_RESIDUAL_WRITES_SHIFT
)Ë& 
DCP_CTRL_GATHER_RESIDUAL_WRITES_MASK
)

	)

10002 
	#DCP_CTRL_PRESENT_SHA_MASK
 (0x10000000U)

	)

10003 
	#DCP_CTRL_PRESENT_SHA_SHIFT
 (28U)

	)

10004 
	#DCP_CTRL_PRESENT_SHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_PRESENT_SHA_SHIFT
)Ë& 
DCP_CTRL_PRESENT_SHA_MASK
)

	)

10005 
	#DCP_CTRL_PRESENT_CRYPTO_MASK
 (0x20000000U)

	)

10006 
	#DCP_CTRL_PRESENT_CRYPTO_SHIFT
 (29U)

	)

10007 
	#DCP_CTRL_PRESENT_CRYPTO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_PRESENT_CRYPTO_SHIFT
)Ë& 
DCP_CTRL_PRESENT_CRYPTO_MASK
)

	)

10008 
	#DCP_CTRL_CLKGATE_MASK
 (0x40000000U)

	)

10009 
	#DCP_CTRL_CLKGATE_SHIFT
 (30U)

	)

10010 
	#DCP_CTRL_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_CLKGATE_SHIFT
)Ë& 
DCP_CTRL_CLKGATE_MASK
)

	)

10011 
	#DCP_CTRL_SFTRST_MASK
 (0x80000000U)

	)

10012 
	#DCP_CTRL_SFTRST_SHIFT
 (31U)

	)

10013 
	#DCP_CTRL_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CTRL_SFTRST_SHIFT
)Ë& 
DCP_CTRL_SFTRST_MASK
)

	)

10016 
	#DCP_STAT_IRQ_MASK
 (0xFU)

	)

10017 
	#DCP_STAT_IRQ_SHIFT
 (0U)

	)

10018 
	#DCP_STAT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_STAT_IRQ_SHIFT
)Ë& 
DCP_STAT_IRQ_MASK
)

	)

10019 
	#DCP_STAT_RSVD_IRQ_MASK
 (0x100U)

	)

10020 
	#DCP_STAT_RSVD_IRQ_SHIFT
 (8U)

	)

10021 
	#DCP_STAT_RSVD_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_STAT_RSVD_IRQ_SHIFT
)Ë& 
DCP_STAT_RSVD_IRQ_MASK
)

	)

10022 
	#DCP_STAT_READY_CHANNELS_MASK
 (0xFF0000U)

	)

10023 
	#DCP_STAT_READY_CHANNELS_SHIFT
 (16U)

	)

10024 
	#DCP_STAT_READY_CHANNELS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_STAT_READY_CHANNELS_SHIFT
)Ë& 
DCP_STAT_READY_CHANNELS_MASK
)

	)

10025 
	#DCP_STAT_CUR_CHANNEL_MASK
 (0xF000000U)

	)

10026 
	#DCP_STAT_CUR_CHANNEL_SHIFT
 (24U)

	)

10027 
	#DCP_STAT_CUR_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_STAT_CUR_CHANNEL_SHIFT
)Ë& 
DCP_STAT_CUR_CHANNEL_MASK
)

	)

10028 
	#DCP_STAT_OTP_KEY_READY_MASK
 (0x10000000U)

	)

10029 
	#DCP_STAT_OTP_KEY_READY_SHIFT
 (28U)

	)

10030 
	#DCP_STAT_OTP_KEY_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_STAT_OTP_KEY_READY_SHIFT
)Ë& 
DCP_STAT_OTP_KEY_READY_MASK
)

	)

10033 
	#DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK
 (0xFFU)

	)

10034 
	#DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT
 (0U)

	)

10035 
	#DCP_CHANNELCTRL_ENABLE_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT
)Ë& 
DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK
)

	)

10036 
	#DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_MASK
 (0xFF00U)

	)

10037 
	#DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_SHIFT
 (8U)

	)

10038 
	#DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_SHIFT
)Ë& 
DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_MASK
)

	)

10039 
	#DCP_CHANNELCTRL_CH0_IRQ_MERGED_MASK
 (0x10000U)

	)

10040 
	#DCP_CHANNELCTRL_CH0_IRQ_MERGED_SHIFT
 (16U)

	)

10041 
	#DCP_CHANNELCTRL_CH0_IRQ_MERGED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CHANNELCTRL_CH0_IRQ_MERGED_SHIFT
)Ë& 
DCP_CHANNELCTRL_CH0_IRQ_MERGED_MASK
)

	)

10042 
	#DCP_CHANNELCTRL_RSVD_MASK
 (0xFFFE0000U)

	)

10043 
	#DCP_CHANNELCTRL_RSVD_SHIFT
 (17U)

	)

10044 
	#DCP_CHANNELCTRL_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CHANNELCTRL_RSVD_SHIFT
)Ë& 
DCP_CHANNELCTRL_RSVD_MASK
)

	)

10047 
	#DCP_CAPABILITY0_NUM_KEYS_MASK
 (0xFFU)

	)

10048 
	#DCP_CAPABILITY0_NUM_KEYS_SHIFT
 (0U)

	)

10049 
	#DCP_CAPABILITY0_NUM_KEYS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY0_NUM_KEYS_SHIFT
)Ë& 
DCP_CAPABILITY0_NUM_KEYS_MASK
)

	)

10050 
	#DCP_CAPABILITY0_NUM_CHANNELS_MASK
 (0xF00U)

	)

10051 
	#DCP_CAPABILITY0_NUM_CHANNELS_SHIFT
 (8U)

	)

10052 
	#DCP_CAPABILITY0_NUM_CHANNELS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY0_NUM_CHANNELS_SHIFT
)Ë& 
DCP_CAPABILITY0_NUM_CHANNELS_MASK
)

	)

10053 
	#DCP_CAPABILITY0_RSVD_MASK
 (0x1FFFF000U)

	)

10054 
	#DCP_CAPABILITY0_RSVD_SHIFT
 (12U)

	)

10055 
	#DCP_CAPABILITY0_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY0_RSVD_SHIFT
)Ë& 
DCP_CAPABILITY0_RSVD_MASK
)

	)

10056 
	#DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_MASK
 (0x20000000U)

	)

10057 
	#DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_SHIFT
 (29U)

	)

10058 
	#DCP_CAPABILITY0_DISABLE_UNIQUE_KEY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_SHIFT
)Ë& 
DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_MASK
)

	)

10059 
	#DCP_CAPABILITY0_DISABLE_DECRYPT_MASK
 (0x80000000U)

	)

10060 
	#DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT
 (31U)

	)

10061 
	#DCP_CAPABILITY0_DISABLE_DECRYPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT
)Ë& 
DCP_CAPABILITY0_DISABLE_DECRYPT_MASK
)

	)

10064 
	#DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK
 (0xFFFFU)

	)

10065 
	#DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT
 (0U)

	)

10066 
	#DCP_CAPABILITY1_CIPHER_ALGORITHMS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT
)Ë& 
DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK
)

	)

10067 
	#DCP_CAPABILITY1_HASH_ALGORITHMS_MASK
 (0xFFFF0000U)

	)

10068 
	#DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT
 (16U)

	)

10069 
	#DCP_CAPABILITY1_HASH_ALGORITHMS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT
)Ë& 
DCP_CAPABILITY1_HASH_ALGORITHMS_MASK
)

	)

10072 
	#DCP_CONTEXT_ADDR_MASK
 (0xFFFFFFFFU)

	)

10073 
	#DCP_CONTEXT_ADDR_SHIFT
 (0U)

	)

10074 
	#DCP_CONTEXT_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CONTEXT_ADDR_SHIFT
)Ë& 
DCP_CONTEXT_ADDR_MASK
)

	)

10077 
	#DCP_KEY_SUBWORD_MASK
 (0x3U)

	)

10078 
	#DCP_KEY_SUBWORD_SHIFT
 (0U)

	)

10079 
	#DCP_KEY_SUBWORD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_KEY_SUBWORD_SHIFT
)Ë& 
DCP_KEY_SUBWORD_MASK
)

	)

10080 
	#DCP_KEY_RSVD_SUBWORD_MASK
 (0xCU)

	)

10081 
	#DCP_KEY_RSVD_SUBWORD_SHIFT
 (2U)

	)

10082 
	#DCP_KEY_RSVD_SUBWORD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_KEY_RSVD_SUBWORD_SHIFT
)Ë& 
DCP_KEY_RSVD_SUBWORD_MASK
)

	)

10083 
	#DCP_KEY_INDEX_MASK
 (0x30U)

	)

10084 
	#DCP_KEY_INDEX_SHIFT
 (4U)

	)

10085 
	#DCP_KEY_INDEX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_KEY_INDEX_SHIFT
)Ë& 
DCP_KEY_INDEX_MASK
)

	)

10086 
	#DCP_KEY_RSVD_INDEX_MASK
 (0xC0U)

	)

10087 
	#DCP_KEY_RSVD_INDEX_SHIFT
 (6U)

	)

10088 
	#DCP_KEY_RSVD_INDEX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_KEY_RSVD_INDEX_SHIFT
)Ë& 
DCP_KEY_RSVD_INDEX_MASK
)

	)

10089 
	#DCP_KEY_RSVD_MASK
 (0xFFFFFF00U)

	)

10090 
	#DCP_KEY_RSVD_SHIFT
 (8U)

	)

10091 
	#DCP_KEY_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_KEY_RSVD_SHIFT
)Ë& 
DCP_KEY_RSVD_MASK
)

	)

10094 
	#DCP_KEYDATA_DATA_MASK
 (0xFFFFFFFFU)

	)

10095 
	#DCP_KEYDATA_DATA_SHIFT
 (0U)

	)

10096 
	#DCP_KEYDATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_KEYDATA_DATA_SHIFT
)Ë& 
DCP_KEYDATA_DATA_MASK
)

	)

10099 
	#DCP_PACKET0_ADDR_MASK
 (0xFFFFFFFFU)

	)

10100 
	#DCP_PACKET0_ADDR_SHIFT
 (0U)

	)

10101 
	#DCP_PACKET0_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET0_ADDR_SHIFT
)Ë& 
DCP_PACKET0_ADDR_MASK
)

	)

10104 
	#DCP_PACKET1_INTERRUPT_MASK
 (0x1U)

	)

10105 
	#DCP_PACKET1_INTERRUPT_SHIFT
 (0U)

	)

10106 
	#DCP_PACKET1_INTERRUPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_INTERRUPT_SHIFT
)Ë& 
DCP_PACKET1_INTERRUPT_MASK
)

	)

10107 
	#DCP_PACKET1_DECR_SEMAPHORE_MASK
 (0x2U)

	)

10108 
	#DCP_PACKET1_DECR_SEMAPHORE_SHIFT
 (1U)

	)

10109 
	#DCP_PACKET1_DECR_SEMAPHORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_DECR_SEMAPHORE_SHIFT
)Ë& 
DCP_PACKET1_DECR_SEMAPHORE_MASK
)

	)

10110 
	#DCP_PACKET1_CHAIN_MASK
 (0x4U)

	)

10111 
	#DCP_PACKET1_CHAIN_SHIFT
 (2U)

	)

10112 
	#DCP_PACKET1_CHAIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_CHAIN_SHIFT
)Ë& 
DCP_PACKET1_CHAIN_MASK
)

	)

10113 
	#DCP_PACKET1_CHAIN_CONTIGUOUS_MASK
 (0x8U)

	)

10114 
	#DCP_PACKET1_CHAIN_CONTIGUOUS_SHIFT
 (3U)

	)

10115 
	#DCP_PACKET1_CHAIN_CONTIGUOUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_CHAIN_CONTIGUOUS_SHIFT
)Ë& 
DCP_PACKET1_CHAIN_CONTIGUOUS_MASK
)

	)

10116 
	#DCP_PACKET1_ENABLE_MEMCOPY_MASK
 (0x10U)

	)

10117 
	#DCP_PACKET1_ENABLE_MEMCOPY_SHIFT
 (4U)

	)

10118 
	#DCP_PACKET1_ENABLE_MEMCOPY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_ENABLE_MEMCOPY_SHIFT
)Ë& 
DCP_PACKET1_ENABLE_MEMCOPY_MASK
)

	)

10119 
	#DCP_PACKET1_ENABLE_CIPHER_MASK
 (0x20U)

	)

10120 
	#DCP_PACKET1_ENABLE_CIPHER_SHIFT
 (5U)

	)

10121 
	#DCP_PACKET1_ENABLE_CIPHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_ENABLE_CIPHER_SHIFT
)Ë& 
DCP_PACKET1_ENABLE_CIPHER_MASK
)

	)

10122 
	#DCP_PACKET1_ENABLE_HASH_MASK
 (0x40U)

	)

10123 
	#DCP_PACKET1_ENABLE_HASH_SHIFT
 (6U)

	)

10124 
	#DCP_PACKET1_ENABLE_HASH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_ENABLE_HASH_SHIFT
)Ë& 
DCP_PACKET1_ENABLE_HASH_MASK
)

	)

10125 
	#DCP_PACKET1_ENABLE_BLIT_MASK
 (0x80U)

	)

10126 
	#DCP_PACKET1_ENABLE_BLIT_SHIFT
 (7U)

	)

10127 
	#DCP_PACKET1_ENABLE_BLIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_ENABLE_BLIT_SHIFT
)Ë& 
DCP_PACKET1_ENABLE_BLIT_MASK
)

	)

10128 
	#DCP_PACKET1_CIPHER_ENCRYPT_MASK
 (0x100U)

	)

10129 
	#DCP_PACKET1_CIPHER_ENCRYPT_SHIFT
 (8U)

	)

10130 
	#DCP_PACKET1_CIPHER_ENCRYPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_CIPHER_ENCRYPT_SHIFT
)Ë& 
DCP_PACKET1_CIPHER_ENCRYPT_MASK
)

	)

10131 
	#DCP_PACKET1_CIPHER_INIT_MASK
 (0x200U)

	)

10132 
	#DCP_PACKET1_CIPHER_INIT_SHIFT
 (9U)

	)

10133 
	#DCP_PACKET1_CIPHER_INIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_CIPHER_INIT_SHIFT
)Ë& 
DCP_PACKET1_CIPHER_INIT_MASK
)

	)

10134 
	#DCP_PACKET1_OTP_KEY_MASK
 (0x400U)

	)

10135 
	#DCP_PACKET1_OTP_KEY_SHIFT
 (10U)

	)

10136 
	#DCP_PACKET1_OTP_KEY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_OTP_KEY_SHIFT
)Ë& 
DCP_PACKET1_OTP_KEY_MASK
)

	)

10137 
	#DCP_PACKET1_PAYLOAD_KEY_MASK
 (0x800U)

	)

10138 
	#DCP_PACKET1_PAYLOAD_KEY_SHIFT
 (11U)

	)

10139 
	#DCP_PACKET1_PAYLOAD_KEY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_PAYLOAD_KEY_SHIFT
)Ë& 
DCP_PACKET1_PAYLOAD_KEY_MASK
)

	)

10140 
	#DCP_PACKET1_HASH_INIT_MASK
 (0x1000U)

	)

10141 
	#DCP_PACKET1_HASH_INIT_SHIFT
 (12U)

	)

10142 
	#DCP_PACKET1_HASH_INIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_HASH_INIT_SHIFT
)Ë& 
DCP_PACKET1_HASH_INIT_MASK
)

	)

10143 
	#DCP_PACKET1_HASH_TERM_MASK
 (0x2000U)

	)

10144 
	#DCP_PACKET1_HASH_TERM_SHIFT
 (13U)

	)

10145 
	#DCP_PACKET1_HASH_TERM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_HASH_TERM_SHIFT
)Ë& 
DCP_PACKET1_HASH_TERM_MASK
)

	)

10146 
	#DCP_PACKET1_CHECK_HASH_MASK
 (0x4000U)

	)

10147 
	#DCP_PACKET1_CHECK_HASH_SHIFT
 (14U)

	)

10148 
	#DCP_PACKET1_CHECK_HASH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_CHECK_HASH_SHIFT
)Ë& 
DCP_PACKET1_CHECK_HASH_MASK
)

	)

10149 
	#DCP_PACKET1_HASH_OUTPUT_MASK
 (0x8000U)

	)

10150 
	#DCP_PACKET1_HASH_OUTPUT_SHIFT
 (15U)

	)

10151 
	#DCP_PACKET1_HASH_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_HASH_OUTPUT_SHIFT
)Ë& 
DCP_PACKET1_HASH_OUTPUT_MASK
)

	)

10152 
	#DCP_PACKET1_CONSTANT_FILL_MASK
 (0x10000U)

	)

10153 
	#DCP_PACKET1_CONSTANT_FILL_SHIFT
 (16U)

	)

10154 
	#DCP_PACKET1_CONSTANT_FILL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_CONSTANT_FILL_SHIFT
)Ë& 
DCP_PACKET1_CONSTANT_FILL_MASK
)

	)

10155 
	#DCP_PACKET1_TEST_SEMA_IRQ_MASK
 (0x20000U)

	)

10156 
	#DCP_PACKET1_TEST_SEMA_IRQ_SHIFT
 (17U)

	)

10157 
	#DCP_PACKET1_TEST_SEMA_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_TEST_SEMA_IRQ_SHIFT
)Ë& 
DCP_PACKET1_TEST_SEMA_IRQ_MASK
)

	)

10158 
	#DCP_PACKET1_KEY_BYTESWAP_MASK
 (0x40000U)

	)

10159 
	#DCP_PACKET1_KEY_BYTESWAP_SHIFT
 (18U)

	)

10160 
	#DCP_PACKET1_KEY_BYTESWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_KEY_BYTESWAP_SHIFT
)Ë& 
DCP_PACKET1_KEY_BYTESWAP_MASK
)

	)

10161 
	#DCP_PACKET1_KEY_WORDSWAP_MASK
 (0x80000U)

	)

10162 
	#DCP_PACKET1_KEY_WORDSWAP_SHIFT
 (19U)

	)

10163 
	#DCP_PACKET1_KEY_WORDSWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_KEY_WORDSWAP_SHIFT
)Ë& 
DCP_PACKET1_KEY_WORDSWAP_MASK
)

	)

10164 
	#DCP_PACKET1_INPUT_BYTESWAP_MASK
 (0x100000U)

	)

10165 
	#DCP_PACKET1_INPUT_BYTESWAP_SHIFT
 (20U)

	)

10166 
	#DCP_PACKET1_INPUT_BYTESWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_INPUT_BYTESWAP_SHIFT
)Ë& 
DCP_PACKET1_INPUT_BYTESWAP_MASK
)

	)

10167 
	#DCP_PACKET1_INPUT_WORDSWAP_MASK
 (0x200000U)

	)

10168 
	#DCP_PACKET1_INPUT_WORDSWAP_SHIFT
 (21U)

	)

10169 
	#DCP_PACKET1_INPUT_WORDSWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_INPUT_WORDSWAP_SHIFT
)Ë& 
DCP_PACKET1_INPUT_WORDSWAP_MASK
)

	)

10170 
	#DCP_PACKET1_OUTPUT_BYTESWAP_MASK
 (0x400000U)

	)

10171 
	#DCP_PACKET1_OUTPUT_BYTESWAP_SHIFT
 (22U)

	)

10172 
	#DCP_PACKET1_OUTPUT_BYTESWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_OUTPUT_BYTESWAP_SHIFT
)Ë& 
DCP_PACKET1_OUTPUT_BYTESWAP_MASK
)

	)

10173 
	#DCP_PACKET1_OUTPUT_WORDSWAP_MASK
 (0x800000U)

	)

10174 
	#DCP_PACKET1_OUTPUT_WORDSWAP_SHIFT
 (23U)

	)

10175 
	#DCP_PACKET1_OUTPUT_WORDSWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_OUTPUT_WORDSWAP_SHIFT
)Ë& 
DCP_PACKET1_OUTPUT_WORDSWAP_MASK
)

	)

10176 
	#DCP_PACKET1_TAG_MASK
 (0xFF000000U)

	)

10177 
	#DCP_PACKET1_TAG_SHIFT
 (24U)

	)

10178 
	#DCP_PACKET1_TAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET1_TAG_SHIFT
)Ë& 
DCP_PACKET1_TAG_MASK
)

	)

10181 
	#DCP_PACKET2_CIPHER_SELECT_MASK
 (0xFU)

	)

10182 
	#DCP_PACKET2_CIPHER_SELECT_SHIFT
 (0U)

	)

10183 
	#DCP_PACKET2_CIPHER_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET2_CIPHER_SELECT_SHIFT
)Ë& 
DCP_PACKET2_CIPHER_SELECT_MASK
)

	)

10184 
	#DCP_PACKET2_CIPHER_MODE_MASK
 (0xF0U)

	)

10185 
	#DCP_PACKET2_CIPHER_MODE_SHIFT
 (4U)

	)

10186 
	#DCP_PACKET2_CIPHER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET2_CIPHER_MODE_SHIFT
)Ë& 
DCP_PACKET2_CIPHER_MODE_MASK
)

	)

10187 
	#DCP_PACKET2_KEY_SELECT_MASK
 (0xFF00U)

	)

10188 
	#DCP_PACKET2_KEY_SELECT_SHIFT
 (8U)

	)

10189 
	#DCP_PACKET2_KEY_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET2_KEY_SELECT_SHIFT
)Ë& 
DCP_PACKET2_KEY_SELECT_MASK
)

	)

10190 
	#DCP_PACKET2_HASH_SELECT_MASK
 (0xF0000U)

	)

10191 
	#DCP_PACKET2_HASH_SELECT_SHIFT
 (16U)

	)

10192 
	#DCP_PACKET2_HASH_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET2_HASH_SELECT_SHIFT
)Ë& 
DCP_PACKET2_HASH_SELECT_MASK
)

	)

10193 
	#DCP_PACKET2_RSVD_MASK
 (0xF00000U)

	)

10194 
	#DCP_PACKET2_RSVD_SHIFT
 (20U)

	)

10195 
	#DCP_PACKET2_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET2_RSVD_SHIFT
)Ë& 
DCP_PACKET2_RSVD_MASK
)

	)

10196 
	#DCP_PACKET2_CIPHER_CFG_MASK
 (0xFF000000U)

	)

10197 
	#DCP_PACKET2_CIPHER_CFG_SHIFT
 (24U)

	)

10198 
	#DCP_PACKET2_CIPHER_CFG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET2_CIPHER_CFG_SHIFT
)Ë& 
DCP_PACKET2_CIPHER_CFG_MASK
)

	)

10201 
	#DCP_PACKET3_ADDR_MASK
 (0xFFFFFFFFU)

	)

10202 
	#DCP_PACKET3_ADDR_SHIFT
 (0U)

	)

10203 
	#DCP_PACKET3_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET3_ADDR_SHIFT
)Ë& 
DCP_PACKET3_ADDR_MASK
)

	)

10206 
	#DCP_PACKET4_ADDR_MASK
 (0xFFFFFFFFU)

	)

10207 
	#DCP_PACKET4_ADDR_SHIFT
 (0U)

	)

10208 
	#DCP_PACKET4_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET4_ADDR_SHIFT
)Ë& 
DCP_PACKET4_ADDR_MASK
)

	)

10211 
	#DCP_PACKET5_COUNT_MASK
 (0xFFFFFFFFU)

	)

10212 
	#DCP_PACKET5_COUNT_SHIFT
 (0U)

	)

10213 
	#DCP_PACKET5_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET5_COUNT_SHIFT
)Ë& 
DCP_PACKET5_COUNT_MASK
)

	)

10216 
	#DCP_PACKET6_ADDR_MASK
 (0xFFFFFFFFU)

	)

10217 
	#DCP_PACKET6_ADDR_SHIFT
 (0U)

	)

10218 
	#DCP_PACKET6_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PACKET6_ADDR_SHIFT
)Ë& 
DCP_PACKET6_ADDR_MASK
)

	)

10221 
	#DCP_CH0CMDPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

10222 
	#DCP_CH0CMDPTR_ADDR_SHIFT
 (0U)

	)

10223 
	#DCP_CH0CMDPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0CMDPTR_ADDR_SHIFT
)Ë& 
DCP_CH0CMDPTR_ADDR_MASK
)

	)

10226 
	#DCP_CH0SEMA_INCREMENT_MASK
 (0xFFU)

	)

10227 
	#DCP_CH0SEMA_INCREMENT_SHIFT
 (0U)

	)

10228 
	#DCP_CH0SEMA_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0SEMA_INCREMENT_SHIFT
)Ë& 
DCP_CH0SEMA_INCREMENT_MASK
)

	)

10229 
	#DCP_CH0SEMA_VALUE_MASK
 (0xFF0000U)

	)

10230 
	#DCP_CH0SEMA_VALUE_SHIFT
 (16U)

	)

10231 
	#DCP_CH0SEMA_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0SEMA_VALUE_SHIFT
)Ë& 
DCP_CH0SEMA_VALUE_MASK
)

	)

10234 
	#DCP_CH0STAT_RSVD_COMPLETE_MASK
 (0x1U)

	)

10235 
	#DCP_CH0STAT_RSVD_COMPLETE_SHIFT
 (0U)

	)

10236 
	#DCP_CH0STAT_RSVD_COMPLETE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_RSVD_COMPLETE_SHIFT
)Ë& 
DCP_CH0STAT_RSVD_COMPLETE_MASK
)

	)

10237 
	#DCP_CH0STAT_HASH_MISMATCH_MASK
 (0x2U)

	)

10238 
	#DCP_CH0STAT_HASH_MISMATCH_SHIFT
 (1U)

	)

10239 
	#DCP_CH0STAT_HASH_MISMATCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_HASH_MISMATCH_SHIFT
)Ë& 
DCP_CH0STAT_HASH_MISMATCH_MASK
)

	)

10240 
	#DCP_CH0STAT_ERROR_SETUP_MASK
 (0x4U)

	)

10241 
	#DCP_CH0STAT_ERROR_SETUP_SHIFT
 (2U)

	)

10242 
	#DCP_CH0STAT_ERROR_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_ERROR_SETUP_SHIFT
)Ë& 
DCP_CH0STAT_ERROR_SETUP_MASK
)

	)

10243 
	#DCP_CH0STAT_ERROR_PACKET_MASK
 (0x8U)

	)

10244 
	#DCP_CH0STAT_ERROR_PACKET_SHIFT
 (3U)

	)

10245 
	#DCP_CH0STAT_ERROR_PACKET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_ERROR_PACKET_SHIFT
)Ë& 
DCP_CH0STAT_ERROR_PACKET_MASK
)

	)

10246 
	#DCP_CH0STAT_ERROR_SRC_MASK
 (0x10U)

	)

10247 
	#DCP_CH0STAT_ERROR_SRC_SHIFT
 (4U)

	)

10248 
	#DCP_CH0STAT_ERROR_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_ERROR_SRC_SHIFT
)Ë& 
DCP_CH0STAT_ERROR_SRC_MASK
)

	)

10249 
	#DCP_CH0STAT_ERROR_DST_MASK
 (0x20U)

	)

10250 
	#DCP_CH0STAT_ERROR_DST_SHIFT
 (5U)

	)

10251 
	#DCP_CH0STAT_ERROR_DST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_ERROR_DST_SHIFT
)Ë& 
DCP_CH0STAT_ERROR_DST_MASK
)

	)

10252 
	#DCP_CH0STAT_ERROR_PAGEFAULT_MASK
 (0x40U)

	)

10253 
	#DCP_CH0STAT_ERROR_PAGEFAULT_SHIFT
 (6U)

	)

10254 
	#DCP_CH0STAT_ERROR_PAGEFAULT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_ERROR_PAGEFAULT_SHIFT
)Ë& 
DCP_CH0STAT_ERROR_PAGEFAULT_MASK
)

	)

10255 
	#DCP_CH0STAT_ERROR_CODE_MASK
 (0xFF0000U)

	)

10256 
	#DCP_CH0STAT_ERROR_CODE_SHIFT
 (16U)

	)

10257 
	#DCP_CH0STAT_ERROR_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_ERROR_CODE_SHIFT
)Ë& 
DCP_CH0STAT_ERROR_CODE_MASK
)

	)

10258 
	#DCP_CH0STAT_TAG_MASK
 (0xFF000000U)

	)

10259 
	#DCP_CH0STAT_TAG_SHIFT
 (24U)

	)

10260 
	#DCP_CH0STAT_TAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0STAT_TAG_SHIFT
)Ë& 
DCP_CH0STAT_TAG_MASK
)

	)

10263 
	#DCP_CH0OPTS_RECOVERY_TIMER_MASK
 (0xFFFFU)

	)

10264 
	#DCP_CH0OPTS_RECOVERY_TIMER_SHIFT
 (0U)

	)

10265 
	#DCP_CH0OPTS_RECOVERY_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0OPTS_RECOVERY_TIMER_SHIFT
)Ë& 
DCP_CH0OPTS_RECOVERY_TIMER_MASK
)

	)

10266 
	#DCP_CH0OPTS_RSVD_MASK
 (0xFFFF0000U)

	)

10267 
	#DCP_CH0OPTS_RSVD_SHIFT
 (16U)

	)

10268 
	#DCP_CH0OPTS_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH0OPTS_RSVD_SHIFT
)Ë& 
DCP_CH0OPTS_RSVD_MASK
)

	)

10271 
	#DCP_CH1CMDPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

10272 
	#DCP_CH1CMDPTR_ADDR_SHIFT
 (0U)

	)

10273 
	#DCP_CH1CMDPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1CMDPTR_ADDR_SHIFT
)Ë& 
DCP_CH1CMDPTR_ADDR_MASK
)

	)

10276 
	#DCP_CH1SEMA_INCREMENT_MASK
 (0xFFU)

	)

10277 
	#DCP_CH1SEMA_INCREMENT_SHIFT
 (0U)

	)

10278 
	#DCP_CH1SEMA_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1SEMA_INCREMENT_SHIFT
)Ë& 
DCP_CH1SEMA_INCREMENT_MASK
)

	)

10279 
	#DCP_CH1SEMA_VALUE_MASK
 (0xFF0000U)

	)

10280 
	#DCP_CH1SEMA_VALUE_SHIFT
 (16U)

	)

10281 
	#DCP_CH1SEMA_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1SEMA_VALUE_SHIFT
)Ë& 
DCP_CH1SEMA_VALUE_MASK
)

	)

10284 
	#DCP_CH1STAT_RSVD_COMPLETE_MASK
 (0x1U)

	)

10285 
	#DCP_CH1STAT_RSVD_COMPLETE_SHIFT
 (0U)

	)

10286 
	#DCP_CH1STAT_RSVD_COMPLETE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_RSVD_COMPLETE_SHIFT
)Ë& 
DCP_CH1STAT_RSVD_COMPLETE_MASK
)

	)

10287 
	#DCP_CH1STAT_HASH_MISMATCH_MASK
 (0x2U)

	)

10288 
	#DCP_CH1STAT_HASH_MISMATCH_SHIFT
 (1U)

	)

10289 
	#DCP_CH1STAT_HASH_MISMATCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_HASH_MISMATCH_SHIFT
)Ë& 
DCP_CH1STAT_HASH_MISMATCH_MASK
)

	)

10290 
	#DCP_CH1STAT_ERROR_SETUP_MASK
 (0x4U)

	)

10291 
	#DCP_CH1STAT_ERROR_SETUP_SHIFT
 (2U)

	)

10292 
	#DCP_CH1STAT_ERROR_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_ERROR_SETUP_SHIFT
)Ë& 
DCP_CH1STAT_ERROR_SETUP_MASK
)

	)

10293 
	#DCP_CH1STAT_ERROR_PACKET_MASK
 (0x8U)

	)

10294 
	#DCP_CH1STAT_ERROR_PACKET_SHIFT
 (3U)

	)

10295 
	#DCP_CH1STAT_ERROR_PACKET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_ERROR_PACKET_SHIFT
)Ë& 
DCP_CH1STAT_ERROR_PACKET_MASK
)

	)

10296 
	#DCP_CH1STAT_ERROR_SRC_MASK
 (0x10U)

	)

10297 
	#DCP_CH1STAT_ERROR_SRC_SHIFT
 (4U)

	)

10298 
	#DCP_CH1STAT_ERROR_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_ERROR_SRC_SHIFT
)Ë& 
DCP_CH1STAT_ERROR_SRC_MASK
)

	)

10299 
	#DCP_CH1STAT_ERROR_DST_MASK
 (0x20U)

	)

10300 
	#DCP_CH1STAT_ERROR_DST_SHIFT
 (5U)

	)

10301 
	#DCP_CH1STAT_ERROR_DST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_ERROR_DST_SHIFT
)Ë& 
DCP_CH1STAT_ERROR_DST_MASK
)

	)

10302 
	#DCP_CH1STAT_ERROR_PAGEFAULT_MASK
 (0x40U)

	)

10303 
	#DCP_CH1STAT_ERROR_PAGEFAULT_SHIFT
 (6U)

	)

10304 
	#DCP_CH1STAT_ERROR_PAGEFAULT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_ERROR_PAGEFAULT_SHIFT
)Ë& 
DCP_CH1STAT_ERROR_PAGEFAULT_MASK
)

	)

10305 
	#DCP_CH1STAT_ERROR_CODE_MASK
 (0xFF0000U)

	)

10306 
	#DCP_CH1STAT_ERROR_CODE_SHIFT
 (16U)

	)

10307 
	#DCP_CH1STAT_ERROR_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_ERROR_CODE_SHIFT
)Ë& 
DCP_CH1STAT_ERROR_CODE_MASK
)

	)

10308 
	#DCP_CH1STAT_TAG_MASK
 (0xFF000000U)

	)

10309 
	#DCP_CH1STAT_TAG_SHIFT
 (24U)

	)

10310 
	#DCP_CH1STAT_TAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1STAT_TAG_SHIFT
)Ë& 
DCP_CH1STAT_TAG_MASK
)

	)

10313 
	#DCP_CH1OPTS_RECOVERY_TIMER_MASK
 (0xFFFFU)

	)

10314 
	#DCP_CH1OPTS_RECOVERY_TIMER_SHIFT
 (0U)

	)

10315 
	#DCP_CH1OPTS_RECOVERY_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1OPTS_RECOVERY_TIMER_SHIFT
)Ë& 
DCP_CH1OPTS_RECOVERY_TIMER_MASK
)

	)

10316 
	#DCP_CH1OPTS_RSVD_MASK
 (0xFFFF0000U)

	)

10317 
	#DCP_CH1OPTS_RSVD_SHIFT
 (16U)

	)

10318 
	#DCP_CH1OPTS_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH1OPTS_RSVD_SHIFT
)Ë& 
DCP_CH1OPTS_RSVD_MASK
)

	)

10321 
	#DCP_CH2CMDPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

10322 
	#DCP_CH2CMDPTR_ADDR_SHIFT
 (0U)

	)

10323 
	#DCP_CH2CMDPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2CMDPTR_ADDR_SHIFT
)Ë& 
DCP_CH2CMDPTR_ADDR_MASK
)

	)

10326 
	#DCP_CH2SEMA_INCREMENT_MASK
 (0xFFU)

	)

10327 
	#DCP_CH2SEMA_INCREMENT_SHIFT
 (0U)

	)

10328 
	#DCP_CH2SEMA_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2SEMA_INCREMENT_SHIFT
)Ë& 
DCP_CH2SEMA_INCREMENT_MASK
)

	)

10329 
	#DCP_CH2SEMA_VALUE_MASK
 (0xFF0000U)

	)

10330 
	#DCP_CH2SEMA_VALUE_SHIFT
 (16U)

	)

10331 
	#DCP_CH2SEMA_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2SEMA_VALUE_SHIFT
)Ë& 
DCP_CH2SEMA_VALUE_MASK
)

	)

10334 
	#DCP_CH2STAT_RSVD_COMPLETE_MASK
 (0x1U)

	)

10335 
	#DCP_CH2STAT_RSVD_COMPLETE_SHIFT
 (0U)

	)

10336 
	#DCP_CH2STAT_RSVD_COMPLETE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_RSVD_COMPLETE_SHIFT
)Ë& 
DCP_CH2STAT_RSVD_COMPLETE_MASK
)

	)

10337 
	#DCP_CH2STAT_HASH_MISMATCH_MASK
 (0x2U)

	)

10338 
	#DCP_CH2STAT_HASH_MISMATCH_SHIFT
 (1U)

	)

10339 
	#DCP_CH2STAT_HASH_MISMATCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_HASH_MISMATCH_SHIFT
)Ë& 
DCP_CH2STAT_HASH_MISMATCH_MASK
)

	)

10340 
	#DCP_CH2STAT_ERROR_SETUP_MASK
 (0x4U)

	)

10341 
	#DCP_CH2STAT_ERROR_SETUP_SHIFT
 (2U)

	)

10342 
	#DCP_CH2STAT_ERROR_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_ERROR_SETUP_SHIFT
)Ë& 
DCP_CH2STAT_ERROR_SETUP_MASK
)

	)

10343 
	#DCP_CH2STAT_ERROR_PACKET_MASK
 (0x8U)

	)

10344 
	#DCP_CH2STAT_ERROR_PACKET_SHIFT
 (3U)

	)

10345 
	#DCP_CH2STAT_ERROR_PACKET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_ERROR_PACKET_SHIFT
)Ë& 
DCP_CH2STAT_ERROR_PACKET_MASK
)

	)

10346 
	#DCP_CH2STAT_ERROR_SRC_MASK
 (0x10U)

	)

10347 
	#DCP_CH2STAT_ERROR_SRC_SHIFT
 (4U)

	)

10348 
	#DCP_CH2STAT_ERROR_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_ERROR_SRC_SHIFT
)Ë& 
DCP_CH2STAT_ERROR_SRC_MASK
)

	)

10349 
	#DCP_CH2STAT_ERROR_DST_MASK
 (0x20U)

	)

10350 
	#DCP_CH2STAT_ERROR_DST_SHIFT
 (5U)

	)

10351 
	#DCP_CH2STAT_ERROR_DST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_ERROR_DST_SHIFT
)Ë& 
DCP_CH2STAT_ERROR_DST_MASK
)

	)

10352 
	#DCP_CH2STAT_ERROR_PAGEFAULT_MASK
 (0x40U)

	)

10353 
	#DCP_CH2STAT_ERROR_PAGEFAULT_SHIFT
 (6U)

	)

10354 
	#DCP_CH2STAT_ERROR_PAGEFAULT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_ERROR_PAGEFAULT_SHIFT
)Ë& 
DCP_CH2STAT_ERROR_PAGEFAULT_MASK
)

	)

10355 
	#DCP_CH2STAT_ERROR_CODE_MASK
 (0xFF0000U)

	)

10356 
	#DCP_CH2STAT_ERROR_CODE_SHIFT
 (16U)

	)

10357 
	#DCP_CH2STAT_ERROR_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_ERROR_CODE_SHIFT
)Ë& 
DCP_CH2STAT_ERROR_CODE_MASK
)

	)

10358 
	#DCP_CH2STAT_TAG_MASK
 (0xFF000000U)

	)

10359 
	#DCP_CH2STAT_TAG_SHIFT
 (24U)

	)

10360 
	#DCP_CH2STAT_TAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2STAT_TAG_SHIFT
)Ë& 
DCP_CH2STAT_TAG_MASK
)

	)

10363 
	#DCP_CH2OPTS_RECOVERY_TIMER_MASK
 (0xFFFFU)

	)

10364 
	#DCP_CH2OPTS_RECOVERY_TIMER_SHIFT
 (0U)

	)

10365 
	#DCP_CH2OPTS_RECOVERY_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2OPTS_RECOVERY_TIMER_SHIFT
)Ë& 
DCP_CH2OPTS_RECOVERY_TIMER_MASK
)

	)

10366 
	#DCP_CH2OPTS_RSVD_MASK
 (0xFFFF0000U)

	)

10367 
	#DCP_CH2OPTS_RSVD_SHIFT
 (16U)

	)

10368 
	#DCP_CH2OPTS_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH2OPTS_RSVD_SHIFT
)Ë& 
DCP_CH2OPTS_RSVD_MASK
)

	)

10371 
	#DCP_CH3CMDPTR_ADDR_MASK
 (0xFFFFFFFFU)

	)

10372 
	#DCP_CH3CMDPTR_ADDR_SHIFT
 (0U)

	)

10373 
	#DCP_CH3CMDPTR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3CMDPTR_ADDR_SHIFT
)Ë& 
DCP_CH3CMDPTR_ADDR_MASK
)

	)

10376 
	#DCP_CH3SEMA_INCREMENT_MASK
 (0xFFU)

	)

10377 
	#DCP_CH3SEMA_INCREMENT_SHIFT
 (0U)

	)

10378 
	#DCP_CH3SEMA_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3SEMA_INCREMENT_SHIFT
)Ë& 
DCP_CH3SEMA_INCREMENT_MASK
)

	)

10379 
	#DCP_CH3SEMA_VALUE_MASK
 (0xFF0000U)

	)

10380 
	#DCP_CH3SEMA_VALUE_SHIFT
 (16U)

	)

10381 
	#DCP_CH3SEMA_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3SEMA_VALUE_SHIFT
)Ë& 
DCP_CH3SEMA_VALUE_MASK
)

	)

10384 
	#DCP_CH3STAT_RSVD_COMPLETE_MASK
 (0x1U)

	)

10385 
	#DCP_CH3STAT_RSVD_COMPLETE_SHIFT
 (0U)

	)

10386 
	#DCP_CH3STAT_RSVD_COMPLETE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_RSVD_COMPLETE_SHIFT
)Ë& 
DCP_CH3STAT_RSVD_COMPLETE_MASK
)

	)

10387 
	#DCP_CH3STAT_HASH_MISMATCH_MASK
 (0x2U)

	)

10388 
	#DCP_CH3STAT_HASH_MISMATCH_SHIFT
 (1U)

	)

10389 
	#DCP_CH3STAT_HASH_MISMATCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_HASH_MISMATCH_SHIFT
)Ë& 
DCP_CH3STAT_HASH_MISMATCH_MASK
)

	)

10390 
	#DCP_CH3STAT_ERROR_SETUP_MASK
 (0x4U)

	)

10391 
	#DCP_CH3STAT_ERROR_SETUP_SHIFT
 (2U)

	)

10392 
	#DCP_CH3STAT_ERROR_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_ERROR_SETUP_SHIFT
)Ë& 
DCP_CH3STAT_ERROR_SETUP_MASK
)

	)

10393 
	#DCP_CH3STAT_ERROR_PACKET_MASK
 (0x8U)

	)

10394 
	#DCP_CH3STAT_ERROR_PACKET_SHIFT
 (3U)

	)

10395 
	#DCP_CH3STAT_ERROR_PACKET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_ERROR_PACKET_SHIFT
)Ë& 
DCP_CH3STAT_ERROR_PACKET_MASK
)

	)

10396 
	#DCP_CH3STAT_ERROR_SRC_MASK
 (0x10U)

	)

10397 
	#DCP_CH3STAT_ERROR_SRC_SHIFT
 (4U)

	)

10398 
	#DCP_CH3STAT_ERROR_SRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_ERROR_SRC_SHIFT
)Ë& 
DCP_CH3STAT_ERROR_SRC_MASK
)

	)

10399 
	#DCP_CH3STAT_ERROR_DST_MASK
 (0x20U)

	)

10400 
	#DCP_CH3STAT_ERROR_DST_SHIFT
 (5U)

	)

10401 
	#DCP_CH3STAT_ERROR_DST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_ERROR_DST_SHIFT
)Ë& 
DCP_CH3STAT_ERROR_DST_MASK
)

	)

10402 
	#DCP_CH3STAT_ERROR_PAGEFAULT_MASK
 (0x40U)

	)

10403 
	#DCP_CH3STAT_ERROR_PAGEFAULT_SHIFT
 (6U)

	)

10404 
	#DCP_CH3STAT_ERROR_PAGEFAULT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_ERROR_PAGEFAULT_SHIFT
)Ë& 
DCP_CH3STAT_ERROR_PAGEFAULT_MASK
)

	)

10405 
	#DCP_CH3STAT_ERROR_CODE_MASK
 (0xFF0000U)

	)

10406 
	#DCP_CH3STAT_ERROR_CODE_SHIFT
 (16U)

	)

10407 
	#DCP_CH3STAT_ERROR_CODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_ERROR_CODE_SHIFT
)Ë& 
DCP_CH3STAT_ERROR_CODE_MASK
)

	)

10408 
	#DCP_CH3STAT_TAG_MASK
 (0xFF000000U)

	)

10409 
	#DCP_CH3STAT_TAG_SHIFT
 (24U)

	)

10410 
	#DCP_CH3STAT_TAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3STAT_TAG_SHIFT
)Ë& 
DCP_CH3STAT_TAG_MASK
)

	)

10413 
	#DCP_CH3OPTS_RECOVERY_TIMER_MASK
 (0xFFFFU)

	)

10414 
	#DCP_CH3OPTS_RECOVERY_TIMER_SHIFT
 (0U)

	)

10415 
	#DCP_CH3OPTS_RECOVERY_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3OPTS_RECOVERY_TIMER_SHIFT
)Ë& 
DCP_CH3OPTS_RECOVERY_TIMER_MASK
)

	)

10416 
	#DCP_CH3OPTS_RSVD_MASK
 (0xFFFF0000U)

	)

10417 
	#DCP_CH3OPTS_RSVD_SHIFT
 (16U)

	)

10418 
	#DCP_CH3OPTS_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_CH3OPTS_RSVD_SHIFT
)Ë& 
DCP_CH3OPTS_RSVD_MASK
)

	)

10421 
	#DCP_DBGSELECT_INDEX_MASK
 (0xFFU)

	)

10422 
	#DCP_DBGSELECT_INDEX_SHIFT
 (0U)

	)

10423 
	#DCP_DBGSELECT_INDEX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_DBGSELECT_INDEX_SHIFT
)Ë& 
DCP_DBGSELECT_INDEX_MASK
)

	)

10424 
	#DCP_DBGSELECT_RSVD_MASK
 (0xFFFFFF00U)

	)

10425 
	#DCP_DBGSELECT_RSVD_SHIFT
 (8U)

	)

10426 
	#DCP_DBGSELECT_RSVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_DBGSELECT_RSVD_SHIFT
)Ë& 
DCP_DBGSELECT_RSVD_MASK
)

	)

10429 
	#DCP_DBGDATA_DATA_MASK
 (0xFFFFFFFFU)

	)

10430 
	#DCP_DBGDATA_DATA_SHIFT
 (0U)

	)

10431 
	#DCP_DBGDATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_DBGDATA_DATA_SHIFT
)Ë& 
DCP_DBGDATA_DATA_MASK
)

	)

10434 
	#DCP_PAGETABLE_ENABLE_MASK
 (0x1U)

	)

10435 
	#DCP_PAGETABLE_ENABLE_SHIFT
 (0U)

	)

10436 
	#DCP_PAGETABLE_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PAGETABLE_ENABLE_SHIFT
)Ë& 
DCP_PAGETABLE_ENABLE_MASK
)

	)

10437 
	#DCP_PAGETABLE_FLUSH_MASK
 (0x2U)

	)

10438 
	#DCP_PAGETABLE_FLUSH_SHIFT
 (1U)

	)

10439 
	#DCP_PAGETABLE_FLUSH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PAGETABLE_FLUSH_SHIFT
)Ë& 
DCP_PAGETABLE_FLUSH_MASK
)

	)

10440 
	#DCP_PAGETABLE_BASE_MASK
 (0xFFFFFFFCU)

	)

10441 
	#DCP_PAGETABLE_BASE_SHIFT
 (2U)

	)

10442 
	#DCP_PAGETABLE_BASE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_PAGETABLE_BASE_SHIFT
)Ë& 
DCP_PAGETABLE_BASE_MASK
)

	)

10445 
	#DCP_VERSION_STEP_MASK
 (0xFFFFU)

	)

10446 
	#DCP_VERSION_STEP_SHIFT
 (0U)

	)

10447 
	#DCP_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_VERSION_STEP_SHIFT
)Ë& 
DCP_VERSION_STEP_MASK
)

	)

10448 
	#DCP_VERSION_MINOR_MASK
 (0xFF0000U)

	)

10449 
	#DCP_VERSION_MINOR_SHIFT
 (16U)

	)

10450 
	#DCP_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_VERSION_MINOR_SHIFT
)Ë& 
DCP_VERSION_MINOR_MASK
)

	)

10451 
	#DCP_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

10452 
	#DCP_VERSION_MAJOR_SHIFT
 (24U)

	)

10453 
	#DCP_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
DCP_VERSION_MAJOR_SHIFT
)Ë& 
DCP_VERSION_MAJOR_MASK
)

	)

10463 
	#DCP_BASE
 (0x2280000u)

	)

10465 
	#DCP
 ((
DCP_Ty≥
 *)
DCP_BASE
)

	)

10467 
	#DCP_BASE_ADDRS
 { 
DCP_BASE
 }

	)

10469 
	#DCP_BASE_PTRS
 { 
DCP
 }

	)

10471 
	#DCP_IRQS
 { 
DCP_IRQ_IRQn
 }

	)

10472 
	#DCP_VMI_IRQS
 { 
DCP_VMI_IRQ_IRQn
 }

	)

10473 
	#DCP_SEC_IRQS
 { 
DCP_SEC_IRQ_IRQn
 }

	)

10491 
__I
 
uöt32_t
 
	mRXDATA
;

10492 
__O
 
uöt32_t
 
	mTXDATA
;

10493 
__IO
 
uöt32_t
 
	mCONREG
;

10494 
__IO
 
uöt32_t
 
	mCONFIGREG
;

10495 
__IO
 
uöt32_t
 
	mINTREG
;

10496 
__IO
 
uöt32_t
 
	mDMAREG
;

10497 
__IO
 
uöt32_t
 
	mSTATREG
;

10498 
__IO
 
uöt32_t
 
	mPERIODREG
;

10499 
__IO
 
uöt32_t
 
	mTESTREG
;

10500 
uöt8_t
 
	mRESERVED_0
[28];

10501 
__O
 
uöt32_t
 
	mMSGDATA
;

10502 } 
	tECSPI_Ty≥
;

10514 
	#ECSPI_RXDATA_ECSPI_RXDATA_MASK
 (0xFFFFFFFFU)

	)

10515 
	#ECSPI_RXDATA_ECSPI_RXDATA_SHIFT
 (0U)

	)

10516 
	#ECSPI_RXDATA_ECSPI_RXDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_RXDATA_ECSPI_RXDATA_SHIFT
)Ë& 
ECSPI_RXDATA_ECSPI_RXDATA_MASK
)

	)

10519 
	#ECSPI_TXDATA_ECSPI_TXDATA_MASK
 (0xFFFFFFFFU)

	)

10520 
	#ECSPI_TXDATA_ECSPI_TXDATA_SHIFT
 (0U)

	)

10521 
	#ECSPI_TXDATA_ECSPI_TXDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_TXDATA_ECSPI_TXDATA_SHIFT
)Ë& 
ECSPI_TXDATA_ECSPI_TXDATA_MASK
)

	)

10524 
	#ECSPI_CONREG_EN_MASK
 (0x1U)

	)

10525 
	#ECSPI_CONREG_EN_SHIFT
 (0U)

	)

10526 
	#ECSPI_CONREG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_EN_SHIFT
)Ë& 
ECSPI_CONREG_EN_MASK
)

	)

10527 
	#ECSPI_CONREG_HT_MASK
 (0x2U)

	)

10528 
	#ECSPI_CONREG_HT_SHIFT
 (1U)

	)

10529 
	#ECSPI_CONREG_HT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_HT_SHIFT
)Ë& 
ECSPI_CONREG_HT_MASK
)

	)

10530 
	#ECSPI_CONREG_XCH_MASK
 (0x4U)

	)

10531 
	#ECSPI_CONREG_XCH_SHIFT
 (2U)

	)

10532 
	#ECSPI_CONREG_XCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_XCH_SHIFT
)Ë& 
ECSPI_CONREG_XCH_MASK
)

	)

10533 
	#ECSPI_CONREG_SMC_MASK
 (0x8U)

	)

10534 
	#ECSPI_CONREG_SMC_SHIFT
 (3U)

	)

10535 
	#ECSPI_CONREG_SMC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_SMC_SHIFT
)Ë& 
ECSPI_CONREG_SMC_MASK
)

	)

10536 
	#ECSPI_CONREG_CHANNEL_MODE_MASK
 (0xF0U)

	)

10537 
	#ECSPI_CONREG_CHANNEL_MODE_SHIFT
 (4U)

	)

10538 
	#ECSPI_CONREG_CHANNEL_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_CHANNEL_MODE_SHIFT
)Ë& 
ECSPI_CONREG_CHANNEL_MODE_MASK
)

	)

10539 
	#ECSPI_CONREG_POST_DIVIDER_MASK
 (0xF00U)

	)

10540 
	#ECSPI_CONREG_POST_DIVIDER_SHIFT
 (8U)

	)

10541 
	#ECSPI_CONREG_POST_DIVIDER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_POST_DIVIDER_SHIFT
)Ë& 
ECSPI_CONREG_POST_DIVIDER_MASK
)

	)

10542 
	#ECSPI_CONREG_PRE_DIVIDER_MASK
 (0xF000U)

	)

10543 
	#ECSPI_CONREG_PRE_DIVIDER_SHIFT
 (12U)

	)

10544 
	#ECSPI_CONREG_PRE_DIVIDER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_PRE_DIVIDER_SHIFT
)Ë& 
ECSPI_CONREG_PRE_DIVIDER_MASK
)

	)

10545 
	#ECSPI_CONREG_DRCTL_MASK
 (0x30000U)

	)

10546 
	#ECSPI_CONREG_DRCTL_SHIFT
 (16U)

	)

10547 
	#ECSPI_CONREG_DRCTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_DRCTL_SHIFT
)Ë& 
ECSPI_CONREG_DRCTL_MASK
)

	)

10548 
	#ECSPI_CONREG_CHANNEL_SELECT_MASK
 (0xC0000U)

	)

10549 
	#ECSPI_CONREG_CHANNEL_SELECT_SHIFT
 (18U)

	)

10550 
	#ECSPI_CONREG_CHANNEL_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_CHANNEL_SELECT_SHIFT
)Ë& 
ECSPI_CONREG_CHANNEL_SELECT_MASK
)

	)

10551 
	#ECSPI_CONREG_BURST_LENGTH_MASK
 (0xFFF00000U)

	)

10552 
	#ECSPI_CONREG_BURST_LENGTH_SHIFT
 (20U)

	)

10553 
	#ECSPI_CONREG_BURST_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONREG_BURST_LENGTH_SHIFT
)Ë& 
ECSPI_CONREG_BURST_LENGTH_MASK
)

	)

10556 
	#ECSPI_CONFIGREG_SCLK_PHA_MASK
 (0xFU)

	)

10557 
	#ECSPI_CONFIGREG_SCLK_PHA_SHIFT
 (0U)

	)

10558 
	#ECSPI_CONFIGREG_SCLK_PHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_SCLK_PHA_SHIFT
)Ë& 
ECSPI_CONFIGREG_SCLK_PHA_MASK
)

	)

10559 
	#ECSPI_CONFIGREG_SCLK_POL_MASK
 (0xF0U)

	)

10560 
	#ECSPI_CONFIGREG_SCLK_POL_SHIFT
 (4U)

	)

10561 
	#ECSPI_CONFIGREG_SCLK_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_SCLK_POL_SHIFT
)Ë& 
ECSPI_CONFIGREG_SCLK_POL_MASK
)

	)

10562 
	#ECSPI_CONFIGREG_SS_CTL_MASK
 (0xF00U)

	)

10563 
	#ECSPI_CONFIGREG_SS_CTL_SHIFT
 (8U)

	)

10564 
	#ECSPI_CONFIGREG_SS_CTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_SS_CTL_SHIFT
)Ë& 
ECSPI_CONFIGREG_SS_CTL_MASK
)

	)

10565 
	#ECSPI_CONFIGREG_SS_POL_MASK
 (0xF000U)

	)

10566 
	#ECSPI_CONFIGREG_SS_POL_SHIFT
 (12U)

	)

10567 
	#ECSPI_CONFIGREG_SS_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_SS_POL_SHIFT
)Ë& 
ECSPI_CONFIGREG_SS_POL_MASK
)

	)

10568 
	#ECSPI_CONFIGREG_DATA_CTL_MASK
 (0xF0000U)

	)

10569 
	#ECSPI_CONFIGREG_DATA_CTL_SHIFT
 (16U)

	)

10570 
	#ECSPI_CONFIGREG_DATA_CTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_DATA_CTL_SHIFT
)Ë& 
ECSPI_CONFIGREG_DATA_CTL_MASK
)

	)

10571 
	#ECSPI_CONFIGREG_SCLK_CTL_MASK
 (0xF00000U)

	)

10572 
	#ECSPI_CONFIGREG_SCLK_CTL_SHIFT
 (20U)

	)

10573 
	#ECSPI_CONFIGREG_SCLK_CTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_SCLK_CTL_SHIFT
)Ë& 
ECSPI_CONFIGREG_SCLK_CTL_MASK
)

	)

10574 
	#ECSPI_CONFIGREG_HT_LENGTH_MASK
 (0x1F000000U)

	)

10575 
	#ECSPI_CONFIGREG_HT_LENGTH_SHIFT
 (24U)

	)

10576 
	#ECSPI_CONFIGREG_HT_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_CONFIGREG_HT_LENGTH_SHIFT
)Ë& 
ECSPI_CONFIGREG_HT_LENGTH_MASK
)

	)

10579 
	#ECSPI_INTREG_TEEN_MASK
 (0x1U)

	)

10580 
	#ECSPI_INTREG_TEEN_SHIFT
 (0U)

	)

10581 
	#ECSPI_INTREG_TEEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_TEEN_SHIFT
)Ë& 
ECSPI_INTREG_TEEN_MASK
)

	)

10582 
	#ECSPI_INTREG_TDREN_MASK
 (0x2U)

	)

10583 
	#ECSPI_INTREG_TDREN_SHIFT
 (1U)

	)

10584 
	#ECSPI_INTREG_TDREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_TDREN_SHIFT
)Ë& 
ECSPI_INTREG_TDREN_MASK
)

	)

10585 
	#ECSPI_INTREG_TFEN_MASK
 (0x4U)

	)

10586 
	#ECSPI_INTREG_TFEN_SHIFT
 (2U)

	)

10587 
	#ECSPI_INTREG_TFEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_TFEN_SHIFT
)Ë& 
ECSPI_INTREG_TFEN_MASK
)

	)

10588 
	#ECSPI_INTREG_RREN_MASK
 (0x8U)

	)

10589 
	#ECSPI_INTREG_RREN_SHIFT
 (3U)

	)

10590 
	#ECSPI_INTREG_RREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_RREN_SHIFT
)Ë& 
ECSPI_INTREG_RREN_MASK
)

	)

10591 
	#ECSPI_INTREG_RDREN_MASK
 (0x10U)

	)

10592 
	#ECSPI_INTREG_RDREN_SHIFT
 (4U)

	)

10593 
	#ECSPI_INTREG_RDREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_RDREN_SHIFT
)Ë& 
ECSPI_INTREG_RDREN_MASK
)

	)

10594 
	#ECSPI_INTREG_RFEN_MASK
 (0x20U)

	)

10595 
	#ECSPI_INTREG_RFEN_SHIFT
 (5U)

	)

10596 
	#ECSPI_INTREG_RFEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_RFEN_SHIFT
)Ë& 
ECSPI_INTREG_RFEN_MASK
)

	)

10597 
	#ECSPI_INTREG_ROEN_MASK
 (0x40U)

	)

10598 
	#ECSPI_INTREG_ROEN_SHIFT
 (6U)

	)

10599 
	#ECSPI_INTREG_ROEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_ROEN_SHIFT
)Ë& 
ECSPI_INTREG_ROEN_MASK
)

	)

10600 
	#ECSPI_INTREG_TCEN_MASK
 (0x80U)

	)

10601 
	#ECSPI_INTREG_TCEN_SHIFT
 (7U)

	)

10602 
	#ECSPI_INTREG_TCEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_INTREG_TCEN_SHIFT
)Ë& 
ECSPI_INTREG_TCEN_MASK
)

	)

10605 
	#ECSPI_DMAREG_TX_THRESHOLD_MASK
 (0x3FU)

	)

10606 
	#ECSPI_DMAREG_TX_THRESHOLD_SHIFT
 (0U)

	)

10607 
	#ECSPI_DMAREG_TX_THRESHOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_DMAREG_TX_THRESHOLD_SHIFT
)Ë& 
ECSPI_DMAREG_TX_THRESHOLD_MASK
)

	)

10608 
	#ECSPI_DMAREG_TEDEN_MASK
 (0x80U)

	)

10609 
	#ECSPI_DMAREG_TEDEN_SHIFT
 (7U)

	)

10610 
	#ECSPI_DMAREG_TEDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_DMAREG_TEDEN_SHIFT
)Ë& 
ECSPI_DMAREG_TEDEN_MASK
)

	)

10611 
	#ECSPI_DMAREG_RX_THRESHOLD_MASK
 (0x3F0000U)

	)

10612 
	#ECSPI_DMAREG_RX_THRESHOLD_SHIFT
 (16U)

	)

10613 
	#ECSPI_DMAREG_RX_THRESHOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_DMAREG_RX_THRESHOLD_SHIFT
)Ë& 
ECSPI_DMAREG_RX_THRESHOLD_MASK
)

	)

10614 
	#ECSPI_DMAREG_RXDEN_MASK
 (0x800000U)

	)

10615 
	#ECSPI_DMAREG_RXDEN_SHIFT
 (23U)

	)

10616 
	#ECSPI_DMAREG_RXDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_DMAREG_RXDEN_SHIFT
)Ë& 
ECSPI_DMAREG_RXDEN_MASK
)

	)

10617 
	#ECSPI_DMAREG_RX_DMA_LENGTH_MASK
 (0x3F000000U)

	)

10618 
	#ECSPI_DMAREG_RX_DMA_LENGTH_SHIFT
 (24U)

	)

10619 
	#ECSPI_DMAREG_RX_DMA_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_DMAREG_RX_DMA_LENGTH_SHIFT
)Ë& 
ECSPI_DMAREG_RX_DMA_LENGTH_MASK
)

	)

10620 
	#ECSPI_DMAREG_RXTDEN_MASK
 (0x80000000U)

	)

10621 
	#ECSPI_DMAREG_RXTDEN_SHIFT
 (31U)

	)

10622 
	#ECSPI_DMAREG_RXTDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_DMAREG_RXTDEN_SHIFT
)Ë& 
ECSPI_DMAREG_RXTDEN_MASK
)

	)

10625 
	#ECSPI_STATREG_TE_MASK
 (0x1U)

	)

10626 
	#ECSPI_STATREG_TE_SHIFT
 (0U)

	)

10627 
	#ECSPI_STATREG_TE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_TE_SHIFT
)Ë& 
ECSPI_STATREG_TE_MASK
)

	)

10628 
	#ECSPI_STATREG_TDR_MASK
 (0x2U)

	)

10629 
	#ECSPI_STATREG_TDR_SHIFT
 (1U)

	)

10630 
	#ECSPI_STATREG_TDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_TDR_SHIFT
)Ë& 
ECSPI_STATREG_TDR_MASK
)

	)

10631 
	#ECSPI_STATREG_TF_MASK
 (0x4U)

	)

10632 
	#ECSPI_STATREG_TF_SHIFT
 (2U)

	)

10633 
	#ECSPI_STATREG_TF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_TF_SHIFT
)Ë& 
ECSPI_STATREG_TF_MASK
)

	)

10634 
	#ECSPI_STATREG_RR_MASK
 (0x8U)

	)

10635 
	#ECSPI_STATREG_RR_SHIFT
 (3U)

	)

10636 
	#ECSPI_STATREG_RR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_RR_SHIFT
)Ë& 
ECSPI_STATREG_RR_MASK
)

	)

10637 
	#ECSPI_STATREG_RDR_MASK
 (0x10U)

	)

10638 
	#ECSPI_STATREG_RDR_SHIFT
 (4U)

	)

10639 
	#ECSPI_STATREG_RDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_RDR_SHIFT
)Ë& 
ECSPI_STATREG_RDR_MASK
)

	)

10640 
	#ECSPI_STATREG_RF_MASK
 (0x20U)

	)

10641 
	#ECSPI_STATREG_RF_SHIFT
 (5U)

	)

10642 
	#ECSPI_STATREG_RF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_RF_SHIFT
)Ë& 
ECSPI_STATREG_RF_MASK
)

	)

10643 
	#ECSPI_STATREG_RO_MASK
 (0x40U)

	)

10644 
	#ECSPI_STATREG_RO_SHIFT
 (6U)

	)

10645 
	#ECSPI_STATREG_RO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_RO_SHIFT
)Ë& 
ECSPI_STATREG_RO_MASK
)

	)

10646 
	#ECSPI_STATREG_TC_MASK
 (0x80U)

	)

10647 
	#ECSPI_STATREG_TC_SHIFT
 (7U)

	)

10648 
	#ECSPI_STATREG_TC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_STATREG_TC_SHIFT
)Ë& 
ECSPI_STATREG_TC_MASK
)

	)

10651 
	#ECSPI_PERIODREG_SAMPLE_PERIOD_MASK
 (0x7FFFU)

	)

10652 
	#ECSPI_PERIODREG_SAMPLE_PERIOD_SHIFT
 (0U)

	)

10653 
	#ECSPI_PERIODREG_SAMPLE_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_PERIODREG_SAMPLE_PERIOD_SHIFT
)Ë& 
ECSPI_PERIODREG_SAMPLE_PERIOD_MASK
)

	)

10654 
	#ECSPI_PERIODREG_CSRC_MASK
 (0x8000U)

	)

10655 
	#ECSPI_PERIODREG_CSRC_SHIFT
 (15U)

	)

10656 
	#ECSPI_PERIODREG_CSRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_PERIODREG_CSRC_SHIFT
)Ë& 
ECSPI_PERIODREG_CSRC_MASK
)

	)

10657 
	#ECSPI_PERIODREG_CSD_CTL_MASK
 (0x3F0000U)

	)

10658 
	#ECSPI_PERIODREG_CSD_CTL_SHIFT
 (16U)

	)

10659 
	#ECSPI_PERIODREG_CSD_CTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_PERIODREG_CSD_CTL_SHIFT
)Ë& 
ECSPI_PERIODREG_CSD_CTL_MASK
)

	)

10662 
	#ECSPI_TESTREG_TXCNT_MASK
 (0x7FU)

	)

10663 
	#ECSPI_TESTREG_TXCNT_SHIFT
 (0U)

	)

10664 
	#ECSPI_TESTREG_TXCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_TESTREG_TXCNT_SHIFT
)Ë& 
ECSPI_TESTREG_TXCNT_MASK
)

	)

10665 
	#ECSPI_TESTREG_RXCNT_MASK
 (0x7F00U)

	)

10666 
	#ECSPI_TESTREG_RXCNT_SHIFT
 (8U)

	)

10667 
	#ECSPI_TESTREG_RXCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_TESTREG_RXCNT_SHIFT
)Ë& 
ECSPI_TESTREG_RXCNT_MASK
)

	)

10668 
	#ECSPI_TESTREG_LBC_MASK
 (0x80000000U)

	)

10669 
	#ECSPI_TESTREG_LBC_SHIFT
 (31U)

	)

10670 
	#ECSPI_TESTREG_LBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_TESTREG_LBC_SHIFT
)Ë& 
ECSPI_TESTREG_LBC_MASK
)

	)

10673 
	#ECSPI_MSGDATA_ECSPI_MSGDATA_MASK
 (0xFFFFFFFFU)

	)

10674 
	#ECSPI_MSGDATA_ECSPI_MSGDATA_SHIFT
 (0U)

	)

10675 
	#ECSPI_MSGDATA_ECSPI_MSGDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ECSPI_MSGDATA_ECSPI_MSGDATA_SHIFT
)Ë& 
ECSPI_MSGDATA_ECSPI_MSGDATA_MASK
)

	)

10685 
	#ECSPI1_BASE
 (0x2008000u)

	)

10687 
	#ECSPI1
 ((
ECSPI_Ty≥
 *)
ECSPI1_BASE
)

	)

10689 
	#ECSPI2_BASE
 (0x200C000u)

	)

10691 
	#ECSPI2
 ((
ECSPI_Ty≥
 *)
ECSPI2_BASE
)

	)

10693 
	#ECSPI3_BASE
 (0x2010000u)

	)

10695 
	#ECSPI3
 ((
ECSPI_Ty≥
 *)
ECSPI3_BASE
)

	)

10697 
	#ECSPI4_BASE
 (0x2014000u)

	)

10699 
	#ECSPI4
 ((
ECSPI_Ty≥
 *)
ECSPI4_BASE
)

	)

10701 
	#ECSPI_BASE_ADDRS
 { 0u, 
ECSPI1_BASE
, 
ECSPI2_BASE
, 
ECSPI3_BASE
, 
ECSPI4_BASE
 }

	)

10703 
	#ECSPI_BASE_PTRS
 { (
ECSPI_Ty≥
 *)0u, 
ECSPI1
, 
ECSPI2
, 
ECSPI3
, 
ECSPI4
 }

	)

10705 
	#ECSPI_IRQS
 { 
NŸAvaû_IRQn
, 
eCSPI1_IRQn
, 
eCSPI2_IRQn
, 
eCSPI3_IRQn
, 
eCSPI4_IRQn
 }

	)

10723 
__IO
 
uöt32_t
 
	mCS0GCR1
;

10724 
__IO
 
uöt32_t
 
	mCS0GCR2
;

10725 
__IO
 
uöt32_t
 
	mCS0RCR1
;

10726 
__IO
 
uöt32_t
 
	mCS0RCR2
;

10727 
__IO
 
uöt32_t
 
	mCS0WCR1
;

10728 
__IO
 
uöt32_t
 
	mCS0WCR2
;

10729 
__IO
 
uöt32_t
 
	mCS1GCR1
;

10730 
__IO
 
uöt32_t
 
	mCS1GCR2
;

10731 
__IO
 
uöt32_t
 
	mCS1RCR1
;

10732 
__IO
 
uöt32_t
 
	mCS1RCR2
;

10733 
__IO
 
uöt32_t
 
	mCS1WCR1
;

10734 
__IO
 
uöt32_t
 
	mCS1WCR2
;

10735 
__IO
 
uöt32_t
 
	mCS2GCR1
;

10736 
__IO
 
uöt32_t
 
	mCS2GCR2
;

10737 
__IO
 
uöt32_t
 
	mCS2RCR1
;

10738 
__IO
 
uöt32_t
 
	mCS2RCR2
;

10739 
__IO
 
uöt32_t
 
	mCS2WCR1
;

10740 
__IO
 
uöt32_t
 
	mCS2WCR2
;

10741 
__IO
 
uöt32_t
 
	mCS3GCR1
;

10742 
__IO
 
uöt32_t
 
	mCS3GCR2
;

10743 
__IO
 
uöt32_t
 
	mCS3RCR1
;

10744 
__IO
 
uöt32_t
 
	mCS3RCR2
;

10745 
__IO
 
uöt32_t
 
	mCS3WCR1
;

10746 
__IO
 
uöt32_t
 
	mCS3WCR2
;

10747 
__IO
 
uöt32_t
 
	mCS4GCR1
;

10748 
__IO
 
uöt32_t
 
	mCS4GCR2
;

10749 
__IO
 
uöt32_t
 
	mCS4RCR1
;

10750 
__IO
 
uöt32_t
 
	mCS4RCR2
;

10751 
__IO
 
uöt32_t
 
	mCS4WCR1
;

10752 
__IO
 
uöt32_t
 
	mCS4WCR2
;

10753 
__IO
 
uöt32_t
 
	mCS5GCR1
;

10754 
__IO
 
uöt32_t
 
	mCS5GCR2
;

10755 
__IO
 
uöt32_t
 
	mCS5RCR1
;

10756 
__IO
 
uöt32_t
 
	mCS5RCR2
;

10757 
__IO
 
uöt32_t
 
	mCS5WCR1
;

10758 
__IO
 
uöt32_t
 
	mCS5WCR2
;

10759 
__IO
 
uöt32_t
 
	mWCR
;

10760 } 
	tEIM_Ty≥
;

10772 
	#EIM_CS0GCR1_CSEN_MASK
 (0x1U)

	)

10773 
	#EIM_CS0GCR1_CSEN_SHIFT
 (0U)

	)

10774 
	#EIM_CS0GCR1_CSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_CSEN_SHIFT
)Ë& 
EIM_CS0GCR1_CSEN_MASK
)

	)

10775 
	#EIM_CS0GCR1_SWR_MASK
 (0x2U)

	)

10776 
	#EIM_CS0GCR1_SWR_SHIFT
 (1U)

	)

10777 
	#EIM_CS0GCR1_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_SWR_SHIFT
)Ë& 
EIM_CS0GCR1_SWR_MASK
)

	)

10778 
	#EIM_CS0GCR1_SRD_MASK
 (0x4U)

	)

10779 
	#EIM_CS0GCR1_SRD_SHIFT
 (2U)

	)

10780 
	#EIM_CS0GCR1_SRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_SRD_SHIFT
)Ë& 
EIM_CS0GCR1_SRD_MASK
)

	)

10781 
	#EIM_CS0GCR1_MUM_MASK
 (0x8U)

	)

10782 
	#EIM_CS0GCR1_MUM_SHIFT
 (3U)

	)

10783 
	#EIM_CS0GCR1_MUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_MUM_SHIFT
)Ë& 
EIM_CS0GCR1_MUM_MASK
)

	)

10784 
	#EIM_CS0GCR1_WFL_MASK
 (0x10U)

	)

10785 
	#EIM_CS0GCR1_WFL_SHIFT
 (4U)

	)

10786 
	#EIM_CS0GCR1_WFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_WFL_SHIFT
)Ë& 
EIM_CS0GCR1_WFL_MASK
)

	)

10787 
	#EIM_CS0GCR1_RFL_MASK
 (0x20U)

	)

10788 
	#EIM_CS0GCR1_RFL_SHIFT
 (5U)

	)

10789 
	#EIM_CS0GCR1_RFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_RFL_SHIFT
)Ë& 
EIM_CS0GCR1_RFL_MASK
)

	)

10790 
	#EIM_CS0GCR1_CRE_MASK
 (0x40U)

	)

10791 
	#EIM_CS0GCR1_CRE_SHIFT
 (6U)

	)

10792 
	#EIM_CS0GCR1_CRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_CRE_SHIFT
)Ë& 
EIM_CS0GCR1_CRE_MASK
)

	)

10793 
	#EIM_CS0GCR1_CREP_MASK
 (0x80U)

	)

10794 
	#EIM_CS0GCR1_CREP_SHIFT
 (7U)

	)

10795 
	#EIM_CS0GCR1_CREP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_CREP_SHIFT
)Ë& 
EIM_CS0GCR1_CREP_MASK
)

	)

10796 
	#EIM_CS0GCR1_BL_MASK
 (0x700U)

	)

10797 
	#EIM_CS0GCR1_BL_SHIFT
 (8U)

	)

10798 
	#EIM_CS0GCR1_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_BL_SHIFT
)Ë& 
EIM_CS0GCR1_BL_MASK
)

	)

10799 
	#EIM_CS0GCR1_WC_MASK
 (0x800U)

	)

10800 
	#EIM_CS0GCR1_WC_SHIFT
 (11U)

	)

10801 
	#EIM_CS0GCR1_WC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_WC_SHIFT
)Ë& 
EIM_CS0GCR1_WC_MASK
)

	)

10802 
	#EIM_CS0GCR1_BCD_MASK
 (0x3000U)

	)

10803 
	#EIM_CS0GCR1_BCD_SHIFT
 (12U)

	)

10804 
	#EIM_CS0GCR1_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_BCD_SHIFT
)Ë& 
EIM_CS0GCR1_BCD_MASK
)

	)

10805 
	#EIM_CS0GCR1_BCS_MASK
 (0xC000U)

	)

10806 
	#EIM_CS0GCR1_BCS_SHIFT
 (14U)

	)

10807 
	#EIM_CS0GCR1_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_BCS_SHIFT
)Ë& 
EIM_CS0GCR1_BCS_MASK
)

	)

10808 
	#EIM_CS0GCR1_DSZ_MASK
 (0x70000U)

	)

10809 
	#EIM_CS0GCR1_DSZ_SHIFT
 (16U)

	)

10810 
	#EIM_CS0GCR1_DSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_DSZ_SHIFT
)Ë& 
EIM_CS0GCR1_DSZ_MASK
)

	)

10811 
	#EIM_CS0GCR1_SP_MASK
 (0x80000U)

	)

10812 
	#EIM_CS0GCR1_SP_SHIFT
 (19U)

	)

10813 
	#EIM_CS0GCR1_SP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_SP_SHIFT
)Ë& 
EIM_CS0GCR1_SP_MASK
)

	)

10814 
	#EIM_CS0GCR1_CSREC_MASK
 (0x700000U)

	)

10815 
	#EIM_CS0GCR1_CSREC_SHIFT
 (20U)

	)

10816 
	#EIM_CS0GCR1_CSREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_CSREC_SHIFT
)Ë& 
EIM_CS0GCR1_CSREC_MASK
)

	)

10817 
	#EIM_CS0GCR1_AUS_MASK
 (0x800000U)

	)

10818 
	#EIM_CS0GCR1_AUS_SHIFT
 (23U)

	)

10819 
	#EIM_CS0GCR1_AUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_AUS_SHIFT
)Ë& 
EIM_CS0GCR1_AUS_MASK
)

	)

10820 
	#EIM_CS0GCR1_GBC_MASK
 (0x7000000U)

	)

10821 
	#EIM_CS0GCR1_GBC_SHIFT
 (24U)

	)

10822 
	#EIM_CS0GCR1_GBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_GBC_SHIFT
)Ë& 
EIM_CS0GCR1_GBC_MASK
)

	)

10823 
	#EIM_CS0GCR1_WP_MASK
 (0x8000000U)

	)

10824 
	#EIM_CS0GCR1_WP_SHIFT
 (27U)

	)

10825 
	#EIM_CS0GCR1_WP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_WP_SHIFT
)Ë& 
EIM_CS0GCR1_WP_MASK
)

	)

10826 
	#EIM_CS0GCR1_PSZ_MASK
 (0xF0000000U)

	)

10827 
	#EIM_CS0GCR1_PSZ_SHIFT
 (28U)

	)

10828 
	#EIM_CS0GCR1_PSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR1_PSZ_SHIFT
)Ë& 
EIM_CS0GCR1_PSZ_MASK
)

	)

10831 
	#EIM_CS0GCR2_ADH_MASK
 (0x3U)

	)

10832 
	#EIM_CS0GCR2_ADH_SHIFT
 (0U)

	)

10833 
	#EIM_CS0GCR2_ADH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR2_ADH_SHIFT
)Ë& 
EIM_CS0GCR2_ADH_MASK
)

	)

10834 
	#EIM_CS0GCR2_DAPS_MASK
 (0xF0U)

	)

10835 
	#EIM_CS0GCR2_DAPS_SHIFT
 (4U)

	)

10836 
	#EIM_CS0GCR2_DAPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR2_DAPS_SHIFT
)Ë& 
EIM_CS0GCR2_DAPS_MASK
)

	)

10837 
	#EIM_CS0GCR2_DAE_MASK
 (0x100U)

	)

10838 
	#EIM_CS0GCR2_DAE_SHIFT
 (8U)

	)

10839 
	#EIM_CS0GCR2_DAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR2_DAE_SHIFT
)Ë& 
EIM_CS0GCR2_DAE_MASK
)

	)

10840 
	#EIM_CS0GCR2_DAP_MASK
 (0x200U)

	)

10841 
	#EIM_CS0GCR2_DAP_SHIFT
 (9U)

	)

10842 
	#EIM_CS0GCR2_DAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR2_DAP_SHIFT
)Ë& 
EIM_CS0GCR2_DAP_MASK
)

	)

10843 
	#EIM_CS0GCR2_MUX16_BYP_GRANT_MASK
 (0x1000U)

	)

10844 
	#EIM_CS0GCR2_MUX16_BYP_GRANT_SHIFT
 (12U)

	)

10845 
	#EIM_CS0GCR2_MUX16_BYP_GRANT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0GCR2_MUX16_BYP_GRANT_SHIFT
)Ë& 
EIM_CS0GCR2_MUX16_BYP_GRANT_MASK
)

	)

10848 
	#EIM_CS0RCR1_RCSN_MASK
 (0x7U)

	)

10849 
	#EIM_CS0RCR1_RCSN_SHIFT
 (0U)

	)

10850 
	#EIM_CS0RCR1_RCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_RCSN_SHIFT
)Ë& 
EIM_CS0RCR1_RCSN_MASK
)

	)

10851 
	#EIM_CS0RCR1_RCSA_MASK
 (0x70U)

	)

10852 
	#EIM_CS0RCR1_RCSA_SHIFT
 (4U)

	)

10853 
	#EIM_CS0RCR1_RCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_RCSA_SHIFT
)Ë& 
EIM_CS0RCR1_RCSA_MASK
)

	)

10854 
	#EIM_CS0RCR1_OEN_MASK
 (0x700U)

	)

10855 
	#EIM_CS0RCR1_OEN_SHIFT
 (8U)

	)

10856 
	#EIM_CS0RCR1_OEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_OEN_SHIFT
)Ë& 
EIM_CS0RCR1_OEN_MASK
)

	)

10857 
	#EIM_CS0RCR1_OEA_MASK
 (0x7000U)

	)

10858 
	#EIM_CS0RCR1_OEA_SHIFT
 (12U)

	)

10859 
	#EIM_CS0RCR1_OEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_OEA_SHIFT
)Ë& 
EIM_CS0RCR1_OEA_MASK
)

	)

10860 
	#EIM_CS0RCR1_RADVN_MASK
 (0x70000U)

	)

10861 
	#EIM_CS0RCR1_RADVN_SHIFT
 (16U)

	)

10862 
	#EIM_CS0RCR1_RADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_RADVN_SHIFT
)Ë& 
EIM_CS0RCR1_RADVN_MASK
)

	)

10863 
	#EIM_CS0RCR1_RAL_MASK
 (0x80000U)

	)

10864 
	#EIM_CS0RCR1_RAL_SHIFT
 (19U)

	)

10865 
	#EIM_CS0RCR1_RAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_RAL_SHIFT
)Ë& 
EIM_CS0RCR1_RAL_MASK
)

	)

10866 
	#EIM_CS0RCR1_RADVA_MASK
 (0x700000U)

	)

10867 
	#EIM_CS0RCR1_RADVA_SHIFT
 (20U)

	)

10868 
	#EIM_CS0RCR1_RADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_RADVA_SHIFT
)Ë& 
EIM_CS0RCR1_RADVA_MASK
)

	)

10869 
	#EIM_CS0RCR1_RWSC_MASK
 (0x3F000000U)

	)

10870 
	#EIM_CS0RCR1_RWSC_SHIFT
 (24U)

	)

10871 
	#EIM_CS0RCR1_RWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR1_RWSC_SHIFT
)Ë& 
EIM_CS0RCR1_RWSC_MASK
)

	)

10874 
	#EIM_CS0RCR2_RBEN_MASK
 (0x7U)

	)

10875 
	#EIM_CS0RCR2_RBEN_SHIFT
 (0U)

	)

10876 
	#EIM_CS0RCR2_RBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR2_RBEN_SHIFT
)Ë& 
EIM_CS0RCR2_RBEN_MASK
)

	)

10877 
	#EIM_CS0RCR2_RBE_MASK
 (0x8U)

	)

10878 
	#EIM_CS0RCR2_RBE_SHIFT
 (3U)

	)

10879 
	#EIM_CS0RCR2_RBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR2_RBE_SHIFT
)Ë& 
EIM_CS0RCR2_RBE_MASK
)

	)

10880 
	#EIM_CS0RCR2_RBEA_MASK
 (0x70U)

	)

10881 
	#EIM_CS0RCR2_RBEA_SHIFT
 (4U)

	)

10882 
	#EIM_CS0RCR2_RBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR2_RBEA_SHIFT
)Ë& 
EIM_CS0RCR2_RBEA_MASK
)

	)

10883 
	#EIM_CS0RCR2_RL_MASK
 (0x300U)

	)

10884 
	#EIM_CS0RCR2_RL_SHIFT
 (8U)

	)

10885 
	#EIM_CS0RCR2_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR2_RL_SHIFT
)Ë& 
EIM_CS0RCR2_RL_MASK
)

	)

10886 
	#EIM_CS0RCR2_PAT_MASK
 (0x7000U)

	)

10887 
	#EIM_CS0RCR2_PAT_SHIFT
 (12U)

	)

10888 
	#EIM_CS0RCR2_PAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR2_PAT_SHIFT
)Ë& 
EIM_CS0RCR2_PAT_MASK
)

	)

10889 
	#EIM_CS0RCR2_APR_MASK
 (0x8000U)

	)

10890 
	#EIM_CS0RCR2_APR_SHIFT
 (15U)

	)

10891 
	#EIM_CS0RCR2_APR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0RCR2_APR_SHIFT
)Ë& 
EIM_CS0RCR2_APR_MASK
)

	)

10894 
	#EIM_CS0WCR1_WCSN_MASK
 (0x7U)

	)

10895 
	#EIM_CS0WCR1_WCSN_SHIFT
 (0U)

	)

10896 
	#EIM_CS0WCR1_WCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WCSN_SHIFT
)Ë& 
EIM_CS0WCR1_WCSN_MASK
)

	)

10897 
	#EIM_CS0WCR1_WCSA_MASK
 (0x38U)

	)

10898 
	#EIM_CS0WCR1_WCSA_SHIFT
 (3U)

	)

10899 
	#EIM_CS0WCR1_WCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WCSA_SHIFT
)Ë& 
EIM_CS0WCR1_WCSA_MASK
)

	)

10900 
	#EIM_CS0WCR1_WEN_MASK
 (0x1C0U)

	)

10901 
	#EIM_CS0WCR1_WEN_SHIFT
 (6U)

	)

10902 
	#EIM_CS0WCR1_WEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WEN_SHIFT
)Ë& 
EIM_CS0WCR1_WEN_MASK
)

	)

10903 
	#EIM_CS0WCR1_WEA_MASK
 (0xE00U)

	)

10904 
	#EIM_CS0WCR1_WEA_SHIFT
 (9U)

	)

10905 
	#EIM_CS0WCR1_WEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WEA_SHIFT
)Ë& 
EIM_CS0WCR1_WEA_MASK
)

	)

10906 
	#EIM_CS0WCR1_WBEN_MASK
 (0x7000U)

	)

10907 
	#EIM_CS0WCR1_WBEN_SHIFT
 (12U)

	)

10908 
	#EIM_CS0WCR1_WBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WBEN_SHIFT
)Ë& 
EIM_CS0WCR1_WBEN_MASK
)

	)

10909 
	#EIM_CS0WCR1_WBEA_MASK
 (0x38000U)

	)

10910 
	#EIM_CS0WCR1_WBEA_SHIFT
 (15U)

	)

10911 
	#EIM_CS0WCR1_WBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WBEA_SHIFT
)Ë& 
EIM_CS0WCR1_WBEA_MASK
)

	)

10912 
	#EIM_CS0WCR1_WADVN_MASK
 (0x1C0000U)

	)

10913 
	#EIM_CS0WCR1_WADVN_SHIFT
 (18U)

	)

10914 
	#EIM_CS0WCR1_WADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WADVN_SHIFT
)Ë& 
EIM_CS0WCR1_WADVN_MASK
)

	)

10915 
	#EIM_CS0WCR1_WADVA_MASK
 (0xE00000U)

	)

10916 
	#EIM_CS0WCR1_WADVA_SHIFT
 (21U)

	)

10917 
	#EIM_CS0WCR1_WADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WADVA_SHIFT
)Ë& 
EIM_CS0WCR1_WADVA_MASK
)

	)

10918 
	#EIM_CS0WCR1_WWSC_MASK
 (0x3F000000U)

	)

10919 
	#EIM_CS0WCR1_WWSC_SHIFT
 (24U)

	)

10920 
	#EIM_CS0WCR1_WWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WWSC_SHIFT
)Ë& 
EIM_CS0WCR1_WWSC_MASK
)

	)

10921 
	#EIM_CS0WCR1_WBED_MASK
 (0x40000000U)

	)

10922 
	#EIM_CS0WCR1_WBED_SHIFT
 (30U)

	)

10923 
	#EIM_CS0WCR1_WBED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WBED_SHIFT
)Ë& 
EIM_CS0WCR1_WBED_MASK
)

	)

10924 
	#EIM_CS0WCR1_WAL_MASK
 (0x80000000U)

	)

10925 
	#EIM_CS0WCR1_WAL_SHIFT
 (31U)

	)

10926 
	#EIM_CS0WCR1_WAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR1_WAL_SHIFT
)Ë& 
EIM_CS0WCR1_WAL_MASK
)

	)

10929 
	#EIM_CS0WCR2_WBCDD_MASK
 (0x1U)

	)

10930 
	#EIM_CS0WCR2_WBCDD_SHIFT
 (0U)

	)

10931 
	#EIM_CS0WCR2_WBCDD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS0WCR2_WBCDD_SHIFT
)Ë& 
EIM_CS0WCR2_WBCDD_MASK
)

	)

10934 
	#EIM_CS1GCR1_CSEN_MASK
 (0x1U)

	)

10935 
	#EIM_CS1GCR1_CSEN_SHIFT
 (0U)

	)

10936 
	#EIM_CS1GCR1_CSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_CSEN_SHIFT
)Ë& 
EIM_CS1GCR1_CSEN_MASK
)

	)

10937 
	#EIM_CS1GCR1_SWR_MASK
 (0x2U)

	)

10938 
	#EIM_CS1GCR1_SWR_SHIFT
 (1U)

	)

10939 
	#EIM_CS1GCR1_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_SWR_SHIFT
)Ë& 
EIM_CS1GCR1_SWR_MASK
)

	)

10940 
	#EIM_CS1GCR1_SRD_MASK
 (0x4U)

	)

10941 
	#EIM_CS1GCR1_SRD_SHIFT
 (2U)

	)

10942 
	#EIM_CS1GCR1_SRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_SRD_SHIFT
)Ë& 
EIM_CS1GCR1_SRD_MASK
)

	)

10943 
	#EIM_CS1GCR1_MUM_MASK
 (0x8U)

	)

10944 
	#EIM_CS1GCR1_MUM_SHIFT
 (3U)

	)

10945 
	#EIM_CS1GCR1_MUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_MUM_SHIFT
)Ë& 
EIM_CS1GCR1_MUM_MASK
)

	)

10946 
	#EIM_CS1GCR1_WFL_MASK
 (0x10U)

	)

10947 
	#EIM_CS1GCR1_WFL_SHIFT
 (4U)

	)

10948 
	#EIM_CS1GCR1_WFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_WFL_SHIFT
)Ë& 
EIM_CS1GCR1_WFL_MASK
)

	)

10949 
	#EIM_CS1GCR1_RFL_MASK
 (0x20U)

	)

10950 
	#EIM_CS1GCR1_RFL_SHIFT
 (5U)

	)

10951 
	#EIM_CS1GCR1_RFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_RFL_SHIFT
)Ë& 
EIM_CS1GCR1_RFL_MASK
)

	)

10952 
	#EIM_CS1GCR1_CRE_MASK
 (0x40U)

	)

10953 
	#EIM_CS1GCR1_CRE_SHIFT
 (6U)

	)

10954 
	#EIM_CS1GCR1_CRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_CRE_SHIFT
)Ë& 
EIM_CS1GCR1_CRE_MASK
)

	)

10955 
	#EIM_CS1GCR1_CREP_MASK
 (0x80U)

	)

10956 
	#EIM_CS1GCR1_CREP_SHIFT
 (7U)

	)

10957 
	#EIM_CS1GCR1_CREP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_CREP_SHIFT
)Ë& 
EIM_CS1GCR1_CREP_MASK
)

	)

10958 
	#EIM_CS1GCR1_BL_MASK
 (0x700U)

	)

10959 
	#EIM_CS1GCR1_BL_SHIFT
 (8U)

	)

10960 
	#EIM_CS1GCR1_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_BL_SHIFT
)Ë& 
EIM_CS1GCR1_BL_MASK
)

	)

10961 
	#EIM_CS1GCR1_WC_MASK
 (0x800U)

	)

10962 
	#EIM_CS1GCR1_WC_SHIFT
 (11U)

	)

10963 
	#EIM_CS1GCR1_WC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_WC_SHIFT
)Ë& 
EIM_CS1GCR1_WC_MASK
)

	)

10964 
	#EIM_CS1GCR1_BCD_MASK
 (0x3000U)

	)

10965 
	#EIM_CS1GCR1_BCD_SHIFT
 (12U)

	)

10966 
	#EIM_CS1GCR1_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_BCD_SHIFT
)Ë& 
EIM_CS1GCR1_BCD_MASK
)

	)

10967 
	#EIM_CS1GCR1_BCS_MASK
 (0xC000U)

	)

10968 
	#EIM_CS1GCR1_BCS_SHIFT
 (14U)

	)

10969 
	#EIM_CS1GCR1_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_BCS_SHIFT
)Ë& 
EIM_CS1GCR1_BCS_MASK
)

	)

10970 
	#EIM_CS1GCR1_DSZ_MASK
 (0x70000U)

	)

10971 
	#EIM_CS1GCR1_DSZ_SHIFT
 (16U)

	)

10972 
	#EIM_CS1GCR1_DSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_DSZ_SHIFT
)Ë& 
EIM_CS1GCR1_DSZ_MASK
)

	)

10973 
	#EIM_CS1GCR1_SP_MASK
 (0x80000U)

	)

10974 
	#EIM_CS1GCR1_SP_SHIFT
 (19U)

	)

10975 
	#EIM_CS1GCR1_SP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_SP_SHIFT
)Ë& 
EIM_CS1GCR1_SP_MASK
)

	)

10976 
	#EIM_CS1GCR1_CSREC_MASK
 (0x700000U)

	)

10977 
	#EIM_CS1GCR1_CSREC_SHIFT
 (20U)

	)

10978 
	#EIM_CS1GCR1_CSREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_CSREC_SHIFT
)Ë& 
EIM_CS1GCR1_CSREC_MASK
)

	)

10979 
	#EIM_CS1GCR1_AUS_MASK
 (0x800000U)

	)

10980 
	#EIM_CS1GCR1_AUS_SHIFT
 (23U)

	)

10981 
	#EIM_CS1GCR1_AUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_AUS_SHIFT
)Ë& 
EIM_CS1GCR1_AUS_MASK
)

	)

10982 
	#EIM_CS1GCR1_GBC_MASK
 (0x7000000U)

	)

10983 
	#EIM_CS1GCR1_GBC_SHIFT
 (24U)

	)

10984 
	#EIM_CS1GCR1_GBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_GBC_SHIFT
)Ë& 
EIM_CS1GCR1_GBC_MASK
)

	)

10985 
	#EIM_CS1GCR1_WP_MASK
 (0x8000000U)

	)

10986 
	#EIM_CS1GCR1_WP_SHIFT
 (27U)

	)

10987 
	#EIM_CS1GCR1_WP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_WP_SHIFT
)Ë& 
EIM_CS1GCR1_WP_MASK
)

	)

10988 
	#EIM_CS1GCR1_PSZ_MASK
 (0xF0000000U)

	)

10989 
	#EIM_CS1GCR1_PSZ_SHIFT
 (28U)

	)

10990 
	#EIM_CS1GCR1_PSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR1_PSZ_SHIFT
)Ë& 
EIM_CS1GCR1_PSZ_MASK
)

	)

10993 
	#EIM_CS1GCR2_ADH_MASK
 (0x3U)

	)

10994 
	#EIM_CS1GCR2_ADH_SHIFT
 (0U)

	)

10995 
	#EIM_CS1GCR2_ADH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR2_ADH_SHIFT
)Ë& 
EIM_CS1GCR2_ADH_MASK
)

	)

10996 
	#EIM_CS1GCR2_DAPS_MASK
 (0xF0U)

	)

10997 
	#EIM_CS1GCR2_DAPS_SHIFT
 (4U)

	)

10998 
	#EIM_CS1GCR2_DAPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR2_DAPS_SHIFT
)Ë& 
EIM_CS1GCR2_DAPS_MASK
)

	)

10999 
	#EIM_CS1GCR2_DAE_MASK
 (0x100U)

	)

11000 
	#EIM_CS1GCR2_DAE_SHIFT
 (8U)

	)

11001 
	#EIM_CS1GCR2_DAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR2_DAE_SHIFT
)Ë& 
EIM_CS1GCR2_DAE_MASK
)

	)

11002 
	#EIM_CS1GCR2_DAP_MASK
 (0x200U)

	)

11003 
	#EIM_CS1GCR2_DAP_SHIFT
 (9U)

	)

11004 
	#EIM_CS1GCR2_DAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR2_DAP_SHIFT
)Ë& 
EIM_CS1GCR2_DAP_MASK
)

	)

11005 
	#EIM_CS1GCR2_MUX16_BYP_GRANT_MASK
 (0x1000U)

	)

11006 
	#EIM_CS1GCR2_MUX16_BYP_GRANT_SHIFT
 (12U)

	)

11007 
	#EIM_CS1GCR2_MUX16_BYP_GRANT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1GCR2_MUX16_BYP_GRANT_SHIFT
)Ë& 
EIM_CS1GCR2_MUX16_BYP_GRANT_MASK
)

	)

11010 
	#EIM_CS1RCR1_RCSN_MASK
 (0x7U)

	)

11011 
	#EIM_CS1RCR1_RCSN_SHIFT
 (0U)

	)

11012 
	#EIM_CS1RCR1_RCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_RCSN_SHIFT
)Ë& 
EIM_CS1RCR1_RCSN_MASK
)

	)

11013 
	#EIM_CS1RCR1_RCSA_MASK
 (0x70U)

	)

11014 
	#EIM_CS1RCR1_RCSA_SHIFT
 (4U)

	)

11015 
	#EIM_CS1RCR1_RCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_RCSA_SHIFT
)Ë& 
EIM_CS1RCR1_RCSA_MASK
)

	)

11016 
	#EIM_CS1RCR1_OEN_MASK
 (0x700U)

	)

11017 
	#EIM_CS1RCR1_OEN_SHIFT
 (8U)

	)

11018 
	#EIM_CS1RCR1_OEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_OEN_SHIFT
)Ë& 
EIM_CS1RCR1_OEN_MASK
)

	)

11019 
	#EIM_CS1RCR1_OEA_MASK
 (0x7000U)

	)

11020 
	#EIM_CS1RCR1_OEA_SHIFT
 (12U)

	)

11021 
	#EIM_CS1RCR1_OEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_OEA_SHIFT
)Ë& 
EIM_CS1RCR1_OEA_MASK
)

	)

11022 
	#EIM_CS1RCR1_RADVN_MASK
 (0x70000U)

	)

11023 
	#EIM_CS1RCR1_RADVN_SHIFT
 (16U)

	)

11024 
	#EIM_CS1RCR1_RADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_RADVN_SHIFT
)Ë& 
EIM_CS1RCR1_RADVN_MASK
)

	)

11025 
	#EIM_CS1RCR1_RAL_MASK
 (0x80000U)

	)

11026 
	#EIM_CS1RCR1_RAL_SHIFT
 (19U)

	)

11027 
	#EIM_CS1RCR1_RAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_RAL_SHIFT
)Ë& 
EIM_CS1RCR1_RAL_MASK
)

	)

11028 
	#EIM_CS1RCR1_RADVA_MASK
 (0x700000U)

	)

11029 
	#EIM_CS1RCR1_RADVA_SHIFT
 (20U)

	)

11030 
	#EIM_CS1RCR1_RADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_RADVA_SHIFT
)Ë& 
EIM_CS1RCR1_RADVA_MASK
)

	)

11031 
	#EIM_CS1RCR1_RWSC_MASK
 (0x3F000000U)

	)

11032 
	#EIM_CS1RCR1_RWSC_SHIFT
 (24U)

	)

11033 
	#EIM_CS1RCR1_RWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR1_RWSC_SHIFT
)Ë& 
EIM_CS1RCR1_RWSC_MASK
)

	)

11036 
	#EIM_CS1RCR2_RBEN_MASK
 (0x7U)

	)

11037 
	#EIM_CS1RCR2_RBEN_SHIFT
 (0U)

	)

11038 
	#EIM_CS1RCR2_RBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR2_RBEN_SHIFT
)Ë& 
EIM_CS1RCR2_RBEN_MASK
)

	)

11039 
	#EIM_CS1RCR2_RBE_MASK
 (0x8U)

	)

11040 
	#EIM_CS1RCR2_RBE_SHIFT
 (3U)

	)

11041 
	#EIM_CS1RCR2_RBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR2_RBE_SHIFT
)Ë& 
EIM_CS1RCR2_RBE_MASK
)

	)

11042 
	#EIM_CS1RCR2_RBEA_MASK
 (0x70U)

	)

11043 
	#EIM_CS1RCR2_RBEA_SHIFT
 (4U)

	)

11044 
	#EIM_CS1RCR2_RBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR2_RBEA_SHIFT
)Ë& 
EIM_CS1RCR2_RBEA_MASK
)

	)

11045 
	#EIM_CS1RCR2_RL_MASK
 (0x300U)

	)

11046 
	#EIM_CS1RCR2_RL_SHIFT
 (8U)

	)

11047 
	#EIM_CS1RCR2_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR2_RL_SHIFT
)Ë& 
EIM_CS1RCR2_RL_MASK
)

	)

11048 
	#EIM_CS1RCR2_PAT_MASK
 (0x7000U)

	)

11049 
	#EIM_CS1RCR2_PAT_SHIFT
 (12U)

	)

11050 
	#EIM_CS1RCR2_PAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR2_PAT_SHIFT
)Ë& 
EIM_CS1RCR2_PAT_MASK
)

	)

11051 
	#EIM_CS1RCR2_APR_MASK
 (0x8000U)

	)

11052 
	#EIM_CS1RCR2_APR_SHIFT
 (15U)

	)

11053 
	#EIM_CS1RCR2_APR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1RCR2_APR_SHIFT
)Ë& 
EIM_CS1RCR2_APR_MASK
)

	)

11056 
	#EIM_CS1WCR1_WCSN_MASK
 (0x7U)

	)

11057 
	#EIM_CS1WCR1_WCSN_SHIFT
 (0U)

	)

11058 
	#EIM_CS1WCR1_WCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WCSN_SHIFT
)Ë& 
EIM_CS1WCR1_WCSN_MASK
)

	)

11059 
	#EIM_CS1WCR1_WCSA_MASK
 (0x38U)

	)

11060 
	#EIM_CS1WCR1_WCSA_SHIFT
 (3U)

	)

11061 
	#EIM_CS1WCR1_WCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WCSA_SHIFT
)Ë& 
EIM_CS1WCR1_WCSA_MASK
)

	)

11062 
	#EIM_CS1WCR1_WEN_MASK
 (0x1C0U)

	)

11063 
	#EIM_CS1WCR1_WEN_SHIFT
 (6U)

	)

11064 
	#EIM_CS1WCR1_WEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WEN_SHIFT
)Ë& 
EIM_CS1WCR1_WEN_MASK
)

	)

11065 
	#EIM_CS1WCR1_WEA_MASK
 (0xE00U)

	)

11066 
	#EIM_CS1WCR1_WEA_SHIFT
 (9U)

	)

11067 
	#EIM_CS1WCR1_WEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WEA_SHIFT
)Ë& 
EIM_CS1WCR1_WEA_MASK
)

	)

11068 
	#EIM_CS1WCR1_WBEN_MASK
 (0x7000U)

	)

11069 
	#EIM_CS1WCR1_WBEN_SHIFT
 (12U)

	)

11070 
	#EIM_CS1WCR1_WBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WBEN_SHIFT
)Ë& 
EIM_CS1WCR1_WBEN_MASK
)

	)

11071 
	#EIM_CS1WCR1_WBEA_MASK
 (0x38000U)

	)

11072 
	#EIM_CS1WCR1_WBEA_SHIFT
 (15U)

	)

11073 
	#EIM_CS1WCR1_WBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WBEA_SHIFT
)Ë& 
EIM_CS1WCR1_WBEA_MASK
)

	)

11074 
	#EIM_CS1WCR1_WADVN_MASK
 (0x1C0000U)

	)

11075 
	#EIM_CS1WCR1_WADVN_SHIFT
 (18U)

	)

11076 
	#EIM_CS1WCR1_WADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WADVN_SHIFT
)Ë& 
EIM_CS1WCR1_WADVN_MASK
)

	)

11077 
	#EIM_CS1WCR1_WADVA_MASK
 (0xE00000U)

	)

11078 
	#EIM_CS1WCR1_WADVA_SHIFT
 (21U)

	)

11079 
	#EIM_CS1WCR1_WADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WADVA_SHIFT
)Ë& 
EIM_CS1WCR1_WADVA_MASK
)

	)

11080 
	#EIM_CS1WCR1_WWSC_MASK
 (0x3F000000U)

	)

11081 
	#EIM_CS1WCR1_WWSC_SHIFT
 (24U)

	)

11082 
	#EIM_CS1WCR1_WWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WWSC_SHIFT
)Ë& 
EIM_CS1WCR1_WWSC_MASK
)

	)

11083 
	#EIM_CS1WCR1_WBED_MASK
 (0x40000000U)

	)

11084 
	#EIM_CS1WCR1_WBED_SHIFT
 (30U)

	)

11085 
	#EIM_CS1WCR1_WBED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WBED_SHIFT
)Ë& 
EIM_CS1WCR1_WBED_MASK
)

	)

11086 
	#EIM_CS1WCR1_WAL_MASK
 (0x80000000U)

	)

11087 
	#EIM_CS1WCR1_WAL_SHIFT
 (31U)

	)

11088 
	#EIM_CS1WCR1_WAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR1_WAL_SHIFT
)Ë& 
EIM_CS1WCR1_WAL_MASK
)

	)

11091 
	#EIM_CS1WCR2_WBCDD_MASK
 (0x1U)

	)

11092 
	#EIM_CS1WCR2_WBCDD_SHIFT
 (0U)

	)

11093 
	#EIM_CS1WCR2_WBCDD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS1WCR2_WBCDD_SHIFT
)Ë& 
EIM_CS1WCR2_WBCDD_MASK
)

	)

11096 
	#EIM_CS2GCR1_CSEN_MASK
 (0x1U)

	)

11097 
	#EIM_CS2GCR1_CSEN_SHIFT
 (0U)

	)

11098 
	#EIM_CS2GCR1_CSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_CSEN_SHIFT
)Ë& 
EIM_CS2GCR1_CSEN_MASK
)

	)

11099 
	#EIM_CS2GCR1_SWR_MASK
 (0x2U)

	)

11100 
	#EIM_CS2GCR1_SWR_SHIFT
 (1U)

	)

11101 
	#EIM_CS2GCR1_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_SWR_SHIFT
)Ë& 
EIM_CS2GCR1_SWR_MASK
)

	)

11102 
	#EIM_CS2GCR1_SRD_MASK
 (0x4U)

	)

11103 
	#EIM_CS2GCR1_SRD_SHIFT
 (2U)

	)

11104 
	#EIM_CS2GCR1_SRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_SRD_SHIFT
)Ë& 
EIM_CS2GCR1_SRD_MASK
)

	)

11105 
	#EIM_CS2GCR1_MUM_MASK
 (0x8U)

	)

11106 
	#EIM_CS2GCR1_MUM_SHIFT
 (3U)

	)

11107 
	#EIM_CS2GCR1_MUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_MUM_SHIFT
)Ë& 
EIM_CS2GCR1_MUM_MASK
)

	)

11108 
	#EIM_CS2GCR1_WFL_MASK
 (0x10U)

	)

11109 
	#EIM_CS2GCR1_WFL_SHIFT
 (4U)

	)

11110 
	#EIM_CS2GCR1_WFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_WFL_SHIFT
)Ë& 
EIM_CS2GCR1_WFL_MASK
)

	)

11111 
	#EIM_CS2GCR1_RFL_MASK
 (0x20U)

	)

11112 
	#EIM_CS2GCR1_RFL_SHIFT
 (5U)

	)

11113 
	#EIM_CS2GCR1_RFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_RFL_SHIFT
)Ë& 
EIM_CS2GCR1_RFL_MASK
)

	)

11114 
	#EIM_CS2GCR1_CRE_MASK
 (0x40U)

	)

11115 
	#EIM_CS2GCR1_CRE_SHIFT
 (6U)

	)

11116 
	#EIM_CS2GCR1_CRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_CRE_SHIFT
)Ë& 
EIM_CS2GCR1_CRE_MASK
)

	)

11117 
	#EIM_CS2GCR1_CREP_MASK
 (0x80U)

	)

11118 
	#EIM_CS2GCR1_CREP_SHIFT
 (7U)

	)

11119 
	#EIM_CS2GCR1_CREP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_CREP_SHIFT
)Ë& 
EIM_CS2GCR1_CREP_MASK
)

	)

11120 
	#EIM_CS2GCR1_BL_MASK
 (0x700U)

	)

11121 
	#EIM_CS2GCR1_BL_SHIFT
 (8U)

	)

11122 
	#EIM_CS2GCR1_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_BL_SHIFT
)Ë& 
EIM_CS2GCR1_BL_MASK
)

	)

11123 
	#EIM_CS2GCR1_WC_MASK
 (0x800U)

	)

11124 
	#EIM_CS2GCR1_WC_SHIFT
 (11U)

	)

11125 
	#EIM_CS2GCR1_WC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_WC_SHIFT
)Ë& 
EIM_CS2GCR1_WC_MASK
)

	)

11126 
	#EIM_CS2GCR1_BCD_MASK
 (0x3000U)

	)

11127 
	#EIM_CS2GCR1_BCD_SHIFT
 (12U)

	)

11128 
	#EIM_CS2GCR1_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_BCD_SHIFT
)Ë& 
EIM_CS2GCR1_BCD_MASK
)

	)

11129 
	#EIM_CS2GCR1_BCS_MASK
 (0xC000U)

	)

11130 
	#EIM_CS2GCR1_BCS_SHIFT
 (14U)

	)

11131 
	#EIM_CS2GCR1_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_BCS_SHIFT
)Ë& 
EIM_CS2GCR1_BCS_MASK
)

	)

11132 
	#EIM_CS2GCR1_DSZ_MASK
 (0x70000U)

	)

11133 
	#EIM_CS2GCR1_DSZ_SHIFT
 (16U)

	)

11134 
	#EIM_CS2GCR1_DSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_DSZ_SHIFT
)Ë& 
EIM_CS2GCR1_DSZ_MASK
)

	)

11135 
	#EIM_CS2GCR1_SP_MASK
 (0x80000U)

	)

11136 
	#EIM_CS2GCR1_SP_SHIFT
 (19U)

	)

11137 
	#EIM_CS2GCR1_SP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_SP_SHIFT
)Ë& 
EIM_CS2GCR1_SP_MASK
)

	)

11138 
	#EIM_CS2GCR1_CSREC_MASK
 (0x700000U)

	)

11139 
	#EIM_CS2GCR1_CSREC_SHIFT
 (20U)

	)

11140 
	#EIM_CS2GCR1_CSREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_CSREC_SHIFT
)Ë& 
EIM_CS2GCR1_CSREC_MASK
)

	)

11141 
	#EIM_CS2GCR1_AUS_MASK
 (0x800000U)

	)

11142 
	#EIM_CS2GCR1_AUS_SHIFT
 (23U)

	)

11143 
	#EIM_CS2GCR1_AUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_AUS_SHIFT
)Ë& 
EIM_CS2GCR1_AUS_MASK
)

	)

11144 
	#EIM_CS2GCR1_GBC_MASK
 (0x7000000U)

	)

11145 
	#EIM_CS2GCR1_GBC_SHIFT
 (24U)

	)

11146 
	#EIM_CS2GCR1_GBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_GBC_SHIFT
)Ë& 
EIM_CS2GCR1_GBC_MASK
)

	)

11147 
	#EIM_CS2GCR1_WP_MASK
 (0x8000000U)

	)

11148 
	#EIM_CS2GCR1_WP_SHIFT
 (27U)

	)

11149 
	#EIM_CS2GCR1_WP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_WP_SHIFT
)Ë& 
EIM_CS2GCR1_WP_MASK
)

	)

11150 
	#EIM_CS2GCR1_PSZ_MASK
 (0xF0000000U)

	)

11151 
	#EIM_CS2GCR1_PSZ_SHIFT
 (28U)

	)

11152 
	#EIM_CS2GCR1_PSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR1_PSZ_SHIFT
)Ë& 
EIM_CS2GCR1_PSZ_MASK
)

	)

11155 
	#EIM_CS2GCR2_ADH_MASK
 (0x3U)

	)

11156 
	#EIM_CS2GCR2_ADH_SHIFT
 (0U)

	)

11157 
	#EIM_CS2GCR2_ADH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR2_ADH_SHIFT
)Ë& 
EIM_CS2GCR2_ADH_MASK
)

	)

11158 
	#EIM_CS2GCR2_DAPS_MASK
 (0xF0U)

	)

11159 
	#EIM_CS2GCR2_DAPS_SHIFT
 (4U)

	)

11160 
	#EIM_CS2GCR2_DAPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR2_DAPS_SHIFT
)Ë& 
EIM_CS2GCR2_DAPS_MASK
)

	)

11161 
	#EIM_CS2GCR2_DAE_MASK
 (0x100U)

	)

11162 
	#EIM_CS2GCR2_DAE_SHIFT
 (8U)

	)

11163 
	#EIM_CS2GCR2_DAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR2_DAE_SHIFT
)Ë& 
EIM_CS2GCR2_DAE_MASK
)

	)

11164 
	#EIM_CS2GCR2_DAP_MASK
 (0x200U)

	)

11165 
	#EIM_CS2GCR2_DAP_SHIFT
 (9U)

	)

11166 
	#EIM_CS2GCR2_DAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR2_DAP_SHIFT
)Ë& 
EIM_CS2GCR2_DAP_MASK
)

	)

11167 
	#EIM_CS2GCR2_MUX16_BYP_GRANT_MASK
 (0x1000U)

	)

11168 
	#EIM_CS2GCR2_MUX16_BYP_GRANT_SHIFT
 (12U)

	)

11169 
	#EIM_CS2GCR2_MUX16_BYP_GRANT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2GCR2_MUX16_BYP_GRANT_SHIFT
)Ë& 
EIM_CS2GCR2_MUX16_BYP_GRANT_MASK
)

	)

11172 
	#EIM_CS2RCR1_RCSN_MASK
 (0x7U)

	)

11173 
	#EIM_CS2RCR1_RCSN_SHIFT
 (0U)

	)

11174 
	#EIM_CS2RCR1_RCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_RCSN_SHIFT
)Ë& 
EIM_CS2RCR1_RCSN_MASK
)

	)

11175 
	#EIM_CS2RCR1_RCSA_MASK
 (0x70U)

	)

11176 
	#EIM_CS2RCR1_RCSA_SHIFT
 (4U)

	)

11177 
	#EIM_CS2RCR1_RCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_RCSA_SHIFT
)Ë& 
EIM_CS2RCR1_RCSA_MASK
)

	)

11178 
	#EIM_CS2RCR1_OEN_MASK
 (0x700U)

	)

11179 
	#EIM_CS2RCR1_OEN_SHIFT
 (8U)

	)

11180 
	#EIM_CS2RCR1_OEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_OEN_SHIFT
)Ë& 
EIM_CS2RCR1_OEN_MASK
)

	)

11181 
	#EIM_CS2RCR1_OEA_MASK
 (0x7000U)

	)

11182 
	#EIM_CS2RCR1_OEA_SHIFT
 (12U)

	)

11183 
	#EIM_CS2RCR1_OEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_OEA_SHIFT
)Ë& 
EIM_CS2RCR1_OEA_MASK
)

	)

11184 
	#EIM_CS2RCR1_RADVN_MASK
 (0x70000U)

	)

11185 
	#EIM_CS2RCR1_RADVN_SHIFT
 (16U)

	)

11186 
	#EIM_CS2RCR1_RADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_RADVN_SHIFT
)Ë& 
EIM_CS2RCR1_RADVN_MASK
)

	)

11187 
	#EIM_CS2RCR1_RAL_MASK
 (0x80000U)

	)

11188 
	#EIM_CS2RCR1_RAL_SHIFT
 (19U)

	)

11189 
	#EIM_CS2RCR1_RAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_RAL_SHIFT
)Ë& 
EIM_CS2RCR1_RAL_MASK
)

	)

11190 
	#EIM_CS2RCR1_RADVA_MASK
 (0x700000U)

	)

11191 
	#EIM_CS2RCR1_RADVA_SHIFT
 (20U)

	)

11192 
	#EIM_CS2RCR1_RADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_RADVA_SHIFT
)Ë& 
EIM_CS2RCR1_RADVA_MASK
)

	)

11193 
	#EIM_CS2RCR1_RWSC_MASK
 (0x3F000000U)

	)

11194 
	#EIM_CS2RCR1_RWSC_SHIFT
 (24U)

	)

11195 
	#EIM_CS2RCR1_RWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR1_RWSC_SHIFT
)Ë& 
EIM_CS2RCR1_RWSC_MASK
)

	)

11198 
	#EIM_CS2RCR2_RBEN_MASK
 (0x7U)

	)

11199 
	#EIM_CS2RCR2_RBEN_SHIFT
 (0U)

	)

11200 
	#EIM_CS2RCR2_RBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR2_RBEN_SHIFT
)Ë& 
EIM_CS2RCR2_RBEN_MASK
)

	)

11201 
	#EIM_CS2RCR2_RBE_MASK
 (0x8U)

	)

11202 
	#EIM_CS2RCR2_RBE_SHIFT
 (3U)

	)

11203 
	#EIM_CS2RCR2_RBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR2_RBE_SHIFT
)Ë& 
EIM_CS2RCR2_RBE_MASK
)

	)

11204 
	#EIM_CS2RCR2_RBEA_MASK
 (0x70U)

	)

11205 
	#EIM_CS2RCR2_RBEA_SHIFT
 (4U)

	)

11206 
	#EIM_CS2RCR2_RBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR2_RBEA_SHIFT
)Ë& 
EIM_CS2RCR2_RBEA_MASK
)

	)

11207 
	#EIM_CS2RCR2_RL_MASK
 (0x300U)

	)

11208 
	#EIM_CS2RCR2_RL_SHIFT
 (8U)

	)

11209 
	#EIM_CS2RCR2_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR2_RL_SHIFT
)Ë& 
EIM_CS2RCR2_RL_MASK
)

	)

11210 
	#EIM_CS2RCR2_PAT_MASK
 (0x7000U)

	)

11211 
	#EIM_CS2RCR2_PAT_SHIFT
 (12U)

	)

11212 
	#EIM_CS2RCR2_PAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR2_PAT_SHIFT
)Ë& 
EIM_CS2RCR2_PAT_MASK
)

	)

11213 
	#EIM_CS2RCR2_APR_MASK
 (0x8000U)

	)

11214 
	#EIM_CS2RCR2_APR_SHIFT
 (15U)

	)

11215 
	#EIM_CS2RCR2_APR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2RCR2_APR_SHIFT
)Ë& 
EIM_CS2RCR2_APR_MASK
)

	)

11218 
	#EIM_CS2WCR1_WCSN_MASK
 (0x7U)

	)

11219 
	#EIM_CS2WCR1_WCSN_SHIFT
 (0U)

	)

11220 
	#EIM_CS2WCR1_WCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WCSN_SHIFT
)Ë& 
EIM_CS2WCR1_WCSN_MASK
)

	)

11221 
	#EIM_CS2WCR1_WCSA_MASK
 (0x38U)

	)

11222 
	#EIM_CS2WCR1_WCSA_SHIFT
 (3U)

	)

11223 
	#EIM_CS2WCR1_WCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WCSA_SHIFT
)Ë& 
EIM_CS2WCR1_WCSA_MASK
)

	)

11224 
	#EIM_CS2WCR1_WEN_MASK
 (0x1C0U)

	)

11225 
	#EIM_CS2WCR1_WEN_SHIFT
 (6U)

	)

11226 
	#EIM_CS2WCR1_WEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WEN_SHIFT
)Ë& 
EIM_CS2WCR1_WEN_MASK
)

	)

11227 
	#EIM_CS2WCR1_WEA_MASK
 (0xE00U)

	)

11228 
	#EIM_CS2WCR1_WEA_SHIFT
 (9U)

	)

11229 
	#EIM_CS2WCR1_WEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WEA_SHIFT
)Ë& 
EIM_CS2WCR1_WEA_MASK
)

	)

11230 
	#EIM_CS2WCR1_WBEN_MASK
 (0x7000U)

	)

11231 
	#EIM_CS2WCR1_WBEN_SHIFT
 (12U)

	)

11232 
	#EIM_CS2WCR1_WBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WBEN_SHIFT
)Ë& 
EIM_CS2WCR1_WBEN_MASK
)

	)

11233 
	#EIM_CS2WCR1_WBEA_MASK
 (0x38000U)

	)

11234 
	#EIM_CS2WCR1_WBEA_SHIFT
 (15U)

	)

11235 
	#EIM_CS2WCR1_WBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WBEA_SHIFT
)Ë& 
EIM_CS2WCR1_WBEA_MASK
)

	)

11236 
	#EIM_CS2WCR1_WADVN_MASK
 (0x1C0000U)

	)

11237 
	#EIM_CS2WCR1_WADVN_SHIFT
 (18U)

	)

11238 
	#EIM_CS2WCR1_WADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WADVN_SHIFT
)Ë& 
EIM_CS2WCR1_WADVN_MASK
)

	)

11239 
	#EIM_CS2WCR1_WADVA_MASK
 (0xE00000U)

	)

11240 
	#EIM_CS2WCR1_WADVA_SHIFT
 (21U)

	)

11241 
	#EIM_CS2WCR1_WADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WADVA_SHIFT
)Ë& 
EIM_CS2WCR1_WADVA_MASK
)

	)

11242 
	#EIM_CS2WCR1_WWSC_MASK
 (0x3F000000U)

	)

11243 
	#EIM_CS2WCR1_WWSC_SHIFT
 (24U)

	)

11244 
	#EIM_CS2WCR1_WWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WWSC_SHIFT
)Ë& 
EIM_CS2WCR1_WWSC_MASK
)

	)

11245 
	#EIM_CS2WCR1_WBED_MASK
 (0x40000000U)

	)

11246 
	#EIM_CS2WCR1_WBED_SHIFT
 (30U)

	)

11247 
	#EIM_CS2WCR1_WBED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WBED_SHIFT
)Ë& 
EIM_CS2WCR1_WBED_MASK
)

	)

11248 
	#EIM_CS2WCR1_WAL_MASK
 (0x80000000U)

	)

11249 
	#EIM_CS2WCR1_WAL_SHIFT
 (31U)

	)

11250 
	#EIM_CS2WCR1_WAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR1_WAL_SHIFT
)Ë& 
EIM_CS2WCR1_WAL_MASK
)

	)

11253 
	#EIM_CS2WCR2_WBCDD_MASK
 (0x1U)

	)

11254 
	#EIM_CS2WCR2_WBCDD_SHIFT
 (0U)

	)

11255 
	#EIM_CS2WCR2_WBCDD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS2WCR2_WBCDD_SHIFT
)Ë& 
EIM_CS2WCR2_WBCDD_MASK
)

	)

11258 
	#EIM_CS3GCR1_CSEN_MASK
 (0x1U)

	)

11259 
	#EIM_CS3GCR1_CSEN_SHIFT
 (0U)

	)

11260 
	#EIM_CS3GCR1_CSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_CSEN_SHIFT
)Ë& 
EIM_CS3GCR1_CSEN_MASK
)

	)

11261 
	#EIM_CS3GCR1_SWR_MASK
 (0x2U)

	)

11262 
	#EIM_CS3GCR1_SWR_SHIFT
 (1U)

	)

11263 
	#EIM_CS3GCR1_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_SWR_SHIFT
)Ë& 
EIM_CS3GCR1_SWR_MASK
)

	)

11264 
	#EIM_CS3GCR1_SRD_MASK
 (0x4U)

	)

11265 
	#EIM_CS3GCR1_SRD_SHIFT
 (2U)

	)

11266 
	#EIM_CS3GCR1_SRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_SRD_SHIFT
)Ë& 
EIM_CS3GCR1_SRD_MASK
)

	)

11267 
	#EIM_CS3GCR1_MUM_MASK
 (0x8U)

	)

11268 
	#EIM_CS3GCR1_MUM_SHIFT
 (3U)

	)

11269 
	#EIM_CS3GCR1_MUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_MUM_SHIFT
)Ë& 
EIM_CS3GCR1_MUM_MASK
)

	)

11270 
	#EIM_CS3GCR1_WFL_MASK
 (0x10U)

	)

11271 
	#EIM_CS3GCR1_WFL_SHIFT
 (4U)

	)

11272 
	#EIM_CS3GCR1_WFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_WFL_SHIFT
)Ë& 
EIM_CS3GCR1_WFL_MASK
)

	)

11273 
	#EIM_CS3GCR1_RFL_MASK
 (0x20U)

	)

11274 
	#EIM_CS3GCR1_RFL_SHIFT
 (5U)

	)

11275 
	#EIM_CS3GCR1_RFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_RFL_SHIFT
)Ë& 
EIM_CS3GCR1_RFL_MASK
)

	)

11276 
	#EIM_CS3GCR1_CRE_MASK
 (0x40U)

	)

11277 
	#EIM_CS3GCR1_CRE_SHIFT
 (6U)

	)

11278 
	#EIM_CS3GCR1_CRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_CRE_SHIFT
)Ë& 
EIM_CS3GCR1_CRE_MASK
)

	)

11279 
	#EIM_CS3GCR1_CREP_MASK
 (0x80U)

	)

11280 
	#EIM_CS3GCR1_CREP_SHIFT
 (7U)

	)

11281 
	#EIM_CS3GCR1_CREP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_CREP_SHIFT
)Ë& 
EIM_CS3GCR1_CREP_MASK
)

	)

11282 
	#EIM_CS3GCR1_BL_MASK
 (0x700U)

	)

11283 
	#EIM_CS3GCR1_BL_SHIFT
 (8U)

	)

11284 
	#EIM_CS3GCR1_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_BL_SHIFT
)Ë& 
EIM_CS3GCR1_BL_MASK
)

	)

11285 
	#EIM_CS3GCR1_WC_MASK
 (0x800U)

	)

11286 
	#EIM_CS3GCR1_WC_SHIFT
 (11U)

	)

11287 
	#EIM_CS3GCR1_WC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_WC_SHIFT
)Ë& 
EIM_CS3GCR1_WC_MASK
)

	)

11288 
	#EIM_CS3GCR1_BCD_MASK
 (0x3000U)

	)

11289 
	#EIM_CS3GCR1_BCD_SHIFT
 (12U)

	)

11290 
	#EIM_CS3GCR1_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_BCD_SHIFT
)Ë& 
EIM_CS3GCR1_BCD_MASK
)

	)

11291 
	#EIM_CS3GCR1_BCS_MASK
 (0xC000U)

	)

11292 
	#EIM_CS3GCR1_BCS_SHIFT
 (14U)

	)

11293 
	#EIM_CS3GCR1_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_BCS_SHIFT
)Ë& 
EIM_CS3GCR1_BCS_MASK
)

	)

11294 
	#EIM_CS3GCR1_DSZ_MASK
 (0x70000U)

	)

11295 
	#EIM_CS3GCR1_DSZ_SHIFT
 (16U)

	)

11296 
	#EIM_CS3GCR1_DSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_DSZ_SHIFT
)Ë& 
EIM_CS3GCR1_DSZ_MASK
)

	)

11297 
	#EIM_CS3GCR1_SP_MASK
 (0x80000U)

	)

11298 
	#EIM_CS3GCR1_SP_SHIFT
 (19U)

	)

11299 
	#EIM_CS3GCR1_SP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_SP_SHIFT
)Ë& 
EIM_CS3GCR1_SP_MASK
)

	)

11300 
	#EIM_CS3GCR1_CSREC_MASK
 (0x700000U)

	)

11301 
	#EIM_CS3GCR1_CSREC_SHIFT
 (20U)

	)

11302 
	#EIM_CS3GCR1_CSREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_CSREC_SHIFT
)Ë& 
EIM_CS3GCR1_CSREC_MASK
)

	)

11303 
	#EIM_CS3GCR1_AUS_MASK
 (0x800000U)

	)

11304 
	#EIM_CS3GCR1_AUS_SHIFT
 (23U)

	)

11305 
	#EIM_CS3GCR1_AUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_AUS_SHIFT
)Ë& 
EIM_CS3GCR1_AUS_MASK
)

	)

11306 
	#EIM_CS3GCR1_GBC_MASK
 (0x7000000U)

	)

11307 
	#EIM_CS3GCR1_GBC_SHIFT
 (24U)

	)

11308 
	#EIM_CS3GCR1_GBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_GBC_SHIFT
)Ë& 
EIM_CS3GCR1_GBC_MASK
)

	)

11309 
	#EIM_CS3GCR1_WP_MASK
 (0x8000000U)

	)

11310 
	#EIM_CS3GCR1_WP_SHIFT
 (27U)

	)

11311 
	#EIM_CS3GCR1_WP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_WP_SHIFT
)Ë& 
EIM_CS3GCR1_WP_MASK
)

	)

11312 
	#EIM_CS3GCR1_PSZ_MASK
 (0xF0000000U)

	)

11313 
	#EIM_CS3GCR1_PSZ_SHIFT
 (28U)

	)

11314 
	#EIM_CS3GCR1_PSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR1_PSZ_SHIFT
)Ë& 
EIM_CS3GCR1_PSZ_MASK
)

	)

11317 
	#EIM_CS3GCR2_ADH_MASK
 (0x3U)

	)

11318 
	#EIM_CS3GCR2_ADH_SHIFT
 (0U)

	)

11319 
	#EIM_CS3GCR2_ADH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR2_ADH_SHIFT
)Ë& 
EIM_CS3GCR2_ADH_MASK
)

	)

11320 
	#EIM_CS3GCR2_DAPS_MASK
 (0xF0U)

	)

11321 
	#EIM_CS3GCR2_DAPS_SHIFT
 (4U)

	)

11322 
	#EIM_CS3GCR2_DAPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR2_DAPS_SHIFT
)Ë& 
EIM_CS3GCR2_DAPS_MASK
)

	)

11323 
	#EIM_CS3GCR2_DAE_MASK
 (0x100U)

	)

11324 
	#EIM_CS3GCR2_DAE_SHIFT
 (8U)

	)

11325 
	#EIM_CS3GCR2_DAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR2_DAE_SHIFT
)Ë& 
EIM_CS3GCR2_DAE_MASK
)

	)

11326 
	#EIM_CS3GCR2_DAP_MASK
 (0x200U)

	)

11327 
	#EIM_CS3GCR2_DAP_SHIFT
 (9U)

	)

11328 
	#EIM_CS3GCR2_DAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR2_DAP_SHIFT
)Ë& 
EIM_CS3GCR2_DAP_MASK
)

	)

11329 
	#EIM_CS3GCR2_MUX16_BYP_GRANT_MASK
 (0x1000U)

	)

11330 
	#EIM_CS3GCR2_MUX16_BYP_GRANT_SHIFT
 (12U)

	)

11331 
	#EIM_CS3GCR2_MUX16_BYP_GRANT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3GCR2_MUX16_BYP_GRANT_SHIFT
)Ë& 
EIM_CS3GCR2_MUX16_BYP_GRANT_MASK
)

	)

11334 
	#EIM_CS3RCR1_RCSN_MASK
 (0x7U)

	)

11335 
	#EIM_CS3RCR1_RCSN_SHIFT
 (0U)

	)

11336 
	#EIM_CS3RCR1_RCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_RCSN_SHIFT
)Ë& 
EIM_CS3RCR1_RCSN_MASK
)

	)

11337 
	#EIM_CS3RCR1_RCSA_MASK
 (0x70U)

	)

11338 
	#EIM_CS3RCR1_RCSA_SHIFT
 (4U)

	)

11339 
	#EIM_CS3RCR1_RCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_RCSA_SHIFT
)Ë& 
EIM_CS3RCR1_RCSA_MASK
)

	)

11340 
	#EIM_CS3RCR1_OEN_MASK
 (0x700U)

	)

11341 
	#EIM_CS3RCR1_OEN_SHIFT
 (8U)

	)

11342 
	#EIM_CS3RCR1_OEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_OEN_SHIFT
)Ë& 
EIM_CS3RCR1_OEN_MASK
)

	)

11343 
	#EIM_CS3RCR1_OEA_MASK
 (0x7000U)

	)

11344 
	#EIM_CS3RCR1_OEA_SHIFT
 (12U)

	)

11345 
	#EIM_CS3RCR1_OEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_OEA_SHIFT
)Ë& 
EIM_CS3RCR1_OEA_MASK
)

	)

11346 
	#EIM_CS3RCR1_RADVN_MASK
 (0x70000U)

	)

11347 
	#EIM_CS3RCR1_RADVN_SHIFT
 (16U)

	)

11348 
	#EIM_CS3RCR1_RADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_RADVN_SHIFT
)Ë& 
EIM_CS3RCR1_RADVN_MASK
)

	)

11349 
	#EIM_CS3RCR1_RAL_MASK
 (0x80000U)

	)

11350 
	#EIM_CS3RCR1_RAL_SHIFT
 (19U)

	)

11351 
	#EIM_CS3RCR1_RAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_RAL_SHIFT
)Ë& 
EIM_CS3RCR1_RAL_MASK
)

	)

11352 
	#EIM_CS3RCR1_RADVA_MASK
 (0x700000U)

	)

11353 
	#EIM_CS3RCR1_RADVA_SHIFT
 (20U)

	)

11354 
	#EIM_CS3RCR1_RADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_RADVA_SHIFT
)Ë& 
EIM_CS3RCR1_RADVA_MASK
)

	)

11355 
	#EIM_CS3RCR1_RWSC_MASK
 (0x3F000000U)

	)

11356 
	#EIM_CS3RCR1_RWSC_SHIFT
 (24U)

	)

11357 
	#EIM_CS3RCR1_RWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR1_RWSC_SHIFT
)Ë& 
EIM_CS3RCR1_RWSC_MASK
)

	)

11360 
	#EIM_CS3RCR2_RBEN_MASK
 (0x7U)

	)

11361 
	#EIM_CS3RCR2_RBEN_SHIFT
 (0U)

	)

11362 
	#EIM_CS3RCR2_RBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR2_RBEN_SHIFT
)Ë& 
EIM_CS3RCR2_RBEN_MASK
)

	)

11363 
	#EIM_CS3RCR2_RBE_MASK
 (0x8U)

	)

11364 
	#EIM_CS3RCR2_RBE_SHIFT
 (3U)

	)

11365 
	#EIM_CS3RCR2_RBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR2_RBE_SHIFT
)Ë& 
EIM_CS3RCR2_RBE_MASK
)

	)

11366 
	#EIM_CS3RCR2_RBEA_MASK
 (0x70U)

	)

11367 
	#EIM_CS3RCR2_RBEA_SHIFT
 (4U)

	)

11368 
	#EIM_CS3RCR2_RBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR2_RBEA_SHIFT
)Ë& 
EIM_CS3RCR2_RBEA_MASK
)

	)

11369 
	#EIM_CS3RCR2_RL_MASK
 (0x300U)

	)

11370 
	#EIM_CS3RCR2_RL_SHIFT
 (8U)

	)

11371 
	#EIM_CS3RCR2_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR2_RL_SHIFT
)Ë& 
EIM_CS3RCR2_RL_MASK
)

	)

11372 
	#EIM_CS3RCR2_PAT_MASK
 (0x7000U)

	)

11373 
	#EIM_CS3RCR2_PAT_SHIFT
 (12U)

	)

11374 
	#EIM_CS3RCR2_PAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR2_PAT_SHIFT
)Ë& 
EIM_CS3RCR2_PAT_MASK
)

	)

11375 
	#EIM_CS3RCR2_APR_MASK
 (0x8000U)

	)

11376 
	#EIM_CS3RCR2_APR_SHIFT
 (15U)

	)

11377 
	#EIM_CS3RCR2_APR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3RCR2_APR_SHIFT
)Ë& 
EIM_CS3RCR2_APR_MASK
)

	)

11380 
	#EIM_CS3WCR1_WCSN_MASK
 (0x7U)

	)

11381 
	#EIM_CS3WCR1_WCSN_SHIFT
 (0U)

	)

11382 
	#EIM_CS3WCR1_WCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WCSN_SHIFT
)Ë& 
EIM_CS3WCR1_WCSN_MASK
)

	)

11383 
	#EIM_CS3WCR1_WCSA_MASK
 (0x38U)

	)

11384 
	#EIM_CS3WCR1_WCSA_SHIFT
 (3U)

	)

11385 
	#EIM_CS3WCR1_WCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WCSA_SHIFT
)Ë& 
EIM_CS3WCR1_WCSA_MASK
)

	)

11386 
	#EIM_CS3WCR1_WEN_MASK
 (0x1C0U)

	)

11387 
	#EIM_CS3WCR1_WEN_SHIFT
 (6U)

	)

11388 
	#EIM_CS3WCR1_WEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WEN_SHIFT
)Ë& 
EIM_CS3WCR1_WEN_MASK
)

	)

11389 
	#EIM_CS3WCR1_WEA_MASK
 (0xE00U)

	)

11390 
	#EIM_CS3WCR1_WEA_SHIFT
 (9U)

	)

11391 
	#EIM_CS3WCR1_WEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WEA_SHIFT
)Ë& 
EIM_CS3WCR1_WEA_MASK
)

	)

11392 
	#EIM_CS3WCR1_WBEN_MASK
 (0x7000U)

	)

11393 
	#EIM_CS3WCR1_WBEN_SHIFT
 (12U)

	)

11394 
	#EIM_CS3WCR1_WBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WBEN_SHIFT
)Ë& 
EIM_CS3WCR1_WBEN_MASK
)

	)

11395 
	#EIM_CS3WCR1_WBEA_MASK
 (0x38000U)

	)

11396 
	#EIM_CS3WCR1_WBEA_SHIFT
 (15U)

	)

11397 
	#EIM_CS3WCR1_WBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WBEA_SHIFT
)Ë& 
EIM_CS3WCR1_WBEA_MASK
)

	)

11398 
	#EIM_CS3WCR1_WADVN_MASK
 (0x1C0000U)

	)

11399 
	#EIM_CS3WCR1_WADVN_SHIFT
 (18U)

	)

11400 
	#EIM_CS3WCR1_WADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WADVN_SHIFT
)Ë& 
EIM_CS3WCR1_WADVN_MASK
)

	)

11401 
	#EIM_CS3WCR1_WADVA_MASK
 (0xE00000U)

	)

11402 
	#EIM_CS3WCR1_WADVA_SHIFT
 (21U)

	)

11403 
	#EIM_CS3WCR1_WADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WADVA_SHIFT
)Ë& 
EIM_CS3WCR1_WADVA_MASK
)

	)

11404 
	#EIM_CS3WCR1_WWSC_MASK
 (0x3F000000U)

	)

11405 
	#EIM_CS3WCR1_WWSC_SHIFT
 (24U)

	)

11406 
	#EIM_CS3WCR1_WWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WWSC_SHIFT
)Ë& 
EIM_CS3WCR1_WWSC_MASK
)

	)

11407 
	#EIM_CS3WCR1_WBED_MASK
 (0x40000000U)

	)

11408 
	#EIM_CS3WCR1_WBED_SHIFT
 (30U)

	)

11409 
	#EIM_CS3WCR1_WBED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WBED_SHIFT
)Ë& 
EIM_CS3WCR1_WBED_MASK
)

	)

11410 
	#EIM_CS3WCR1_WAL_MASK
 (0x80000000U)

	)

11411 
	#EIM_CS3WCR1_WAL_SHIFT
 (31U)

	)

11412 
	#EIM_CS3WCR1_WAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR1_WAL_SHIFT
)Ë& 
EIM_CS3WCR1_WAL_MASK
)

	)

11415 
	#EIM_CS3WCR2_WBCDD_MASK
 (0x1U)

	)

11416 
	#EIM_CS3WCR2_WBCDD_SHIFT
 (0U)

	)

11417 
	#EIM_CS3WCR2_WBCDD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS3WCR2_WBCDD_SHIFT
)Ë& 
EIM_CS3WCR2_WBCDD_MASK
)

	)

11420 
	#EIM_CS4GCR1_CSEN_MASK
 (0x1U)

	)

11421 
	#EIM_CS4GCR1_CSEN_SHIFT
 (0U)

	)

11422 
	#EIM_CS4GCR1_CSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_CSEN_SHIFT
)Ë& 
EIM_CS4GCR1_CSEN_MASK
)

	)

11423 
	#EIM_CS4GCR1_SWR_MASK
 (0x2U)

	)

11424 
	#EIM_CS4GCR1_SWR_SHIFT
 (1U)

	)

11425 
	#EIM_CS4GCR1_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_SWR_SHIFT
)Ë& 
EIM_CS4GCR1_SWR_MASK
)

	)

11426 
	#EIM_CS4GCR1_SRD_MASK
 (0x4U)

	)

11427 
	#EIM_CS4GCR1_SRD_SHIFT
 (2U)

	)

11428 
	#EIM_CS4GCR1_SRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_SRD_SHIFT
)Ë& 
EIM_CS4GCR1_SRD_MASK
)

	)

11429 
	#EIM_CS4GCR1_MUM_MASK
 (0x8U)

	)

11430 
	#EIM_CS4GCR1_MUM_SHIFT
 (3U)

	)

11431 
	#EIM_CS4GCR1_MUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_MUM_SHIFT
)Ë& 
EIM_CS4GCR1_MUM_MASK
)

	)

11432 
	#EIM_CS4GCR1_WFL_MASK
 (0x10U)

	)

11433 
	#EIM_CS4GCR1_WFL_SHIFT
 (4U)

	)

11434 
	#EIM_CS4GCR1_WFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_WFL_SHIFT
)Ë& 
EIM_CS4GCR1_WFL_MASK
)

	)

11435 
	#EIM_CS4GCR1_RFL_MASK
 (0x20U)

	)

11436 
	#EIM_CS4GCR1_RFL_SHIFT
 (5U)

	)

11437 
	#EIM_CS4GCR1_RFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_RFL_SHIFT
)Ë& 
EIM_CS4GCR1_RFL_MASK
)

	)

11438 
	#EIM_CS4GCR1_CRE_MASK
 (0x40U)

	)

11439 
	#EIM_CS4GCR1_CRE_SHIFT
 (6U)

	)

11440 
	#EIM_CS4GCR1_CRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_CRE_SHIFT
)Ë& 
EIM_CS4GCR1_CRE_MASK
)

	)

11441 
	#EIM_CS4GCR1_CREP_MASK
 (0x80U)

	)

11442 
	#EIM_CS4GCR1_CREP_SHIFT
 (7U)

	)

11443 
	#EIM_CS4GCR1_CREP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_CREP_SHIFT
)Ë& 
EIM_CS4GCR1_CREP_MASK
)

	)

11444 
	#EIM_CS4GCR1_BL_MASK
 (0x700U)

	)

11445 
	#EIM_CS4GCR1_BL_SHIFT
 (8U)

	)

11446 
	#EIM_CS4GCR1_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_BL_SHIFT
)Ë& 
EIM_CS4GCR1_BL_MASK
)

	)

11447 
	#EIM_CS4GCR1_WC_MASK
 (0x800U)

	)

11448 
	#EIM_CS4GCR1_WC_SHIFT
 (11U)

	)

11449 
	#EIM_CS4GCR1_WC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_WC_SHIFT
)Ë& 
EIM_CS4GCR1_WC_MASK
)

	)

11450 
	#EIM_CS4GCR1_BCD_MASK
 (0x3000U)

	)

11451 
	#EIM_CS4GCR1_BCD_SHIFT
 (12U)

	)

11452 
	#EIM_CS4GCR1_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_BCD_SHIFT
)Ë& 
EIM_CS4GCR1_BCD_MASK
)

	)

11453 
	#EIM_CS4GCR1_BCS_MASK
 (0xC000U)

	)

11454 
	#EIM_CS4GCR1_BCS_SHIFT
 (14U)

	)

11455 
	#EIM_CS4GCR1_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_BCS_SHIFT
)Ë& 
EIM_CS4GCR1_BCS_MASK
)

	)

11456 
	#EIM_CS4GCR1_DSZ_MASK
 (0x70000U)

	)

11457 
	#EIM_CS4GCR1_DSZ_SHIFT
 (16U)

	)

11458 
	#EIM_CS4GCR1_DSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_DSZ_SHIFT
)Ë& 
EIM_CS4GCR1_DSZ_MASK
)

	)

11459 
	#EIM_CS4GCR1_SP_MASK
 (0x80000U)

	)

11460 
	#EIM_CS4GCR1_SP_SHIFT
 (19U)

	)

11461 
	#EIM_CS4GCR1_SP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_SP_SHIFT
)Ë& 
EIM_CS4GCR1_SP_MASK
)

	)

11462 
	#EIM_CS4GCR1_CSREC_MASK
 (0x700000U)

	)

11463 
	#EIM_CS4GCR1_CSREC_SHIFT
 (20U)

	)

11464 
	#EIM_CS4GCR1_CSREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_CSREC_SHIFT
)Ë& 
EIM_CS4GCR1_CSREC_MASK
)

	)

11465 
	#EIM_CS4GCR1_AUS_MASK
 (0x800000U)

	)

11466 
	#EIM_CS4GCR1_AUS_SHIFT
 (23U)

	)

11467 
	#EIM_CS4GCR1_AUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_AUS_SHIFT
)Ë& 
EIM_CS4GCR1_AUS_MASK
)

	)

11468 
	#EIM_CS4GCR1_GBC_MASK
 (0x7000000U)

	)

11469 
	#EIM_CS4GCR1_GBC_SHIFT
 (24U)

	)

11470 
	#EIM_CS4GCR1_GBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_GBC_SHIFT
)Ë& 
EIM_CS4GCR1_GBC_MASK
)

	)

11471 
	#EIM_CS4GCR1_WP_MASK
 (0x8000000U)

	)

11472 
	#EIM_CS4GCR1_WP_SHIFT
 (27U)

	)

11473 
	#EIM_CS4GCR1_WP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_WP_SHIFT
)Ë& 
EIM_CS4GCR1_WP_MASK
)

	)

11474 
	#EIM_CS4GCR1_PSZ_MASK
 (0xF0000000U)

	)

11475 
	#EIM_CS4GCR1_PSZ_SHIFT
 (28U)

	)

11476 
	#EIM_CS4GCR1_PSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR1_PSZ_SHIFT
)Ë& 
EIM_CS4GCR1_PSZ_MASK
)

	)

11479 
	#EIM_CS4GCR2_ADH_MASK
 (0x3U)

	)

11480 
	#EIM_CS4GCR2_ADH_SHIFT
 (0U)

	)

11481 
	#EIM_CS4GCR2_ADH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR2_ADH_SHIFT
)Ë& 
EIM_CS4GCR2_ADH_MASK
)

	)

11482 
	#EIM_CS4GCR2_DAPS_MASK
 (0xF0U)

	)

11483 
	#EIM_CS4GCR2_DAPS_SHIFT
 (4U)

	)

11484 
	#EIM_CS4GCR2_DAPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR2_DAPS_SHIFT
)Ë& 
EIM_CS4GCR2_DAPS_MASK
)

	)

11485 
	#EIM_CS4GCR2_DAE_MASK
 (0x100U)

	)

11486 
	#EIM_CS4GCR2_DAE_SHIFT
 (8U)

	)

11487 
	#EIM_CS4GCR2_DAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR2_DAE_SHIFT
)Ë& 
EIM_CS4GCR2_DAE_MASK
)

	)

11488 
	#EIM_CS4GCR2_DAP_MASK
 (0x200U)

	)

11489 
	#EIM_CS4GCR2_DAP_SHIFT
 (9U)

	)

11490 
	#EIM_CS4GCR2_DAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR2_DAP_SHIFT
)Ë& 
EIM_CS4GCR2_DAP_MASK
)

	)

11491 
	#EIM_CS4GCR2_MUX16_BYP_GRANT_MASK
 (0x1000U)

	)

11492 
	#EIM_CS4GCR2_MUX16_BYP_GRANT_SHIFT
 (12U)

	)

11493 
	#EIM_CS4GCR2_MUX16_BYP_GRANT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4GCR2_MUX16_BYP_GRANT_SHIFT
)Ë& 
EIM_CS4GCR2_MUX16_BYP_GRANT_MASK
)

	)

11496 
	#EIM_CS4RCR1_RCSN_MASK
 (0x7U)

	)

11497 
	#EIM_CS4RCR1_RCSN_SHIFT
 (0U)

	)

11498 
	#EIM_CS4RCR1_RCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_RCSN_SHIFT
)Ë& 
EIM_CS4RCR1_RCSN_MASK
)

	)

11499 
	#EIM_CS4RCR1_RCSA_MASK
 (0x70U)

	)

11500 
	#EIM_CS4RCR1_RCSA_SHIFT
 (4U)

	)

11501 
	#EIM_CS4RCR1_RCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_RCSA_SHIFT
)Ë& 
EIM_CS4RCR1_RCSA_MASK
)

	)

11502 
	#EIM_CS4RCR1_OEN_MASK
 (0x700U)

	)

11503 
	#EIM_CS4RCR1_OEN_SHIFT
 (8U)

	)

11504 
	#EIM_CS4RCR1_OEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_OEN_SHIFT
)Ë& 
EIM_CS4RCR1_OEN_MASK
)

	)

11505 
	#EIM_CS4RCR1_OEA_MASK
 (0x7000U)

	)

11506 
	#EIM_CS4RCR1_OEA_SHIFT
 (12U)

	)

11507 
	#EIM_CS4RCR1_OEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_OEA_SHIFT
)Ë& 
EIM_CS4RCR1_OEA_MASK
)

	)

11508 
	#EIM_CS4RCR1_RADVN_MASK
 (0x70000U)

	)

11509 
	#EIM_CS4RCR1_RADVN_SHIFT
 (16U)

	)

11510 
	#EIM_CS4RCR1_RADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_RADVN_SHIFT
)Ë& 
EIM_CS4RCR1_RADVN_MASK
)

	)

11511 
	#EIM_CS4RCR1_RAL_MASK
 (0x80000U)

	)

11512 
	#EIM_CS4RCR1_RAL_SHIFT
 (19U)

	)

11513 
	#EIM_CS4RCR1_RAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_RAL_SHIFT
)Ë& 
EIM_CS4RCR1_RAL_MASK
)

	)

11514 
	#EIM_CS4RCR1_RADVA_MASK
 (0x700000U)

	)

11515 
	#EIM_CS4RCR1_RADVA_SHIFT
 (20U)

	)

11516 
	#EIM_CS4RCR1_RADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_RADVA_SHIFT
)Ë& 
EIM_CS4RCR1_RADVA_MASK
)

	)

11517 
	#EIM_CS4RCR1_RWSC_MASK
 (0x3F000000U)

	)

11518 
	#EIM_CS4RCR1_RWSC_SHIFT
 (24U)

	)

11519 
	#EIM_CS4RCR1_RWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR1_RWSC_SHIFT
)Ë& 
EIM_CS4RCR1_RWSC_MASK
)

	)

11522 
	#EIM_CS4RCR2_RBEN_MASK
 (0x7U)

	)

11523 
	#EIM_CS4RCR2_RBEN_SHIFT
 (0U)

	)

11524 
	#EIM_CS4RCR2_RBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR2_RBEN_SHIFT
)Ë& 
EIM_CS4RCR2_RBEN_MASK
)

	)

11525 
	#EIM_CS4RCR2_RBE_MASK
 (0x8U)

	)

11526 
	#EIM_CS4RCR2_RBE_SHIFT
 (3U)

	)

11527 
	#EIM_CS4RCR2_RBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR2_RBE_SHIFT
)Ë& 
EIM_CS4RCR2_RBE_MASK
)

	)

11528 
	#EIM_CS4RCR2_RBEA_MASK
 (0x70U)

	)

11529 
	#EIM_CS4RCR2_RBEA_SHIFT
 (4U)

	)

11530 
	#EIM_CS4RCR2_RBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR2_RBEA_SHIFT
)Ë& 
EIM_CS4RCR2_RBEA_MASK
)

	)

11531 
	#EIM_CS4RCR2_RL_MASK
 (0x300U)

	)

11532 
	#EIM_CS4RCR2_RL_SHIFT
 (8U)

	)

11533 
	#EIM_CS4RCR2_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR2_RL_SHIFT
)Ë& 
EIM_CS4RCR2_RL_MASK
)

	)

11534 
	#EIM_CS4RCR2_PAT_MASK
 (0x7000U)

	)

11535 
	#EIM_CS4RCR2_PAT_SHIFT
 (12U)

	)

11536 
	#EIM_CS4RCR2_PAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR2_PAT_SHIFT
)Ë& 
EIM_CS4RCR2_PAT_MASK
)

	)

11537 
	#EIM_CS4RCR2_APR_MASK
 (0x8000U)

	)

11538 
	#EIM_CS4RCR2_APR_SHIFT
 (15U)

	)

11539 
	#EIM_CS4RCR2_APR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4RCR2_APR_SHIFT
)Ë& 
EIM_CS4RCR2_APR_MASK
)

	)

11542 
	#EIM_CS4WCR1_WCSN_MASK
 (0x7U)

	)

11543 
	#EIM_CS4WCR1_WCSN_SHIFT
 (0U)

	)

11544 
	#EIM_CS4WCR1_WCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WCSN_SHIFT
)Ë& 
EIM_CS4WCR1_WCSN_MASK
)

	)

11545 
	#EIM_CS4WCR1_WCSA_MASK
 (0x38U)

	)

11546 
	#EIM_CS4WCR1_WCSA_SHIFT
 (3U)

	)

11547 
	#EIM_CS4WCR1_WCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WCSA_SHIFT
)Ë& 
EIM_CS4WCR1_WCSA_MASK
)

	)

11548 
	#EIM_CS4WCR1_WEN_MASK
 (0x1C0U)

	)

11549 
	#EIM_CS4WCR1_WEN_SHIFT
 (6U)

	)

11550 
	#EIM_CS4WCR1_WEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WEN_SHIFT
)Ë& 
EIM_CS4WCR1_WEN_MASK
)

	)

11551 
	#EIM_CS4WCR1_WEA_MASK
 (0xE00U)

	)

11552 
	#EIM_CS4WCR1_WEA_SHIFT
 (9U)

	)

11553 
	#EIM_CS4WCR1_WEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WEA_SHIFT
)Ë& 
EIM_CS4WCR1_WEA_MASK
)

	)

11554 
	#EIM_CS4WCR1_WBEN_MASK
 (0x7000U)

	)

11555 
	#EIM_CS4WCR1_WBEN_SHIFT
 (12U)

	)

11556 
	#EIM_CS4WCR1_WBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WBEN_SHIFT
)Ë& 
EIM_CS4WCR1_WBEN_MASK
)

	)

11557 
	#EIM_CS4WCR1_WBEA_MASK
 (0x38000U)

	)

11558 
	#EIM_CS4WCR1_WBEA_SHIFT
 (15U)

	)

11559 
	#EIM_CS4WCR1_WBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WBEA_SHIFT
)Ë& 
EIM_CS4WCR1_WBEA_MASK
)

	)

11560 
	#EIM_CS4WCR1_WADVN_MASK
 (0x1C0000U)

	)

11561 
	#EIM_CS4WCR1_WADVN_SHIFT
 (18U)

	)

11562 
	#EIM_CS4WCR1_WADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WADVN_SHIFT
)Ë& 
EIM_CS4WCR1_WADVN_MASK
)

	)

11563 
	#EIM_CS4WCR1_WADVA_MASK
 (0xE00000U)

	)

11564 
	#EIM_CS4WCR1_WADVA_SHIFT
 (21U)

	)

11565 
	#EIM_CS4WCR1_WADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WADVA_SHIFT
)Ë& 
EIM_CS4WCR1_WADVA_MASK
)

	)

11566 
	#EIM_CS4WCR1_WWSC_MASK
 (0x3F000000U)

	)

11567 
	#EIM_CS4WCR1_WWSC_SHIFT
 (24U)

	)

11568 
	#EIM_CS4WCR1_WWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WWSC_SHIFT
)Ë& 
EIM_CS4WCR1_WWSC_MASK
)

	)

11569 
	#EIM_CS4WCR1_WBED_MASK
 (0x40000000U)

	)

11570 
	#EIM_CS4WCR1_WBED_SHIFT
 (30U)

	)

11571 
	#EIM_CS4WCR1_WBED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WBED_SHIFT
)Ë& 
EIM_CS4WCR1_WBED_MASK
)

	)

11572 
	#EIM_CS4WCR1_WAL_MASK
 (0x80000000U)

	)

11573 
	#EIM_CS4WCR1_WAL_SHIFT
 (31U)

	)

11574 
	#EIM_CS4WCR1_WAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR1_WAL_SHIFT
)Ë& 
EIM_CS4WCR1_WAL_MASK
)

	)

11577 
	#EIM_CS4WCR2_WBCDD_MASK
 (0x1U)

	)

11578 
	#EIM_CS4WCR2_WBCDD_SHIFT
 (0U)

	)

11579 
	#EIM_CS4WCR2_WBCDD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS4WCR2_WBCDD_SHIFT
)Ë& 
EIM_CS4WCR2_WBCDD_MASK
)

	)

11582 
	#EIM_CS5GCR1_CSEN_MASK
 (0x1U)

	)

11583 
	#EIM_CS5GCR1_CSEN_SHIFT
 (0U)

	)

11584 
	#EIM_CS5GCR1_CSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_CSEN_SHIFT
)Ë& 
EIM_CS5GCR1_CSEN_MASK
)

	)

11585 
	#EIM_CS5GCR1_SWR_MASK
 (0x2U)

	)

11586 
	#EIM_CS5GCR1_SWR_SHIFT
 (1U)

	)

11587 
	#EIM_CS5GCR1_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_SWR_SHIFT
)Ë& 
EIM_CS5GCR1_SWR_MASK
)

	)

11588 
	#EIM_CS5GCR1_SRD_MASK
 (0x4U)

	)

11589 
	#EIM_CS5GCR1_SRD_SHIFT
 (2U)

	)

11590 
	#EIM_CS5GCR1_SRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_SRD_SHIFT
)Ë& 
EIM_CS5GCR1_SRD_MASK
)

	)

11591 
	#EIM_CS5GCR1_MUM_MASK
 (0x8U)

	)

11592 
	#EIM_CS5GCR1_MUM_SHIFT
 (3U)

	)

11593 
	#EIM_CS5GCR1_MUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_MUM_SHIFT
)Ë& 
EIM_CS5GCR1_MUM_MASK
)

	)

11594 
	#EIM_CS5GCR1_WFL_MASK
 (0x10U)

	)

11595 
	#EIM_CS5GCR1_WFL_SHIFT
 (4U)

	)

11596 
	#EIM_CS5GCR1_WFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_WFL_SHIFT
)Ë& 
EIM_CS5GCR1_WFL_MASK
)

	)

11597 
	#EIM_CS5GCR1_RFL_MASK
 (0x20U)

	)

11598 
	#EIM_CS5GCR1_RFL_SHIFT
 (5U)

	)

11599 
	#EIM_CS5GCR1_RFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_RFL_SHIFT
)Ë& 
EIM_CS5GCR1_RFL_MASK
)

	)

11600 
	#EIM_CS5GCR1_CRE_MASK
 (0x40U)

	)

11601 
	#EIM_CS5GCR1_CRE_SHIFT
 (6U)

	)

11602 
	#EIM_CS5GCR1_CRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_CRE_SHIFT
)Ë& 
EIM_CS5GCR1_CRE_MASK
)

	)

11603 
	#EIM_CS5GCR1_CREP_MASK
 (0x80U)

	)

11604 
	#EIM_CS5GCR1_CREP_SHIFT
 (7U)

	)

11605 
	#EIM_CS5GCR1_CREP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_CREP_SHIFT
)Ë& 
EIM_CS5GCR1_CREP_MASK
)

	)

11606 
	#EIM_CS5GCR1_BL_MASK
 (0x700U)

	)

11607 
	#EIM_CS5GCR1_BL_SHIFT
 (8U)

	)

11608 
	#EIM_CS5GCR1_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_BL_SHIFT
)Ë& 
EIM_CS5GCR1_BL_MASK
)

	)

11609 
	#EIM_CS5GCR1_WC_MASK
 (0x800U)

	)

11610 
	#EIM_CS5GCR1_WC_SHIFT
 (11U)

	)

11611 
	#EIM_CS5GCR1_WC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_WC_SHIFT
)Ë& 
EIM_CS5GCR1_WC_MASK
)

	)

11612 
	#EIM_CS5GCR1_BCD_MASK
 (0x3000U)

	)

11613 
	#EIM_CS5GCR1_BCD_SHIFT
 (12U)

	)

11614 
	#EIM_CS5GCR1_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_BCD_SHIFT
)Ë& 
EIM_CS5GCR1_BCD_MASK
)

	)

11615 
	#EIM_CS5GCR1_BCS_MASK
 (0xC000U)

	)

11616 
	#EIM_CS5GCR1_BCS_SHIFT
 (14U)

	)

11617 
	#EIM_CS5GCR1_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_BCS_SHIFT
)Ë& 
EIM_CS5GCR1_BCS_MASK
)

	)

11618 
	#EIM_CS5GCR1_DSZ_MASK
 (0x70000U)

	)

11619 
	#EIM_CS5GCR1_DSZ_SHIFT
 (16U)

	)

11620 
	#EIM_CS5GCR1_DSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_DSZ_SHIFT
)Ë& 
EIM_CS5GCR1_DSZ_MASK
)

	)

11621 
	#EIM_CS5GCR1_SP_MASK
 (0x80000U)

	)

11622 
	#EIM_CS5GCR1_SP_SHIFT
 (19U)

	)

11623 
	#EIM_CS5GCR1_SP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_SP_SHIFT
)Ë& 
EIM_CS5GCR1_SP_MASK
)

	)

11624 
	#EIM_CS5GCR1_CSREC_MASK
 (0x700000U)

	)

11625 
	#EIM_CS5GCR1_CSREC_SHIFT
 (20U)

	)

11626 
	#EIM_CS5GCR1_CSREC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_CSREC_SHIFT
)Ë& 
EIM_CS5GCR1_CSREC_MASK
)

	)

11627 
	#EIM_CS5GCR1_AUS_MASK
 (0x800000U)

	)

11628 
	#EIM_CS5GCR1_AUS_SHIFT
 (23U)

	)

11629 
	#EIM_CS5GCR1_AUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_AUS_SHIFT
)Ë& 
EIM_CS5GCR1_AUS_MASK
)

	)

11630 
	#EIM_CS5GCR1_GBC_MASK
 (0x7000000U)

	)

11631 
	#EIM_CS5GCR1_GBC_SHIFT
 (24U)

	)

11632 
	#EIM_CS5GCR1_GBC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_GBC_SHIFT
)Ë& 
EIM_CS5GCR1_GBC_MASK
)

	)

11633 
	#EIM_CS5GCR1_WP_MASK
 (0x8000000U)

	)

11634 
	#EIM_CS5GCR1_WP_SHIFT
 (27U)

	)

11635 
	#EIM_CS5GCR1_WP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_WP_SHIFT
)Ë& 
EIM_CS5GCR1_WP_MASK
)

	)

11636 
	#EIM_CS5GCR1_PSZ_MASK
 (0xF0000000U)

	)

11637 
	#EIM_CS5GCR1_PSZ_SHIFT
 (28U)

	)

11638 
	#EIM_CS5GCR1_PSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR1_PSZ_SHIFT
)Ë& 
EIM_CS5GCR1_PSZ_MASK
)

	)

11641 
	#EIM_CS5GCR2_ADH_MASK
 (0x3U)

	)

11642 
	#EIM_CS5GCR2_ADH_SHIFT
 (0U)

	)

11643 
	#EIM_CS5GCR2_ADH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR2_ADH_SHIFT
)Ë& 
EIM_CS5GCR2_ADH_MASK
)

	)

11644 
	#EIM_CS5GCR2_DAPS_MASK
 (0xF0U)

	)

11645 
	#EIM_CS5GCR2_DAPS_SHIFT
 (4U)

	)

11646 
	#EIM_CS5GCR2_DAPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR2_DAPS_SHIFT
)Ë& 
EIM_CS5GCR2_DAPS_MASK
)

	)

11647 
	#EIM_CS5GCR2_DAE_MASK
 (0x100U)

	)

11648 
	#EIM_CS5GCR2_DAE_SHIFT
 (8U)

	)

11649 
	#EIM_CS5GCR2_DAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR2_DAE_SHIFT
)Ë& 
EIM_CS5GCR2_DAE_MASK
)

	)

11650 
	#EIM_CS5GCR2_DAP_MASK
 (0x200U)

	)

11651 
	#EIM_CS5GCR2_DAP_SHIFT
 (9U)

	)

11652 
	#EIM_CS5GCR2_DAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR2_DAP_SHIFT
)Ë& 
EIM_CS5GCR2_DAP_MASK
)

	)

11653 
	#EIM_CS5GCR2_MUX16_BYP_GRANT_MASK
 (0x1000U)

	)

11654 
	#EIM_CS5GCR2_MUX16_BYP_GRANT_SHIFT
 (12U)

	)

11655 
	#EIM_CS5GCR2_MUX16_BYP_GRANT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5GCR2_MUX16_BYP_GRANT_SHIFT
)Ë& 
EIM_CS5GCR2_MUX16_BYP_GRANT_MASK
)

	)

11658 
	#EIM_CS5RCR1_RCSN_MASK
 (0x7U)

	)

11659 
	#EIM_CS5RCR1_RCSN_SHIFT
 (0U)

	)

11660 
	#EIM_CS5RCR1_RCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_RCSN_SHIFT
)Ë& 
EIM_CS5RCR1_RCSN_MASK
)

	)

11661 
	#EIM_CS5RCR1_RCSA_MASK
 (0x70U)

	)

11662 
	#EIM_CS5RCR1_RCSA_SHIFT
 (4U)

	)

11663 
	#EIM_CS5RCR1_RCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_RCSA_SHIFT
)Ë& 
EIM_CS5RCR1_RCSA_MASK
)

	)

11664 
	#EIM_CS5RCR1_OEN_MASK
 (0x700U)

	)

11665 
	#EIM_CS5RCR1_OEN_SHIFT
 (8U)

	)

11666 
	#EIM_CS5RCR1_OEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_OEN_SHIFT
)Ë& 
EIM_CS5RCR1_OEN_MASK
)

	)

11667 
	#EIM_CS5RCR1_OEA_MASK
 (0x7000U)

	)

11668 
	#EIM_CS5RCR1_OEA_SHIFT
 (12U)

	)

11669 
	#EIM_CS5RCR1_OEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_OEA_SHIFT
)Ë& 
EIM_CS5RCR1_OEA_MASK
)

	)

11670 
	#EIM_CS5RCR1_RADVN_MASK
 (0x70000U)

	)

11671 
	#EIM_CS5RCR1_RADVN_SHIFT
 (16U)

	)

11672 
	#EIM_CS5RCR1_RADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_RADVN_SHIFT
)Ë& 
EIM_CS5RCR1_RADVN_MASK
)

	)

11673 
	#EIM_CS5RCR1_RAL_MASK
 (0x80000U)

	)

11674 
	#EIM_CS5RCR1_RAL_SHIFT
 (19U)

	)

11675 
	#EIM_CS5RCR1_RAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_RAL_SHIFT
)Ë& 
EIM_CS5RCR1_RAL_MASK
)

	)

11676 
	#EIM_CS5RCR1_RADVA_MASK
 (0x700000U)

	)

11677 
	#EIM_CS5RCR1_RADVA_SHIFT
 (20U)

	)

11678 
	#EIM_CS5RCR1_RADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_RADVA_SHIFT
)Ë& 
EIM_CS5RCR1_RADVA_MASK
)

	)

11679 
	#EIM_CS5RCR1_RWSC_MASK
 (0x3F000000U)

	)

11680 
	#EIM_CS5RCR1_RWSC_SHIFT
 (24U)

	)

11681 
	#EIM_CS5RCR1_RWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR1_RWSC_SHIFT
)Ë& 
EIM_CS5RCR1_RWSC_MASK
)

	)

11684 
	#EIM_CS5RCR2_RBEN_MASK
 (0x7U)

	)

11685 
	#EIM_CS5RCR2_RBEN_SHIFT
 (0U)

	)

11686 
	#EIM_CS5RCR2_RBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR2_RBEN_SHIFT
)Ë& 
EIM_CS5RCR2_RBEN_MASK
)

	)

11687 
	#EIM_CS5RCR2_RBE_MASK
 (0x8U)

	)

11688 
	#EIM_CS5RCR2_RBE_SHIFT
 (3U)

	)

11689 
	#EIM_CS5RCR2_RBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR2_RBE_SHIFT
)Ë& 
EIM_CS5RCR2_RBE_MASK
)

	)

11690 
	#EIM_CS5RCR2_RBEA_MASK
 (0x70U)

	)

11691 
	#EIM_CS5RCR2_RBEA_SHIFT
 (4U)

	)

11692 
	#EIM_CS5RCR2_RBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR2_RBEA_SHIFT
)Ë& 
EIM_CS5RCR2_RBEA_MASK
)

	)

11693 
	#EIM_CS5RCR2_RL_MASK
 (0x300U)

	)

11694 
	#EIM_CS5RCR2_RL_SHIFT
 (8U)

	)

11695 
	#EIM_CS5RCR2_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR2_RL_SHIFT
)Ë& 
EIM_CS5RCR2_RL_MASK
)

	)

11696 
	#EIM_CS5RCR2_PAT_MASK
 (0x7000U)

	)

11697 
	#EIM_CS5RCR2_PAT_SHIFT
 (12U)

	)

11698 
	#EIM_CS5RCR2_PAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR2_PAT_SHIFT
)Ë& 
EIM_CS5RCR2_PAT_MASK
)

	)

11699 
	#EIM_CS5RCR2_APR_MASK
 (0x8000U)

	)

11700 
	#EIM_CS5RCR2_APR_SHIFT
 (15U)

	)

11701 
	#EIM_CS5RCR2_APR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5RCR2_APR_SHIFT
)Ë& 
EIM_CS5RCR2_APR_MASK
)

	)

11704 
	#EIM_CS5WCR1_WCSN_MASK
 (0x7U)

	)

11705 
	#EIM_CS5WCR1_WCSN_SHIFT
 (0U)

	)

11706 
	#EIM_CS5WCR1_WCSN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WCSN_SHIFT
)Ë& 
EIM_CS5WCR1_WCSN_MASK
)

	)

11707 
	#EIM_CS5WCR1_WCSA_MASK
 (0x38U)

	)

11708 
	#EIM_CS5WCR1_WCSA_SHIFT
 (3U)

	)

11709 
	#EIM_CS5WCR1_WCSA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WCSA_SHIFT
)Ë& 
EIM_CS5WCR1_WCSA_MASK
)

	)

11710 
	#EIM_CS5WCR1_WEN_MASK
 (0x1C0U)

	)

11711 
	#EIM_CS5WCR1_WEN_SHIFT
 (6U)

	)

11712 
	#EIM_CS5WCR1_WEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WEN_SHIFT
)Ë& 
EIM_CS5WCR1_WEN_MASK
)

	)

11713 
	#EIM_CS5WCR1_WEA_MASK
 (0xE00U)

	)

11714 
	#EIM_CS5WCR1_WEA_SHIFT
 (9U)

	)

11715 
	#EIM_CS5WCR1_WEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WEA_SHIFT
)Ë& 
EIM_CS5WCR1_WEA_MASK
)

	)

11716 
	#EIM_CS5WCR1_WBEN_MASK
 (0x7000U)

	)

11717 
	#EIM_CS5WCR1_WBEN_SHIFT
 (12U)

	)

11718 
	#EIM_CS5WCR1_WBEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WBEN_SHIFT
)Ë& 
EIM_CS5WCR1_WBEN_MASK
)

	)

11719 
	#EIM_CS5WCR1_WBEA_MASK
 (0x38000U)

	)

11720 
	#EIM_CS5WCR1_WBEA_SHIFT
 (15U)

	)

11721 
	#EIM_CS5WCR1_WBEA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WBEA_SHIFT
)Ë& 
EIM_CS5WCR1_WBEA_MASK
)

	)

11722 
	#EIM_CS5WCR1_WADVN_MASK
 (0x1C0000U)

	)

11723 
	#EIM_CS5WCR1_WADVN_SHIFT
 (18U)

	)

11724 
	#EIM_CS5WCR1_WADVN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WADVN_SHIFT
)Ë& 
EIM_CS5WCR1_WADVN_MASK
)

	)

11725 
	#EIM_CS5WCR1_WADVA_MASK
 (0xE00000U)

	)

11726 
	#EIM_CS5WCR1_WADVA_SHIFT
 (21U)

	)

11727 
	#EIM_CS5WCR1_WADVA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WADVA_SHIFT
)Ë& 
EIM_CS5WCR1_WADVA_MASK
)

	)

11728 
	#EIM_CS5WCR1_WWSC_MASK
 (0x3F000000U)

	)

11729 
	#EIM_CS5WCR1_WWSC_SHIFT
 (24U)

	)

11730 
	#EIM_CS5WCR1_WWSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WWSC_SHIFT
)Ë& 
EIM_CS5WCR1_WWSC_MASK
)

	)

11731 
	#EIM_CS5WCR1_WBED_MASK
 (0x40000000U)

	)

11732 
	#EIM_CS5WCR1_WBED_SHIFT
 (30U)

	)

11733 
	#EIM_CS5WCR1_WBED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WBED_SHIFT
)Ë& 
EIM_CS5WCR1_WBED_MASK
)

	)

11734 
	#EIM_CS5WCR1_WAL_MASK
 (0x80000000U)

	)

11735 
	#EIM_CS5WCR1_WAL_SHIFT
 (31U)

	)

11736 
	#EIM_CS5WCR1_WAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR1_WAL_SHIFT
)Ë& 
EIM_CS5WCR1_WAL_MASK
)

	)

11739 
	#EIM_CS5WCR2_WBCDD_MASK
 (0x1U)

	)

11740 
	#EIM_CS5WCR2_WBCDD_SHIFT
 (0U)

	)

11741 
	#EIM_CS5WCR2_WBCDD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_CS5WCR2_WBCDD_SHIFT
)Ë& 
EIM_CS5WCR2_WBCDD_MASK
)

	)

11744 
	#EIM_WCR_BCM_MASK
 (0x1U)

	)

11745 
	#EIM_WCR_BCM_SHIFT
 (0U)

	)

11746 
	#EIM_WCR_BCM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_BCM_SHIFT
)Ë& 
EIM_WCR_BCM_MASK
)

	)

11747 
	#EIM_WCR_GBCD_MASK
 (0x6U)

	)

11748 
	#EIM_WCR_GBCD_SHIFT
 (1U)

	)

11749 
	#EIM_WCR_GBCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_GBCD_SHIFT
)Ë& 
EIM_WCR_GBCD_MASK
)

	)

11750 
	#EIM_WCR_CONT_BCLK_SEL_MASK
 (0x8U)

	)

11751 
	#EIM_WCR_CONT_BCLK_SEL_SHIFT
 (3U)

	)

11752 
	#EIM_WCR_CONT_BCLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_CONT_BCLK_SEL_SHIFT
)Ë& 
EIM_WCR_CONT_BCLK_SEL_MASK
)

	)

11753 
	#EIM_WCR_INTEN_MASK
 (0x10U)

	)

11754 
	#EIM_WCR_INTEN_SHIFT
 (4U)

	)

11755 
	#EIM_WCR_INTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_INTEN_SHIFT
)Ë& 
EIM_WCR_INTEN_MASK
)

	)

11756 
	#EIM_WCR_INTPOL_MASK
 (0x20U)

	)

11757 
	#EIM_WCR_INTPOL_SHIFT
 (5U)

	)

11758 
	#EIM_WCR_INTPOL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_INTPOL_SHIFT
)Ë& 
EIM_WCR_INTPOL_MASK
)

	)

11759 
	#EIM_WCR_WDOG_EN_MASK
 (0x100U)

	)

11760 
	#EIM_WCR_WDOG_EN_SHIFT
 (8U)

	)

11761 
	#EIM_WCR_WDOG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_WDOG_EN_SHIFT
)Ë& 
EIM_WCR_WDOG_EN_MASK
)

	)

11762 
	#EIM_WCR_WDOG_LIMIT_MASK
 (0x600U)

	)

11763 
	#EIM_WCR_WDOG_LIMIT_SHIFT
 (9U)

	)

11764 
	#EIM_WCR_WDOG_LIMIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_WDOG_LIMIT_SHIFT
)Ë& 
EIM_WCR_WDOG_LIMIT_MASK
)

	)

11765 
	#EIM_WCR_FRUN_ACLK_EN_MASK
 (0x800U)

	)

11766 
	#EIM_WCR_FRUN_ACLK_EN_SHIFT
 (11U)

	)

11767 
	#EIM_WCR_FRUN_ACLK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EIM_WCR_FRUN_ACLK_EN_SHIFT
)Ë& 
EIM_WCR_FRUN_ACLK_EN_MASK
)

	)

11777 
	#EIM_BASE
 (0x21B8000u)

	)

11779 
	#EIM
 ((
EIM_Ty≥
 *)
EIM_BASE
)

	)

11781 
	#EIM_BASE_ADDRS
 { 
EIM_BASE
 }

	)

11783 
	#EIM_BASE_PTRS
 { 
EIM
 }

	)

11785 
	#EIM_IRQS
 { 
WEIM_IRQn
 }

	)

11803 
uöt8_t
 
	mRESERVED_0
[4];

11804 
__IO
 
uöt32_t
 
	mEIR
;

11805 
__IO
 
uöt32_t
 
	mEIMR
;

11806 
uöt8_t
 
	mRESERVED_1
[4];

11807 
__IO
 
uöt32_t
 
	mRDAR
;

11808 
__IO
 
uöt32_t
 
	mTDAR
;

11809 
uöt8_t
 
	mRESERVED_2
[12];

11810 
__IO
 
uöt32_t
 
	mECR
;

11811 
uöt8_t
 
	mRESERVED_3
[24];

11812 
__IO
 
uöt32_t
 
	mMMFR
;

11813 
__IO
 
uöt32_t
 
	mMSCR
;

11814 
uöt8_t
 
	mRESERVED_4
[28];

11815 
__IO
 
uöt32_t
 
	mMIBC
;

11816 
uöt8_t
 
	mRESERVED_5
[28];

11817 
__IO
 
uöt32_t
 
	mRCR
;

11818 
uöt8_t
 
	mRESERVED_6
[60];

11819 
__IO
 
uöt32_t
 
	mTCR
;

11820 
uöt8_t
 
	mRESERVED_7
[28];

11821 
__IO
 
uöt32_t
 
	mPALR
;

11822 
__IO
 
uöt32_t
 
	mPAUR
;

11823 
__IO
 
uöt32_t
 
	mOPD
;

11824 
__IO
 
uöt32_t
 
	mTXIC
;

11825 
uöt8_t
 
	mRESERVED_8
[12];

11826 
__IO
 
uöt32_t
 
	mRXIC
;

11827 
uöt8_t
 
	mRESERVED_9
[20];

11828 
__IO
 
uöt32_t
 
	mIAUR
;

11829 
__IO
 
uöt32_t
 
	mIALR
;

11830 
__IO
 
uöt32_t
 
	mGAUR
;

11831 
__IO
 
uöt32_t
 
	mGALR
;

11832 
uöt8_t
 
	mRESERVED_10
[28];

11833 
__IO
 
uöt32_t
 
	mTFWR
;

11834 
uöt8_t
 
	mRESERVED_11
[56];

11835 
__IO
 
uöt32_t
 
	mRDSR
;

11836 
__IO
 
uöt32_t
 
	mTDSR
;

11837 
__IO
 
uöt32_t
 
	mMRBR
;

11838 
uöt8_t
 
	mRESERVED_12
[4];

11839 
__IO
 
uöt32_t
 
	mRSFL
;

11840 
__IO
 
uöt32_t
 
	mRSEM
;

11841 
__IO
 
uöt32_t
 
	mRAEM
;

11842 
__IO
 
uöt32_t
 
	mRAFL
;

11843 
__IO
 
uöt32_t
 
	mTSEM
;

11844 
__IO
 
uöt32_t
 
	mTAEM
;

11845 
__IO
 
uöt32_t
 
	mTAFL
;

11846 
__IO
 
uöt32_t
 
	mTIPG
;

11847 
__IO
 
uöt32_t
 
	mFTRL
;

11848 
uöt8_t
 
	mRESERVED_13
[12];

11849 
__IO
 
uöt32_t
 
	mTACC
;

11850 
__IO
 
uöt32_t
 
	mRACC
;

11851 
uöt8_t
 
	mRESERVED_14
[56];

11852 
__I
 
uöt32_t
 
	mRMON_T_DROP
;

11853 
__I
 
uöt32_t
 
	mRMON_T_PACKETS
;

11854 
__I
 
uöt32_t
 
	mRMON_T_BC_PKT
;

11855 
__I
 
uöt32_t
 
	mRMON_T_MC_PKT
;

11856 
__I
 
uöt32_t
 
	mRMON_T_CRC_ALIGN
;

11857 
__I
 
uöt32_t
 
	mRMON_T_UNDERSIZE
;

11858 
__I
 
uöt32_t
 
	mRMON_T_OVERSIZE
;

11859 
__I
 
uöt32_t
 
	mRMON_T_FRAG
;

11860 
__I
 
uöt32_t
 
	mRMON_T_JAB
;

11861 
__I
 
uöt32_t
 
	mRMON_T_COL
;

11862 
__I
 
uöt32_t
 
	mRMON_T_P64
;

11863 
__I
 
uöt32_t
 
	mRMON_T_P65TO127
;

11864 
__I
 
uöt32_t
 
	mRMON_T_P128TO255
;

11865 
__I
 
uöt32_t
 
	mRMON_T_P256TO511
;

11866 
__I
 
uöt32_t
 
	mRMON_T_P512TO1023
;

11867 
__I
 
uöt32_t
 
	mRMON_T_P1024TO2047
;

11868 
__I
 
uöt32_t
 
	mRMON_T_P_GTE2048
;

11869 
__I
 
uöt32_t
 
	mRMON_T_OCTETS
;

11870 
__I
 
uöt32_t
 
	mIEEE_T_DROP
;

11871 
__I
 
uöt32_t
 
	mIEEE_T_FRAME_OK
;

11872 
__I
 
uöt32_t
 
	mIEEE_T_1COL
;

11873 
__I
 
uöt32_t
 
	mIEEE_T_MCOL
;

11874 
__I
 
uöt32_t
 
	mIEEE_T_DEF
;

11875 
__I
 
uöt32_t
 
	mIEEE_T_LCOL
;

11876 
__I
 
uöt32_t
 
	mIEEE_T_EXCOL
;

11877 
__I
 
uöt32_t
 
	mIEEE_T_MACERR
;

11878 
__I
 
uöt32_t
 
	mIEEE_T_CSERR
;

11879 
__I
 
uöt32_t
 
	mIEEE_T_SQE
;

11880 
__I
 
uöt32_t
 
	mIEEE_T_FDXFC
;

11881 
__I
 
uöt32_t
 
	mIEEE_T_OCTETS_OK
;

11882 
uöt8_t
 
	mRESERVED_15
[12];

11883 
__I
 
uöt32_t
 
	mRMON_R_PACKETS
;

11884 
__I
 
uöt32_t
 
	mRMON_R_BC_PKT
;

11885 
__I
 
uöt32_t
 
	mRMON_R_MC_PKT
;

11886 
__I
 
uöt32_t
 
	mRMON_R_CRC_ALIGN
;

11887 
__I
 
uöt32_t
 
	mRMON_R_UNDERSIZE
;

11888 
__I
 
uöt32_t
 
	mRMON_R_OVERSIZE
;

11889 
__I
 
uöt32_t
 
	mRMON_R_FRAG
;

11890 
__I
 
uöt32_t
 
	mRMON_R_JAB
;

11891 
__I
 
uöt32_t
 
	mRMON_R_RESVD_0
;

11892 
__I
 
uöt32_t
 
	mRMON_R_P64
;

11893 
__I
 
uöt32_t
 
	mRMON_R_P65TO127
;

11894 
__I
 
uöt32_t
 
	mRMON_R_P128TO255
;

11895 
__I
 
uöt32_t
 
	mRMON_R_P256TO511
;

11896 
__I
 
uöt32_t
 
	mRMON_R_P512TO1023
;

11897 
__I
 
uöt32_t
 
	mRMON_R_P1024TO2047
;

11898 
__I
 
uöt32_t
 
	mRMON_R_P_GTE2048
;

11899 
__I
 
uöt32_t
 
	mRMON_R_OCTETS
;

11900 
__I
 
uöt32_t
 
	mIEEE_R_DROP
;

11901 
__I
 
uöt32_t
 
	mIEEE_R_FRAME_OK
;

11902 
__I
 
uöt32_t
 
	mIEEE_R_CRC
;

11903 
__I
 
uöt32_t
 
	mIEEE_R_ALIGN
;

11904 
__I
 
uöt32_t
 
	mIEEE_R_MACERR
;

11905 
__I
 
uöt32_t
 
	mIEEE_R_FDXFC
;

11906 
__I
 
uöt32_t
 
	mIEEE_R_OCTETS_OK
;

11907 
uöt8_t
 
	mRESERVED_16
[284];

11908 
__IO
 
uöt32_t
 
	mATCR
;

11909 
__IO
 
uöt32_t
 
	mATVR
;

11910 
__IO
 
uöt32_t
 
	mATOFF
;

11911 
__IO
 
uöt32_t
 
	mATPER
;

11912 
__IO
 
uöt32_t
 
	mATCOR
;

11913 
__IO
 
uöt32_t
 
	mATINC
;

11914 
__I
 
uöt32_t
 
	mATSTMP
;

11915 
uöt8_t
 
	mRESERVED_17
[488];

11916 
__IO
 
uöt32_t
 
	mTGSR
;

11918 
__IO
 
uöt32_t
 
	mTCSR
;

11919 
__IO
 
uöt32_t
 
	mTCCR
;

11920 } 
	mCHANNEL
[4];

11921 } 
	tENET_Ty≥
;

11933 
	#ENET_EIR_TS_TIMER_MASK
 (0x8000U)

	)

11934 
	#ENET_EIR_TS_TIMER_SHIFT
 (15U)

	)

11935 
	#ENET_EIR_TS_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_TS_TIMER_SHIFT
)Ë& 
ENET_EIR_TS_TIMER_MASK
)

	)

11936 
	#ENET_EIR_TS_AVAIL_MASK
 (0x10000U)

	)

11937 
	#ENET_EIR_TS_AVAIL_SHIFT
 (16U)

	)

11938 
	#ENET_EIR_TS_AVAIL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_TS_AVAIL_SHIFT
)Ë& 
ENET_EIR_TS_AVAIL_MASK
)

	)

11939 
	#ENET_EIR_WAKEUP_MASK
 (0x20000U)

	)

11940 
	#ENET_EIR_WAKEUP_SHIFT
 (17U)

	)

11941 
	#ENET_EIR_WAKEUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_WAKEUP_SHIFT
)Ë& 
ENET_EIR_WAKEUP_MASK
)

	)

11942 
	#ENET_EIR_PLR_MASK
 (0x40000U)

	)

11943 
	#ENET_EIR_PLR_SHIFT
 (18U)

	)

11944 
	#ENET_EIR_PLR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_PLR_SHIFT
)Ë& 
ENET_EIR_PLR_MASK
)

	)

11945 
	#ENET_EIR_UN_MASK
 (0x80000U)

	)

11946 
	#ENET_EIR_UN_SHIFT
 (19U)

	)

11947 
	#ENET_EIR_UN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_UN_SHIFT
)Ë& 
ENET_EIR_UN_MASK
)

	)

11948 
	#ENET_EIR_RL_MASK
 (0x100000U)

	)

11949 
	#ENET_EIR_RL_SHIFT
 (20U)

	)

11950 
	#ENET_EIR_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_RL_SHIFT
)Ë& 
ENET_EIR_RL_MASK
)

	)

11951 
	#ENET_EIR_LC_MASK
 (0x200000U)

	)

11952 
	#ENET_EIR_LC_SHIFT
 (21U)

	)

11953 
	#ENET_EIR_LC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_LC_SHIFT
)Ë& 
ENET_EIR_LC_MASK
)

	)

11954 
	#ENET_EIR_EBERR_MASK
 (0x400000U)

	)

11955 
	#ENET_EIR_EBERR_SHIFT
 (22U)

	)

11956 
	#ENET_EIR_EBERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_EBERR_SHIFT
)Ë& 
ENET_EIR_EBERR_MASK
)

	)

11957 
	#ENET_EIR_MII_MASK
 (0x800000U)

	)

11958 
	#ENET_EIR_MII_SHIFT
 (23U)

	)

11959 
	#ENET_EIR_MII
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_MII_SHIFT
)Ë& 
ENET_EIR_MII_MASK
)

	)

11960 
	#ENET_EIR_RXB_MASK
 (0x1000000U)

	)

11961 
	#ENET_EIR_RXB_SHIFT
 (24U)

	)

11962 
	#ENET_EIR_RXB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_RXB_SHIFT
)Ë& 
ENET_EIR_RXB_MASK
)

	)

11963 
	#ENET_EIR_RXF_MASK
 (0x2000000U)

	)

11964 
	#ENET_EIR_RXF_SHIFT
 (25U)

	)

11965 
	#ENET_EIR_RXF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_RXF_SHIFT
)Ë& 
ENET_EIR_RXF_MASK
)

	)

11966 
	#ENET_EIR_TXB_MASK
 (0x4000000U)

	)

11967 
	#ENET_EIR_TXB_SHIFT
 (26U)

	)

11968 
	#ENET_EIR_TXB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_TXB_SHIFT
)Ë& 
ENET_EIR_TXB_MASK
)

	)

11969 
	#ENET_EIR_TXF_MASK
 (0x8000000U)

	)

11970 
	#ENET_EIR_TXF_SHIFT
 (27U)

	)

11971 
	#ENET_EIR_TXF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_TXF_SHIFT
)Ë& 
ENET_EIR_TXF_MASK
)

	)

11972 
	#ENET_EIR_GRA_MASK
 (0x10000000U)

	)

11973 
	#ENET_EIR_GRA_SHIFT
 (28U)

	)

11974 
	#ENET_EIR_GRA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_GRA_SHIFT
)Ë& 
ENET_EIR_GRA_MASK
)

	)

11975 
	#ENET_EIR_BABT_MASK
 (0x20000000U)

	)

11976 
	#ENET_EIR_BABT_SHIFT
 (29U)

	)

11977 
	#ENET_EIR_BABT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_BABT_SHIFT
)Ë& 
ENET_EIR_BABT_MASK
)

	)

11978 
	#ENET_EIR_BABR_MASK
 (0x40000000U)

	)

11979 
	#ENET_EIR_BABR_SHIFT
 (30U)

	)

11980 
	#ENET_EIR_BABR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIR_BABR_SHIFT
)Ë& 
ENET_EIR_BABR_MASK
)

	)

11983 
	#ENET_EIMR_TS_TIMER_MASK
 (0x8000U)

	)

11984 
	#ENET_EIMR_TS_TIMER_SHIFT
 (15U)

	)

11985 
	#ENET_EIMR_TS_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_TS_TIMER_SHIFT
)Ë& 
ENET_EIMR_TS_TIMER_MASK
)

	)

11986 
	#ENET_EIMR_TS_AVAIL_MASK
 (0x10000U)

	)

11987 
	#ENET_EIMR_TS_AVAIL_SHIFT
 (16U)

	)

11988 
	#ENET_EIMR_TS_AVAIL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_TS_AVAIL_SHIFT
)Ë& 
ENET_EIMR_TS_AVAIL_MASK
)

	)

11989 
	#ENET_EIMR_WAKEUP_MASK
 (0x20000U)

	)

11990 
	#ENET_EIMR_WAKEUP_SHIFT
 (17U)

	)

11991 
	#ENET_EIMR_WAKEUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_WAKEUP_SHIFT
)Ë& 
ENET_EIMR_WAKEUP_MASK
)

	)

11992 
	#ENET_EIMR_PLR_MASK
 (0x40000U)

	)

11993 
	#ENET_EIMR_PLR_SHIFT
 (18U)

	)

11994 
	#ENET_EIMR_PLR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_PLR_SHIFT
)Ë& 
ENET_EIMR_PLR_MASK
)

	)

11995 
	#ENET_EIMR_UN_MASK
 (0x80000U)

	)

11996 
	#ENET_EIMR_UN_SHIFT
 (19U)

	)

11997 
	#ENET_EIMR_UN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_UN_SHIFT
)Ë& 
ENET_EIMR_UN_MASK
)

	)

11998 
	#ENET_EIMR_RL_MASK
 (0x100000U)

	)

11999 
	#ENET_EIMR_RL_SHIFT
 (20U)

	)

12000 
	#ENET_EIMR_RL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_RL_SHIFT
)Ë& 
ENET_EIMR_RL_MASK
)

	)

12001 
	#ENET_EIMR_LC_MASK
 (0x200000U)

	)

12002 
	#ENET_EIMR_LC_SHIFT
 (21U)

	)

12003 
	#ENET_EIMR_LC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_LC_SHIFT
)Ë& 
ENET_EIMR_LC_MASK
)

	)

12004 
	#ENET_EIMR_EBERR_MASK
 (0x400000U)

	)

12005 
	#ENET_EIMR_EBERR_SHIFT
 (22U)

	)

12006 
	#ENET_EIMR_EBERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_EBERR_SHIFT
)Ë& 
ENET_EIMR_EBERR_MASK
)

	)

12007 
	#ENET_EIMR_MII_MASK
 (0x800000U)

	)

12008 
	#ENET_EIMR_MII_SHIFT
 (23U)

	)

12009 
	#ENET_EIMR_MII
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_MII_SHIFT
)Ë& 
ENET_EIMR_MII_MASK
)

	)

12010 
	#ENET_EIMR_RXB_MASK
 (0x1000000U)

	)

12011 
	#ENET_EIMR_RXB_SHIFT
 (24U)

	)

12012 
	#ENET_EIMR_RXB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_RXB_SHIFT
)Ë& 
ENET_EIMR_RXB_MASK
)

	)

12013 
	#ENET_EIMR_RXF_MASK
 (0x2000000U)

	)

12014 
	#ENET_EIMR_RXF_SHIFT
 (25U)

	)

12015 
	#ENET_EIMR_RXF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_RXF_SHIFT
)Ë& 
ENET_EIMR_RXF_MASK
)

	)

12016 
	#ENET_EIMR_TXB_MASK
 (0x4000000U)

	)

12017 
	#ENET_EIMR_TXB_SHIFT
 (26U)

	)

12018 
	#ENET_EIMR_TXB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_TXB_SHIFT
)Ë& 
ENET_EIMR_TXB_MASK
)

	)

12019 
	#ENET_EIMR_TXF_MASK
 (0x8000000U)

	)

12020 
	#ENET_EIMR_TXF_SHIFT
 (27U)

	)

12021 
	#ENET_EIMR_TXF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_TXF_SHIFT
)Ë& 
ENET_EIMR_TXF_MASK
)

	)

12022 
	#ENET_EIMR_GRA_MASK
 (0x10000000U)

	)

12023 
	#ENET_EIMR_GRA_SHIFT
 (28U)

	)

12024 
	#ENET_EIMR_GRA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_GRA_SHIFT
)Ë& 
ENET_EIMR_GRA_MASK
)

	)

12025 
	#ENET_EIMR_BABT_MASK
 (0x20000000U)

	)

12026 
	#ENET_EIMR_BABT_SHIFT
 (29U)

	)

12027 
	#ENET_EIMR_BABT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_BABT_SHIFT
)Ë& 
ENET_EIMR_BABT_MASK
)

	)

12028 
	#ENET_EIMR_BABR_MASK
 (0x40000000U)

	)

12029 
	#ENET_EIMR_BABR_SHIFT
 (30U)

	)

12030 
	#ENET_EIMR_BABR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_EIMR_BABR_SHIFT
)Ë& 
ENET_EIMR_BABR_MASK
)

	)

12033 
	#ENET_RDAR_RDAR_MASK
 (0x1000000U)

	)

12034 
	#ENET_RDAR_RDAR_SHIFT
 (24U)

	)

12035 
	#ENET_RDAR_RDAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RDAR_RDAR_SHIFT
)Ë& 
ENET_RDAR_RDAR_MASK
)

	)

12038 
	#ENET_TDAR_TDAR_MASK
 (0x1000000U)

	)

12039 
	#ENET_TDAR_TDAR_SHIFT
 (24U)

	)

12040 
	#ENET_TDAR_TDAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TDAR_TDAR_SHIFT
)Ë& 
ENET_TDAR_TDAR_MASK
)

	)

12043 
	#ENET_ECR_RESET_MASK
 (0x1U)

	)

12044 
	#ENET_ECR_RESET_SHIFT
 (0U)

	)

12045 
	#ENET_ECR_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_RESET_SHIFT
)Ë& 
ENET_ECR_RESET_MASK
)

	)

12046 
	#ENET_ECR_ETHEREN_MASK
 (0x2U)

	)

12047 
	#ENET_ECR_ETHEREN_SHIFT
 (1U)

	)

12048 
	#ENET_ECR_ETHEREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_ETHEREN_SHIFT
)Ë& 
ENET_ECR_ETHEREN_MASK
)

	)

12049 
	#ENET_ECR_MAGICEN_MASK
 (0x4U)

	)

12050 
	#ENET_ECR_MAGICEN_SHIFT
 (2U)

	)

12051 
	#ENET_ECR_MAGICEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_MAGICEN_SHIFT
)Ë& 
ENET_ECR_MAGICEN_MASK
)

	)

12052 
	#ENET_ECR_SLEEP_MASK
 (0x8U)

	)

12053 
	#ENET_ECR_SLEEP_SHIFT
 (3U)

	)

12054 
	#ENET_ECR_SLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_SLEEP_SHIFT
)Ë& 
ENET_ECR_SLEEP_MASK
)

	)

12055 
	#ENET_ECR_EN1588_MASK
 (0x10U)

	)

12056 
	#ENET_ECR_EN1588_SHIFT
 (4U)

	)

12057 
	#ENET_ECR_EN1588
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_EN1588_SHIFT
)Ë& 
ENET_ECR_EN1588_MASK
)

	)

12058 
	#ENET_ECR_DBGEN_MASK
 (0x40U)

	)

12059 
	#ENET_ECR_DBGEN_SHIFT
 (6U)

	)

12060 
	#ENET_ECR_DBGEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_DBGEN_SHIFT
)Ë& 
ENET_ECR_DBGEN_MASK
)

	)

12061 
	#ENET_ECR_DBSWP_MASK
 (0x100U)

	)

12062 
	#ENET_ECR_DBSWP_SHIFT
 (8U)

	)

12063 
	#ENET_ECR_DBSWP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ECR_DBSWP_SHIFT
)Ë& 
ENET_ECR_DBSWP_MASK
)

	)

12066 
	#ENET_MMFR_DATA_MASK
 (0xFFFFU)

	)

12067 
	#ENET_MMFR_DATA_SHIFT
 (0U)

	)

12068 
	#ENET_MMFR_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MMFR_DATA_SHIFT
)Ë& 
ENET_MMFR_DATA_MASK
)

	)

12069 
	#ENET_MMFR_TA_MASK
 (0x30000U)

	)

12070 
	#ENET_MMFR_TA_SHIFT
 (16U)

	)

12071 
	#ENET_MMFR_TA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MMFR_TA_SHIFT
)Ë& 
ENET_MMFR_TA_MASK
)

	)

12072 
	#ENET_MMFR_RA_MASK
 (0x7C0000U)

	)

12073 
	#ENET_MMFR_RA_SHIFT
 (18U)

	)

12074 
	#ENET_MMFR_RA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MMFR_RA_SHIFT
)Ë& 
ENET_MMFR_RA_MASK
)

	)

12075 
	#ENET_MMFR_PA_MASK
 (0xF800000U)

	)

12076 
	#ENET_MMFR_PA_SHIFT
 (23U)

	)

12077 
	#ENET_MMFR_PA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MMFR_PA_SHIFT
)Ë& 
ENET_MMFR_PA_MASK
)

	)

12078 
	#ENET_MMFR_OP_MASK
 (0x30000000U)

	)

12079 
	#ENET_MMFR_OP_SHIFT
 (28U)

	)

12080 
	#ENET_MMFR_OP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MMFR_OP_SHIFT
)Ë& 
ENET_MMFR_OP_MASK
)

	)

12081 
	#ENET_MMFR_ST_MASK
 (0xC0000000U)

	)

12082 
	#ENET_MMFR_ST_SHIFT
 (30U)

	)

12083 
	#ENET_MMFR_ST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MMFR_ST_SHIFT
)Ë& 
ENET_MMFR_ST_MASK
)

	)

12086 
	#ENET_MSCR_MII_SPEED_MASK
 (0x7EU)

	)

12087 
	#ENET_MSCR_MII_SPEED_SHIFT
 (1U)

	)

12088 
	#ENET_MSCR_MII_SPEED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MSCR_MII_SPEED_SHIFT
)Ë& 
ENET_MSCR_MII_SPEED_MASK
)

	)

12089 
	#ENET_MSCR_DIS_PRE_MASK
 (0x80U)

	)

12090 
	#ENET_MSCR_DIS_PRE_SHIFT
 (7U)

	)

12091 
	#ENET_MSCR_DIS_PRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MSCR_DIS_PRE_SHIFT
)Ë& 
ENET_MSCR_DIS_PRE_MASK
)

	)

12092 
	#ENET_MSCR_HOLDTIME_MASK
 (0x700U)

	)

12093 
	#ENET_MSCR_HOLDTIME_SHIFT
 (8U)

	)

12094 
	#ENET_MSCR_HOLDTIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MSCR_HOLDTIME_SHIFT
)Ë& 
ENET_MSCR_HOLDTIME_MASK
)

	)

12097 
	#ENET_MIBC_MIB_CLEAR_MASK
 (0x20000000U)

	)

12098 
	#ENET_MIBC_MIB_CLEAR_SHIFT
 (29U)

	)

12099 
	#ENET_MIBC_MIB_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MIBC_MIB_CLEAR_SHIFT
)Ë& 
ENET_MIBC_MIB_CLEAR_MASK
)

	)

12100 
	#ENET_MIBC_MIB_IDLE_MASK
 (0x40000000U)

	)

12101 
	#ENET_MIBC_MIB_IDLE_SHIFT
 (30U)

	)

12102 
	#ENET_MIBC_MIB_IDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MIBC_MIB_IDLE_SHIFT
)Ë& 
ENET_MIBC_MIB_IDLE_MASK
)

	)

12103 
	#ENET_MIBC_MIB_DIS_MASK
 (0x80000000U)

	)

12104 
	#ENET_MIBC_MIB_DIS_SHIFT
 (31U)

	)

12105 
	#ENET_MIBC_MIB_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MIBC_MIB_DIS_SHIFT
)Ë& 
ENET_MIBC_MIB_DIS_MASK
)

	)

12108 
	#ENET_RCR_LOOP_MASK
 (0x1U)

	)

12109 
	#ENET_RCR_LOOP_SHIFT
 (0U)

	)

12110 
	#ENET_RCR_LOOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_LOOP_SHIFT
)Ë& 
ENET_RCR_LOOP_MASK
)

	)

12111 
	#ENET_RCR_DRT_MASK
 (0x2U)

	)

12112 
	#ENET_RCR_DRT_SHIFT
 (1U)

	)

12113 
	#ENET_RCR_DRT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_DRT_SHIFT
)Ë& 
ENET_RCR_DRT_MASK
)

	)

12114 
	#ENET_RCR_MII_MODE_MASK
 (0x4U)

	)

12115 
	#ENET_RCR_MII_MODE_SHIFT
 (2U)

	)

12116 
	#ENET_RCR_MII_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_MII_MODE_SHIFT
)Ë& 
ENET_RCR_MII_MODE_MASK
)

	)

12117 
	#ENET_RCR_PROM_MASK
 (0x8U)

	)

12118 
	#ENET_RCR_PROM_SHIFT
 (3U)

	)

12119 
	#ENET_RCR_PROM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_PROM_SHIFT
)Ë& 
ENET_RCR_PROM_MASK
)

	)

12120 
	#ENET_RCR_BC_REJ_MASK
 (0x10U)

	)

12121 
	#ENET_RCR_BC_REJ_SHIFT
 (4U)

	)

12122 
	#ENET_RCR_BC_REJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_BC_REJ_SHIFT
)Ë& 
ENET_RCR_BC_REJ_MASK
)

	)

12123 
	#ENET_RCR_FCE_MASK
 (0x20U)

	)

12124 
	#ENET_RCR_FCE_SHIFT
 (5U)

	)

12125 
	#ENET_RCR_FCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_FCE_SHIFT
)Ë& 
ENET_RCR_FCE_MASK
)

	)

12126 
	#ENET_RCR_RMII_MODE_MASK
 (0x100U)

	)

12127 
	#ENET_RCR_RMII_MODE_SHIFT
 (8U)

	)

12128 
	#ENET_RCR_RMII_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_RMII_MODE_SHIFT
)Ë& 
ENET_RCR_RMII_MODE_MASK
)

	)

12129 
	#ENET_RCR_RMII_10T_MASK
 (0x200U)

	)

12130 
	#ENET_RCR_RMII_10T_SHIFT
 (9U)

	)

12131 
	#ENET_RCR_RMII_10T
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_RMII_10T_SHIFT
)Ë& 
ENET_RCR_RMII_10T_MASK
)

	)

12132 
	#ENET_RCR_PADEN_MASK
 (0x1000U)

	)

12133 
	#ENET_RCR_PADEN_SHIFT
 (12U)

	)

12134 
	#ENET_RCR_PADEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_PADEN_SHIFT
)Ë& 
ENET_RCR_PADEN_MASK
)

	)

12135 
	#ENET_RCR_PAUFWD_MASK
 (0x2000U)

	)

12136 
	#ENET_RCR_PAUFWD_SHIFT
 (13U)

	)

12137 
	#ENET_RCR_PAUFWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_PAUFWD_SHIFT
)Ë& 
ENET_RCR_PAUFWD_MASK
)

	)

12138 
	#ENET_RCR_CRCFWD_MASK
 (0x4000U)

	)

12139 
	#ENET_RCR_CRCFWD_SHIFT
 (14U)

	)

12140 
	#ENET_RCR_CRCFWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_CRCFWD_SHIFT
)Ë& 
ENET_RCR_CRCFWD_MASK
)

	)

12141 
	#ENET_RCR_CFEN_MASK
 (0x8000U)

	)

12142 
	#ENET_RCR_CFEN_SHIFT
 (15U)

	)

12143 
	#ENET_RCR_CFEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_CFEN_SHIFT
)Ë& 
ENET_RCR_CFEN_MASK
)

	)

12144 
	#ENET_RCR_MAX_FL_MASK
 (0x3FFF0000U)

	)

12145 
	#ENET_RCR_MAX_FL_SHIFT
 (16U)

	)

12146 
	#ENET_RCR_MAX_FL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_MAX_FL_SHIFT
)Ë& 
ENET_RCR_MAX_FL_MASK
)

	)

12147 
	#ENET_RCR_NLC_MASK
 (0x40000000U)

	)

12148 
	#ENET_RCR_NLC_SHIFT
 (30U)

	)

12149 
	#ENET_RCR_NLC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_NLC_SHIFT
)Ë& 
ENET_RCR_NLC_MASK
)

	)

12150 
	#ENET_RCR_GRS_MASK
 (0x80000000U)

	)

12151 
	#ENET_RCR_GRS_SHIFT
 (31U)

	)

12152 
	#ENET_RCR_GRS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RCR_GRS_SHIFT
)Ë& 
ENET_RCR_GRS_MASK
)

	)

12155 
	#ENET_TCR_GTS_MASK
 (0x1U)

	)

12156 
	#ENET_TCR_GTS_SHIFT
 (0U)

	)

12157 
	#ENET_TCR_GTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_GTS_SHIFT
)Ë& 
ENET_TCR_GTS_MASK
)

	)

12158 
	#ENET_TCR_FDEN_MASK
 (0x4U)

	)

12159 
	#ENET_TCR_FDEN_SHIFT
 (2U)

	)

12160 
	#ENET_TCR_FDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_FDEN_SHIFT
)Ë& 
ENET_TCR_FDEN_MASK
)

	)

12161 
	#ENET_TCR_TFC_PAUSE_MASK
 (0x8U)

	)

12162 
	#ENET_TCR_TFC_PAUSE_SHIFT
 (3U)

	)

12163 
	#ENET_TCR_TFC_PAUSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_TFC_PAUSE_SHIFT
)Ë& 
ENET_TCR_TFC_PAUSE_MASK
)

	)

12164 
	#ENET_TCR_RFC_PAUSE_MASK
 (0x10U)

	)

12165 
	#ENET_TCR_RFC_PAUSE_SHIFT
 (4U)

	)

12166 
	#ENET_TCR_RFC_PAUSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_RFC_PAUSE_SHIFT
)Ë& 
ENET_TCR_RFC_PAUSE_MASK
)

	)

12167 
	#ENET_TCR_ADDSEL_MASK
 (0xE0U)

	)

12168 
	#ENET_TCR_ADDSEL_SHIFT
 (5U)

	)

12169 
	#ENET_TCR_ADDSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_ADDSEL_SHIFT
)Ë& 
ENET_TCR_ADDSEL_MASK
)

	)

12170 
	#ENET_TCR_ADDINS_MASK
 (0x100U)

	)

12171 
	#ENET_TCR_ADDINS_SHIFT
 (8U)

	)

12172 
	#ENET_TCR_ADDINS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_ADDINS_SHIFT
)Ë& 
ENET_TCR_ADDINS_MASK
)

	)

12173 
	#ENET_TCR_CRCFWD_MASK
 (0x200U)

	)

12174 
	#ENET_TCR_CRCFWD_SHIFT
 (9U)

	)

12175 
	#ENET_TCR_CRCFWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCR_CRCFWD_SHIFT
)Ë& 
ENET_TCR_CRCFWD_MASK
)

	)

12178 
	#ENET_PALR_PADDR1_MASK
 (0xFFFFFFFFU)

	)

12179 
	#ENET_PALR_PADDR1_SHIFT
 (0U)

	)

12180 
	#ENET_PALR_PADDR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_PALR_PADDR1_SHIFT
)Ë& 
ENET_PALR_PADDR1_MASK
)

	)

12183 
	#ENET_PAUR_TYPE_MASK
 (0xFFFFU)

	)

12184 
	#ENET_PAUR_TYPE_SHIFT
 (0U)

	)

12185 
	#ENET_PAUR_TYPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_PAUR_TYPE_SHIFT
)Ë& 
ENET_PAUR_TYPE_MASK
)

	)

12186 
	#ENET_PAUR_PADDR2_MASK
 (0xFFFF0000U)

	)

12187 
	#ENET_PAUR_PADDR2_SHIFT
 (16U)

	)

12188 
	#ENET_PAUR_PADDR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_PAUR_PADDR2_SHIFT
)Ë& 
ENET_PAUR_PADDR2_MASK
)

	)

12191 
	#ENET_OPD_PAUSE_DUR_MASK
 (0xFFFFU)

	)

12192 
	#ENET_OPD_PAUSE_DUR_SHIFT
 (0U)

	)

12193 
	#ENET_OPD_PAUSE_DUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_OPD_PAUSE_DUR_SHIFT
)Ë& 
ENET_OPD_PAUSE_DUR_MASK
)

	)

12194 
	#ENET_OPD_OPCODE_MASK
 (0xFFFF0000U)

	)

12195 
	#ENET_OPD_OPCODE_SHIFT
 (16U)

	)

12196 
	#ENET_OPD_OPCODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_OPD_OPCODE_SHIFT
)Ë& 
ENET_OPD_OPCODE_MASK
)

	)

12199 
	#ENET_TXIC_ICTT_MASK
 (0xFFFFU)

	)

12200 
	#ENET_TXIC_ICTT_SHIFT
 (0U)

	)

12201 
	#ENET_TXIC_ICTT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TXIC_ICTT_SHIFT
)Ë& 
ENET_TXIC_ICTT_MASK
)

	)

12202 
	#ENET_TXIC_ICFT_MASK
 (0xFF00000U)

	)

12203 
	#ENET_TXIC_ICFT_SHIFT
 (20U)

	)

12204 
	#ENET_TXIC_ICFT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TXIC_ICFT_SHIFT
)Ë& 
ENET_TXIC_ICFT_MASK
)

	)

12205 
	#ENET_TXIC_ICCS_MASK
 (0x40000000U)

	)

12206 
	#ENET_TXIC_ICCS_SHIFT
 (30U)

	)

12207 
	#ENET_TXIC_ICCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TXIC_ICCS_SHIFT
)Ë& 
ENET_TXIC_ICCS_MASK
)

	)

12208 
	#ENET_TXIC_ICEN_MASK
 (0x80000000U)

	)

12209 
	#ENET_TXIC_ICEN_SHIFT
 (31U)

	)

12210 
	#ENET_TXIC_ICEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TXIC_ICEN_SHIFT
)Ë& 
ENET_TXIC_ICEN_MASK
)

	)

12213 
	#ENET_RXIC_ICTT_MASK
 (0xFFFFU)

	)

12214 
	#ENET_RXIC_ICTT_SHIFT
 (0U)

	)

12215 
	#ENET_RXIC_ICTT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RXIC_ICTT_SHIFT
)Ë& 
ENET_RXIC_ICTT_MASK
)

	)

12216 
	#ENET_RXIC_ICFT_MASK
 (0xFF00000U)

	)

12217 
	#ENET_RXIC_ICFT_SHIFT
 (20U)

	)

12218 
	#ENET_RXIC_ICFT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RXIC_ICFT_SHIFT
)Ë& 
ENET_RXIC_ICFT_MASK
)

	)

12219 
	#ENET_RXIC_ICCS_MASK
 (0x40000000U)

	)

12220 
	#ENET_RXIC_ICCS_SHIFT
 (30U)

	)

12221 
	#ENET_RXIC_ICCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RXIC_ICCS_SHIFT
)Ë& 
ENET_RXIC_ICCS_MASK
)

	)

12222 
	#ENET_RXIC_ICEN_MASK
 (0x80000000U)

	)

12223 
	#ENET_RXIC_ICEN_SHIFT
 (31U)

	)

12224 
	#ENET_RXIC_ICEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RXIC_ICEN_SHIFT
)Ë& 
ENET_RXIC_ICEN_MASK
)

	)

12227 
	#ENET_IAUR_IADDR1_MASK
 (0xFFFFFFFFU)

	)

12228 
	#ENET_IAUR_IADDR1_SHIFT
 (0U)

	)

12229 
	#ENET_IAUR_IADDR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IAUR_IADDR1_SHIFT
)Ë& 
ENET_IAUR_IADDR1_MASK
)

	)

12232 
	#ENET_IALR_IADDR2_MASK
 (0xFFFFFFFFU)

	)

12233 
	#ENET_IALR_IADDR2_SHIFT
 (0U)

	)

12234 
	#ENET_IALR_IADDR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IALR_IADDR2_SHIFT
)Ë& 
ENET_IALR_IADDR2_MASK
)

	)

12237 
	#ENET_GAUR_GADDR1_MASK
 (0xFFFFFFFFU)

	)

12238 
	#ENET_GAUR_GADDR1_SHIFT
 (0U)

	)

12239 
	#ENET_GAUR_GADDR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_GAUR_GADDR1_SHIFT
)Ë& 
ENET_GAUR_GADDR1_MASK
)

	)

12242 
	#ENET_GALR_GADDR2_MASK
 (0xFFFFFFFFU)

	)

12243 
	#ENET_GALR_GADDR2_SHIFT
 (0U)

	)

12244 
	#ENET_GALR_GADDR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_GALR_GADDR2_SHIFT
)Ë& 
ENET_GALR_GADDR2_MASK
)

	)

12247 
	#ENET_TFWR_TFWR_MASK
 (0x3FU)

	)

12248 
	#ENET_TFWR_TFWR_SHIFT
 (0U)

	)

12249 
	#ENET_TFWR_TFWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TFWR_TFWR_SHIFT
)Ë& 
ENET_TFWR_TFWR_MASK
)

	)

12250 
	#ENET_TFWR_STRFWD_MASK
 (0x100U)

	)

12251 
	#ENET_TFWR_STRFWD_SHIFT
 (8U)

	)

12252 
	#ENET_TFWR_STRFWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TFWR_STRFWD_SHIFT
)Ë& 
ENET_TFWR_STRFWD_MASK
)

	)

12255 
	#ENET_RDSR_R_DES_START_MASK
 (0xFFFFFFF8U)

	)

12256 
	#ENET_RDSR_R_DES_START_SHIFT
 (3U)

	)

12257 
	#ENET_RDSR_R_DES_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RDSR_R_DES_START_SHIFT
)Ë& 
ENET_RDSR_R_DES_START_MASK
)

	)

12260 
	#ENET_TDSR_X_DES_START_MASK
 (0xFFFFFFF8U)

	)

12261 
	#ENET_TDSR_X_DES_START_SHIFT
 (3U)

	)

12262 
	#ENET_TDSR_X_DES_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TDSR_X_DES_START_SHIFT
)Ë& 
ENET_TDSR_X_DES_START_MASK
)

	)

12265 
	#ENET_MRBR_R_BUF_SIZE_MASK
 (0x3FF0U)

	)

12266 
	#ENET_MRBR_R_BUF_SIZE_SHIFT
 (4U)

	)

12267 
	#ENET_MRBR_R_BUF_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_MRBR_R_BUF_SIZE_SHIFT
)Ë& 
ENET_MRBR_R_BUF_SIZE_MASK
)

	)

12270 
	#ENET_RSFL_RX_SECTION_FULL_MASK
 (0xFFU)

	)

12271 
	#ENET_RSFL_RX_SECTION_FULL_SHIFT
 (0U)

	)

12272 
	#ENET_RSFL_RX_SECTION_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RSFL_RX_SECTION_FULL_SHIFT
)Ë& 
ENET_RSFL_RX_SECTION_FULL_MASK
)

	)

12275 
	#ENET_RSEM_RX_SECTION_EMPTY_MASK
 (0xFFU)

	)

12276 
	#ENET_RSEM_RX_SECTION_EMPTY_SHIFT
 (0U)

	)

12277 
	#ENET_RSEM_RX_SECTION_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RSEM_RX_SECTION_EMPTY_SHIFT
)Ë& 
ENET_RSEM_RX_SECTION_EMPTY_MASK
)

	)

12278 
	#ENET_RSEM_STAT_SECTION_EMPTY_MASK
 (0x1F0000U)

	)

12279 
	#ENET_RSEM_STAT_SECTION_EMPTY_SHIFT
 (16U)

	)

12280 
	#ENET_RSEM_STAT_SECTION_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RSEM_STAT_SECTION_EMPTY_SHIFT
)Ë& 
ENET_RSEM_STAT_SECTION_EMPTY_MASK
)

	)

12283 
	#ENET_RAEM_RX_ALMOST_EMPTY_MASK
 (0xFFU)

	)

12284 
	#ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
 (0U)

	)

12285 
	#ENET_RAEM_RX_ALMOST_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
)Ë& 
ENET_RAEM_RX_ALMOST_EMPTY_MASK
)

	)

12288 
	#ENET_RAFL_RX_ALMOST_FULL_MASK
 (0xFFU)

	)

12289 
	#ENET_RAFL_RX_ALMOST_FULL_SHIFT
 (0U)

	)

12290 
	#ENET_RAFL_RX_ALMOST_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RAFL_RX_ALMOST_FULL_SHIFT
)Ë& 
ENET_RAFL_RX_ALMOST_FULL_MASK
)

	)

12293 
	#ENET_TSEM_TX_SECTION_EMPTY_MASK
 (0xFFU)

	)

12294 
	#ENET_TSEM_TX_SECTION_EMPTY_SHIFT
 (0U)

	)

12295 
	#ENET_TSEM_TX_SECTION_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TSEM_TX_SECTION_EMPTY_SHIFT
)Ë& 
ENET_TSEM_TX_SECTION_EMPTY_MASK
)

	)

12298 
	#ENET_TAEM_TX_ALMOST_EMPTY_MASK
 (0xFFU)

	)

12299 
	#ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
 (0U)

	)

12300 
	#ENET_TAEM_TX_ALMOST_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
)Ë& 
ENET_TAEM_TX_ALMOST_EMPTY_MASK
)

	)

12303 
	#ENET_TAFL_TX_ALMOST_FULL_MASK
 (0xFFU)

	)

12304 
	#ENET_TAFL_TX_ALMOST_FULL_SHIFT
 (0U)

	)

12305 
	#ENET_TAFL_TX_ALMOST_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TAFL_TX_ALMOST_FULL_SHIFT
)Ë& 
ENET_TAFL_TX_ALMOST_FULL_MASK
)

	)

12308 
	#ENET_TIPG_IPG_MASK
 (0x1FU)

	)

12309 
	#ENET_TIPG_IPG_SHIFT
 (0U)

	)

12310 
	#ENET_TIPG_IPG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TIPG_IPG_SHIFT
)Ë& 
ENET_TIPG_IPG_MASK
)

	)

12313 
	#ENET_FTRL_TRUNC_FL_MASK
 (0x3FFFU)

	)

12314 
	#ENET_FTRL_TRUNC_FL_SHIFT
 (0U)

	)

12315 
	#ENET_FTRL_TRUNC_FL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_FTRL_TRUNC_FL_SHIFT
)Ë& 
ENET_FTRL_TRUNC_FL_MASK
)

	)

12318 
	#ENET_TACC_SHIFT16_MASK
 (0x1U)

	)

12319 
	#ENET_TACC_SHIFT16_SHIFT
 (0U)

	)

12320 
	#ENET_TACC_SHIFT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TACC_SHIFT16_SHIFT
)Ë& 
ENET_TACC_SHIFT16_MASK
)

	)

12321 
	#ENET_TACC_IPCHK_MASK
 (0x8U)

	)

12322 
	#ENET_TACC_IPCHK_SHIFT
 (3U)

	)

12323 
	#ENET_TACC_IPCHK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TACC_IPCHK_SHIFT
)Ë& 
ENET_TACC_IPCHK_MASK
)

	)

12324 
	#ENET_TACC_PROCHK_MASK
 (0x10U)

	)

12325 
	#ENET_TACC_PROCHK_SHIFT
 (4U)

	)

12326 
	#ENET_TACC_PROCHK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TACC_PROCHK_SHIFT
)Ë& 
ENET_TACC_PROCHK_MASK
)

	)

12329 
	#ENET_RACC_PADREM_MASK
 (0x1U)

	)

12330 
	#ENET_RACC_PADREM_SHIFT
 (0U)

	)

12331 
	#ENET_RACC_PADREM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RACC_PADREM_SHIFT
)Ë& 
ENET_RACC_PADREM_MASK
)

	)

12332 
	#ENET_RACC_IPDIS_MASK
 (0x2U)

	)

12333 
	#ENET_RACC_IPDIS_SHIFT
 (1U)

	)

12334 
	#ENET_RACC_IPDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RACC_IPDIS_SHIFT
)Ë& 
ENET_RACC_IPDIS_MASK
)

	)

12335 
	#ENET_RACC_PRODIS_MASK
 (0x4U)

	)

12336 
	#ENET_RACC_PRODIS_SHIFT
 (2U)

	)

12337 
	#ENET_RACC_PRODIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RACC_PRODIS_SHIFT
)Ë& 
ENET_RACC_PRODIS_MASK
)

	)

12338 
	#ENET_RACC_LINEDIS_MASK
 (0x40U)

	)

12339 
	#ENET_RACC_LINEDIS_SHIFT
 (6U)

	)

12340 
	#ENET_RACC_LINEDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RACC_LINEDIS_SHIFT
)Ë& 
ENET_RACC_LINEDIS_MASK
)

	)

12341 
	#ENET_RACC_SHIFT16_MASK
 (0x80U)

	)

12342 
	#ENET_RACC_SHIFT16_SHIFT
 (7U)

	)

12343 
	#ENET_RACC_SHIFT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RACC_SHIFT16_SHIFT
)Ë& 
ENET_RACC_SHIFT16_MASK
)

	)

12346 
	#ENET_RMON_T_PACKETS_TXPKTS_MASK
 (0xFFFFU)

	)

12347 
	#ENET_RMON_T_PACKETS_TXPKTS_SHIFT
 (0U)

	)

12348 
	#ENET_RMON_T_PACKETS_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_PACKETS_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_PACKETS_TXPKTS_MASK
)

	)

12351 
	#ENET_RMON_T_BC_PKT_TXPKTS_MASK
 (0xFFFFU)

	)

12352 
	#ENET_RMON_T_BC_PKT_TXPKTS_SHIFT
 (0U)

	)

12353 
	#ENET_RMON_T_BC_PKT_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_BC_PKT_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_BC_PKT_TXPKTS_MASK
)

	)

12356 
	#ENET_RMON_T_MC_PKT_TXPKTS_MASK
 (0xFFFFU)

	)

12357 
	#ENET_RMON_T_MC_PKT_TXPKTS_SHIFT
 (0U)

	)

12358 
	#ENET_RMON_T_MC_PKT_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_MC_PKT_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_MC_PKT_TXPKTS_MASK
)

	)

12361 
	#ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
 (0xFFFFU)

	)

12362 
	#ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT
 (0U)

	)

12363 
	#ENET_RMON_T_CRC_ALIGN_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
)

	)

12366 
	#ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
 (0xFFFFU)

	)

12367 
	#ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT
 (0U)

	)

12368 
	#ENET_RMON_T_UNDERSIZE_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
)

	)

12371 
	#ENET_RMON_T_OVERSIZE_TXPKTS_MASK
 (0xFFFFU)

	)

12372 
	#ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT
 (0U)

	)

12373 
	#ENET_RMON_T_OVERSIZE_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_OVERSIZE_TXPKTS_MASK
)

	)

12376 
	#ENET_RMON_T_FRAG_TXPKTS_MASK
 (0xFFFFU)

	)

12377 
	#ENET_RMON_T_FRAG_TXPKTS_SHIFT
 (0U)

	)

12378 
	#ENET_RMON_T_FRAG_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_FRAG_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_FRAG_TXPKTS_MASK
)

	)

12381 
	#ENET_RMON_T_JAB_TXPKTS_MASK
 (0xFFFFU)

	)

12382 
	#ENET_RMON_T_JAB_TXPKTS_SHIFT
 (0U)

	)

12383 
	#ENET_RMON_T_JAB_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_JAB_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_JAB_TXPKTS_MASK
)

	)

12386 
	#ENET_RMON_T_COL_TXPKTS_MASK
 (0xFFFFU)

	)

12387 
	#ENET_RMON_T_COL_TXPKTS_SHIFT
 (0U)

	)

12388 
	#ENET_RMON_T_COL_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_COL_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_COL_TXPKTS_MASK
)

	)

12391 
	#ENET_RMON_T_P64_TXPKTS_MASK
 (0xFFFFU)

	)

12392 
	#ENET_RMON_T_P64_TXPKTS_SHIFT
 (0U)

	)

12393 
	#ENET_RMON_T_P64_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P64_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P64_TXPKTS_MASK
)

	)

12396 
	#ENET_RMON_T_P65TO127_TXPKTS_MASK
 (0xFFFFU)

	)

12397 
	#ENET_RMON_T_P65TO127_TXPKTS_SHIFT
 (0U)

	)

12398 
	#ENET_RMON_T_P65TO127_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P65TO127_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P65TO127_TXPKTS_MASK
)

	)

12401 
	#ENET_RMON_T_P128TO255_TXPKTS_MASK
 (0xFFFFU)

	)

12402 
	#ENET_RMON_T_P128TO255_TXPKTS_SHIFT
 (0U)

	)

12403 
	#ENET_RMON_T_P128TO255_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P128TO255_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P128TO255_TXPKTS_MASK
)

	)

12406 
	#ENET_RMON_T_P256TO511_TXPKTS_MASK
 (0xFFFFU)

	)

12407 
	#ENET_RMON_T_P256TO511_TXPKTS_SHIFT
 (0U)

	)

12408 
	#ENET_RMON_T_P256TO511_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P256TO511_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P256TO511_TXPKTS_MASK
)

	)

12411 
	#ENET_RMON_T_P512TO1023_TXPKTS_MASK
 (0xFFFFU)

	)

12412 
	#ENET_RMON_T_P512TO1023_TXPKTS_SHIFT
 (0U)

	)

12413 
	#ENET_RMON_T_P512TO1023_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P512TO1023_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P512TO1023_TXPKTS_MASK
)

	)

12416 
	#ENET_RMON_T_P1024TO2047_TXPKTS_MASK
 (0xFFFFU)

	)

12417 
	#ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT
 (0U)

	)

12418 
	#ENET_RMON_T_P1024TO2047_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P1024TO2047_TXPKTS_MASK
)

	)

12421 
	#ENET_RMON_T_P_GTE2048_TXPKTS_MASK
 (0xFFFFU)

	)

12422 
	#ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT
 (0U)

	)

12423 
	#ENET_RMON_T_P_GTE2048_TXPKTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT
)Ë& 
ENET_RMON_T_P_GTE2048_TXPKTS_MASK
)

	)

12426 
	#ENET_RMON_T_OCTETS_TXOCTS_MASK
 (0xFFFFFFFFU)

	)

12427 
	#ENET_RMON_T_OCTETS_TXOCTS_SHIFT
 (0U)

	)

12428 
	#ENET_RMON_T_OCTETS_TXOCTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_T_OCTETS_TXOCTS_SHIFT
)Ë& 
ENET_RMON_T_OCTETS_TXOCTS_MASK
)

	)

12431 
	#ENET_IEEE_T_FRAME_OK_COUNT_MASK
 (0xFFFFU)

	)

12432 
	#ENET_IEEE_T_FRAME_OK_COUNT_SHIFT
 (0U)

	)

12433 
	#ENET_IEEE_T_FRAME_OK_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_FRAME_OK_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_FRAME_OK_COUNT_MASK
)

	)

12436 
	#ENET_IEEE_T_1COL_COUNT_MASK
 (0xFFFFU)

	)

12437 
	#ENET_IEEE_T_1COL_COUNT_SHIFT
 (0U)

	)

12438 
	#ENET_IEEE_T_1COL_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_1COL_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_1COL_COUNT_MASK
)

	)

12441 
	#ENET_IEEE_T_MCOL_COUNT_MASK
 (0xFFFFU)

	)

12442 
	#ENET_IEEE_T_MCOL_COUNT_SHIFT
 (0U)

	)

12443 
	#ENET_IEEE_T_MCOL_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_MCOL_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_MCOL_COUNT_MASK
)

	)

12446 
	#ENET_IEEE_T_DEF_COUNT_MASK
 (0xFFFFU)

	)

12447 
	#ENET_IEEE_T_DEF_COUNT_SHIFT
 (0U)

	)

12448 
	#ENET_IEEE_T_DEF_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_DEF_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_DEF_COUNT_MASK
)

	)

12451 
	#ENET_IEEE_T_LCOL_COUNT_MASK
 (0xFFFFU)

	)

12452 
	#ENET_IEEE_T_LCOL_COUNT_SHIFT
 (0U)

	)

12453 
	#ENET_IEEE_T_LCOL_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_LCOL_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_LCOL_COUNT_MASK
)

	)

12456 
	#ENET_IEEE_T_EXCOL_COUNT_MASK
 (0xFFFFU)

	)

12457 
	#ENET_IEEE_T_EXCOL_COUNT_SHIFT
 (0U)

	)

12458 
	#ENET_IEEE_T_EXCOL_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_EXCOL_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_EXCOL_COUNT_MASK
)

	)

12461 
	#ENET_IEEE_T_MACERR_COUNT_MASK
 (0xFFFFU)

	)

12462 
	#ENET_IEEE_T_MACERR_COUNT_SHIFT
 (0U)

	)

12463 
	#ENET_IEEE_T_MACERR_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_MACERR_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_MACERR_COUNT_MASK
)

	)

12466 
	#ENET_IEEE_T_CSERR_COUNT_MASK
 (0xFFFFU)

	)

12467 
	#ENET_IEEE_T_CSERR_COUNT_SHIFT
 (0U)

	)

12468 
	#ENET_IEEE_T_CSERR_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_CSERR_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_CSERR_COUNT_MASK
)

	)

12471 
	#ENET_IEEE_T_SQE_COUNT_MASK
 (0xFFFFU)

	)

12472 
	#ENET_IEEE_T_SQE_COUNT_SHIFT
 (0U)

	)

12473 
	#ENET_IEEE_T_SQE_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_SQE_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_SQE_COUNT_MASK
)

	)

12476 
	#ENET_IEEE_T_FDXFC_COUNT_MASK
 (0xFFFFU)

	)

12477 
	#ENET_IEEE_T_FDXFC_COUNT_SHIFT
 (0U)

	)

12478 
	#ENET_IEEE_T_FDXFC_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_FDXFC_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_FDXFC_COUNT_MASK
)

	)

12481 
	#ENET_IEEE_T_OCTETS_OK_COUNT_MASK
 (0xFFFFFFFFU)

	)

12482 
	#ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT
 (0U)

	)

12483 
	#ENET_IEEE_T_OCTETS_OK_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT
)Ë& 
ENET_IEEE_T_OCTETS_OK_COUNT_MASK
)

	)

12486 
	#ENET_RMON_R_PACKETS_COUNT_MASK
 (0xFFFFU)

	)

12487 
	#ENET_RMON_R_PACKETS_COUNT_SHIFT
 (0U)

	)

12488 
	#ENET_RMON_R_PACKETS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_PACKETS_COUNT_SHIFT
)Ë& 
ENET_RMON_R_PACKETS_COUNT_MASK
)

	)

12491 
	#ENET_RMON_R_BC_PKT_COUNT_MASK
 (0xFFFFU)

	)

12492 
	#ENET_RMON_R_BC_PKT_COUNT_SHIFT
 (0U)

	)

12493 
	#ENET_RMON_R_BC_PKT_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_BC_PKT_COUNT_SHIFT
)Ë& 
ENET_RMON_R_BC_PKT_COUNT_MASK
)

	)

12496 
	#ENET_RMON_R_MC_PKT_COUNT_MASK
 (0xFFFFU)

	)

12497 
	#ENET_RMON_R_MC_PKT_COUNT_SHIFT
 (0U)

	)

12498 
	#ENET_RMON_R_MC_PKT_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_MC_PKT_COUNT_SHIFT
)Ë& 
ENET_RMON_R_MC_PKT_COUNT_MASK
)

	)

12501 
	#ENET_RMON_R_CRC_ALIGN_COUNT_MASK
 (0xFFFFU)

	)

12502 
	#ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT
 (0U)

	)

12503 
	#ENET_RMON_R_CRC_ALIGN_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT
)Ë& 
ENET_RMON_R_CRC_ALIGN_COUNT_MASK
)

	)

12506 
	#ENET_RMON_R_UNDERSIZE_COUNT_MASK
 (0xFFFFU)

	)

12507 
	#ENET_RMON_R_UNDERSIZE_COUNT_SHIFT
 (0U)

	)

12508 
	#ENET_RMON_R_UNDERSIZE_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_UNDERSIZE_COUNT_SHIFT
)Ë& 
ENET_RMON_R_UNDERSIZE_COUNT_MASK
)

	)

12511 
	#ENET_RMON_R_OVERSIZE_COUNT_MASK
 (0xFFFFU)

	)

12512 
	#ENET_RMON_R_OVERSIZE_COUNT_SHIFT
 (0U)

	)

12513 
	#ENET_RMON_R_OVERSIZE_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_OVERSIZE_COUNT_SHIFT
)Ë& 
ENET_RMON_R_OVERSIZE_COUNT_MASK
)

	)

12516 
	#ENET_RMON_R_FRAG_COUNT_MASK
 (0xFFFFU)

	)

12517 
	#ENET_RMON_R_FRAG_COUNT_SHIFT
 (0U)

	)

12518 
	#ENET_RMON_R_FRAG_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_FRAG_COUNT_SHIFT
)Ë& 
ENET_RMON_R_FRAG_COUNT_MASK
)

	)

12521 
	#ENET_RMON_R_JAB_COUNT_MASK
 (0xFFFFU)

	)

12522 
	#ENET_RMON_R_JAB_COUNT_SHIFT
 (0U)

	)

12523 
	#ENET_RMON_R_JAB_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_JAB_COUNT_SHIFT
)Ë& 
ENET_RMON_R_JAB_COUNT_MASK
)

	)

12526 
	#ENET_RMON_R_P64_COUNT_MASK
 (0xFFFFU)

	)

12527 
	#ENET_RMON_R_P64_COUNT_SHIFT
 (0U)

	)

12528 
	#ENET_RMON_R_P64_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P64_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P64_COUNT_MASK
)

	)

12531 
	#ENET_RMON_R_P65TO127_COUNT_MASK
 (0xFFFFU)

	)

12532 
	#ENET_RMON_R_P65TO127_COUNT_SHIFT
 (0U)

	)

12533 
	#ENET_RMON_R_P65TO127_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P65TO127_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P65TO127_COUNT_MASK
)

	)

12536 
	#ENET_RMON_R_P128TO255_COUNT_MASK
 (0xFFFFU)

	)

12537 
	#ENET_RMON_R_P128TO255_COUNT_SHIFT
 (0U)

	)

12538 
	#ENET_RMON_R_P128TO255_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P128TO255_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P128TO255_COUNT_MASK
)

	)

12541 
	#ENET_RMON_R_P256TO511_COUNT_MASK
 (0xFFFFU)

	)

12542 
	#ENET_RMON_R_P256TO511_COUNT_SHIFT
 (0U)

	)

12543 
	#ENET_RMON_R_P256TO511_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P256TO511_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P256TO511_COUNT_MASK
)

	)

12546 
	#ENET_RMON_R_P512TO1023_COUNT_MASK
 (0xFFFFU)

	)

12547 
	#ENET_RMON_R_P512TO1023_COUNT_SHIFT
 (0U)

	)

12548 
	#ENET_RMON_R_P512TO1023_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P512TO1023_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P512TO1023_COUNT_MASK
)

	)

12551 
	#ENET_RMON_R_P1024TO2047_COUNT_MASK
 (0xFFFFU)

	)

12552 
	#ENET_RMON_R_P1024TO2047_COUNT_SHIFT
 (0U)

	)

12553 
	#ENET_RMON_R_P1024TO2047_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P1024TO2047_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P1024TO2047_COUNT_MASK
)

	)

12556 
	#ENET_RMON_R_P_GTE2048_COUNT_MASK
 (0xFFFFU)

	)

12557 
	#ENET_RMON_R_P_GTE2048_COUNT_SHIFT
 (0U)

	)

12558 
	#ENET_RMON_R_P_GTE2048_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_P_GTE2048_COUNT_SHIFT
)Ë& 
ENET_RMON_R_P_GTE2048_COUNT_MASK
)

	)

12561 
	#ENET_RMON_R_OCTETS_COUNT_MASK
 (0xFFFFFFFFU)

	)

12562 
	#ENET_RMON_R_OCTETS_COUNT_SHIFT
 (0U)

	)

12563 
	#ENET_RMON_R_OCTETS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_RMON_R_OCTETS_COUNT_SHIFT
)Ë& 
ENET_RMON_R_OCTETS_COUNT_MASK
)

	)

12566 
	#ENET_IEEE_R_DROP_COUNT_MASK
 (0xFFFFU)

	)

12567 
	#ENET_IEEE_R_DROP_COUNT_SHIFT
 (0U)

	)

12568 
	#ENET_IEEE_R_DROP_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_DROP_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_DROP_COUNT_MASK
)

	)

12571 
	#ENET_IEEE_R_FRAME_OK_COUNT_MASK
 (0xFFFFU)

	)

12572 
	#ENET_IEEE_R_FRAME_OK_COUNT_SHIFT
 (0U)

	)

12573 
	#ENET_IEEE_R_FRAME_OK_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_FRAME_OK_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_FRAME_OK_COUNT_MASK
)

	)

12576 
	#ENET_IEEE_R_CRC_COUNT_MASK
 (0xFFFFU)

	)

12577 
	#ENET_IEEE_R_CRC_COUNT_SHIFT
 (0U)

	)

12578 
	#ENET_IEEE_R_CRC_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_CRC_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_CRC_COUNT_MASK
)

	)

12581 
	#ENET_IEEE_R_ALIGN_COUNT_MASK
 (0xFFFFU)

	)

12582 
	#ENET_IEEE_R_ALIGN_COUNT_SHIFT
 (0U)

	)

12583 
	#ENET_IEEE_R_ALIGN_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_ALIGN_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_ALIGN_COUNT_MASK
)

	)

12586 
	#ENET_IEEE_R_MACERR_COUNT_MASK
 (0xFFFFU)

	)

12587 
	#ENET_IEEE_R_MACERR_COUNT_SHIFT
 (0U)

	)

12588 
	#ENET_IEEE_R_MACERR_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_MACERR_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_MACERR_COUNT_MASK
)

	)

12591 
	#ENET_IEEE_R_FDXFC_COUNT_MASK
 (0xFFFFU)

	)

12592 
	#ENET_IEEE_R_FDXFC_COUNT_SHIFT
 (0U)

	)

12593 
	#ENET_IEEE_R_FDXFC_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_FDXFC_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_FDXFC_COUNT_MASK
)

	)

12596 
	#ENET_IEEE_R_OCTETS_OK_COUNT_MASK
 (0xFFFFFFFFU)

	)

12597 
	#ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT
 (0U)

	)

12598 
	#ENET_IEEE_R_OCTETS_OK_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT
)Ë& 
ENET_IEEE_R_OCTETS_OK_COUNT_MASK
)

	)

12601 
	#ENET_ATCR_EN_MASK
 (0x1U)

	)

12602 
	#ENET_ATCR_EN_SHIFT
 (0U)

	)

12603 
	#ENET_ATCR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_EN_SHIFT
)Ë& 
ENET_ATCR_EN_MASK
)

	)

12604 
	#ENET_ATCR_OFFEN_MASK
 (0x4U)

	)

12605 
	#ENET_ATCR_OFFEN_SHIFT
 (2U)

	)

12606 
	#ENET_ATCR_OFFEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_OFFEN_SHIFT
)Ë& 
ENET_ATCR_OFFEN_MASK
)

	)

12607 
	#ENET_ATCR_OFFRST_MASK
 (0x8U)

	)

12608 
	#ENET_ATCR_OFFRST_SHIFT
 (3U)

	)

12609 
	#ENET_ATCR_OFFRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_OFFRST_SHIFT
)Ë& 
ENET_ATCR_OFFRST_MASK
)

	)

12610 
	#ENET_ATCR_PEREN_MASK
 (0x10U)

	)

12611 
	#ENET_ATCR_PEREN_SHIFT
 (4U)

	)

12612 
	#ENET_ATCR_PEREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_PEREN_SHIFT
)Ë& 
ENET_ATCR_PEREN_MASK
)

	)

12613 
	#ENET_ATCR_PINPER_MASK
 (0x80U)

	)

12614 
	#ENET_ATCR_PINPER_SHIFT
 (7U)

	)

12615 
	#ENET_ATCR_PINPER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_PINPER_SHIFT
)Ë& 
ENET_ATCR_PINPER_MASK
)

	)

12616 
	#ENET_ATCR_RESTART_MASK
 (0x200U)

	)

12617 
	#ENET_ATCR_RESTART_SHIFT
 (9U)

	)

12618 
	#ENET_ATCR_RESTART
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_RESTART_SHIFT
)Ë& 
ENET_ATCR_RESTART_MASK
)

	)

12619 
	#ENET_ATCR_CAPTURE_MASK
 (0x800U)

	)

12620 
	#ENET_ATCR_CAPTURE_SHIFT
 (11U)

	)

12621 
	#ENET_ATCR_CAPTURE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_CAPTURE_SHIFT
)Ë& 
ENET_ATCR_CAPTURE_MASK
)

	)

12622 
	#ENET_ATCR_SLAVE_MASK
 (0x2000U)

	)

12623 
	#ENET_ATCR_SLAVE_SHIFT
 (13U)

	)

12624 
	#ENET_ATCR_SLAVE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCR_SLAVE_SHIFT
)Ë& 
ENET_ATCR_SLAVE_MASK
)

	)

12627 
	#ENET_ATVR_ATIME_MASK
 (0xFFFFFFFFU)

	)

12628 
	#ENET_ATVR_ATIME_SHIFT
 (0U)

	)

12629 
	#ENET_ATVR_ATIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATVR_ATIME_SHIFT
)Ë& 
ENET_ATVR_ATIME_MASK
)

	)

12632 
	#ENET_ATOFF_OFFSET_MASK
 (0xFFFFFFFFU)

	)

12633 
	#ENET_ATOFF_OFFSET_SHIFT
 (0U)

	)

12634 
	#ENET_ATOFF_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATOFF_OFFSET_SHIFT
)Ë& 
ENET_ATOFF_OFFSET_MASK
)

	)

12637 
	#ENET_ATPER_PERIOD_MASK
 (0xFFFFFFFFU)

	)

12638 
	#ENET_ATPER_PERIOD_SHIFT
 (0U)

	)

12639 
	#ENET_ATPER_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATPER_PERIOD_SHIFT
)Ë& 
ENET_ATPER_PERIOD_MASK
)

	)

12642 
	#ENET_ATCOR_COR_MASK
 (0x7FFFFFFFU)

	)

12643 
	#ENET_ATCOR_COR_SHIFT
 (0U)

	)

12644 
	#ENET_ATCOR_COR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATCOR_COR_SHIFT
)Ë& 
ENET_ATCOR_COR_MASK
)

	)

12647 
	#ENET_ATINC_INC_MASK
 (0x7FU)

	)

12648 
	#ENET_ATINC_INC_SHIFT
 (0U)

	)

12649 
	#ENET_ATINC_INC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATINC_INC_SHIFT
)Ë& 
ENET_ATINC_INC_MASK
)

	)

12650 
	#ENET_ATINC_INC_CORR_MASK
 (0x7F00U)

	)

12651 
	#ENET_ATINC_INC_CORR_SHIFT
 (8U)

	)

12652 
	#ENET_ATINC_INC_CORR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATINC_INC_CORR_SHIFT
)Ë& 
ENET_ATINC_INC_CORR_MASK
)

	)

12655 
	#ENET_ATSTMP_TIMESTAMP_MASK
 (0xFFFFFFFFU)

	)

12656 
	#ENET_ATSTMP_TIMESTAMP_SHIFT
 (0U)

	)

12657 
	#ENET_ATSTMP_TIMESTAMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_ATSTMP_TIMESTAMP_SHIFT
)Ë& 
ENET_ATSTMP_TIMESTAMP_MASK
)

	)

12660 
	#ENET_TGSR_TF0_MASK
 (0x1U)

	)

12661 
	#ENET_TGSR_TF0_SHIFT
 (0U)

	)

12662 
	#ENET_TGSR_TF0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TGSR_TF0_SHIFT
)Ë& 
ENET_TGSR_TF0_MASK
)

	)

12663 
	#ENET_TGSR_TF1_MASK
 (0x2U)

	)

12664 
	#ENET_TGSR_TF1_SHIFT
 (1U)

	)

12665 
	#ENET_TGSR_TF1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TGSR_TF1_SHIFT
)Ë& 
ENET_TGSR_TF1_MASK
)

	)

12666 
	#ENET_TGSR_TF2_MASK
 (0x4U)

	)

12667 
	#ENET_TGSR_TF2_SHIFT
 (2U)

	)

12668 
	#ENET_TGSR_TF2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TGSR_TF2_SHIFT
)Ë& 
ENET_TGSR_TF2_MASK
)

	)

12669 
	#ENET_TGSR_TF3_MASK
 (0x8U)

	)

12670 
	#ENET_TGSR_TF3_SHIFT
 (3U)

	)

12671 
	#ENET_TGSR_TF3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TGSR_TF3_SHIFT
)Ë& 
ENET_TGSR_TF3_MASK
)

	)

12674 
	#ENET_TCSR_TDRE_MASK
 (0x1U)

	)

12675 
	#ENET_TCSR_TDRE_SHIFT
 (0U)

	)

12676 
	#ENET_TCSR_TDRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCSR_TDRE_SHIFT
)Ë& 
ENET_TCSR_TDRE_MASK
)

	)

12677 
	#ENET_TCSR_TMODE_MASK
 (0x3CU)

	)

12678 
	#ENET_TCSR_TMODE_SHIFT
 (2U)

	)

12679 
	#ENET_TCSR_TMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCSR_TMODE_SHIFT
)Ë& 
ENET_TCSR_TMODE_MASK
)

	)

12680 
	#ENET_TCSR_TIE_MASK
 (0x40U)

	)

12681 
	#ENET_TCSR_TIE_SHIFT
 (6U)

	)

12682 
	#ENET_TCSR_TIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCSR_TIE_SHIFT
)Ë& 
ENET_TCSR_TIE_MASK
)

	)

12683 
	#ENET_TCSR_TF_MASK
 (0x80U)

	)

12684 
	#ENET_TCSR_TF_SHIFT
 (7U)

	)

12685 
	#ENET_TCSR_TF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCSR_TF_SHIFT
)Ë& 
ENET_TCSR_TF_MASK
)

	)

12686 
	#ENET_TCSR_TPWC_MASK
 (0xF800U)

	)

12687 
	#ENET_TCSR_TPWC_SHIFT
 (11U)

	)

12688 
	#ENET_TCSR_TPWC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCSR_TPWC_SHIFT
)Ë& 
ENET_TCSR_TPWC_MASK
)

	)

12691 
	#ENET_TCSR_COUNT
 (4U)

	)

12694 
	#ENET_TCCR_TCC_MASK
 (0xFFFFFFFFU)

	)

12695 
	#ENET_TCCR_TCC_SHIFT
 (0U)

	)

12696 
	#ENET_TCCR_TCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ENET_TCCR_TCC_SHIFT
)Ë& 
ENET_TCCR_TCC_MASK
)

	)

12699 
	#ENET_TCCR_COUNT
 (4U)

	)

12709 
	#ENET1_BASE
 (0x2188000u)

	)

12711 
	#ENET1
 ((
ENET_Ty≥
 *)
ENET1_BASE
)

	)

12713 
	#ENET2_BASE
 (0x20B4000u)

	)

12715 
	#ENET2
 ((
ENET_Ty≥
 *)
ENET2_BASE
)

	)

12717 
	#ENET_BASE_ADDRS
 { 0u, 
ENET1_BASE
, 
ENET2_BASE
 }

	)

12719 
	#ENET_BASE_PTRS
 { (
ENET_Ty≥
 *)0u, 
ENET1
, 
ENET2
 }

	)

12721 
	#ENET_Tønsmô_IRQS
 { 
NŸAvaû_IRQn
, 
ENET1_IRQn
, 
ENET2_IRQn
 }

	)

12722 
	#ENET_Re˚ive_IRQS
 { 
NŸAvaû_IRQn
, 
ENET1_IRQn
, 
ENET2_IRQn
 }

	)

12723 
	#ENET_Eº‹_IRQS
 { 
NŸAvaû_IRQn
, 
ENET1_IRQn
, 
ENET2_IRQn
 }

	)

12724 
	#ENET_1588_Timî_IRQS
 { 
NŸAvaû_IRQn
, 
ENET1_IRQn
, 
ENET2_IRQn
 }

	)

12726 
	#ENET_BUFF_ALIGNMENT
 (64U)

	)

12745 
__IO
 
uöt32_t
 
	mCR
;

12746 
__IO
 
uöt32_t
 
	mSR
;

12747 
__IO
 
uöt32_t
 
	mLR
;

12748 
__IO
 
uöt32_t
 
	mCMPR
;

12749 
__I
 
uöt32_t
 
	mCNR
;

12750 } 
	tEPIT_Ty≥
;

12762 
	#EPIT_CR_EN_MASK
 (0x1U)

	)

12763 
	#EPIT_CR_EN_SHIFT
 (0U)

	)

12764 
	#EPIT_CR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_EN_SHIFT
)Ë& 
EPIT_CR_EN_MASK
)

	)

12765 
	#EPIT_CR_ENMOD_MASK
 (0x2U)

	)

12766 
	#EPIT_CR_ENMOD_SHIFT
 (1U)

	)

12767 
	#EPIT_CR_ENMOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_ENMOD_SHIFT
)Ë& 
EPIT_CR_ENMOD_MASK
)

	)

12768 
	#EPIT_CR_OCIEN_MASK
 (0x4U)

	)

12769 
	#EPIT_CR_OCIEN_SHIFT
 (2U)

	)

12770 
	#EPIT_CR_OCIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_OCIEN_SHIFT
)Ë& 
EPIT_CR_OCIEN_MASK
)

	)

12771 
	#EPIT_CR_RLD_MASK
 (0x8U)

	)

12772 
	#EPIT_CR_RLD_SHIFT
 (3U)

	)

12773 
	#EPIT_CR_RLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_RLD_SHIFT
)Ë& 
EPIT_CR_RLD_MASK
)

	)

12774 
	#EPIT_CR_PRESCALAR_MASK
 (0xFFF0U)

	)

12775 
	#EPIT_CR_PRESCALAR_SHIFT
 (4U)

	)

12776 
	#EPIT_CR_PRESCALAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_PRESCALAR_SHIFT
)Ë& 
EPIT_CR_PRESCALAR_MASK
)

	)

12777 
	#EPIT_CR_SWR_MASK
 (0x10000U)

	)

12778 
	#EPIT_CR_SWR_SHIFT
 (16U)

	)

12779 
	#EPIT_CR_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_SWR_SHIFT
)Ë& 
EPIT_CR_SWR_MASK
)

	)

12780 
	#EPIT_CR_IOVW_MASK
 (0x20000U)

	)

12781 
	#EPIT_CR_IOVW_SHIFT
 (17U)

	)

12782 
	#EPIT_CR_IOVW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_IOVW_SHIFT
)Ë& 
EPIT_CR_IOVW_MASK
)

	)

12783 
	#EPIT_CR_DBGEN_MASK
 (0x40000U)

	)

12784 
	#EPIT_CR_DBGEN_SHIFT
 (18U)

	)

12785 
	#EPIT_CR_DBGEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_DBGEN_SHIFT
)Ë& 
EPIT_CR_DBGEN_MASK
)

	)

12786 
	#EPIT_CR_WAITEN_MASK
 (0x80000U)

	)

12787 
	#EPIT_CR_WAITEN_SHIFT
 (19U)

	)

12788 
	#EPIT_CR_WAITEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_WAITEN_SHIFT
)Ë& 
EPIT_CR_WAITEN_MASK
)

	)

12789 
	#EPIT_CR_STOPEN_MASK
 (0x200000U)

	)

12790 
	#EPIT_CR_STOPEN_SHIFT
 (21U)

	)

12791 
	#EPIT_CR_STOPEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_STOPEN_SHIFT
)Ë& 
EPIT_CR_STOPEN_MASK
)

	)

12792 
	#EPIT_CR_OM_MASK
 (0xC00000U)

	)

12793 
	#EPIT_CR_OM_SHIFT
 (22U)

	)

12794 
	#EPIT_CR_OM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_OM_SHIFT
)Ë& 
EPIT_CR_OM_MASK
)

	)

12795 
	#EPIT_CR_CLKSRC_MASK
 (0x3000000U)

	)

12796 
	#EPIT_CR_CLKSRC_SHIFT
 (24U)

	)

12797 
	#EPIT_CR_CLKSRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CR_CLKSRC_SHIFT
)Ë& 
EPIT_CR_CLKSRC_MASK
)

	)

12800 
	#EPIT_SR_OCIF_MASK
 (0x1U)

	)

12801 
	#EPIT_SR_OCIF_SHIFT
 (0U)

	)

12802 
	#EPIT_SR_OCIF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_SR_OCIF_SHIFT
)Ë& 
EPIT_SR_OCIF_MASK
)

	)

12805 
	#EPIT_LR_LOAD_MASK
 (0xFFFFFFFFU)

	)

12806 
	#EPIT_LR_LOAD_SHIFT
 (0U)

	)

12807 
	#EPIT_LR_LOAD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_LR_LOAD_SHIFT
)Ë& 
EPIT_LR_LOAD_MASK
)

	)

12810 
	#EPIT_CMPR_COMPARE_MASK
 (0xFFFFFFFFU)

	)

12811 
	#EPIT_CMPR_COMPARE_SHIFT
 (0U)

	)

12812 
	#EPIT_CMPR_COMPARE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CMPR_COMPARE_SHIFT
)Ë& 
EPIT_CMPR_COMPARE_MASK
)

	)

12815 
	#EPIT_CNR_COUNT_MASK
 (0xFFFFFFFFU)

	)

12816 
	#EPIT_CNR_COUNT_SHIFT
 (0U)

	)

12817 
	#EPIT_CNR_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
EPIT_CNR_COUNT_SHIFT
)Ë& 
EPIT_CNR_COUNT_MASK
)

	)

12827 
	#EPIT1_BASE
 (0x20D0000u)

	)

12829 
	#EPIT1
 ((
EPIT_Ty≥
 *)
EPIT1_BASE
)

	)

12831 
	#EPIT2_BASE
 (0x20D4000u)

	)

12833 
	#EPIT2
 ((
EPIT_Ty≥
 *)
EPIT2_BASE
)

	)

12835 
	#EPIT_BASE_ADDRS
 { 0u, 
EPIT1_BASE
, 
EPIT2_BASE
 }

	)

12837 
	#EPIT_BASE_PTRS
 { (
EPIT_Ty≥
 *)0u, 
EPIT1
, 
EPIT2
 }

	)

12839 
	#EPIT_IRQS
 { 
NŸAvaû_IRQn
, 
EPIT1_IRQn
, 
EPIT2_IRQn
 }

	)

12857 
__O
 
uöt32_t
 
	mETDR
;

12858 
__I
 
uöt32_t
 
	mERDR
;

12859 
__IO
 
uöt32_t
 
	mECR
;

12860 
__I
 
uöt32_t
 
	mESR
;

12861 
__IO
 
uöt32_t
 
	mTFCR
;

12862 
__I
 
uöt32_t
 
	mTFSR
;

12863 
__IO
 
uöt32_t
 
	mRFCR
;

12864 
__I
 
uöt32_t
 
	mRFSR
;

12865 
uöt8_t
 
	mRESERVED_0
[96];

12866 
__IO
 
uöt32_t
 
	mTX
[6];

12867 
__IO
 
uöt32_t
 
	mTSR
;

12868 
uöt8_t
 
	mRESERVED_1
[4];

12869 
__I
 
uöt32_t
 
	mRX
[4];

12870 
uöt8_t
 
	mRESERVED_2
[28];

12871 
__I
 
uöt32_t
 
	mSAISR
;

12872 
__IO
 
uöt32_t
 
	mSAICR
;

12873 
__IO
 
uöt32_t
 
	mTCR
;

12874 
__IO
 
uöt32_t
 
	mTCCR
;

12875 
__IO
 
uöt32_t
 
	mRCR
;

12876 
__IO
 
uöt32_t
 
	mRCCR
;

12877 
__IO
 
uöt32_t
 
	mTSMA
;

12878 
__IO
 
uöt32_t
 
	mTSMB
;

12879 
__IO
 
uöt32_t
 
	mRSMA
;

12880 
__IO
 
uöt32_t
 
	mRSMB
;

12881 
uöt8_t
 
	mRESERVED_3
[4];

12882 
__IO
 
uöt32_t
 
	mPRRC
;

12883 
__IO
 
uöt32_t
 
	mPCRC
;

12884 } 
	tESAI_Ty≥
;

12896 
	#ESAI_ETDR_ETDR_MASK
 (0xFFFFFFFFU)

	)

12897 
	#ESAI_ETDR_ETDR_SHIFT
 (0U)

	)

12898 
	#ESAI_ETDR_ETDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ETDR_ETDR_SHIFT
)Ë& 
ESAI_ETDR_ETDR_MASK
)

	)

12901 
	#ESAI_ERDR_ERDR_MASK
 (0xFFFFFFFFU)

	)

12902 
	#ESAI_ERDR_ERDR_SHIFT
 (0U)

	)

12903 
	#ESAI_ERDR_ERDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ERDR_ERDR_SHIFT
)Ë& 
ESAI_ERDR_ERDR_MASK
)

	)

12906 
	#ESAI_ECR_ESAIEN_MASK
 (0x1U)

	)

12907 
	#ESAI_ECR_ESAIEN_SHIFT
 (0U)

	)

12908 
	#ESAI_ECR_ESAIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ECR_ESAIEN_SHIFT
)Ë& 
ESAI_ECR_ESAIEN_MASK
)

	)

12909 
	#ESAI_ECR_ERST_MASK
 (0x2U)

	)

12910 
	#ESAI_ECR_ERST_SHIFT
 (1U)

	)

12911 
	#ESAI_ECR_ERST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ECR_ERST_SHIFT
)Ë& 
ESAI_ECR_ERST_MASK
)

	)

12912 
	#ESAI_ECR_ERO_MASK
 (0x10000U)

	)

12913 
	#ESAI_ECR_ERO_SHIFT
 (16U)

	)

12914 
	#ESAI_ECR_ERO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ECR_ERO_SHIFT
)Ë& 
ESAI_ECR_ERO_MASK
)

	)

12915 
	#ESAI_ECR_ERI_MASK
 (0x20000U)

	)

12916 
	#ESAI_ECR_ERI_SHIFT
 (17U)

	)

12917 
	#ESAI_ECR_ERI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ECR_ERI_SHIFT
)Ë& 
ESAI_ECR_ERI_MASK
)

	)

12918 
	#ESAI_ECR_ETO_MASK
 (0x40000U)

	)

12919 
	#ESAI_ECR_ETO_SHIFT
 (18U)

	)

12920 
	#ESAI_ECR_ETO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ECR_ETO_SHIFT
)Ë& 
ESAI_ECR_ETO_MASK
)

	)

12921 
	#ESAI_ECR_ETI_MASK
 (0x80000U)

	)

12922 
	#ESAI_ECR_ETI_SHIFT
 (19U)

	)

12923 
	#ESAI_ECR_ETI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ECR_ETI_SHIFT
)Ë& 
ESAI_ECR_ETI_MASK
)

	)

12926 
	#ESAI_ESR_RD_MASK
 (0x1U)

	)

12927 
	#ESAI_ESR_RD_SHIFT
 (0U)

	)

12928 
	#ESAI_ESR_RD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_RD_SHIFT
)Ë& 
ESAI_ESR_RD_MASK
)

	)

12929 
	#ESAI_ESR_RED_MASK
 (0x2U)

	)

12930 
	#ESAI_ESR_RED_SHIFT
 (1U)

	)

12931 
	#ESAI_ESR_RED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_RED_SHIFT
)Ë& 
ESAI_ESR_RED_MASK
)

	)

12932 
	#ESAI_ESR_RDE_MASK
 (0x4U)

	)

12933 
	#ESAI_ESR_RDE_SHIFT
 (2U)

	)

12934 
	#ESAI_ESR_RDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_RDE_SHIFT
)Ë& 
ESAI_ESR_RDE_MASK
)

	)

12935 
	#ESAI_ESR_RLS_MASK
 (0x8U)

	)

12936 
	#ESAI_ESR_RLS_SHIFT
 (3U)

	)

12937 
	#ESAI_ESR_RLS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_RLS_SHIFT
)Ë& 
ESAI_ESR_RLS_MASK
)

	)

12938 
	#ESAI_ESR_TD_MASK
 (0x10U)

	)

12939 
	#ESAI_ESR_TD_SHIFT
 (4U)

	)

12940 
	#ESAI_ESR_TD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_TD_SHIFT
)Ë& 
ESAI_ESR_TD_MASK
)

	)

12941 
	#ESAI_ESR_TED_MASK
 (0x20U)

	)

12942 
	#ESAI_ESR_TED_SHIFT
 (5U)

	)

12943 
	#ESAI_ESR_TED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_TED_SHIFT
)Ë& 
ESAI_ESR_TED_MASK
)

	)

12944 
	#ESAI_ESR_TDE_MASK
 (0x40U)

	)

12945 
	#ESAI_ESR_TDE_SHIFT
 (6U)

	)

12946 
	#ESAI_ESR_TDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_TDE_SHIFT
)Ë& 
ESAI_ESR_TDE_MASK
)

	)

12947 
	#ESAI_ESR_TLS_MASK
 (0x80U)

	)

12948 
	#ESAI_ESR_TLS_SHIFT
 (7U)

	)

12949 
	#ESAI_ESR_TLS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_TLS_SHIFT
)Ë& 
ESAI_ESR_TLS_MASK
)

	)

12950 
	#ESAI_ESR_TFE_MASK
 (0x100U)

	)

12951 
	#ESAI_ESR_TFE_SHIFT
 (8U)

	)

12952 
	#ESAI_ESR_TFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_TFE_SHIFT
)Ë& 
ESAI_ESR_TFE_MASK
)

	)

12953 
	#ESAI_ESR_RFF_MASK
 (0x200U)

	)

12954 
	#ESAI_ESR_RFF_SHIFT
 (9U)

	)

12955 
	#ESAI_ESR_RFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_RFF_SHIFT
)Ë& 
ESAI_ESR_RFF_MASK
)

	)

12956 
	#ESAI_ESR_TINIT_MASK
 (0x400U)

	)

12957 
	#ESAI_ESR_TINIT_SHIFT
 (10U)

	)

12958 
	#ESAI_ESR_TINIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_ESR_TINIT_SHIFT
)Ë& 
ESAI_ESR_TINIT_MASK
)

	)

12961 
	#ESAI_TFCR_TFE_MASK
 (0x1U)

	)

12962 
	#ESAI_TFCR_TFE_SHIFT
 (0U)

	)

12963 
	#ESAI_TFCR_TFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TFE_SHIFT
)Ë& 
ESAI_TFCR_TFE_MASK
)

	)

12964 
	#ESAI_TFCR_TFR_MASK
 (0x2U)

	)

12965 
	#ESAI_TFCR_TFR_SHIFT
 (1U)

	)

12966 
	#ESAI_TFCR_TFR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TFR_SHIFT
)Ë& 
ESAI_TFCR_TFR_MASK
)

	)

12967 
	#ESAI_TFCR_TE0_MASK
 (0x4U)

	)

12968 
	#ESAI_TFCR_TE0_SHIFT
 (2U)

	)

12969 
	#ESAI_TFCR_TE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TE0_SHIFT
)Ë& 
ESAI_TFCR_TE0_MASK
)

	)

12970 
	#ESAI_TFCR_TE1_MASK
 (0x8U)

	)

12971 
	#ESAI_TFCR_TE1_SHIFT
 (3U)

	)

12972 
	#ESAI_TFCR_TE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TE1_SHIFT
)Ë& 
ESAI_TFCR_TE1_MASK
)

	)

12973 
	#ESAI_TFCR_TE2_MASK
 (0x10U)

	)

12974 
	#ESAI_TFCR_TE2_SHIFT
 (4U)

	)

12975 
	#ESAI_TFCR_TE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TE2_SHIFT
)Ë& 
ESAI_TFCR_TE2_MASK
)

	)

12976 
	#ESAI_TFCR_TE3_MASK
 (0x20U)

	)

12977 
	#ESAI_TFCR_TE3_SHIFT
 (5U)

	)

12978 
	#ESAI_TFCR_TE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TE3_SHIFT
)Ë& 
ESAI_TFCR_TE3_MASK
)

	)

12979 
	#ESAI_TFCR_TE4_MASK
 (0x40U)

	)

12980 
	#ESAI_TFCR_TE4_SHIFT
 (6U)

	)

12981 
	#ESAI_TFCR_TE4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TE4_SHIFT
)Ë& 
ESAI_TFCR_TE4_MASK
)

	)

12982 
	#ESAI_TFCR_TE5_MASK
 (0x80U)

	)

12983 
	#ESAI_TFCR_TE5_SHIFT
 (7U)

	)

12984 
	#ESAI_TFCR_TE5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TE5_SHIFT
)Ë& 
ESAI_TFCR_TE5_MASK
)

	)

12985 
	#ESAI_TFCR_TFWM_MASK
 (0xFF00U)

	)

12986 
	#ESAI_TFCR_TFWM_SHIFT
 (8U)

	)

12987 
	#ESAI_TFCR_TFWM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TFWM_SHIFT
)Ë& 
ESAI_TFCR_TFWM_MASK
)

	)

12988 
	#ESAI_TFCR_TWA_MASK
 (0x70000U)

	)

12989 
	#ESAI_TFCR_TWA_SHIFT
 (16U)

	)

12990 
	#ESAI_TFCR_TWA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TWA_SHIFT
)Ë& 
ESAI_TFCR_TWA_MASK
)

	)

12991 
	#ESAI_TFCR_TIEN_MASK
 (0x80000U)

	)

12992 
	#ESAI_TFCR_TIEN_SHIFT
 (19U)

	)

12993 
	#ESAI_TFCR_TIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TIEN_SHIFT
)Ë& 
ESAI_TFCR_TIEN_MASK
)

	)

12994 
	#ESAI_TFCR_TAENB_MASK
 (0x100000U)

	)

12995 
	#ESAI_TFCR_TAENB_SHIFT
 (20U)

	)

12996 
	#ESAI_TFCR_TAENB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TAENB_SHIFT
)Ë& 
ESAI_TFCR_TAENB_MASK
)

	)

12997 
	#ESAI_TFCR_TFIN_MASK
 (0x200000U)

	)

12998 
	#ESAI_TFCR_TFIN_SHIFT
 (21U)

	)

12999 
	#ESAI_TFCR_TFIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFCR_TFIN_SHIFT
)Ë& 
ESAI_TFCR_TFIN_MASK
)

	)

13002 
	#ESAI_TFSR_TFCNT_MASK
 (0xFFU)

	)

13003 
	#ESAI_TFSR_TFCNT_SHIFT
 (0U)

	)

13004 
	#ESAI_TFSR_TFCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFSR_TFCNT_SHIFT
)Ë& 
ESAI_TFSR_TFCNT_MASK
)

	)

13005 
	#ESAI_TFSR_NTFI_MASK
 (0x700U)

	)

13006 
	#ESAI_TFSR_NTFI_SHIFT
 (8U)

	)

13007 
	#ESAI_TFSR_NTFI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFSR_NTFI_SHIFT
)Ë& 
ESAI_TFSR_NTFI_MASK
)

	)

13008 
	#ESAI_TFSR_NTFO_MASK
 (0x7000U)

	)

13009 
	#ESAI_TFSR_NTFO_SHIFT
 (12U)

	)

13010 
	#ESAI_TFSR_NTFO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TFSR_NTFO_SHIFT
)Ë& 
ESAI_TFSR_NTFO_MASK
)

	)

13013 
	#ESAI_RFCR_RFE_MASK
 (0x1U)

	)

13014 
	#ESAI_RFCR_RFE_SHIFT
 (0U)

	)

13015 
	#ESAI_RFCR_RFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RFE_SHIFT
)Ë& 
ESAI_RFCR_RFE_MASK
)

	)

13016 
	#ESAI_RFCR_RFR_MASK
 (0x2U)

	)

13017 
	#ESAI_RFCR_RFR_SHIFT
 (1U)

	)

13018 
	#ESAI_RFCR_RFR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RFR_SHIFT
)Ë& 
ESAI_RFCR_RFR_MASK
)

	)

13019 
	#ESAI_RFCR_RE0_MASK
 (0x4U)

	)

13020 
	#ESAI_RFCR_RE0_SHIFT
 (2U)

	)

13021 
	#ESAI_RFCR_RE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RE0_SHIFT
)Ë& 
ESAI_RFCR_RE0_MASK
)

	)

13022 
	#ESAI_RFCR_RE1_MASK
 (0x8U)

	)

13023 
	#ESAI_RFCR_RE1_SHIFT
 (3U)

	)

13024 
	#ESAI_RFCR_RE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RE1_SHIFT
)Ë& 
ESAI_RFCR_RE1_MASK
)

	)

13025 
	#ESAI_RFCR_RE2_MASK
 (0x10U)

	)

13026 
	#ESAI_RFCR_RE2_SHIFT
 (4U)

	)

13027 
	#ESAI_RFCR_RE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RE2_SHIFT
)Ë& 
ESAI_RFCR_RE2_MASK
)

	)

13028 
	#ESAI_RFCR_RE3_MASK
 (0x20U)

	)

13029 
	#ESAI_RFCR_RE3_SHIFT
 (5U)

	)

13030 
	#ESAI_RFCR_RE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RE3_SHIFT
)Ë& 
ESAI_RFCR_RE3_MASK
)

	)

13031 
	#ESAI_RFCR_RFWM_MASK
 (0xFF00U)

	)

13032 
	#ESAI_RFCR_RFWM_SHIFT
 (8U)

	)

13033 
	#ESAI_RFCR_RFWM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RFWM_SHIFT
)Ë& 
ESAI_RFCR_RFWM_MASK
)

	)

13034 
	#ESAI_RFCR_RWA_MASK
 (0x70000U)

	)

13035 
	#ESAI_RFCR_RWA_SHIFT
 (16U)

	)

13036 
	#ESAI_RFCR_RWA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RWA_SHIFT
)Ë& 
ESAI_RFCR_RWA_MASK
)

	)

13037 
	#ESAI_RFCR_REXT_MASK
 (0x80000U)

	)

13038 
	#ESAI_RFCR_REXT_SHIFT
 (19U)

	)

13039 
	#ESAI_RFCR_REXT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_REXT_SHIFT
)Ë& 
ESAI_RFCR_REXT_MASK
)

	)

13040 
	#ESAI_RFCR_RAENB_MASK
 (0x100000U)

	)

13041 
	#ESAI_RFCR_RAENB_SHIFT
 (20U)

	)

13042 
	#ESAI_RFCR_RAENB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RAENB_SHIFT
)Ë& 
ESAI_RFCR_RAENB_MASK
)

	)

13043 
	#ESAI_RFCR_RFIN_MASK
 (0x200000U)

	)

13044 
	#ESAI_RFCR_RFIN_SHIFT
 (21U)

	)

13045 
	#ESAI_RFCR_RFIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFCR_RFIN_SHIFT
)Ë& 
ESAI_RFCR_RFIN_MASK
)

	)

13048 
	#ESAI_RFSR_RFCNT_MASK
 (0xFFU)

	)

13049 
	#ESAI_RFSR_RFCNT_SHIFT
 (0U)

	)

13050 
	#ESAI_RFSR_RFCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFSR_RFCNT_SHIFT
)Ë& 
ESAI_RFSR_RFCNT_MASK
)

	)

13051 
	#ESAI_RFSR_NRFO_MASK
 (0x300U)

	)

13052 
	#ESAI_RFSR_NRFO_SHIFT
 (8U)

	)

13053 
	#ESAI_RFSR_NRFO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFSR_NRFO_SHIFT
)Ë& 
ESAI_RFSR_NRFO_MASK
)

	)

13054 
	#ESAI_RFSR_NRFI_MASK
 (0x3000U)

	)

13055 
	#ESAI_RFSR_NRFI_SHIFT
 (12U)

	)

13056 
	#ESAI_RFSR_NRFI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RFSR_NRFI_SHIFT
)Ë& 
ESAI_RFSR_NRFI_MASK
)

	)

13059 
	#ESAI_TX_TXn_MASK
 (0xFFFFFFU)

	)

13060 
	#ESAI_TX_TXn_SHIFT
 (0U)

	)

13061 
	#ESAI_TX_TXn
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TX_TXn_SHIFT
)Ë& 
ESAI_TX_TXn_MASK
)

	)

13064 
	#ESAI_TX_COUNT
 (6U)

	)

13067 
	#ESAI_TSR_TSR_MASK
 (0xFFFFFFU)

	)

13068 
	#ESAI_TSR_TSR_SHIFT
 (0U)

	)

13069 
	#ESAI_TSR_TSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TSR_TSR_SHIFT
)Ë& 
ESAI_TSR_TSR_MASK
)

	)

13072 
	#ESAI_RX_RXn_MASK
 (0xFFFFFFU)

	)

13073 
	#ESAI_RX_RXn_SHIFT
 (0U)

	)

13074 
	#ESAI_RX_RXn
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RX_RXn_SHIFT
)Ë& 
ESAI_RX_RXn_MASK
)

	)

13077 
	#ESAI_RX_COUNT
 (4U)

	)

13080 
	#ESAI_SAISR_IF0_MASK
 (0x1U)

	)

13081 
	#ESAI_SAISR_IF0_SHIFT
 (0U)

	)

13082 
	#ESAI_SAISR_IF0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_IF0_SHIFT
)Ë& 
ESAI_SAISR_IF0_MASK
)

	)

13083 
	#ESAI_SAISR_IF1_MASK
 (0x2U)

	)

13084 
	#ESAI_SAISR_IF1_SHIFT
 (1U)

	)

13085 
	#ESAI_SAISR_IF1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_IF1_SHIFT
)Ë& 
ESAI_SAISR_IF1_MASK
)

	)

13086 
	#ESAI_SAISR_IF2_MASK
 (0x4U)

	)

13087 
	#ESAI_SAISR_IF2_SHIFT
 (2U)

	)

13088 
	#ESAI_SAISR_IF2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_IF2_SHIFT
)Ë& 
ESAI_SAISR_IF2_MASK
)

	)

13089 
	#ESAI_SAISR_RFS_MASK
 (0x40U)

	)

13090 
	#ESAI_SAISR_RFS_SHIFT
 (6U)

	)

13091 
	#ESAI_SAISR_RFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_RFS_SHIFT
)Ë& 
ESAI_SAISR_RFS_MASK
)

	)

13092 
	#ESAI_SAISR_ROE_MASK
 (0x80U)

	)

13093 
	#ESAI_SAISR_ROE_SHIFT
 (7U)

	)

13094 
	#ESAI_SAISR_ROE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_ROE_SHIFT
)Ë& 
ESAI_SAISR_ROE_MASK
)

	)

13095 
	#ESAI_SAISR_RDF_MASK
 (0x100U)

	)

13096 
	#ESAI_SAISR_RDF_SHIFT
 (8U)

	)

13097 
	#ESAI_SAISR_RDF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_RDF_SHIFT
)Ë& 
ESAI_SAISR_RDF_MASK
)

	)

13098 
	#ESAI_SAISR_REDF_MASK
 (0x200U)

	)

13099 
	#ESAI_SAISR_REDF_SHIFT
 (9U)

	)

13100 
	#ESAI_SAISR_REDF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_REDF_SHIFT
)Ë& 
ESAI_SAISR_REDF_MASK
)

	)

13101 
	#ESAI_SAISR_RODF_MASK
 (0x400U)

	)

13102 
	#ESAI_SAISR_RODF_SHIFT
 (10U)

	)

13103 
	#ESAI_SAISR_RODF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_RODF_SHIFT
)Ë& 
ESAI_SAISR_RODF_MASK
)

	)

13104 
	#ESAI_SAISR_TFS_MASK
 (0x2000U)

	)

13105 
	#ESAI_SAISR_TFS_SHIFT
 (13U)

	)

13106 
	#ESAI_SAISR_TFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_TFS_SHIFT
)Ë& 
ESAI_SAISR_TFS_MASK
)

	)

13107 
	#ESAI_SAISR_TUE_MASK
 (0x4000U)

	)

13108 
	#ESAI_SAISR_TUE_SHIFT
 (14U)

	)

13109 
	#ESAI_SAISR_TUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_TUE_SHIFT
)Ë& 
ESAI_SAISR_TUE_MASK
)

	)

13110 
	#ESAI_SAISR_TDE_MASK
 (0x8000U)

	)

13111 
	#ESAI_SAISR_TDE_SHIFT
 (15U)

	)

13112 
	#ESAI_SAISR_TDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_TDE_SHIFT
)Ë& 
ESAI_SAISR_TDE_MASK
)

	)

13113 
	#ESAI_SAISR_TEDE_MASK
 (0x10000U)

	)

13114 
	#ESAI_SAISR_TEDE_SHIFT
 (16U)

	)

13115 
	#ESAI_SAISR_TEDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_TEDE_SHIFT
)Ë& 
ESAI_SAISR_TEDE_MASK
)

	)

13116 
	#ESAI_SAISR_TODFE_MASK
 (0x20000U)

	)

13117 
	#ESAI_SAISR_TODFE_SHIFT
 (17U)

	)

13118 
	#ESAI_SAISR_TODFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAISR_TODFE_SHIFT
)Ë& 
ESAI_SAISR_TODFE_MASK
)

	)

13121 
	#ESAI_SAICR_OF0_MASK
 (0x1U)

	)

13122 
	#ESAI_SAICR_OF0_SHIFT
 (0U)

	)

13123 
	#ESAI_SAICR_OF0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAICR_OF0_SHIFT
)Ë& 
ESAI_SAICR_OF0_MASK
)

	)

13124 
	#ESAI_SAICR_OF1_MASK
 (0x2U)

	)

13125 
	#ESAI_SAICR_OF1_SHIFT
 (1U)

	)

13126 
	#ESAI_SAICR_OF1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAICR_OF1_SHIFT
)Ë& 
ESAI_SAICR_OF1_MASK
)

	)

13127 
	#ESAI_SAICR_OF2_MASK
 (0x4U)

	)

13128 
	#ESAI_SAICR_OF2_SHIFT
 (2U)

	)

13129 
	#ESAI_SAICR_OF2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAICR_OF2_SHIFT
)Ë& 
ESAI_SAICR_OF2_MASK
)

	)

13130 
	#ESAI_SAICR_SYN_MASK
 (0x40U)

	)

13131 
	#ESAI_SAICR_SYN_SHIFT
 (6U)

	)

13132 
	#ESAI_SAICR_SYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAICR_SYN_SHIFT
)Ë& 
ESAI_SAICR_SYN_MASK
)

	)

13133 
	#ESAI_SAICR_TEBE_MASK
 (0x80U)

	)

13134 
	#ESAI_SAICR_TEBE_SHIFT
 (7U)

	)

13135 
	#ESAI_SAICR_TEBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAICR_TEBE_SHIFT
)Ë& 
ESAI_SAICR_TEBE_MASK
)

	)

13136 
	#ESAI_SAICR_ALC_MASK
 (0x100U)

	)

13137 
	#ESAI_SAICR_ALC_SHIFT
 (8U)

	)

13138 
	#ESAI_SAICR_ALC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_SAICR_ALC_SHIFT
)Ë& 
ESAI_SAICR_ALC_MASK
)

	)

13141 
	#ESAI_TCR_TE0_MASK
 (0x1U)

	)

13142 
	#ESAI_TCR_TE0_SHIFT
 (0U)

	)

13143 
	#ESAI_TCR_TE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TE0_SHIFT
)Ë& 
ESAI_TCR_TE0_MASK
)

	)

13144 
	#ESAI_TCR_TE1_MASK
 (0x2U)

	)

13145 
	#ESAI_TCR_TE1_SHIFT
 (1U)

	)

13146 
	#ESAI_TCR_TE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TE1_SHIFT
)Ë& 
ESAI_TCR_TE1_MASK
)

	)

13147 
	#ESAI_TCR_TE2_MASK
 (0x4U)

	)

13148 
	#ESAI_TCR_TE2_SHIFT
 (2U)

	)

13149 
	#ESAI_TCR_TE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TE2_SHIFT
)Ë& 
ESAI_TCR_TE2_MASK
)

	)

13150 
	#ESAI_TCR_TE3_MASK
 (0x8U)

	)

13151 
	#ESAI_TCR_TE3_SHIFT
 (3U)

	)

13152 
	#ESAI_TCR_TE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TE3_SHIFT
)Ë& 
ESAI_TCR_TE3_MASK
)

	)

13153 
	#ESAI_TCR_TE4_MASK
 (0x10U)

	)

13154 
	#ESAI_TCR_TE4_SHIFT
 (4U)

	)

13155 
	#ESAI_TCR_TE4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TE4_SHIFT
)Ë& 
ESAI_TCR_TE4_MASK
)

	)

13156 
	#ESAI_TCR_TE5_MASK
 (0x20U)

	)

13157 
	#ESAI_TCR_TE5_SHIFT
 (5U)

	)

13158 
	#ESAI_TCR_TE5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TE5_SHIFT
)Ë& 
ESAI_TCR_TE5_MASK
)

	)

13159 
	#ESAI_TCR_TSHFD_MASK
 (0x40U)

	)

13160 
	#ESAI_TCR_TSHFD_SHIFT
 (6U)

	)

13161 
	#ESAI_TCR_TSHFD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TSHFD_SHIFT
)Ë& 
ESAI_TCR_TSHFD_MASK
)

	)

13162 
	#ESAI_TCR_TWA_MASK
 (0x80U)

	)

13163 
	#ESAI_TCR_TWA_SHIFT
 (7U)

	)

13164 
	#ESAI_TCR_TWA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TWA_SHIFT
)Ë& 
ESAI_TCR_TWA_MASK
)

	)

13165 
	#ESAI_TCR_TMOD_MASK
 (0x300U)

	)

13166 
	#ESAI_TCR_TMOD_SHIFT
 (8U)

	)

13167 
	#ESAI_TCR_TMOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TMOD_SHIFT
)Ë& 
ESAI_TCR_TMOD_MASK
)

	)

13168 
	#ESAI_TCR_TSWS_MASK
 (0x7C00U)

	)

13169 
	#ESAI_TCR_TSWS_SHIFT
 (10U)

	)

13170 
	#ESAI_TCR_TSWS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TSWS_SHIFT
)Ë& 
ESAI_TCR_TSWS_MASK
)

	)

13171 
	#ESAI_TCR_TFSL_MASK
 (0x8000U)

	)

13172 
	#ESAI_TCR_TFSL_SHIFT
 (15U)

	)

13173 
	#ESAI_TCR_TFSL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TFSL_SHIFT
)Ë& 
ESAI_TCR_TFSL_MASK
)

	)

13174 
	#ESAI_TCR_TFSR_MASK
 (0x10000U)

	)

13175 
	#ESAI_TCR_TFSR_SHIFT
 (16U)

	)

13176 
	#ESAI_TCR_TFSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TFSR_SHIFT
)Ë& 
ESAI_TCR_TFSR_MASK
)

	)

13177 
	#ESAI_TCR_PADC_MASK
 (0x20000U)

	)

13178 
	#ESAI_TCR_PADC_SHIFT
 (17U)

	)

13179 
	#ESAI_TCR_PADC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_PADC_SHIFT
)Ë& 
ESAI_TCR_PADC_MASK
)

	)

13180 
	#ESAI_TCR_TPR_MASK
 (0x80000U)

	)

13181 
	#ESAI_TCR_TPR_SHIFT
 (19U)

	)

13182 
	#ESAI_TCR_TPR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TPR_SHIFT
)Ë& 
ESAI_TCR_TPR_MASK
)

	)

13183 
	#ESAI_TCR_TEIE_MASK
 (0x100000U)

	)

13184 
	#ESAI_TCR_TEIE_SHIFT
 (20U)

	)

13185 
	#ESAI_TCR_TEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TEIE_SHIFT
)Ë& 
ESAI_TCR_TEIE_MASK
)

	)

13186 
	#ESAI_TCR_TEDIE_MASK
 (0x200000U)

	)

13187 
	#ESAI_TCR_TEDIE_SHIFT
 (21U)

	)

13188 
	#ESAI_TCR_TEDIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TEDIE_SHIFT
)Ë& 
ESAI_TCR_TEDIE_MASK
)

	)

13189 
	#ESAI_TCR_TIE_MASK
 (0x400000U)

	)

13190 
	#ESAI_TCR_TIE_SHIFT
 (22U)

	)

13191 
	#ESAI_TCR_TIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TIE_SHIFT
)Ë& 
ESAI_TCR_TIE_MASK
)

	)

13192 
	#ESAI_TCR_TLIE_MASK
 (0x800000U)

	)

13193 
	#ESAI_TCR_TLIE_SHIFT
 (23U)

	)

13194 
	#ESAI_TCR_TLIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCR_TLIE_SHIFT
)Ë& 
ESAI_TCR_TLIE_MASK
)

	)

13197 
	#ESAI_TCCR_TPM_MASK
 (0xFFU)

	)

13198 
	#ESAI_TCCR_TPM_SHIFT
 (0U)

	)

13199 
	#ESAI_TCCR_TPM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TPM_SHIFT
)Ë& 
ESAI_TCCR_TPM_MASK
)

	)

13200 
	#ESAI_TCCR_TPSR_MASK
 (0x100U)

	)

13201 
	#ESAI_TCCR_TPSR_SHIFT
 (8U)

	)

13202 
	#ESAI_TCCR_TPSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TPSR_SHIFT
)Ë& 
ESAI_TCCR_TPSR_MASK
)

	)

13203 
	#ESAI_TCCR_TDC_MASK
 (0x3E00U)

	)

13204 
	#ESAI_TCCR_TDC_SHIFT
 (9U)

	)

13205 
	#ESAI_TCCR_TDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TDC_SHIFT
)Ë& 
ESAI_TCCR_TDC_MASK
)

	)

13206 
	#ESAI_TCCR_TFP_MASK
 (0x3C000U)

	)

13207 
	#ESAI_TCCR_TFP_SHIFT
 (14U)

	)

13208 
	#ESAI_TCCR_TFP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TFP_SHIFT
)Ë& 
ESAI_TCCR_TFP_MASK
)

	)

13209 
	#ESAI_TCCR_TCKP_MASK
 (0x40000U)

	)

13210 
	#ESAI_TCCR_TCKP_SHIFT
 (18U)

	)

13211 
	#ESAI_TCCR_TCKP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TCKP_SHIFT
)Ë& 
ESAI_TCCR_TCKP_MASK
)

	)

13212 
	#ESAI_TCCR_TFSP_MASK
 (0x80000U)

	)

13213 
	#ESAI_TCCR_TFSP_SHIFT
 (19U)

	)

13214 
	#ESAI_TCCR_TFSP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TFSP_SHIFT
)Ë& 
ESAI_TCCR_TFSP_MASK
)

	)

13215 
	#ESAI_TCCR_THCKP_MASK
 (0x100000U)

	)

13216 
	#ESAI_TCCR_THCKP_SHIFT
 (20U)

	)

13217 
	#ESAI_TCCR_THCKP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_THCKP_SHIFT
)Ë& 
ESAI_TCCR_THCKP_MASK
)

	)

13218 
	#ESAI_TCCR_TCKD_MASK
 (0x200000U)

	)

13219 
	#ESAI_TCCR_TCKD_SHIFT
 (21U)

	)

13220 
	#ESAI_TCCR_TCKD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TCKD_SHIFT
)Ë& 
ESAI_TCCR_TCKD_MASK
)

	)

13221 
	#ESAI_TCCR_TFSD_MASK
 (0x400000U)

	)

13222 
	#ESAI_TCCR_TFSD_SHIFT
 (22U)

	)

13223 
	#ESAI_TCCR_TFSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_TFSD_SHIFT
)Ë& 
ESAI_TCCR_TFSD_MASK
)

	)

13224 
	#ESAI_TCCR_THCKD_MASK
 (0x800000U)

	)

13225 
	#ESAI_TCCR_THCKD_SHIFT
 (23U)

	)

13226 
	#ESAI_TCCR_THCKD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TCCR_THCKD_SHIFT
)Ë& 
ESAI_TCCR_THCKD_MASK
)

	)

13229 
	#ESAI_RCR_RE0_MASK
 (0x1U)

	)

13230 
	#ESAI_RCR_RE0_SHIFT
 (0U)

	)

13231 
	#ESAI_RCR_RE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RE0_SHIFT
)Ë& 
ESAI_RCR_RE0_MASK
)

	)

13232 
	#ESAI_RCR_RE1_MASK
 (0x2U)

	)

13233 
	#ESAI_RCR_RE1_SHIFT
 (1U)

	)

13234 
	#ESAI_RCR_RE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RE1_SHIFT
)Ë& 
ESAI_RCR_RE1_MASK
)

	)

13235 
	#ESAI_RCR_RE2_MASK
 (0x4U)

	)

13236 
	#ESAI_RCR_RE2_SHIFT
 (2U)

	)

13237 
	#ESAI_RCR_RE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RE2_SHIFT
)Ë& 
ESAI_RCR_RE2_MASK
)

	)

13238 
	#ESAI_RCR_RE3_MASK
 (0x8U)

	)

13239 
	#ESAI_RCR_RE3_SHIFT
 (3U)

	)

13240 
	#ESAI_RCR_RE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RE3_SHIFT
)Ë& 
ESAI_RCR_RE3_MASK
)

	)

13241 
	#ESAI_RCR_RSHFD_MASK
 (0x40U)

	)

13242 
	#ESAI_RCR_RSHFD_SHIFT
 (6U)

	)

13243 
	#ESAI_RCR_RSHFD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RSHFD_SHIFT
)Ë& 
ESAI_RCR_RSHFD_MASK
)

	)

13244 
	#ESAI_RCR_RWA_MASK
 (0x80U)

	)

13245 
	#ESAI_RCR_RWA_SHIFT
 (7U)

	)

13246 
	#ESAI_RCR_RWA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RWA_SHIFT
)Ë& 
ESAI_RCR_RWA_MASK
)

	)

13247 
	#ESAI_RCR_RMOD_MASK
 (0x300U)

	)

13248 
	#ESAI_RCR_RMOD_SHIFT
 (8U)

	)

13249 
	#ESAI_RCR_RMOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RMOD_SHIFT
)Ë& 
ESAI_RCR_RMOD_MASK
)

	)

13250 
	#ESAI_RCR_RSWS_MASK
 (0x7C00U)

	)

13251 
	#ESAI_RCR_RSWS_SHIFT
 (10U)

	)

13252 
	#ESAI_RCR_RSWS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RSWS_SHIFT
)Ë& 
ESAI_RCR_RSWS_MASK
)

	)

13253 
	#ESAI_RCR_RFSL_MASK
 (0x8000U)

	)

13254 
	#ESAI_RCR_RFSL_SHIFT
 (15U)

	)

13255 
	#ESAI_RCR_RFSL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RFSL_SHIFT
)Ë& 
ESAI_RCR_RFSL_MASK
)

	)

13256 
	#ESAI_RCR_RFSR_MASK
 (0x10000U)

	)

13257 
	#ESAI_RCR_RFSR_SHIFT
 (16U)

	)

13258 
	#ESAI_RCR_RFSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RFSR_SHIFT
)Ë& 
ESAI_RCR_RFSR_MASK
)

	)

13259 
	#ESAI_RCR_RPR_MASK
 (0x80000U)

	)

13260 
	#ESAI_RCR_RPR_SHIFT
 (19U)

	)

13261 
	#ESAI_RCR_RPR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RPR_SHIFT
)Ë& 
ESAI_RCR_RPR_MASK
)

	)

13262 
	#ESAI_RCR_REIE_MASK
 (0x100000U)

	)

13263 
	#ESAI_RCR_REIE_SHIFT
 (20U)

	)

13264 
	#ESAI_RCR_REIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_REIE_SHIFT
)Ë& 
ESAI_RCR_REIE_MASK
)

	)

13265 
	#ESAI_RCR_REDIE_MASK
 (0x200000U)

	)

13266 
	#ESAI_RCR_REDIE_SHIFT
 (21U)

	)

13267 
	#ESAI_RCR_REDIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_REDIE_SHIFT
)Ë& 
ESAI_RCR_REDIE_MASK
)

	)

13268 
	#ESAI_RCR_RIE_MASK
 (0x400000U)

	)

13269 
	#ESAI_RCR_RIE_SHIFT
 (22U)

	)

13270 
	#ESAI_RCR_RIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RIE_SHIFT
)Ë& 
ESAI_RCR_RIE_MASK
)

	)

13271 
	#ESAI_RCR_RLIE_MASK
 (0x800000U)

	)

13272 
	#ESAI_RCR_RLIE_SHIFT
 (23U)

	)

13273 
	#ESAI_RCR_RLIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCR_RLIE_SHIFT
)Ë& 
ESAI_RCR_RLIE_MASK
)

	)

13276 
	#ESAI_RCCR_RPM_MASK
 (0xFFU)

	)

13277 
	#ESAI_RCCR_RPM_SHIFT
 (0U)

	)

13278 
	#ESAI_RCCR_RPM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RPM_SHIFT
)Ë& 
ESAI_RCCR_RPM_MASK
)

	)

13279 
	#ESAI_RCCR_RPSR_MASK
 (0x100U)

	)

13280 
	#ESAI_RCCR_RPSR_SHIFT
 (8U)

	)

13281 
	#ESAI_RCCR_RPSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RPSR_SHIFT
)Ë& 
ESAI_RCCR_RPSR_MASK
)

	)

13282 
	#ESAI_RCCR_RDC_MASK
 (0x3E00U)

	)

13283 
	#ESAI_RCCR_RDC_SHIFT
 (9U)

	)

13284 
	#ESAI_RCCR_RDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RDC_SHIFT
)Ë& 
ESAI_RCCR_RDC_MASK
)

	)

13285 
	#ESAI_RCCR_RFP_MASK
 (0x3C000U)

	)

13286 
	#ESAI_RCCR_RFP_SHIFT
 (14U)

	)

13287 
	#ESAI_RCCR_RFP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RFP_SHIFT
)Ë& 
ESAI_RCCR_RFP_MASK
)

	)

13288 
	#ESAI_RCCR_RCKP_MASK
 (0x40000U)

	)

13289 
	#ESAI_RCCR_RCKP_SHIFT
 (18U)

	)

13290 
	#ESAI_RCCR_RCKP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RCKP_SHIFT
)Ë& 
ESAI_RCCR_RCKP_MASK
)

	)

13291 
	#ESAI_RCCR_RFSP_MASK
 (0x80000U)

	)

13292 
	#ESAI_RCCR_RFSP_SHIFT
 (19U)

	)

13293 
	#ESAI_RCCR_RFSP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RFSP_SHIFT
)Ë& 
ESAI_RCCR_RFSP_MASK
)

	)

13294 
	#ESAI_RCCR_RHCKP_MASK
 (0x100000U)

	)

13295 
	#ESAI_RCCR_RHCKP_SHIFT
 (20U)

	)

13296 
	#ESAI_RCCR_RHCKP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RHCKP_SHIFT
)Ë& 
ESAI_RCCR_RHCKP_MASK
)

	)

13297 
	#ESAI_RCCR_RCKD_MASK
 (0x200000U)

	)

13298 
	#ESAI_RCCR_RCKD_SHIFT
 (21U)

	)

13299 
	#ESAI_RCCR_RCKD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RCKD_SHIFT
)Ë& 
ESAI_RCCR_RCKD_MASK
)

	)

13300 
	#ESAI_RCCR_RFSD_MASK
 (0x400000U)

	)

13301 
	#ESAI_RCCR_RFSD_SHIFT
 (22U)

	)

13302 
	#ESAI_RCCR_RFSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RFSD_SHIFT
)Ë& 
ESAI_RCCR_RFSD_MASK
)

	)

13303 
	#ESAI_RCCR_RHCKD_MASK
 (0x800000U)

	)

13304 
	#ESAI_RCCR_RHCKD_SHIFT
 (23U)

	)

13305 
	#ESAI_RCCR_RHCKD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RCCR_RHCKD_SHIFT
)Ë& 
ESAI_RCCR_RHCKD_MASK
)

	)

13308 
	#ESAI_TSMA_TS_MASK
 (0xFFFFU)

	)

13309 
	#ESAI_TSMA_TS_SHIFT
 (0U)

	)

13310 
	#ESAI_TSMA_TS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TSMA_TS_SHIFT
)Ë& 
ESAI_TSMA_TS_MASK
)

	)

13313 
	#ESAI_TSMB_TS_MASK
 (0xFFFFU)

	)

13314 
	#ESAI_TSMB_TS_SHIFT
 (0U)

	)

13315 
	#ESAI_TSMB_TS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_TSMB_TS_SHIFT
)Ë& 
ESAI_TSMB_TS_MASK
)

	)

13318 
	#ESAI_RSMA_RS_MASK
 (0xFFFFU)

	)

13319 
	#ESAI_RSMA_RS_SHIFT
 (0U)

	)

13320 
	#ESAI_RSMA_RS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RSMA_RS_SHIFT
)Ë& 
ESAI_RSMA_RS_MASK
)

	)

13323 
	#ESAI_RSMB_RS_MASK
 (0xFFFFU)

	)

13324 
	#ESAI_RSMB_RS_SHIFT
 (0U)

	)

13325 
	#ESAI_RSMB_RS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_RSMB_RS_SHIFT
)Ë& 
ESAI_RSMB_RS_MASK
)

	)

13328 
	#ESAI_PRRC_PDC_MASK
 (0xFFFU)

	)

13329 
	#ESAI_PRRC_PDC_SHIFT
 (0U)

	)

13330 
	#ESAI_PRRC_PDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_PRRC_PDC_SHIFT
)Ë& 
ESAI_PRRC_PDC_MASK
)

	)

13333 
	#ESAI_PCRC_PC_MASK
 (0xFFFU)

	)

13334 
	#ESAI_PCRC_PC_SHIFT
 (0U)

	)

13335 
	#ESAI_PCRC_PC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ESAI_PCRC_PC_SHIFT
)Ë& 
ESAI_PCRC_PC_MASK
)

	)

13345 
	#ESAI_BASE
 (0x2024000u)

	)

13347 
	#ESAI
 ((
ESAI_Ty≥
 *)
ESAI_BASE
)

	)

13349 
	#ESAI_BASE_ADDRS
 { 
ESAI_BASE
 }

	)

13351 
	#ESAI_BASE_PTRS
 { 
ESAI
 }

	)

13353 
	#ESAI_IRQS
 { 
ESAI_IRQn
 }

	)

13371 
__IO
 
uöt32_t
 
	mCNTR
;

13372 
__IO
 
uöt32_t
 
	mPGR
;

13373 
__IO
 
uöt32_t
 
	mIMR
[4];

13374 
__I
 
uöt32_t
 
	mISR
[4];

13375 } 
	tGPC_Ty≥
;

13387 
	#GPC_CNTR_MEGA_PDN_REQ_MASK
 (0x4U)

	)

13388 
	#GPC_CNTR_MEGA_PDN_REQ_SHIFT
 (2U)

	)

13389 
	#GPC_CNTR_MEGA_PDN_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_MEGA_PDN_REQ_SHIFT
)Ë& 
GPC_CNTR_MEGA_PDN_REQ_MASK
)

	)

13390 
	#GPC_CNTR_MEGA_PUP_REQ_MASK
 (0x8U)

	)

13391 
	#GPC_CNTR_MEGA_PUP_REQ_SHIFT
 (3U)

	)

13392 
	#GPC_CNTR_MEGA_PUP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_MEGA_PUP_REQ_SHIFT
)Ë& 
GPC_CNTR_MEGA_PUP_REQ_MASK
)

	)

13393 
	#GPC_CNTR_DISPLAY_PDN_REQ_MASK
 (0x10U)

	)

13394 
	#GPC_CNTR_DISPLAY_PDN_REQ_SHIFT
 (4U)

	)

13395 
	#GPC_CNTR_DISPLAY_PDN_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_DISPLAY_PDN_REQ_SHIFT
)Ë& 
GPC_CNTR_DISPLAY_PDN_REQ_MASK
)

	)

13396 
	#GPC_CNTR_DISPLAY_PUP_REQ_MASK
 (0x20U)

	)

13397 
	#GPC_CNTR_DISPLAY_PUP_REQ_SHIFT
 (5U)

	)

13398 
	#GPC_CNTR_DISPLAY_PUP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_DISPLAY_PUP_REQ_SHIFT
)Ë& 
GPC_CNTR_DISPLAY_PUP_REQ_MASK
)

	)

13399 
	#GPC_CNTR_VADC_ANALOG_OFF_MASK
 (0x20000U)

	)

13400 
	#GPC_CNTR_VADC_ANALOG_OFF_SHIFT
 (17U)

	)

13401 
	#GPC_CNTR_VADC_ANALOG_OFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_VADC_ANALOG_OFF_SHIFT
)Ë& 
GPC_CNTR_VADC_ANALOG_OFF_MASK
)

	)

13402 
	#GPC_CNTR_VADC_EXT_PWD_N_MASK
 (0x40000U)

	)

13403 
	#GPC_CNTR_VADC_EXT_PWD_N_SHIFT
 (18U)

	)

13404 
	#GPC_CNTR_VADC_EXT_PWD_N
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_VADC_EXT_PWD_N_SHIFT
)Ë& 
GPC_CNTR_VADC_EXT_PWD_N_MASK
)

	)

13405 
	#GPC_CNTR_GPCIRQM_MASK
 (0x200000U)

	)

13406 
	#GPC_CNTR_GPCIRQM_SHIFT
 (21U)

	)

13407 
	#GPC_CNTR_GPCIRQM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_GPCIRQM_SHIFT
)Ë& 
GPC_CNTR_GPCIRQM_MASK
)

	)

13408 
	#GPC_CNTR_L2_PGE_MASK
 (0x400000U)

	)

13409 
	#GPC_CNTR_L2_PGE_SHIFT
 (22U)

	)

13410 
	#GPC_CNTR_L2_PGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_CNTR_L2_PGE_SHIFT
)Ë& 
GPC_CNTR_L2_PGE_MASK
)

	)

13413 
	#GPC_PGR_DRCIC_MASK
 (0x60000000U)

	)

13414 
	#GPC_PGR_DRCIC_SHIFT
 (29U)

	)

13415 
	#GPC_PGR_DRCIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_PGR_DRCIC_SHIFT
)Ë& 
GPC_PGR_DRCIC_MASK
)

	)

13418 
	#GPC_IMR_IMR1_MASK
 (0xFFFFFFFFU)

	)

13419 
	#GPC_IMR_IMR1_SHIFT
 (0U)

	)

13420 
	#GPC_IMR_IMR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_IMR_IMR1_SHIFT
)Ë& 
GPC_IMR_IMR1_MASK
)

	)

13421 
	#GPC_IMR_IMR2_MASK
 (0xFFFFFFFFU)

	)

13422 
	#GPC_IMR_IMR2_SHIFT
 (0U)

	)

13423 
	#GPC_IMR_IMR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_IMR_IMR2_SHIFT
)Ë& 
GPC_IMR_IMR2_MASK
)

	)

13424 
	#GPC_IMR_IMR3_MASK
 (0xFFFFFFFFU)

	)

13425 
	#GPC_IMR_IMR3_SHIFT
 (0U)

	)

13426 
	#GPC_IMR_IMR3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_IMR_IMR3_SHIFT
)Ë& 
GPC_IMR_IMR3_MASK
)

	)

13427 
	#GPC_IMR_IMR4_MASK
 (0xFFFFFFFFU)

	)

13428 
	#GPC_IMR_IMR4_SHIFT
 (0U)

	)

13429 
	#GPC_IMR_IMR4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_IMR_IMR4_SHIFT
)Ë& 
GPC_IMR_IMR4_MASK
)

	)

13432 
	#GPC_IMR_COUNT
 (4U)

	)

13435 
	#GPC_ISR_ISR1_MASK
 (0xFFFFFFFFU)

	)

13436 
	#GPC_ISR_ISR1_SHIFT
 (0U)

	)

13437 
	#GPC_ISR_ISR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_ISR_ISR1_SHIFT
)Ë& 
GPC_ISR_ISR1_MASK
)

	)

13438 
	#GPC_ISR_ISR2_MASK
 (0xFFFFFFFFU)

	)

13439 
	#GPC_ISR_ISR2_SHIFT
 (0U)

	)

13440 
	#GPC_ISR_ISR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_ISR_ISR2_SHIFT
)Ë& 
GPC_ISR_ISR2_MASK
)

	)

13441 
	#GPC_ISR_ISR3_MASK
 (0xFFFFFFFFU)

	)

13442 
	#GPC_ISR_ISR3_SHIFT
 (0U)

	)

13443 
	#GPC_ISR_ISR3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_ISR_ISR3_SHIFT
)Ë& 
GPC_ISR_ISR3_MASK
)

	)

13444 
	#GPC_ISR_ISR4_MASK
 (0xFFFFFFFFU)

	)

13445 
	#GPC_ISR_ISR4_SHIFT
 (0U)

	)

13446 
	#GPC_ISR_ISR4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPC_ISR_ISR4_SHIFT
)Ë& 
GPC_ISR_ISR4_MASK
)

	)

13449 
	#GPC_ISR_COUNT
 (4U)

	)

13459 
	#GPC_BASE
 (0x20DC000u)

	)

13461 
	#GPC
 ((
GPC_Ty≥
 *)
GPC_BASE
)

	)

13463 
	#GPC_BASE_ADDRS
 { 
GPC_BASE
 }

	)

13465 
	#GPC_BASE_PTRS
 { 
GPC
 }

	)

13467 
	#GPC_IRQS
 { 
GPC_IRQn
 }

	)

13485 
__IO
 
uöt32_t
 
	mDR
;

13486 
__IO
 
uöt32_t
 
	mGDIR
;

13487 
__I
 
uöt32_t
 
	mPSR
;

13488 
__IO
 
uöt32_t
 
	mICR1
;

13489 
__IO
 
uöt32_t
 
	mICR2
;

13490 
__IO
 
uöt32_t
 
	mIMR
;

13491 
__IO
 
uöt32_t
 
	mISR
;

13492 
__IO
 
uöt32_t
 
	mEDGE_SEL
;

13493 } 
	tGPIO_Ty≥
;

13505 
	#GPIO_DR_DR_MASK
 (0xFFFFFFFFU)

	)

13506 
	#GPIO_DR_DR_SHIFT
 (0U)

	)

13507 
	#GPIO_DR_DR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_DR_DR_SHIFT
)Ë& 
GPIO_DR_DR_MASK
)

	)

13510 
	#GPIO_GDIR_GDIR_MASK
 (0xFFFFFFFFU)

	)

13511 
	#GPIO_GDIR_GDIR_SHIFT
 (0U)

	)

13512 
	#GPIO_GDIR_GDIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_GDIR_GDIR_SHIFT
)Ë& 
GPIO_GDIR_GDIR_MASK
)

	)

13515 
	#GPIO_PSR_PSR_MASK
 (0xFFFFFFFFU)

	)

13516 
	#GPIO_PSR_PSR_SHIFT
 (0U)

	)

13517 
	#GPIO_PSR_PSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_PSR_PSR_SHIFT
)Ë& 
GPIO_PSR_PSR_MASK
)

	)

13520 
	#GPIO_ICR1_ICR0_MASK
 (0x3U)

	)

13521 
	#GPIO_ICR1_ICR0_SHIFT
 (0U)

	)

13522 
	#GPIO_ICR1_ICR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR0_SHIFT
)Ë& 
GPIO_ICR1_ICR0_MASK
)

	)

13523 
	#GPIO_ICR1_ICR1_MASK
 (0xCU)

	)

13524 
	#GPIO_ICR1_ICR1_SHIFT
 (2U)

	)

13525 
	#GPIO_ICR1_ICR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR1_SHIFT
)Ë& 
GPIO_ICR1_ICR1_MASK
)

	)

13526 
	#GPIO_ICR1_ICR2_MASK
 (0x30U)

	)

13527 
	#GPIO_ICR1_ICR2_SHIFT
 (4U)

	)

13528 
	#GPIO_ICR1_ICR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR2_SHIFT
)Ë& 
GPIO_ICR1_ICR2_MASK
)

	)

13529 
	#GPIO_ICR1_ICR3_MASK
 (0xC0U)

	)

13530 
	#GPIO_ICR1_ICR3_SHIFT
 (6U)

	)

13531 
	#GPIO_ICR1_ICR3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR3_SHIFT
)Ë& 
GPIO_ICR1_ICR3_MASK
)

	)

13532 
	#GPIO_ICR1_ICR4_MASK
 (0x300U)

	)

13533 
	#GPIO_ICR1_ICR4_SHIFT
 (8U)

	)

13534 
	#GPIO_ICR1_ICR4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR4_SHIFT
)Ë& 
GPIO_ICR1_ICR4_MASK
)

	)

13535 
	#GPIO_ICR1_ICR5_MASK
 (0xC00U)

	)

13536 
	#GPIO_ICR1_ICR5_SHIFT
 (10U)

	)

13537 
	#GPIO_ICR1_ICR5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR5_SHIFT
)Ë& 
GPIO_ICR1_ICR5_MASK
)

	)

13538 
	#GPIO_ICR1_ICR6_MASK
 (0x3000U)

	)

13539 
	#GPIO_ICR1_ICR6_SHIFT
 (12U)

	)

13540 
	#GPIO_ICR1_ICR6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR6_SHIFT
)Ë& 
GPIO_ICR1_ICR6_MASK
)

	)

13541 
	#GPIO_ICR1_ICR7_MASK
 (0xC000U)

	)

13542 
	#GPIO_ICR1_ICR7_SHIFT
 (14U)

	)

13543 
	#GPIO_ICR1_ICR7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR7_SHIFT
)Ë& 
GPIO_ICR1_ICR7_MASK
)

	)

13544 
	#GPIO_ICR1_ICR8_MASK
 (0x30000U)

	)

13545 
	#GPIO_ICR1_ICR8_SHIFT
 (16U)

	)

13546 
	#GPIO_ICR1_ICR8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR8_SHIFT
)Ë& 
GPIO_ICR1_ICR8_MASK
)

	)

13547 
	#GPIO_ICR1_ICR9_MASK
 (0xC0000U)

	)

13548 
	#GPIO_ICR1_ICR9_SHIFT
 (18U)

	)

13549 
	#GPIO_ICR1_ICR9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR9_SHIFT
)Ë& 
GPIO_ICR1_ICR9_MASK
)

	)

13550 
	#GPIO_ICR1_ICR10_MASK
 (0x300000U)

	)

13551 
	#GPIO_ICR1_ICR10_SHIFT
 (20U)

	)

13552 
	#GPIO_ICR1_ICR10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR10_SHIFT
)Ë& 
GPIO_ICR1_ICR10_MASK
)

	)

13553 
	#GPIO_ICR1_ICR11_MASK
 (0xC00000U)

	)

13554 
	#GPIO_ICR1_ICR11_SHIFT
 (22U)

	)

13555 
	#GPIO_ICR1_ICR11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR11_SHIFT
)Ë& 
GPIO_ICR1_ICR11_MASK
)

	)

13556 
	#GPIO_ICR1_ICR12_MASK
 (0x3000000U)

	)

13557 
	#GPIO_ICR1_ICR12_SHIFT
 (24U)

	)

13558 
	#GPIO_ICR1_ICR12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR12_SHIFT
)Ë& 
GPIO_ICR1_ICR12_MASK
)

	)

13559 
	#GPIO_ICR1_ICR13_MASK
 (0xC000000U)

	)

13560 
	#GPIO_ICR1_ICR13_SHIFT
 (26U)

	)

13561 
	#GPIO_ICR1_ICR13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR13_SHIFT
)Ë& 
GPIO_ICR1_ICR13_MASK
)

	)

13562 
	#GPIO_ICR1_ICR14_MASK
 (0x30000000U)

	)

13563 
	#GPIO_ICR1_ICR14_SHIFT
 (28U)

	)

13564 
	#GPIO_ICR1_ICR14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR14_SHIFT
)Ë& 
GPIO_ICR1_ICR14_MASK
)

	)

13565 
	#GPIO_ICR1_ICR15_MASK
 (0xC0000000U)

	)

13566 
	#GPIO_ICR1_ICR15_SHIFT
 (30U)

	)

13567 
	#GPIO_ICR1_ICR15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR1_ICR15_SHIFT
)Ë& 
GPIO_ICR1_ICR15_MASK
)

	)

13570 
	#GPIO_ICR2_ICR16_MASK
 (0x3U)

	)

13571 
	#GPIO_ICR2_ICR16_SHIFT
 (0U)

	)

13572 
	#GPIO_ICR2_ICR16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR16_SHIFT
)Ë& 
GPIO_ICR2_ICR16_MASK
)

	)

13573 
	#GPIO_ICR2_ICR17_MASK
 (0xCU)

	)

13574 
	#GPIO_ICR2_ICR17_SHIFT
 (2U)

	)

13575 
	#GPIO_ICR2_ICR17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR17_SHIFT
)Ë& 
GPIO_ICR2_ICR17_MASK
)

	)

13576 
	#GPIO_ICR2_ICR18_MASK
 (0x30U)

	)

13577 
	#GPIO_ICR2_ICR18_SHIFT
 (4U)

	)

13578 
	#GPIO_ICR2_ICR18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR18_SHIFT
)Ë& 
GPIO_ICR2_ICR18_MASK
)

	)

13579 
	#GPIO_ICR2_ICR19_MASK
 (0xC0U)

	)

13580 
	#GPIO_ICR2_ICR19_SHIFT
 (6U)

	)

13581 
	#GPIO_ICR2_ICR19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR19_SHIFT
)Ë& 
GPIO_ICR2_ICR19_MASK
)

	)

13582 
	#GPIO_ICR2_ICR20_MASK
 (0x300U)

	)

13583 
	#GPIO_ICR2_ICR20_SHIFT
 (8U)

	)

13584 
	#GPIO_ICR2_ICR20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR20_SHIFT
)Ë& 
GPIO_ICR2_ICR20_MASK
)

	)

13585 
	#GPIO_ICR2_ICR21_MASK
 (0xC00U)

	)

13586 
	#GPIO_ICR2_ICR21_SHIFT
 (10U)

	)

13587 
	#GPIO_ICR2_ICR21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR21_SHIFT
)Ë& 
GPIO_ICR2_ICR21_MASK
)

	)

13588 
	#GPIO_ICR2_ICR22_MASK
 (0x3000U)

	)

13589 
	#GPIO_ICR2_ICR22_SHIFT
 (12U)

	)

13590 
	#GPIO_ICR2_ICR22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR22_SHIFT
)Ë& 
GPIO_ICR2_ICR22_MASK
)

	)

13591 
	#GPIO_ICR2_ICR23_MASK
 (0xC000U)

	)

13592 
	#GPIO_ICR2_ICR23_SHIFT
 (14U)

	)

13593 
	#GPIO_ICR2_ICR23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR23_SHIFT
)Ë& 
GPIO_ICR2_ICR23_MASK
)

	)

13594 
	#GPIO_ICR2_ICR24_MASK
 (0x30000U)

	)

13595 
	#GPIO_ICR2_ICR24_SHIFT
 (16U)

	)

13596 
	#GPIO_ICR2_ICR24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR24_SHIFT
)Ë& 
GPIO_ICR2_ICR24_MASK
)

	)

13597 
	#GPIO_ICR2_ICR25_MASK
 (0xC0000U)

	)

13598 
	#GPIO_ICR2_ICR25_SHIFT
 (18U)

	)

13599 
	#GPIO_ICR2_ICR25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR25_SHIFT
)Ë& 
GPIO_ICR2_ICR25_MASK
)

	)

13600 
	#GPIO_ICR2_ICR26_MASK
 (0x300000U)

	)

13601 
	#GPIO_ICR2_ICR26_SHIFT
 (20U)

	)

13602 
	#GPIO_ICR2_ICR26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR26_SHIFT
)Ë& 
GPIO_ICR2_ICR26_MASK
)

	)

13603 
	#GPIO_ICR2_ICR27_MASK
 (0xC00000U)

	)

13604 
	#GPIO_ICR2_ICR27_SHIFT
 (22U)

	)

13605 
	#GPIO_ICR2_ICR27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR27_SHIFT
)Ë& 
GPIO_ICR2_ICR27_MASK
)

	)

13606 
	#GPIO_ICR2_ICR28_MASK
 (0x3000000U)

	)

13607 
	#GPIO_ICR2_ICR28_SHIFT
 (24U)

	)

13608 
	#GPIO_ICR2_ICR28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR28_SHIFT
)Ë& 
GPIO_ICR2_ICR28_MASK
)

	)

13609 
	#GPIO_ICR2_ICR29_MASK
 (0xC000000U)

	)

13610 
	#GPIO_ICR2_ICR29_SHIFT
 (26U)

	)

13611 
	#GPIO_ICR2_ICR29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR29_SHIFT
)Ë& 
GPIO_ICR2_ICR29_MASK
)

	)

13612 
	#GPIO_ICR2_ICR30_MASK
 (0x30000000U)

	)

13613 
	#GPIO_ICR2_ICR30_SHIFT
 (28U)

	)

13614 
	#GPIO_ICR2_ICR30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR30_SHIFT
)Ë& 
GPIO_ICR2_ICR30_MASK
)

	)

13615 
	#GPIO_ICR2_ICR31_MASK
 (0xC0000000U)

	)

13616 
	#GPIO_ICR2_ICR31_SHIFT
 (30U)

	)

13617 
	#GPIO_ICR2_ICR31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ICR2_ICR31_SHIFT
)Ë& 
GPIO_ICR2_ICR31_MASK
)

	)

13620 
	#GPIO_IMR_IMR_MASK
 (0xFFFFFFFFU)

	)

13621 
	#GPIO_IMR_IMR_SHIFT
 (0U)

	)

13622 
	#GPIO_IMR_IMR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_IMR_IMR_SHIFT
)Ë& 
GPIO_IMR_IMR_MASK
)

	)

13625 
	#GPIO_ISR_ISR_MASK
 (0xFFFFFFFFU)

	)

13626 
	#GPIO_ISR_ISR_SHIFT
 (0U)

	)

13627 
	#GPIO_ISR_ISR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_ISR_ISR_SHIFT
)Ë& 
GPIO_ISR_ISR_MASK
)

	)

13630 
	#GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK
 (0xFFFFFFFFU)

	)

13631 
	#GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT
 (0U)

	)

13632 
	#GPIO_EDGE_SEL_GPIO_EDGE_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT
)Ë& 
GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK
)

	)

13642 
	#GPIO1_BASE
 (0x209C000u)

	)

13644 
	#GPIO1
 ((
GPIO_Ty≥
 *)
GPIO1_BASE
)

	)

13646 
	#GPIO2_BASE
 (0x20A0000u)

	)

13648 
	#GPIO2
 ((
GPIO_Ty≥
 *)
GPIO2_BASE
)

	)

13650 
	#GPIO3_BASE
 (0x20A4000u)

	)

13652 
	#GPIO3
 ((
GPIO_Ty≥
 *)
GPIO3_BASE
)

	)

13654 
	#GPIO4_BASE
 (0x20A8000u)

	)

13656 
	#GPIO4
 ((
GPIO_Ty≥
 *)
GPIO4_BASE
)

	)

13658 
	#GPIO5_BASE
 (0x20AC000u)

	)

13660 
	#GPIO5
 ((
GPIO_Ty≥
 *)
GPIO5_BASE
)

	)

13662 
	#GPIO_BASE_ADDRS
 { 0u, 
GPIO1_BASE
, 
GPIO2_BASE
, 
GPIO3_BASE
, 
GPIO4_BASE
, 
GPIO5_BASE
 }

	)

13664 
	#GPIO_BASE_PTRS
 { (
GPIO_Ty≥
 *)0u, 
GPIO1
, 
GPIO2
, 
GPIO3
, 
GPIO4
, 
GPIO5
 }

	)

13666 
	#GPIO_IRQS
 { 
NŸAvaû_IRQn
, 
GPIO1_INT0_IRQn
, 
GPIO1_INT1_IRQn
, 
GPIO1_INT2_IRQn
, 
GPIO1_INT3_IRQn
, 
GPIO1_INT4_IRQn
, 
GPIO1_INT5_IRQn
, 
GPIO1_INT6_IRQn
, 
GPIO1_INT7_IRQn
, NŸAvaû_IRQn, NŸAvaû_IRQn, NŸAvaû_IRQn, NŸAvaû_IRQ¿}

	)

13667 
	#GPIO_COMBINED_IRQS
 { 
NŸAvaû_IRQn
, 
GPIO1_Comböed_0_15_IRQn
, 
GPIO1_Comböed_16_31_IRQn
, 
GPIO2_Comböed_0_15_IRQn
, 
GPIO2_Comböed_16_31_IRQn
, 
GPIO3_Comböed_0_15_IRQn
, 
GPIO3_Comböed_16_31_IRQn
, 
GPIO4_Comböed_0_15_IRQn
, 
GPIO4_Comböed_16_31_IRQn
, 
GPIO5_Comböed_0_15_IRQn
, 
GPIO5_Comböed_16_31_IRQn
 }

	)

13685 
__IO
 
uöt32_t
 
	mCTRL0
;

13686 
__IO
 
uöt32_t
 
	mCTRL0_SET
;

13687 
__IO
 
uöt32_t
 
	mCTRL0_CLR
;

13688 
__IO
 
uöt32_t
 
	mCTRL0_TOG
;

13689 
__IO
 
uöt32_t
 
	mCOMPARE
;

13690 
uöt8_t
 
	mRESERVED_0
[12];

13691 
__IO
 
uöt32_t
 
	mECCCTRL
;

13692 
__IO
 
uöt32_t
 
	mECCCTRL_SET
;

13693 
__IO
 
uöt32_t
 
	mECCCTRL_CLR
;

13694 
__IO
 
uöt32_t
 
	mECCCTRL_TOG
;

13695 
__IO
 
uöt32_t
 
	mECCCOUNT
;

13696 
uöt8_t
 
	mRESERVED_1
[12];

13697 
__IO
 
uöt32_t
 
	mPAYLOAD
;

13698 
uöt8_t
 
	mRESERVED_2
[12];

13699 
__IO
 
uöt32_t
 
	mAUXILIARY
;

13700 
uöt8_t
 
	mRESERVED_3
[12];

13701 
__IO
 
uöt32_t
 
	mCTRL1
;

13702 
__IO
 
uöt32_t
 
	mCTRL1_SET
;

13703 
__IO
 
uöt32_t
 
	mCTRL1_CLR
;

13704 
__IO
 
uöt32_t
 
	mCTRL1_TOG
;

13705 
__IO
 
uöt32_t
 
	mTIMING0
;

13706 
uöt8_t
 
	mRESERVED_4
[12];

13707 
__IO
 
uöt32_t
 
	mTIMING1
;

13708 
uöt8_t
 
	mRESERVED_5
[12];

13709 
__IO
 
uöt32_t
 
	mTIMING2
;

13710 
uöt8_t
 
	mRESERVED_6
[12];

13711 
__IO
 
uöt32_t
 
	mDATA
;

13712 
uöt8_t
 
	mRESERVED_7
[12];

13713 
__I
 
uöt32_t
 
	mSTAT
;

13714 
uöt8_t
 
	mRESERVED_8
[12];

13715 
__I
 
uöt32_t
 
	mDEBUGr
;

13716 
uöt8_t
 
	mRESERVED_9
[12];

13717 
__I
 
uöt32_t
 
	mVERSION
;

13718 
uöt8_t
 
	mRESERVED_10
[12];

13719 
__IO
 
uöt32_t
 
	mDEBUG2
;

13720 
uöt8_t
 
	mRESERVED_11
[12];

13721 
__I
 
uöt32_t
 
	mDEBUG3
;

13722 
uöt8_t
 
	mRESERVED_12
[12];

13723 
__IO
 
uöt32_t
 
	mREAD_DDR_DLL_CTRL
;

13724 
uöt8_t
 
	mRESERVED_13
[12];

13725 
__IO
 
uöt32_t
 
	mWRITE_DDR_DLL_CTRL
;

13726 
uöt8_t
 
	mRESERVED_14
[12];

13727 
__I
 
uöt32_t
 
	mREAD_DDR_DLL_STS
;

13728 
uöt8_t
 
	mRESERVED_15
[12];

13729 
__I
 
uöt32_t
 
	mWRITE_DDR_DLL_STS
;

13730 } 
	tGPMI_Ty≥
;

13742 
	#GPMI_CTRL0_XFER_COUNT_MASK
 (0xFFFFU)

	)

13743 
	#GPMI_CTRL0_XFER_COUNT_SHIFT
 (0U)

	)

13744 
	#GPMI_CTRL0_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_XFER_COUNT_SHIFT
)Ë& 
GPMI_CTRL0_XFER_COUNT_MASK
)

	)

13745 
	#GPMI_CTRL0_ADDRESS_INCREMENT_MASK
 (0x10000U)

	)

13746 
	#GPMI_CTRL0_ADDRESS_INCREMENT_SHIFT
 (16U)

	)

13747 
	#GPMI_CTRL0_ADDRESS_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_ADDRESS_INCREMENT_SHIFT
)Ë& 
GPMI_CTRL0_ADDRESS_INCREMENT_MASK
)

	)

13748 
	#GPMI_CTRL0_ADDRESS_MASK
 (0xE0000U)

	)

13749 
	#GPMI_CTRL0_ADDRESS_SHIFT
 (17U)

	)

13750 
	#GPMI_CTRL0_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_ADDRESS_SHIFT
)Ë& 
GPMI_CTRL0_ADDRESS_MASK
)

	)

13751 
	#GPMI_CTRL0_CS_MASK
 (0x700000U)

	)

13752 
	#GPMI_CTRL0_CS_SHIFT
 (20U)

	)

13753 
	#GPMI_CTRL0_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CS_SHIFT
)Ë& 
GPMI_CTRL0_CS_MASK
)

	)

13754 
	#GPMI_CTRL0_WORD_LENGTH_MASK
 (0x800000U)

	)

13755 
	#GPMI_CTRL0_WORD_LENGTH_SHIFT
 (23U)

	)

13756 
	#GPMI_CTRL0_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_WORD_LENGTH_SHIFT
)Ë& 
GPMI_CTRL0_WORD_LENGTH_MASK
)

	)

13757 
	#GPMI_CTRL0_COMMAND_MODE_MASK
 (0x3000000U)

	)

13758 
	#GPMI_CTRL0_COMMAND_MODE_SHIFT
 (24U)

	)

13759 
	#GPMI_CTRL0_COMMAND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_COMMAND_MODE_SHIFT
)Ë& 
GPMI_CTRL0_COMMAND_MODE_MASK
)

	)

13760 
	#GPMI_CTRL0_UDMA_MASK
 (0x4000000U)

	)

13761 
	#GPMI_CTRL0_UDMA_SHIFT
 (26U)

	)

13762 
	#GPMI_CTRL0_UDMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_UDMA_SHIFT
)Ë& 
GPMI_CTRL0_UDMA_MASK
)

	)

13763 
	#GPMI_CTRL0_LOCK_CS_MASK
 (0x8000000U)

	)

13764 
	#GPMI_CTRL0_LOCK_CS_SHIFT
 (27U)

	)

13765 
	#GPMI_CTRL0_LOCK_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_LOCK_CS_SHIFT
)Ë& 
GPMI_CTRL0_LOCK_CS_MASK
)

	)

13766 
	#GPMI_CTRL0_DEV_IRQ_EN_MASK
 (0x10000000U)

	)

13767 
	#GPMI_CTRL0_DEV_IRQ_EN_SHIFT
 (28U)

	)

13768 
	#GPMI_CTRL0_DEV_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_DEV_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL0_DEV_IRQ_EN_MASK
)

	)

13769 
	#GPMI_CTRL0_RUN_MASK
 (0x20000000U)

	)

13770 
	#GPMI_CTRL0_RUN_SHIFT
 (29U)

	)

13771 
	#GPMI_CTRL0_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_RUN_SHIFT
)Ë& 
GPMI_CTRL0_RUN_MASK
)

	)

13772 
	#GPMI_CTRL0_CLKGATE_MASK
 (0x40000000U)

	)

13773 
	#GPMI_CTRL0_CLKGATE_SHIFT
 (30U)

	)

13774 
	#GPMI_CTRL0_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLKGATE_SHIFT
)Ë& 
GPMI_CTRL0_CLKGATE_MASK
)

	)

13775 
	#GPMI_CTRL0_SFTRST_MASK
 (0x80000000U)

	)

13776 
	#GPMI_CTRL0_SFTRST_SHIFT
 (31U)

	)

13777 
	#GPMI_CTRL0_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SFTRST_SHIFT
)Ë& 
GPMI_CTRL0_SFTRST_MASK
)

	)

13780 
	#GPMI_CTRL0_SET_XFER_COUNT_MASK
 (0xFFFFU)

	)

13781 
	#GPMI_CTRL0_SET_XFER_COUNT_SHIFT
 (0U)

	)

13782 
	#GPMI_CTRL0_SET_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_XFER_COUNT_SHIFT
)Ë& 
GPMI_CTRL0_SET_XFER_COUNT_MASK
)

	)

13783 
	#GPMI_CTRL0_SET_ADDRESS_INCREMENT_MASK
 (0x10000U)

	)

13784 
	#GPMI_CTRL0_SET_ADDRESS_INCREMENT_SHIFT
 (16U)

	)

13785 
	#GPMI_CTRL0_SET_ADDRESS_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_ADDRESS_INCREMENT_SHIFT
)Ë& 
GPMI_CTRL0_SET_ADDRESS_INCREMENT_MASK
)

	)

13786 
	#GPMI_CTRL0_SET_ADDRESS_MASK
 (0xE0000U)

	)

13787 
	#GPMI_CTRL0_SET_ADDRESS_SHIFT
 (17U)

	)

13788 
	#GPMI_CTRL0_SET_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_ADDRESS_SHIFT
)Ë& 
GPMI_CTRL0_SET_ADDRESS_MASK
)

	)

13789 
	#GPMI_CTRL0_SET_CS_MASK
 (0x700000U)

	)

13790 
	#GPMI_CTRL0_SET_CS_SHIFT
 (20U)

	)

13791 
	#GPMI_CTRL0_SET_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_CS_SHIFT
)Ë& 
GPMI_CTRL0_SET_CS_MASK
)

	)

13792 
	#GPMI_CTRL0_SET_WORD_LENGTH_MASK
 (0x800000U)

	)

13793 
	#GPMI_CTRL0_SET_WORD_LENGTH_SHIFT
 (23U)

	)

13794 
	#GPMI_CTRL0_SET_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_WORD_LENGTH_SHIFT
)Ë& 
GPMI_CTRL0_SET_WORD_LENGTH_MASK
)

	)

13795 
	#GPMI_CTRL0_SET_COMMAND_MODE_MASK
 (0x3000000U)

	)

13796 
	#GPMI_CTRL0_SET_COMMAND_MODE_SHIFT
 (24U)

	)

13797 
	#GPMI_CTRL0_SET_COMMAND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_COMMAND_MODE_SHIFT
)Ë& 
GPMI_CTRL0_SET_COMMAND_MODE_MASK
)

	)

13798 
	#GPMI_CTRL0_SET_UDMA_MASK
 (0x4000000U)

	)

13799 
	#GPMI_CTRL0_SET_UDMA_SHIFT
 (26U)

	)

13800 
	#GPMI_CTRL0_SET_UDMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_UDMA_SHIFT
)Ë& 
GPMI_CTRL0_SET_UDMA_MASK
)

	)

13801 
	#GPMI_CTRL0_SET_LOCK_CS_MASK
 (0x8000000U)

	)

13802 
	#GPMI_CTRL0_SET_LOCK_CS_SHIFT
 (27U)

	)

13803 
	#GPMI_CTRL0_SET_LOCK_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_LOCK_CS_SHIFT
)Ë& 
GPMI_CTRL0_SET_LOCK_CS_MASK
)

	)

13804 
	#GPMI_CTRL0_SET_DEV_IRQ_EN_MASK
 (0x10000000U)

	)

13805 
	#GPMI_CTRL0_SET_DEV_IRQ_EN_SHIFT
 (28U)

	)

13806 
	#GPMI_CTRL0_SET_DEV_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_DEV_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL0_SET_DEV_IRQ_EN_MASK
)

	)

13807 
	#GPMI_CTRL0_SET_RUN_MASK
 (0x20000000U)

	)

13808 
	#GPMI_CTRL0_SET_RUN_SHIFT
 (29U)

	)

13809 
	#GPMI_CTRL0_SET_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_RUN_SHIFT
)Ë& 
GPMI_CTRL0_SET_RUN_MASK
)

	)

13810 
	#GPMI_CTRL0_SET_CLKGATE_MASK
 (0x40000000U)

	)

13811 
	#GPMI_CTRL0_SET_CLKGATE_SHIFT
 (30U)

	)

13812 
	#GPMI_CTRL0_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_CLKGATE_SHIFT
)Ë& 
GPMI_CTRL0_SET_CLKGATE_MASK
)

	)

13813 
	#GPMI_CTRL0_SET_SFTRST_MASK
 (0x80000000U)

	)

13814 
	#GPMI_CTRL0_SET_SFTRST_SHIFT
 (31U)

	)

13815 
	#GPMI_CTRL0_SET_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_SET_SFTRST_SHIFT
)Ë& 
GPMI_CTRL0_SET_SFTRST_MASK
)

	)

13818 
	#GPMI_CTRL0_CLR_XFER_COUNT_MASK
 (0xFFFFU)

	)

13819 
	#GPMI_CTRL0_CLR_XFER_COUNT_SHIFT
 (0U)

	)

13820 
	#GPMI_CTRL0_CLR_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_XFER_COUNT_SHIFT
)Ë& 
GPMI_CTRL0_CLR_XFER_COUNT_MASK
)

	)

13821 
	#GPMI_CTRL0_CLR_ADDRESS_INCREMENT_MASK
 (0x10000U)

	)

13822 
	#GPMI_CTRL0_CLR_ADDRESS_INCREMENT_SHIFT
 (16U)

	)

13823 
	#GPMI_CTRL0_CLR_ADDRESS_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_ADDRESS_INCREMENT_SHIFT
)Ë& 
GPMI_CTRL0_CLR_ADDRESS_INCREMENT_MASK
)

	)

13824 
	#GPMI_CTRL0_CLR_ADDRESS_MASK
 (0xE0000U)

	)

13825 
	#GPMI_CTRL0_CLR_ADDRESS_SHIFT
 (17U)

	)

13826 
	#GPMI_CTRL0_CLR_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_ADDRESS_SHIFT
)Ë& 
GPMI_CTRL0_CLR_ADDRESS_MASK
)

	)

13827 
	#GPMI_CTRL0_CLR_CS_MASK
 (0x700000U)

	)

13828 
	#GPMI_CTRL0_CLR_CS_SHIFT
 (20U)

	)

13829 
	#GPMI_CTRL0_CLR_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_CS_SHIFT
)Ë& 
GPMI_CTRL0_CLR_CS_MASK
)

	)

13830 
	#GPMI_CTRL0_CLR_WORD_LENGTH_MASK
 (0x800000U)

	)

13831 
	#GPMI_CTRL0_CLR_WORD_LENGTH_SHIFT
 (23U)

	)

13832 
	#GPMI_CTRL0_CLR_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_WORD_LENGTH_SHIFT
)Ë& 
GPMI_CTRL0_CLR_WORD_LENGTH_MASK
)

	)

13833 
	#GPMI_CTRL0_CLR_COMMAND_MODE_MASK
 (0x3000000U)

	)

13834 
	#GPMI_CTRL0_CLR_COMMAND_MODE_SHIFT
 (24U)

	)

13835 
	#GPMI_CTRL0_CLR_COMMAND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_COMMAND_MODE_SHIFT
)Ë& 
GPMI_CTRL0_CLR_COMMAND_MODE_MASK
)

	)

13836 
	#GPMI_CTRL0_CLR_UDMA_MASK
 (0x4000000U)

	)

13837 
	#GPMI_CTRL0_CLR_UDMA_SHIFT
 (26U)

	)

13838 
	#GPMI_CTRL0_CLR_UDMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_UDMA_SHIFT
)Ë& 
GPMI_CTRL0_CLR_UDMA_MASK
)

	)

13839 
	#GPMI_CTRL0_CLR_LOCK_CS_MASK
 (0x8000000U)

	)

13840 
	#GPMI_CTRL0_CLR_LOCK_CS_SHIFT
 (27U)

	)

13841 
	#GPMI_CTRL0_CLR_LOCK_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_LOCK_CS_SHIFT
)Ë& 
GPMI_CTRL0_CLR_LOCK_CS_MASK
)

	)

13842 
	#GPMI_CTRL0_CLR_DEV_IRQ_EN_MASK
 (0x10000000U)

	)

13843 
	#GPMI_CTRL0_CLR_DEV_IRQ_EN_SHIFT
 (28U)

	)

13844 
	#GPMI_CTRL0_CLR_DEV_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_DEV_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL0_CLR_DEV_IRQ_EN_MASK
)

	)

13845 
	#GPMI_CTRL0_CLR_RUN_MASK
 (0x20000000U)

	)

13846 
	#GPMI_CTRL0_CLR_RUN_SHIFT
 (29U)

	)

13847 
	#GPMI_CTRL0_CLR_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_RUN_SHIFT
)Ë& 
GPMI_CTRL0_CLR_RUN_MASK
)

	)

13848 
	#GPMI_CTRL0_CLR_CLKGATE_MASK
 (0x40000000U)

	)

13849 
	#GPMI_CTRL0_CLR_CLKGATE_SHIFT
 (30U)

	)

13850 
	#GPMI_CTRL0_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_CLKGATE_SHIFT
)Ë& 
GPMI_CTRL0_CLR_CLKGATE_MASK
)

	)

13851 
	#GPMI_CTRL0_CLR_SFTRST_MASK
 (0x80000000U)

	)

13852 
	#GPMI_CTRL0_CLR_SFTRST_SHIFT
 (31U)

	)

13853 
	#GPMI_CTRL0_CLR_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_CLR_SFTRST_SHIFT
)Ë& 
GPMI_CTRL0_CLR_SFTRST_MASK
)

	)

13856 
	#GPMI_CTRL0_TOG_XFER_COUNT_MASK
 (0xFFFFU)

	)

13857 
	#GPMI_CTRL0_TOG_XFER_COUNT_SHIFT
 (0U)

	)

13858 
	#GPMI_CTRL0_TOG_XFER_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_XFER_COUNT_SHIFT
)Ë& 
GPMI_CTRL0_TOG_XFER_COUNT_MASK
)

	)

13859 
	#GPMI_CTRL0_TOG_ADDRESS_INCREMENT_MASK
 (0x10000U)

	)

13860 
	#GPMI_CTRL0_TOG_ADDRESS_INCREMENT_SHIFT
 (16U)

	)

13861 
	#GPMI_CTRL0_TOG_ADDRESS_INCREMENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_ADDRESS_INCREMENT_SHIFT
)Ë& 
GPMI_CTRL0_TOG_ADDRESS_INCREMENT_MASK
)

	)

13862 
	#GPMI_CTRL0_TOG_ADDRESS_MASK
 (0xE0000U)

	)

13863 
	#GPMI_CTRL0_TOG_ADDRESS_SHIFT
 (17U)

	)

13864 
	#GPMI_CTRL0_TOG_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_ADDRESS_SHIFT
)Ë& 
GPMI_CTRL0_TOG_ADDRESS_MASK
)

	)

13865 
	#GPMI_CTRL0_TOG_CS_MASK
 (0x700000U)

	)

13866 
	#GPMI_CTRL0_TOG_CS_SHIFT
 (20U)

	)

13867 
	#GPMI_CTRL0_TOG_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_CS_SHIFT
)Ë& 
GPMI_CTRL0_TOG_CS_MASK
)

	)

13868 
	#GPMI_CTRL0_TOG_WORD_LENGTH_MASK
 (0x800000U)

	)

13869 
	#GPMI_CTRL0_TOG_WORD_LENGTH_SHIFT
 (23U)

	)

13870 
	#GPMI_CTRL0_TOG_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_WORD_LENGTH_SHIFT
)Ë& 
GPMI_CTRL0_TOG_WORD_LENGTH_MASK
)

	)

13871 
	#GPMI_CTRL0_TOG_COMMAND_MODE_MASK
 (0x3000000U)

	)

13872 
	#GPMI_CTRL0_TOG_COMMAND_MODE_SHIFT
 (24U)

	)

13873 
	#GPMI_CTRL0_TOG_COMMAND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_COMMAND_MODE_SHIFT
)Ë& 
GPMI_CTRL0_TOG_COMMAND_MODE_MASK
)

	)

13874 
	#GPMI_CTRL0_TOG_UDMA_MASK
 (0x4000000U)

	)

13875 
	#GPMI_CTRL0_TOG_UDMA_SHIFT
 (26U)

	)

13876 
	#GPMI_CTRL0_TOG_UDMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_UDMA_SHIFT
)Ë& 
GPMI_CTRL0_TOG_UDMA_MASK
)

	)

13877 
	#GPMI_CTRL0_TOG_LOCK_CS_MASK
 (0x8000000U)

	)

13878 
	#GPMI_CTRL0_TOG_LOCK_CS_SHIFT
 (27U)

	)

13879 
	#GPMI_CTRL0_TOG_LOCK_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_LOCK_CS_SHIFT
)Ë& 
GPMI_CTRL0_TOG_LOCK_CS_MASK
)

	)

13880 
	#GPMI_CTRL0_TOG_DEV_IRQ_EN_MASK
 (0x10000000U)

	)

13881 
	#GPMI_CTRL0_TOG_DEV_IRQ_EN_SHIFT
 (28U)

	)

13882 
	#GPMI_CTRL0_TOG_DEV_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_DEV_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL0_TOG_DEV_IRQ_EN_MASK
)

	)

13883 
	#GPMI_CTRL0_TOG_RUN_MASK
 (0x20000000U)

	)

13884 
	#GPMI_CTRL0_TOG_RUN_SHIFT
 (29U)

	)

13885 
	#GPMI_CTRL0_TOG_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_RUN_SHIFT
)Ë& 
GPMI_CTRL0_TOG_RUN_MASK
)

	)

13886 
	#GPMI_CTRL0_TOG_CLKGATE_MASK
 (0x40000000U)

	)

13887 
	#GPMI_CTRL0_TOG_CLKGATE_SHIFT
 (30U)

	)

13888 
	#GPMI_CTRL0_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_CLKGATE_SHIFT
)Ë& 
GPMI_CTRL0_TOG_CLKGATE_MASK
)

	)

13889 
	#GPMI_CTRL0_TOG_SFTRST_MASK
 (0x80000000U)

	)

13890 
	#GPMI_CTRL0_TOG_SFTRST_SHIFT
 (31U)

	)

13891 
	#GPMI_CTRL0_TOG_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL0_TOG_SFTRST_SHIFT
)Ë& 
GPMI_CTRL0_TOG_SFTRST_MASK
)

	)

13894 
	#GPMI_COMPARE_REFERENCE_MASK
 (0xFFFFU)

	)

13895 
	#GPMI_COMPARE_REFERENCE_SHIFT
 (0U)

	)

13896 
	#GPMI_COMPARE_REFERENCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_COMPARE_REFERENCE_SHIFT
)Ë& 
GPMI_COMPARE_REFERENCE_MASK
)

	)

13897 
	#GPMI_COMPARE_MASK_MASK
 (0xFFFF0000U)

	)

13898 
	#GPMI_COMPARE_MASK_SHIFT
 (16U)

	)

13899 
	#GPMI_COMPARE_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_COMPARE_MASK_SHIFT
)Ë& 
GPMI_COMPARE_MASK_MASK
)

	)

13902 
	#GPMI_ECCCTRL_BUFFER_MASK_MASK
 (0x1FFU)

	)

13903 
	#GPMI_ECCCTRL_BUFFER_MASK_SHIFT
 (0U)

	)

13904 
	#GPMI_ECCCTRL_BUFFER_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_BUFFER_MASK_SHIFT
)Ë& 
GPMI_ECCCTRL_BUFFER_MASK_MASK
)

	)

13905 
	#GPMI_ECCCTRL_RSVD1_MASK
 (0xE00U)

	)

13906 
	#GPMI_ECCCTRL_RSVD1_SHIFT
 (9U)

	)

13907 
	#GPMI_ECCCTRL_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_RSVD1_SHIFT
)Ë& 
GPMI_ECCCTRL_RSVD1_MASK
)

	)

13908 
	#GPMI_ECCCTRL_ENABLE_ECC_MASK
 (0x1000U)

	)

13909 
	#GPMI_ECCCTRL_ENABLE_ECC_SHIFT
 (12U)

	)

13910 
	#GPMI_ECCCTRL_ENABLE_ECC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_ENABLE_ECC_SHIFT
)Ë& 
GPMI_ECCCTRL_ENABLE_ECC_MASK
)

	)

13911 
	#GPMI_ECCCTRL_ECC_CMD_MASK
 (0x6000U)

	)

13912 
	#GPMI_ECCCTRL_ECC_CMD_SHIFT
 (13U)

	)

13913 
	#GPMI_ECCCTRL_ECC_CMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_ECC_CMD_SHIFT
)Ë& 
GPMI_ECCCTRL_ECC_CMD_MASK
)

	)

13914 
	#GPMI_ECCCTRL_RSVD2_MASK
 (0x8000U)

	)

13915 
	#GPMI_ECCCTRL_RSVD2_SHIFT
 (15U)

	)

13916 
	#GPMI_ECCCTRL_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_RSVD2_SHIFT
)Ë& 
GPMI_ECCCTRL_RSVD2_MASK
)

	)

13917 
	#GPMI_ECCCTRL_HANDLE_MASK
 (0xFFFF0000U)

	)

13918 
	#GPMI_ECCCTRL_HANDLE_SHIFT
 (16U)

	)

13919 
	#GPMI_ECCCTRL_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_HANDLE_SHIFT
)Ë& 
GPMI_ECCCTRL_HANDLE_MASK
)

	)

13922 
	#GPMI_ECCCTRL_SET_BUFFER_MASK_MASK
 (0x1FFU)

	)

13923 
	#GPMI_ECCCTRL_SET_BUFFER_MASK_SHIFT
 (0U)

	)

13924 
	#GPMI_ECCCTRL_SET_BUFFER_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_SET_BUFFER_MASK_SHIFT
)Ë& 
GPMI_ECCCTRL_SET_BUFFER_MASK_MASK
)

	)

13925 
	#GPMI_ECCCTRL_SET_RSVD1_MASK
 (0xE00U)

	)

13926 
	#GPMI_ECCCTRL_SET_RSVD1_SHIFT
 (9U)

	)

13927 
	#GPMI_ECCCTRL_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_SET_RSVD1_SHIFT
)Ë& 
GPMI_ECCCTRL_SET_RSVD1_MASK
)

	)

13928 
	#GPMI_ECCCTRL_SET_ENABLE_ECC_MASK
 (0x1000U)

	)

13929 
	#GPMI_ECCCTRL_SET_ENABLE_ECC_SHIFT
 (12U)

	)

13930 
	#GPMI_ECCCTRL_SET_ENABLE_ECC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_SET_ENABLE_ECC_SHIFT
)Ë& 
GPMI_ECCCTRL_SET_ENABLE_ECC_MASK
)

	)

13931 
	#GPMI_ECCCTRL_SET_ECC_CMD_MASK
 (0x6000U)

	)

13932 
	#GPMI_ECCCTRL_SET_ECC_CMD_SHIFT
 (13U)

	)

13933 
	#GPMI_ECCCTRL_SET_ECC_CMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_SET_ECC_CMD_SHIFT
)Ë& 
GPMI_ECCCTRL_SET_ECC_CMD_MASK
)

	)

13934 
	#GPMI_ECCCTRL_SET_RSVD2_MASK
 (0x8000U)

	)

13935 
	#GPMI_ECCCTRL_SET_RSVD2_SHIFT
 (15U)

	)

13936 
	#GPMI_ECCCTRL_SET_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_SET_RSVD2_SHIFT
)Ë& 
GPMI_ECCCTRL_SET_RSVD2_MASK
)

	)

13937 
	#GPMI_ECCCTRL_SET_HANDLE_MASK
 (0xFFFF0000U)

	)

13938 
	#GPMI_ECCCTRL_SET_HANDLE_SHIFT
 (16U)

	)

13939 
	#GPMI_ECCCTRL_SET_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_SET_HANDLE_SHIFT
)Ë& 
GPMI_ECCCTRL_SET_HANDLE_MASK
)

	)

13942 
	#GPMI_ECCCTRL_CLR_BUFFER_MASK_MASK
 (0x1FFU)

	)

13943 
	#GPMI_ECCCTRL_CLR_BUFFER_MASK_SHIFT
 (0U)

	)

13944 
	#GPMI_ECCCTRL_CLR_BUFFER_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_CLR_BUFFER_MASK_SHIFT
)Ë& 
GPMI_ECCCTRL_CLR_BUFFER_MASK_MASK
)

	)

13945 
	#GPMI_ECCCTRL_CLR_RSVD1_MASK
 (0xE00U)

	)

13946 
	#GPMI_ECCCTRL_CLR_RSVD1_SHIFT
 (9U)

	)

13947 
	#GPMI_ECCCTRL_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_CLR_RSVD1_SHIFT
)Ë& 
GPMI_ECCCTRL_CLR_RSVD1_MASK
)

	)

13948 
	#GPMI_ECCCTRL_CLR_ENABLE_ECC_MASK
 (0x1000U)

	)

13949 
	#GPMI_ECCCTRL_CLR_ENABLE_ECC_SHIFT
 (12U)

	)

13950 
	#GPMI_ECCCTRL_CLR_ENABLE_ECC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_CLR_ENABLE_ECC_SHIFT
)Ë& 
GPMI_ECCCTRL_CLR_ENABLE_ECC_MASK
)

	)

13951 
	#GPMI_ECCCTRL_CLR_ECC_CMD_MASK
 (0x6000U)

	)

13952 
	#GPMI_ECCCTRL_CLR_ECC_CMD_SHIFT
 (13U)

	)

13953 
	#GPMI_ECCCTRL_CLR_ECC_CMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_CLR_ECC_CMD_SHIFT
)Ë& 
GPMI_ECCCTRL_CLR_ECC_CMD_MASK
)

	)

13954 
	#GPMI_ECCCTRL_CLR_RSVD2_MASK
 (0x8000U)

	)

13955 
	#GPMI_ECCCTRL_CLR_RSVD2_SHIFT
 (15U)

	)

13956 
	#GPMI_ECCCTRL_CLR_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_CLR_RSVD2_SHIFT
)Ë& 
GPMI_ECCCTRL_CLR_RSVD2_MASK
)

	)

13957 
	#GPMI_ECCCTRL_CLR_HANDLE_MASK
 (0xFFFF0000U)

	)

13958 
	#GPMI_ECCCTRL_CLR_HANDLE_SHIFT
 (16U)

	)

13959 
	#GPMI_ECCCTRL_CLR_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_CLR_HANDLE_SHIFT
)Ë& 
GPMI_ECCCTRL_CLR_HANDLE_MASK
)

	)

13962 
	#GPMI_ECCCTRL_TOG_BUFFER_MASK_MASK
 (0x1FFU)

	)

13963 
	#GPMI_ECCCTRL_TOG_BUFFER_MASK_SHIFT
 (0U)

	)

13964 
	#GPMI_ECCCTRL_TOG_BUFFER_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_TOG_BUFFER_MASK_SHIFT
)Ë& 
GPMI_ECCCTRL_TOG_BUFFER_MASK_MASK
)

	)

13965 
	#GPMI_ECCCTRL_TOG_RSVD1_MASK
 (0xE00U)

	)

13966 
	#GPMI_ECCCTRL_TOG_RSVD1_SHIFT
 (9U)

	)

13967 
	#GPMI_ECCCTRL_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_TOG_RSVD1_SHIFT
)Ë& 
GPMI_ECCCTRL_TOG_RSVD1_MASK
)

	)

13968 
	#GPMI_ECCCTRL_TOG_ENABLE_ECC_MASK
 (0x1000U)

	)

13969 
	#GPMI_ECCCTRL_TOG_ENABLE_ECC_SHIFT
 (12U)

	)

13970 
	#GPMI_ECCCTRL_TOG_ENABLE_ECC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_TOG_ENABLE_ECC_SHIFT
)Ë& 
GPMI_ECCCTRL_TOG_ENABLE_ECC_MASK
)

	)

13971 
	#GPMI_ECCCTRL_TOG_ECC_CMD_MASK
 (0x6000U)

	)

13972 
	#GPMI_ECCCTRL_TOG_ECC_CMD_SHIFT
 (13U)

	)

13973 
	#GPMI_ECCCTRL_TOG_ECC_CMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_TOG_ECC_CMD_SHIFT
)Ë& 
GPMI_ECCCTRL_TOG_ECC_CMD_MASK
)

	)

13974 
	#GPMI_ECCCTRL_TOG_RSVD2_MASK
 (0x8000U)

	)

13975 
	#GPMI_ECCCTRL_TOG_RSVD2_SHIFT
 (15U)

	)

13976 
	#GPMI_ECCCTRL_TOG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_TOG_RSVD2_SHIFT
)Ë& 
GPMI_ECCCTRL_TOG_RSVD2_MASK
)

	)

13977 
	#GPMI_ECCCTRL_TOG_HANDLE_MASK
 (0xFFFF0000U)

	)

13978 
	#GPMI_ECCCTRL_TOG_HANDLE_SHIFT
 (16U)

	)

13979 
	#GPMI_ECCCTRL_TOG_HANDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCTRL_TOG_HANDLE_SHIFT
)Ë& 
GPMI_ECCCTRL_TOG_HANDLE_MASK
)

	)

13982 
	#GPMI_ECCCOUNT_COUNT_MASK
 (0xFFFFU)

	)

13983 
	#GPMI_ECCCOUNT_COUNT_SHIFT
 (0U)

	)

13984 
	#GPMI_ECCCOUNT_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCOUNT_COUNT_SHIFT
)Ë& 
GPMI_ECCCOUNT_COUNT_MASK
)

	)

13985 
	#GPMI_ECCCOUNT_RSVD2_MASK
 (0xFFFF0000U)

	)

13986 
	#GPMI_ECCCOUNT_RSVD2_SHIFT
 (16U)

	)

13987 
	#GPMI_ECCCOUNT_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_ECCCOUNT_RSVD2_SHIFT
)Ë& 
GPMI_ECCCOUNT_RSVD2_MASK
)

	)

13990 
	#GPMI_PAYLOAD_RSVD0_MASK
 (0x3U)

	)

13991 
	#GPMI_PAYLOAD_RSVD0_SHIFT
 (0U)

	)

13992 
	#GPMI_PAYLOAD_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_PAYLOAD_RSVD0_SHIFT
)Ë& 
GPMI_PAYLOAD_RSVD0_MASK
)

	)

13993 
	#GPMI_PAYLOAD_ADDRESS_MASK
 (0xFFFFFFFCU)

	)

13994 
	#GPMI_PAYLOAD_ADDRESS_SHIFT
 (2U)

	)

13995 
	#GPMI_PAYLOAD_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_PAYLOAD_ADDRESS_SHIFT
)Ë& 
GPMI_PAYLOAD_ADDRESS_MASK
)

	)

13998 
	#GPMI_AUXILIARY_RSVD0_MASK
 (0x3U)

	)

13999 
	#GPMI_AUXILIARY_RSVD0_SHIFT
 (0U)

	)

14000 
	#GPMI_AUXILIARY_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_AUXILIARY_RSVD0_SHIFT
)Ë& 
GPMI_AUXILIARY_RSVD0_MASK
)

	)

14001 
	#GPMI_AUXILIARY_ADDRESS_MASK
 (0xFFFFFFFCU)

	)

14002 
	#GPMI_AUXILIARY_ADDRESS_SHIFT
 (2U)

	)

14003 
	#GPMI_AUXILIARY_ADDRESS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_AUXILIARY_ADDRESS_SHIFT
)Ë& 
GPMI_AUXILIARY_ADDRESS_MASK
)

	)

14006 
	#GPMI_CTRL1_GPMI_MODE_MASK
 (0x1U)

	)

14007 
	#GPMI_CTRL1_GPMI_MODE_SHIFT
 (0U)

	)

14008 
	#GPMI_CTRL1_GPMI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_GPMI_MODE_SHIFT
)Ë& 
GPMI_CTRL1_GPMI_MODE_MASK
)

	)

14009 
	#GPMI_CTRL1_CAMERA_MODE_MASK
 (0x2U)

	)

14010 
	#GPMI_CTRL1_CAMERA_MODE_SHIFT
 (1U)

	)

14011 
	#GPMI_CTRL1_CAMERA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CAMERA_MODE_SHIFT
)Ë& 
GPMI_CTRL1_CAMERA_MODE_MASK
)

	)

14012 
	#GPMI_CTRL1_ATA_IRQRDY_POLARITY_MASK
 (0x4U)

	)

14013 
	#GPMI_CTRL1_ATA_IRQRDY_POLARITY_SHIFT
 (2U)

	)

14014 
	#GPMI_CTRL1_ATA_IRQRDY_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_ATA_IRQRDY_POLARITY_SHIFT
)Ë& 
GPMI_CTRL1_ATA_IRQRDY_POLARITY_MASK
)

	)

14015 
	#GPMI_CTRL1_DEV_RESET_MASK
 (0x8U)

	)

14016 
	#GPMI_CTRL1_DEV_RESET_SHIFT
 (3U)

	)

14017 
	#GPMI_CTRL1_DEV_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_DEV_RESET_SHIFT
)Ë& 
GPMI_CTRL1_DEV_RESET_MASK
)

	)

14018 
	#GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_MASK
 (0x70U)

	)

14019 
	#GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
 (4U)

	)

14020 
	#GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
)Ë& 
GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_MASK
)

	)

14021 
	#GPMI_CTRL1_ABORT_WAIT_REQUEST_MASK
 (0x80U)

	)

14022 
	#GPMI_CTRL1_ABORT_WAIT_REQUEST_SHIFT
 (7U)

	)

14023 
	#GPMI_CTRL1_ABORT_WAIT_REQUEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_ABORT_WAIT_REQUEST_SHIFT
)Ë& 
GPMI_CTRL1_ABORT_WAIT_REQUEST_MASK
)

	)

14024 
	#GPMI_CTRL1_BURST_EN_MASK
 (0x100U)

	)

14025 
	#GPMI_CTRL1_BURST_EN_SHIFT
 (8U)

	)

14026 
	#GPMI_CTRL1_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_BURST_EN_SHIFT
)Ë& 
GPMI_CTRL1_BURST_EN_MASK
)

	)

14027 
	#GPMI_CTRL1_TIMEOUT_IRQ_MASK
 (0x200U)

	)

14028 
	#GPMI_CTRL1_TIMEOUT_IRQ_SHIFT
 (9U)

	)

14029 
	#GPMI_CTRL1_TIMEOUT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TIMEOUT_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_TIMEOUT_IRQ_MASK
)

	)

14030 
	#GPMI_CTRL1_DEV_IRQ_MASK
 (0x400U)

	)

14031 
	#GPMI_CTRL1_DEV_IRQ_SHIFT
 (10U)

	)

14032 
	#GPMI_CTRL1_DEV_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_DEV_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_DEV_IRQ_MASK
)

	)

14033 
	#GPMI_CTRL1_DMA2ECC_MODE_MASK
 (0x800U)

	)

14034 
	#GPMI_CTRL1_DMA2ECC_MODE_SHIFT
 (11U)

	)

14035 
	#GPMI_CTRL1_DMA2ECC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_DMA2ECC_MODE_SHIFT
)Ë& 
GPMI_CTRL1_DMA2ECC_MODE_MASK
)

	)

14036 
	#GPMI_CTRL1_RDN_DELAY_MASK
 (0xF000U)

	)

14037 
	#GPMI_CTRL1_RDN_DELAY_SHIFT
 (12U)

	)

14038 
	#GPMI_CTRL1_RDN_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_RDN_DELAY_SHIFT
)Ë& 
GPMI_CTRL1_RDN_DELAY_MASK
)

	)

14039 
	#GPMI_CTRL1_HALF_PERIOD_MASK
 (0x10000U)

	)

14040 
	#GPMI_CTRL1_HALF_PERIOD_SHIFT
 (16U)

	)

14041 
	#GPMI_CTRL1_HALF_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_HALF_PERIOD_SHIFT
)Ë& 
GPMI_CTRL1_HALF_PERIOD_MASK
)

	)

14042 
	#GPMI_CTRL1_DLL_ENABLE_MASK
 (0x20000U)

	)

14043 
	#GPMI_CTRL1_DLL_ENABLE_SHIFT
 (17U)

	)

14044 
	#GPMI_CTRL1_DLL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_DLL_ENABLE_SHIFT
)Ë& 
GPMI_CTRL1_DLL_ENABLE_MASK
)

	)

14045 
	#GPMI_CTRL1_BCH_MODE_MASK
 (0x40000U)

	)

14046 
	#GPMI_CTRL1_BCH_MODE_SHIFT
 (18U)

	)

14047 
	#GPMI_CTRL1_BCH_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_BCH_MODE_SHIFT
)Ë& 
GPMI_CTRL1_BCH_MODE_MASK
)

	)

14048 
	#GPMI_CTRL1_GANGED_RDYBUSY_MASK
 (0x80000U)

	)

14049 
	#GPMI_CTRL1_GANGED_RDYBUSY_SHIFT
 (19U)

	)

14050 
	#GPMI_CTRL1_GANGED_RDYBUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_GANGED_RDYBUSY_SHIFT
)Ë& 
GPMI_CTRL1_GANGED_RDYBUSY_MASK
)

	)

14051 
	#GPMI_CTRL1_TIMEOUT_IRQ_EN_MASK
 (0x100000U)

	)

14052 
	#GPMI_CTRL1_TIMEOUT_IRQ_EN_SHIFT
 (20U)

	)

14053 
	#GPMI_CTRL1_TIMEOUT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TIMEOUT_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL1_TIMEOUT_IRQ_EN_MASK
)

	)

14054 
	#GPMI_CTRL1_TEST_TRIGGER_MASK
 (0x200000U)

	)

14055 
	#GPMI_CTRL1_TEST_TRIGGER_SHIFT
 (21U)

	)

14056 
	#GPMI_CTRL1_TEST_TRIGGER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TEST_TRIGGER_SHIFT
)Ë& 
GPMI_CTRL1_TEST_TRIGGER_MASK
)

	)

14057 
	#GPMI_CTRL1_WRN_DLY_SEL_MASK
 (0xC00000U)

	)

14058 
	#GPMI_CTRL1_WRN_DLY_SEL_SHIFT
 (22U)

	)

14059 
	#GPMI_CTRL1_WRN_DLY_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_WRN_DLY_SEL_SHIFT
)Ë& 
GPMI_CTRL1_WRN_DLY_SEL_MASK
)

	)

14060 
	#GPMI_CTRL1_DECOUPLE_CS_MASK
 (0x1000000U)

	)

14061 
	#GPMI_CTRL1_DECOUPLE_CS_SHIFT
 (24U)

	)

14062 
	#GPMI_CTRL1_DECOUPLE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_DECOUPLE_CS_SHIFT
)Ë& 
GPMI_CTRL1_DECOUPLE_CS_MASK
)

	)

14063 
	#GPMI_CTRL1_SSYNCMODE_MASK
 (0x2000000U)

	)

14064 
	#GPMI_CTRL1_SSYNCMODE_SHIFT
 (25U)

	)

14065 
	#GPMI_CTRL1_SSYNCMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SSYNCMODE_SHIFT
)Ë& 
GPMI_CTRL1_SSYNCMODE_MASK
)

	)

14066 
	#GPMI_CTRL1_UPDATE_CS_MASK
 (0x4000000U)

	)

14067 
	#GPMI_CTRL1_UPDATE_CS_SHIFT
 (26U)

	)

14068 
	#GPMI_CTRL1_UPDATE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_UPDATE_CS_SHIFT
)Ë& 
GPMI_CTRL1_UPDATE_CS_MASK
)

	)

14069 
	#GPMI_CTRL1_GPMI_CLK_DIV2_EN_MASK
 (0x8000000U)

	)

14070 
	#GPMI_CTRL1_GPMI_CLK_DIV2_EN_SHIFT
 (27U)

	)

14071 
	#GPMI_CTRL1_GPMI_CLK_DIV2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_GPMI_CLK_DIV2_EN_SHIFT
)Ë& 
GPMI_CTRL1_GPMI_CLK_DIV2_EN_MASK
)

	)

14072 
	#GPMI_CTRL1_TOGGLE_MODE_MASK
 (0x10000000U)

	)

14073 
	#GPMI_CTRL1_TOGGLE_MODE_SHIFT
 (28U)

	)

14074 
	#GPMI_CTRL1_TOGGLE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOGGLE_MODE_SHIFT
)Ë& 
GPMI_CTRL1_TOGGLE_MODE_MASK
)

	)

14075 
	#GPMI_CTRL1_WRITE_CLK_STOP_MASK
 (0x20000000U)

	)

14076 
	#GPMI_CTRL1_WRITE_CLK_STOP_SHIFT
 (29U)

	)

14077 
	#GPMI_CTRL1_WRITE_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_WRITE_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_WRITE_CLK_STOP_MASK
)

	)

14078 
	#GPMI_CTRL1_SSYNC_CLK_STOP_MASK
 (0x40000000U)

	)

14079 
	#GPMI_CTRL1_SSYNC_CLK_STOP_SHIFT
 (30U)

	)

14080 
	#GPMI_CTRL1_SSYNC_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SSYNC_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_SSYNC_CLK_STOP_MASK
)

	)

14081 
	#GPMI_CTRL1_DEV_CLK_STOP_MASK
 (0x80000000U)

	)

14082 
	#GPMI_CTRL1_DEV_CLK_STOP_SHIFT
 (31U)

	)

14083 
	#GPMI_CTRL1_DEV_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_DEV_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_DEV_CLK_STOP_MASK
)

	)

14086 
	#GPMI_CTRL1_SET_GPMI_MODE_MASK
 (0x1U)

	)

14087 
	#GPMI_CTRL1_SET_GPMI_MODE_SHIFT
 (0U)

	)

14088 
	#GPMI_CTRL1_SET_GPMI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_GPMI_MODE_SHIFT
)Ë& 
GPMI_CTRL1_SET_GPMI_MODE_MASK
)

	)

14089 
	#GPMI_CTRL1_SET_CAMERA_MODE_MASK
 (0x2U)

	)

14090 
	#GPMI_CTRL1_SET_CAMERA_MODE_SHIFT
 (1U)

	)

14091 
	#GPMI_CTRL1_SET_CAMERA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_CAMERA_MODE_SHIFT
)Ë& 
GPMI_CTRL1_SET_CAMERA_MODE_MASK
)

	)

14092 
	#GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_MASK
 (0x4U)

	)

14093 
	#GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_SHIFT
 (2U)

	)

14094 
	#GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_SHIFT
)Ë& 
GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_MASK
)

	)

14095 
	#GPMI_CTRL1_SET_DEV_RESET_MASK
 (0x8U)

	)

14096 
	#GPMI_CTRL1_SET_DEV_RESET_SHIFT
 (3U)

	)

14097 
	#GPMI_CTRL1_SET_DEV_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_DEV_RESET_SHIFT
)Ë& 
GPMI_CTRL1_SET_DEV_RESET_MASK
)

	)

14098 
	#GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_MASK
 (0x70U)

	)

14099 
	#GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
 (4U)

	)

14100 
	#GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
)Ë& 
GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_MASK
)

	)

14101 
	#GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_MASK
 (0x80U)

	)

14102 
	#GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_SHIFT
 (7U)

	)

14103 
	#GPMI_CTRL1_SET_ABORT_WAIT_REQUEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_SHIFT
)Ë& 
GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_MASK
)

	)

14104 
	#GPMI_CTRL1_SET_BURST_EN_MASK
 (0x100U)

	)

14105 
	#GPMI_CTRL1_SET_BURST_EN_SHIFT
 (8U)

	)

14106 
	#GPMI_CTRL1_SET_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_BURST_EN_SHIFT
)Ë& 
GPMI_CTRL1_SET_BURST_EN_MASK
)

	)

14107 
	#GPMI_CTRL1_SET_TIMEOUT_IRQ_MASK
 (0x200U)

	)

14108 
	#GPMI_CTRL1_SET_TIMEOUT_IRQ_SHIFT
 (9U)

	)

14109 
	#GPMI_CTRL1_SET_TIMEOUT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_TIMEOUT_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_SET_TIMEOUT_IRQ_MASK
)

	)

14110 
	#GPMI_CTRL1_SET_DEV_IRQ_MASK
 (0x400U)

	)

14111 
	#GPMI_CTRL1_SET_DEV_IRQ_SHIFT
 (10U)

	)

14112 
	#GPMI_CTRL1_SET_DEV_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_DEV_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_SET_DEV_IRQ_MASK
)

	)

14113 
	#GPMI_CTRL1_SET_DMA2ECC_MODE_MASK
 (0x800U)

	)

14114 
	#GPMI_CTRL1_SET_DMA2ECC_MODE_SHIFT
 (11U)

	)

14115 
	#GPMI_CTRL1_SET_DMA2ECC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_DMA2ECC_MODE_SHIFT
)Ë& 
GPMI_CTRL1_SET_DMA2ECC_MODE_MASK
)

	)

14116 
	#GPMI_CTRL1_SET_RDN_DELAY_MASK
 (0xF000U)

	)

14117 
	#GPMI_CTRL1_SET_RDN_DELAY_SHIFT
 (12U)

	)

14118 
	#GPMI_CTRL1_SET_RDN_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_RDN_DELAY_SHIFT
)Ë& 
GPMI_CTRL1_SET_RDN_DELAY_MASK
)

	)

14119 
	#GPMI_CTRL1_SET_HALF_PERIOD_MASK
 (0x10000U)

	)

14120 
	#GPMI_CTRL1_SET_HALF_PERIOD_SHIFT
 (16U)

	)

14121 
	#GPMI_CTRL1_SET_HALF_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_HALF_PERIOD_SHIFT
)Ë& 
GPMI_CTRL1_SET_HALF_PERIOD_MASK
)

	)

14122 
	#GPMI_CTRL1_SET_DLL_ENABLE_MASK
 (0x20000U)

	)

14123 
	#GPMI_CTRL1_SET_DLL_ENABLE_SHIFT
 (17U)

	)

14124 
	#GPMI_CTRL1_SET_DLL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_DLL_ENABLE_SHIFT
)Ë& 
GPMI_CTRL1_SET_DLL_ENABLE_MASK
)

	)

14125 
	#GPMI_CTRL1_SET_BCH_MODE_MASK
 (0x40000U)

	)

14126 
	#GPMI_CTRL1_SET_BCH_MODE_SHIFT
 (18U)

	)

14127 
	#GPMI_CTRL1_SET_BCH_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_BCH_MODE_SHIFT
)Ë& 
GPMI_CTRL1_SET_BCH_MODE_MASK
)

	)

14128 
	#GPMI_CTRL1_SET_GANGED_RDYBUSY_MASK
 (0x80000U)

	)

14129 
	#GPMI_CTRL1_SET_GANGED_RDYBUSY_SHIFT
 (19U)

	)

14130 
	#GPMI_CTRL1_SET_GANGED_RDYBUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_GANGED_RDYBUSY_SHIFT
)Ë& 
GPMI_CTRL1_SET_GANGED_RDYBUSY_MASK
)

	)

14131 
	#GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_MASK
 (0x100000U)

	)

14132 
	#GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_SHIFT
 (20U)

	)

14133 
	#GPMI_CTRL1_SET_TIMEOUT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_MASK
)

	)

14134 
	#GPMI_CTRL1_SET_TEST_TRIGGER_MASK
 (0x200000U)

	)

14135 
	#GPMI_CTRL1_SET_TEST_TRIGGER_SHIFT
 (21U)

	)

14136 
	#GPMI_CTRL1_SET_TEST_TRIGGER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_TEST_TRIGGER_SHIFT
)Ë& 
GPMI_CTRL1_SET_TEST_TRIGGER_MASK
)

	)

14137 
	#GPMI_CTRL1_SET_WRN_DLY_SEL_MASK
 (0xC00000U)

	)

14138 
	#GPMI_CTRL1_SET_WRN_DLY_SEL_SHIFT
 (22U)

	)

14139 
	#GPMI_CTRL1_SET_WRN_DLY_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_WRN_DLY_SEL_SHIFT
)Ë& 
GPMI_CTRL1_SET_WRN_DLY_SEL_MASK
)

	)

14140 
	#GPMI_CTRL1_SET_DECOUPLE_CS_MASK
 (0x1000000U)

	)

14141 
	#GPMI_CTRL1_SET_DECOUPLE_CS_SHIFT
 (24U)

	)

14142 
	#GPMI_CTRL1_SET_DECOUPLE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_DECOUPLE_CS_SHIFT
)Ë& 
GPMI_CTRL1_SET_DECOUPLE_CS_MASK
)

	)

14143 
	#GPMI_CTRL1_SET_SSYNCMODE_MASK
 (0x2000000U)

	)

14144 
	#GPMI_CTRL1_SET_SSYNCMODE_SHIFT
 (25U)

	)

14145 
	#GPMI_CTRL1_SET_SSYNCMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_SSYNCMODE_SHIFT
)Ë& 
GPMI_CTRL1_SET_SSYNCMODE_MASK
)

	)

14146 
	#GPMI_CTRL1_SET_UPDATE_CS_MASK
 (0x4000000U)

	)

14147 
	#GPMI_CTRL1_SET_UPDATE_CS_SHIFT
 (26U)

	)

14148 
	#GPMI_CTRL1_SET_UPDATE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_UPDATE_CS_SHIFT
)Ë& 
GPMI_CTRL1_SET_UPDATE_CS_MASK
)

	)

14149 
	#GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_MASK
 (0x8000000U)

	)

14150 
	#GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_SHIFT
 (27U)

	)

14151 
	#GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_SHIFT
)Ë& 
GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_MASK
)

	)

14152 
	#GPMI_CTRL1_SET_TOGGLE_MODE_MASK
 (0x10000000U)

	)

14153 
	#GPMI_CTRL1_SET_TOGGLE_MODE_SHIFT
 (28U)

	)

14154 
	#GPMI_CTRL1_SET_TOGGLE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_TOGGLE_MODE_SHIFT
)Ë& 
GPMI_CTRL1_SET_TOGGLE_MODE_MASK
)

	)

14155 
	#GPMI_CTRL1_SET_WRITE_CLK_STOP_MASK
 (0x20000000U)

	)

14156 
	#GPMI_CTRL1_SET_WRITE_CLK_STOP_SHIFT
 (29U)

	)

14157 
	#GPMI_CTRL1_SET_WRITE_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_WRITE_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_SET_WRITE_CLK_STOP_MASK
)

	)

14158 
	#GPMI_CTRL1_SET_SSYNC_CLK_STOP_MASK
 (0x40000000U)

	)

14159 
	#GPMI_CTRL1_SET_SSYNC_CLK_STOP_SHIFT
 (30U)

	)

14160 
	#GPMI_CTRL1_SET_SSYNC_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_SSYNC_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_SET_SSYNC_CLK_STOP_MASK
)

	)

14161 
	#GPMI_CTRL1_SET_DEV_CLK_STOP_MASK
 (0x80000000U)

	)

14162 
	#GPMI_CTRL1_SET_DEV_CLK_STOP_SHIFT
 (31U)

	)

14163 
	#GPMI_CTRL1_SET_DEV_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_SET_DEV_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_SET_DEV_CLK_STOP_MASK
)

	)

14166 
	#GPMI_CTRL1_CLR_GPMI_MODE_MASK
 (0x1U)

	)

14167 
	#GPMI_CTRL1_CLR_GPMI_MODE_SHIFT
 (0U)

	)

14168 
	#GPMI_CTRL1_CLR_GPMI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_GPMI_MODE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_GPMI_MODE_MASK
)

	)

14169 
	#GPMI_CTRL1_CLR_CAMERA_MODE_MASK
 (0x2U)

	)

14170 
	#GPMI_CTRL1_CLR_CAMERA_MODE_SHIFT
 (1U)

	)

14171 
	#GPMI_CTRL1_CLR_CAMERA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_CAMERA_MODE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_CAMERA_MODE_MASK
)

	)

14172 
	#GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_MASK
 (0x4U)

	)

14173 
	#GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_SHIFT
 (2U)

	)

14174 
	#GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_SHIFT
)Ë& 
GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_MASK
)

	)

14175 
	#GPMI_CTRL1_CLR_DEV_RESET_MASK
 (0x8U)

	)

14176 
	#GPMI_CTRL1_CLR_DEV_RESET_SHIFT
 (3U)

	)

14177 
	#GPMI_CTRL1_CLR_DEV_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_DEV_RESET_SHIFT
)Ë& 
GPMI_CTRL1_CLR_DEV_RESET_MASK
)

	)

14178 
	#GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_MASK
 (0x70U)

	)

14179 
	#GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
 (4U)

	)

14180 
	#GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
)Ë& 
GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_MASK
)

	)

14181 
	#GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_MASK
 (0x80U)

	)

14182 
	#GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_SHIFT
 (7U)

	)

14183 
	#GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_SHIFT
)Ë& 
GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_MASK
)

	)

14184 
	#GPMI_CTRL1_CLR_BURST_EN_MASK
 (0x100U)

	)

14185 
	#GPMI_CTRL1_CLR_BURST_EN_SHIFT
 (8U)

	)

14186 
	#GPMI_CTRL1_CLR_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_BURST_EN_SHIFT
)Ë& 
GPMI_CTRL1_CLR_BURST_EN_MASK
)

	)

14187 
	#GPMI_CTRL1_CLR_TIMEOUT_IRQ_MASK
 (0x200U)

	)

14188 
	#GPMI_CTRL1_CLR_TIMEOUT_IRQ_SHIFT
 (9U)

	)

14189 
	#GPMI_CTRL1_CLR_TIMEOUT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_TIMEOUT_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_CLR_TIMEOUT_IRQ_MASK
)

	)

14190 
	#GPMI_CTRL1_CLR_DEV_IRQ_MASK
 (0x400U)

	)

14191 
	#GPMI_CTRL1_CLR_DEV_IRQ_SHIFT
 (10U)

	)

14192 
	#GPMI_CTRL1_CLR_DEV_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_DEV_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_CLR_DEV_IRQ_MASK
)

	)

14193 
	#GPMI_CTRL1_CLR_DMA2ECC_MODE_MASK
 (0x800U)

	)

14194 
	#GPMI_CTRL1_CLR_DMA2ECC_MODE_SHIFT
 (11U)

	)

14195 
	#GPMI_CTRL1_CLR_DMA2ECC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_DMA2ECC_MODE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_DMA2ECC_MODE_MASK
)

	)

14196 
	#GPMI_CTRL1_CLR_RDN_DELAY_MASK
 (0xF000U)

	)

14197 
	#GPMI_CTRL1_CLR_RDN_DELAY_SHIFT
 (12U)

	)

14198 
	#GPMI_CTRL1_CLR_RDN_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_RDN_DELAY_SHIFT
)Ë& 
GPMI_CTRL1_CLR_RDN_DELAY_MASK
)

	)

14199 
	#GPMI_CTRL1_CLR_HALF_PERIOD_MASK
 (0x10000U)

	)

14200 
	#GPMI_CTRL1_CLR_HALF_PERIOD_SHIFT
 (16U)

	)

14201 
	#GPMI_CTRL1_CLR_HALF_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_HALF_PERIOD_SHIFT
)Ë& 
GPMI_CTRL1_CLR_HALF_PERIOD_MASK
)

	)

14202 
	#GPMI_CTRL1_CLR_DLL_ENABLE_MASK
 (0x20000U)

	)

14203 
	#GPMI_CTRL1_CLR_DLL_ENABLE_SHIFT
 (17U)

	)

14204 
	#GPMI_CTRL1_CLR_DLL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_DLL_ENABLE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_DLL_ENABLE_MASK
)

	)

14205 
	#GPMI_CTRL1_CLR_BCH_MODE_MASK
 (0x40000U)

	)

14206 
	#GPMI_CTRL1_CLR_BCH_MODE_SHIFT
 (18U)

	)

14207 
	#GPMI_CTRL1_CLR_BCH_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_BCH_MODE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_BCH_MODE_MASK
)

	)

14208 
	#GPMI_CTRL1_CLR_GANGED_RDYBUSY_MASK
 (0x80000U)

	)

14209 
	#GPMI_CTRL1_CLR_GANGED_RDYBUSY_SHIFT
 (19U)

	)

14210 
	#GPMI_CTRL1_CLR_GANGED_RDYBUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_GANGED_RDYBUSY_SHIFT
)Ë& 
GPMI_CTRL1_CLR_GANGED_RDYBUSY_MASK
)

	)

14211 
	#GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_MASK
 (0x100000U)

	)

14212 
	#GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_SHIFT
 (20U)

	)

14213 
	#GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_MASK
)

	)

14214 
	#GPMI_CTRL1_CLR_TEST_TRIGGER_MASK
 (0x200000U)

	)

14215 
	#GPMI_CTRL1_CLR_TEST_TRIGGER_SHIFT
 (21U)

	)

14216 
	#GPMI_CTRL1_CLR_TEST_TRIGGER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_TEST_TRIGGER_SHIFT
)Ë& 
GPMI_CTRL1_CLR_TEST_TRIGGER_MASK
)

	)

14217 
	#GPMI_CTRL1_CLR_WRN_DLY_SEL_MASK
 (0xC00000U)

	)

14218 
	#GPMI_CTRL1_CLR_WRN_DLY_SEL_SHIFT
 (22U)

	)

14219 
	#GPMI_CTRL1_CLR_WRN_DLY_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_WRN_DLY_SEL_SHIFT
)Ë& 
GPMI_CTRL1_CLR_WRN_DLY_SEL_MASK
)

	)

14220 
	#GPMI_CTRL1_CLR_DECOUPLE_CS_MASK
 (0x1000000U)

	)

14221 
	#GPMI_CTRL1_CLR_DECOUPLE_CS_SHIFT
 (24U)

	)

14222 
	#GPMI_CTRL1_CLR_DECOUPLE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_DECOUPLE_CS_SHIFT
)Ë& 
GPMI_CTRL1_CLR_DECOUPLE_CS_MASK
)

	)

14223 
	#GPMI_CTRL1_CLR_SSYNCMODE_MASK
 (0x2000000U)

	)

14224 
	#GPMI_CTRL1_CLR_SSYNCMODE_SHIFT
 (25U)

	)

14225 
	#GPMI_CTRL1_CLR_SSYNCMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_SSYNCMODE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_SSYNCMODE_MASK
)

	)

14226 
	#GPMI_CTRL1_CLR_UPDATE_CS_MASK
 (0x4000000U)

	)

14227 
	#GPMI_CTRL1_CLR_UPDATE_CS_SHIFT
 (26U)

	)

14228 
	#GPMI_CTRL1_CLR_UPDATE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_UPDATE_CS_SHIFT
)Ë& 
GPMI_CTRL1_CLR_UPDATE_CS_MASK
)

	)

14229 
	#GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_MASK
 (0x8000000U)

	)

14230 
	#GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_SHIFT
 (27U)

	)

14231 
	#GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_SHIFT
)Ë& 
GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_MASK
)

	)

14232 
	#GPMI_CTRL1_CLR_TOGGLE_MODE_MASK
 (0x10000000U)

	)

14233 
	#GPMI_CTRL1_CLR_TOGGLE_MODE_SHIFT
 (28U)

	)

14234 
	#GPMI_CTRL1_CLR_TOGGLE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_TOGGLE_MODE_SHIFT
)Ë& 
GPMI_CTRL1_CLR_TOGGLE_MODE_MASK
)

	)

14235 
	#GPMI_CTRL1_CLR_WRITE_CLK_STOP_MASK
 (0x20000000U)

	)

14236 
	#GPMI_CTRL1_CLR_WRITE_CLK_STOP_SHIFT
 (29U)

	)

14237 
	#GPMI_CTRL1_CLR_WRITE_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_WRITE_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_CLR_WRITE_CLK_STOP_MASK
)

	)

14238 
	#GPMI_CTRL1_CLR_SSYNC_CLK_STOP_MASK
 (0x40000000U)

	)

14239 
	#GPMI_CTRL1_CLR_SSYNC_CLK_STOP_SHIFT
 (30U)

	)

14240 
	#GPMI_CTRL1_CLR_SSYNC_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_SSYNC_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_CLR_SSYNC_CLK_STOP_MASK
)

	)

14241 
	#GPMI_CTRL1_CLR_DEV_CLK_STOP_MASK
 (0x80000000U)

	)

14242 
	#GPMI_CTRL1_CLR_DEV_CLK_STOP_SHIFT
 (31U)

	)

14243 
	#GPMI_CTRL1_CLR_DEV_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_CLR_DEV_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_CLR_DEV_CLK_STOP_MASK
)

	)

14246 
	#GPMI_CTRL1_TOG_GPMI_MODE_MASK
 (0x1U)

	)

14247 
	#GPMI_CTRL1_TOG_GPMI_MODE_SHIFT
 (0U)

	)

14248 
	#GPMI_CTRL1_TOG_GPMI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_GPMI_MODE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_GPMI_MODE_MASK
)

	)

14249 
	#GPMI_CTRL1_TOG_CAMERA_MODE_MASK
 (0x2U)

	)

14250 
	#GPMI_CTRL1_TOG_CAMERA_MODE_SHIFT
 (1U)

	)

14251 
	#GPMI_CTRL1_TOG_CAMERA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_CAMERA_MODE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_CAMERA_MODE_MASK
)

	)

14252 
	#GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_MASK
 (0x4U)

	)

14253 
	#GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_SHIFT
 (2U)

	)

14254 
	#GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_SHIFT
)Ë& 
GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_MASK
)

	)

14255 
	#GPMI_CTRL1_TOG_DEV_RESET_MASK
 (0x8U)

	)

14256 
	#GPMI_CTRL1_TOG_DEV_RESET_SHIFT
 (3U)

	)

14257 
	#GPMI_CTRL1_TOG_DEV_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_DEV_RESET_SHIFT
)Ë& 
GPMI_CTRL1_TOG_DEV_RESET_MASK
)

	)

14258 
	#GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_MASK
 (0x70U)

	)

14259 
	#GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
 (4U)

	)

14260 
	#GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
)Ë& 
GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_MASK
)

	)

14261 
	#GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_MASK
 (0x80U)

	)

14262 
	#GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_SHIFT
 (7U)

	)

14263 
	#GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_SHIFT
)Ë& 
GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_MASK
)

	)

14264 
	#GPMI_CTRL1_TOG_BURST_EN_MASK
 (0x100U)

	)

14265 
	#GPMI_CTRL1_TOG_BURST_EN_SHIFT
 (8U)

	)

14266 
	#GPMI_CTRL1_TOG_BURST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_BURST_EN_SHIFT
)Ë& 
GPMI_CTRL1_TOG_BURST_EN_MASK
)

	)

14267 
	#GPMI_CTRL1_TOG_TIMEOUT_IRQ_MASK
 (0x200U)

	)

14268 
	#GPMI_CTRL1_TOG_TIMEOUT_IRQ_SHIFT
 (9U)

	)

14269 
	#GPMI_CTRL1_TOG_TIMEOUT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_TIMEOUT_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_TOG_TIMEOUT_IRQ_MASK
)

	)

14270 
	#GPMI_CTRL1_TOG_DEV_IRQ_MASK
 (0x400U)

	)

14271 
	#GPMI_CTRL1_TOG_DEV_IRQ_SHIFT
 (10U)

	)

14272 
	#GPMI_CTRL1_TOG_DEV_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_DEV_IRQ_SHIFT
)Ë& 
GPMI_CTRL1_TOG_DEV_IRQ_MASK
)

	)

14273 
	#GPMI_CTRL1_TOG_DMA2ECC_MODE_MASK
 (0x800U)

	)

14274 
	#GPMI_CTRL1_TOG_DMA2ECC_MODE_SHIFT
 (11U)

	)

14275 
	#GPMI_CTRL1_TOG_DMA2ECC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_DMA2ECC_MODE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_DMA2ECC_MODE_MASK
)

	)

14276 
	#GPMI_CTRL1_TOG_RDN_DELAY_MASK
 (0xF000U)

	)

14277 
	#GPMI_CTRL1_TOG_RDN_DELAY_SHIFT
 (12U)

	)

14278 
	#GPMI_CTRL1_TOG_RDN_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_RDN_DELAY_SHIFT
)Ë& 
GPMI_CTRL1_TOG_RDN_DELAY_MASK
)

	)

14279 
	#GPMI_CTRL1_TOG_HALF_PERIOD_MASK
 (0x10000U)

	)

14280 
	#GPMI_CTRL1_TOG_HALF_PERIOD_SHIFT
 (16U)

	)

14281 
	#GPMI_CTRL1_TOG_HALF_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_HALF_PERIOD_SHIFT
)Ë& 
GPMI_CTRL1_TOG_HALF_PERIOD_MASK
)

	)

14282 
	#GPMI_CTRL1_TOG_DLL_ENABLE_MASK
 (0x20000U)

	)

14283 
	#GPMI_CTRL1_TOG_DLL_ENABLE_SHIFT
 (17U)

	)

14284 
	#GPMI_CTRL1_TOG_DLL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_DLL_ENABLE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_DLL_ENABLE_MASK
)

	)

14285 
	#GPMI_CTRL1_TOG_BCH_MODE_MASK
 (0x40000U)

	)

14286 
	#GPMI_CTRL1_TOG_BCH_MODE_SHIFT
 (18U)

	)

14287 
	#GPMI_CTRL1_TOG_BCH_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_BCH_MODE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_BCH_MODE_MASK
)

	)

14288 
	#GPMI_CTRL1_TOG_GANGED_RDYBUSY_MASK
 (0x80000U)

	)

14289 
	#GPMI_CTRL1_TOG_GANGED_RDYBUSY_SHIFT
 (19U)

	)

14290 
	#GPMI_CTRL1_TOG_GANGED_RDYBUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_GANGED_RDYBUSY_SHIFT
)Ë& 
GPMI_CTRL1_TOG_GANGED_RDYBUSY_MASK
)

	)

14291 
	#GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_MASK
 (0x100000U)

	)

14292 
	#GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_SHIFT
 (20U)

	)

14293 
	#GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_SHIFT
)Ë& 
GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_MASK
)

	)

14294 
	#GPMI_CTRL1_TOG_TEST_TRIGGER_MASK
 (0x200000U)

	)

14295 
	#GPMI_CTRL1_TOG_TEST_TRIGGER_SHIFT
 (21U)

	)

14296 
	#GPMI_CTRL1_TOG_TEST_TRIGGER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_TEST_TRIGGER_SHIFT
)Ë& 
GPMI_CTRL1_TOG_TEST_TRIGGER_MASK
)

	)

14297 
	#GPMI_CTRL1_TOG_WRN_DLY_SEL_MASK
 (0xC00000U)

	)

14298 
	#GPMI_CTRL1_TOG_WRN_DLY_SEL_SHIFT
 (22U)

	)

14299 
	#GPMI_CTRL1_TOG_WRN_DLY_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_WRN_DLY_SEL_SHIFT
)Ë& 
GPMI_CTRL1_TOG_WRN_DLY_SEL_MASK
)

	)

14300 
	#GPMI_CTRL1_TOG_DECOUPLE_CS_MASK
 (0x1000000U)

	)

14301 
	#GPMI_CTRL1_TOG_DECOUPLE_CS_SHIFT
 (24U)

	)

14302 
	#GPMI_CTRL1_TOG_DECOUPLE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_DECOUPLE_CS_SHIFT
)Ë& 
GPMI_CTRL1_TOG_DECOUPLE_CS_MASK
)

	)

14303 
	#GPMI_CTRL1_TOG_SSYNCMODE_MASK
 (0x2000000U)

	)

14304 
	#GPMI_CTRL1_TOG_SSYNCMODE_SHIFT
 (25U)

	)

14305 
	#GPMI_CTRL1_TOG_SSYNCMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_SSYNCMODE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_SSYNCMODE_MASK
)

	)

14306 
	#GPMI_CTRL1_TOG_UPDATE_CS_MASK
 (0x4000000U)

	)

14307 
	#GPMI_CTRL1_TOG_UPDATE_CS_SHIFT
 (26U)

	)

14308 
	#GPMI_CTRL1_TOG_UPDATE_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_UPDATE_CS_SHIFT
)Ë& 
GPMI_CTRL1_TOG_UPDATE_CS_MASK
)

	)

14309 
	#GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_MASK
 (0x8000000U)

	)

14310 
	#GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_SHIFT
 (27U)

	)

14311 
	#GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_SHIFT
)Ë& 
GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_MASK
)

	)

14312 
	#GPMI_CTRL1_TOG_TOGGLE_MODE_MASK
 (0x10000000U)

	)

14313 
	#GPMI_CTRL1_TOG_TOGGLE_MODE_SHIFT
 (28U)

	)

14314 
	#GPMI_CTRL1_TOG_TOGGLE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_TOGGLE_MODE_SHIFT
)Ë& 
GPMI_CTRL1_TOG_TOGGLE_MODE_MASK
)

	)

14315 
	#GPMI_CTRL1_TOG_WRITE_CLK_STOP_MASK
 (0x20000000U)

	)

14316 
	#GPMI_CTRL1_TOG_WRITE_CLK_STOP_SHIFT
 (29U)

	)

14317 
	#GPMI_CTRL1_TOG_WRITE_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_WRITE_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_TOG_WRITE_CLK_STOP_MASK
)

	)

14318 
	#GPMI_CTRL1_TOG_SSYNC_CLK_STOP_MASK
 (0x40000000U)

	)

14319 
	#GPMI_CTRL1_TOG_SSYNC_CLK_STOP_SHIFT
 (30U)

	)

14320 
	#GPMI_CTRL1_TOG_SSYNC_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_SSYNC_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_TOG_SSYNC_CLK_STOP_MASK
)

	)

14321 
	#GPMI_CTRL1_TOG_DEV_CLK_STOP_MASK
 (0x80000000U)

	)

14322 
	#GPMI_CTRL1_TOG_DEV_CLK_STOP_SHIFT
 (31U)

	)

14323 
	#GPMI_CTRL1_TOG_DEV_CLK_STOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_CTRL1_TOG_DEV_CLK_STOP_SHIFT
)Ë& 
GPMI_CTRL1_TOG_DEV_CLK_STOP_MASK
)

	)

14326 
	#GPMI_TIMING0_DATA_SETUP_MASK
 (0xFFU)

	)

14327 
	#GPMI_TIMING0_DATA_SETUP_SHIFT
 (0U)

	)

14328 
	#GPMI_TIMING0_DATA_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING0_DATA_SETUP_SHIFT
)Ë& 
GPMI_TIMING0_DATA_SETUP_MASK
)

	)

14329 
	#GPMI_TIMING0_DATA_HOLD_MASK
 (0xFF00U)

	)

14330 
	#GPMI_TIMING0_DATA_HOLD_SHIFT
 (8U)

	)

14331 
	#GPMI_TIMING0_DATA_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING0_DATA_HOLD_SHIFT
)Ë& 
GPMI_TIMING0_DATA_HOLD_MASK
)

	)

14332 
	#GPMI_TIMING0_ADDRESS_SETUP_MASK
 (0xFF0000U)

	)

14333 
	#GPMI_TIMING0_ADDRESS_SETUP_SHIFT
 (16U)

	)

14334 
	#GPMI_TIMING0_ADDRESS_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING0_ADDRESS_SETUP_SHIFT
)Ë& 
GPMI_TIMING0_ADDRESS_SETUP_MASK
)

	)

14335 
	#GPMI_TIMING0_RSVD1_MASK
 (0xFF000000U)

	)

14336 
	#GPMI_TIMING0_RSVD1_SHIFT
 (24U)

	)

14337 
	#GPMI_TIMING0_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING0_RSVD1_SHIFT
)Ë& 
GPMI_TIMING0_RSVD1_MASK
)

	)

14340 
	#GPMI_TIMING1_RSVD1_MASK
 (0xFFFFU)

	)

14341 
	#GPMI_TIMING1_RSVD1_SHIFT
 (0U)

	)

14342 
	#GPMI_TIMING1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING1_RSVD1_SHIFT
)Ë& 
GPMI_TIMING1_RSVD1_MASK
)

	)

14343 
	#GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_MASK
 (0xFFFF0000U)

	)

14344 
	#GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_SHIFT
 (16U)

	)

14345 
	#GPMI_TIMING1_DEVICE_BUSY_TIMEOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_SHIFT
)Ë& 
GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_MASK
)

	)

14348 
	#GPMI_TIMING2_DATA_PAUSE_MASK
 (0xFU)

	)

14349 
	#GPMI_TIMING2_DATA_PAUSE_SHIFT
 (0U)

	)

14350 
	#GPMI_TIMING2_DATA_PAUSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_DATA_PAUSE_SHIFT
)Ë& 
GPMI_TIMING2_DATA_PAUSE_MASK
)

	)

14351 
	#GPMI_TIMING2_CMDADD_PAUSE_MASK
 (0xF0U)

	)

14352 
	#GPMI_TIMING2_CMDADD_PAUSE_SHIFT
 (4U)

	)

14353 
	#GPMI_TIMING2_CMDADD_PAUSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_CMDADD_PAUSE_SHIFT
)Ë& 
GPMI_TIMING2_CMDADD_PAUSE_MASK
)

	)

14354 
	#GPMI_TIMING2_POSTAMBLE_DELAY_MASK
 (0xF00U)

	)

14355 
	#GPMI_TIMING2_POSTAMBLE_DELAY_SHIFT
 (8U)

	)

14356 
	#GPMI_TIMING2_POSTAMBLE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_POSTAMBLE_DELAY_SHIFT
)Ë& 
GPMI_TIMING2_POSTAMBLE_DELAY_MASK
)

	)

14357 
	#GPMI_TIMING2_PREAMBLE_DELAY_MASK
 (0xF000U)

	)

14358 
	#GPMI_TIMING2_PREAMBLE_DELAY_SHIFT
 (12U)

	)

14359 
	#GPMI_TIMING2_PREAMBLE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_PREAMBLE_DELAY_SHIFT
)Ë& 
GPMI_TIMING2_PREAMBLE_DELAY_MASK
)

	)

14360 
	#GPMI_TIMING2_CE_DELAY_MASK
 (0x1F0000U)

	)

14361 
	#GPMI_TIMING2_CE_DELAY_SHIFT
 (16U)

	)

14362 
	#GPMI_TIMING2_CE_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_CE_DELAY_SHIFT
)Ë& 
GPMI_TIMING2_CE_DELAY_MASK
)

	)

14363 
	#GPMI_TIMING2_RSVD0_MASK
 (0xE00000U)

	)

14364 
	#GPMI_TIMING2_RSVD0_SHIFT
 (21U)

	)

14365 
	#GPMI_TIMING2_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_RSVD0_SHIFT
)Ë& 
GPMI_TIMING2_RSVD0_MASK
)

	)

14366 
	#GPMI_TIMING2_READ_LATENCY_MASK
 (0x7000000U)

	)

14367 
	#GPMI_TIMING2_READ_LATENCY_SHIFT
 (24U)

	)

14368 
	#GPMI_TIMING2_READ_LATENCY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_READ_LATENCY_SHIFT
)Ë& 
GPMI_TIMING2_READ_LATENCY_MASK
)

	)

14369 
	#GPMI_TIMING2_TCR_MASK
 (0x18000000U)

	)

14370 
	#GPMI_TIMING2_TCR_SHIFT
 (27U)

	)

14371 
	#GPMI_TIMING2_TCR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_TCR_SHIFT
)Ë& 
GPMI_TIMING2_TCR_MASK
)

	)

14372 
	#GPMI_TIMING2_TRPSTH_MASK
 (0xE0000000U)

	)

14373 
	#GPMI_TIMING2_TRPSTH_SHIFT
 (29U)

	)

14374 
	#GPMI_TIMING2_TRPSTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_TIMING2_TRPSTH_SHIFT
)Ë& 
GPMI_TIMING2_TRPSTH_MASK
)

	)

14377 
	#GPMI_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

14378 
	#GPMI_DATA_DATA_SHIFT
 (0U)

	)

14379 
	#GPMI_DATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DATA_DATA_SHIFT
)Ë& 
GPMI_DATA_DATA_MASK
)

	)

14382 
	#GPMI_STAT_PRESENT_MASK
 (0x1U)

	)

14383 
	#GPMI_STAT_PRESENT_SHIFT
 (0U)

	)

14384 
	#GPMI_STAT_PRESENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_PRESENT_SHIFT
)Ë& 
GPMI_STAT_PRESENT_MASK
)

	)

14385 
	#GPMI_STAT_FIFO_FULL_MASK
 (0x2U)

	)

14386 
	#GPMI_STAT_FIFO_FULL_SHIFT
 (1U)

	)

14387 
	#GPMI_STAT_FIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_FIFO_FULL_SHIFT
)Ë& 
GPMI_STAT_FIFO_FULL_MASK
)

	)

14388 
	#GPMI_STAT_FIFO_EMPTY_MASK
 (0x4U)

	)

14389 
	#GPMI_STAT_FIFO_EMPTY_SHIFT
 (2U)

	)

14390 
	#GPMI_STAT_FIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_FIFO_EMPTY_SHIFT
)Ë& 
GPMI_STAT_FIFO_EMPTY_MASK
)

	)

14391 
	#GPMI_STAT_INVALID_BUFFER_MASK_MASK
 (0x8U)

	)

14392 
	#GPMI_STAT_INVALID_BUFFER_MASK_SHIFT
 (3U)

	)

14393 
	#GPMI_STAT_INVALID_BUFFER_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_INVALID_BUFFER_MASK_SHIFT
)Ë& 
GPMI_STAT_INVALID_BUFFER_MASK_MASK
)

	)

14394 
	#GPMI_STAT_ATA_IRQ_MASK
 (0x10U)

	)

14395 
	#GPMI_STAT_ATA_IRQ_SHIFT
 (4U)

	)

14396 
	#GPMI_STAT_ATA_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_ATA_IRQ_SHIFT
)Ë& 
GPMI_STAT_ATA_IRQ_MASK
)

	)

14397 
	#GPMI_STAT_RSVD1_MASK
 (0xE0U)

	)

14398 
	#GPMI_STAT_RSVD1_SHIFT
 (5U)

	)

14399 
	#GPMI_STAT_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_RSVD1_SHIFT
)Ë& 
GPMI_STAT_RSVD1_MASK
)

	)

14400 
	#GPMI_STAT_DEV0_ERROR_MASK
 (0x100U)

	)

14401 
	#GPMI_STAT_DEV0_ERROR_SHIFT
 (8U)

	)

14402 
	#GPMI_STAT_DEV0_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV0_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV0_ERROR_MASK
)

	)

14403 
	#GPMI_STAT_DEV1_ERROR_MASK
 (0x200U)

	)

14404 
	#GPMI_STAT_DEV1_ERROR_SHIFT
 (9U)

	)

14405 
	#GPMI_STAT_DEV1_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV1_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV1_ERROR_MASK
)

	)

14406 
	#GPMI_STAT_DEV2_ERROR_MASK
 (0x400U)

	)

14407 
	#GPMI_STAT_DEV2_ERROR_SHIFT
 (10U)

	)

14408 
	#GPMI_STAT_DEV2_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV2_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV2_ERROR_MASK
)

	)

14409 
	#GPMI_STAT_DEV3_ERROR_MASK
 (0x800U)

	)

14410 
	#GPMI_STAT_DEV3_ERROR_SHIFT
 (11U)

	)

14411 
	#GPMI_STAT_DEV3_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV3_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV3_ERROR_MASK
)

	)

14412 
	#GPMI_STAT_DEV4_ERROR_MASK
 (0x1000U)

	)

14413 
	#GPMI_STAT_DEV4_ERROR_SHIFT
 (12U)

	)

14414 
	#GPMI_STAT_DEV4_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV4_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV4_ERROR_MASK
)

	)

14415 
	#GPMI_STAT_DEV5_ERROR_MASK
 (0x2000U)

	)

14416 
	#GPMI_STAT_DEV5_ERROR_SHIFT
 (13U)

	)

14417 
	#GPMI_STAT_DEV5_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV5_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV5_ERROR_MASK
)

	)

14418 
	#GPMI_STAT_DEV6_ERROR_MASK
 (0x4000U)

	)

14419 
	#GPMI_STAT_DEV6_ERROR_SHIFT
 (14U)

	)

14420 
	#GPMI_STAT_DEV6_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV6_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV6_ERROR_MASK
)

	)

14421 
	#GPMI_STAT_DEV7_ERROR_MASK
 (0x8000U)

	)

14422 
	#GPMI_STAT_DEV7_ERROR_SHIFT
 (15U)

	)

14423 
	#GPMI_STAT_DEV7_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_DEV7_ERROR_SHIFT
)Ë& 
GPMI_STAT_DEV7_ERROR_MASK
)

	)

14424 
	#GPMI_STAT_RDY_TIMEOUT_MASK
 (0xFF0000U)

	)

14425 
	#GPMI_STAT_RDY_TIMEOUT_SHIFT
 (16U)

	)

14426 
	#GPMI_STAT_RDY_TIMEOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_RDY_TIMEOUT_SHIFT
)Ë& 
GPMI_STAT_RDY_TIMEOUT_MASK
)

	)

14427 
	#GPMI_STAT_READY_BUSY_MASK
 (0xFF000000U)

	)

14428 
	#GPMI_STAT_READY_BUSY_SHIFT
 (24U)

	)

14429 
	#GPMI_STAT_READY_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_STAT_READY_BUSY_SHIFT
)Ë& 
GPMI_STAT_READY_BUSY_MASK
)

	)

14432 
	#GPMI_DEBUG_CMD_END_MASK
 (0xFFU)

	)

14433 
	#GPMI_DEBUG_CMD_END_SHIFT
 (0U)

	)

14434 
	#GPMI_DEBUG_CMD_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG_CMD_END_SHIFT
)Ë& 
GPMI_DEBUG_CMD_END_MASK
)

	)

14435 
	#GPMI_DEBUG_DMAREQ_MASK
 (0xFF00U)

	)

14436 
	#GPMI_DEBUG_DMAREQ_SHIFT
 (8U)

	)

14437 
	#GPMI_DEBUG_DMAREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG_DMAREQ_SHIFT
)Ë& 
GPMI_DEBUG_DMAREQ_MASK
)

	)

14438 
	#GPMI_DEBUG_DMA_SENSE_MASK
 (0xFF0000U)

	)

14439 
	#GPMI_DEBUG_DMA_SENSE_SHIFT
 (16U)

	)

14440 
	#GPMI_DEBUG_DMA_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG_DMA_SENSE_SHIFT
)Ë& 
GPMI_DEBUG_DMA_SENSE_MASK
)

	)

14441 
	#GPMI_DEBUG_WAIT_FOR_READY_END_MASK
 (0xFF000000U)

	)

14442 
	#GPMI_DEBUG_WAIT_FOR_READY_END_SHIFT
 (24U)

	)

14443 
	#GPMI_DEBUG_WAIT_FOR_READY_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG_WAIT_FOR_READY_END_SHIFT
)Ë& 
GPMI_DEBUG_WAIT_FOR_READY_END_MASK
)

	)

14446 
	#GPMI_VERSION_STEP_MASK
 (0xFFFFU)

	)

14447 
	#GPMI_VERSION_STEP_SHIFT
 (0U)

	)

14448 
	#GPMI_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_VERSION_STEP_SHIFT
)Ë& 
GPMI_VERSION_STEP_MASK
)

	)

14449 
	#GPMI_VERSION_MINOR_MASK
 (0xFF0000U)

	)

14450 
	#GPMI_VERSION_MINOR_SHIFT
 (16U)

	)

14451 
	#GPMI_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_VERSION_MINOR_SHIFT
)Ë& 
GPMI_VERSION_MINOR_MASK
)

	)

14452 
	#GPMI_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

14453 
	#GPMI_VERSION_MAJOR_SHIFT
 (24U)

	)

14454 
	#GPMI_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_VERSION_MAJOR_SHIFT
)Ë& 
GPMI_VERSION_MAJOR_MASK
)

	)

14457 
	#GPMI_DEBUG2_RDN_TAP_MASK
 (0x3FU)

	)

14458 
	#GPMI_DEBUG2_RDN_TAP_SHIFT
 (0U)

	)

14459 
	#GPMI_DEBUG2_RDN_TAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_RDN_TAP_SHIFT
)Ë& 
GPMI_DEBUG2_RDN_TAP_MASK
)

	)

14460 
	#GPMI_DEBUG2_UPDATE_WINDOW_MASK
 (0x40U)

	)

14461 
	#GPMI_DEBUG2_UPDATE_WINDOW_SHIFT
 (6U)

	)

14462 
	#GPMI_DEBUG2_UPDATE_WINDOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_UPDATE_WINDOW_SHIFT
)Ë& 
GPMI_DEBUG2_UPDATE_WINDOW_MASK
)

	)

14463 
	#GPMI_DEBUG2_VIEW_DELAYED_RDN_MASK
 (0x80U)

	)

14464 
	#GPMI_DEBUG2_VIEW_DELAYED_RDN_SHIFT
 (7U)

	)

14465 
	#GPMI_DEBUG2_VIEW_DELAYED_RDN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_VIEW_DELAYED_RDN_SHIFT
)Ë& 
GPMI_DEBUG2_VIEW_DELAYED_RDN_MASK
)

	)

14466 
	#GPMI_DEBUG2_SYND2GPMI_READY_MASK
 (0x100U)

	)

14467 
	#GPMI_DEBUG2_SYND2GPMI_READY_SHIFT
 (8U)

	)

14468 
	#GPMI_DEBUG2_SYND2GPMI_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_SYND2GPMI_READY_SHIFT
)Ë& 
GPMI_DEBUG2_SYND2GPMI_READY_MASK
)

	)

14469 
	#GPMI_DEBUG2_SYND2GPMI_VALID_MASK
 (0x200U)

	)

14470 
	#GPMI_DEBUG2_SYND2GPMI_VALID_SHIFT
 (9U)

	)

14471 
	#GPMI_DEBUG2_SYND2GPMI_VALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_SYND2GPMI_VALID_SHIFT
)Ë& 
GPMI_DEBUG2_SYND2GPMI_VALID_MASK
)

	)

14472 
	#GPMI_DEBUG2_GPMI2SYND_READY_MASK
 (0x400U)

	)

14473 
	#GPMI_DEBUG2_GPMI2SYND_READY_SHIFT
 (10U)

	)

14474 
	#GPMI_DEBUG2_GPMI2SYND_READY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_GPMI2SYND_READY_SHIFT
)Ë& 
GPMI_DEBUG2_GPMI2SYND_READY_MASK
)

	)

14475 
	#GPMI_DEBUG2_GPMI2SYND_VALID_MASK
 (0x800U)

	)

14476 
	#GPMI_DEBUG2_GPMI2SYND_VALID_SHIFT
 (11U)

	)

14477 
	#GPMI_DEBUG2_GPMI2SYND_VALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_GPMI2SYND_VALID_SHIFT
)Ë& 
GPMI_DEBUG2_GPMI2SYND_VALID_MASK
)

	)

14478 
	#GPMI_DEBUG2_SYND2GPMI_BE_MASK
 (0xF000U)

	)

14479 
	#GPMI_DEBUG2_SYND2GPMI_BE_SHIFT
 (12U)

	)

14480 
	#GPMI_DEBUG2_SYND2GPMI_BE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_SYND2GPMI_BE_SHIFT
)Ë& 
GPMI_DEBUG2_SYND2GPMI_BE_MASK
)

	)

14481 
	#GPMI_DEBUG2_MAIN_STATE_MASK
 (0xF0000U)

	)

14482 
	#GPMI_DEBUG2_MAIN_STATE_SHIFT
 (16U)

	)

14483 
	#GPMI_DEBUG2_MAIN_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_MAIN_STATE_SHIFT
)Ë& 
GPMI_DEBUG2_MAIN_STATE_MASK
)

	)

14484 
	#GPMI_DEBUG2_PIN_STATE_MASK
 (0x700000U)

	)

14485 
	#GPMI_DEBUG2_PIN_STATE_SHIFT
 (20U)

	)

14486 
	#GPMI_DEBUG2_PIN_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_PIN_STATE_SHIFT
)Ë& 
GPMI_DEBUG2_PIN_STATE_MASK
)

	)

14487 
	#GPMI_DEBUG2_BUSY_MASK
 (0x800000U)

	)

14488 
	#GPMI_DEBUG2_BUSY_SHIFT
 (23U)

	)

14489 
	#GPMI_DEBUG2_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_BUSY_SHIFT
)Ë& 
GPMI_DEBUG2_BUSY_MASK
)

	)

14490 
	#GPMI_DEBUG2_UDMA_STATE_MASK
 (0xF000000U)

	)

14491 
	#GPMI_DEBUG2_UDMA_STATE_SHIFT
 (24U)

	)

14492 
	#GPMI_DEBUG2_UDMA_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_UDMA_STATE_SHIFT
)Ë& 
GPMI_DEBUG2_UDMA_STATE_MASK
)

	)

14493 
	#GPMI_DEBUG2_RSVD1_MASK
 (0xF0000000U)

	)

14494 
	#GPMI_DEBUG2_RSVD1_SHIFT
 (28U)

	)

14495 
	#GPMI_DEBUG2_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG2_RSVD1_SHIFT
)Ë& 
GPMI_DEBUG2_RSVD1_MASK
)

	)

14498 
	#GPMI_DEBUG3_DEV_WORD_CNTR_MASK
 (0xFFFFU)

	)

14499 
	#GPMI_DEBUG3_DEV_WORD_CNTR_SHIFT
 (0U)

	)

14500 
	#GPMI_DEBUG3_DEV_WORD_CNTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG3_DEV_WORD_CNTR_SHIFT
)Ë& 
GPMI_DEBUG3_DEV_WORD_CNTR_MASK
)

	)

14501 
	#GPMI_DEBUG3_APB_WORD_CNTR_MASK
 (0xFFFF0000U)

	)

14502 
	#GPMI_DEBUG3_APB_WORD_CNTR_SHIFT
 (16U)

	)

14503 
	#GPMI_DEBUG3_APB_WORD_CNTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_DEBUG3_APB_WORD_CNTR_SHIFT
)Ë& 
GPMI_DEBUG3_APB_WORD_CNTR_MASK
)

	)

14506 
	#GPMI_READ_DDR_DLL_CTRL_ENABLE_MASK
 (0x1U)

	)

14507 
	#GPMI_READ_DDR_DLL_CTRL_ENABLE_SHIFT
 (0U)

	)

14508 
	#GPMI_READ_DDR_DLL_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_ENABLE_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_ENABLE_MASK
)

	)

14509 
	#GPMI_READ_DDR_DLL_CTRL_RESET_MASK
 (0x2U)

	)

14510 
	#GPMI_READ_DDR_DLL_CTRL_RESET_SHIFT
 (1U)

	)

14511 
	#GPMI_READ_DDR_DLL_CTRL_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_RESET_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_RESET_MASK
)

	)

14512 
	#GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
 (0x4U)

	)

14513 
	#GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
 (2U)

	)

14514 
	#GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
)

	)

14515 
	#GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
 (0x78U)

	)

14516 
	#GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
 (3U)

	)

14517 
	#GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
)

	)

14518 
	#GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_MASK
 (0x80U)

	)

14519 
	#GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
 (7U)

	)

14520 
	#GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_MASK
)

	)

14521 
	#GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_MASK
 (0x100U)

	)

14522 
	#GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_SHIFT
 (8U)

	)

14523 
	#GPMI_READ_DDR_DLL_CTRL_REFCLK_ON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_MASK
)

	)

14524 
	#GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
 (0x200U)

	)

14525 
	#GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
 (9U)

	)

14526 
	#GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
)

	)

14527 
	#GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
 (0x3FC00U)

	)

14528 
	#GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
 (10U)

	)

14529 
	#GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
)

	)

14530 
	#GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK
 (0xC0000U)

	)

14531 
	#GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT
 (18U)

	)

14532 
	#GPMI_READ_DDR_DLL_CTRL_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK
)

	)

14533 
	#GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
 (0xFF00000U)

	)

14534 
	#GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
 (20U)

	)

14535 
	#GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
)

	)

14536 
	#GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
 (0xF0000000U)

	)

14537 
	#GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
 (28U)

	)

14538 
	#GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
)

	)

14541 
	#GPMI_WRITE_DDR_DLL_CTRL_ENABLE_MASK
 (0x1U)

	)

14542 
	#GPMI_WRITE_DDR_DLL_CTRL_ENABLE_SHIFT
 (0U)

	)

14543 
	#GPMI_WRITE_DDR_DLL_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_ENABLE_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_ENABLE_MASK
)

	)

14544 
	#GPMI_WRITE_DDR_DLL_CTRL_RESET_MASK
 (0x2U)

	)

14545 
	#GPMI_WRITE_DDR_DLL_CTRL_RESET_SHIFT
 (1U)

	)

14546 
	#GPMI_WRITE_DDR_DLL_CTRL_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_RESET_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_RESET_MASK
)

	)

14547 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
 (0x4U)

	)

14548 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
 (2U)

	)

14549 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
)

	)

14550 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
 (0x78U)

	)

14551 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
 (3U)

	)

14552 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
)

	)

14553 
	#GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_MASK
 (0x80U)

	)

14554 
	#GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
 (7U)

	)

14555 
	#GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_MASK
)

	)

14556 
	#GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_MASK
 (0x100U)

	)

14557 
	#GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_SHIFT
 (8U)

	)

14558 
	#GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_MASK
)

	)

14559 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
 (0x200U)

	)

14560 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
 (9U)

	)

14561 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
)

	)

14562 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
 (0x3FC00U)

	)

14563 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
 (10U)

	)

14564 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
)

	)

14565 
	#GPMI_WRITE_DDR_DLL_CTRL_RSVD1_MASK
 (0xC0000U)

	)

14566 
	#GPMI_WRITE_DDR_DLL_CTRL_RSVD1_SHIFT
 (18U)

	)

14567 
	#GPMI_WRITE_DDR_DLL_CTRL_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_RSVD1_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_RSVD1_MASK
)

	)

14568 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
 (0xFF00000U)

	)

14569 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
 (20U)

	)

14570 
	#GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
)

	)

14571 
	#GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
 (0xF0000000U)

	)

14572 
	#GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
 (28U)

	)

14573 
	#GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
)

	)

14576 
	#GPMI_READ_DDR_DLL_STS_SLV_LOCK_MASK
 (0x1U)

	)

14577 
	#GPMI_READ_DDR_DLL_STS_SLV_LOCK_SHIFT
 (0U)

	)

14578 
	#GPMI_READ_DDR_DLL_STS_SLV_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_STS_SLV_LOCK_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_STS_SLV_LOCK_MASK
)

	)

14579 
	#GPMI_READ_DDR_DLL_STS_SLV_SEL_MASK
 (0x1FEU)

	)

14580 
	#GPMI_READ_DDR_DLL_STS_SLV_SEL_SHIFT
 (1U)

	)

14581 
	#GPMI_READ_DDR_DLL_STS_SLV_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_STS_SLV_SEL_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_STS_SLV_SEL_MASK
)

	)

14582 
	#GPMI_READ_DDR_DLL_STS_RSVD0_MASK
 (0xFE00U)

	)

14583 
	#GPMI_READ_DDR_DLL_STS_RSVD0_SHIFT
 (9U)

	)

14584 
	#GPMI_READ_DDR_DLL_STS_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_STS_RSVD0_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_STS_RSVD0_MASK
)

	)

14585 
	#GPMI_READ_DDR_DLL_STS_REF_LOCK_MASK
 (0x10000U)

	)

14586 
	#GPMI_READ_DDR_DLL_STS_REF_LOCK_SHIFT
 (16U)

	)

14587 
	#GPMI_READ_DDR_DLL_STS_REF_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_STS_REF_LOCK_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_STS_REF_LOCK_MASK
)

	)

14588 
	#GPMI_READ_DDR_DLL_STS_REF_SEL_MASK
 (0x1FE0000U)

	)

14589 
	#GPMI_READ_DDR_DLL_STS_REF_SEL_SHIFT
 (17U)

	)

14590 
	#GPMI_READ_DDR_DLL_STS_REF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_STS_REF_SEL_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_STS_REF_SEL_MASK
)

	)

14591 
	#GPMI_READ_DDR_DLL_STS_RSVD1_MASK
 (0xFE000000U)

	)

14592 
	#GPMI_READ_DDR_DLL_STS_RSVD1_SHIFT
 (25U)

	)

14593 
	#GPMI_READ_DDR_DLL_STS_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_READ_DDR_DLL_STS_RSVD1_SHIFT
)Ë& 
GPMI_READ_DDR_DLL_STS_RSVD1_MASK
)

	)

14596 
	#GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_MASK
 (0x1U)

	)

14597 
	#GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_SHIFT
 (0U)

	)

14598 
	#GPMI_WRITE_DDR_DLL_STS_SLV_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_MASK
)

	)

14599 
	#GPMI_WRITE_DDR_DLL_STS_SLV_SEL_MASK
 (0x1FEU)

	)

14600 
	#GPMI_WRITE_DDR_DLL_STS_SLV_SEL_SHIFT
 (1U)

	)

14601 
	#GPMI_WRITE_DDR_DLL_STS_SLV_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_STS_SLV_SEL_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_STS_SLV_SEL_MASK
)

	)

14602 
	#GPMI_WRITE_DDR_DLL_STS_RSVD0_MASK
 (0xFE00U)

	)

14603 
	#GPMI_WRITE_DDR_DLL_STS_RSVD0_SHIFT
 (9U)

	)

14604 
	#GPMI_WRITE_DDR_DLL_STS_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_STS_RSVD0_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_STS_RSVD0_MASK
)

	)

14605 
	#GPMI_WRITE_DDR_DLL_STS_REF_LOCK_MASK
 (0x10000U)

	)

14606 
	#GPMI_WRITE_DDR_DLL_STS_REF_LOCK_SHIFT
 (16U)

	)

14607 
	#GPMI_WRITE_DDR_DLL_STS_REF_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_STS_REF_LOCK_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_STS_REF_LOCK_MASK
)

	)

14608 
	#GPMI_WRITE_DDR_DLL_STS_REF_SEL_MASK
 (0x1FE0000U)

	)

14609 
	#GPMI_WRITE_DDR_DLL_STS_REF_SEL_SHIFT
 (17U)

	)

14610 
	#GPMI_WRITE_DDR_DLL_STS_REF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_STS_REF_SEL_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_STS_REF_SEL_MASK
)

	)

14611 
	#GPMI_WRITE_DDR_DLL_STS_RSVD1_MASK
 (0xFE000000U)

	)

14612 
	#GPMI_WRITE_DDR_DLL_STS_RSVD1_SHIFT
 (25U)

	)

14613 
	#GPMI_WRITE_DDR_DLL_STS_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPMI_WRITE_DDR_DLL_STS_RSVD1_SHIFT
)Ë& 
GPMI_WRITE_DDR_DLL_STS_RSVD1_MASK
)

	)

14623 
	#GPMI_BASE
 (0x1806000u)

	)

14625 
	#GPMI
 ((
GPMI_Ty≥
 *)
GPMI_BASE
)

	)

14627 
	#GPMI_BASE_ADDRS
 { 
GPMI_BASE
 }

	)

14629 
	#GPMI_BASE_PTRS
 { 
GPMI
 }

	)

14631 
	#GPMI_IRQS
 { 
RAWNAND_GPMI_IRQn
 }

	)

14649 
__IO
 
uöt32_t
 
	mCR
;

14650 
__IO
 
uöt32_t
 
	mPR
;

14651 
__IO
 
uöt32_t
 
	mSR
;

14652 
__IO
 
uöt32_t
 
	mIR
;

14653 
__IO
 
uöt32_t
 
	mOCR
[3];

14654 
__I
 
uöt32_t
 
	mICR
[2];

14655 
__I
 
uöt32_t
 
	mCNT
;

14656 } 
	tGPT_Ty≥
;

14668 
	#GPT_CR_EN_MASK
 (0x1U)

	)

14669 
	#GPT_CR_EN_SHIFT
 (0U)

	)

14670 
	#GPT_CR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_EN_SHIFT
)Ë& 
GPT_CR_EN_MASK
)

	)

14671 
	#GPT_CR_ENMOD_MASK
 (0x2U)

	)

14672 
	#GPT_CR_ENMOD_SHIFT
 (1U)

	)

14673 
	#GPT_CR_ENMOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_ENMOD_SHIFT
)Ë& 
GPT_CR_ENMOD_MASK
)

	)

14674 
	#GPT_CR_DBGEN_MASK
 (0x4U)

	)

14675 
	#GPT_CR_DBGEN_SHIFT
 (2U)

	)

14676 
	#GPT_CR_DBGEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_DBGEN_SHIFT
)Ë& 
GPT_CR_DBGEN_MASK
)

	)

14677 
	#GPT_CR_WAITEN_MASK
 (0x8U)

	)

14678 
	#GPT_CR_WAITEN_SHIFT
 (3U)

	)

14679 
	#GPT_CR_WAITEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_WAITEN_SHIFT
)Ë& 
GPT_CR_WAITEN_MASK
)

	)

14680 
	#GPT_CR_DOZEEN_MASK
 (0x10U)

	)

14681 
	#GPT_CR_DOZEEN_SHIFT
 (4U)

	)

14682 
	#GPT_CR_DOZEEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_DOZEEN_SHIFT
)Ë& 
GPT_CR_DOZEEN_MASK
)

	)

14683 
	#GPT_CR_STOPEN_MASK
 (0x20U)

	)

14684 
	#GPT_CR_STOPEN_SHIFT
 (5U)

	)

14685 
	#GPT_CR_STOPEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_STOPEN_SHIFT
)Ë& 
GPT_CR_STOPEN_MASK
)

	)

14686 
	#GPT_CR_CLKSRC_MASK
 (0x1C0U)

	)

14687 
	#GPT_CR_CLKSRC_SHIFT
 (6U)

	)

14688 
	#GPT_CR_CLKSRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_CLKSRC_SHIFT
)Ë& 
GPT_CR_CLKSRC_MASK
)

	)

14689 
	#GPT_CR_FRR_MASK
 (0x200U)

	)

14690 
	#GPT_CR_FRR_SHIFT
 (9U)

	)

14691 
	#GPT_CR_FRR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_FRR_SHIFT
)Ë& 
GPT_CR_FRR_MASK
)

	)

14692 
	#GPT_CR_EN_24M_MASK
 (0x400U)

	)

14693 
	#GPT_CR_EN_24M_SHIFT
 (10U)

	)

14694 
	#GPT_CR_EN_24M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_EN_24M_SHIFT
)Ë& 
GPT_CR_EN_24M_MASK
)

	)

14695 
	#GPT_CR_SWR_MASK
 (0x8000U)

	)

14696 
	#GPT_CR_SWR_SHIFT
 (15U)

	)

14697 
	#GPT_CR_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_SWR_SHIFT
)Ë& 
GPT_CR_SWR_MASK
)

	)

14698 
	#GPT_CR_IM1_MASK
 (0x30000U)

	)

14699 
	#GPT_CR_IM1_SHIFT
 (16U)

	)

14700 
	#GPT_CR_IM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_IM1_SHIFT
)Ë& 
GPT_CR_IM1_MASK
)

	)

14701 
	#GPT_CR_IM2_MASK
 (0xC0000U)

	)

14702 
	#GPT_CR_IM2_SHIFT
 (18U)

	)

14703 
	#GPT_CR_IM2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_IM2_SHIFT
)Ë& 
GPT_CR_IM2_MASK
)

	)

14704 
	#GPT_CR_OM1_MASK
 (0x700000U)

	)

14705 
	#GPT_CR_OM1_SHIFT
 (20U)

	)

14706 
	#GPT_CR_OM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_OM1_SHIFT
)Ë& 
GPT_CR_OM1_MASK
)

	)

14707 
	#GPT_CR_OM2_MASK
 (0x3800000U)

	)

14708 
	#GPT_CR_OM2_SHIFT
 (23U)

	)

14709 
	#GPT_CR_OM2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_OM2_SHIFT
)Ë& 
GPT_CR_OM2_MASK
)

	)

14710 
	#GPT_CR_OM3_MASK
 (0x1C000000U)

	)

14711 
	#GPT_CR_OM3_SHIFT
 (26U)

	)

14712 
	#GPT_CR_OM3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_OM3_SHIFT
)Ë& 
GPT_CR_OM3_MASK
)

	)

14713 
	#GPT_CR_FO1_MASK
 (0x20000000U)

	)

14714 
	#GPT_CR_FO1_SHIFT
 (29U)

	)

14715 
	#GPT_CR_FO1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_FO1_SHIFT
)Ë& 
GPT_CR_FO1_MASK
)

	)

14716 
	#GPT_CR_FO2_MASK
 (0x40000000U)

	)

14717 
	#GPT_CR_FO2_SHIFT
 (30U)

	)

14718 
	#GPT_CR_FO2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_FO2_SHIFT
)Ë& 
GPT_CR_FO2_MASK
)

	)

14719 
	#GPT_CR_FO3_MASK
 (0x80000000U)

	)

14720 
	#GPT_CR_FO3_SHIFT
 (31U)

	)

14721 
	#GPT_CR_FO3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CR_FO3_SHIFT
)Ë& 
GPT_CR_FO3_MASK
)

	)

14724 
	#GPT_PR_PRESCALER_MASK
 (0xFFFU)

	)

14725 
	#GPT_PR_PRESCALER_SHIFT
 (0U)

	)

14726 
	#GPT_PR_PRESCALER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_PR_PRESCALER_SHIFT
)Ë& 
GPT_PR_PRESCALER_MASK
)

	)

14727 
	#GPT_PR_PRESCALER24M_MASK
 (0xF000U)

	)

14728 
	#GPT_PR_PRESCALER24M_SHIFT
 (12U)

	)

14729 
	#GPT_PR_PRESCALER24M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_PR_PRESCALER24M_SHIFT
)Ë& 
GPT_PR_PRESCALER24M_MASK
)

	)

14732 
	#GPT_SR_OF1_MASK
 (0x1U)

	)

14733 
	#GPT_SR_OF1_SHIFT
 (0U)

	)

14734 
	#GPT_SR_OF1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_SR_OF1_SHIFT
)Ë& 
GPT_SR_OF1_MASK
)

	)

14735 
	#GPT_SR_OF2_MASK
 (0x2U)

	)

14736 
	#GPT_SR_OF2_SHIFT
 (1U)

	)

14737 
	#GPT_SR_OF2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_SR_OF2_SHIFT
)Ë& 
GPT_SR_OF2_MASK
)

	)

14738 
	#GPT_SR_OF3_MASK
 (0x4U)

	)

14739 
	#GPT_SR_OF3_SHIFT
 (2U)

	)

14740 
	#GPT_SR_OF3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_SR_OF3_SHIFT
)Ë& 
GPT_SR_OF3_MASK
)

	)

14741 
	#GPT_SR_IF1_MASK
 (0x8U)

	)

14742 
	#GPT_SR_IF1_SHIFT
 (3U)

	)

14743 
	#GPT_SR_IF1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_SR_IF1_SHIFT
)Ë& 
GPT_SR_IF1_MASK
)

	)

14744 
	#GPT_SR_IF2_MASK
 (0x10U)

	)

14745 
	#GPT_SR_IF2_SHIFT
 (4U)

	)

14746 
	#GPT_SR_IF2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_SR_IF2_SHIFT
)Ë& 
GPT_SR_IF2_MASK
)

	)

14747 
	#GPT_SR_ROV_MASK
 (0x20U)

	)

14748 
	#GPT_SR_ROV_SHIFT
 (5U)

	)

14749 
	#GPT_SR_ROV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_SR_ROV_SHIFT
)Ë& 
GPT_SR_ROV_MASK
)

	)

14752 
	#GPT_IR_OF1IE_MASK
 (0x1U)

	)

14753 
	#GPT_IR_OF1IE_SHIFT
 (0U)

	)

14754 
	#GPT_IR_OF1IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_IR_OF1IE_SHIFT
)Ë& 
GPT_IR_OF1IE_MASK
)

	)

14755 
	#GPT_IR_OF2IE_MASK
 (0x2U)

	)

14756 
	#GPT_IR_OF2IE_SHIFT
 (1U)

	)

14757 
	#GPT_IR_OF2IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_IR_OF2IE_SHIFT
)Ë& 
GPT_IR_OF2IE_MASK
)

	)

14758 
	#GPT_IR_OF3IE_MASK
 (0x4U)

	)

14759 
	#GPT_IR_OF3IE_SHIFT
 (2U)

	)

14760 
	#GPT_IR_OF3IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_IR_OF3IE_SHIFT
)Ë& 
GPT_IR_OF3IE_MASK
)

	)

14761 
	#GPT_IR_IF1IE_MASK
 (0x8U)

	)

14762 
	#GPT_IR_IF1IE_SHIFT
 (3U)

	)

14763 
	#GPT_IR_IF1IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_IR_IF1IE_SHIFT
)Ë& 
GPT_IR_IF1IE_MASK
)

	)

14764 
	#GPT_IR_IF2IE_MASK
 (0x10U)

	)

14765 
	#GPT_IR_IF2IE_SHIFT
 (4U)

	)

14766 
	#GPT_IR_IF2IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_IR_IF2IE_SHIFT
)Ë& 
GPT_IR_IF2IE_MASK
)

	)

14767 
	#GPT_IR_ROVIE_MASK
 (0x20U)

	)

14768 
	#GPT_IR_ROVIE_SHIFT
 (5U)

	)

14769 
	#GPT_IR_ROVIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_IR_ROVIE_SHIFT
)Ë& 
GPT_IR_ROVIE_MASK
)

	)

14772 
	#GPT_OCR_COMP_MASK
 (0xFFFFFFFFU)

	)

14773 
	#GPT_OCR_COMP_SHIFT
 (0U)

	)

14774 
	#GPT_OCR_COMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_OCR_COMP_SHIFT
)Ë& 
GPT_OCR_COMP_MASK
)

	)

14777 
	#GPT_OCR_COUNT
 (3U)

	)

14780 
	#GPT_ICR_CAPT_MASK
 (0xFFFFFFFFU)

	)

14781 
	#GPT_ICR_CAPT_SHIFT
 (0U)

	)

14782 
	#GPT_ICR_CAPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_ICR_CAPT_SHIFT
)Ë& 
GPT_ICR_CAPT_MASK
)

	)

14785 
	#GPT_ICR_COUNT
 (2U)

	)

14788 
	#GPT_CNT_COUNT_MASK
 (0xFFFFFFFFU)

	)

14789 
	#GPT_CNT_COUNT_SHIFT
 (0U)

	)

14790 
	#GPT_CNT_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
GPT_CNT_COUNT_SHIFT
)Ë& 
GPT_CNT_COUNT_MASK
)

	)

14800 
	#GPT1_BASE
 (0x2098000u)

	)

14802 
	#GPT1
 ((
GPT_Ty≥
 *)
GPT1_BASE
)

	)

14804 
	#GPT2_BASE
 (0x20E8000u)

	)

14806 
	#GPT2
 ((
GPT_Ty≥
 *)
GPT2_BASE
)

	)

14808 
	#GPT_BASE_ADDRS
 { 0u, 
GPT1_BASE
, 
GPT2_BASE
 }

	)

14810 
	#GPT_BASE_PTRS
 { (
GPT_Ty≥
 *)0u, 
GPT1
, 
GPT2
 }

	)

14812 
	#GPT_IRQS
 { 
NŸAvaû_IRQn
, 
GPT1_IRQn
, 
GPT2_IRQn
 }

	)

14830 
__IO
 
uöt16_t
 
	mIADR
;

14831 
uöt8_t
 
	mRESERVED_0
[2];

14832 
__IO
 
uöt16_t
 
	mIFDR
;

14833 
uöt8_t
 
	mRESERVED_1
[2];

14834 
__IO
 
uöt16_t
 
	mI2CR
;

14835 
uöt8_t
 
	mRESERVED_2
[2];

14836 
__IO
 
uöt16_t
 
	mI2SR
;

14837 
uöt8_t
 
	mRESERVED_3
[2];

14838 
__IO
 
uöt16_t
 
	mI2DR
;

14839 } 
	tI2C_Ty≥
;

14851 
	#I2C_IADR_ADR_MASK
 (0xFEU)

	)

14852 
	#I2C_IADR_ADR_SHIFT
 (1U)

	)

14853 
	#I2C_IADR_ADR
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_IADR_ADR_SHIFT
)Ë& 
I2C_IADR_ADR_MASK
)

	)

14856 
	#I2C_IFDR_IC_MASK
 (0x3FU)

	)

14857 
	#I2C_IFDR_IC_SHIFT
 (0U)

	)

14858 
	#I2C_IFDR_IC
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_IFDR_IC_SHIFT
)Ë& 
I2C_IFDR_IC_MASK
)

	)

14861 
	#I2C_I2CR_RSTA_MASK
 (0x4U)

	)

14862 
	#I2C_I2CR_RSTA_SHIFT
 (2U)

	)

14863 
	#I2C_I2CR_RSTA
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2CR_RSTA_SHIFT
)Ë& 
I2C_I2CR_RSTA_MASK
)

	)

14864 
	#I2C_I2CR_TXAK_MASK
 (0x8U)

	)

14865 
	#I2C_I2CR_TXAK_SHIFT
 (3U)

	)

14866 
	#I2C_I2CR_TXAK
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2CR_TXAK_SHIFT
)Ë& 
I2C_I2CR_TXAK_MASK
)

	)

14867 
	#I2C_I2CR_MTX_MASK
 (0x10U)

	)

14868 
	#I2C_I2CR_MTX_SHIFT
 (4U)

	)

14869 
	#I2C_I2CR_MTX
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2CR_MTX_SHIFT
)Ë& 
I2C_I2CR_MTX_MASK
)

	)

14870 
	#I2C_I2CR_MSTA_MASK
 (0x20U)

	)

14871 
	#I2C_I2CR_MSTA_SHIFT
 (5U)

	)

14872 
	#I2C_I2CR_MSTA
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2CR_MSTA_SHIFT
)Ë& 
I2C_I2CR_MSTA_MASK
)

	)

14873 
	#I2C_I2CR_IIEN_MASK
 (0x40U)

	)

14874 
	#I2C_I2CR_IIEN_SHIFT
 (6U)

	)

14875 
	#I2C_I2CR_IIEN
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2CR_IIEN_SHIFT
)Ë& 
I2C_I2CR_IIEN_MASK
)

	)

14876 
	#I2C_I2CR_IEN_MASK
 (0x80U)

	)

14877 
	#I2C_I2CR_IEN_SHIFT
 (7U)

	)

14878 
	#I2C_I2CR_IEN
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2CR_IEN_SHIFT
)Ë& 
I2C_I2CR_IEN_MASK
)

	)

14881 
	#I2C_I2SR_RXAK_MASK
 (0x1U)

	)

14882 
	#I2C_I2SR_RXAK_SHIFT
 (0U)

	)

14883 
	#I2C_I2SR_RXAK
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_RXAK_SHIFT
)Ë& 
I2C_I2SR_RXAK_MASK
)

	)

14884 
	#I2C_I2SR_IIF_MASK
 (0x2U)

	)

14885 
	#I2C_I2SR_IIF_SHIFT
 (1U)

	)

14886 
	#I2C_I2SR_IIF
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_IIF_SHIFT
)Ë& 
I2C_I2SR_IIF_MASK
)

	)

14887 
	#I2C_I2SR_SRW_MASK
 (0x4U)

	)

14888 
	#I2C_I2SR_SRW_SHIFT
 (2U)

	)

14889 
	#I2C_I2SR_SRW
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_SRW_SHIFT
)Ë& 
I2C_I2SR_SRW_MASK
)

	)

14890 
	#I2C_I2SR_IAL_MASK
 (0x10U)

	)

14891 
	#I2C_I2SR_IAL_SHIFT
 (4U)

	)

14892 
	#I2C_I2SR_IAL
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_IAL_SHIFT
)Ë& 
I2C_I2SR_IAL_MASK
)

	)

14893 
	#I2C_I2SR_IBB_MASK
 (0x20U)

	)

14894 
	#I2C_I2SR_IBB_SHIFT
 (5U)

	)

14895 
	#I2C_I2SR_IBB
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_IBB_SHIFT
)Ë& 
I2C_I2SR_IBB_MASK
)

	)

14896 
	#I2C_I2SR_IAAS_MASK
 (0x40U)

	)

14897 
	#I2C_I2SR_IAAS_SHIFT
 (6U)

	)

14898 
	#I2C_I2SR_IAAS
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_IAAS_SHIFT
)Ë& 
I2C_I2SR_IAAS_MASK
)

	)

14899 
	#I2C_I2SR_ICF_MASK
 (0x80U)

	)

14900 
	#I2C_I2SR_ICF_SHIFT
 (7U)

	)

14901 
	#I2C_I2SR_ICF
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2SR_ICF_SHIFT
)Ë& 
I2C_I2SR_ICF_MASK
)

	)

14904 
	#I2C_I2DR_DATA_MASK
 (0xFFU)

	)

14905 
	#I2C_I2DR_DATA_SHIFT
 (0U)

	)

14906 
	#I2C_I2DR_DATA
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
I2C_I2DR_DATA_SHIFT
)Ë& 
I2C_I2DR_DATA_MASK
)

	)

14916 
	#I2C1_BASE
 (0x21A0000u)

	)

14918 
	#I2C1
 ((
I2C_Ty≥
 *)
I2C1_BASE
)

	)

14920 
	#I2C2_BASE
 (0x21A4000u)

	)

14922 
	#I2C2
 ((
I2C_Ty≥
 *)
I2C2_BASE
)

	)

14924 
	#I2C3_BASE
 (0x21A8000u)

	)

14926 
	#I2C3
 ((
I2C_Ty≥
 *)
I2C3_BASE
)

	)

14928 
	#I2C4_BASE
 (0x21F8000u)

	)

14930 
	#I2C4
 ((
I2C_Ty≥
 *)
I2C4_BASE
)

	)

14932 
	#I2C_BASE_ADDRS
 { 0u, 
I2C1_BASE
, 
I2C2_BASE
, 
I2C3_BASE
, 
I2C4_BASE
 }

	)

14934 
	#I2C_BASE_PTRS
 { (
I2C_Ty≥
 *)0u, 
I2C1
, 
I2C2
, 
I2C3
, 
I2C4
 }

	)

14936 
	#I2C_IRQS
 { 
NŸAvaû_IRQn
, 
I2C1_IRQn
, 
I2C2_IRQn
, 
I2C3_IRQn
, 
I2C4_IRQn
 }

	)

14954 
__IO
 
uöt32_t
 
	mTCSR
;

14955 
__IO
 
uöt32_t
 
	mTCR1
;

14956 
__IO
 
uöt32_t
 
	mTCR2
;

14957 
__IO
 
uöt32_t
 
	mTCR3
;

14958 
__IO
 
uöt32_t
 
	mTCR4
;

14959 
__IO
 
uöt32_t
 
	mTCR5
;

14960 
uöt8_t
 
	mRESERVED_0
[8];

14961 
__O
 
uöt32_t
 
	mTDR
[1];

14962 
uöt8_t
 
	mRESERVED_1
[28];

14963 
__I
 
uöt32_t
 
	mTFR
[1];

14964 
uöt8_t
 
	mRESERVED_2
[28];

14965 
__IO
 
uöt32_t
 
	mTMR
;

14966 
uöt8_t
 
	mRESERVED_3
[28];

14967 
__IO
 
uöt32_t
 
	mRCSR
;

14968 
__IO
 
uöt32_t
 
	mRCR1
;

14969 
__IO
 
uöt32_t
 
	mRCR2
;

14970 
__IO
 
uöt32_t
 
	mRCR3
;

14971 
__IO
 
uöt32_t
 
	mRCR4
;

14972 
__IO
 
uöt32_t
 
	mRCR5
;

14973 
uöt8_t
 
	mRESERVED_4
[8];

14974 
__I
 
uöt32_t
 
	mRDR
[1];

14975 
uöt8_t
 
	mRESERVED_5
[28];

14976 
__I
 
uöt32_t
 
	mRFR
[1];

14977 
uöt8_t
 
	mRESERVED_6
[28];

14978 
__IO
 
uöt32_t
 
	mRMR
;

14979 } 
	tI2S_Ty≥
;

14991 
	#I2S_TCSR_FRDE_MASK
 (0x1U)

	)

14992 
	#I2S_TCSR_FRDE_SHIFT
 (0U)

	)

14993 
	#I2S_TCSR_FRDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FRDE_SHIFT
)Ë& 
I2S_TCSR_FRDE_MASK
)

	)

14994 
	#I2S_TCSR_FWDE_MASK
 (0x2U)

	)

14995 
	#I2S_TCSR_FWDE_SHIFT
 (1U)

	)

14996 
	#I2S_TCSR_FWDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FWDE_SHIFT
)Ë& 
I2S_TCSR_FWDE_MASK
)

	)

14997 
	#I2S_TCSR_FRIE_MASK
 (0x100U)

	)

14998 
	#I2S_TCSR_FRIE_SHIFT
 (8U)

	)

14999 
	#I2S_TCSR_FRIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FRIE_SHIFT
)Ë& 
I2S_TCSR_FRIE_MASK
)

	)

15000 
	#I2S_TCSR_FWIE_MASK
 (0x200U)

	)

15001 
	#I2S_TCSR_FWIE_SHIFT
 (9U)

	)

15002 
	#I2S_TCSR_FWIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FWIE_SHIFT
)Ë& 
I2S_TCSR_FWIE_MASK
)

	)

15003 
	#I2S_TCSR_FEIE_MASK
 (0x400U)

	)

15004 
	#I2S_TCSR_FEIE_SHIFT
 (10U)

	)

15005 
	#I2S_TCSR_FEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FEIE_SHIFT
)Ë& 
I2S_TCSR_FEIE_MASK
)

	)

15006 
	#I2S_TCSR_SEIE_MASK
 (0x800U)

	)

15007 
	#I2S_TCSR_SEIE_SHIFT
 (11U)

	)

15008 
	#I2S_TCSR_SEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_SEIE_SHIFT
)Ë& 
I2S_TCSR_SEIE_MASK
)

	)

15009 
	#I2S_TCSR_WSIE_MASK
 (0x1000U)

	)

15010 
	#I2S_TCSR_WSIE_SHIFT
 (12U)

	)

15011 
	#I2S_TCSR_WSIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_WSIE_SHIFT
)Ë& 
I2S_TCSR_WSIE_MASK
)

	)

15012 
	#I2S_TCSR_FRF_MASK
 (0x10000U)

	)

15013 
	#I2S_TCSR_FRF_SHIFT
 (16U)

	)

15014 
	#I2S_TCSR_FRF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FRF_SHIFT
)Ë& 
I2S_TCSR_FRF_MASK
)

	)

15015 
	#I2S_TCSR_FWF_MASK
 (0x20000U)

	)

15016 
	#I2S_TCSR_FWF_SHIFT
 (17U)

	)

15017 
	#I2S_TCSR_FWF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FWF_SHIFT
)Ë& 
I2S_TCSR_FWF_MASK
)

	)

15018 
	#I2S_TCSR_FEF_MASK
 (0x40000U)

	)

15019 
	#I2S_TCSR_FEF_SHIFT
 (18U)

	)

15020 
	#I2S_TCSR_FEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FEF_SHIFT
)Ë& 
I2S_TCSR_FEF_MASK
)

	)

15021 
	#I2S_TCSR_SEF_MASK
 (0x80000U)

	)

15022 
	#I2S_TCSR_SEF_SHIFT
 (19U)

	)

15023 
	#I2S_TCSR_SEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_SEF_SHIFT
)Ë& 
I2S_TCSR_SEF_MASK
)

	)

15024 
	#I2S_TCSR_WSF_MASK
 (0x100000U)

	)

15025 
	#I2S_TCSR_WSF_SHIFT
 (20U)

	)

15026 
	#I2S_TCSR_WSF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_WSF_SHIFT
)Ë& 
I2S_TCSR_WSF_MASK
)

	)

15027 
	#I2S_TCSR_SR_MASK
 (0x1000000U)

	)

15028 
	#I2S_TCSR_SR_SHIFT
 (24U)

	)

15029 
	#I2S_TCSR_SR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_SR_SHIFT
)Ë& 
I2S_TCSR_SR_MASK
)

	)

15030 
	#I2S_TCSR_FR_MASK
 (0x2000000U)

	)

15031 
	#I2S_TCSR_FR_SHIFT
 (25U)

	)

15032 
	#I2S_TCSR_FR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_FR_SHIFT
)Ë& 
I2S_TCSR_FR_MASK
)

	)

15033 
	#I2S_TCSR_BCE_MASK
 (0x10000000U)

	)

15034 
	#I2S_TCSR_BCE_SHIFT
 (28U)

	)

15035 
	#I2S_TCSR_BCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_BCE_SHIFT
)Ë& 
I2S_TCSR_BCE_MASK
)

	)

15036 
	#I2S_TCSR_STOPE_MASK
 (0x40000000U)

	)

15037 
	#I2S_TCSR_STOPE_SHIFT
 (30U)

	)

15038 
	#I2S_TCSR_STOPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_STOPE_SHIFT
)Ë& 
I2S_TCSR_STOPE_MASK
)

	)

15039 
	#I2S_TCSR_TE_MASK
 (0x80000000U)

	)

15040 
	#I2S_TCSR_TE_SHIFT
 (31U)

	)

15041 
	#I2S_TCSR_TE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCSR_TE_SHIFT
)Ë& 
I2S_TCSR_TE_MASK
)

	)

15044 
	#I2S_TCR1_TFW_MASK
 (0x1FU)

	)

15045 
	#I2S_TCR1_TFW_SHIFT
 (0U)

	)

15046 
	#I2S_TCR1_TFW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR1_TFW_SHIFT
)Ë& 
I2S_TCR1_TFW_MASK
)

	)

15049 
	#I2S_TCR2_DIV_MASK
 (0xFFU)

	)

15050 
	#I2S_TCR2_DIV_SHIFT
 (0U)

	)

15051 
	#I2S_TCR2_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_DIV_SHIFT
)Ë& 
I2S_TCR2_DIV_MASK
)

	)

15052 
	#I2S_TCR2_BCD_MASK
 (0x1000000U)

	)

15053 
	#I2S_TCR2_BCD_SHIFT
 (24U)

	)

15054 
	#I2S_TCR2_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_BCD_SHIFT
)Ë& 
I2S_TCR2_BCD_MASK
)

	)

15055 
	#I2S_TCR2_BCP_MASK
 (0x2000000U)

	)

15056 
	#I2S_TCR2_BCP_SHIFT
 (25U)

	)

15057 
	#I2S_TCR2_BCP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_BCP_SHIFT
)Ë& 
I2S_TCR2_BCP_MASK
)

	)

15058 
	#I2S_TCR2_MSEL_MASK
 (0xC000000U)

	)

15059 
	#I2S_TCR2_MSEL_SHIFT
 (26U)

	)

15060 
	#I2S_TCR2_MSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_MSEL_SHIFT
)Ë& 
I2S_TCR2_MSEL_MASK
)

	)

15061 
	#I2S_TCR2_BCI_MASK
 (0x10000000U)

	)

15062 
	#I2S_TCR2_BCI_SHIFT
 (28U)

	)

15063 
	#I2S_TCR2_BCI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_BCI_SHIFT
)Ë& 
I2S_TCR2_BCI_MASK
)

	)

15064 
	#I2S_TCR2_BCS_MASK
 (0x20000000U)

	)

15065 
	#I2S_TCR2_BCS_SHIFT
 (29U)

	)

15066 
	#I2S_TCR2_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_BCS_SHIFT
)Ë& 
I2S_TCR2_BCS_MASK
)

	)

15067 
	#I2S_TCR2_SYNC_MASK
 (0xC0000000U)

	)

15068 
	#I2S_TCR2_SYNC_SHIFT
 (30U)

	)

15069 
	#I2S_TCR2_SYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR2_SYNC_SHIFT
)Ë& 
I2S_TCR2_SYNC_MASK
)

	)

15072 
	#I2S_TCR3_WDFL_MASK
 (0x1FU)

	)

15073 
	#I2S_TCR3_WDFL_SHIFT
 (0U)

	)

15074 
	#I2S_TCR3_WDFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR3_WDFL_SHIFT
)Ë& 
I2S_TCR3_WDFL_MASK
)

	)

15075 
	#I2S_TCR3_TCE_MASK
 (0x10000U)

	)

15076 
	#I2S_TCR3_TCE_SHIFT
 (16U)

	)

15077 
	#I2S_TCR3_TCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR3_TCE_SHIFT
)Ë& 
I2S_TCR3_TCE_MASK
)

	)

15080 
	#I2S_TCR4_FSD_MASK
 (0x1U)

	)

15081 
	#I2S_TCR4_FSD_SHIFT
 (0U)

	)

15082 
	#I2S_TCR4_FSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR4_FSD_SHIFT
)Ë& 
I2S_TCR4_FSD_MASK
)

	)

15083 
	#I2S_TCR4_FSP_MASK
 (0x2U)

	)

15084 
	#I2S_TCR4_FSP_SHIFT
 (1U)

	)

15085 
	#I2S_TCR4_FSP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR4_FSP_SHIFT
)Ë& 
I2S_TCR4_FSP_MASK
)

	)

15086 
	#I2S_TCR4_FSE_MASK
 (0x8U)

	)

15087 
	#I2S_TCR4_FSE_SHIFT
 (3U)

	)

15088 
	#I2S_TCR4_FSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR4_FSE_SHIFT
)Ë& 
I2S_TCR4_FSE_MASK
)

	)

15089 
	#I2S_TCR4_MF_MASK
 (0x10U)

	)

15090 
	#I2S_TCR4_MF_SHIFT
 (4U)

	)

15091 
	#I2S_TCR4_MF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR4_MF_SHIFT
)Ë& 
I2S_TCR4_MF_MASK
)

	)

15092 
	#I2S_TCR4_SYWD_MASK
 (0x1F00U)

	)

15093 
	#I2S_TCR4_SYWD_SHIFT
 (8U)

	)

15094 
	#I2S_TCR4_SYWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR4_SYWD_SHIFT
)Ë& 
I2S_TCR4_SYWD_MASK
)

	)

15095 
	#I2S_TCR4_FRSZ_MASK
 (0x1F0000U)

	)

15096 
	#I2S_TCR4_FRSZ_SHIFT
 (16U)

	)

15097 
	#I2S_TCR4_FRSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR4_FRSZ_SHIFT
)Ë& 
I2S_TCR4_FRSZ_MASK
)

	)

15100 
	#I2S_TCR5_FBT_MASK
 (0x1F00U)

	)

15101 
	#I2S_TCR5_FBT_SHIFT
 (8U)

	)

15102 
	#I2S_TCR5_FBT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR5_FBT_SHIFT
)Ë& 
I2S_TCR5_FBT_MASK
)

	)

15103 
	#I2S_TCR5_W0W_MASK
 (0x1F0000U)

	)

15104 
	#I2S_TCR5_W0W_SHIFT
 (16U)

	)

15105 
	#I2S_TCR5_W0W
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR5_W0W_SHIFT
)Ë& 
I2S_TCR5_W0W_MASK
)

	)

15106 
	#I2S_TCR5_WNW_MASK
 (0x1F000000U)

	)

15107 
	#I2S_TCR5_WNW_SHIFT
 (24U)

	)

15108 
	#I2S_TCR5_WNW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TCR5_WNW_SHIFT
)Ë& 
I2S_TCR5_WNW_MASK
)

	)

15111 
	#I2S_TDR_TDR_MASK
 (0xFFFFFFFFU)

	)

15112 
	#I2S_TDR_TDR_SHIFT
 (0U)

	)

15113 
	#I2S_TDR_TDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TDR_TDR_SHIFT
)Ë& 
I2S_TDR_TDR_MASK
)

	)

15116 
	#I2S_TDR_COUNT
 (1U)

	)

15119 
	#I2S_TFR_RFP_MASK
 (0x3FU)

	)

15120 
	#I2S_TFR_RFP_SHIFT
 (0U)

	)

15121 
	#I2S_TFR_RFP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TFR_RFP_SHIFT
)Ë& 
I2S_TFR_RFP_MASK
)

	)

15122 
	#I2S_TFR_WFP_MASK
 (0x3F0000U)

	)

15123 
	#I2S_TFR_WFP_SHIFT
 (16U)

	)

15124 
	#I2S_TFR_WFP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TFR_WFP_SHIFT
)Ë& 
I2S_TFR_WFP_MASK
)

	)

15127 
	#I2S_TFR_COUNT
 (1U)

	)

15130 
	#I2S_TMR_TWM_MASK
 (0xFFFFFFFFU)

	)

15131 
	#I2S_TMR_TWM_SHIFT
 (0U)

	)

15132 
	#I2S_TMR_TWM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_TMR_TWM_SHIFT
)Ë& 
I2S_TMR_TWM_MASK
)

	)

15135 
	#I2S_RCSR_FRDE_MASK
 (0x1U)

	)

15136 
	#I2S_RCSR_FRDE_SHIFT
 (0U)

	)

15137 
	#I2S_RCSR_FRDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FRDE_SHIFT
)Ë& 
I2S_RCSR_FRDE_MASK
)

	)

15138 
	#I2S_RCSR_FWDE_MASK
 (0x2U)

	)

15139 
	#I2S_RCSR_FWDE_SHIFT
 (1U)

	)

15140 
	#I2S_RCSR_FWDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FWDE_SHIFT
)Ë& 
I2S_RCSR_FWDE_MASK
)

	)

15141 
	#I2S_RCSR_FRIE_MASK
 (0x100U)

	)

15142 
	#I2S_RCSR_FRIE_SHIFT
 (8U)

	)

15143 
	#I2S_RCSR_FRIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FRIE_SHIFT
)Ë& 
I2S_RCSR_FRIE_MASK
)

	)

15144 
	#I2S_RCSR_FWIE_MASK
 (0x200U)

	)

15145 
	#I2S_RCSR_FWIE_SHIFT
 (9U)

	)

15146 
	#I2S_RCSR_FWIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FWIE_SHIFT
)Ë& 
I2S_RCSR_FWIE_MASK
)

	)

15147 
	#I2S_RCSR_FEIE_MASK
 (0x400U)

	)

15148 
	#I2S_RCSR_FEIE_SHIFT
 (10U)

	)

15149 
	#I2S_RCSR_FEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FEIE_SHIFT
)Ë& 
I2S_RCSR_FEIE_MASK
)

	)

15150 
	#I2S_RCSR_SEIE_MASK
 (0x800U)

	)

15151 
	#I2S_RCSR_SEIE_SHIFT
 (11U)

	)

15152 
	#I2S_RCSR_SEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_SEIE_SHIFT
)Ë& 
I2S_RCSR_SEIE_MASK
)

	)

15153 
	#I2S_RCSR_WSIE_MASK
 (0x1000U)

	)

15154 
	#I2S_RCSR_WSIE_SHIFT
 (12U)

	)

15155 
	#I2S_RCSR_WSIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_WSIE_SHIFT
)Ë& 
I2S_RCSR_WSIE_MASK
)

	)

15156 
	#I2S_RCSR_FRF_MASK
 (0x10000U)

	)

15157 
	#I2S_RCSR_FRF_SHIFT
 (16U)

	)

15158 
	#I2S_RCSR_FRF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FRF_SHIFT
)Ë& 
I2S_RCSR_FRF_MASK
)

	)

15159 
	#I2S_RCSR_FWF_MASK
 (0x20000U)

	)

15160 
	#I2S_RCSR_FWF_SHIFT
 (17U)

	)

15161 
	#I2S_RCSR_FWF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FWF_SHIFT
)Ë& 
I2S_RCSR_FWF_MASK
)

	)

15162 
	#I2S_RCSR_FEF_MASK
 (0x40000U)

	)

15163 
	#I2S_RCSR_FEF_SHIFT
 (18U)

	)

15164 
	#I2S_RCSR_FEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FEF_SHIFT
)Ë& 
I2S_RCSR_FEF_MASK
)

	)

15165 
	#I2S_RCSR_SEF_MASK
 (0x80000U)

	)

15166 
	#I2S_RCSR_SEF_SHIFT
 (19U)

	)

15167 
	#I2S_RCSR_SEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_SEF_SHIFT
)Ë& 
I2S_RCSR_SEF_MASK
)

	)

15168 
	#I2S_RCSR_WSF_MASK
 (0x100000U)

	)

15169 
	#I2S_RCSR_WSF_SHIFT
 (20U)

	)

15170 
	#I2S_RCSR_WSF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_WSF_SHIFT
)Ë& 
I2S_RCSR_WSF_MASK
)

	)

15171 
	#I2S_RCSR_SR_MASK
 (0x1000000U)

	)

15172 
	#I2S_RCSR_SR_SHIFT
 (24U)

	)

15173 
	#I2S_RCSR_SR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_SR_SHIFT
)Ë& 
I2S_RCSR_SR_MASK
)

	)

15174 
	#I2S_RCSR_FR_MASK
 (0x2000000U)

	)

15175 
	#I2S_RCSR_FR_SHIFT
 (25U)

	)

15176 
	#I2S_RCSR_FR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_FR_SHIFT
)Ë& 
I2S_RCSR_FR_MASK
)

	)

15177 
	#I2S_RCSR_BCE_MASK
 (0x10000000U)

	)

15178 
	#I2S_RCSR_BCE_SHIFT
 (28U)

	)

15179 
	#I2S_RCSR_BCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_BCE_SHIFT
)Ë& 
I2S_RCSR_BCE_MASK
)

	)

15180 
	#I2S_RCSR_STOPE_MASK
 (0x40000000U)

	)

15181 
	#I2S_RCSR_STOPE_SHIFT
 (30U)

	)

15182 
	#I2S_RCSR_STOPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_STOPE_SHIFT
)Ë& 
I2S_RCSR_STOPE_MASK
)

	)

15183 
	#I2S_RCSR_RE_MASK
 (0x80000000U)

	)

15184 
	#I2S_RCSR_RE_SHIFT
 (31U)

	)

15185 
	#I2S_RCSR_RE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCSR_RE_SHIFT
)Ë& 
I2S_RCSR_RE_MASK
)

	)

15188 
	#I2S_RCR1_RFW_MASK
 (0x1FU)

	)

15189 
	#I2S_RCR1_RFW_SHIFT
 (0U)

	)

15190 
	#I2S_RCR1_RFW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR1_RFW_SHIFT
)Ë& 
I2S_RCR1_RFW_MASK
)

	)

15193 
	#I2S_RCR2_DIV_MASK
 (0xFFU)

	)

15194 
	#I2S_RCR2_DIV_SHIFT
 (0U)

	)

15195 
	#I2S_RCR2_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_DIV_SHIFT
)Ë& 
I2S_RCR2_DIV_MASK
)

	)

15196 
	#I2S_RCR2_BCD_MASK
 (0x1000000U)

	)

15197 
	#I2S_RCR2_BCD_SHIFT
 (24U)

	)

15198 
	#I2S_RCR2_BCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_BCD_SHIFT
)Ë& 
I2S_RCR2_BCD_MASK
)

	)

15199 
	#I2S_RCR2_BCP_MASK
 (0x2000000U)

	)

15200 
	#I2S_RCR2_BCP_SHIFT
 (25U)

	)

15201 
	#I2S_RCR2_BCP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_BCP_SHIFT
)Ë& 
I2S_RCR2_BCP_MASK
)

	)

15202 
	#I2S_RCR2_MSEL_MASK
 (0xC000000U)

	)

15203 
	#I2S_RCR2_MSEL_SHIFT
 (26U)

	)

15204 
	#I2S_RCR2_MSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_MSEL_SHIFT
)Ë& 
I2S_RCR2_MSEL_MASK
)

	)

15205 
	#I2S_RCR2_BCI_MASK
 (0x10000000U)

	)

15206 
	#I2S_RCR2_BCI_SHIFT
 (28U)

	)

15207 
	#I2S_RCR2_BCI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_BCI_SHIFT
)Ë& 
I2S_RCR2_BCI_MASK
)

	)

15208 
	#I2S_RCR2_BCS_MASK
 (0x20000000U)

	)

15209 
	#I2S_RCR2_BCS_SHIFT
 (29U)

	)

15210 
	#I2S_RCR2_BCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_BCS_SHIFT
)Ë& 
I2S_RCR2_BCS_MASK
)

	)

15211 
	#I2S_RCR2_SYNC_MASK
 (0xC0000000U)

	)

15212 
	#I2S_RCR2_SYNC_SHIFT
 (30U)

	)

15213 
	#I2S_RCR2_SYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR2_SYNC_SHIFT
)Ë& 
I2S_RCR2_SYNC_MASK
)

	)

15216 
	#I2S_RCR3_WDFL_MASK
 (0x1FU)

	)

15217 
	#I2S_RCR3_WDFL_SHIFT
 (0U)

	)

15218 
	#I2S_RCR3_WDFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR3_WDFL_SHIFT
)Ë& 
I2S_RCR3_WDFL_MASK
)

	)

15219 
	#I2S_RCR3_RCE_MASK
 (0x10000U)

	)

15220 
	#I2S_RCR3_RCE_SHIFT
 (16U)

	)

15221 
	#I2S_RCR3_RCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR3_RCE_SHIFT
)Ë& 
I2S_RCR3_RCE_MASK
)

	)

15224 
	#I2S_RCR4_FSD_MASK
 (0x1U)

	)

15225 
	#I2S_RCR4_FSD_SHIFT
 (0U)

	)

15226 
	#I2S_RCR4_FSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR4_FSD_SHIFT
)Ë& 
I2S_RCR4_FSD_MASK
)

	)

15227 
	#I2S_RCR4_FSP_MASK
 (0x2U)

	)

15228 
	#I2S_RCR4_FSP_SHIFT
 (1U)

	)

15229 
	#I2S_RCR4_FSP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR4_FSP_SHIFT
)Ë& 
I2S_RCR4_FSP_MASK
)

	)

15230 
	#I2S_RCR4_FSE_MASK
 (0x8U)

	)

15231 
	#I2S_RCR4_FSE_SHIFT
 (3U)

	)

15232 
	#I2S_RCR4_FSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR4_FSE_SHIFT
)Ë& 
I2S_RCR4_FSE_MASK
)

	)

15233 
	#I2S_RCR4_MF_MASK
 (0x10U)

	)

15234 
	#I2S_RCR4_MF_SHIFT
 (4U)

	)

15235 
	#I2S_RCR4_MF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR4_MF_SHIFT
)Ë& 
I2S_RCR4_MF_MASK
)

	)

15236 
	#I2S_RCR4_SYWD_MASK
 (0x1F00U)

	)

15237 
	#I2S_RCR4_SYWD_SHIFT
 (8U)

	)

15238 
	#I2S_RCR4_SYWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR4_SYWD_SHIFT
)Ë& 
I2S_RCR4_SYWD_MASK
)

	)

15239 
	#I2S_RCR4_FRSZ_MASK
 (0x1F0000U)

	)

15240 
	#I2S_RCR4_FRSZ_SHIFT
 (16U)

	)

15241 
	#I2S_RCR4_FRSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR4_FRSZ_SHIFT
)Ë& 
I2S_RCR4_FRSZ_MASK
)

	)

15244 
	#I2S_RCR5_FBT_MASK
 (0x1F00U)

	)

15245 
	#I2S_RCR5_FBT_SHIFT
 (8U)

	)

15246 
	#I2S_RCR5_FBT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR5_FBT_SHIFT
)Ë& 
I2S_RCR5_FBT_MASK
)

	)

15247 
	#I2S_RCR5_W0W_MASK
 (0x1F0000U)

	)

15248 
	#I2S_RCR5_W0W_SHIFT
 (16U)

	)

15249 
	#I2S_RCR5_W0W
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR5_W0W_SHIFT
)Ë& 
I2S_RCR5_W0W_MASK
)

	)

15250 
	#I2S_RCR5_WNW_MASK
 (0x1F000000U)

	)

15251 
	#I2S_RCR5_WNW_SHIFT
 (24U)

	)

15252 
	#I2S_RCR5_WNW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RCR5_WNW_SHIFT
)Ë& 
I2S_RCR5_WNW_MASK
)

	)

15255 
	#I2S_RDR_RDR_MASK
 (0xFFFFFFFFU)

	)

15256 
	#I2S_RDR_RDR_SHIFT
 (0U)

	)

15257 
	#I2S_RDR_RDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RDR_RDR_SHIFT
)Ë& 
I2S_RDR_RDR_MASK
)

	)

15260 
	#I2S_RDR_COUNT
 (1U)

	)

15263 
	#I2S_RFR_RFP_MASK
 (0x3FU)

	)

15264 
	#I2S_RFR_RFP_SHIFT
 (0U)

	)

15265 
	#I2S_RFR_RFP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RFR_RFP_SHIFT
)Ë& 
I2S_RFR_RFP_MASK
)

	)

15266 
	#I2S_RFR_WFP_MASK
 (0x3F0000U)

	)

15267 
	#I2S_RFR_WFP_SHIFT
 (16U)

	)

15268 
	#I2S_RFR_WFP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RFR_WFP_SHIFT
)Ë& 
I2S_RFR_WFP_MASK
)

	)

15271 
	#I2S_RFR_COUNT
 (1U)

	)

15274 
	#I2S_RMR_RWM_MASK
 (0xFFFFFFFFU)

	)

15275 
	#I2S_RMR_RWM_SHIFT
 (0U)

	)

15276 
	#I2S_RMR_RWM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
I2S_RMR_RWM_SHIFT
)Ë& 
I2S_RMR_RWM_MASK
)

	)

15286 
	#I2S1_BASE
 (0x2028000u)

	)

15288 
	#I2S1
 ((
I2S_Ty≥
 *)
I2S1_BASE
)

	)

15290 
	#I2S2_BASE
 (0x202C000u)

	)

15292 
	#I2S2
 ((
I2S_Ty≥
 *)
I2S2_BASE
)

	)

15294 
	#I2S3_BASE
 (0x2030000u)

	)

15296 
	#I2S3
 ((
I2S_Ty≥
 *)
I2S3_BASE
)

	)

15298 
	#I2S_BASE_ADDRS
 { 0u, 
I2S1_BASE
, 
I2S2_BASE
, 
I2S3_BASE
 }

	)

15300 
	#I2S_BASE_PTRS
 { (
I2S_Ty≥
 *)0u, 
I2S1
, 
I2S2
, 
I2S3
 }

	)

15302 
	#I2S_RX_IRQS
 { 
NŸAvaû_IRQn
, 
SAI1_IRQn
, 
SAI2_IRQn
, 
SAI3_RX_IRQn
 }

	)

15303 
	#I2S_TX_IRQS
 { 
NŸAvaû_IRQn
, 
SAI1_IRQn
, 
SAI2_IRQn
, 
SAI3_TX_IRQn
 }

	)

15321 
uöt8_t
 
	mRESERVED_0
[68];

15322 
__IO
 
uöt32_t
 
	mSW_MUX_CTL_PAD
[112];

15323 
__IO
 
uöt32_t
 
	mSW_PAD_CTL_PAD_DDR
[34];

15324 
uöt8_t
 
	mRESERVED_1
[68];

15325 
__IO
 
uöt32_t
 
	mSW_PAD_CTL_PAD
[112];

15326 
__IO
 
uöt32_t
 
	mSW_PAD_CTL_GRP
[10];

15327 
__IO
 
uöt32_t
 
	mSELECT_INPUT
[122];

15328 } 
	tIOMUXC_Ty≥
;

15340 
	#IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK
 (0xFUË

	)

15341 
	#IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT
 (0U)

	)

15342 
	#IOMUXC_SW_MUX_CTL_PAD_MUX_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT
)Ë& 
IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK
Ë

	)

15343 
	#IOMUXC_SW_MUX_CTL_PAD_SION_MASK
 (0x10U)

	)

15344 
	#IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT
 (4U)

	)

15345 
	#IOMUXC_SW_MUX_CTL_PAD_SION
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT
)Ë& 
IOMUXC_SW_MUX_CTL_PAD_SION_MASK
)

	)

15348 
	#IOMUXC_SW_MUX_CTL_PAD_COUNT
 (112U)

	)

15351 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DSE_MASK
 (0x38U)

	)

15352 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DSE_SHIFT
 (3U)

	)

15353 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_DSE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_DSE_MASK
)

	)

15354 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_ODT_MASK
 (0x700U)

	)

15355 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_ODT_SHIFT
 (8U)

	)

15356 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_ODT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_ODT_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_ODT_MASK
)

	)

15357 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PKE_MASK
 (0x1000U)

	)

15358 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PKE_SHIFT
 (12U)

	)

15359 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_PKE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_PKE_MASK
)

	)

15360 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PUE_MASK
 (0x2000U)

	)

15361 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PUE_SHIFT
 (13U)

	)

15362 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_PUE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_PUE_MASK
)

	)

15363 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PUS_MASK
 (0xC000U)

	)

15364 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PUS_SHIFT
 (14U)

	)

15365 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_PUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_PUS_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_PUS_MASK
)

	)

15366 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_HYS_MASK
 (0x10000U)

	)

15367 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_HYS_SHIFT
 (16U)

	)

15368 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_HYS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_HYS_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_HYS_MASK
)

	)

15369 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_INPUT_MASK
 (0x20000U)

	)

15370 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_INPUT_SHIFT
 (17U)

	)

15371 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_INPUT_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_INPUT_MASK
)

	)

15372 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_SEL_MASK
 (0xC0000U)

	)

15373 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_SEL_SHIFT
 (18U)

	)

15374 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_SEL_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_DDR_SEL_MASK
)

	)

15375 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_MASK
 (0x300000U)

	)

15376 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_SHIFT
 (20U)

	)

15377 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_MASK
)

	)

15378 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_PADN_MASK
 (0x3000000U)

	)

15379 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_PADN_SHIFT
 (24U)

	)

15380 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_PADN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_PADN_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DDR_DO_TRIM_PADN_MASK
)

	)

15383 
	#IOMUXC_SW_PAD_CTL_PAD_DDR_COUNT
 (34U)

	)

15386 
	#IOMUXC_SW_PAD_CTL_PAD_SRE_MASK
 (0x1U)

	)

15387 
	#IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT
 (0U)

	)

15388 
	#IOMUXC_SW_PAD_CTL_PAD_SRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_SRE_MASK
)

	)

15389 
	#IOMUXC_SW_PAD_CTL_PAD_DSE_MASK
 (0x38U)

	)

15390 
	#IOMUXC_SW_PAD_CTL_PAD_DSE_SHIFT
 (3U)

	)

15391 
	#IOMUXC_SW_PAD_CTL_PAD_DSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_DSE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_DSE_MASK
)

	)

15392 
	#IOMUXC_SW_PAD_CTL_PAD_SPEED_MASK
 (0xC0U)

	)

15393 
	#IOMUXC_SW_PAD_CTL_PAD_SPEED_SHIFT
 (6U)

	)

15394 
	#IOMUXC_SW_PAD_CTL_PAD_SPEED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_SPEED_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_SPEED_MASK
)

	)

15395 
	#IOMUXC_SW_PAD_CTL_PAD_ODE_MASK
 (0x800U)

	)

15396 
	#IOMUXC_SW_PAD_CTL_PAD_ODE_SHIFT
 (11U)

	)

15397 
	#IOMUXC_SW_PAD_CTL_PAD_ODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_ODE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_ODE_MASK
)

	)

15398 
	#IOMUXC_SW_PAD_CTL_PAD_PKE_MASK
 (0x1000U)

	)

15399 
	#IOMUXC_SW_PAD_CTL_PAD_PKE_SHIFT
 (12U)

	)

15400 
	#IOMUXC_SW_PAD_CTL_PAD_PKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_PKE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_PKE_MASK
)

	)

15401 
	#IOMUXC_SW_PAD_CTL_PAD_PUE_MASK
 (0x2000U)

	)

15402 
	#IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT
 (13U)

	)

15403 
	#IOMUXC_SW_PAD_CTL_PAD_PUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_PUE_MASK
)

	)

15404 
	#IOMUXC_SW_PAD_CTL_PAD_PUS_MASK
 (0xC000U)

	)

15405 
	#IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT
 (14U)

	)

15406 
	#IOMUXC_SW_PAD_CTL_PAD_PUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_PUS_MASK
)

	)

15407 
	#IOMUXC_SW_PAD_CTL_PAD_HYS_MASK
 (0x10000U)

	)

15408 
	#IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT
 (16U)

	)

15409 
	#IOMUXC_SW_PAD_CTL_PAD_HYS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_PAD_HYS_MASK
)

	)

15412 
	#IOMUXC_SW_PAD_CTL_PAD_COUNT
 (112U)

	)

15415 
	#IOMUXC_SW_PAD_CTL_GRP_DSE_MASK
 (0x38U)

	)

15416 
	#IOMUXC_SW_PAD_CTL_GRP_DSE_SHIFT
 (3U)

	)

15417 
	#IOMUXC_SW_PAD_CTL_GRP_DSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_GRP_DSE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_GRP_DSE_MASK
)

	)

15418 
	#IOMUXC_SW_PAD_CTL_GRP_PKE_MASK
 (0x1000U)

	)

15419 
	#IOMUXC_SW_PAD_CTL_GRP_PKE_SHIFT
 (12U)

	)

15420 
	#IOMUXC_SW_PAD_CTL_GRP_PKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_GRP_PKE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_GRP_PKE_MASK
)

	)

15421 
	#IOMUXC_SW_PAD_CTL_GRP_PUE_MASK
 (0x2000U)

	)

15422 
	#IOMUXC_SW_PAD_CTL_GRP_PUE_SHIFT
 (13U)

	)

15423 
	#IOMUXC_SW_PAD_CTL_GRP_PUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_GRP_PUE_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_GRP_PUE_MASK
)

	)

15424 
	#IOMUXC_SW_PAD_CTL_GRP_HYS_MASK
 (0x10000U)

	)

15425 
	#IOMUXC_SW_PAD_CTL_GRP_HYS_SHIFT
 (16U)

	)

15426 
	#IOMUXC_SW_PAD_CTL_GRP_HYS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_GRP_HYS_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_GRP_HYS_MASK
)

	)

15427 
	#IOMUXC_SW_PAD_CTL_GRP_DDR_INPUT_MASK
 (0x20000U)

	)

15428 
	#IOMUXC_SW_PAD_CTL_GRP_DDR_INPUT_SHIFT
 (17U)

	)

15429 
	#IOMUXC_SW_PAD_CTL_GRP_DDR_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_GRP_DDR_INPUT_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_GRP_DDR_INPUT_MASK
)

	)

15430 
	#IOMUXC_SW_PAD_CTL_GRP_DDR_SEL_MASK
 (0xC0000U)

	)

15431 
	#IOMUXC_SW_PAD_CTL_GRP_DDR_SEL_SHIFT
 (18U)

	)

15432 
	#IOMUXC_SW_PAD_CTL_GRP_DDR_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SW_PAD_CTL_GRP_DDR_SEL_SHIFT
)Ë& 
IOMUXC_SW_PAD_CTL_GRP_DDR_SEL_MASK
)

	)

15435 
	#IOMUXC_SW_PAD_CTL_GRP_COUNT
 (10U)

	)

15438 
	#IOMUXC_SELECT_INPUT_DAISY_MASK
 (0x7UË

	)

15439 
	#IOMUXC_SELECT_INPUT_DAISY_SHIFT
 (0U)

	)

15440 
	#IOMUXC_SELECT_INPUT_DAISY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SELECT_INPUT_DAISY_SHIFT
)Ë& 
IOMUXC_SELECT_INPUT_DAISY_MASK
Ë

	)

15443 
	#IOMUXC_SELECT_INPUT_COUNT
 (122U)

	)

15453 
	#IOMUXC_BASE
 (0x20E0000u)

	)

15455 
	#IOMUXC
 ((
IOMUXC_Ty≥
 *)
IOMUXC_BASE
)

	)

15457 
	#IOMUXC_BASE_ADDRS
 { 
IOMUXC_BASE
 }

	)

15459 
	#IOMUXC_BASE_PTRS
 { 
IOMUXC
 }

	)

15477 
__IO
 
uöt32_t
 
	mGPR0
;

15478 
__IO
 
uöt32_t
 
	mGPR1
;

15479 
__IO
 
uöt32_t
 
	mGPR2
;

15480 
__IO
 
uöt32_t
 
	mGPR3
;

15481 
__IO
 
uöt32_t
 
	mGPR4
;

15482 
__IO
 
uöt32_t
 
	mGPR5
;

15483 
uöt8_t
 
	mRESERVED_0
[12];

15484 
__I
 
uöt32_t
 
	mGPR9
;

15485 
__IO
 
uöt32_t
 
	mGPR10
;

15486 
uöt8_t
 
	mRESERVED_1
[12];

15487 
__IO
 
uöt32_t
 
	mGPR14
;

15488 } 
	tIOMUXC_GPR_Ty≥
;

15500 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_MASK
 (0x1U)

	)

15501 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_SHIFT
 (0U)

	)

15502 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_MASK
)

	)

15503 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_MASK
 (0x2U)

	)

15504 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_SHIFT
 (1U)

	)

15505 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_MASK
)

	)

15506 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_MASK
 (0x4U)

	)

15507 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_SHIFT
 (2U)

	)

15508 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_MASK
)

	)

15509 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_MASK
 (0x8U)

	)

15510 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_SHIFT
 (3U)

	)

15511 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_MASK
)

	)

15512 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_MASK
 (0x10U)

	)

15513 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_SHIFT
 (4U)

	)

15514 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_MASK
)

	)

15515 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_MASK
 (0x20U)

	)

15516 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_SHIFT
 (5U)

	)

15517 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_MASK
)

	)

15518 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_MASK
 (0x40U)

	)

15519 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_SHIFT
 (6U)

	)

15520 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_MASK
)

	)

15521 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_MASK
 (0x80U)

	)

15522 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_SHIFT
 (7U)

	)

15523 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_MASK
)

	)

15524 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_MASK
 (0x100U)

	)

15525 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_SHIFT
 (8U)

	)

15526 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_MASK
)

	)

15527 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_MASK
 (0x200U)

	)

15528 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_SHIFT
 (9U)

	)

15529 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_MASK
)

	)

15530 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_MASK
 (0x400U)

	)

15531 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_SHIFT
 (10U)

	)

15532 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_MASK
)

	)

15533 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_MASK
 (0x800U)

	)

15534 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_SHIFT
 (11U)

	)

15535 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_MASK
)

	)

15536 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_MASK
 (0x1000U)

	)

15537 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_SHIFT
 (12U)

	)

15538 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_MASK
)

	)

15539 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_MASK
 (0x2000U)

	)

15540 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_SHIFT
 (13U)

	)

15541 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_MASK
)

	)

15542 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_MASK
 (0x4000U)

	)

15543 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_SHIFT
 (14U)

	)

15544 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_MASK
)

	)

15545 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_MASK
 (0x8000U)

	)

15546 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_SHIFT
 (15U)

	)

15547 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_MASK
)

	)

15548 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_MASK
 (0x10000U)

	)

15549 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_SHIFT
 (16U)

	)

15550 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_MASK
)

	)

15551 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_MASK
 (0x20000U)

	)

15552 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_SHIFT
 (17U)

	)

15553 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_MASK
)

	)

15554 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_MASK
 (0x40000U)

	)

15555 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_SHIFT
 (18U)

	)

15556 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_MASK
)

	)

15557 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_MASK
 (0x80000U)

	)

15558 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_SHIFT
 (19U)

	)

15559 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_MASK
)

	)

15560 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_MASK
 (0x100000U)

	)

15561 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_SHIFT
 (20U)

	)

15562 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_MASK
)

	)

15563 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_MASK
 (0x200000U)

	)

15564 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_SHIFT
 (21U)

	)

15565 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_MASK
)

	)

15566 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_MASK
 (0x400000U)

	)

15567 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_SHIFT
 (22U)

	)

15568 
	#IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_SHIFT
)Ë& 
IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_MASK
)

	)

15571 
	#IOMUXC_GPR_GPR1_ACT_CS0_MASK
 (0x1U)

	)

15572 
	#IOMUXC_GPR_GPR1_ACT_CS0_SHIFT
 (0U)

	)

15573 
	#IOMUXC_GPR_GPR1_ACT_CS0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ACT_CS0_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ACT_CS0_MASK
)

	)

15574 
	#IOMUXC_GPR_GPR1_ADDRS0_MASK
 (0x6U)

	)

15575 
	#IOMUXC_GPR_GPR1_ADDRS0_SHIFT
 (1U)

	)

15576 
	#IOMUXC_GPR_GPR1_ADDRS0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ADDRS0_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ADDRS0_MASK
)

	)

15577 
	#IOMUXC_GPR_GPR1_ACT_CS1_MASK
 (0x8U)

	)

15578 
	#IOMUXC_GPR_GPR1_ACT_CS1_SHIFT
 (3U)

	)

15579 
	#IOMUXC_GPR_GPR1_ACT_CS1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ACT_CS1_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ACT_CS1_MASK
)

	)

15580 
	#IOMUXC_GPR_GPR1_ADDRS1_MASK
 (0x30U)

	)

15581 
	#IOMUXC_GPR_GPR1_ADDRS1_SHIFT
 (4U)

	)

15582 
	#IOMUXC_GPR_GPR1_ADDRS1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ADDRS1_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ADDRS1_MASK
)

	)

15583 
	#IOMUXC_GPR_GPR1_ACT_CS2_MASK
 (0x40U)

	)

15584 
	#IOMUXC_GPR_GPR1_ACT_CS2_SHIFT
 (6U)

	)

15585 
	#IOMUXC_GPR_GPR1_ACT_CS2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ACT_CS2_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ACT_CS2_MASK
)

	)

15586 
	#IOMUXC_GPR_GPR1_ADDRS2_MASK
 (0x180U)

	)

15587 
	#IOMUXC_GPR_GPR1_ADDRS2_SHIFT
 (7U)

	)

15588 
	#IOMUXC_GPR_GPR1_ADDRS2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ADDRS2_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ADDRS2_MASK
)

	)

15589 
	#IOMUXC_GPR_GPR1_ACT_CS3_MASK
 (0x200U)

	)

15590 
	#IOMUXC_GPR_GPR1_ACT_CS3_SHIFT
 (9U)

	)

15591 
	#IOMUXC_GPR_GPR1_ACT_CS3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ACT_CS3_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ACT_CS3_MASK
)

	)

15592 
	#IOMUXC_GPR_GPR1_ADDRS3_MASK
 (0xC00U)

	)

15593 
	#IOMUXC_GPR_GPR1_ADDRS3_SHIFT
 (10U)

	)

15594 
	#IOMUXC_GPR_GPR1_ADDRS3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ADDRS3_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ADDRS3_MASK
)

	)

15595 
	#IOMUXC_GPR_GPR1_GINT_MASK
 (0x1000U)

	)

15596 
	#IOMUXC_GPR_GPR1_GINT_SHIFT
 (12U)

	)

15597 
	#IOMUXC_GPR_GPR1_GINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_GINT_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_GINT_MASK
)

	)

15598 
	#IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK
 (0x2000U)

	)

15599 
	#IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT
 (13U)

	)

15600 
	#IOMUXC_GPR_GPR1_ENET1_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK
)

	)

15601 
	#IOMUXC_GPR_GPR1_ENET2_CLK_SEL_MASK
 (0x4000U)

	)

15602 
	#IOMUXC_GPR_GPR1_ENET2_CLK_SEL_SHIFT
 (14U)

	)

15603 
	#IOMUXC_GPR_GPR1_ENET2_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ENET2_CLK_SEL_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ENET2_CLK_SEL_MASK
)

	)

15604 
	#IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK
 (0x8000U)

	)

15605 
	#IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT
 (15U)

	)

15606 
	#IOMUXC_GPR_GPR1_USB_EXP_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK
)

	)

15607 
	#IOMUXC_GPR_GPR1_ADD_DS_MASK
 (0x10000U)

	)

15608 
	#IOMUXC_GPR_GPR1_ADD_DS_SHIFT
 (16U)

	)

15609 
	#IOMUXC_GPR_GPR1_ADD_DS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ADD_DS_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ADD_DS_MASK
)

	)

15610 
	#IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK
 (0x20000U)

	)

15611 
	#IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT
 (17U)

	)

15612 
	#IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK
)

	)

15613 
	#IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_MASK
 (0x40000U)

	)

15614 
	#IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_SHIFT
 (18U)

	)

15615 
	#IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_MASK
)

	)

15616 
	#IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK
 (0x80000U)

	)

15617 
	#IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT
 (19U)

	)

15618 
	#IOMUXC_GPR_GPR1_SAI1_MCLK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK
)

	)

15619 
	#IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK
 (0x100000U)

	)

15620 
	#IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT
 (20U)

	)

15621 
	#IOMUXC_GPR_GPR1_SAI2_MCLK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK
)

	)

15622 
	#IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK
 (0x200000U)

	)

15623 
	#IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT
 (21U)

	)

15624 
	#IOMUXC_GPR_GPR1_SAI3_MCLK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK
)

	)

15625 
	#IOMUXC_GPR_GPR1_EXC_MON_MASK
 (0x400000U)

	)

15626 
	#IOMUXC_GPR_GPR1_EXC_MON_SHIFT
 (22U)

	)

15627 
	#IOMUXC_GPR_GPR1_EXC_MON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_EXC_MON_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_EXC_MON_MASK
)

	)

15628 
	#IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_MASK
 (0x800000U)

	)

15629 
	#IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_SHIFT
 (23U)

	)

15630 
	#IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_MASK
)

	)

15631 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_APB_DBG_EN_MASK
 (0x1000000U)

	)

15632 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_APB_DBG_EN_SHIFT
 (24U)

	)

15633 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_APB_DBG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ARMA7_CLK_APB_DBG_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ARMA7_CLK_APB_DBG_EN_MASK
)

	)

15634 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_ATB_EN_MASK
 (0x2000000U)

	)

15635 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_ATB_EN_SHIFT
 (25U)

	)

15636 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_ATB_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ARMA7_CLK_ATB_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ARMA7_CLK_ATB_EN_MASK
)

	)

15637 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_AHB_EN_MASK
 (0x4000000U)

	)

15638 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_AHB_EN_SHIFT
 (26U)

	)

15639 
	#IOMUXC_GPR_GPR1_ARMA7_CLK_AHB_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR1_ARMA7_CLK_AHB_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR1_ARMA7_CLK_AHB_EN_MASK
)

	)

15642 
	#IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_MASK
 (0x1U)

	)

15643 
	#IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_SHIFT
 (0U)

	)

15644 
	#IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_MASK
)

	)

15645 
	#IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_MASK
 (0x2U)

	)

15646 
	#IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_SHIFT
 (1U)

	)

15647 
	#IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_MASK
)

	)

15648 
	#IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_MASK
 (0x4U)

	)

15649 
	#IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_SHIFT
 (2U)

	)

15650 
	#IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_MASK
)

	)

15651 
	#IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_MASK
 (0x8U)

	)

15652 
	#IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_SHIFT
 (3U)

	)

15653 
	#IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_MASK
)

	)

15654 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_MASK
 (0x10U)

	)

15655 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_SHIFT
 (4U)

	)

15656 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_MASK
)

	)

15657 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_MASK
 (0x20U)

	)

15658 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_SHIFT
 (5U)

	)

15659 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_MASK
)

	)

15660 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_MASK
 (0x40U)

	)

15661 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_SHIFT
 (6U)

	)

15662 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_MASK
)

	)

15663 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_MASK
 (0x80U)

	)

15664 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_SHIFT
 (7U)

	)

15665 
	#IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_MASK
)

	)

15666 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_MASK
 (0x100U)

	)

15667 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_SHIFT
 (8U)

	)

15668 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_MASK
)

	)

15669 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_MASK
 (0x200U)

	)

15670 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_SHIFT
 (9U)

	)

15671 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_MASK
)

	)

15672 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_MASK
 (0x400U)

	)

15673 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_SHIFT
 (10U)

	)

15674 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_MASK
)

	)

15675 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_MASK
 (0x800U)

	)

15676 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_SHIFT
 (11U)

	)

15677 
	#IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_MASK
)

	)

15678 
	#IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK
 (0x1000U)

	)

15679 
	#IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT
 (12U)

	)

15680 
	#IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK
)

	)

15681 
	#IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_MASK
 (0x2000U)

	)

15682 
	#IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_SHIFT
 (13U)

	)

15683 
	#IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_MASK
)

	)

15684 
	#IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK
 (0x4000U)

	)

15685 
	#IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT
 (14U)

	)

15686 
	#IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK
)

	)

15687 
	#IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_MASK
 (0x8000U)

	)

15688 
	#IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_SHIFT
 (15U)

	)

15689 
	#IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_MASK
)

	)

15690 
	#IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK
 (0xFF0000U)

	)

15691 
	#IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT
 (16U)

	)

15692 
	#IOMUXC_GPR_GPR2_MQS_CLK_DIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK
)

	)

15693 
	#IOMUXC_GPR_GPR2_MQS_SW_RST_MASK
 (0x1000000U)

	)

15694 
	#IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT
 (24U)

	)

15695 
	#IOMUXC_GPR_GPR2_MQS_SW_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_MQS_SW_RST_MASK
)

	)

15696 
	#IOMUXC_GPR_GPR2_MQS_EN_MASK
 (0x2000000U)

	)

15697 
	#IOMUXC_GPR_GPR2_MQS_EN_SHIFT
 (25U)

	)

15698 
	#IOMUXC_GPR_GPR2_MQS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_MQS_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_MQS_EN_MASK
)

	)

15699 
	#IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK
 (0x4000000U)

	)

15700 
	#IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT
 (26U)

	)

15701 
	#IOMUXC_GPR_GPR2_MQS_OVERSAMPLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK
)

	)

15702 
	#IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_MASK
 (0x8000000U)

	)

15703 
	#IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_SHIFT
 (27U)

	)

15704 
	#IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_MASK
)

	)

15705 
	#IOMUXC_GPR_GPR2_DRAM_RESET_MASK
 (0x10000000U)

	)

15706 
	#IOMUXC_GPR_GPR2_DRAM_RESET_SHIFT
 (28U)

	)

15707 
	#IOMUXC_GPR_GPR2_DRAM_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_DRAM_RESET_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_DRAM_RESET_MASK
)

	)

15708 
	#IOMUXC_GPR_GPR2_DRAM_CKE0_MASK
 (0x20000000U)

	)

15709 
	#IOMUXC_GPR_GPR2_DRAM_CKE0_SHIFT
 (29U)

	)

15710 
	#IOMUXC_GPR_GPR2_DRAM_CKE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_DRAM_CKE0_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_DRAM_CKE0_MASK
)

	)

15711 
	#IOMUXC_GPR_GPR2_DRAM_CKE1_MASK
 (0x40000000U)

	)

15712 
	#IOMUXC_GPR_GPR2_DRAM_CKE1_SHIFT
 (30U)

	)

15713 
	#IOMUXC_GPR_GPR2_DRAM_CKE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_DRAM_CKE1_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_DRAM_CKE1_MASK
)

	)

15714 
	#IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_MASK
 (0x80000000U)

	)

15715 
	#IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_SHIFT
 (31U)

	)

15716 
	#IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_SHIFT
)Ë& 
IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_MASK
)

	)

15719 
	#IOMUXC_GPR_GPR3_OCRAM_CTL_MASK
 (0xFU)

	)

15720 
	#IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT
 (0U)

	)

15721 
	#IOMUXC_GPR_GPR3_OCRAM_CTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT
)Ë& 
IOMUXC_GPR_GPR3_OCRAM_CTL_MASK
)

	)

15722 
	#IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_MASK
 (0x2000U)

	)

15723 
	#IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_SHIFT
 (13U)

	)

15724 
	#IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_MASK
)

	)

15725 
	#IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK
 (0xF0000U)

	)

15726 
	#IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT
 (16U)

	)

15727 
	#IOMUXC_GPR_GPR3_OCRAM_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT
)Ë& 
IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK
)

	)

15730 
	#IOMUXC_GPR_GPR4_SDMA_STOP_REQ_MASK
 (0x1U)

	)

15731 
	#IOMUXC_GPR_GPR4_SDMA_STOP_REQ_SHIFT
 (0U)

	)

15732 
	#IOMUXC_GPR_GPR4_SDMA_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SDMA_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SDMA_STOP_REQ_MASK
)

	)

15733 
	#IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK
 (0x2U)

	)

15734 
	#IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT
 (1U)

	)

15735 
	#IOMUXC_GPR_GPR4_CAN1_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK
)

	)

15736 
	#IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK
 (0x4U)

	)

15737 
	#IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT
 (2U)

	)

15738 
	#IOMUXC_GPR_GPR4_CAN2_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK
)

	)

15739 
	#IOMUXC_GPR_GPR4_ENET1_STOP_REQ_MASK
 (0x8U)

	)

15740 
	#IOMUXC_GPR_GPR4_ENET1_STOP_REQ_SHIFT
 (3U)

	)

15741 
	#IOMUXC_GPR_GPR4_ENET1_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ENET1_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ENET1_STOP_REQ_MASK
)

	)

15742 
	#IOMUXC_GPR_GPR4_ENET2_STOP_REQ_MASK
 (0x10U)

	)

15743 
	#IOMUXC_GPR_GPR4_ENET2_STOP_REQ_SHIFT
 (4U)

	)

15744 
	#IOMUXC_GPR_GPR4_ENET2_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ENET2_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ENET2_STOP_REQ_MASK
)

	)

15745 
	#IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK
 (0x20U)

	)

15746 
	#IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT
 (5U)

	)

15747 
	#IOMUXC_GPR_GPR4_SAI1_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK
)

	)

15748 
	#IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK
 (0x40U)

	)

15749 
	#IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT
 (6U)

	)

15750 
	#IOMUXC_GPR_GPR4_SAI2_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK
)

	)

15751 
	#IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK
 (0x80U)

	)

15752 
	#IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT
 (7U)

	)

15753 
	#IOMUXC_GPR_GPR4_SAI3_STOP_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK
)

	)

15754 
	#IOMUXC_GPR_GPR4_ENET_IPG_CLK_S_EN_MASK
 (0x100U)

	)

15755 
	#IOMUXC_GPR_GPR4_ENET_IPG_CLK_S_EN_SHIFT
 (8U)

	)

15756 
	#IOMUXC_GPR_GPR4_ENET_IPG_CLK_S_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ENET_IPG_CLK_S_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ENET_IPG_CLK_S_EN_MASK
)

	)

15757 
	#IOMUXC_GPR_GPR4_SDMA_STOP_ACK_MASK
 (0x10000U)

	)

15758 
	#IOMUXC_GPR_GPR4_SDMA_STOP_ACK_SHIFT
 (16U)

	)

15759 
	#IOMUXC_GPR_GPR4_SDMA_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SDMA_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SDMA_STOP_ACK_MASK
)

	)

15760 
	#IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK
 (0x20000U)

	)

15761 
	#IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT
 (17U)

	)

15762 
	#IOMUXC_GPR_GPR4_CAN1_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK
)

	)

15763 
	#IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK
 (0x40000U)

	)

15764 
	#IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT
 (18U)

	)

15765 
	#IOMUXC_GPR_GPR4_CAN2_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK
)

	)

15766 
	#IOMUXC_GPR_GPR4_ENET1_STOP_ACK_MASK
 (0x80000U)

	)

15767 
	#IOMUXC_GPR_GPR4_ENET1_STOP_ACK_SHIFT
 (19U)

	)

15768 
	#IOMUXC_GPR_GPR4_ENET1_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ENET1_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ENET1_STOP_ACK_MASK
)

	)

15769 
	#IOMUXC_GPR_GPR4_ENET2_STOP_ACK_MASK
 (0x100000U)

	)

15770 
	#IOMUXC_GPR_GPR4_ENET2_STOP_ACK_SHIFT
 (20U)

	)

15771 
	#IOMUXC_GPR_GPR4_ENET2_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ENET2_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ENET2_STOP_ACK_MASK
)

	)

15772 
	#IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK
 (0x200000U)

	)

15773 
	#IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT
 (21U)

	)

15774 
	#IOMUXC_GPR_GPR4_SAI1_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK
)

	)

15775 
	#IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK
 (0x400000U)

	)

15776 
	#IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT
 (22U)

	)

15777 
	#IOMUXC_GPR_GPR4_SAI2_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK
)

	)

15778 
	#IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK
 (0x800000U)

	)

15779 
	#IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT
 (23U)

	)

15780 
	#IOMUXC_GPR_GPR4_SAI3_STOP_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK
)

	)

15781 
	#IOMUXC_GPR_GPR4_ARM_WFI_MASK
 (0x40000000U)

	)

15782 
	#IOMUXC_GPR_GPR4_ARM_WFI_SHIFT
 (30U)

	)

15783 
	#IOMUXC_GPR_GPR4_ARM_WFI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ARM_WFI_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ARM_WFI_MASK
)

	)

15784 
	#IOMUXC_GPR_GPR4_ARM_WFE_MASK
 (0x80000000U)

	)

15785 
	#IOMUXC_GPR_GPR4_ARM_WFE_SHIFT
 (31U)

	)

15786 
	#IOMUXC_GPR_GPR4_ARM_WFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR4_ARM_WFE_SHIFT
)Ë& 
IOMUXC_GPR_GPR4_ARM_WFE_MASK
)

	)

15789 
	#IOMUXC_GPR_GPR5_WDOG1_MASK_MASK
 (0x40U)

	)

15790 
	#IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT
 (6U)

	)

15791 
	#IOMUXC_GPR_GPR5_WDOG1_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_WDOG1_MASK_MASK
)

	)

15792 
	#IOMUXC_GPR_GPR5_WDOG2_MASK_MASK
 (0x80U)

	)

15793 
	#IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT
 (7U)

	)

15794 
	#IOMUXC_GPR_GPR5_WDOG2_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_WDOG2_MASK_MASK
)

	)

15795 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI_MASK
 (0x300U)

	)

15796 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI_SHIFT
 (8U)

	)

15797 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI_MASK
)

	)

15798 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF_MASK
 (0x3000U)

	)

15799 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF_SHIFT
 (12U)

	)

15800 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF_MASK
)

	)

15801 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_MASK
 (0x30000U)

	)

15802 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_SHIFT
 (16U)

	)

15803 
	#IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_MASK
)

	)

15804 
	#IOMUXC_GPR_GPR5_WDOG3_MASK_MASK
 (0x100000U)

	)

15805 
	#IOMUXC_GPR_GPR5_WDOG3_MASK_SHIFT
 (20U)

	)

15806 
	#IOMUXC_GPR_GPR5_WDOG3_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_WDOG3_MASK_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_WDOG3_MASK_MASK
)

	)

15807 
	#IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK
 (0x800000U)

	)

15808 
	#IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT
 (23U)

	)

15809 
	#IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK
)

	)

15810 
	#IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_MASK
 (0x1000000U)

	)

15811 
	#IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_SHIFT
 (24U)

	)

15812 
	#IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_MASK
)

	)

15813 
	#IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_MASK
 (0x2000000U)

	)

15814 
	#IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_SHIFT
 (25U)

	)

15815 
	#IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_ENET1_EVENT3IN_SEL_MASK
)

	)

15816 
	#IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_MASK
 (0x4000000U)

	)

15817 
	#IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_SHIFT
 (26U)

	)

15818 
	#IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_ENET2_EVENT3IN_SEL_MASK
)

	)

15819 
	#IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK
 (0x10000000U)

	)

15820 
	#IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT
 (28U)

	)

15821 
	#IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK
)

	)

15822 
	#IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK
 (0x20000000U)

	)

15823 
	#IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT
 (29U)

	)

15824 
	#IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK
)

	)

15825 
	#IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_MASK
 (0x40000000U)

	)

15826 
	#IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_SHIFT
 (30U)

	)

15827 
	#IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_MASK
)

	)

15828 
	#IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_MASK
 (0x80000000U)

	)

15829 
	#IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_SHIFT
 (31U)

	)

15830 
	#IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_SHIFT
)Ë& 
IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_MASK
)

	)

15833 
	#IOMUXC_GPR_GPR9_TZASC1_BYP_MASK
 (0x1U)

	)

15834 
	#IOMUXC_GPR_GPR9_TZASC1_BYP_SHIFT
 (0U)

	)

15835 
	#IOMUXC_GPR_GPR9_TZASC1_BYP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR9_TZASC1_BYP_SHIFT
)Ë& 
IOMUXC_GPR_GPR9_TZASC1_BYP_MASK
)

	)

15838 
	#IOMUXC_GPR_GPR10_DBG_EN_MASK
 (0x1U)

	)

15839 
	#IOMUXC_GPR_GPR10_DBG_EN_SHIFT
 (0U)

	)

15840 
	#IOMUXC_GPR_GPR10_DBG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR10_DBG_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR10_DBG_EN_MASK
)

	)

15841 
	#IOMUXC_GPR_GPR10_DBG_CLK_EN_MASK
 (0x2U)

	)

15842 
	#IOMUXC_GPR_GPR10_DBG_CLK_EN_SHIFT
 (1U)

	)

15843 
	#IOMUXC_GPR_GPR10_DBG_CLK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR10_DBG_CLK_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR10_DBG_CLK_EN_MASK
)

	)

15844 
	#IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK
 (0x4U)

	)

15845 
	#IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT
 (2U)

	)

15846 
	#IOMUXC_GPR_GPR10_SEC_ERR_RESP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT
)Ë& 
IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK
)

	)

15847 
	#IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK
 (0x400U)

	)

15848 
	#IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT
 (10U)

	)

15849 
	#IOMUXC_GPR_GPR10_OCRAM_TZ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT
)Ë& 
IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK
)

	)

15850 
	#IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK
 (0xF800U)

	)

15851 
	#IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT
 (11U)

	)

15852 
	#IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT
)Ë& 
IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK
)

	)

15855 
	#IOMUXC_GPR_GPR14_GPR_MASK
 (0xFFFFFFFCU)

	)

15856 
	#IOMUXC_GPR_GPR14_GPR_SHIFT
 (2U)

	)

15857 
	#IOMUXC_GPR_GPR14_GPR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_GPR_GPR14_GPR_SHIFT
)Ë& 
IOMUXC_GPR_GPR14_GPR_MASK
)

	)

15867 
	#IOMUXC_GPR_BASE
 (0x20E4000u)

	)

15869 
	#IOMUXC_GPR
 ((
IOMUXC_GPR_Ty≥
 *)
IOMUXC_GPR_BASE
)

	)

15871 
	#IOMUXC_GPR_BASE_ADDRS
 { 
IOMUXC_GPR_BASE
 }

	)

15873 
	#IOMUXC_GPR_BASE_PTRS
 { 
IOMUXC_GPR
 }

	)

15891 
__IO
 
uöt32_t
 
	mSW_MUX_CTL_PAD
[12];

15892 
__IO
 
uöt32_t
 
	mSW_PAD_CTL_PAD
[17];

15893 } 
	tIOMUXC_SNVS_Ty≥
;

15905 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_MUX_MODE_MASK
 (0xFU)

	)

15906 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_MUX_MODE_SHIFT
 (0U)

	)

15907 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_MUX_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_MUX_CTL_PAD_MUX_MODE_SHIFT
)Ë& 
IOMUXC_SNVS_SW_MUX_CTL_PAD_MUX_MODE_MASK
)

	)

15908 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_SION_MASK
 (0x10U)

	)

15909 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_SION_SHIFT
 (4U)

	)

15910 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_SION
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_MUX_CTL_PAD_SION_SHIFT
)Ë& 
IOMUXC_SNVS_SW_MUX_CTL_PAD_SION_MASK
)

	)

15913 
	#IOMUXC_SNVS_SW_MUX_CTL_PAD_COUNT
 (12U)

	)

15916 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_SRE_MASK
 (0x1U)

	)

15917 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_SRE_SHIFT
 (0U)

	)

15918 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_SRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_SRE_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_SRE_MASK
)

	)

15919 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_DSE_MASK
 (0x38U)

	)

15920 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_DSE_SHIFT
 (3U)

	)

15921 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_DSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_DSE_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_DSE_MASK
)

	)

15922 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_SPEED_MASK
 (0xC0U)

	)

15923 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_SPEED_SHIFT
 (6U)

	)

15924 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_SPEED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_SPEED_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_SPEED_MASK
)

	)

15925 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_ODE_MASK
 (0x800U)

	)

15926 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_ODE_SHIFT
 (11U)

	)

15927 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_ODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_ODE_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_ODE_MASK
)

	)

15928 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PKE_MASK
 (0x1000U)

	)

15929 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PKE_SHIFT
 (12U)

	)

15930 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_PKE_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_PKE_MASK
)

	)

15931 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PUE_MASK
 (0x2000U)

	)

15932 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PUE_SHIFT
 (13U)

	)

15933 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_PUE_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_PUE_MASK
)

	)

15934 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PUS_MASK
 (0xC000U)

	)

15935 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PUS_SHIFT
 (14U)

	)

15936 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_PUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_PUS_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_PUS_MASK
)

	)

15937 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_HYS_MASK
 (0x10000U)

	)

15938 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_HYS_SHIFT
 (16U)

	)

15939 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_HYS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
IOMUXC_SNVS_SW_PAD_CTL_PAD_HYS_SHIFT
)Ë& 
IOMUXC_SNVS_SW_PAD_CTL_PAD_HYS_MASK
)

	)

15942 
	#IOMUXC_SNVS_SW_PAD_CTL_PAD_COUNT
 (17U)

	)

15952 
	#IOMUXC_SNVS_BASE
 (0x2290000u)

	)

15954 
	#IOMUXC_SNVS
 ((
IOMUXC_SNVS_Ty≥
 *)
IOMUXC_SNVS_BASE
)

	)

15956 
	#IOMUXC_SNVS_BASE_ADDRS
 { 
IOMUXC_SNVS_BASE
 }

	)

15958 
	#IOMUXC_SNVS_BASE_PTRS
 { 
IOMUXC_SNVS
 }

	)

15976 
__IO
 
uöt16_t
 
	mKPCR
;

15977 
__IO
 
uöt16_t
 
	mKPSR
;

15978 
__IO
 
uöt16_t
 
	mKDDR
;

15979 
__IO
 
uöt16_t
 
	mKPDR
;

15980 } 
	tKPP_Ty≥
;

15992 
	#KPP_KPCR_KRE_MASK
 (0xFFU)

	)

15993 
	#KPP_KPCR_KRE_SHIFT
 (0U)

	)

15994 
	#KPP_KPCR_KRE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPCR_KRE_SHIFT
)Ë& 
KPP_KPCR_KRE_MASK
)

	)

15995 
	#KPP_KPCR_KCO_MASK
 (0xFF00U)

	)

15996 
	#KPP_KPCR_KCO_SHIFT
 (8U)

	)

15997 
	#KPP_KPCR_KCO
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPCR_KCO_SHIFT
)Ë& 
KPP_KPCR_KCO_MASK
)

	)

16000 
	#KPP_KPSR_KPKD_MASK
 (0x1U)

	)

16001 
	#KPP_KPSR_KPKD_SHIFT
 (0U)

	)

16002 
	#KPP_KPSR_KPKD
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPSR_KPKD_SHIFT
)Ë& 
KPP_KPSR_KPKD_MASK
)

	)

16003 
	#KPP_KPSR_KPKR_MASK
 (0x2U)

	)

16004 
	#KPP_KPSR_KPKR_SHIFT
 (1U)

	)

16005 
	#KPP_KPSR_KPKR
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPSR_KPKR_SHIFT
)Ë& 
KPP_KPSR_KPKR_MASK
)

	)

16006 
	#KPP_KPSR_KDSC_MASK
 (0x4U)

	)

16007 
	#KPP_KPSR_KDSC_SHIFT
 (2U)

	)

16008 
	#KPP_KPSR_KDSC
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPSR_KDSC_SHIFT
)Ë& 
KPP_KPSR_KDSC_MASK
)

	)

16009 
	#KPP_KPSR_KRSS_MASK
 (0x8U)

	)

16010 
	#KPP_KPSR_KRSS_SHIFT
 (3U)

	)

16011 
	#KPP_KPSR_KRSS
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPSR_KRSS_SHIFT
)Ë& 
KPP_KPSR_KRSS_MASK
)

	)

16012 
	#KPP_KPSR_KDIE_MASK
 (0x100U)

	)

16013 
	#KPP_KPSR_KDIE_SHIFT
 (8U)

	)

16014 
	#KPP_KPSR_KDIE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPSR_KDIE_SHIFT
)Ë& 
KPP_KPSR_KDIE_MASK
)

	)

16015 
	#KPP_KPSR_KRIE_MASK
 (0x200U)

	)

16016 
	#KPP_KPSR_KRIE_SHIFT
 (9U)

	)

16017 
	#KPP_KPSR_KRIE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPSR_KRIE_SHIFT
)Ë& 
KPP_KPSR_KRIE_MASK
)

	)

16020 
	#KPP_KDDR_KRDD_MASK
 (0xFFU)

	)

16021 
	#KPP_KDDR_KRDD_SHIFT
 (0U)

	)

16022 
	#KPP_KDDR_KRDD
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KDDR_KRDD_SHIFT
)Ë& 
KPP_KDDR_KRDD_MASK
)

	)

16023 
	#KPP_KDDR_KCDD_MASK
 (0xFF00U)

	)

16024 
	#KPP_KDDR_KCDD_SHIFT
 (8U)

	)

16025 
	#KPP_KDDR_KCDD
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KDDR_KCDD_SHIFT
)Ë& 
KPP_KDDR_KCDD_MASK
)

	)

16028 
	#KPP_KPDR_KRD_MASK
 (0xFFU)

	)

16029 
	#KPP_KPDR_KRD_SHIFT
 (0U)

	)

16030 
	#KPP_KPDR_KRD
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPDR_KRD_SHIFT
)Ë& 
KPP_KPDR_KRD_MASK
)

	)

16031 
	#KPP_KPDR_KCD_MASK
 (0xFF00U)

	)

16032 
	#KPP_KPDR_KCD_SHIFT
 (8U)

	)

16033 
	#KPP_KPDR_KCD
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
KPP_KPDR_KCD_SHIFT
)Ë& 
KPP_KPDR_KCD_MASK
)

	)

16043 
	#KPP_BASE
 (0x20B8000u)

	)

16045 
	#KPP
 ((
KPP_Ty≥
 *)
KPP_BASE
)

	)

16047 
	#KPP_BASE_ADDRS
 { 
KPP_BASE
 }

	)

16049 
	#KPP_BASE_PTRS
 { 
KPP
 }

	)

16051 
	#KPP_IRQS
 { 
KPP_IRQn
 }

	)

16069 
__IO
 
uöt32_t
 
	mCTRL
;

16070 
__IO
 
uöt32_t
 
	mCTRL_SET
;

16071 
__IO
 
uöt32_t
 
	mCTRL_CLR
;

16072 
__IO
 
uöt32_t
 
	mCTRL_TOG
;

16073 
__IO
 
uöt32_t
 
	mCTRL1
;

16074 
__IO
 
uöt32_t
 
	mCTRL1_SET
;

16075 
__IO
 
uöt32_t
 
	mCTRL1_CLR
;

16076 
__IO
 
uöt32_t
 
	mCTRL1_TOG
;

16077 
__IO
 
uöt32_t
 
	mCTRL2
;

16078 
__IO
 
uöt32_t
 
	mCTRL2_SET
;

16079 
__IO
 
uöt32_t
 
	mCTRL2_CLR
;

16080 
__IO
 
uöt32_t
 
	mCTRL2_TOG
;

16081 
__IO
 
uöt32_t
 
	mTRANSFER_COUNT
;

16082 
uöt8_t
 
	mRESERVED_0
[12];

16083 
__IO
 
uöt32_t
 
	mCUR_BUF
;

16084 
uöt8_t
 
	mRESERVED_1
[12];

16085 
__IO
 
uöt32_t
 
	mNEXT_BUF
;

16086 
uöt8_t
 
	mRESERVED_2
[12];

16087 
__IO
 
uöt32_t
 
	mTIMING
;

16088 
uöt8_t
 
	mRESERVED_3
[12];

16089 
__IO
 
uöt32_t
 
	mVDCTRL0
;

16090 
__IO
 
uöt32_t
 
	mVDCTRL0_SET
;

16091 
__IO
 
uöt32_t
 
	mVDCTRL0_CLR
;

16092 
__IO
 
uöt32_t
 
	mVDCTRL0_TOG
;

16093 
__IO
 
uöt32_t
 
	mVDCTRL1
;

16094 
uöt8_t
 
	mRESERVED_4
[12];

16095 
__IO
 
uöt32_t
 
	mVDCTRL2
;

16096 
uöt8_t
 
	mRESERVED_5
[12];

16097 
__IO
 
uöt32_t
 
	mVDCTRL3
;

16098 
uöt8_t
 
	mRESERVED_6
[12];

16099 
__IO
 
uöt32_t
 
	mVDCTRL4
;

16100 
uöt8_t
 
	mRESERVED_7
[12];

16101 
__IO
 
uöt32_t
 
	mDVICTRL0
;

16102 
uöt8_t
 
	mRESERVED_8
[12];

16103 
__IO
 
uöt32_t
 
	mDVICTRL1
;

16104 
uöt8_t
 
	mRESERVED_9
[12];

16105 
__IO
 
uöt32_t
 
	mDVICTRL2
;

16106 
uöt8_t
 
	mRESERVED_10
[12];

16107 
__IO
 
uöt32_t
 
	mDVICTRL3
;

16108 
uöt8_t
 
	mRESERVED_11
[12];

16109 
__IO
 
uöt32_t
 
	mDVICTRL4
;

16110 
uöt8_t
 
	mRESERVED_12
[12];

16111 
__IO
 
uöt32_t
 
	mCSC_COEFF0
;

16112 
uöt8_t
 
	mRESERVED_13
[12];

16113 
__IO
 
uöt32_t
 
	mCSC_COEFF1
;

16114 
uöt8_t
 
	mRESERVED_14
[12];

16115 
__IO
 
uöt32_t
 
	mCSC_COEFF2
;

16116 
uöt8_t
 
	mRESERVED_15
[12];

16117 
__IO
 
uöt32_t
 
	mCSC_COEFF3
;

16118 
uöt8_t
 
	mRESERVED_16
[12];

16119 
__IO
 
uöt32_t
 
	mCSC_COEFF4
;

16120 
uöt8_t
 
	mRESERVED_17
[12];

16121 
__IO
 
uöt32_t
 
	mCSC_OFFSET
;

16122 
uöt8_t
 
	mRESERVED_18
[12];

16123 
__IO
 
uöt32_t
 
	mCSC_LIMIT
;

16124 
uöt8_t
 
	mRESERVED_19
[12];

16125 
__IO
 
uöt32_t
 
	mDATA
;

16126 
uöt8_t
 
	mRESERVED_20
[12];

16127 
__IO
 
uöt32_t
 
	mBM_ERROR_STAT
;

16128 
uöt8_t
 
	mRESERVED_21
[12];

16129 
__IO
 
uöt32_t
 
	mCRC_STAT
;

16130 
uöt8_t
 
	mRESERVED_22
[12];

16131 
__I
 
uöt32_t
 
	mSTAT
;

16132 
uöt8_t
 
	mRESERVED_23
[76];

16133 
__IO
 
uöt32_t
 
	mTHRES
;

16134 
uöt8_t
 
	mRESERVED_24
[12];

16135 
__IO
 
uöt32_t
 
	mAS_CTRL
;

16136 
uöt8_t
 
	mRESERVED_25
[12];

16137 
__IO
 
uöt32_t
 
	mAS_BUF
;

16138 
uöt8_t
 
	mRESERVED_26
[12];

16139 
__IO
 
uöt32_t
 
	mAS_NEXT_BUF
;

16140 
uöt8_t
 
	mRESERVED_27
[12];

16141 
__IO
 
uöt32_t
 
	mAS_CLRKEYLOW
;

16142 
uöt8_t
 
	mRESERVED_28
[12];

16143 
__IO
 
uöt32_t
 
	mAS_CLRKEYHIGH
;

16144 
uöt8_t
 
	mRESERVED_29
[12];

16145 
__IO
 
uöt32_t
 
	mSYNC_DELAY
;

16146 } 
	tLCDIF_Ty≥
;

16158 
	#LCDIF_CTRL_RUN_MASK
 (0x1U)

	)

16159 
	#LCDIF_CTRL_RUN_SHIFT
 (0U)

	)

16160 
	#LCDIF_CTRL_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_RUN_SHIFT
)Ë& 
LCDIF_CTRL_RUN_MASK
)

	)

16161 
	#LCDIF_CTRL_DATA_FORMAT_24_BIT_MASK
 (0x2U)

	)

16162 
	#LCDIF_CTRL_DATA_FORMAT_24_BIT_SHIFT
 (1U)

	)

16163 
	#LCDIF_CTRL_DATA_FORMAT_24_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DATA_FORMAT_24_BIT_SHIFT
)Ë& 
LCDIF_CTRL_DATA_FORMAT_24_BIT_MASK
)

	)

16164 
	#LCDIF_CTRL_DATA_FORMAT_18_BIT_MASK
 (0x4U)

	)

16165 
	#LCDIF_CTRL_DATA_FORMAT_18_BIT_SHIFT
 (2U)

	)

16166 
	#LCDIF_CTRL_DATA_FORMAT_18_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DATA_FORMAT_18_BIT_SHIFT
)Ë& 
LCDIF_CTRL_DATA_FORMAT_18_BIT_MASK
)

	)

16167 
	#LCDIF_CTRL_DATA_FORMAT_16_BIT_MASK
 (0x8U)

	)

16168 
	#LCDIF_CTRL_DATA_FORMAT_16_BIT_SHIFT
 (3U)

	)

16169 
	#LCDIF_CTRL_DATA_FORMAT_16_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DATA_FORMAT_16_BIT_SHIFT
)Ë& 
LCDIF_CTRL_DATA_FORMAT_16_BIT_MASK
)

	)

16170 
	#LCDIF_CTRL_RSRVD0_MASK
 (0x10U)

	)

16171 
	#LCDIF_CTRL_RSRVD0_SHIFT
 (4U)

	)

16172 
	#LCDIF_CTRL_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL_RSRVD0_MASK
)

	)

16173 
	#LCDIF_CTRL_MASTER_MASK
 (0x20U)

	)

16174 
	#LCDIF_CTRL_MASTER_SHIFT
 (5U)

	)

16175 
	#LCDIF_CTRL_MASTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_MASTER_SHIFT
)Ë& 
LCDIF_CTRL_MASTER_MASK
)

	)

16176 
	#LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_MASK
 (0x40U)

	)

16177 
	#LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_SHIFT
 (6U)

	)

16178 
	#LCDIF_CTRL_ENABLE_PXP_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_SHIFT
)Ë& 
LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_MASK
)

	)

16179 
	#LCDIF_CTRL_RGB_TO_YCBCR422_CSC_MASK
 (0x80U)

	)

16180 
	#LCDIF_CTRL_RGB_TO_YCBCR422_CSC_SHIFT
 (7U)

	)

16181 
	#LCDIF_CTRL_RGB_TO_YCBCR422_CSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_RGB_TO_YCBCR422_CSC_SHIFT
)Ë& 
LCDIF_CTRL_RGB_TO_YCBCR422_CSC_MASK
)

	)

16182 
	#LCDIF_CTRL_WORD_LENGTH_MASK
 (0x300U)

	)

16183 
	#LCDIF_CTRL_WORD_LENGTH_SHIFT
 (8U)

	)

16184 
	#LCDIF_CTRL_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_WORD_LENGTH_SHIFT
)Ë& 
LCDIF_CTRL_WORD_LENGTH_MASK
)

	)

16185 
	#LCDIF_CTRL_LCD_DATABUS_WIDTH_MASK
 (0xC00U)

	)

16186 
	#LCDIF_CTRL_LCD_DATABUS_WIDTH_SHIFT
 (10U)

	)

16187 
	#LCDIF_CTRL_LCD_DATABUS_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_LCD_DATABUS_WIDTH_SHIFT
)Ë& 
LCDIF_CTRL_LCD_DATABUS_WIDTH_MASK
)

	)

16188 
	#LCDIF_CTRL_CSC_DATA_SWIZZLE_MASK
 (0x3000U)

	)

16189 
	#LCDIF_CTRL_CSC_DATA_SWIZZLE_SHIFT
 (12U)

	)

16190 
	#LCDIF_CTRL_CSC_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CSC_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_CSC_DATA_SWIZZLE_MASK
)

	)

16191 
	#LCDIF_CTRL_INPUT_DATA_SWIZZLE_MASK
 (0xC000U)

	)

16192 
	#LCDIF_CTRL_INPUT_DATA_SWIZZLE_SHIFT
 (14U)

	)

16193 
	#LCDIF_CTRL_INPUT_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_INPUT_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_INPUT_DATA_SWIZZLE_MASK
)

	)

16194 
	#LCDIF_CTRL_DATA_SELECT_MASK
 (0x10000U)

	)

16195 
	#LCDIF_CTRL_DATA_SELECT_SHIFT
 (16U)

	)

16196 
	#LCDIF_CTRL_DATA_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DATA_SELECT_SHIFT
)Ë& 
LCDIF_CTRL_DATA_SELECT_MASK
)

	)

16197 
	#LCDIF_CTRL_DOTCLK_MODE_MASK
 (0x20000U)

	)

16198 
	#LCDIF_CTRL_DOTCLK_MODE_SHIFT
 (17U)

	)

16199 
	#LCDIF_CTRL_DOTCLK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DOTCLK_MODE_SHIFT
)Ë& 
LCDIF_CTRL_DOTCLK_MODE_MASK
)

	)

16200 
	#LCDIF_CTRL_VSYNC_MODE_MASK
 (0x40000U)

	)

16201 
	#LCDIF_CTRL_VSYNC_MODE_SHIFT
 (18U)

	)

16202 
	#LCDIF_CTRL_VSYNC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_VSYNC_MODE_SHIFT
)Ë& 
LCDIF_CTRL_VSYNC_MODE_MASK
)

	)

16203 
	#LCDIF_CTRL_BYPASS_COUNT_MASK
 (0x80000U)

	)

16204 
	#LCDIF_CTRL_BYPASS_COUNT_SHIFT
 (19U)

	)

16205 
	#LCDIF_CTRL_BYPASS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_BYPASS_COUNT_SHIFT
)Ë& 
LCDIF_CTRL_BYPASS_COUNT_MASK
)

	)

16206 
	#LCDIF_CTRL_DVI_MODE_MASK
 (0x100000U)

	)

16207 
	#LCDIF_CTRL_DVI_MODE_SHIFT
 (20U)

	)

16208 
	#LCDIF_CTRL_DVI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DVI_MODE_SHIFT
)Ë& 
LCDIF_CTRL_DVI_MODE_MASK
)

	)

16209 
	#LCDIF_CTRL_SHIFT_NUM_BITS_MASK
 (0x3E00000U)

	)

16210 
	#LCDIF_CTRL_SHIFT_NUM_BITS_SHIFT
 (21U)

	)

16211 
	#LCDIF_CTRL_SHIFT_NUM_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SHIFT_NUM_BITS_SHIFT
)Ë& 
LCDIF_CTRL_SHIFT_NUM_BITS_MASK
)

	)

16212 
	#LCDIF_CTRL_DATA_SHIFT_DIR_MASK
 (0x4000000U)

	)

16213 
	#LCDIF_CTRL_DATA_SHIFT_DIR_SHIFT
 (26U)

	)

16214 
	#LCDIF_CTRL_DATA_SHIFT_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_DATA_SHIFT_DIR_SHIFT
)Ë& 
LCDIF_CTRL_DATA_SHIFT_DIR_MASK
)

	)

16215 
	#LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE_MASK
 (0x8000000U)

	)

16216 
	#LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE_SHIFT
 (27U)

	)

16217 
	#LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE_SHIFT
)Ë& 
LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE_MASK
)

	)

16218 
	#LCDIF_CTRL_READ_WRITEB_MASK
 (0x10000000U)

	)

16219 
	#LCDIF_CTRL_READ_WRITEB_SHIFT
 (28U)

	)

16220 
	#LCDIF_CTRL_READ_WRITEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_READ_WRITEB_SHIFT
)Ë& 
LCDIF_CTRL_READ_WRITEB_MASK
)

	)

16221 
	#LCDIF_CTRL_YCBCR422_INPUT_MASK
 (0x20000000U)

	)

16222 
	#LCDIF_CTRL_YCBCR422_INPUT_SHIFT
 (29U)

	)

16223 
	#LCDIF_CTRL_YCBCR422_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_YCBCR422_INPUT_SHIFT
)Ë& 
LCDIF_CTRL_YCBCR422_INPUT_MASK
)

	)

16224 
	#LCDIF_CTRL_CLKGATE_MASK
 (0x40000000U)

	)

16225 
	#LCDIF_CTRL_CLKGATE_SHIFT
 (30U)

	)

16226 
	#LCDIF_CTRL_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLKGATE_SHIFT
)Ë& 
LCDIF_CTRL_CLKGATE_MASK
)

	)

16227 
	#LCDIF_CTRL_SFTRST_MASK
 (0x80000000U)

	)

16228 
	#LCDIF_CTRL_SFTRST_SHIFT
 (31U)

	)

16229 
	#LCDIF_CTRL_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SFTRST_SHIFT
)Ë& 
LCDIF_CTRL_SFTRST_MASK
)

	)

16232 
	#LCDIF_CTRL_SET_RUN_MASK
 (0x1U)

	)

16233 
	#LCDIF_CTRL_SET_RUN_SHIFT
 (0U)

	)

16234 
	#LCDIF_CTRL_SET_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_RUN_SHIFT
)Ë& 
LCDIF_CTRL_SET_RUN_MASK
)

	)

16235 
	#LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_MASK
 (0x2U)

	)

16236 
	#LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_SHIFT
 (1U)

	)

16237 
	#LCDIF_CTRL_SET_DATA_FORMAT_24_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_SHIFT
)Ë& 
LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_MASK
)

	)

16238 
	#LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_MASK
 (0x4U)

	)

16239 
	#LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_SHIFT
 (2U)

	)

16240 
	#LCDIF_CTRL_SET_DATA_FORMAT_18_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_SHIFT
)Ë& 
LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_MASK
)

	)

16241 
	#LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_MASK
 (0x8U)

	)

16242 
	#LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_SHIFT
 (3U)

	)

16243 
	#LCDIF_CTRL_SET_DATA_FORMAT_16_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_SHIFT
)Ë& 
LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_MASK
)

	)

16244 
	#LCDIF_CTRL_SET_RSRVD0_MASK
 (0x10U)

	)

16245 
	#LCDIF_CTRL_SET_RSRVD0_SHIFT
 (4U)

	)

16246 
	#LCDIF_CTRL_SET_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL_SET_RSRVD0_MASK
)

	)

16247 
	#LCDIF_CTRL_SET_MASTER_MASK
 (0x20U)

	)

16248 
	#LCDIF_CTRL_SET_MASTER_SHIFT
 (5U)

	)

16249 
	#LCDIF_CTRL_SET_MASTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_MASTER_SHIFT
)Ë& 
LCDIF_CTRL_SET_MASTER_MASK
)

	)

16250 
	#LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_MASK
 (0x40U)

	)

16251 
	#LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_SHIFT
 (6U)

	)

16252 
	#LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_SHIFT
)Ë& 
LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_MASK
)

	)

16253 
	#LCDIF_CTRL_SET_RGB_TO_YCBCR422_CSC_MASK
 (0x80U)

	)

16254 
	#LCDIF_CTRL_SET_RGB_TO_YCBCR422_CSC_SHIFT
 (7U)

	)

16255 
	#LCDIF_CTRL_SET_RGB_TO_YCBCR422_CSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_RGB_TO_YCBCR422_CSC_SHIFT
)Ë& 
LCDIF_CTRL_SET_RGB_TO_YCBCR422_CSC_MASK
)

	)

16256 
	#LCDIF_CTRL_SET_WORD_LENGTH_MASK
 (0x300U)

	)

16257 
	#LCDIF_CTRL_SET_WORD_LENGTH_SHIFT
 (8U)

	)

16258 
	#LCDIF_CTRL_SET_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_WORD_LENGTH_SHIFT
)Ë& 
LCDIF_CTRL_SET_WORD_LENGTH_MASK
)

	)

16259 
	#LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_MASK
 (0xC00U)

	)

16260 
	#LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_SHIFT
 (10U)

	)

16261 
	#LCDIF_CTRL_SET_LCD_DATABUS_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_SHIFT
)Ë& 
LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_MASK
)

	)

16262 
	#LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_MASK
 (0x3000U)

	)

16263 
	#LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_SHIFT
 (12U)

	)

16264 
	#LCDIF_CTRL_SET_CSC_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_MASK
)

	)

16265 
	#LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_MASK
 (0xC000U)

	)

16266 
	#LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_SHIFT
 (14U)

	)

16267 
	#LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_MASK
)

	)

16268 
	#LCDIF_CTRL_SET_DATA_SELECT_MASK
 (0x10000U)

	)

16269 
	#LCDIF_CTRL_SET_DATA_SELECT_SHIFT
 (16U)

	)

16270 
	#LCDIF_CTRL_SET_DATA_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DATA_SELECT_SHIFT
)Ë& 
LCDIF_CTRL_SET_DATA_SELECT_MASK
)

	)

16271 
	#LCDIF_CTRL_SET_DOTCLK_MODE_MASK
 (0x20000U)

	)

16272 
	#LCDIF_CTRL_SET_DOTCLK_MODE_SHIFT
 (17U)

	)

16273 
	#LCDIF_CTRL_SET_DOTCLK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DOTCLK_MODE_SHIFT
)Ë& 
LCDIF_CTRL_SET_DOTCLK_MODE_MASK
)

	)

16274 
	#LCDIF_CTRL_SET_VSYNC_MODE_MASK
 (0x40000U)

	)

16275 
	#LCDIF_CTRL_SET_VSYNC_MODE_SHIFT
 (18U)

	)

16276 
	#LCDIF_CTRL_SET_VSYNC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_VSYNC_MODE_SHIFT
)Ë& 
LCDIF_CTRL_SET_VSYNC_MODE_MASK
)

	)

16277 
	#LCDIF_CTRL_SET_BYPASS_COUNT_MASK
 (0x80000U)

	)

16278 
	#LCDIF_CTRL_SET_BYPASS_COUNT_SHIFT
 (19U)

	)

16279 
	#LCDIF_CTRL_SET_BYPASS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_BYPASS_COUNT_SHIFT
)Ë& 
LCDIF_CTRL_SET_BYPASS_COUNT_MASK
)

	)

16280 
	#LCDIF_CTRL_SET_DVI_MODE_MASK
 (0x100000U)

	)

16281 
	#LCDIF_CTRL_SET_DVI_MODE_SHIFT
 (20U)

	)

16282 
	#LCDIF_CTRL_SET_DVI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DVI_MODE_SHIFT
)Ë& 
LCDIF_CTRL_SET_DVI_MODE_MASK
)

	)

16283 
	#LCDIF_CTRL_SET_SHIFT_NUM_BITS_MASK
 (0x3E00000U)

	)

16284 
	#LCDIF_CTRL_SET_SHIFT_NUM_BITS_SHIFT
 (21U)

	)

16285 
	#LCDIF_CTRL_SET_SHIFT_NUM_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_SHIFT_NUM_BITS_SHIFT
)Ë& 
LCDIF_CTRL_SET_SHIFT_NUM_BITS_MASK
)

	)

16286 
	#LCDIF_CTRL_SET_DATA_SHIFT_DIR_MASK
 (0x4000000U)

	)

16287 
	#LCDIF_CTRL_SET_DATA_SHIFT_DIR_SHIFT
 (26U)

	)

16288 
	#LCDIF_CTRL_SET_DATA_SHIFT_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_DATA_SHIFT_DIR_SHIFT
)Ë& 
LCDIF_CTRL_SET_DATA_SHIFT_DIR_MASK
)

	)

16289 
	#LCDIF_CTRL_SET_WAIT_FOR_VSYNC_EDGE_MASK
 (0x8000000U)

	)

16290 
	#LCDIF_CTRL_SET_WAIT_FOR_VSYNC_EDGE_SHIFT
 (27U)

	)

16291 
	#LCDIF_CTRL_SET_WAIT_FOR_VSYNC_EDGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_WAIT_FOR_VSYNC_EDGE_SHIFT
)Ë& 
LCDIF_CTRL_SET_WAIT_FOR_VSYNC_EDGE_MASK
)

	)

16292 
	#LCDIF_CTRL_SET_READ_WRITEB_MASK
 (0x10000000U)

	)

16293 
	#LCDIF_CTRL_SET_READ_WRITEB_SHIFT
 (28U)

	)

16294 
	#LCDIF_CTRL_SET_READ_WRITEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_READ_WRITEB_SHIFT
)Ë& 
LCDIF_CTRL_SET_READ_WRITEB_MASK
)

	)

16295 
	#LCDIF_CTRL_SET_YCBCR422_INPUT_MASK
 (0x20000000U)

	)

16296 
	#LCDIF_CTRL_SET_YCBCR422_INPUT_SHIFT
 (29U)

	)

16297 
	#LCDIF_CTRL_SET_YCBCR422_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_YCBCR422_INPUT_SHIFT
)Ë& 
LCDIF_CTRL_SET_YCBCR422_INPUT_MASK
)

	)

16298 
	#LCDIF_CTRL_SET_CLKGATE_MASK
 (0x40000000U)

	)

16299 
	#LCDIF_CTRL_SET_CLKGATE_SHIFT
 (30U)

	)

16300 
	#LCDIF_CTRL_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_CLKGATE_SHIFT
)Ë& 
LCDIF_CTRL_SET_CLKGATE_MASK
)

	)

16301 
	#LCDIF_CTRL_SET_SFTRST_MASK
 (0x80000000U)

	)

16302 
	#LCDIF_CTRL_SET_SFTRST_SHIFT
 (31U)

	)

16303 
	#LCDIF_CTRL_SET_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_SET_SFTRST_SHIFT
)Ë& 
LCDIF_CTRL_SET_SFTRST_MASK
)

	)

16306 
	#LCDIF_CTRL_CLR_RUN_MASK
 (0x1U)

	)

16307 
	#LCDIF_CTRL_CLR_RUN_SHIFT
 (0U)

	)

16308 
	#LCDIF_CTRL_CLR_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_RUN_SHIFT
)Ë& 
LCDIF_CTRL_CLR_RUN_MASK
)

	)

16309 
	#LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_MASK
 (0x2U)

	)

16310 
	#LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_SHIFT
 (1U)

	)

16311 
	#LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_MASK
)

	)

16312 
	#LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_MASK
 (0x4U)

	)

16313 
	#LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_SHIFT
 (2U)

	)

16314 
	#LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_MASK
)

	)

16315 
	#LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_MASK
 (0x8U)

	)

16316 
	#LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_SHIFT
 (3U)

	)

16317 
	#LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_MASK
)

	)

16318 
	#LCDIF_CTRL_CLR_RSRVD0_MASK
 (0x10U)

	)

16319 
	#LCDIF_CTRL_CLR_RSRVD0_SHIFT
 (4U)

	)

16320 
	#LCDIF_CTRL_CLR_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL_CLR_RSRVD0_MASK
)

	)

16321 
	#LCDIF_CTRL_CLR_MASTER_MASK
 (0x20U)

	)

16322 
	#LCDIF_CTRL_CLR_MASTER_SHIFT
 (5U)

	)

16323 
	#LCDIF_CTRL_CLR_MASTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_MASTER_SHIFT
)Ë& 
LCDIF_CTRL_CLR_MASTER_MASK
)

	)

16324 
	#LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_MASK
 (0x40U)

	)

16325 
	#LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT
 (6U)

	)

16326 
	#LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_MASK
)

	)

16327 
	#LCDIF_CTRL_CLR_RGB_TO_YCBCR422_CSC_MASK
 (0x80U)

	)

16328 
	#LCDIF_CTRL_CLR_RGB_TO_YCBCR422_CSC_SHIFT
 (7U)

	)

16329 
	#LCDIF_CTRL_CLR_RGB_TO_YCBCR422_CSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_RGB_TO_YCBCR422_CSC_SHIFT
)Ë& 
LCDIF_CTRL_CLR_RGB_TO_YCBCR422_CSC_MASK
)

	)

16330 
	#LCDIF_CTRL_CLR_WORD_LENGTH_MASK
 (0x300U)

	)

16331 
	#LCDIF_CTRL_CLR_WORD_LENGTH_SHIFT
 (8U)

	)

16332 
	#LCDIF_CTRL_CLR_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_WORD_LENGTH_SHIFT
)Ë& 
LCDIF_CTRL_CLR_WORD_LENGTH_MASK
)

	)

16333 
	#LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_MASK
 (0xC00U)

	)

16334 
	#LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_SHIFT
 (10U)

	)

16335 
	#LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_SHIFT
)Ë& 
LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_MASK
)

	)

16336 
	#LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_MASK
 (0x3000U)

	)

16337 
	#LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_SHIFT
 (12U)

	)

16338 
	#LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_MASK
)

	)

16339 
	#LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_MASK
 (0xC000U)

	)

16340 
	#LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_SHIFT
 (14U)

	)

16341 
	#LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_MASK
)

	)

16342 
	#LCDIF_CTRL_CLR_DATA_SELECT_MASK
 (0x10000U)

	)

16343 
	#LCDIF_CTRL_CLR_DATA_SELECT_SHIFT
 (16U)

	)

16344 
	#LCDIF_CTRL_CLR_DATA_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DATA_SELECT_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DATA_SELECT_MASK
)

	)

16345 
	#LCDIF_CTRL_CLR_DOTCLK_MODE_MASK
 (0x20000U)

	)

16346 
	#LCDIF_CTRL_CLR_DOTCLK_MODE_SHIFT
 (17U)

	)

16347 
	#LCDIF_CTRL_CLR_DOTCLK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DOTCLK_MODE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DOTCLK_MODE_MASK
)

	)

16348 
	#LCDIF_CTRL_CLR_VSYNC_MODE_MASK
 (0x40000U)

	)

16349 
	#LCDIF_CTRL_CLR_VSYNC_MODE_SHIFT
 (18U)

	)

16350 
	#LCDIF_CTRL_CLR_VSYNC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_VSYNC_MODE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_VSYNC_MODE_MASK
)

	)

16351 
	#LCDIF_CTRL_CLR_BYPASS_COUNT_MASK
 (0x80000U)

	)

16352 
	#LCDIF_CTRL_CLR_BYPASS_COUNT_SHIFT
 (19U)

	)

16353 
	#LCDIF_CTRL_CLR_BYPASS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_BYPASS_COUNT_SHIFT
)Ë& 
LCDIF_CTRL_CLR_BYPASS_COUNT_MASK
)

	)

16354 
	#LCDIF_CTRL_CLR_DVI_MODE_MASK
 (0x100000U)

	)

16355 
	#LCDIF_CTRL_CLR_DVI_MODE_SHIFT
 (20U)

	)

16356 
	#LCDIF_CTRL_CLR_DVI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DVI_MODE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DVI_MODE_MASK
)

	)

16357 
	#LCDIF_CTRL_CLR_SHIFT_NUM_BITS_MASK
 (0x3E00000U)

	)

16358 
	#LCDIF_CTRL_CLR_SHIFT_NUM_BITS_SHIFT
 (21U)

	)

16359 
	#LCDIF_CTRL_CLR_SHIFT_NUM_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_SHIFT_NUM_BITS_SHIFT
)Ë& 
LCDIF_CTRL_CLR_SHIFT_NUM_BITS_MASK
)

	)

16360 
	#LCDIF_CTRL_CLR_DATA_SHIFT_DIR_MASK
 (0x4000000U)

	)

16361 
	#LCDIF_CTRL_CLR_DATA_SHIFT_DIR_SHIFT
 (26U)

	)

16362 
	#LCDIF_CTRL_CLR_DATA_SHIFT_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_DATA_SHIFT_DIR_SHIFT
)Ë& 
LCDIF_CTRL_CLR_DATA_SHIFT_DIR_MASK
)

	)

16363 
	#LCDIF_CTRL_CLR_WAIT_FOR_VSYNC_EDGE_MASK
 (0x8000000U)

	)

16364 
	#LCDIF_CTRL_CLR_WAIT_FOR_VSYNC_EDGE_SHIFT
 (27U)

	)

16365 
	#LCDIF_CTRL_CLR_WAIT_FOR_VSYNC_EDGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_WAIT_FOR_VSYNC_EDGE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_WAIT_FOR_VSYNC_EDGE_MASK
)

	)

16366 
	#LCDIF_CTRL_CLR_READ_WRITEB_MASK
 (0x10000000U)

	)

16367 
	#LCDIF_CTRL_CLR_READ_WRITEB_SHIFT
 (28U)

	)

16368 
	#LCDIF_CTRL_CLR_READ_WRITEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_READ_WRITEB_SHIFT
)Ë& 
LCDIF_CTRL_CLR_READ_WRITEB_MASK
)

	)

16369 
	#LCDIF_CTRL_CLR_YCBCR422_INPUT_MASK
 (0x20000000U)

	)

16370 
	#LCDIF_CTRL_CLR_YCBCR422_INPUT_SHIFT
 (29U)

	)

16371 
	#LCDIF_CTRL_CLR_YCBCR422_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_YCBCR422_INPUT_SHIFT
)Ë& 
LCDIF_CTRL_CLR_YCBCR422_INPUT_MASK
)

	)

16372 
	#LCDIF_CTRL_CLR_CLKGATE_MASK
 (0x40000000U)

	)

16373 
	#LCDIF_CTRL_CLR_CLKGATE_SHIFT
 (30U)

	)

16374 
	#LCDIF_CTRL_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_CLKGATE_SHIFT
)Ë& 
LCDIF_CTRL_CLR_CLKGATE_MASK
)

	)

16375 
	#LCDIF_CTRL_CLR_SFTRST_MASK
 (0x80000000U)

	)

16376 
	#LCDIF_CTRL_CLR_SFTRST_SHIFT
 (31U)

	)

16377 
	#LCDIF_CTRL_CLR_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_CLR_SFTRST_SHIFT
)Ë& 
LCDIF_CTRL_CLR_SFTRST_MASK
)

	)

16380 
	#LCDIF_CTRL_TOG_RUN_MASK
 (0x1U)

	)

16381 
	#LCDIF_CTRL_TOG_RUN_SHIFT
 (0U)

	)

16382 
	#LCDIF_CTRL_TOG_RUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_RUN_SHIFT
)Ë& 
LCDIF_CTRL_TOG_RUN_MASK
)

	)

16383 
	#LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_MASK
 (0x2U)

	)

16384 
	#LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_SHIFT
 (1U)

	)

16385 
	#LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_MASK
)

	)

16386 
	#LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_MASK
 (0x4U)

	)

16387 
	#LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_SHIFT
 (2U)

	)

16388 
	#LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_MASK
)

	)

16389 
	#LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_MASK
 (0x8U)

	)

16390 
	#LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_SHIFT
 (3U)

	)

16391 
	#LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_MASK
)

	)

16392 
	#LCDIF_CTRL_TOG_RSRVD0_MASK
 (0x10U)

	)

16393 
	#LCDIF_CTRL_TOG_RSRVD0_SHIFT
 (4U)

	)

16394 
	#LCDIF_CTRL_TOG_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL_TOG_RSRVD0_MASK
)

	)

16395 
	#LCDIF_CTRL_TOG_MASTER_MASK
 (0x20U)

	)

16396 
	#LCDIF_CTRL_TOG_MASTER_SHIFT
 (5U)

	)

16397 
	#LCDIF_CTRL_TOG_MASTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_MASTER_SHIFT
)Ë& 
LCDIF_CTRL_TOG_MASTER_MASK
)

	)

16398 
	#LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_MASK
 (0x40U)

	)

16399 
	#LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT
 (6U)

	)

16400 
	#LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_MASK
)

	)

16401 
	#LCDIF_CTRL_TOG_RGB_TO_YCBCR422_CSC_MASK
 (0x80U)

	)

16402 
	#LCDIF_CTRL_TOG_RGB_TO_YCBCR422_CSC_SHIFT
 (7U)

	)

16403 
	#LCDIF_CTRL_TOG_RGB_TO_YCBCR422_CSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_RGB_TO_YCBCR422_CSC_SHIFT
)Ë& 
LCDIF_CTRL_TOG_RGB_TO_YCBCR422_CSC_MASK
)

	)

16404 
	#LCDIF_CTRL_TOG_WORD_LENGTH_MASK
 (0x300U)

	)

16405 
	#LCDIF_CTRL_TOG_WORD_LENGTH_SHIFT
 (8U)

	)

16406 
	#LCDIF_CTRL_TOG_WORD_LENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_WORD_LENGTH_SHIFT
)Ë& 
LCDIF_CTRL_TOG_WORD_LENGTH_MASK
)

	)

16407 
	#LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_MASK
 (0xC00U)

	)

16408 
	#LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_SHIFT
 (10U)

	)

16409 
	#LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_SHIFT
)Ë& 
LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_MASK
)

	)

16410 
	#LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_MASK
 (0x3000U)

	)

16411 
	#LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_SHIFT
 (12U)

	)

16412 
	#LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_MASK
)

	)

16413 
	#LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_MASK
 (0xC000U)

	)

16414 
	#LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_SHIFT
 (14U)

	)

16415 
	#LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_MASK
)

	)

16416 
	#LCDIF_CTRL_TOG_DATA_SELECT_MASK
 (0x10000U)

	)

16417 
	#LCDIF_CTRL_TOG_DATA_SELECT_SHIFT
 (16U)

	)

16418 
	#LCDIF_CTRL_TOG_DATA_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DATA_SELECT_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DATA_SELECT_MASK
)

	)

16419 
	#LCDIF_CTRL_TOG_DOTCLK_MODE_MASK
 (0x20000U)

	)

16420 
	#LCDIF_CTRL_TOG_DOTCLK_MODE_SHIFT
 (17U)

	)

16421 
	#LCDIF_CTRL_TOG_DOTCLK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DOTCLK_MODE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DOTCLK_MODE_MASK
)

	)

16422 
	#LCDIF_CTRL_TOG_VSYNC_MODE_MASK
 (0x40000U)

	)

16423 
	#LCDIF_CTRL_TOG_VSYNC_MODE_SHIFT
 (18U)

	)

16424 
	#LCDIF_CTRL_TOG_VSYNC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_VSYNC_MODE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_VSYNC_MODE_MASK
)

	)

16425 
	#LCDIF_CTRL_TOG_BYPASS_COUNT_MASK
 (0x80000U)

	)

16426 
	#LCDIF_CTRL_TOG_BYPASS_COUNT_SHIFT
 (19U)

	)

16427 
	#LCDIF_CTRL_TOG_BYPASS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_BYPASS_COUNT_SHIFT
)Ë& 
LCDIF_CTRL_TOG_BYPASS_COUNT_MASK
)

	)

16428 
	#LCDIF_CTRL_TOG_DVI_MODE_MASK
 (0x100000U)

	)

16429 
	#LCDIF_CTRL_TOG_DVI_MODE_SHIFT
 (20U)

	)

16430 
	#LCDIF_CTRL_TOG_DVI_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DVI_MODE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DVI_MODE_MASK
)

	)

16431 
	#LCDIF_CTRL_TOG_SHIFT_NUM_BITS_MASK
 (0x3E00000U)

	)

16432 
	#LCDIF_CTRL_TOG_SHIFT_NUM_BITS_SHIFT
 (21U)

	)

16433 
	#LCDIF_CTRL_TOG_SHIFT_NUM_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_SHIFT_NUM_BITS_SHIFT
)Ë& 
LCDIF_CTRL_TOG_SHIFT_NUM_BITS_MASK
)

	)

16434 
	#LCDIF_CTRL_TOG_DATA_SHIFT_DIR_MASK
 (0x4000000U)

	)

16435 
	#LCDIF_CTRL_TOG_DATA_SHIFT_DIR_SHIFT
 (26U)

	)

16436 
	#LCDIF_CTRL_TOG_DATA_SHIFT_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_DATA_SHIFT_DIR_SHIFT
)Ë& 
LCDIF_CTRL_TOG_DATA_SHIFT_DIR_MASK
)

	)

16437 
	#LCDIF_CTRL_TOG_WAIT_FOR_VSYNC_EDGE_MASK
 (0x8000000U)

	)

16438 
	#LCDIF_CTRL_TOG_WAIT_FOR_VSYNC_EDGE_SHIFT
 (27U)

	)

16439 
	#LCDIF_CTRL_TOG_WAIT_FOR_VSYNC_EDGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_WAIT_FOR_VSYNC_EDGE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_WAIT_FOR_VSYNC_EDGE_MASK
)

	)

16440 
	#LCDIF_CTRL_TOG_READ_WRITEB_MASK
 (0x10000000U)

	)

16441 
	#LCDIF_CTRL_TOG_READ_WRITEB_SHIFT
 (28U)

	)

16442 
	#LCDIF_CTRL_TOG_READ_WRITEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_READ_WRITEB_SHIFT
)Ë& 
LCDIF_CTRL_TOG_READ_WRITEB_MASK
)

	)

16443 
	#LCDIF_CTRL_TOG_YCBCR422_INPUT_MASK
 (0x20000000U)

	)

16444 
	#LCDIF_CTRL_TOG_YCBCR422_INPUT_SHIFT
 (29U)

	)

16445 
	#LCDIF_CTRL_TOG_YCBCR422_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_YCBCR422_INPUT_SHIFT
)Ë& 
LCDIF_CTRL_TOG_YCBCR422_INPUT_MASK
)

	)

16446 
	#LCDIF_CTRL_TOG_CLKGATE_MASK
 (0x40000000U)

	)

16447 
	#LCDIF_CTRL_TOG_CLKGATE_SHIFT
 (30U)

	)

16448 
	#LCDIF_CTRL_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_CLKGATE_SHIFT
)Ë& 
LCDIF_CTRL_TOG_CLKGATE_MASK
)

	)

16449 
	#LCDIF_CTRL_TOG_SFTRST_MASK
 (0x80000000U)

	)

16450 
	#LCDIF_CTRL_TOG_SFTRST_SHIFT
 (31U)

	)

16451 
	#LCDIF_CTRL_TOG_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL_TOG_SFTRST_SHIFT
)Ë& 
LCDIF_CTRL_TOG_SFTRST_MASK
)

	)

16454 
	#LCDIF_CTRL1_RESET_MASK
 (0x1U)

	)

16455 
	#LCDIF_CTRL1_RESET_SHIFT
 (0U)

	)

16456 
	#LCDIF_CTRL1_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_RESET_SHIFT
)Ë& 
LCDIF_CTRL1_RESET_MASK
)

	)

16457 
	#LCDIF_CTRL1_MODE86_MASK
 (0x2U)

	)

16458 
	#LCDIF_CTRL1_MODE86_SHIFT
 (1U)

	)

16459 
	#LCDIF_CTRL1_MODE86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_MODE86_SHIFT
)Ë& 
LCDIF_CTRL1_MODE86_MASK
)

	)

16460 
	#LCDIF_CTRL1_BUSY_ENABLE_MASK
 (0x4U)

	)

16461 
	#LCDIF_CTRL1_BUSY_ENABLE_SHIFT
 (2U)

	)

16462 
	#LCDIF_CTRL1_BUSY_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_BUSY_ENABLE_SHIFT
)Ë& 
LCDIF_CTRL1_BUSY_ENABLE_MASK
)

	)

16463 
	#LCDIF_CTRL1_RSRVD0_MASK
 (0xF8U)

	)

16464 
	#LCDIF_CTRL1_RSRVD0_SHIFT
 (3U)

	)

16465 
	#LCDIF_CTRL1_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL1_RSRVD0_MASK
)

	)

16466 
	#LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK
 (0x100U)

	)

16467 
	#LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT
 (8U)

	)

16468 
	#LCDIF_CTRL1_VSYNC_EDGE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK
)

	)

16469 
	#LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK
 (0x200U)

	)

16470 
	#LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT
 (9U)

	)

16471 
	#LCDIF_CTRL1_CUR_FRAME_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK
)

	)

16472 
	#LCDIF_CTRL1_UNDERFLOW_IRQ_MASK
 (0x400U)

	)

16473 
	#LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT
 (10U)

	)

16474 
	#LCDIF_CTRL1_UNDERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_UNDERFLOW_IRQ_MASK
)

	)

16475 
	#LCDIF_CTRL1_OVERFLOW_IRQ_MASK
 (0x800U)

	)

16476 
	#LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT
 (11U)

	)

16477 
	#LCDIF_CTRL1_OVERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_OVERFLOW_IRQ_MASK
)

	)

16478 
	#LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK
 (0x1000U)

	)

16479 
	#LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT
 (12U)

	)

16480 
	#LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK
)

	)

16481 
	#LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK
 (0x2000U)

	)

16482 
	#LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT
 (13U)

	)

16483 
	#LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK
)

	)

16484 
	#LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK
 (0x4000U)

	)

16485 
	#LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT
 (14U)

	)

16486 
	#LCDIF_CTRL1_UNDERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK
)

	)

16487 
	#LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK
 (0x8000U)

	)

16488 
	#LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT
 (15U)

	)

16489 
	#LCDIF_CTRL1_OVERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK
)

	)

16490 
	#LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK
 (0xF0000U)

	)

16491 
	#LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT
 (16U)

	)

16492 
	#LCDIF_CTRL1_BYTE_PACKING_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK
)

	)

16493 
	#LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK
 (0x100000U)

	)

16494 
	#LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT
 (20U)

	)

16495 
	#LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK
)

	)

16496 
	#LCDIF_CTRL1_FIFO_CLEAR_MASK
 (0x200000U)

	)

16497 
	#LCDIF_CTRL1_FIFO_CLEAR_SHIFT
 (21U)

	)

16498 
	#LCDIF_CTRL1_FIFO_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_FIFO_CLEAR_SHIFT
)Ë& 
LCDIF_CTRL1_FIFO_CLEAR_MASK
)

	)

16499 
	#LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK
 (0x400000U)

	)

16500 
	#LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
 (22U)

	)

16501 
	#LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
)Ë& 
LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK
)

	)

16502 
	#LCDIF_CTRL1_INTERLACE_FIELDS_MASK
 (0x800000U)

	)

16503 
	#LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT
 (23U)

	)

16504 
	#LCDIF_CTRL1_INTERLACE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_INTERLACE_FIELDS_MASK
)

	)

16505 
	#LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK
 (0x1000000U)

	)

16506 
	#LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT
 (24U)

	)

16507 
	#LCDIF_CTRL1_RECOVER_ON_UNDERFLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT
)Ë& 
LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK
)

	)

16508 
	#LCDIF_CTRL1_BM_ERROR_IRQ_MASK
 (0x2000000U)

	)

16509 
	#LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT
 (25U)

	)

16510 
	#LCDIF_CTRL1_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_BM_ERROR_IRQ_MASK
)

	)

16511 
	#LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK
 (0x4000000U)

	)

16512 
	#LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT
 (26U)

	)

16513 
	#LCDIF_CTRL1_BM_ERROR_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK
)

	)

16514 
	#LCDIF_CTRL1_COMBINE_MPU_WR_STRB_MASK
 (0x8000000U)

	)

16515 
	#LCDIF_CTRL1_COMBINE_MPU_WR_STRB_SHIFT
 (27U)

	)

16516 
	#LCDIF_CTRL1_COMBINE_MPU_WR_STRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_COMBINE_MPU_WR_STRB_SHIFT
)Ë& 
LCDIF_CTRL1_COMBINE_MPU_WR_STRB_MASK
)

	)

16517 
	#LCDIF_CTRL1_RSRVD1_MASK
 (0xF0000000U)

	)

16518 
	#LCDIF_CTRL1_RSRVD1_SHIFT
 (28U)

	)

16519 
	#LCDIF_CTRL1_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL1_RSRVD1_MASK
)

	)

16522 
	#LCDIF_CTRL1_SET_RESET_MASK
 (0x1U)

	)

16523 
	#LCDIF_CTRL1_SET_RESET_SHIFT
 (0U)

	)

16524 
	#LCDIF_CTRL1_SET_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_RESET_SHIFT
)Ë& 
LCDIF_CTRL1_SET_RESET_MASK
)

	)

16525 
	#LCDIF_CTRL1_SET_MODE86_MASK
 (0x2U)

	)

16526 
	#LCDIF_CTRL1_SET_MODE86_SHIFT
 (1U)

	)

16527 
	#LCDIF_CTRL1_SET_MODE86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_MODE86_SHIFT
)Ë& 
LCDIF_CTRL1_SET_MODE86_MASK
)

	)

16528 
	#LCDIF_CTRL1_SET_BUSY_ENABLE_MASK
 (0x4U)

	)

16529 
	#LCDIF_CTRL1_SET_BUSY_ENABLE_SHIFT
 (2U)

	)

16530 
	#LCDIF_CTRL1_SET_BUSY_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_BUSY_ENABLE_SHIFT
)Ë& 
LCDIF_CTRL1_SET_BUSY_ENABLE_MASK
)

	)

16531 
	#LCDIF_CTRL1_SET_RSRVD0_MASK
 (0xF8U)

	)

16532 
	#LCDIF_CTRL1_SET_RSRVD0_SHIFT
 (3U)

	)

16533 
	#LCDIF_CTRL1_SET_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL1_SET_RSRVD0_MASK
)

	)

16534 
	#LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK
 (0x100U)

	)

16535 
	#LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT
 (8U)

	)

16536 
	#LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK
)

	)

16537 
	#LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK
 (0x200U)

	)

16538 
	#LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT
 (9U)

	)

16539 
	#LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK
)

	)

16540 
	#LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK
 (0x400U)

	)

16541 
	#LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT
 (10U)

	)

16542 
	#LCDIF_CTRL1_SET_UNDERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK
)

	)

16543 
	#LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK
 (0x800U)

	)

16544 
	#LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT
 (11U)

	)

16545 
	#LCDIF_CTRL1_SET_OVERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK
)

	)

16546 
	#LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK
 (0x1000U)

	)

16547 
	#LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT
 (12U)

	)

16548 
	#LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK
)

	)

16549 
	#LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK
 (0x2000U)

	)

16550 
	#LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT
 (13U)

	)

16551 
	#LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK
)

	)

16552 
	#LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK
 (0x4000U)

	)

16553 
	#LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT
 (14U)

	)

16554 
	#LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK
)

	)

16555 
	#LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK
 (0x8000U)

	)

16556 
	#LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT
 (15U)

	)

16557 
	#LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK
)

	)

16558 
	#LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK
 (0xF0000U)

	)

16559 
	#LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT
 (16U)

	)

16560 
	#LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK
)

	)

16561 
	#LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK
 (0x100000U)

	)

16562 
	#LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT
 (20U)

	)

16563 
	#LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK
)

	)

16564 
	#LCDIF_CTRL1_SET_FIFO_CLEAR_MASK
 (0x200000U)

	)

16565 
	#LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT
 (21U)

	)

16566 
	#LCDIF_CTRL1_SET_FIFO_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT
)Ë& 
LCDIF_CTRL1_SET_FIFO_CLEAR_MASK
)

	)

16567 
	#LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK
 (0x400000U)

	)

16568 
	#LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
 (22U)

	)

16569 
	#LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
)Ë& 
LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK
)

	)

16570 
	#LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK
 (0x800000U)

	)

16571 
	#LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT
 (23U)

	)

16572 
	#LCDIF_CTRL1_SET_INTERLACE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK
)

	)

16573 
	#LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK
 (0x1000000U)

	)

16574 
	#LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT
 (24U)

	)

16575 
	#LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT
)Ë& 
LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK
)

	)

16576 
	#LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK
 (0x2000000U)

	)

16577 
	#LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT
 (25U)

	)

16578 
	#LCDIF_CTRL1_SET_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK
)

	)

16579 
	#LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK
 (0x4000000U)

	)

16580 
	#LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT
 (26U)

	)

16581 
	#LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK
)

	)

16582 
	#LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_MASK
 (0x8000000U)

	)

16583 
	#LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_SHIFT
 (27U)

	)

16584 
	#LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_SHIFT
)Ë& 
LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_MASK
)

	)

16585 
	#LCDIF_CTRL1_SET_RSRVD1_MASK
 (0xF0000000U)

	)

16586 
	#LCDIF_CTRL1_SET_RSRVD1_SHIFT
 (28U)

	)

16587 
	#LCDIF_CTRL1_SET_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_SET_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL1_SET_RSRVD1_MASK
)

	)

16590 
	#LCDIF_CTRL1_CLR_RESET_MASK
 (0x1U)

	)

16591 
	#LCDIF_CTRL1_CLR_RESET_SHIFT
 (0U)

	)

16592 
	#LCDIF_CTRL1_CLR_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_RESET_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_RESET_MASK
)

	)

16593 
	#LCDIF_CTRL1_CLR_MODE86_MASK
 (0x2U)

	)

16594 
	#LCDIF_CTRL1_CLR_MODE86_SHIFT
 (1U)

	)

16595 
	#LCDIF_CTRL1_CLR_MODE86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_MODE86_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_MODE86_MASK
)

	)

16596 
	#LCDIF_CTRL1_CLR_BUSY_ENABLE_MASK
 (0x4U)

	)

16597 
	#LCDIF_CTRL1_CLR_BUSY_ENABLE_SHIFT
 (2U)

	)

16598 
	#LCDIF_CTRL1_CLR_BUSY_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_BUSY_ENABLE_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_BUSY_ENABLE_MASK
)

	)

16599 
	#LCDIF_CTRL1_CLR_RSRVD0_MASK
 (0xF8U)

	)

16600 
	#LCDIF_CTRL1_CLR_RSRVD0_SHIFT
 (3U)

	)

16601 
	#LCDIF_CTRL1_CLR_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_RSRVD0_MASK
)

	)

16602 
	#LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK
 (0x100U)

	)

16603 
	#LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT
 (8U)

	)

16604 
	#LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK
)

	)

16605 
	#LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK
 (0x200U)

	)

16606 
	#LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT
 (9U)

	)

16607 
	#LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK
)

	)

16608 
	#LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK
 (0x400U)

	)

16609 
	#LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT
 (10U)

	)

16610 
	#LCDIF_CTRL1_CLR_UNDERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK
)

	)

16611 
	#LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK
 (0x800U)

	)

16612 
	#LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT
 (11U)

	)

16613 
	#LCDIF_CTRL1_CLR_OVERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK
)

	)

16614 
	#LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK
 (0x1000U)

	)

16615 
	#LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT
 (12U)

	)

16616 
	#LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK
)

	)

16617 
	#LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK
 (0x2000U)

	)

16618 
	#LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT
 (13U)

	)

16619 
	#LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK
)

	)

16620 
	#LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK
 (0x4000U)

	)

16621 
	#LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT
 (14U)

	)

16622 
	#LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK
)

	)

16623 
	#LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK
 (0x8000U)

	)

16624 
	#LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT
 (15U)

	)

16625 
	#LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK
)

	)

16626 
	#LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK
 (0xF0000U)

	)

16627 
	#LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT
 (16U)

	)

16628 
	#LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK
)

	)

16629 
	#LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK
 (0x100000U)

	)

16630 
	#LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT
 (20U)

	)

16631 
	#LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK
)

	)

16632 
	#LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK
 (0x200000U)

	)

16633 
	#LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT
 (21U)

	)

16634 
	#LCDIF_CTRL1_CLR_FIFO_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK
)

	)

16635 
	#LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK
 (0x400000U)

	)

16636 
	#LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
 (22U)

	)

16637 
	#LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK
)

	)

16638 
	#LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK
 (0x800000U)

	)

16639 
	#LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT
 (23U)

	)

16640 
	#LCDIF_CTRL1_CLR_INTERLACE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK
)

	)

16641 
	#LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK
 (0x1000000U)

	)

16642 
	#LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT
 (24U)

	)

16643 
	#LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK
)

	)

16644 
	#LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK
 (0x2000000U)

	)

16645 
	#LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT
 (25U)

	)

16646 
	#LCDIF_CTRL1_CLR_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK
)

	)

16647 
	#LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK
 (0x4000000U)

	)

16648 
	#LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT
 (26U)

	)

16649 
	#LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK
)

	)

16650 
	#LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_MASK
 (0x8000000U)

	)

16651 
	#LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_SHIFT
 (27U)

	)

16652 
	#LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_MASK
)

	)

16653 
	#LCDIF_CTRL1_CLR_RSRVD1_MASK
 (0xF0000000U)

	)

16654 
	#LCDIF_CTRL1_CLR_RSRVD1_SHIFT
 (28U)

	)

16655 
	#LCDIF_CTRL1_CLR_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_CLR_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL1_CLR_RSRVD1_MASK
)

	)

16658 
	#LCDIF_CTRL1_TOG_RESET_MASK
 (0x1U)

	)

16659 
	#LCDIF_CTRL1_TOG_RESET_SHIFT
 (0U)

	)

16660 
	#LCDIF_CTRL1_TOG_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_RESET_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_RESET_MASK
)

	)

16661 
	#LCDIF_CTRL1_TOG_MODE86_MASK
 (0x2U)

	)

16662 
	#LCDIF_CTRL1_TOG_MODE86_SHIFT
 (1U)

	)

16663 
	#LCDIF_CTRL1_TOG_MODE86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_MODE86_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_MODE86_MASK
)

	)

16664 
	#LCDIF_CTRL1_TOG_BUSY_ENABLE_MASK
 (0x4U)

	)

16665 
	#LCDIF_CTRL1_TOG_BUSY_ENABLE_SHIFT
 (2U)

	)

16666 
	#LCDIF_CTRL1_TOG_BUSY_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_BUSY_ENABLE_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_BUSY_ENABLE_MASK
)

	)

16667 
	#LCDIF_CTRL1_TOG_RSRVD0_MASK
 (0xF8U)

	)

16668 
	#LCDIF_CTRL1_TOG_RSRVD0_SHIFT
 (3U)

	)

16669 
	#LCDIF_CTRL1_TOG_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_RSRVD0_MASK
)

	)

16670 
	#LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK
 (0x100U)

	)

16671 
	#LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT
 (8U)

	)

16672 
	#LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK
)

	)

16673 
	#LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK
 (0x200U)

	)

16674 
	#LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT
 (9U)

	)

16675 
	#LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK
)

	)

16676 
	#LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK
 (0x400U)

	)

16677 
	#LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT
 (10U)

	)

16678 
	#LCDIF_CTRL1_TOG_UNDERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK
)

	)

16679 
	#LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK
 (0x800U)

	)

16680 
	#LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT
 (11U)

	)

16681 
	#LCDIF_CTRL1_TOG_OVERFLOW_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK
)

	)

16682 
	#LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK
 (0x1000U)

	)

16683 
	#LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT
 (12U)

	)

16684 
	#LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK
)

	)

16685 
	#LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK
 (0x2000U)

	)

16686 
	#LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT
 (13U)

	)

16687 
	#LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK
)

	)

16688 
	#LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK
 (0x4000U)

	)

16689 
	#LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT
 (14U)

	)

16690 
	#LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK
)

	)

16691 
	#LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK
 (0x8000U)

	)

16692 
	#LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT
 (15U)

	)

16693 
	#LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK
)

	)

16694 
	#LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK
 (0xF0000U)

	)

16695 
	#LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT
 (16U)

	)

16696 
	#LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK
)

	)

16697 
	#LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK
 (0x100000U)

	)

16698 
	#LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT
 (20U)

	)

16699 
	#LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK
)

	)

16700 
	#LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK
 (0x200000U)

	)

16701 
	#LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT
 (21U)

	)

16702 
	#LCDIF_CTRL1_TOG_FIFO_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK
)

	)

16703 
	#LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK
 (0x400000U)

	)

16704 
	#LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
 (22U)

	)

16705 
	#LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK
)

	)

16706 
	#LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK
 (0x800000U)

	)

16707 
	#LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT
 (23U)

	)

16708 
	#LCDIF_CTRL1_TOG_INTERLACE_FIELDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK
)

	)

16709 
	#LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK
 (0x1000000U)

	)

16710 
	#LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT
 (24U)

	)

16711 
	#LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK
)

	)

16712 
	#LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK
 (0x2000000U)

	)

16713 
	#LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT
 (25U)

	)

16714 
	#LCDIF_CTRL1_TOG_BM_ERROR_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK
)

	)

16715 
	#LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK
 (0x4000000U)

	)

16716 
	#LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT
 (26U)

	)

16717 
	#LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK
)

	)

16718 
	#LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_MASK
 (0x8000000U)

	)

16719 
	#LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_SHIFT
 (27U)

	)

16720 
	#LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_MASK
)

	)

16721 
	#LCDIF_CTRL1_TOG_RSRVD1_MASK
 (0xF0000000U)

	)

16722 
	#LCDIF_CTRL1_TOG_RSRVD1_SHIFT
 (28U)

	)

16723 
	#LCDIF_CTRL1_TOG_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL1_TOG_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL1_TOG_RSRVD1_MASK
)

	)

16726 
	#LCDIF_CTRL2_RSRVD0_MASK
 (0x1U)

	)

16727 
	#LCDIF_CTRL2_RSRVD0_SHIFT
 (0U)

	)

16728 
	#LCDIF_CTRL2_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL2_RSRVD0_MASK
)

	)

16729 
	#LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK
 (0xEU)

	)

16730 
	#LCDIF_CTRL2_INITIAL_DUMMY_READ_SHIFT
 (1U)

	)

16731 
	#LCDIF_CTRL2_INITIAL_DUMMY_READ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_INITIAL_DUMMY_READ_SHIFT
)Ë& 
LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK
)

	)

16732 
	#LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK
 (0x70U)

	)

16733 
	#LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
 (4U)

	)

16734 
	#LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
)Ë& 
LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK
)

	)

16735 
	#LCDIF_CTRL2_RSRVD1_MASK
 (0x80U)

	)

16736 
	#LCDIF_CTRL2_RSRVD1_SHIFT
 (7U)

	)

16737 
	#LCDIF_CTRL2_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL2_RSRVD1_MASK
)

	)

16738 
	#LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_MASK
 (0x100U)

	)

16739 
	#LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_SHIFT
 (8U)

	)

16740 
	#LCDIF_CTRL2_READ_MODE_6_BIT_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_SHIFT
)Ë& 
LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_MASK
)

	)

16741 
	#LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
 (0x200U)

	)

16742 
	#LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
 (9U)

	)

16743 
	#LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
)

	)

16744 
	#LCDIF_CTRL2_READ_PACK_DIR_MASK
 (0x400U)

	)

16745 
	#LCDIF_CTRL2_READ_PACK_DIR_SHIFT
 (10U)

	)

16746 
	#LCDIF_CTRL2_READ_PACK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_READ_PACK_DIR_SHIFT
)Ë& 
LCDIF_CTRL2_READ_PACK_DIR_MASK
)

	)

16747 
	#LCDIF_CTRL2_RSRVD2_MASK
 (0x800U)

	)

16748 
	#LCDIF_CTRL2_RSRVD2_SHIFT
 (11U)

	)

16749 
	#LCDIF_CTRL2_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_RSRVD2_SHIFT
)Ë& 
LCDIF_CTRL2_RSRVD2_MASK
)

	)

16750 
	#LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK
 (0x7000U)

	)

16751 
	#LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT
 (12U)

	)

16752 
	#LCDIF_CTRL2_EVEN_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK
)

	)

16753 
	#LCDIF_CTRL2_RSRVD3_MASK
 (0x8000U)

	)

16754 
	#LCDIF_CTRL2_RSRVD3_SHIFT
 (15U)

	)

16755 
	#LCDIF_CTRL2_RSRVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_RSRVD3_SHIFT
)Ë& 
LCDIF_CTRL2_RSRVD3_MASK
)

	)

16756 
	#LCDIF_CTRL2_ODD_LINE_PATTERN_MASK
 (0x70000U)

	)

16757 
	#LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT
 (16U)

	)

16758 
	#LCDIF_CTRL2_ODD_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_ODD_LINE_PATTERN_MASK
)

	)

16759 
	#LCDIF_CTRL2_RSRVD4_MASK
 (0x80000U)

	)

16760 
	#LCDIF_CTRL2_RSRVD4_SHIFT
 (19U)

	)

16761 
	#LCDIF_CTRL2_RSRVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_RSRVD4_SHIFT
)Ë& 
LCDIF_CTRL2_RSRVD4_MASK
)

	)

16762 
	#LCDIF_CTRL2_BURST_LEN_8_MASK
 (0x100000U)

	)

16763 
	#LCDIF_CTRL2_BURST_LEN_8_SHIFT
 (20U)

	)

16764 
	#LCDIF_CTRL2_BURST_LEN_8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_BURST_LEN_8_SHIFT
)Ë& 
LCDIF_CTRL2_BURST_LEN_8_MASK
)

	)

16765 
	#LCDIF_CTRL2_OUTSTANDING_REQS_MASK
 (0xE00000U)

	)

16766 
	#LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT
 (21U)

	)

16767 
	#LCDIF_CTRL2_OUTSTANDING_REQS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT
)Ë& 
LCDIF_CTRL2_OUTSTANDING_REQS_MASK
)

	)

16768 
	#LCDIF_CTRL2_RSRVD5_MASK
 (0xFF000000U)

	)

16769 
	#LCDIF_CTRL2_RSRVD5_SHIFT
 (24U)

	)

16770 
	#LCDIF_CTRL2_RSRVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_RSRVD5_SHIFT
)Ë& 
LCDIF_CTRL2_RSRVD5_MASK
)

	)

16773 
	#LCDIF_CTRL2_SET_RSRVD0_MASK
 (0x1U)

	)

16774 
	#LCDIF_CTRL2_SET_RSRVD0_SHIFT
 (0U)

	)

16775 
	#LCDIF_CTRL2_SET_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL2_SET_RSRVD0_MASK
)

	)

16776 
	#LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_MASK
 (0xEU)

	)

16777 
	#LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_SHIFT
 (1U)

	)

16778 
	#LCDIF_CTRL2_SET_INITIAL_DUMMY_READ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_SHIFT
)Ë& 
LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_MASK
)

	)

16779 
	#LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_MASK
 (0x70U)

	)

16780 
	#LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
 (4U)

	)

16781 
	#LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
)Ë& 
LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_MASK
)

	)

16782 
	#LCDIF_CTRL2_SET_RSRVD1_MASK
 (0x80U)

	)

16783 
	#LCDIF_CTRL2_SET_RSRVD1_SHIFT
 (7U)

	)

16784 
	#LCDIF_CTRL2_SET_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL2_SET_RSRVD1_MASK
)

	)

16785 
	#LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_MASK
 (0x100U)

	)

16786 
	#LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_SHIFT
 (8U)

	)

16787 
	#LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_SHIFT
)Ë& 
LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_MASK
)

	)

16788 
	#LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
 (0x200U)

	)

16789 
	#LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
 (9U)

	)

16790 
	#LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
)

	)

16791 
	#LCDIF_CTRL2_SET_READ_PACK_DIR_MASK
 (0x400U)

	)

16792 
	#LCDIF_CTRL2_SET_READ_PACK_DIR_SHIFT
 (10U)

	)

16793 
	#LCDIF_CTRL2_SET_READ_PACK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_READ_PACK_DIR_SHIFT
)Ë& 
LCDIF_CTRL2_SET_READ_PACK_DIR_MASK
)

	)

16794 
	#LCDIF_CTRL2_SET_RSRVD2_MASK
 (0x800U)

	)

16795 
	#LCDIF_CTRL2_SET_RSRVD2_SHIFT
 (11U)

	)

16796 
	#LCDIF_CTRL2_SET_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_RSRVD2_SHIFT
)Ë& 
LCDIF_CTRL2_SET_RSRVD2_MASK
)

	)

16797 
	#LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK
 (0x7000U)

	)

16798 
	#LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT
 (12U)

	)

16799 
	#LCDIF_CTRL2_SET_EVEN_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK
)

	)

16800 
	#LCDIF_CTRL2_SET_RSRVD3_MASK
 (0x8000U)

	)

16801 
	#LCDIF_CTRL2_SET_RSRVD3_SHIFT
 (15U)

	)

16802 
	#LCDIF_CTRL2_SET_RSRVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_RSRVD3_SHIFT
)Ë& 
LCDIF_CTRL2_SET_RSRVD3_MASK
)

	)

16803 
	#LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK
 (0x70000U)

	)

16804 
	#LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT
 (16U)

	)

16805 
	#LCDIF_CTRL2_SET_ODD_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK
)

	)

16806 
	#LCDIF_CTRL2_SET_RSRVD4_MASK
 (0x80000U)

	)

16807 
	#LCDIF_CTRL2_SET_RSRVD4_SHIFT
 (19U)

	)

16808 
	#LCDIF_CTRL2_SET_RSRVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_RSRVD4_SHIFT
)Ë& 
LCDIF_CTRL2_SET_RSRVD4_MASK
)

	)

16809 
	#LCDIF_CTRL2_SET_BURST_LEN_8_MASK
 (0x100000U)

	)

16810 
	#LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT
 (20U)

	)

16811 
	#LCDIF_CTRL2_SET_BURST_LEN_8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT
)Ë& 
LCDIF_CTRL2_SET_BURST_LEN_8_MASK
)

	)

16812 
	#LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK
 (0xE00000U)

	)

16813 
	#LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT
 (21U)

	)

16814 
	#LCDIF_CTRL2_SET_OUTSTANDING_REQS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT
)Ë& 
LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK
)

	)

16815 
	#LCDIF_CTRL2_SET_RSRVD5_MASK
 (0xFF000000U)

	)

16816 
	#LCDIF_CTRL2_SET_RSRVD5_SHIFT
 (24U)

	)

16817 
	#LCDIF_CTRL2_SET_RSRVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_SET_RSRVD5_SHIFT
)Ë& 
LCDIF_CTRL2_SET_RSRVD5_MASK
)

	)

16820 
	#LCDIF_CTRL2_CLR_RSRVD0_MASK
 (0x1U)

	)

16821 
	#LCDIF_CTRL2_CLR_RSRVD0_SHIFT
 (0U)

	)

16822 
	#LCDIF_CTRL2_CLR_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_RSRVD0_MASK
)

	)

16823 
	#LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_MASK
 (0xEU)

	)

16824 
	#LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_SHIFT
 (1U)

	)

16825 
	#LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_MASK
)

	)

16826 
	#LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_MASK
 (0x70U)

	)

16827 
	#LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
 (4U)

	)

16828 
	#LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_MASK
)

	)

16829 
	#LCDIF_CTRL2_CLR_RSRVD1_MASK
 (0x80U)

	)

16830 
	#LCDIF_CTRL2_CLR_RSRVD1_SHIFT
 (7U)

	)

16831 
	#LCDIF_CTRL2_CLR_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_RSRVD1_MASK
)

	)

16832 
	#LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_MASK
 (0x100U)

	)

16833 
	#LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_SHIFT
 (8U)

	)

16834 
	#LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_MASK
)

	)

16835 
	#LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
 (0x200U)

	)

16836 
	#LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
 (9U)

	)

16837 
	#LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
)

	)

16838 
	#LCDIF_CTRL2_CLR_READ_PACK_DIR_MASK
 (0x400U)

	)

16839 
	#LCDIF_CTRL2_CLR_READ_PACK_DIR_SHIFT
 (10U)

	)

16840 
	#LCDIF_CTRL2_CLR_READ_PACK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_READ_PACK_DIR_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_READ_PACK_DIR_MASK
)

	)

16841 
	#LCDIF_CTRL2_CLR_RSRVD2_MASK
 (0x800U)

	)

16842 
	#LCDIF_CTRL2_CLR_RSRVD2_SHIFT
 (11U)

	)

16843 
	#LCDIF_CTRL2_CLR_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_RSRVD2_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_RSRVD2_MASK
)

	)

16844 
	#LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK
 (0x7000U)

	)

16845 
	#LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT
 (12U)

	)

16846 
	#LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK
)

	)

16847 
	#LCDIF_CTRL2_CLR_RSRVD3_MASK
 (0x8000U)

	)

16848 
	#LCDIF_CTRL2_CLR_RSRVD3_SHIFT
 (15U)

	)

16849 
	#LCDIF_CTRL2_CLR_RSRVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_RSRVD3_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_RSRVD3_MASK
)

	)

16850 
	#LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK
 (0x70000U)

	)

16851 
	#LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT
 (16U)

	)

16852 
	#LCDIF_CTRL2_CLR_ODD_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK
)

	)

16853 
	#LCDIF_CTRL2_CLR_RSRVD4_MASK
 (0x80000U)

	)

16854 
	#LCDIF_CTRL2_CLR_RSRVD4_SHIFT
 (19U)

	)

16855 
	#LCDIF_CTRL2_CLR_RSRVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_RSRVD4_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_RSRVD4_MASK
)

	)

16856 
	#LCDIF_CTRL2_CLR_BURST_LEN_8_MASK
 (0x100000U)

	)

16857 
	#LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT
 (20U)

	)

16858 
	#LCDIF_CTRL2_CLR_BURST_LEN_8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_BURST_LEN_8_MASK
)

	)

16859 
	#LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK
 (0xE00000U)

	)

16860 
	#LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT
 (21U)

	)

16861 
	#LCDIF_CTRL2_CLR_OUTSTANDING_REQS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK
)

	)

16862 
	#LCDIF_CTRL2_CLR_RSRVD5_MASK
 (0xFF000000U)

	)

16863 
	#LCDIF_CTRL2_CLR_RSRVD5_SHIFT
 (24U)

	)

16864 
	#LCDIF_CTRL2_CLR_RSRVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_CLR_RSRVD5_SHIFT
)Ë& 
LCDIF_CTRL2_CLR_RSRVD5_MASK
)

	)

16867 
	#LCDIF_CTRL2_TOG_RSRVD0_MASK
 (0x1U)

	)

16868 
	#LCDIF_CTRL2_TOG_RSRVD0_SHIFT
 (0U)

	)

16869 
	#LCDIF_CTRL2_TOG_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_RSRVD0_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_RSRVD0_MASK
)

	)

16870 
	#LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_MASK
 (0xEU)

	)

16871 
	#LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_SHIFT
 (1U)

	)

16872 
	#LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_MASK
)

	)

16873 
	#LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_MASK
 (0x70U)

	)

16874 
	#LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
 (4U)

	)

16875 
	#LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_MASK
)

	)

16876 
	#LCDIF_CTRL2_TOG_RSRVD1_MASK
 (0x80U)

	)

16877 
	#LCDIF_CTRL2_TOG_RSRVD1_SHIFT
 (7U)

	)

16878 
	#LCDIF_CTRL2_TOG_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_RSRVD1_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_RSRVD1_MASK
)

	)

16879 
	#LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_MASK
 (0x100U)

	)

16880 
	#LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_SHIFT
 (8U)

	)

16881 
	#LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_MASK
)

	)

16882 
	#LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
 (0x200U)

	)

16883 
	#LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
 (9U)

	)

16884 
	#LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
)

	)

16885 
	#LCDIF_CTRL2_TOG_READ_PACK_DIR_MASK
 (0x400U)

	)

16886 
	#LCDIF_CTRL2_TOG_READ_PACK_DIR_SHIFT
 (10U)

	)

16887 
	#LCDIF_CTRL2_TOG_READ_PACK_DIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_READ_PACK_DIR_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_READ_PACK_DIR_MASK
)

	)

16888 
	#LCDIF_CTRL2_TOG_RSRVD2_MASK
 (0x800U)

	)

16889 
	#LCDIF_CTRL2_TOG_RSRVD2_SHIFT
 (11U)

	)

16890 
	#LCDIF_CTRL2_TOG_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_RSRVD2_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_RSRVD2_MASK
)

	)

16891 
	#LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK
 (0x7000U)

	)

16892 
	#LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT
 (12U)

	)

16893 
	#LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK
)

	)

16894 
	#LCDIF_CTRL2_TOG_RSRVD3_MASK
 (0x8000U)

	)

16895 
	#LCDIF_CTRL2_TOG_RSRVD3_SHIFT
 (15U)

	)

16896 
	#LCDIF_CTRL2_TOG_RSRVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_RSRVD3_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_RSRVD3_MASK
)

	)

16897 
	#LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK
 (0x70000U)

	)

16898 
	#LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT
 (16U)

	)

16899 
	#LCDIF_CTRL2_TOG_ODD_LINE_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK
)

	)

16900 
	#LCDIF_CTRL2_TOG_RSRVD4_MASK
 (0x80000U)

	)

16901 
	#LCDIF_CTRL2_TOG_RSRVD4_SHIFT
 (19U)

	)

16902 
	#LCDIF_CTRL2_TOG_RSRVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_RSRVD4_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_RSRVD4_MASK
)

	)

16903 
	#LCDIF_CTRL2_TOG_BURST_LEN_8_MASK
 (0x100000U)

	)

16904 
	#LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT
 (20U)

	)

16905 
	#LCDIF_CTRL2_TOG_BURST_LEN_8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_BURST_LEN_8_MASK
)

	)

16906 
	#LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK
 (0xE00000U)

	)

16907 
	#LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT
 (21U)

	)

16908 
	#LCDIF_CTRL2_TOG_OUTSTANDING_REQS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK
)

	)

16909 
	#LCDIF_CTRL2_TOG_RSRVD5_MASK
 (0xFF000000U)

	)

16910 
	#LCDIF_CTRL2_TOG_RSRVD5_SHIFT
 (24U)

	)

16911 
	#LCDIF_CTRL2_TOG_RSRVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CTRL2_TOG_RSRVD5_SHIFT
)Ë& 
LCDIF_CTRL2_TOG_RSRVD5_MASK
)

	)

16914 
	#LCDIF_TRANSFER_COUNT_H_COUNT_MASK
 (0xFFFFU)

	)

16915 
	#LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT
 (0U)

	)

16916 
	#LCDIF_TRANSFER_COUNT_H_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT
)Ë& 
LCDIF_TRANSFER_COUNT_H_COUNT_MASK
)

	)

16917 
	#LCDIF_TRANSFER_COUNT_V_COUNT_MASK
 (0xFFFF0000U)

	)

16918 
	#LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT
 (16U)

	)

16919 
	#LCDIF_TRANSFER_COUNT_V_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT
)Ë& 
LCDIF_TRANSFER_COUNT_V_COUNT_MASK
)

	)

16922 
	#LCDIF_CUR_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

16923 
	#LCDIF_CUR_BUF_ADDR_SHIFT
 (0U)

	)

16924 
	#LCDIF_CUR_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CUR_BUF_ADDR_SHIFT
)Ë& 
LCDIF_CUR_BUF_ADDR_MASK
)

	)

16927 
	#LCDIF_NEXT_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

16928 
	#LCDIF_NEXT_BUF_ADDR_SHIFT
 (0U)

	)

16929 
	#LCDIF_NEXT_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_NEXT_BUF_ADDR_SHIFT
)Ë& 
LCDIF_NEXT_BUF_ADDR_MASK
)

	)

16932 
	#LCDIF_TIMING_DATA_SETUP_MASK
 (0xFFU)

	)

16933 
	#LCDIF_TIMING_DATA_SETUP_SHIFT
 (0U)

	)

16934 
	#LCDIF_TIMING_DATA_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_TIMING_DATA_SETUP_SHIFT
)Ë& 
LCDIF_TIMING_DATA_SETUP_MASK
)

	)

16935 
	#LCDIF_TIMING_DATA_HOLD_MASK
 (0xFF00U)

	)

16936 
	#LCDIF_TIMING_DATA_HOLD_SHIFT
 (8U)

	)

16937 
	#LCDIF_TIMING_DATA_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_TIMING_DATA_HOLD_SHIFT
)Ë& 
LCDIF_TIMING_DATA_HOLD_MASK
)

	)

16938 
	#LCDIF_TIMING_CMD_SETUP_MASK
 (0xFF0000U)

	)

16939 
	#LCDIF_TIMING_CMD_SETUP_SHIFT
 (16U)

	)

16940 
	#LCDIF_TIMING_CMD_SETUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_TIMING_CMD_SETUP_SHIFT
)Ë& 
LCDIF_TIMING_CMD_SETUP_MASK
)

	)

16941 
	#LCDIF_TIMING_CMD_HOLD_MASK
 (0xFF000000U)

	)

16942 
	#LCDIF_TIMING_CMD_HOLD_SHIFT
 (24U)

	)

16943 
	#LCDIF_TIMING_CMD_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_TIMING_CMD_HOLD_SHIFT
)Ë& 
LCDIF_TIMING_CMD_HOLD_MASK
)

	)

16946 
	#LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK
 (0x3FFFFU)

	)

16947 
	#LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT
 (0U)

	)

16948 
	#LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT
)Ë& 
LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK
)

	)

16949 
	#LCDIF_VDCTRL0_HALF_LINE_MODE_MASK
 (0x40000U)

	)

16950 
	#LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT
 (18U)

	)

16951 
	#LCDIF_VDCTRL0_HALF_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT
)Ë& 
LCDIF_VDCTRL0_HALF_LINE_MODE_MASK
)

	)

16952 
	#LCDIF_VDCTRL0_HALF_LINE_MASK
 (0x80000U)

	)

16953 
	#LCDIF_VDCTRL0_HALF_LINE_SHIFT
 (19U)

	)

16954 
	#LCDIF_VDCTRL0_HALF_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_HALF_LINE_SHIFT
)Ë& 
LCDIF_VDCTRL0_HALF_LINE_MASK
)

	)

16955 
	#LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK
 (0x100000U)

	)

16956 
	#LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT
 (20U)

	)

16957 
	#LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK
)

	)

16958 
	#LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK
 (0x200000U)

	)

16959 
	#LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT
 (21U)

	)

16960 
	#LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK
)

	)

16961 
	#LCDIF_VDCTRL0_RSRVD1_MASK
 (0xC00000U)

	)

16962 
	#LCDIF_VDCTRL0_RSRVD1_SHIFT
 (22U)

	)

16963 
	#LCDIF_VDCTRL0_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_RSRVD1_SHIFT
)Ë& 
LCDIF_VDCTRL0_RSRVD1_MASK
)

	)

16964 
	#LCDIF_VDCTRL0_ENABLE_POL_MASK
 (0x1000000U)

	)

16965 
	#LCDIF_VDCTRL0_ENABLE_POL_SHIFT
 (24U)

	)

16966 
	#LCDIF_VDCTRL0_ENABLE_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_ENABLE_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_ENABLE_POL_MASK
)

	)

16967 
	#LCDIF_VDCTRL0_DOTCLK_POL_MASK
 (0x2000000U)

	)

16968 
	#LCDIF_VDCTRL0_DOTCLK_POL_SHIFT
 (25U)

	)

16969 
	#LCDIF_VDCTRL0_DOTCLK_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_DOTCLK_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_DOTCLK_POL_MASK
)

	)

16970 
	#LCDIF_VDCTRL0_HSYNC_POL_MASK
 (0x4000000U)

	)

16971 
	#LCDIF_VDCTRL0_HSYNC_POL_SHIFT
 (26U)

	)

16972 
	#LCDIF_VDCTRL0_HSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_HSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_HSYNC_POL_MASK
)

	)

16973 
	#LCDIF_VDCTRL0_VSYNC_POL_MASK
 (0x8000000U)

	)

16974 
	#LCDIF_VDCTRL0_VSYNC_POL_SHIFT
 (27U)

	)

16975 
	#LCDIF_VDCTRL0_VSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_VSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_VSYNC_POL_MASK
)

	)

16976 
	#LCDIF_VDCTRL0_ENABLE_PRESENT_MASK
 (0x10000000U)

	)

16977 
	#LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT
 (28U)

	)

16978 
	#LCDIF_VDCTRL0_ENABLE_PRESENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT
)Ë& 
LCDIF_VDCTRL0_ENABLE_PRESENT_MASK
)

	)

16979 
	#LCDIF_VDCTRL0_VSYNC_OEB_MASK
 (0x20000000U)

	)

16980 
	#LCDIF_VDCTRL0_VSYNC_OEB_SHIFT
 (29U)

	)

16981 
	#LCDIF_VDCTRL0_VSYNC_OEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_VSYNC_OEB_SHIFT
)Ë& 
LCDIF_VDCTRL0_VSYNC_OEB_MASK
)

	)

16982 
	#LCDIF_VDCTRL0_RSRVD2_MASK
 (0xC0000000U)

	)

16983 
	#LCDIF_VDCTRL0_RSRVD2_SHIFT
 (30U)

	)

16984 
	#LCDIF_VDCTRL0_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_RSRVD2_SHIFT
)Ë& 
LCDIF_VDCTRL0_RSRVD2_MASK
)

	)

16987 
	#LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK
 (0x3FFFFU)

	)

16988 
	#LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT
 (0U)

	)

16989 
	#LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK
)

	)

16990 
	#LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK
 (0x40000U)

	)

16991 
	#LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT
 (18U)

	)

16992 
	#LCDIF_VDCTRL0_SET_HALF_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK
)

	)

16993 
	#LCDIF_VDCTRL0_SET_HALF_LINE_MASK
 (0x80000U)

	)

16994 
	#LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT
 (19U)

	)

16995 
	#LCDIF_VDCTRL0_SET_HALF_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_HALF_LINE_MASK
)

	)

16996 
	#LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK
 (0x100000U)

	)

16997 
	#LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT
 (20U)

	)

16998 
	#LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK
)

	)

16999 
	#LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK
 (0x200000U)

	)

17000 
	#LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT
 (21U)

	)

17001 
	#LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK
)

	)

17002 
	#LCDIF_VDCTRL0_SET_RSRVD1_MASK
 (0xC00000U)

	)

17003 
	#LCDIF_VDCTRL0_SET_RSRVD1_SHIFT
 (22U)

	)

17004 
	#LCDIF_VDCTRL0_SET_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_RSRVD1_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_RSRVD1_MASK
)

	)

17005 
	#LCDIF_VDCTRL0_SET_ENABLE_POL_MASK
 (0x1000000U)

	)

17006 
	#LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT
 (24U)

	)

17007 
	#LCDIF_VDCTRL0_SET_ENABLE_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_ENABLE_POL_MASK
)

	)

17008 
	#LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK
 (0x2000000U)

	)

17009 
	#LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT
 (25U)

	)

17010 
	#LCDIF_VDCTRL0_SET_DOTCLK_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK
)

	)

17011 
	#LCDIF_VDCTRL0_SET_HSYNC_POL_MASK
 (0x4000000U)

	)

17012 
	#LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT
 (26U)

	)

17013 
	#LCDIF_VDCTRL0_SET_HSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_HSYNC_POL_MASK
)

	)

17014 
	#LCDIF_VDCTRL0_SET_VSYNC_POL_MASK
 (0x8000000U)

	)

17015 
	#LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT
 (27U)

	)

17016 
	#LCDIF_VDCTRL0_SET_VSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_VSYNC_POL_MASK
)

	)

17017 
	#LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK
 (0x10000000U)

	)

17018 
	#LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT
 (28U)

	)

17019 
	#LCDIF_VDCTRL0_SET_ENABLE_PRESENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK
)

	)

17020 
	#LCDIF_VDCTRL0_SET_VSYNC_OEB_MASK
 (0x20000000U)

	)

17021 
	#LCDIF_VDCTRL0_SET_VSYNC_OEB_SHIFT
 (29U)

	)

17022 
	#LCDIF_VDCTRL0_SET_VSYNC_OEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_VSYNC_OEB_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_VSYNC_OEB_MASK
)

	)

17023 
	#LCDIF_VDCTRL0_SET_RSRVD2_MASK
 (0xC0000000U)

	)

17024 
	#LCDIF_VDCTRL0_SET_RSRVD2_SHIFT
 (30U)

	)

17025 
	#LCDIF_VDCTRL0_SET_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_SET_RSRVD2_SHIFT
)Ë& 
LCDIF_VDCTRL0_SET_RSRVD2_MASK
)

	)

17028 
	#LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK
 (0x3FFFFU)

	)

17029 
	#LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT
 (0U)

	)

17030 
	#LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK
)

	)

17031 
	#LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK
 (0x40000U)

	)

17032 
	#LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT
 (18U)

	)

17033 
	#LCDIF_VDCTRL0_CLR_HALF_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK
)

	)

17034 
	#LCDIF_VDCTRL0_CLR_HALF_LINE_MASK
 (0x80000U)

	)

17035 
	#LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT
 (19U)

	)

17036 
	#LCDIF_VDCTRL0_CLR_HALF_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_HALF_LINE_MASK
)

	)

17037 
	#LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK
 (0x100000U)

	)

17038 
	#LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT
 (20U)

	)

17039 
	#LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK
)

	)

17040 
	#LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK
 (0x200000U)

	)

17041 
	#LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT
 (21U)

	)

17042 
	#LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK
)

	)

17043 
	#LCDIF_VDCTRL0_CLR_RSRVD1_MASK
 (0xC00000U)

	)

17044 
	#LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT
 (22U)

	)

17045 
	#LCDIF_VDCTRL0_CLR_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_RSRVD1_MASK
)

	)

17046 
	#LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK
 (0x1000000U)

	)

17047 
	#LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT
 (24U)

	)

17048 
	#LCDIF_VDCTRL0_CLR_ENABLE_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK
)

	)

17049 
	#LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK
 (0x2000000U)

	)

17050 
	#LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT
 (25U)

	)

17051 
	#LCDIF_VDCTRL0_CLR_DOTCLK_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK
)

	)

17052 
	#LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK
 (0x4000000U)

	)

17053 
	#LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT
 (26U)

	)

17054 
	#LCDIF_VDCTRL0_CLR_HSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK
)

	)

17055 
	#LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK
 (0x8000000U)

	)

17056 
	#LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT
 (27U)

	)

17057 
	#LCDIF_VDCTRL0_CLR_VSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK
)

	)

17058 
	#LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK
 (0x10000000U)

	)

17059 
	#LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT
 (28U)

	)

17060 
	#LCDIF_VDCTRL0_CLR_ENABLE_PRESENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK
)

	)

17061 
	#LCDIF_VDCTRL0_CLR_VSYNC_OEB_MASK
 (0x20000000U)

	)

17062 
	#LCDIF_VDCTRL0_CLR_VSYNC_OEB_SHIFT
 (29U)

	)

17063 
	#LCDIF_VDCTRL0_CLR_VSYNC_OEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_VSYNC_OEB_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_VSYNC_OEB_MASK
)

	)

17064 
	#LCDIF_VDCTRL0_CLR_RSRVD2_MASK
 (0xC0000000U)

	)

17065 
	#LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT
 (30U)

	)

17066 
	#LCDIF_VDCTRL0_CLR_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT
)Ë& 
LCDIF_VDCTRL0_CLR_RSRVD2_MASK
)

	)

17069 
	#LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK
 (0x3FFFFU)

	)

17070 
	#LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT
 (0U)

	)

17071 
	#LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK
)

	)

17072 
	#LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK
 (0x40000U)

	)

17073 
	#LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT
 (18U)

	)

17074 
	#LCDIF_VDCTRL0_TOG_HALF_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK
)

	)

17075 
	#LCDIF_VDCTRL0_TOG_HALF_LINE_MASK
 (0x80000U)

	)

17076 
	#LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT
 (19U)

	)

17077 
	#LCDIF_VDCTRL0_TOG_HALF_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_HALF_LINE_MASK
)

	)

17078 
	#LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK
 (0x100000U)

	)

17079 
	#LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT
 (20U)

	)

17080 
	#LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK
)

	)

17081 
	#LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK
 (0x200000U)

	)

17082 
	#LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT
 (21U)

	)

17083 
	#LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK
)

	)

17084 
	#LCDIF_VDCTRL0_TOG_RSRVD1_MASK
 (0xC00000U)

	)

17085 
	#LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT
 (22U)

	)

17086 
	#LCDIF_VDCTRL0_TOG_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_RSRVD1_MASK
)

	)

17087 
	#LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK
 (0x1000000U)

	)

17088 
	#LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT
 (24U)

	)

17089 
	#LCDIF_VDCTRL0_TOG_ENABLE_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK
)

	)

17090 
	#LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK
 (0x2000000U)

	)

17091 
	#LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT
 (25U)

	)

17092 
	#LCDIF_VDCTRL0_TOG_DOTCLK_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK
)

	)

17093 
	#LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK
 (0x4000000U)

	)

17094 
	#LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT
 (26U)

	)

17095 
	#LCDIF_VDCTRL0_TOG_HSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK
)

	)

17096 
	#LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK
 (0x8000000U)

	)

17097 
	#LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT
 (27U)

	)

17098 
	#LCDIF_VDCTRL0_TOG_VSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK
)

	)

17099 
	#LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK
 (0x10000000U)

	)

17100 
	#LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT
 (28U)

	)

17101 
	#LCDIF_VDCTRL0_TOG_ENABLE_PRESENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK
)

	)

17102 
	#LCDIF_VDCTRL0_TOG_VSYNC_OEB_MASK
 (0x20000000U)

	)

17103 
	#LCDIF_VDCTRL0_TOG_VSYNC_OEB_SHIFT
 (29U)

	)

17104 
	#LCDIF_VDCTRL0_TOG_VSYNC_OEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_VSYNC_OEB_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_VSYNC_OEB_MASK
)

	)

17105 
	#LCDIF_VDCTRL0_TOG_RSRVD2_MASK
 (0xC0000000U)

	)

17106 
	#LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT
 (30U)

	)

17107 
	#LCDIF_VDCTRL0_TOG_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT
)Ë& 
LCDIF_VDCTRL0_TOG_RSRVD2_MASK
)

	)

17110 
	#LCDIF_VDCTRL1_VSYNC_PERIOD_MASK
 (0xFFFFFFFFU)

	)

17111 
	#LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT
 (0U)

	)

17112 
	#LCDIF_VDCTRL1_VSYNC_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT
)Ë& 
LCDIF_VDCTRL1_VSYNC_PERIOD_MASK
)

	)

17115 
	#LCDIF_VDCTRL2_HSYNC_PERIOD_MASK
 (0x3FFFFU)

	)

17116 
	#LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT
 (0U)

	)

17117 
	#LCDIF_VDCTRL2_HSYNC_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT
)Ë& 
LCDIF_VDCTRL2_HSYNC_PERIOD_MASK
)

	)

17118 
	#LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK
 (0xFFFC0000U)

	)

17119 
	#LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT
 (18U)

	)

17120 
	#LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT
)Ë& 
LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK
)

	)

17123 
	#LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK
 (0xFFFFU)

	)

17124 
	#LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT
 (0U)

	)

17125 
	#LCDIF_VDCTRL3_VERTICAL_WAIT_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT
)Ë& 
LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK
)

	)

17126 
	#LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK
 (0xFFF0000U)

	)

17127 
	#LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT
 (16U)

	)

17128 
	#LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT
)Ë& 
LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK
)

	)

17129 
	#LCDIF_VDCTRL3_VSYNC_ONLY_MASK
 (0x10000000U)

	)

17130 
	#LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT
 (28U)

	)

17131 
	#LCDIF_VDCTRL3_VSYNC_ONLY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT
)Ë& 
LCDIF_VDCTRL3_VSYNC_ONLY_MASK
)

	)

17132 
	#LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK
 (0x20000000U)

	)

17133 
	#LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT
 (29U)

	)

17134 
	#LCDIF_VDCTRL3_MUX_SYNC_SIGNALS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT
)Ë& 
LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK
)

	)

17135 
	#LCDIF_VDCTRL3_RSRVD0_MASK
 (0xC0000000U)

	)

17136 
	#LCDIF_VDCTRL3_RSRVD0_SHIFT
 (30U)

	)

17137 
	#LCDIF_VDCTRL3_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL3_RSRVD0_SHIFT
)Ë& 
LCDIF_VDCTRL3_RSRVD0_MASK
)

	)

17140 
	#LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK
 (0x3FFFFU)

	)

17141 
	#LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT
 (0U)

	)

17142 
	#LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT
)Ë& 
LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK
)

	)

17143 
	#LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK
 (0x40000U)

	)

17144 
	#LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT
 (18U)

	)

17145 
	#LCDIF_VDCTRL4_SYNC_SIGNALS_ON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT
)Ë& 
LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK
)

	)

17146 
	#LCDIF_VDCTRL4_RSRVD0_MASK
 (0x1FF80000U)

	)

17147 
	#LCDIF_VDCTRL4_RSRVD0_SHIFT
 (19U)

	)

17148 
	#LCDIF_VDCTRL4_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL4_RSRVD0_SHIFT
)Ë& 
LCDIF_VDCTRL4_RSRVD0_MASK
)

	)

17149 
	#LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK
 (0xE0000000U)

	)

17150 
	#LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT
 (29U)

	)

17151 
	#LCDIF_VDCTRL4_DOTCLK_DLY_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT
)Ë& 
LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK
)

	)

17154 
	#LCDIF_DVICTRL0_H_BLANKING_CNT_MASK
 (0xFFFU)

	)

17155 
	#LCDIF_DVICTRL0_H_BLANKING_CNT_SHIFT
 (0U)

	)

17156 
	#LCDIF_DVICTRL0_H_BLANKING_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL0_H_BLANKING_CNT_SHIFT
)Ë& 
LCDIF_DVICTRL0_H_BLANKING_CNT_MASK
)

	)

17157 
	#LCDIF_DVICTRL0_RSRVD0_MASK
 (0xF000U)

	)

17158 
	#LCDIF_DVICTRL0_RSRVD0_SHIFT
 (12U)

	)

17159 
	#LCDIF_DVICTRL0_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL0_RSRVD0_SHIFT
)Ë& 
LCDIF_DVICTRL0_RSRVD0_MASK
)

	)

17160 
	#LCDIF_DVICTRL0_H_ACTIVE_CNT_MASK
 (0xFFF0000U)

	)

17161 
	#LCDIF_DVICTRL0_H_ACTIVE_CNT_SHIFT
 (16U)

	)

17162 
	#LCDIF_DVICTRL0_H_ACTIVE_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL0_H_ACTIVE_CNT_SHIFT
)Ë& 
LCDIF_DVICTRL0_H_ACTIVE_CNT_MASK
)

	)

17163 
	#LCDIF_DVICTRL0_RSRVD1_MASK
 (0xF0000000U)

	)

17164 
	#LCDIF_DVICTRL0_RSRVD1_SHIFT
 (28U)

	)

17165 
	#LCDIF_DVICTRL0_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL0_RSRVD1_SHIFT
)Ë& 
LCDIF_DVICTRL0_RSRVD1_MASK
)

	)

17168 
	#LCDIF_DVICTRL1_F2_START_LINE_MASK
 (0x3FFU)

	)

17169 
	#LCDIF_DVICTRL1_F2_START_LINE_SHIFT
 (0U)

	)

17170 
	#LCDIF_DVICTRL1_F2_START_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL1_F2_START_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL1_F2_START_LINE_MASK
)

	)

17171 
	#LCDIF_DVICTRL1_F1_END_LINE_MASK
 (0xFFC00U)

	)

17172 
	#LCDIF_DVICTRL1_F1_END_LINE_SHIFT
 (10U)

	)

17173 
	#LCDIF_DVICTRL1_F1_END_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL1_F1_END_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL1_F1_END_LINE_MASK
)

	)

17174 
	#LCDIF_DVICTRL1_F1_START_LINE_MASK
 (0x3FF00000U)

	)

17175 
	#LCDIF_DVICTRL1_F1_START_LINE_SHIFT
 (20U)

	)

17176 
	#LCDIF_DVICTRL1_F1_START_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL1_F1_START_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL1_F1_START_LINE_MASK
)

	)

17177 
	#LCDIF_DVICTRL1_RSRVD0_MASK
 (0xC0000000U)

	)

17178 
	#LCDIF_DVICTRL1_RSRVD0_SHIFT
 (30U)

	)

17179 
	#LCDIF_DVICTRL1_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL1_RSRVD0_SHIFT
)Ë& 
LCDIF_DVICTRL1_RSRVD0_MASK
)

	)

17182 
	#LCDIF_DVICTRL2_V1_BLANK_END_LINE_MASK
 (0x3FFU)

	)

17183 
	#LCDIF_DVICTRL2_V1_BLANK_END_LINE_SHIFT
 (0U)

	)

17184 
	#LCDIF_DVICTRL2_V1_BLANK_END_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL2_V1_BLANK_END_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL2_V1_BLANK_END_LINE_MASK
)

	)

17185 
	#LCDIF_DVICTRL2_V1_BLANK_START_LINE_MASK
 (0xFFC00U)

	)

17186 
	#LCDIF_DVICTRL2_V1_BLANK_START_LINE_SHIFT
 (10U)

	)

17187 
	#LCDIF_DVICTRL2_V1_BLANK_START_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL2_V1_BLANK_START_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL2_V1_BLANK_START_LINE_MASK
)

	)

17188 
	#LCDIF_DVICTRL2_F2_END_LINE_MASK
 (0x3FF00000U)

	)

17189 
	#LCDIF_DVICTRL2_F2_END_LINE_SHIFT
 (20U)

	)

17190 
	#LCDIF_DVICTRL2_F2_END_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL2_F2_END_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL2_F2_END_LINE_MASK
)

	)

17191 
	#LCDIF_DVICTRL2_RSRVD0_MASK
 (0xC0000000U)

	)

17192 
	#LCDIF_DVICTRL2_RSRVD0_SHIFT
 (30U)

	)

17193 
	#LCDIF_DVICTRL2_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL2_RSRVD0_SHIFT
)Ë& 
LCDIF_DVICTRL2_RSRVD0_MASK
)

	)

17196 
	#LCDIF_DVICTRL3_V_LINES_CNT_MASK
 (0x3FFU)

	)

17197 
	#LCDIF_DVICTRL3_V_LINES_CNT_SHIFT
 (0U)

	)

17198 
	#LCDIF_DVICTRL3_V_LINES_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL3_V_LINES_CNT_SHIFT
)Ë& 
LCDIF_DVICTRL3_V_LINES_CNT_MASK
)

	)

17199 
	#LCDIF_DVICTRL3_V2_BLANK_END_LINE_MASK
 (0xFFC00U)

	)

17200 
	#LCDIF_DVICTRL3_V2_BLANK_END_LINE_SHIFT
 (10U)

	)

17201 
	#LCDIF_DVICTRL3_V2_BLANK_END_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL3_V2_BLANK_END_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL3_V2_BLANK_END_LINE_MASK
)

	)

17202 
	#LCDIF_DVICTRL3_V2_BLANK_START_LINE_MASK
 (0x3FF00000U)

	)

17203 
	#LCDIF_DVICTRL3_V2_BLANK_START_LINE_SHIFT
 (20U)

	)

17204 
	#LCDIF_DVICTRL3_V2_BLANK_START_LINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL3_V2_BLANK_START_LINE_SHIFT
)Ë& 
LCDIF_DVICTRL3_V2_BLANK_START_LINE_MASK
)

	)

17205 
	#LCDIF_DVICTRL3_RSRVD0_MASK
 (0xC0000000U)

	)

17206 
	#LCDIF_DVICTRL3_RSRVD0_SHIFT
 (30U)

	)

17207 
	#LCDIF_DVICTRL3_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL3_RSRVD0_SHIFT
)Ë& 
LCDIF_DVICTRL3_RSRVD0_MASK
)

	)

17210 
	#LCDIF_DVICTRL4_H_FILL_CNT_MASK
 (0xFFU)

	)

17211 
	#LCDIF_DVICTRL4_H_FILL_CNT_SHIFT
 (0U)

	)

17212 
	#LCDIF_DVICTRL4_H_FILL_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL4_H_FILL_CNT_SHIFT
)Ë& 
LCDIF_DVICTRL4_H_FILL_CNT_MASK
)

	)

17213 
	#LCDIF_DVICTRL4_CR_FILL_VALUE_MASK
 (0xFF00U)

	)

17214 
	#LCDIF_DVICTRL4_CR_FILL_VALUE_SHIFT
 (8U)

	)

17215 
	#LCDIF_DVICTRL4_CR_FILL_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL4_CR_FILL_VALUE_SHIFT
)Ë& 
LCDIF_DVICTRL4_CR_FILL_VALUE_MASK
)

	)

17216 
	#LCDIF_DVICTRL4_CB_FILL_VALUE_MASK
 (0xFF0000U)

	)

17217 
	#LCDIF_DVICTRL4_CB_FILL_VALUE_SHIFT
 (16U)

	)

17218 
	#LCDIF_DVICTRL4_CB_FILL_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL4_CB_FILL_VALUE_SHIFT
)Ë& 
LCDIF_DVICTRL4_CB_FILL_VALUE_MASK
)

	)

17219 
	#LCDIF_DVICTRL4_Y_FILL_VALUE_MASK
 (0xFF000000U)

	)

17220 
	#LCDIF_DVICTRL4_Y_FILL_VALUE_SHIFT
 (24U)

	)

17221 
	#LCDIF_DVICTRL4_Y_FILL_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DVICTRL4_Y_FILL_VALUE_SHIFT
)Ë& 
LCDIF_DVICTRL4_Y_FILL_VALUE_MASK
)

	)

17224 
	#LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_MASK
 (0x3U)

	)

17225 
	#LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_SHIFT
 (0U)

	)

17226 
	#LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_SHIFT
)Ë& 
LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_MASK
)

	)

17227 
	#LCDIF_CSC_COEFF0_RSRVD0_MASK
 (0xFFFCU)

	)

17228 
	#LCDIF_CSC_COEFF0_RSRVD0_SHIFT
 (2U)

	)

17229 
	#LCDIF_CSC_COEFF0_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF0_RSRVD0_SHIFT
)Ë& 
LCDIF_CSC_COEFF0_RSRVD0_MASK
)

	)

17230 
	#LCDIF_CSC_COEFF0_C0_MASK
 (0x3FF0000U)

	)

17231 
	#LCDIF_CSC_COEFF0_C0_SHIFT
 (16U)

	)

17232 
	#LCDIF_CSC_COEFF0_C0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF0_C0_SHIFT
)Ë& 
LCDIF_CSC_COEFF0_C0_MASK
)

	)

17233 
	#LCDIF_CSC_COEFF0_RSRVD1_MASK
 (0xFC000000U)

	)

17234 
	#LCDIF_CSC_COEFF0_RSRVD1_SHIFT
 (26U)

	)

17235 
	#LCDIF_CSC_COEFF0_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF0_RSRVD1_SHIFT
)Ë& 
LCDIF_CSC_COEFF0_RSRVD1_MASK
)

	)

17238 
	#LCDIF_CSC_COEFF1_C1_MASK
 (0x3FFU)

	)

17239 
	#LCDIF_CSC_COEFF1_C1_SHIFT
 (0U)

	)

17240 
	#LCDIF_CSC_COEFF1_C1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF1_C1_SHIFT
)Ë& 
LCDIF_CSC_COEFF1_C1_MASK
)

	)

17241 
	#LCDIF_CSC_COEFF1_RSRVD0_MASK
 (0xFC00U)

	)

17242 
	#LCDIF_CSC_COEFF1_RSRVD0_SHIFT
 (10U)

	)

17243 
	#LCDIF_CSC_COEFF1_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF1_RSRVD0_SHIFT
)Ë& 
LCDIF_CSC_COEFF1_RSRVD0_MASK
)

	)

17244 
	#LCDIF_CSC_COEFF1_C2_MASK
 (0x3FF0000U)

	)

17245 
	#LCDIF_CSC_COEFF1_C2_SHIFT
 (16U)

	)

17246 
	#LCDIF_CSC_COEFF1_C2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF1_C2_SHIFT
)Ë& 
LCDIF_CSC_COEFF1_C2_MASK
)

	)

17247 
	#LCDIF_CSC_COEFF1_RSRVD1_MASK
 (0xFC000000U)

	)

17248 
	#LCDIF_CSC_COEFF1_RSRVD1_SHIFT
 (26U)

	)

17249 
	#LCDIF_CSC_COEFF1_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF1_RSRVD1_SHIFT
)Ë& 
LCDIF_CSC_COEFF1_RSRVD1_MASK
)

	)

17252 
	#LCDIF_CSC_COEFF2_C3_MASK
 (0x3FFU)

	)

17253 
	#LCDIF_CSC_COEFF2_C3_SHIFT
 (0U)

	)

17254 
	#LCDIF_CSC_COEFF2_C3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF2_C3_SHIFT
)Ë& 
LCDIF_CSC_COEFF2_C3_MASK
)

	)

17255 
	#LCDIF_CSC_COEFF2_RSRVD0_MASK
 (0xFC00U)

	)

17256 
	#LCDIF_CSC_COEFF2_RSRVD0_SHIFT
 (10U)

	)

17257 
	#LCDIF_CSC_COEFF2_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF2_RSRVD0_SHIFT
)Ë& 
LCDIF_CSC_COEFF2_RSRVD0_MASK
)

	)

17258 
	#LCDIF_CSC_COEFF2_C4_MASK
 (0x3FF0000U)

	)

17259 
	#LCDIF_CSC_COEFF2_C4_SHIFT
 (16U)

	)

17260 
	#LCDIF_CSC_COEFF2_C4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF2_C4_SHIFT
)Ë& 
LCDIF_CSC_COEFF2_C4_MASK
)

	)

17261 
	#LCDIF_CSC_COEFF2_RSRVD1_MASK
 (0xFC000000U)

	)

17262 
	#LCDIF_CSC_COEFF2_RSRVD1_SHIFT
 (26U)

	)

17263 
	#LCDIF_CSC_COEFF2_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF2_RSRVD1_SHIFT
)Ë& 
LCDIF_CSC_COEFF2_RSRVD1_MASK
)

	)

17266 
	#LCDIF_CSC_COEFF3_C5_MASK
 (0x3FFU)

	)

17267 
	#LCDIF_CSC_COEFF3_C5_SHIFT
 (0U)

	)

17268 
	#LCDIF_CSC_COEFF3_C5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF3_C5_SHIFT
)Ë& 
LCDIF_CSC_COEFF3_C5_MASK
)

	)

17269 
	#LCDIF_CSC_COEFF3_RSRVD0_MASK
 (0xFC00U)

	)

17270 
	#LCDIF_CSC_COEFF3_RSRVD0_SHIFT
 (10U)

	)

17271 
	#LCDIF_CSC_COEFF3_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF3_RSRVD0_SHIFT
)Ë& 
LCDIF_CSC_COEFF3_RSRVD0_MASK
)

	)

17272 
	#LCDIF_CSC_COEFF3_C6_MASK
 (0x3FF0000U)

	)

17273 
	#LCDIF_CSC_COEFF3_C6_SHIFT
 (16U)

	)

17274 
	#LCDIF_CSC_COEFF3_C6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF3_C6_SHIFT
)Ë& 
LCDIF_CSC_COEFF3_C6_MASK
)

	)

17275 
	#LCDIF_CSC_COEFF3_RSRVD1_MASK
 (0xFC000000U)

	)

17276 
	#LCDIF_CSC_COEFF3_RSRVD1_SHIFT
 (26U)

	)

17277 
	#LCDIF_CSC_COEFF3_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF3_RSRVD1_SHIFT
)Ë& 
LCDIF_CSC_COEFF3_RSRVD1_MASK
)

	)

17280 
	#LCDIF_CSC_COEFF4_C7_MASK
 (0x3FFU)

	)

17281 
	#LCDIF_CSC_COEFF4_C7_SHIFT
 (0U)

	)

17282 
	#LCDIF_CSC_COEFF4_C7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF4_C7_SHIFT
)Ë& 
LCDIF_CSC_COEFF4_C7_MASK
)

	)

17283 
	#LCDIF_CSC_COEFF4_RSRVD0_MASK
 (0xFC00U)

	)

17284 
	#LCDIF_CSC_COEFF4_RSRVD0_SHIFT
 (10U)

	)

17285 
	#LCDIF_CSC_COEFF4_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF4_RSRVD0_SHIFT
)Ë& 
LCDIF_CSC_COEFF4_RSRVD0_MASK
)

	)

17286 
	#LCDIF_CSC_COEFF4_C8_MASK
 (0x3FF0000U)

	)

17287 
	#LCDIF_CSC_COEFF4_C8_SHIFT
 (16U)

	)

17288 
	#LCDIF_CSC_COEFF4_C8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF4_C8_SHIFT
)Ë& 
LCDIF_CSC_COEFF4_C8_MASK
)

	)

17289 
	#LCDIF_CSC_COEFF4_RSRVD1_MASK
 (0xFC000000U)

	)

17290 
	#LCDIF_CSC_COEFF4_RSRVD1_SHIFT
 (26U)

	)

17291 
	#LCDIF_CSC_COEFF4_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_COEFF4_RSRVD1_SHIFT
)Ë& 
LCDIF_CSC_COEFF4_RSRVD1_MASK
)

	)

17294 
	#LCDIF_CSC_OFFSET_Y_OFFSET_MASK
 (0x1FFU)

	)

17295 
	#LCDIF_CSC_OFFSET_Y_OFFSET_SHIFT
 (0U)

	)

17296 
	#LCDIF_CSC_OFFSET_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_OFFSET_Y_OFFSET_SHIFT
)Ë& 
LCDIF_CSC_OFFSET_Y_OFFSET_MASK
)

	)

17297 
	#LCDIF_CSC_OFFSET_RSRVD0_MASK
 (0xFE00U)

	)

17298 
	#LCDIF_CSC_OFFSET_RSRVD0_SHIFT
 (9U)

	)

17299 
	#LCDIF_CSC_OFFSET_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_OFFSET_RSRVD0_SHIFT
)Ë& 
LCDIF_CSC_OFFSET_RSRVD0_MASK
)

	)

17300 
	#LCDIF_CSC_OFFSET_CBCR_OFFSET_MASK
 (0x1FF0000U)

	)

17301 
	#LCDIF_CSC_OFFSET_CBCR_OFFSET_SHIFT
 (16U)

	)

17302 
	#LCDIF_CSC_OFFSET_CBCR_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_OFFSET_CBCR_OFFSET_SHIFT
)Ë& 
LCDIF_CSC_OFFSET_CBCR_OFFSET_MASK
)

	)

17303 
	#LCDIF_CSC_OFFSET_RSRVD1_MASK
 (0xFE000000U)

	)

17304 
	#LCDIF_CSC_OFFSET_RSRVD1_SHIFT
 (25U)

	)

17305 
	#LCDIF_CSC_OFFSET_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_OFFSET_RSRVD1_SHIFT
)Ë& 
LCDIF_CSC_OFFSET_RSRVD1_MASK
)

	)

17308 
	#LCDIF_CSC_LIMIT_Y_MAX_MASK
 (0xFFU)

	)

17309 
	#LCDIF_CSC_LIMIT_Y_MAX_SHIFT
 (0U)

	)

17310 
	#LCDIF_CSC_LIMIT_Y_MAX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_LIMIT_Y_MAX_SHIFT
)Ë& 
LCDIF_CSC_LIMIT_Y_MAX_MASK
)

	)

17311 
	#LCDIF_CSC_LIMIT_Y_MIN_MASK
 (0xFF00U)

	)

17312 
	#LCDIF_CSC_LIMIT_Y_MIN_SHIFT
 (8U)

	)

17313 
	#LCDIF_CSC_LIMIT_Y_MIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_LIMIT_Y_MIN_SHIFT
)Ë& 
LCDIF_CSC_LIMIT_Y_MIN_MASK
)

	)

17314 
	#LCDIF_CSC_LIMIT_CBCR_MAX_MASK
 (0xFF0000U)

	)

17315 
	#LCDIF_CSC_LIMIT_CBCR_MAX_SHIFT
 (16U)

	)

17316 
	#LCDIF_CSC_LIMIT_CBCR_MAX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_LIMIT_CBCR_MAX_SHIFT
)Ë& 
LCDIF_CSC_LIMIT_CBCR_MAX_MASK
)

	)

17317 
	#LCDIF_CSC_LIMIT_CBCR_MIN_MASK
 (0xFF000000U)

	)

17318 
	#LCDIF_CSC_LIMIT_CBCR_MIN_SHIFT
 (24U)

	)

17319 
	#LCDIF_CSC_LIMIT_CBCR_MIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CSC_LIMIT_CBCR_MIN_SHIFT
)Ë& 
LCDIF_CSC_LIMIT_CBCR_MIN_MASK
)

	)

17322 
	#LCDIF_DATA_DATA_ZERO_MASK
 (0xFFU)

	)

17323 
	#LCDIF_DATA_DATA_ZERO_SHIFT
 (0U)

	)

17324 
	#LCDIF_DATA_DATA_ZERO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DATA_DATA_ZERO_SHIFT
)Ë& 
LCDIF_DATA_DATA_ZERO_MASK
)

	)

17325 
	#LCDIF_DATA_DATA_ONE_MASK
 (0xFF00U)

	)

17326 
	#LCDIF_DATA_DATA_ONE_SHIFT
 (8U)

	)

17327 
	#LCDIF_DATA_DATA_ONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DATA_DATA_ONE_SHIFT
)Ë& 
LCDIF_DATA_DATA_ONE_MASK
)

	)

17328 
	#LCDIF_DATA_DATA_TWO_MASK
 (0xFF0000U)

	)

17329 
	#LCDIF_DATA_DATA_TWO_SHIFT
 (16U)

	)

17330 
	#LCDIF_DATA_DATA_TWO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DATA_DATA_TWO_SHIFT
)Ë& 
LCDIF_DATA_DATA_TWO_MASK
)

	)

17331 
	#LCDIF_DATA_DATA_THREE_MASK
 (0xFF000000U)

	)

17332 
	#LCDIF_DATA_DATA_THREE_SHIFT
 (24U)

	)

17333 
	#LCDIF_DATA_DATA_THREE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_DATA_DATA_THREE_SHIFT
)Ë& 
LCDIF_DATA_DATA_THREE_MASK
)

	)

17336 
	#LCDIF_BM_ERROR_STAT_ADDR_MASK
 (0xFFFFFFFFU)

	)

17337 
	#LCDIF_BM_ERROR_STAT_ADDR_SHIFT
 (0U)

	)

17338 
	#LCDIF_BM_ERROR_STAT_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_BM_ERROR_STAT_ADDR_SHIFT
)Ë& 
LCDIF_BM_ERROR_STAT_ADDR_MASK
)

	)

17341 
	#LCDIF_CRC_STAT_CRC_VALUE_MASK
 (0xFFFFFFFFU)

	)

17342 
	#LCDIF_CRC_STAT_CRC_VALUE_SHIFT
 (0U)

	)

17343 
	#LCDIF_CRC_STAT_CRC_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_CRC_STAT_CRC_VALUE_SHIFT
)Ë& 
LCDIF_CRC_STAT_CRC_VALUE_MASK
)

	)

17346 
	#LCDIF_STAT_LFIFO_COUNT_MASK
 (0x1FFU)

	)

17347 
	#LCDIF_STAT_LFIFO_COUNT_SHIFT
 (0U)

	)

17348 
	#LCDIF_STAT_LFIFO_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_LFIFO_COUNT_SHIFT
)Ë& 
LCDIF_STAT_LFIFO_COUNT_MASK
)

	)

17349 
	#LCDIF_STAT_RSRVD0_MASK
 (0xFFFE00U)

	)

17350 
	#LCDIF_STAT_RSRVD0_SHIFT
 (9U)

	)

17351 
	#LCDIF_STAT_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_RSRVD0_SHIFT
)Ë& 
LCDIF_STAT_RSRVD0_MASK
)

	)

17352 
	#LCDIF_STAT_DVI_CURRENT_FIELD_MASK
 (0x1000000U)

	)

17353 
	#LCDIF_STAT_DVI_CURRENT_FIELD_SHIFT
 (24U)

	)

17354 
	#LCDIF_STAT_DVI_CURRENT_FIELD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_DVI_CURRENT_FIELD_SHIFT
)Ë& 
LCDIF_STAT_DVI_CURRENT_FIELD_MASK
)

	)

17355 
	#LCDIF_STAT_BUSY_MASK
 (0x2000000U)

	)

17356 
	#LCDIF_STAT_BUSY_SHIFT
 (25U)

	)

17357 
	#LCDIF_STAT_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_BUSY_SHIFT
)Ë& 
LCDIF_STAT_BUSY_MASK
)

	)

17358 
	#LCDIF_STAT_TXFIFO_EMPTY_MASK
 (0x4000000U)

	)

17359 
	#LCDIF_STAT_TXFIFO_EMPTY_SHIFT
 (26U)

	)

17360 
	#LCDIF_STAT_TXFIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_TXFIFO_EMPTY_SHIFT
)Ë& 
LCDIF_STAT_TXFIFO_EMPTY_MASK
)

	)

17361 
	#LCDIF_STAT_TXFIFO_FULL_MASK
 (0x8000000U)

	)

17362 
	#LCDIF_STAT_TXFIFO_FULL_SHIFT
 (27U)

	)

17363 
	#LCDIF_STAT_TXFIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_TXFIFO_FULL_SHIFT
)Ë& 
LCDIF_STAT_TXFIFO_FULL_MASK
)

	)

17364 
	#LCDIF_STAT_LFIFO_EMPTY_MASK
 (0x10000000U)

	)

17365 
	#LCDIF_STAT_LFIFO_EMPTY_SHIFT
 (28U)

	)

17366 
	#LCDIF_STAT_LFIFO_EMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_LFIFO_EMPTY_SHIFT
)Ë& 
LCDIF_STAT_LFIFO_EMPTY_MASK
)

	)

17367 
	#LCDIF_STAT_LFIFO_FULL_MASK
 (0x20000000U)

	)

17368 
	#LCDIF_STAT_LFIFO_FULL_SHIFT
 (29U)

	)

17369 
	#LCDIF_STAT_LFIFO_FULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_LFIFO_FULL_SHIFT
)Ë& 
LCDIF_STAT_LFIFO_FULL_MASK
)

	)

17370 
	#LCDIF_STAT_PRESENT_MASK
 (0x80000000U)

	)

17371 
	#LCDIF_STAT_PRESENT_SHIFT
 (31U)

	)

17372 
	#LCDIF_STAT_PRESENT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_STAT_PRESENT_SHIFT
)Ë& 
LCDIF_STAT_PRESENT_MASK
)

	)

17375 
	#LCDIF_THRES_PANIC_MASK
 (0x1FFU)

	)

17376 
	#LCDIF_THRES_PANIC_SHIFT
 (0U)

	)

17377 
	#LCDIF_THRES_PANIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_THRES_PANIC_SHIFT
)Ë& 
LCDIF_THRES_PANIC_MASK
)

	)

17378 
	#LCDIF_THRES_RSRVD1_MASK
 (0xFE00U)

	)

17379 
	#LCDIF_THRES_RSRVD1_SHIFT
 (9U)

	)

17380 
	#LCDIF_THRES_RSRVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_THRES_RSRVD1_SHIFT
)Ë& 
LCDIF_THRES_RSRVD1_MASK
)

	)

17381 
	#LCDIF_THRES_FASTCLOCK_MASK
 (0x1FF0000U)

	)

17382 
	#LCDIF_THRES_FASTCLOCK_SHIFT
 (16U)

	)

17383 
	#LCDIF_THRES_FASTCLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_THRES_FASTCLOCK_SHIFT
)Ë& 
LCDIF_THRES_FASTCLOCK_MASK
)

	)

17384 
	#LCDIF_THRES_RSRVD2_MASK
 (0xFE000000U)

	)

17385 
	#LCDIF_THRES_RSRVD2_SHIFT
 (25U)

	)

17386 
	#LCDIF_THRES_RSRVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_THRES_RSRVD2_SHIFT
)Ë& 
LCDIF_THRES_RSRVD2_MASK
)

	)

17389 
	#LCDIF_AS_CTRL_AS_ENABLE_MASK
 (0x1U)

	)

17390 
	#LCDIF_AS_CTRL_AS_ENABLE_SHIFT
 (0U)

	)

17391 
	#LCDIF_AS_CTRL_AS_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_AS_ENABLE_SHIFT
)Ë& 
LCDIF_AS_CTRL_AS_ENABLE_MASK
)

	)

17392 
	#LCDIF_AS_CTRL_ALPHA_CTRL_MASK
 (0x6U)

	)

17393 
	#LCDIF_AS_CTRL_ALPHA_CTRL_SHIFT
 (1U)

	)

17394 
	#LCDIF_AS_CTRL_ALPHA_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_ALPHA_CTRL_SHIFT
)Ë& 
LCDIF_AS_CTRL_ALPHA_CTRL_MASK
)

	)

17395 
	#LCDIF_AS_CTRL_ENABLE_COLORKEY_MASK
 (0x8U)

	)

17396 
	#LCDIF_AS_CTRL_ENABLE_COLORKEY_SHIFT
 (3U)

	)

17397 
	#LCDIF_AS_CTRL_ENABLE_COLORKEY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_ENABLE_COLORKEY_SHIFT
)Ë& 
LCDIF_AS_CTRL_ENABLE_COLORKEY_MASK
)

	)

17398 
	#LCDIF_AS_CTRL_FORMAT_MASK
 (0xF0U)

	)

17399 
	#LCDIF_AS_CTRL_FORMAT_SHIFT
 (4U)

	)

17400 
	#LCDIF_AS_CTRL_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_FORMAT_SHIFT
)Ë& 
LCDIF_AS_CTRL_FORMAT_MASK
)

	)

17401 
	#LCDIF_AS_CTRL_ALPHA_MASK
 (0xFF00U)

	)

17402 
	#LCDIF_AS_CTRL_ALPHA_SHIFT
 (8U)

	)

17403 
	#LCDIF_AS_CTRL_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_ALPHA_SHIFT
)Ë& 
LCDIF_AS_CTRL_ALPHA_MASK
)

	)

17404 
	#LCDIF_AS_CTRL_ROP_MASK
 (0xF0000U)

	)

17405 
	#LCDIF_AS_CTRL_ROP_SHIFT
 (16U)

	)

17406 
	#LCDIF_AS_CTRL_ROP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_ROP_SHIFT
)Ë& 
LCDIF_AS_CTRL_ROP_MASK
)

	)

17407 
	#LCDIF_AS_CTRL_ALPHA_INVERT_MASK
 (0x100000U)

	)

17408 
	#LCDIF_AS_CTRL_ALPHA_INVERT_SHIFT
 (20U)

	)

17409 
	#LCDIF_AS_CTRL_ALPHA_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_ALPHA_INVERT_SHIFT
)Ë& 
LCDIF_AS_CTRL_ALPHA_INVERT_MASK
)

	)

17410 
	#LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_MASK
 (0x600000U)

	)

17411 
	#LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_SHIFT
 (21U)

	)

17412 
	#LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_SHIFT
)Ë& 
LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_MASK
)

	)

17413 
	#LCDIF_AS_CTRL_PS_DISABLE_MASK
 (0x800000U)

	)

17414 
	#LCDIF_AS_CTRL_PS_DISABLE_SHIFT
 (23U)

	)

17415 
	#LCDIF_AS_CTRL_PS_DISABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_PS_DISABLE_SHIFT
)Ë& 
LCDIF_AS_CTRL_PS_DISABLE_MASK
)

	)

17416 
	#LCDIF_AS_CTRL_RVDS1_MASK
 (0x7000000U)

	)

17417 
	#LCDIF_AS_CTRL_RVDS1_SHIFT
 (24U)

	)

17418 
	#LCDIF_AS_CTRL_RVDS1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_RVDS1_SHIFT
)Ë& 
LCDIF_AS_CTRL_RVDS1_MASK
)

	)

17419 
	#LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_MASK
 (0x8000000U)

	)

17420 
	#LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_SHIFT
 (27U)

	)

17421 
	#LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_SHIFT
)Ë& 
LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_MASK
)

	)

17422 
	#LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_MASK
 (0x10000000U)

	)

17423 
	#LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_SHIFT
 (28U)

	)

17424 
	#LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_SHIFT
)Ë& 
LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_MASK
)

	)

17425 
	#LCDIF_AS_CTRL_CSI_VSYNC_MODE_MASK
 (0x20000000U)

	)

17426 
	#LCDIF_AS_CTRL_CSI_VSYNC_MODE_SHIFT
 (29U)

	)

17427 
	#LCDIF_AS_CTRL_CSI_VSYNC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_CSI_VSYNC_MODE_SHIFT
)Ë& 
LCDIF_AS_CTRL_CSI_VSYNC_MODE_MASK
)

	)

17428 
	#LCDIF_AS_CTRL_CSI_VSYNC_POL_MASK
 (0x40000000U)

	)

17429 
	#LCDIF_AS_CTRL_CSI_VSYNC_POL_SHIFT
 (30U)

	)

17430 
	#LCDIF_AS_CTRL_CSI_VSYNC_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_CSI_VSYNC_POL_SHIFT
)Ë& 
LCDIF_AS_CTRL_CSI_VSYNC_POL_MASK
)

	)

17431 
	#LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_MASK
 (0x80000000U)

	)

17432 
	#LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_SHIFT
 (31U)

	)

17433 
	#LCDIF_AS_CTRL_CSI_VSYNC_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_SHIFT
)Ë& 
LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_MASK
)

	)

17436 
	#LCDIF_AS_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

17437 
	#LCDIF_AS_BUF_ADDR_SHIFT
 (0U)

	)

17438 
	#LCDIF_AS_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_BUF_ADDR_SHIFT
)Ë& 
LCDIF_AS_BUF_ADDR_MASK
)

	)

17441 
	#LCDIF_AS_NEXT_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

17442 
	#LCDIF_AS_NEXT_BUF_ADDR_SHIFT
 (0U)

	)

17443 
	#LCDIF_AS_NEXT_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_NEXT_BUF_ADDR_SHIFT
)Ë& 
LCDIF_AS_NEXT_BUF_ADDR_MASK
)

	)

17446 
	#LCDIF_AS_CLRKEYLOW_PIXEL_MASK
 (0xFFFFFFU)

	)

17447 
	#LCDIF_AS_CLRKEYLOW_PIXEL_SHIFT
 (0U)

	)

17448 
	#LCDIF_AS_CLRKEYLOW_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CLRKEYLOW_PIXEL_SHIFT
)Ë& 
LCDIF_AS_CLRKEYLOW_PIXEL_MASK
)

	)

17449 
	#LCDIF_AS_CLRKEYLOW_RSVD1_MASK
 (0xFF000000U)

	)

17450 
	#LCDIF_AS_CLRKEYLOW_RSVD1_SHIFT
 (24U)

	)

17451 
	#LCDIF_AS_CLRKEYLOW_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CLRKEYLOW_RSVD1_SHIFT
)Ë& 
LCDIF_AS_CLRKEYLOW_RSVD1_MASK
)

	)

17454 
	#LCDIF_AS_CLRKEYHIGH_PIXEL_MASK
 (0xFFFFFFU)

	)

17455 
	#LCDIF_AS_CLRKEYHIGH_PIXEL_SHIFT
 (0U)

	)

17456 
	#LCDIF_AS_CLRKEYHIGH_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CLRKEYHIGH_PIXEL_SHIFT
)Ë& 
LCDIF_AS_CLRKEYHIGH_PIXEL_MASK
)

	)

17457 
	#LCDIF_AS_CLRKEYHIGH_RSVD1_MASK
 (0xFF000000U)

	)

17458 
	#LCDIF_AS_CLRKEYHIGH_RSVD1_SHIFT
 (24U)

	)

17459 
	#LCDIF_AS_CLRKEYHIGH_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_AS_CLRKEYHIGH_RSVD1_SHIFT
)Ë& 
LCDIF_AS_CLRKEYHIGH_RSVD1_MASK
)

	)

17462 
	#LCDIF_SYNC_DELAY_H_COUNT_DELAY_MASK
 (0xFFFFU)

	)

17463 
	#LCDIF_SYNC_DELAY_H_COUNT_DELAY_SHIFT
 (0U)

	)

17464 
	#LCDIF_SYNC_DELAY_H_COUNT_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_SYNC_DELAY_H_COUNT_DELAY_SHIFT
)Ë& 
LCDIF_SYNC_DELAY_H_COUNT_DELAY_MASK
)

	)

17465 
	#LCDIF_SYNC_DELAY_V_COUNT_DELAY_MASK
 (0xFFFF0000U)

	)

17466 
	#LCDIF_SYNC_DELAY_V_COUNT_DELAY_SHIFT
 (16U)

	)

17467 
	#LCDIF_SYNC_DELAY_V_COUNT_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
LCDIF_SYNC_DELAY_V_COUNT_DELAY_SHIFT
)Ë& 
LCDIF_SYNC_DELAY_V_COUNT_DELAY_MASK
)

	)

17477 
	#LCDIF_BASE
 (0x21C8000u)

	)

17479 
	#LCDIF
 ((
LCDIF_Ty≥
 *)
LCDIF_BASE
)

	)

17481 
	#LCDIF_BASE_ADDRS
 { 
LCDIF_BASE
 }

	)

17483 
	#LCDIF_BASE_PTRS
 { 
LCDIF
 }

	)

17501 
__IO
 
uöt32_t
 
	mMDCTL
;

17502 
__IO
 
uöt32_t
 
	mMDPDC
;

17503 
__IO
 
uöt32_t
 
	mMDOTC
;

17504 
__IO
 
uöt32_t
 
	mMDCFG0
;

17505 
__IO
 
uöt32_t
 
	mMDCFG1
;

17506 
__IO
 
uöt32_t
 
	mMDCFG2
;

17507 
__IO
 
uöt32_t
 
	mMDMISC
;

17508 
__IO
 
uöt32_t
 
	mMDSCR
;

17509 
__IO
 
uöt32_t
 
	mMDREF
;

17510 
uöt8_t
 
	mRESERVED_0
[8];

17511 
__IO
 
uöt32_t
 
	mMDRWD
;

17512 
__IO
 
uöt32_t
 
	mMDOR
;

17513 
__I
 
uöt32_t
 
	mMDMRR
;

17514 
__IO
 
uöt32_t
 
	mMDCFG3LP
;

17515 
__IO
 
uöt32_t
 
	mMDMR4
;

17516 
__IO
 
uöt32_t
 
	mMDASP
;

17517 
uöt8_t
 
	mRESERVED_1
[956];

17518 
__IO
 
uöt32_t
 
	mMAARCR
;

17519 
__IO
 
uöt32_t
 
	mMAPSR
;

17520 
__IO
 
uöt32_t
 
	mMAEXIDR0
;

17521 
__IO
 
uöt32_t
 
	mMAEXIDR1
;

17522 
__IO
 
uöt32_t
 
	mMADPCR0
;

17523 
__IO
 
uöt32_t
 
	mMADPCR1
;

17524 
__I
 
uöt32_t
 
	mMADPSR0
;

17525 
__I
 
uöt32_t
 
	mMADPSR1
;

17526 
__I
 
uöt32_t
 
	mMADPSR2
;

17527 
__I
 
uöt32_t
 
	mMADPSR3
;

17528 
__I
 
uöt32_t
 
	mMADPSR4
;

17529 
__I
 
uöt32_t
 
	mMADPSR5
;

17530 
__I
 
uöt32_t
 
	mMASBS0
;

17531 
__I
 
uöt32_t
 
	mMASBS1
;

17532 
uöt8_t
 
	mRESERVED_2
[8];

17533 
__IO
 
uöt32_t
 
	mMAGENP
;

17534 
uöt8_t
 
	mRESERVED_3
[956];

17535 
__IO
 
uöt32_t
 
	mMPZQHWCTRL
;

17536 
__IO
 
uöt32_t
 
	mMPZQSWCTRL
;

17537 
__IO
 
uöt32_t
 
	mMPWLGCR
;

17538 
__IO
 
uöt32_t
 
	mMPWLDECTRL0
;

17539 
__IO
 
uöt32_t
 
	mMPWLDECTRL1
;

17540 
__I
 
uöt32_t
 
	mMPWLDLST
;

17541 
__IO
 
uöt32_t
 
	mMPODTCTRL
;

17542 
__IO
 
uöt32_t
 
	mMPRDDQBY0DL
;

17543 
__IO
 
uöt32_t
 
	mMPRDDQBY1DL
;

17544 
uöt8_t
 
	mRESERVED_4
[8];

17545 
__IO
 
uöt32_t
 
	mMPWRDQBY0DL
;

17546 
__IO
 
uöt32_t
 
	mMPWRDQBY1DL
;

17547 
__IO
 
uöt32_t
 
	mMPWRDQBY2DL
;

17548 
__IO
 
uöt32_t
 
	mMPWRDQBY3DL
;

17549 
__IO
 
uöt32_t
 
	mMPDGCTRL0
;

17550 
uöt8_t
 
	mRESERVED_5
[4];

17551 
__I
 
uöt32_t
 
	mMPDGDLST0
;

17552 
__IO
 
uöt32_t
 
	mMPRDDLCTL
;

17553 
__I
 
uöt32_t
 
	mMPRDDLST
;

17554 
__IO
 
uöt32_t
 
	mMPWRDLCTL
;

17555 
__I
 
uöt32_t
 
	mMPWRDLST
;

17556 
__IO
 
uöt32_t
 
	mMPSDCTRL
;

17557 
__IO
 
uöt32_t
 
	mMPZQLP2CTL
;

17558 
__IO
 
uöt32_t
 
	mMPRDDLHWCTL
;

17559 
__IO
 
uöt32_t
 
	mMPWRDLHWCTL
;

17560 
__I
 
uöt32_t
 
	mMPRDDLHWST0
;

17561 
uöt8_t
 
	mRESERVED_6
[4];

17562 
__I
 
uöt32_t
 
	mMPWRDLHWST0
;

17563 
uöt8_t
 
	mRESERVED_7
[4];

17564 
__I
 
uöt32_t
 
	mMPWLHWERR
;

17565 
__I
 
uöt32_t
 
	mMPDGHWST0
;

17566 
__I
 
uöt32_t
 
	mMPDGHWST1
;

17567 
uöt8_t
 
	mRESERVED_8
[8];

17568 
__IO
 
uöt32_t
 
	mMPPDCMPR1
;

17569 
__IO
 
uöt32_t
 
	mMPPDCMPR2
;

17570 
__IO
 
uöt32_t
 
	mMPSWDAR0
;

17571 
__I
 
uöt32_t
 
	mMPSWDRDR0
;

17572 
__I
 
uöt32_t
 
	mMPSWDRDR1
;

17573 
__I
 
uöt32_t
 
	mMPSWDRDR2
;

17574 
__I
 
uöt32_t
 
	mMPSWDRDR3
;

17575 
__I
 
uöt32_t
 
	mMPSWDRDR4
;

17576 
__I
 
uöt32_t
 
	mMPSWDRDR5
;

17577 
__I
 
uöt32_t
 
	mMPSWDRDR6
;

17578 
__I
 
uöt32_t
 
	mMPSWDRDR7
;

17579 
__IO
 
uöt32_t
 
	mMPMUR0
;

17580 
__IO
 
uöt32_t
 
	mMPWRCADL
;

17581 
__IO
 
uöt32_t
 
	mMPDCCR
;

17582 } 
	tMMDC_Ty≥
;

17594 
	#MMDC_MDCTL_DSIZ_MASK
 (0x30000U)

	)

17595 
	#MMDC_MDCTL_DSIZ_SHIFT
 (16U)

	)

17596 
	#MMDC_MDCTL_DSIZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCTL_DSIZ_SHIFT
)Ë& 
MMDC_MDCTL_DSIZ_MASK
)

	)

17597 
	#MMDC_MDCTL_BL_MASK
 (0x80000U)

	)

17598 
	#MMDC_MDCTL_BL_SHIFT
 (19U)

	)

17599 
	#MMDC_MDCTL_BL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCTL_BL_SHIFT
)Ë& 
MMDC_MDCTL_BL_MASK
)

	)

17600 
	#MMDC_MDCTL_COL_MASK
 (0x700000U)

	)

17601 
	#MMDC_MDCTL_COL_SHIFT
 (20U)

	)

17602 
	#MMDC_MDCTL_COL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCTL_COL_SHIFT
)Ë& 
MMDC_MDCTL_COL_MASK
)

	)

17603 
	#MMDC_MDCTL_ROW_MASK
 (0x7000000U)

	)

17604 
	#MMDC_MDCTL_ROW_SHIFT
 (24U)

	)

17605 
	#MMDC_MDCTL_ROW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCTL_ROW_SHIFT
)Ë& 
MMDC_MDCTL_ROW_MASK
)

	)

17606 
	#MMDC_MDCTL_SDE_1_MASK
 (0x40000000U)

	)

17607 
	#MMDC_MDCTL_SDE_1_SHIFT
 (30U)

	)

17608 
	#MMDC_MDCTL_SDE_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCTL_SDE_1_SHIFT
)Ë& 
MMDC_MDCTL_SDE_1_MASK
)

	)

17609 
	#MMDC_MDCTL_SDE_0_MASK
 (0x80000000U)

	)

17610 
	#MMDC_MDCTL_SDE_0_SHIFT
 (31U)

	)

17611 
	#MMDC_MDCTL_SDE_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCTL_SDE_0_SHIFT
)Ë& 
MMDC_MDCTL_SDE_0_MASK
)

	)

17614 
	#MMDC_MDPDC_TCKSRE_MASK
 (0x7U)

	)

17615 
	#MMDC_MDPDC_TCKSRE_SHIFT
 (0U)

	)

17616 
	#MMDC_MDPDC_TCKSRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_TCKSRE_SHIFT
)Ë& 
MMDC_MDPDC_TCKSRE_MASK
)

	)

17617 
	#MMDC_MDPDC_TCKSRX_MASK
 (0x38U)

	)

17618 
	#MMDC_MDPDC_TCKSRX_SHIFT
 (3U)

	)

17619 
	#MMDC_MDPDC_TCKSRX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_TCKSRX_SHIFT
)Ë& 
MMDC_MDPDC_TCKSRX_MASK
)

	)

17620 
	#MMDC_MDPDC_BOTH_CS_PD_MASK
 (0x40U)

	)

17621 
	#MMDC_MDPDC_BOTH_CS_PD_SHIFT
 (6U)

	)

17622 
	#MMDC_MDPDC_BOTH_CS_PD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_BOTH_CS_PD_SHIFT
)Ë& 
MMDC_MDPDC_BOTH_CS_PD_MASK
)

	)

17623 
	#MMDC_MDPDC_SLOW_PD_MASK
 (0x80U)

	)

17624 
	#MMDC_MDPDC_SLOW_PD_SHIFT
 (7U)

	)

17625 
	#MMDC_MDPDC_SLOW_PD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_SLOW_PD_SHIFT
)Ë& 
MMDC_MDPDC_SLOW_PD_MASK
)

	)

17626 
	#MMDC_MDPDC_PWDT_0_MASK
 (0xF00U)

	)

17627 
	#MMDC_MDPDC_PWDT_0_SHIFT
 (8U)

	)

17628 
	#MMDC_MDPDC_PWDT_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_PWDT_0_SHIFT
)Ë& 
MMDC_MDPDC_PWDT_0_MASK
)

	)

17629 
	#MMDC_MDPDC_PWDT_1_MASK
 (0xF000U)

	)

17630 
	#MMDC_MDPDC_PWDT_1_SHIFT
 (12U)

	)

17631 
	#MMDC_MDPDC_PWDT_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_PWDT_1_SHIFT
)Ë& 
MMDC_MDPDC_PWDT_1_MASK
)

	)

17632 
	#MMDC_MDPDC_TCKE_MASK
 (0x70000U)

	)

17633 
	#MMDC_MDPDC_TCKE_SHIFT
 (16U)

	)

17634 
	#MMDC_MDPDC_TCKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_TCKE_SHIFT
)Ë& 
MMDC_MDPDC_TCKE_MASK
)

	)

17635 
	#MMDC_MDPDC_PRCT_0_MASK
 (0x7000000U)

	)

17636 
	#MMDC_MDPDC_PRCT_0_SHIFT
 (24U)

	)

17637 
	#MMDC_MDPDC_PRCT_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_PRCT_0_SHIFT
)Ë& 
MMDC_MDPDC_PRCT_0_MASK
)

	)

17638 
	#MMDC_MDPDC_PRCT_1_MASK
 (0x70000000U)

	)

17639 
	#MMDC_MDPDC_PRCT_1_SHIFT
 (28U)

	)

17640 
	#MMDC_MDPDC_PRCT_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDPDC_PRCT_1_SHIFT
)Ë& 
MMDC_MDPDC_PRCT_1_MASK
)

	)

17643 
	#MMDC_MDOTC_TODT_IDLE_OFF_MASK
 (0x1F0U)

	)

17644 
	#MMDC_MDOTC_TODT_IDLE_OFF_SHIFT
 (4U)

	)

17645 
	#MMDC_MDOTC_TODT_IDLE_OFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOTC_TODT_IDLE_OFF_SHIFT
)Ë& 
MMDC_MDOTC_TODT_IDLE_OFF_MASK
)

	)

17646 
	#MMDC_MDOTC_TODTLON_MASK
 (0x7000U)

	)

17647 
	#MMDC_MDOTC_TODTLON_SHIFT
 (12U)

	)

17648 
	#MMDC_MDOTC_TODTLON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOTC_TODTLON_SHIFT
)Ë& 
MMDC_MDOTC_TODTLON_MASK
)

	)

17649 
	#MMDC_MDOTC_TAXPD_MASK
 (0xF0000U)

	)

17650 
	#MMDC_MDOTC_TAXPD_SHIFT
 (16U)

	)

17651 
	#MMDC_MDOTC_TAXPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOTC_TAXPD_SHIFT
)Ë& 
MMDC_MDOTC_TAXPD_MASK
)

	)

17652 
	#MMDC_MDOTC_TANPD_MASK
 (0xF00000U)

	)

17653 
	#MMDC_MDOTC_TANPD_SHIFT
 (20U)

	)

17654 
	#MMDC_MDOTC_TANPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOTC_TANPD_SHIFT
)Ë& 
MMDC_MDOTC_TANPD_MASK
)

	)

17655 
	#MMDC_MDOTC_TAONPD_MASK
 (0x7000000U)

	)

17656 
	#MMDC_MDOTC_TAONPD_SHIFT
 (24U)

	)

17657 
	#MMDC_MDOTC_TAONPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOTC_TAONPD_SHIFT
)Ë& 
MMDC_MDOTC_TAONPD_MASK
)

	)

17658 
	#MMDC_MDOTC_TAOFPD_MASK
 (0x38000000U)

	)

17659 
	#MMDC_MDOTC_TAOFPD_SHIFT
 (27U)

	)

17660 
	#MMDC_MDOTC_TAOFPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOTC_TAOFPD_SHIFT
)Ë& 
MMDC_MDOTC_TAOFPD_MASK
)

	)

17663 
	#MMDC_MDCFG0_TCL_MASK
 (0xFU)

	)

17664 
	#MMDC_MDCFG0_TCL_SHIFT
 (0U)

	)

17665 
	#MMDC_MDCFG0_TCL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG0_TCL_SHIFT
)Ë& 
MMDC_MDCFG0_TCL_MASK
)

	)

17666 
	#MMDC_MDCFG0_TFAW_MASK
 (0x1F0U)

	)

17667 
	#MMDC_MDCFG0_TFAW_SHIFT
 (4U)

	)

17668 
	#MMDC_MDCFG0_TFAW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG0_TFAW_SHIFT
)Ë& 
MMDC_MDCFG0_TFAW_MASK
)

	)

17669 
	#MMDC_MDCFG0_TXPDLL_MASK
 (0x1E00U)

	)

17670 
	#MMDC_MDCFG0_TXPDLL_SHIFT
 (9U)

	)

17671 
	#MMDC_MDCFG0_TXPDLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG0_TXPDLL_SHIFT
)Ë& 
MMDC_MDCFG0_TXPDLL_MASK
)

	)

17672 
	#MMDC_MDCFG0_TXP_MASK
 (0xE000U)

	)

17673 
	#MMDC_MDCFG0_TXP_SHIFT
 (13U)

	)

17674 
	#MMDC_MDCFG0_TXP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG0_TXP_SHIFT
)Ë& 
MMDC_MDCFG0_TXP_MASK
)

	)

17675 
	#MMDC_MDCFG0_TXS_MASK
 (0xFF0000U)

	)

17676 
	#MMDC_MDCFG0_TXS_SHIFT
 (16U)

	)

17677 
	#MMDC_MDCFG0_TXS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG0_TXS_SHIFT
)Ë& 
MMDC_MDCFG0_TXS_MASK
)

	)

17678 
	#MMDC_MDCFG0_TRFC_MASK
 (0xFF000000U)

	)

17679 
	#MMDC_MDCFG0_TRFC_SHIFT
 (24U)

	)

17680 
	#MMDC_MDCFG0_TRFC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG0_TRFC_SHIFT
)Ë& 
MMDC_MDCFG0_TRFC_MASK
)

	)

17683 
	#MMDC_MDCFG1_TCWL_MASK
 (0x7U)

	)

17684 
	#MMDC_MDCFG1_TCWL_SHIFT
 (0U)

	)

17685 
	#MMDC_MDCFG1_TCWL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TCWL_SHIFT
)Ë& 
MMDC_MDCFG1_TCWL_MASK
)

	)

17686 
	#MMDC_MDCFG1_TMRD_MASK
 (0x1E0U)

	)

17687 
	#MMDC_MDCFG1_TMRD_SHIFT
 (5U)

	)

17688 
	#MMDC_MDCFG1_TMRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TMRD_SHIFT
)Ë& 
MMDC_MDCFG1_TMRD_MASK
)

	)

17689 
	#MMDC_MDCFG1_TWR_MASK
 (0xE00U)

	)

17690 
	#MMDC_MDCFG1_TWR_SHIFT
 (9U)

	)

17691 
	#MMDC_MDCFG1_TWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TWR_SHIFT
)Ë& 
MMDC_MDCFG1_TWR_MASK
)

	)

17692 
	#MMDC_MDCFG1_TRPA_MASK
 (0x8000U)

	)

17693 
	#MMDC_MDCFG1_TRPA_SHIFT
 (15U)

	)

17694 
	#MMDC_MDCFG1_TRPA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TRPA_SHIFT
)Ë& 
MMDC_MDCFG1_TRPA_MASK
)

	)

17695 
	#MMDC_MDCFG1_TRAS_MASK
 (0x1F0000U)

	)

17696 
	#MMDC_MDCFG1_TRAS_SHIFT
 (16U)

	)

17697 
	#MMDC_MDCFG1_TRAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TRAS_SHIFT
)Ë& 
MMDC_MDCFG1_TRAS_MASK
)

	)

17698 
	#MMDC_MDCFG1_TRC_MASK
 (0x3E00000U)

	)

17699 
	#MMDC_MDCFG1_TRC_SHIFT
 (21U)

	)

17700 
	#MMDC_MDCFG1_TRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TRC_SHIFT
)Ë& 
MMDC_MDCFG1_TRC_MASK
)

	)

17701 
	#MMDC_MDCFG1_TRP_MASK
 (0x1C000000U)

	)

17702 
	#MMDC_MDCFG1_TRP_SHIFT
 (26U)

	)

17703 
	#MMDC_MDCFG1_TRP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TRP_SHIFT
)Ë& 
MMDC_MDCFG1_TRP_MASK
)

	)

17704 
	#MMDC_MDCFG1_TRCD_MASK
 (0xE0000000U)

	)

17705 
	#MMDC_MDCFG1_TRCD_SHIFT
 (29U)

	)

17706 
	#MMDC_MDCFG1_TRCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG1_TRCD_SHIFT
)Ë& 
MMDC_MDCFG1_TRCD_MASK
)

	)

17709 
	#MMDC_MDCFG2_TRRD_MASK
 (0x7U)

	)

17710 
	#MMDC_MDCFG2_TRRD_SHIFT
 (0U)

	)

17711 
	#MMDC_MDCFG2_TRRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG2_TRRD_SHIFT
)Ë& 
MMDC_MDCFG2_TRRD_MASK
)

	)

17712 
	#MMDC_MDCFG2_TWTR_MASK
 (0x38U)

	)

17713 
	#MMDC_MDCFG2_TWTR_SHIFT
 (3U)

	)

17714 
	#MMDC_MDCFG2_TWTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG2_TWTR_SHIFT
)Ë& 
MMDC_MDCFG2_TWTR_MASK
)

	)

17715 
	#MMDC_MDCFG2_TRTP_MASK
 (0x1C0U)

	)

17716 
	#MMDC_MDCFG2_TRTP_SHIFT
 (6U)

	)

17717 
	#MMDC_MDCFG2_TRTP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG2_TRTP_SHIFT
)Ë& 
MMDC_MDCFG2_TRTP_MASK
)

	)

17718 
	#MMDC_MDCFG2_TDLLK_MASK
 (0x1FF0000U)

	)

17719 
	#MMDC_MDCFG2_TDLLK_SHIFT
 (16U)

	)

17720 
	#MMDC_MDCFG2_TDLLK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG2_TDLLK_SHIFT
)Ë& 
MMDC_MDCFG2_TDLLK_MASK
)

	)

17723 
	#MMDC_MDMISC_RST_MASK
 (0x2U)

	)

17724 
	#MMDC_MDMISC_RST_SHIFT
 (1U)

	)

17725 
	#MMDC_MDMISC_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_RST_SHIFT
)Ë& 
MMDC_MDMISC_RST_MASK
)

	)

17726 
	#MMDC_MDMISC_DDR_TYPE_MASK
 (0x18U)

	)

17727 
	#MMDC_MDMISC_DDR_TYPE_SHIFT
 (3U)

	)

17728 
	#MMDC_MDMISC_DDR_TYPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_DDR_TYPE_SHIFT
)Ë& 
MMDC_MDMISC_DDR_TYPE_MASK
)

	)

17729 
	#MMDC_MDMISC_DDR_4_BANK_MASK
 (0x20U)

	)

17730 
	#MMDC_MDMISC_DDR_4_BANK_SHIFT
 (5U)

	)

17731 
	#MMDC_MDMISC_DDR_4_BANK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_DDR_4_BANK_SHIFT
)Ë& 
MMDC_MDMISC_DDR_4_BANK_MASK
)

	)

17732 
	#MMDC_MDMISC_RALAT_MASK
 (0x1C0U)

	)

17733 
	#MMDC_MDMISC_RALAT_SHIFT
 (6U)

	)

17734 
	#MMDC_MDMISC_RALAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_RALAT_SHIFT
)Ë& 
MMDC_MDMISC_RALAT_MASK
)

	)

17735 
	#MMDC_MDMISC_MIF3_MODE_MASK
 (0x600U)

	)

17736 
	#MMDC_MDMISC_MIF3_MODE_SHIFT
 (9U)

	)

17737 
	#MMDC_MDMISC_MIF3_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_MIF3_MODE_SHIFT
)Ë& 
MMDC_MDMISC_MIF3_MODE_MASK
)

	)

17738 
	#MMDC_MDMISC_LPDDR2_S2_MASK
 (0x800U)

	)

17739 
	#MMDC_MDMISC_LPDDR2_S2_SHIFT
 (11U)

	)

17740 
	#MMDC_MDMISC_LPDDR2_S2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_LPDDR2_S2_SHIFT
)Ë& 
MMDC_MDMISC_LPDDR2_S2_MASK
)

	)

17741 
	#MMDC_MDMISC_BI_ON_MASK
 (0x1000U)

	)

17742 
	#MMDC_MDMISC_BI_ON_SHIFT
 (12U)

	)

17743 
	#MMDC_MDMISC_BI_ON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_BI_ON_SHIFT
)Ë& 
MMDC_MDMISC_BI_ON_MASK
)

	)

17744 
	#MMDC_MDMISC_WALAT_MASK
 (0x30000U)

	)

17745 
	#MMDC_MDMISC_WALAT_SHIFT
 (16U)

	)

17746 
	#MMDC_MDMISC_WALAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_WALAT_SHIFT
)Ë& 
MMDC_MDMISC_WALAT_MASK
)

	)

17747 
	#MMDC_MDMISC_LHD_MASK
 (0x40000U)

	)

17748 
	#MMDC_MDMISC_LHD_SHIFT
 (18U)

	)

17749 
	#MMDC_MDMISC_LHD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_LHD_SHIFT
)Ë& 
MMDC_MDMISC_LHD_MASK
)

	)

17750 
	#MMDC_MDMISC_ADDR_MIRROR_MASK
 (0x80000U)

	)

17751 
	#MMDC_MDMISC_ADDR_MIRROR_SHIFT
 (19U)

	)

17752 
	#MMDC_MDMISC_ADDR_MIRROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_ADDR_MIRROR_SHIFT
)Ë& 
MMDC_MDMISC_ADDR_MIRROR_MASK
)

	)

17753 
	#MMDC_MDMISC_CALIB_PER_CS_MASK
 (0x100000U)

	)

17754 
	#MMDC_MDMISC_CALIB_PER_CS_SHIFT
 (20U)

	)

17755 
	#MMDC_MDMISC_CALIB_PER_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_CALIB_PER_CS_SHIFT
)Ë& 
MMDC_MDMISC_CALIB_PER_CS_MASK
)

	)

17756 
	#MMDC_MDMISC_CK1_GATING_MASK
 (0x200000U)

	)

17757 
	#MMDC_MDMISC_CK1_GATING_SHIFT
 (21U)

	)

17758 
	#MMDC_MDMISC_CK1_GATING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_CK1_GATING_SHIFT
)Ë& 
MMDC_MDMISC_CK1_GATING_MASK
)

	)

17759 
	#MMDC_MDMISC_CS1_RDY_MASK
 (0x40000000U)

	)

17760 
	#MMDC_MDMISC_CS1_RDY_SHIFT
 (30U)

	)

17761 
	#MMDC_MDMISC_CS1_RDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_CS1_RDY_SHIFT
)Ë& 
MMDC_MDMISC_CS1_RDY_MASK
)

	)

17762 
	#MMDC_MDMISC_CS0_RDY_MASK
 (0x80000000U)

	)

17763 
	#MMDC_MDMISC_CS0_RDY_SHIFT
 (31U)

	)

17764 
	#MMDC_MDMISC_CS0_RDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMISC_CS0_RDY_SHIFT
)Ë& 
MMDC_MDMISC_CS0_RDY_MASK
)

	)

17767 
	#MMDC_MDSCR_CMD_BA_MASK
 (0x7U)

	)

17768 
	#MMDC_MDSCR_CMD_BA_SHIFT
 (0U)

	)

17769 
	#MMDC_MDSCR_CMD_BA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CMD_BA_SHIFT
)Ë& 
MMDC_MDSCR_CMD_BA_MASK
)

	)

17770 
	#MMDC_MDSCR_CMD_CS_MASK
 (0x8U)

	)

17771 
	#MMDC_MDSCR_CMD_CS_SHIFT
 (3U)

	)

17772 
	#MMDC_MDSCR_CMD_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CMD_CS_SHIFT
)Ë& 
MMDC_MDSCR_CMD_CS_MASK
)

	)

17773 
	#MMDC_MDSCR_CMD_MASK
 (0x70U)

	)

17774 
	#MMDC_MDSCR_CMD_SHIFT
 (4U)

	)

17775 
	#MMDC_MDSCR_CMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CMD_SHIFT
)Ë& 
MMDC_MDSCR_CMD_MASK
)

	)

17776 
	#MMDC_MDSCR_WL_EN_MASK
 (0x200U)

	)

17777 
	#MMDC_MDSCR_WL_EN_SHIFT
 (9U)

	)

17778 
	#MMDC_MDSCR_WL_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_WL_EN_SHIFT
)Ë& 
MMDC_MDSCR_WL_EN_MASK
)

	)

17779 
	#MMDC_MDSCR_MRR_READ_DATA_VALID_MASK
 (0x400U)

	)

17780 
	#MMDC_MDSCR_MRR_READ_DATA_VALID_SHIFT
 (10U)

	)

17781 
	#MMDC_MDSCR_MRR_READ_DATA_VALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_MRR_READ_DATA_VALID_SHIFT
)Ë& 
MMDC_MDSCR_MRR_READ_DATA_VALID_MASK
)

	)

17782 
	#MMDC_MDSCR_CON_ACK_MASK
 (0x4000U)

	)

17783 
	#MMDC_MDSCR_CON_ACK_SHIFT
 (14U)

	)

17784 
	#MMDC_MDSCR_CON_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CON_ACK_SHIFT
)Ë& 
MMDC_MDSCR_CON_ACK_MASK
)

	)

17785 
	#MMDC_MDSCR_CON_REQ_MASK
 (0x8000U)

	)

17786 
	#MMDC_MDSCR_CON_REQ_SHIFT
 (15U)

	)

17787 
	#MMDC_MDSCR_CON_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CON_REQ_SHIFT
)Ë& 
MMDC_MDSCR_CON_REQ_MASK
)

	)

17788 
	#MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_MASK
 (0xFF0000U)

	)

17789 
	#MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_SHIFT
 (16U)

	)

17790 
	#MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_SHIFT
)Ë& 
MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_MASK
)

	)

17791 
	#MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_MASK
 (0xFF000000U)

	)

17792 
	#MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_SHIFT
 (24U)

	)

17793 
	#MMDC_MDSCR_CMD_ADDR_MSB_MR_OP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_SHIFT
)Ë& 
MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_MASK
)

	)

17796 
	#MMDC_MDREF_START_REF_MASK
 (0x1U)

	)

17797 
	#MMDC_MDREF_START_REF_SHIFT
 (0U)

	)

17798 
	#MMDC_MDREF_START_REF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDREF_START_REF_SHIFT
)Ë& 
MMDC_MDREF_START_REF_MASK
)

	)

17799 
	#MMDC_MDREF_REFR_MASK
 (0x3800U)

	)

17800 
	#MMDC_MDREF_REFR_SHIFT
 (11U)

	)

17801 
	#MMDC_MDREF_REFR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDREF_REFR_SHIFT
)Ë& 
MMDC_MDREF_REFR_MASK
)

	)

17802 
	#MMDC_MDREF_REF_SEL_MASK
 (0xC000U)

	)

17803 
	#MMDC_MDREF_REF_SEL_SHIFT
 (14U)

	)

17804 
	#MMDC_MDREF_REF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDREF_REF_SEL_SHIFT
)Ë& 
MMDC_MDREF_REF_SEL_MASK
)

	)

17805 
	#MMDC_MDREF_REF_CNT_MASK
 (0xFFFF0000U)

	)

17806 
	#MMDC_MDREF_REF_CNT_SHIFT
 (16U)

	)

17807 
	#MMDC_MDREF_REF_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDREF_REF_CNT_SHIFT
)Ë& 
MMDC_MDREF_REF_CNT_MASK
)

	)

17810 
	#MMDC_MDRWD_RTR_DIFF_MASK
 (0x7U)

	)

17811 
	#MMDC_MDRWD_RTR_DIFF_SHIFT
 (0U)

	)

17812 
	#MMDC_MDRWD_RTR_DIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDRWD_RTR_DIFF_SHIFT
)Ë& 
MMDC_MDRWD_RTR_DIFF_MASK
)

	)

17813 
	#MMDC_MDRWD_RTW_DIFF_MASK
 (0x38U)

	)

17814 
	#MMDC_MDRWD_RTW_DIFF_SHIFT
 (3U)

	)

17815 
	#MMDC_MDRWD_RTW_DIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDRWD_RTW_DIFF_SHIFT
)Ë& 
MMDC_MDRWD_RTW_DIFF_MASK
)

	)

17816 
	#MMDC_MDRWD_WTW_DIFF_MASK
 (0x1C0U)

	)

17817 
	#MMDC_MDRWD_WTW_DIFF_SHIFT
 (6U)

	)

17818 
	#MMDC_MDRWD_WTW_DIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDRWD_WTW_DIFF_SHIFT
)Ë& 
MMDC_MDRWD_WTW_DIFF_MASK
)

	)

17819 
	#MMDC_MDRWD_WTR_DIFF_MASK
 (0xE00U)

	)

17820 
	#MMDC_MDRWD_WTR_DIFF_SHIFT
 (9U)

	)

17821 
	#MMDC_MDRWD_WTR_DIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDRWD_WTR_DIFF_SHIFT
)Ë& 
MMDC_MDRWD_WTR_DIFF_MASK
)

	)

17822 
	#MMDC_MDRWD_RTW_SAME_MASK
 (0x7000U)

	)

17823 
	#MMDC_MDRWD_RTW_SAME_SHIFT
 (12U)

	)

17824 
	#MMDC_MDRWD_RTW_SAME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDRWD_RTW_SAME_SHIFT
)Ë& 
MMDC_MDRWD_RTW_SAME_MASK
)

	)

17825 
	#MMDC_MDRWD_TDAI_MASK
 (0x1FFF0000U)

	)

17826 
	#MMDC_MDRWD_TDAI_SHIFT
 (16U)

	)

17827 
	#MMDC_MDRWD_TDAI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDRWD_TDAI_SHIFT
)Ë& 
MMDC_MDRWD_TDAI_MASK
)

	)

17830 
	#MMDC_MDOR_RST_TO_CKE_MASK
 (0x3FU)

	)

17831 
	#MMDC_MDOR_RST_TO_CKE_SHIFT
 (0U)

	)

17832 
	#MMDC_MDOR_RST_TO_CKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOR_RST_TO_CKE_SHIFT
)Ë& 
MMDC_MDOR_RST_TO_CKE_MASK
)

	)

17833 
	#MMDC_MDOR_SDE_TO_RST_MASK
 (0x3F00U)

	)

17834 
	#MMDC_MDOR_SDE_TO_RST_SHIFT
 (8U)

	)

17835 
	#MMDC_MDOR_SDE_TO_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOR_SDE_TO_RST_SHIFT
)Ë& 
MMDC_MDOR_SDE_TO_RST_MASK
)

	)

17836 
	#MMDC_MDOR_TXPR_MASK
 (0xFF0000U)

	)

17837 
	#MMDC_MDOR_TXPR_SHIFT
 (16U)

	)

17838 
	#MMDC_MDOR_TXPR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDOR_TXPR_SHIFT
)Ë& 
MMDC_MDOR_TXPR_MASK
)

	)

17841 
	#MMDC_MDMRR_MRR_READ_DATA0_MASK
 (0xFFU)

	)

17842 
	#MMDC_MDMRR_MRR_READ_DATA0_SHIFT
 (0U)

	)

17843 
	#MMDC_MDMRR_MRR_READ_DATA0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMRR_MRR_READ_DATA0_SHIFT
)Ë& 
MMDC_MDMRR_MRR_READ_DATA0_MASK
)

	)

17844 
	#MMDC_MDMRR_MRR_READ_DATA1_MASK
 (0xFF00U)

	)

17845 
	#MMDC_MDMRR_MRR_READ_DATA1_SHIFT
 (8U)

	)

17846 
	#MMDC_MDMRR_MRR_READ_DATA1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMRR_MRR_READ_DATA1_SHIFT
)Ë& 
MMDC_MDMRR_MRR_READ_DATA1_MASK
)

	)

17849 
	#MMDC_MDCFG3LP_TRPAB_LP_MASK
 (0xFU)

	)

17850 
	#MMDC_MDCFG3LP_TRPAB_LP_SHIFT
 (0U)

	)

17851 
	#MMDC_MDCFG3LP_TRPAB_LP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG3LP_TRPAB_LP_SHIFT
)Ë& 
MMDC_MDCFG3LP_TRPAB_LP_MASK
)

	)

17852 
	#MMDC_MDCFG3LP_TRPPB_LP_MASK
 (0xF0U)

	)

17853 
	#MMDC_MDCFG3LP_TRPPB_LP_SHIFT
 (4U)

	)

17854 
	#MMDC_MDCFG3LP_TRPPB_LP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG3LP_TRPPB_LP_SHIFT
)Ë& 
MMDC_MDCFG3LP_TRPPB_LP_MASK
)

	)

17855 
	#MMDC_MDCFG3LP_TRCD_LP_MASK
 (0xF00U)

	)

17856 
	#MMDC_MDCFG3LP_TRCD_LP_SHIFT
 (8U)

	)

17857 
	#MMDC_MDCFG3LP_TRCD_LP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG3LP_TRCD_LP_SHIFT
)Ë& 
MMDC_MDCFG3LP_TRCD_LP_MASK
)

	)

17858 
	#MMDC_MDCFG3LP_RC_LP_MASK
 (0x3F0000U)

	)

17859 
	#MMDC_MDCFG3LP_RC_LP_SHIFT
 (16U)

	)

17860 
	#MMDC_MDCFG3LP_RC_LP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDCFG3LP_RC_LP_SHIFT
)Ë& 
MMDC_MDCFG3LP_RC_LP_MASK
)

	)

17863 
	#MMDC_MDMR4_UPDATE_DE_REQ_MASK
 (0x1U)

	)

17864 
	#MMDC_MDMR4_UPDATE_DE_REQ_SHIFT
 (0U)

	)

17865 
	#MMDC_MDMR4_UPDATE_DE_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_UPDATE_DE_REQ_SHIFT
)Ë& 
MMDC_MDMR4_UPDATE_DE_REQ_MASK
)

	)

17866 
	#MMDC_MDMR4_UPDATE_DE_ACK_MASK
 (0x2U)

	)

17867 
	#MMDC_MDMR4_UPDATE_DE_ACK_SHIFT
 (1U)

	)

17868 
	#MMDC_MDMR4_UPDATE_DE_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_UPDATE_DE_ACK_SHIFT
)Ë& 
MMDC_MDMR4_UPDATE_DE_ACK_MASK
)

	)

17869 
	#MMDC_MDMR4_TRCD_DE_MASK
 (0x10U)

	)

17870 
	#MMDC_MDMR4_TRCD_DE_SHIFT
 (4U)

	)

17871 
	#MMDC_MDMR4_TRCD_DE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_TRCD_DE_SHIFT
)Ë& 
MMDC_MDMR4_TRCD_DE_MASK
)

	)

17872 
	#MMDC_MDMR4_TRC_DE_MASK
 (0x20U)

	)

17873 
	#MMDC_MDMR4_TRC_DE_SHIFT
 (5U)

	)

17874 
	#MMDC_MDMR4_TRC_DE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_TRC_DE_SHIFT
)Ë& 
MMDC_MDMR4_TRC_DE_MASK
)

	)

17875 
	#MMDC_MDMR4_TRAS_DE_MASK
 (0x40U)

	)

17876 
	#MMDC_MDMR4_TRAS_DE_SHIFT
 (6U)

	)

17877 
	#MMDC_MDMR4_TRAS_DE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_TRAS_DE_SHIFT
)Ë& 
MMDC_MDMR4_TRAS_DE_MASK
)

	)

17878 
	#MMDC_MDMR4_TRP_DE_MASK
 (0x80U)

	)

17879 
	#MMDC_MDMR4_TRP_DE_SHIFT
 (7U)

	)

17880 
	#MMDC_MDMR4_TRP_DE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_TRP_DE_SHIFT
)Ë& 
MMDC_MDMR4_TRP_DE_MASK
)

	)

17881 
	#MMDC_MDMR4_TRRD_DE_MASK
 (0x100U)

	)

17882 
	#MMDC_MDMR4_TRRD_DE_SHIFT
 (8U)

	)

17883 
	#MMDC_MDMR4_TRRD_DE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDMR4_TRRD_DE_SHIFT
)Ë& 
MMDC_MDMR4_TRRD_DE_MASK
)

	)

17886 
	#MMDC_MDASP_CS0_END_MASK
 (0x7FU)

	)

17887 
	#MMDC_MDASP_CS0_END_SHIFT
 (0U)

	)

17888 
	#MMDC_MDASP_CS0_END
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MDASP_CS0_END_SHIFT
)Ë& 
MMDC_MDASP_CS0_END_MASK
)

	)

17891 
	#MMDC_MAARCR_ARCR_GUARD_MASK
 (0xFU)

	)

17892 
	#MMDC_MAARCR_ARCR_GUARD_SHIFT
 (0U)

	)

17893 
	#MMDC_MAARCR_ARCR_GUARD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_GUARD_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_GUARD_MASK
)

	)

17894 
	#MMDC_MAARCR_ARCR_DYN_MAX_MASK
 (0xF0U)

	)

17895 
	#MMDC_MAARCR_ARCR_DYN_MAX_SHIFT
 (4U)

	)

17896 
	#MMDC_MAARCR_ARCR_DYN_MAX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_DYN_MAX_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_DYN_MAX_MASK
)

	)

17897 
	#MMDC_MAARCR_ARCR_DYN_JMP_MASK
 (0xF00U)

	)

17898 
	#MMDC_MAARCR_ARCR_DYN_JMP_SHIFT
 (8U)

	)

17899 
	#MMDC_MAARCR_ARCR_DYN_JMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_DYN_JMP_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_DYN_JMP_MASK
)

	)

17900 
	#MMDC_MAARCR_ARCR_ACC_HIT_MASK
 (0x70000U)

	)

17901 
	#MMDC_MAARCR_ARCR_ACC_HIT_SHIFT
 (16U)

	)

17902 
	#MMDC_MAARCR_ARCR_ACC_HIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_ACC_HIT_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_ACC_HIT_MASK
)

	)

17903 
	#MMDC_MAARCR_ARCR_PAG_HIT_MASK
 (0x700000U)

	)

17904 
	#MMDC_MAARCR_ARCR_PAG_HIT_SHIFT
 (20U)

	)

17905 
	#MMDC_MAARCR_ARCR_PAG_HIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_PAG_HIT_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_PAG_HIT_MASK
)

	)

17906 
	#MMDC_MAARCR_ARCR_RCH_EN_MASK
 (0x1000000U)

	)

17907 
	#MMDC_MAARCR_ARCR_RCH_EN_SHIFT
 (24U)

	)

17908 
	#MMDC_MAARCR_ARCR_RCH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_RCH_EN_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_RCH_EN_MASK
)

	)

17909 
	#MMDC_MAARCR_ARCR_EXC_ERR_EN_MASK
 (0x10000000U)

	)

17910 
	#MMDC_MAARCR_ARCR_EXC_ERR_EN_SHIFT
 (28U)

	)

17911 
	#MMDC_MAARCR_ARCR_EXC_ERR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_EXC_ERR_EN_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_EXC_ERR_EN_MASK
)

	)

17912 
	#MMDC_MAARCR_ARCR_SEC_ERR_EN_MASK
 (0x40000000U)

	)

17913 
	#MMDC_MAARCR_ARCR_SEC_ERR_EN_SHIFT
 (30U)

	)

17914 
	#MMDC_MAARCR_ARCR_SEC_ERR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_SEC_ERR_EN_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_SEC_ERR_EN_MASK
)

	)

17915 
	#MMDC_MAARCR_ARCR_SEC_ERR_LOCK_MASK
 (0x80000000U)

	)

17916 
	#MMDC_MAARCR_ARCR_SEC_ERR_LOCK_SHIFT
 (31U)

	)

17917 
	#MMDC_MAARCR_ARCR_SEC_ERR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAARCR_ARCR_SEC_ERR_LOCK_SHIFT
)Ë& 
MMDC_MAARCR_ARCR_SEC_ERR_LOCK_MASK
)

	)

17920 
	#MMDC_MAPSR_PSD_MASK
 (0x1U)

	)

17921 
	#MMDC_MAPSR_PSD_SHIFT
 (0U)

	)

17922 
	#MMDC_MAPSR_PSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_PSD_SHIFT
)Ë& 
MMDC_MAPSR_PSD_MASK
)

	)

17923 
	#MMDC_MAPSR_PSS_MASK
 (0x10U)

	)

17924 
	#MMDC_MAPSR_PSS_SHIFT
 (4U)

	)

17925 
	#MMDC_MAPSR_PSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_PSS_SHIFT
)Ë& 
MMDC_MAPSR_PSS_MASK
)

	)

17926 
	#MMDC_MAPSR_RIS_MASK
 (0x20U)

	)

17927 
	#MMDC_MAPSR_RIS_SHIFT
 (5U)

	)

17928 
	#MMDC_MAPSR_RIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_RIS_SHIFT
)Ë& 
MMDC_MAPSR_RIS_MASK
)

	)

17929 
	#MMDC_MAPSR_WIS_MASK
 (0x40U)

	)

17930 
	#MMDC_MAPSR_WIS_SHIFT
 (6U)

	)

17931 
	#MMDC_MAPSR_WIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_WIS_SHIFT
)Ë& 
MMDC_MAPSR_WIS_MASK
)

	)

17932 
	#MMDC_MAPSR_PST_MASK
 (0xFF00U)

	)

17933 
	#MMDC_MAPSR_PST_SHIFT
 (8U)

	)

17934 
	#MMDC_MAPSR_PST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_PST_SHIFT
)Ë& 
MMDC_MAPSR_PST_MASK
)

	)

17935 
	#MMDC_MAPSR_LPMD_MASK
 (0x100000U)

	)

17936 
	#MMDC_MAPSR_LPMD_SHIFT
 (20U)

	)

17937 
	#MMDC_MAPSR_LPMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_LPMD_SHIFT
)Ë& 
MMDC_MAPSR_LPMD_MASK
)

	)

17938 
	#MMDC_MAPSR_DVFS_MASK
 (0x200000U)

	)

17939 
	#MMDC_MAPSR_DVFS_SHIFT
 (21U)

	)

17940 
	#MMDC_MAPSR_DVFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_DVFS_SHIFT
)Ë& 
MMDC_MAPSR_DVFS_MASK
)

	)

17941 
	#MMDC_MAPSR_LPACK_MASK
 (0x1000000U)

	)

17942 
	#MMDC_MAPSR_LPACK_SHIFT
 (24U)

	)

17943 
	#MMDC_MAPSR_LPACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_LPACK_SHIFT
)Ë& 
MMDC_MAPSR_LPACK_MASK
)

	)

17944 
	#MMDC_MAPSR_DVACK_MASK
 (0x2000000U)

	)

17945 
	#MMDC_MAPSR_DVACK_SHIFT
 (25U)

	)

17946 
	#MMDC_MAPSR_DVACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAPSR_DVACK_SHIFT
)Ë& 
MMDC_MAPSR_DVACK_MASK
)

	)

17949 
	#MMDC_MAEXIDR0_EXC_ID_MONITOR0_MASK
 (0xFFFFU)

	)

17950 
	#MMDC_MAEXIDR0_EXC_ID_MONITOR0_SHIFT
 (0U)

	)

17951 
	#MMDC_MAEXIDR0_EXC_ID_MONITOR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAEXIDR0_EXC_ID_MONITOR0_SHIFT
)Ë& 
MMDC_MAEXIDR0_EXC_ID_MONITOR0_MASK
)

	)

17952 
	#MMDC_MAEXIDR0_EXC_ID_MONITOR1_MASK
 (0xFFFF0000U)

	)

17953 
	#MMDC_MAEXIDR0_EXC_ID_MONITOR1_SHIFT
 (16U)

	)

17954 
	#MMDC_MAEXIDR0_EXC_ID_MONITOR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAEXIDR0_EXC_ID_MONITOR1_SHIFT
)Ë& 
MMDC_MAEXIDR0_EXC_ID_MONITOR1_MASK
)

	)

17957 
	#MMDC_MAEXIDR1_EXC_ID_MONITOR2_MASK
 (0xFFFFU)

	)

17958 
	#MMDC_MAEXIDR1_EXC_ID_MONITOR2_SHIFT
 (0U)

	)

17959 
	#MMDC_MAEXIDR1_EXC_ID_MONITOR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAEXIDR1_EXC_ID_MONITOR2_SHIFT
)Ë& 
MMDC_MAEXIDR1_EXC_ID_MONITOR2_MASK
)

	)

17960 
	#MMDC_MAEXIDR1_EXC_ID_MONITOR3_MASK
 (0xFFFF0000U)

	)

17961 
	#MMDC_MAEXIDR1_EXC_ID_MONITOR3_SHIFT
 (16U)

	)

17962 
	#MMDC_MAEXIDR1_EXC_ID_MONITOR3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAEXIDR1_EXC_ID_MONITOR3_SHIFT
)Ë& 
MMDC_MAEXIDR1_EXC_ID_MONITOR3_MASK
)

	)

17965 
	#MMDC_MADPCR0_DBG_EN_MASK
 (0x1U)

	)

17966 
	#MMDC_MADPCR0_DBG_EN_SHIFT
 (0U)

	)

17967 
	#MMDC_MADPCR0_DBG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR0_DBG_EN_SHIFT
)Ë& 
MMDC_MADPCR0_DBG_EN_MASK
)

	)

17968 
	#MMDC_MADPCR0_DBG_RST_MASK
 (0x2U)

	)

17969 
	#MMDC_MADPCR0_DBG_RST_SHIFT
 (1U)

	)

17970 
	#MMDC_MADPCR0_DBG_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR0_DBG_RST_SHIFT
)Ë& 
MMDC_MADPCR0_DBG_RST_MASK
)

	)

17971 
	#MMDC_MADPCR0_PRF_FRZ_MASK
 (0x4U)

	)

17972 
	#MMDC_MADPCR0_PRF_FRZ_SHIFT
 (2U)

	)

17973 
	#MMDC_MADPCR0_PRF_FRZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR0_PRF_FRZ_SHIFT
)Ë& 
MMDC_MADPCR0_PRF_FRZ_MASK
)

	)

17974 
	#MMDC_MADPCR0_CYC_OVF_MASK
 (0x8U)

	)

17975 
	#MMDC_MADPCR0_CYC_OVF_SHIFT
 (3U)

	)

17976 
	#MMDC_MADPCR0_CYC_OVF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR0_CYC_OVF_SHIFT
)Ë& 
MMDC_MADPCR0_CYC_OVF_MASK
)

	)

17977 
	#MMDC_MADPCR0_SBS_EN_MASK
 (0x100U)

	)

17978 
	#MMDC_MADPCR0_SBS_EN_SHIFT
 (8U)

	)

17979 
	#MMDC_MADPCR0_SBS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR0_SBS_EN_SHIFT
)Ë& 
MMDC_MADPCR0_SBS_EN_MASK
)

	)

17980 
	#MMDC_MADPCR0_SBS_MASK
 (0x200U)

	)

17981 
	#MMDC_MADPCR0_SBS_SHIFT
 (9U)

	)

17982 
	#MMDC_MADPCR0_SBS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR0_SBS_SHIFT
)Ë& 
MMDC_MADPCR0_SBS_MASK
)

	)

17985 
	#MMDC_MADPCR1_PRF_AXI_ID_MASK
 (0xFFFFU)

	)

17986 
	#MMDC_MADPCR1_PRF_AXI_ID_SHIFT
 (0U)

	)

17987 
	#MMDC_MADPCR1_PRF_AXI_ID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR1_PRF_AXI_ID_SHIFT
)Ë& 
MMDC_MADPCR1_PRF_AXI_ID_MASK
)

	)

17988 
	#MMDC_MADPCR1_PRF_AXI_IDMASK_MASK
 (0xFFFF0000U)

	)

17989 
	#MMDC_MADPCR1_PRF_AXI_IDMASK_SHIFT
 (16U)

	)

17990 
	#MMDC_MADPCR1_PRF_AXI_IDMASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPCR1_PRF_AXI_IDMASK_SHIFT
)Ë& 
MMDC_MADPCR1_PRF_AXI_IDMASK_MASK
)

	)

17993 
	#MMDC_MADPSR0_CYC_COUNT_MASK
 (0xFFFFFFFFU)

	)

17994 
	#MMDC_MADPSR0_CYC_COUNT_SHIFT
 (0U)

	)

17995 
	#MMDC_MADPSR0_CYC_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPSR0_CYC_COUNT_SHIFT
)Ë& 
MMDC_MADPSR0_CYC_COUNT_MASK
)

	)

17998 
	#MMDC_MADPSR1_BUSY_COUNT_MASK
 (0xFFFFFFFFU)

	)

17999 
	#MMDC_MADPSR1_BUSY_COUNT_SHIFT
 (0U)

	)

18000 
	#MMDC_MADPSR1_BUSY_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPSR1_BUSY_COUNT_SHIFT
)Ë& 
MMDC_MADPSR1_BUSY_COUNT_MASK
)

	)

18003 
	#MMDC_MADPSR2_RD_ACC_COUNT_MASK
 (0xFFFFFFFFU)

	)

18004 
	#MMDC_MADPSR2_RD_ACC_COUNT_SHIFT
 (0U)

	)

18005 
	#MMDC_MADPSR2_RD_ACC_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPSR2_RD_ACC_COUNT_SHIFT
)Ë& 
MMDC_MADPSR2_RD_ACC_COUNT_MASK
)

	)

18008 
	#MMDC_MADPSR3_WR_ACC_COUNT_MASK
 (0xFFFFFFFFU)

	)

18009 
	#MMDC_MADPSR3_WR_ACC_COUNT_SHIFT
 (0U)

	)

18010 
	#MMDC_MADPSR3_WR_ACC_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPSR3_WR_ACC_COUNT_SHIFT
)Ë& 
MMDC_MADPSR3_WR_ACC_COUNT_MASK
)

	)

18013 
	#MMDC_MADPSR4_RD_BYTES_COUNT_MASK
 (0xFFFFFFFFU)

	)

18014 
	#MMDC_MADPSR4_RD_BYTES_COUNT_SHIFT
 (0U)

	)

18015 
	#MMDC_MADPSR4_RD_BYTES_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPSR4_RD_BYTES_COUNT_SHIFT
)Ë& 
MMDC_MADPSR4_RD_BYTES_COUNT_MASK
)

	)

18018 
	#MMDC_MADPSR5_WR_BYTES_COUNT_MASK
 (0xFFFFFFFFU)

	)

18019 
	#MMDC_MADPSR5_WR_BYTES_COUNT_SHIFT
 (0U)

	)

18020 
	#MMDC_MADPSR5_WR_BYTES_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MADPSR5_WR_BYTES_COUNT_SHIFT
)Ë& 
MMDC_MADPSR5_WR_BYTES_COUNT_MASK
)

	)

18023 
	#MMDC_MASBS0_SBS_ADDR_MASK
 (0xFFFFFFFFU)

	)

18024 
	#MMDC_MASBS0_SBS_ADDR_SHIFT
 (0U)

	)

18025 
	#MMDC_MASBS0_SBS_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS0_SBS_ADDR_SHIFT
)Ë& 
MMDC_MASBS0_SBS_ADDR_MASK
)

	)

18028 
	#MMDC_MASBS1_SBS_VLD_MASK
 (0x1U)

	)

18029 
	#MMDC_MASBS1_SBS_VLD_SHIFT
 (0U)

	)

18030 
	#MMDC_MASBS1_SBS_VLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_VLD_SHIFT
)Ë& 
MMDC_MASBS1_SBS_VLD_MASK
)

	)

18031 
	#MMDC_MASBS1_SBS_TYPE_MASK
 (0x2U)

	)

18032 
	#MMDC_MASBS1_SBS_TYPE_SHIFT
 (1U)

	)

18033 
	#MMDC_MASBS1_SBS_TYPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_TYPE_SHIFT
)Ë& 
MMDC_MASBS1_SBS_TYPE_MASK
)

	)

18034 
	#MMDC_MASBS1_SBS_LOCK_MASK
 (0xCU)

	)

18035 
	#MMDC_MASBS1_SBS_LOCK_SHIFT
 (2U)

	)

18036 
	#MMDC_MASBS1_SBS_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_LOCK_SHIFT
)Ë& 
MMDC_MASBS1_SBS_LOCK_MASK
)

	)

18037 
	#MMDC_MASBS1_SBS_PROT_MASK
 (0x70U)

	)

18038 
	#MMDC_MASBS1_SBS_PROT_SHIFT
 (4U)

	)

18039 
	#MMDC_MASBS1_SBS_PROT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_PROT_SHIFT
)Ë& 
MMDC_MASBS1_SBS_PROT_MASK
)

	)

18040 
	#MMDC_MASBS1_SBS_SIZE_MASK
 (0x380U)

	)

18041 
	#MMDC_MASBS1_SBS_SIZE_SHIFT
 (7U)

	)

18042 
	#MMDC_MASBS1_SBS_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_SIZE_SHIFT
)Ë& 
MMDC_MASBS1_SBS_SIZE_MASK
)

	)

18043 
	#MMDC_MASBS1_SBS_BURST_MASK
 (0xC00U)

	)

18044 
	#MMDC_MASBS1_SBS_BURST_SHIFT
 (10U)

	)

18045 
	#MMDC_MASBS1_SBS_BURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_BURST_SHIFT
)Ë& 
MMDC_MASBS1_SBS_BURST_MASK
)

	)

18046 
	#MMDC_MASBS1_SBS_BUFF_MASK
 (0x1000U)

	)

18047 
	#MMDC_MASBS1_SBS_BUFF_SHIFT
 (12U)

	)

18048 
	#MMDC_MASBS1_SBS_BUFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_BUFF_SHIFT
)Ë& 
MMDC_MASBS1_SBS_BUFF_MASK
)

	)

18049 
	#MMDC_MASBS1_SBS_LEN_MASK
 (0xE000U)

	)

18050 
	#MMDC_MASBS1_SBS_LEN_SHIFT
 (13U)

	)

18051 
	#MMDC_MASBS1_SBS_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_LEN_SHIFT
)Ë& 
MMDC_MASBS1_SBS_LEN_MASK
)

	)

18052 
	#MMDC_MASBS1_SBS_AXI_ID_MASK
 (0xFFFF0000U)

	)

18053 
	#MMDC_MASBS1_SBS_AXI_ID_SHIFT
 (16U)

	)

18054 
	#MMDC_MASBS1_SBS_AXI_ID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MASBS1_SBS_AXI_ID_SHIFT
)Ë& 
MMDC_MASBS1_SBS_AXI_ID_MASK
)

	)

18057 
	#MMDC_MAGENP_GP31_GP0_MASK
 (0xFFFFFFFFU)

	)

18058 
	#MMDC_MAGENP_GP31_GP0_SHIFT
 (0U)

	)

18059 
	#MMDC_MAGENP_GP31_GP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MAGENP_GP31_GP0_SHIFT
)Ë& 
MMDC_MAGENP_GP31_GP0_MASK
)

	)

18062 
	#MMDC_MPZQHWCTRL_ZQ_MODE_MASK
 (0x3U)

	)

18063 
	#MMDC_MPZQHWCTRL_ZQ_MODE_SHIFT
 (0U)

	)

18064 
	#MMDC_MPZQHWCTRL_ZQ_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_ZQ_MODE_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_ZQ_MODE_MASK
)

	)

18065 
	#MMDC_MPZQHWCTRL_ZQ_HW_PER_MASK
 (0x3CU)

	)

18066 
	#MMDC_MPZQHWCTRL_ZQ_HW_PER_SHIFT
 (2U)

	)

18067 
	#MMDC_MPZQHWCTRL_ZQ_HW_PER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_ZQ_HW_PER_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_ZQ_HW_PER_MASK
)

	)

18068 
	#MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_MASK
 (0x7C0U)

	)

18069 
	#MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_SHIFT
 (6U)

	)

18070 
	#MMDC_MPZQHWCTRL_ZQ_HW_PU_RES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_MASK
)

	)

18071 
	#MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_MASK
 (0xF800U)

	)

18072 
	#MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_SHIFT
 (11U)

	)

18073 
	#MMDC_MPZQHWCTRL_ZQ_HW_PD_RES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_MASK
)

	)

18074 
	#MMDC_MPZQHWCTRL_ZQ_HW_FOR_MASK
 (0x10000U)

	)

18075 
	#MMDC_MPZQHWCTRL_ZQ_HW_FOR_SHIFT
 (16U)

	)

18076 
	#MMDC_MPZQHWCTRL_ZQ_HW_FOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_ZQ_HW_FOR_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_ZQ_HW_FOR_MASK
)

	)

18077 
	#MMDC_MPZQHWCTRL_TZQ_INIT_MASK
 (0xE0000U)

	)

18078 
	#MMDC_MPZQHWCTRL_TZQ_INIT_SHIFT
 (17U)

	)

18079 
	#MMDC_MPZQHWCTRL_TZQ_INIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_TZQ_INIT_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_TZQ_INIT_MASK
)

	)

18080 
	#MMDC_MPZQHWCTRL_TZQ_OPER_MASK
 (0x700000U)

	)

18081 
	#MMDC_MPZQHWCTRL_TZQ_OPER_SHIFT
 (20U)

	)

18082 
	#MMDC_MPZQHWCTRL_TZQ_OPER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_TZQ_OPER_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_TZQ_OPER_MASK
)

	)

18083 
	#MMDC_MPZQHWCTRL_TZQ_CS_MASK
 (0x3800000U)

	)

18084 
	#MMDC_MPZQHWCTRL_TZQ_CS_SHIFT
 (23U)

	)

18085 
	#MMDC_MPZQHWCTRL_TZQ_CS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_TZQ_CS_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_TZQ_CS_MASK
)

	)

18086 
	#MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_MASK
 (0xF8000000U)

	)

18087 
	#MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_SHIFT
 (27U)

	)

18088 
	#MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_SHIFT
)Ë& 
MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_MASK
)

	)

18091 
	#MMDC_MPZQSWCTRL_ZQ_SW_FOR_MASK
 (0x1U)

	)

18092 
	#MMDC_MPZQSWCTRL_ZQ_SW_FOR_SHIFT
 (0U)

	)

18093 
	#MMDC_MPZQSWCTRL_ZQ_SW_FOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_ZQ_SW_FOR_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_ZQ_SW_FOR_MASK
)

	)

18094 
	#MMDC_MPZQSWCTRL_ZQ_SW_RES_MASK
 (0x2U)

	)

18095 
	#MMDC_MPZQSWCTRL_ZQ_SW_RES_SHIFT
 (1U)

	)

18096 
	#MMDC_MPZQSWCTRL_ZQ_SW_RES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_ZQ_SW_RES_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_ZQ_SW_RES_MASK
)

	)

18097 
	#MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_MASK
 (0x7CU)

	)

18098 
	#MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_SHIFT
 (2U)

	)

18099 
	#MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_MASK
)

	)

18100 
	#MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_MASK
 (0xF80U)

	)

18101 
	#MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_SHIFT
 (7U)

	)

18102 
	#MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_MASK
)

	)

18103 
	#MMDC_MPZQSWCTRL_ZQ_SW_PD_MASK
 (0x1000U)

	)

18104 
	#MMDC_MPZQSWCTRL_ZQ_SW_PD_SHIFT
 (12U)

	)

18105 
	#MMDC_MPZQSWCTRL_ZQ_SW_PD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_ZQ_SW_PD_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_ZQ_SW_PD_MASK
)

	)

18106 
	#MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_MASK
 (0x2000U)

	)

18107 
	#MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_SHIFT
 (13U)

	)

18108 
	#MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_MASK
)

	)

18109 
	#MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_MASK
 (0x30000U)

	)

18110 
	#MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_SHIFT
 (16U)

	)

18111 
	#MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_SHIFT
)Ë& 
MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_MASK
)

	)

18114 
	#MMDC_MPWLGCR_HW_WL_EN_MASK
 (0x1U)

	)

18115 
	#MMDC_MPWLGCR_HW_WL_EN_SHIFT
 (0U)

	)

18116 
	#MMDC_MPWLGCR_HW_WL_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_HW_WL_EN_SHIFT
)Ë& 
MMDC_MPWLGCR_HW_WL_EN_MASK
)

	)

18117 
	#MMDC_MPWLGCR_SW_WL_EN_MASK
 (0x2U)

	)

18118 
	#MMDC_MPWLGCR_SW_WL_EN_SHIFT
 (1U)

	)

18119 
	#MMDC_MPWLGCR_SW_WL_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_SW_WL_EN_SHIFT
)Ë& 
MMDC_MPWLGCR_SW_WL_EN_MASK
)

	)

18120 
	#MMDC_MPWLGCR_SW_WL_CNT_EN_MASK
 (0x4U)

	)

18121 
	#MMDC_MPWLGCR_SW_WL_CNT_EN_SHIFT
 (2U)

	)

18122 
	#MMDC_MPWLGCR_SW_WL_CNT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_SW_WL_CNT_EN_SHIFT
)Ë& 
MMDC_MPWLGCR_SW_WL_CNT_EN_MASK
)

	)

18123 
	#MMDC_MPWLGCR_WL_SW_RES0_MASK
 (0x10U)

	)

18124 
	#MMDC_MPWLGCR_WL_SW_RES0_SHIFT
 (4U)

	)

18125 
	#MMDC_MPWLGCR_WL_SW_RES0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_WL_SW_RES0_SHIFT
)Ë& 
MMDC_MPWLGCR_WL_SW_RES0_MASK
)

	)

18126 
	#MMDC_MPWLGCR_WL_SW_RES1_MASK
 (0x20U)

	)

18127 
	#MMDC_MPWLGCR_WL_SW_RES1_SHIFT
 (5U)

	)

18128 
	#MMDC_MPWLGCR_WL_SW_RES1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_WL_SW_RES1_SHIFT
)Ë& 
MMDC_MPWLGCR_WL_SW_RES1_MASK
)

	)

18129 
	#MMDC_MPWLGCR_WL_HW_ERR0_MASK
 (0x100U)

	)

18130 
	#MMDC_MPWLGCR_WL_HW_ERR0_SHIFT
 (8U)

	)

18131 
	#MMDC_MPWLGCR_WL_HW_ERR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_WL_HW_ERR0_SHIFT
)Ë& 
MMDC_MPWLGCR_WL_HW_ERR0_MASK
)

	)

18132 
	#MMDC_MPWLGCR_WL_HW_ERR1_MASK
 (0x200U)

	)

18133 
	#MMDC_MPWLGCR_WL_HW_ERR1_SHIFT
 (9U)

	)

18134 
	#MMDC_MPWLGCR_WL_HW_ERR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLGCR_WL_HW_ERR1_SHIFT
)Ë& 
MMDC_MPWLGCR_WL_HW_ERR1_MASK
)

	)

18137 
	#MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_MASK
 (0x7FU)

	)

18138 
	#MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_SHIFT
 (0U)

	)

18139 
	#MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_SHIFT
)Ë& 
MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_MASK
)

	)

18140 
	#MMDC_MPWLDECTRL0_WL_HC_DEL0_MASK
 (0x100U)

	)

18141 
	#MMDC_MPWLDECTRL0_WL_HC_DEL0_SHIFT
 (8U)

	)

18142 
	#MMDC_MPWLDECTRL0_WL_HC_DEL0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL0_WL_HC_DEL0_SHIFT
)Ë& 
MMDC_MPWLDECTRL0_WL_HC_DEL0_MASK
)

	)

18143 
	#MMDC_MPWLDECTRL0_WL_CYC_DEL0_MASK
 (0x600U)

	)

18144 
	#MMDC_MPWLDECTRL0_WL_CYC_DEL0_SHIFT
 (9U)

	)

18145 
	#MMDC_MPWLDECTRL0_WL_CYC_DEL0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL0_WL_CYC_DEL0_SHIFT
)Ë& 
MMDC_MPWLDECTRL0_WL_CYC_DEL0_MASK
)

	)

18146 
	#MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_MASK
 (0x7F0000U)

	)

18147 
	#MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_SHIFT
 (16U)

	)

18148 
	#MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_SHIFT
)Ë& 
MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_MASK
)

	)

18149 
	#MMDC_MPWLDECTRL0_WL_HC_DEL1_MASK
 (0x1000000U)

	)

18150 
	#MMDC_MPWLDECTRL0_WL_HC_DEL1_SHIFT
 (24U)

	)

18151 
	#MMDC_MPWLDECTRL0_WL_HC_DEL1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL0_WL_HC_DEL1_SHIFT
)Ë& 
MMDC_MPWLDECTRL0_WL_HC_DEL1_MASK
)

	)

18152 
	#MMDC_MPWLDECTRL0_WL_CYC_DEL1_MASK
 (0x6000000U)

	)

18153 
	#MMDC_MPWLDECTRL0_WL_CYC_DEL1_SHIFT
 (25U)

	)

18154 
	#MMDC_MPWLDECTRL0_WL_CYC_DEL1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL0_WL_CYC_DEL1_SHIFT
)Ë& 
MMDC_MPWLDECTRL0_WL_CYC_DEL1_MASK
)

	)

18157 
	#MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_MASK
 (0x7FU)

	)

18158 
	#MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_SHIFT
 (0U)

	)

18159 
	#MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_SHIFT
)Ë& 
MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_MASK
)

	)

18160 
	#MMDC_MPWLDECTRL1_WL_HC_DEL2_MASK
 (0x100U)

	)

18161 
	#MMDC_MPWLDECTRL1_WL_HC_DEL2_SHIFT
 (8U)

	)

18162 
	#MMDC_MPWLDECTRL1_WL_HC_DEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL1_WL_HC_DEL2_SHIFT
)Ë& 
MMDC_MPWLDECTRL1_WL_HC_DEL2_MASK
)

	)

18163 
	#MMDC_MPWLDECTRL1_WL_CYC_DEL2_MASK
 (0x600U)

	)

18164 
	#MMDC_MPWLDECTRL1_WL_CYC_DEL2_SHIFT
 (9U)

	)

18165 
	#MMDC_MPWLDECTRL1_WL_CYC_DEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL1_WL_CYC_DEL2_SHIFT
)Ë& 
MMDC_MPWLDECTRL1_WL_CYC_DEL2_MASK
)

	)

18166 
	#MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_MASK
 (0x7F0000U)

	)

18167 
	#MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_SHIFT
 (16U)

	)

18168 
	#MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_SHIFT
)Ë& 
MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_MASK
)

	)

18169 
	#MMDC_MPWLDECTRL1_WL_HC_DEL3_MASK
 (0x1000000U)

	)

18170 
	#MMDC_MPWLDECTRL1_WL_HC_DEL3_SHIFT
 (24U)

	)

18171 
	#MMDC_MPWLDECTRL1_WL_HC_DEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL1_WL_HC_DEL3_SHIFT
)Ë& 
MMDC_MPWLDECTRL1_WL_HC_DEL3_MASK
)

	)

18172 
	#MMDC_MPWLDECTRL1_WL_CYC_DEL3_MASK
 (0x6000000U)

	)

18173 
	#MMDC_MPWLDECTRL1_WL_CYC_DEL3_SHIFT
 (25U)

	)

18174 
	#MMDC_MPWLDECTRL1_WL_CYC_DEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDECTRL1_WL_CYC_DEL3_SHIFT
)Ë& 
MMDC_MPWLDECTRL1_WL_CYC_DEL3_MASK
)

	)

18177 
	#MMDC_MPWLDLST_WL_DL_UNIT_NUM0_MASK
 (0x7FU)

	)

18178 
	#MMDC_MPWLDLST_WL_DL_UNIT_NUM0_SHIFT
 (0U)

	)

18179 
	#MMDC_MPWLDLST_WL_DL_UNIT_NUM0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDLST_WL_DL_UNIT_NUM0_SHIFT
)Ë& 
MMDC_MPWLDLST_WL_DL_UNIT_NUM0_MASK
)

	)

18180 
	#MMDC_MPWLDLST_WL_DL_UNIT_NUM1_MASK
 (0x7F00U)

	)

18181 
	#MMDC_MPWLDLST_WL_DL_UNIT_NUM1_SHIFT
 (8U)

	)

18182 
	#MMDC_MPWLDLST_WL_DL_UNIT_NUM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLDLST_WL_DL_UNIT_NUM1_SHIFT
)Ë& 
MMDC_MPWLDLST_WL_DL_UNIT_NUM1_MASK
)

	)

18185 
	#MMDC_MPODTCTRL_ODT_WR_PAS_EN_MASK
 (0x1U)

	)

18186 
	#MMDC_MPODTCTRL_ODT_WR_PAS_EN_SHIFT
 (0U)

	)

18187 
	#MMDC_MPODTCTRL_ODT_WR_PAS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPODTCTRL_ODT_WR_PAS_EN_SHIFT
)Ë& 
MMDC_MPODTCTRL_ODT_WR_PAS_EN_MASK
)

	)

18188 
	#MMDC_MPODTCTRL_ODT_WR_ACT_EN_MASK
 (0x2U)

	)

18189 
	#MMDC_MPODTCTRL_ODT_WR_ACT_EN_SHIFT
 (1U)

	)

18190 
	#MMDC_MPODTCTRL_ODT_WR_ACT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPODTCTRL_ODT_WR_ACT_EN_SHIFT
)Ë& 
MMDC_MPODTCTRL_ODT_WR_ACT_EN_MASK
)

	)

18191 
	#MMDC_MPODTCTRL_ODT_RD_PAS_EN_MASK
 (0x4U)

	)

18192 
	#MMDC_MPODTCTRL_ODT_RD_PAS_EN_SHIFT
 (2U)

	)

18193 
	#MMDC_MPODTCTRL_ODT_RD_PAS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPODTCTRL_ODT_RD_PAS_EN_SHIFT
)Ë& 
MMDC_MPODTCTRL_ODT_RD_PAS_EN_MASK
)

	)

18194 
	#MMDC_MPODTCTRL_ODT_RD_ACT_EN_MASK
 (0x8U)

	)

18195 
	#MMDC_MPODTCTRL_ODT_RD_ACT_EN_SHIFT
 (3U)

	)

18196 
	#MMDC_MPODTCTRL_ODT_RD_ACT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPODTCTRL_ODT_RD_ACT_EN_SHIFT
)Ë& 
MMDC_MPODTCTRL_ODT_RD_ACT_EN_MASK
)

	)

18197 
	#MMDC_MPODTCTRL_ODT0_INT_RES_MASK
 (0x70U)

	)

18198 
	#MMDC_MPODTCTRL_ODT0_INT_RES_SHIFT
 (4U)

	)

18199 
	#MMDC_MPODTCTRL_ODT0_INT_RES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPODTCTRL_ODT0_INT_RES_SHIFT
)Ë& 
MMDC_MPODTCTRL_ODT0_INT_RES_MASK
)

	)

18200 
	#MMDC_MPODTCTRL_ODT1_INT_RES_MASK
 (0x700U)

	)

18201 
	#MMDC_MPODTCTRL_ODT1_INT_RES_SHIFT
 (8U)

	)

18202 
	#MMDC_MPODTCTRL_ODT1_INT_RES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPODTCTRL_ODT1_INT_RES_SHIFT
)Ë& 
MMDC_MPODTCTRL_ODT1_INT_RES_MASK
)

	)

18205 
	#MMDC_MPRDDQBY0DL_RD_DQ0_DEL_MASK
 (0x7U)

	)

18206 
	#MMDC_MPRDDQBY0DL_RD_DQ0_DEL_SHIFT
 (0U)

	)

18207 
	#MMDC_MPRDDQBY0DL_RD_DQ0_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ0_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ0_DEL_MASK
)

	)

18208 
	#MMDC_MPRDDQBY0DL_RD_DQ1_DEL_MASK
 (0x70U)

	)

18209 
	#MMDC_MPRDDQBY0DL_RD_DQ1_DEL_SHIFT
 (4U)

	)

18210 
	#MMDC_MPRDDQBY0DL_RD_DQ1_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ1_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ1_DEL_MASK
)

	)

18211 
	#MMDC_MPRDDQBY0DL_RD_DQ2_DEL_MASK
 (0x700U)

	)

18212 
	#MMDC_MPRDDQBY0DL_RD_DQ2_DEL_SHIFT
 (8U)

	)

18213 
	#MMDC_MPRDDQBY0DL_RD_DQ2_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ2_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ2_DEL_MASK
)

	)

18214 
	#MMDC_MPRDDQBY0DL_RD_DQ3_DEL_MASK
 (0x7000U)

	)

18215 
	#MMDC_MPRDDQBY0DL_RD_DQ3_DEL_SHIFT
 (12U)

	)

18216 
	#MMDC_MPRDDQBY0DL_RD_DQ3_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ3_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ3_DEL_MASK
)

	)

18217 
	#MMDC_MPRDDQBY0DL_RD_DQ4_DEL_MASK
 (0x70000U)

	)

18218 
	#MMDC_MPRDDQBY0DL_RD_DQ4_DEL_SHIFT
 (16U)

	)

18219 
	#MMDC_MPRDDQBY0DL_RD_DQ4_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ4_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ4_DEL_MASK
)

	)

18220 
	#MMDC_MPRDDQBY0DL_RD_DQ5_DEL_MASK
 (0x700000U)

	)

18221 
	#MMDC_MPRDDQBY0DL_RD_DQ5_DEL_SHIFT
 (20U)

	)

18222 
	#MMDC_MPRDDQBY0DL_RD_DQ5_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ5_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ5_DEL_MASK
)

	)

18223 
	#MMDC_MPRDDQBY0DL_RD_DQ6_DEL_MASK
 (0x7000000U)

	)

18224 
	#MMDC_MPRDDQBY0DL_RD_DQ6_DEL_SHIFT
 (24U)

	)

18225 
	#MMDC_MPRDDQBY0DL_RD_DQ6_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ6_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ6_DEL_MASK
)

	)

18226 
	#MMDC_MPRDDQBY0DL_RD_DQ7_DEL_MASK
 (0x70000000U)

	)

18227 
	#MMDC_MPRDDQBY0DL_RD_DQ7_DEL_SHIFT
 (28U)

	)

18228 
	#MMDC_MPRDDQBY0DL_RD_DQ7_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY0DL_RD_DQ7_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY0DL_RD_DQ7_DEL_MASK
)

	)

18231 
	#MMDC_MPRDDQBY1DL_RD_DQ8_DEL_MASK
 (0x7U)

	)

18232 
	#MMDC_MPRDDQBY1DL_RD_DQ8_DEL_SHIFT
 (0U)

	)

18233 
	#MMDC_MPRDDQBY1DL_RD_DQ8_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ8_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ8_DEL_MASK
)

	)

18234 
	#MMDC_MPRDDQBY1DL_RD_DQ9_DEL_MASK
 (0x70U)

	)

18235 
	#MMDC_MPRDDQBY1DL_RD_DQ9_DEL_SHIFT
 (4U)

	)

18236 
	#MMDC_MPRDDQBY1DL_RD_DQ9_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ9_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ9_DEL_MASK
)

	)

18237 
	#MMDC_MPRDDQBY1DL_RD_DQ10_DEL_MASK
 (0x700U)

	)

18238 
	#MMDC_MPRDDQBY1DL_RD_DQ10_DEL_SHIFT
 (8U)

	)

18239 
	#MMDC_MPRDDQBY1DL_RD_DQ10_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ10_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ10_DEL_MASK
)

	)

18240 
	#MMDC_MPRDDQBY1DL_RD_DQ11_DEL_MASK
 (0x7000U)

	)

18241 
	#MMDC_MPRDDQBY1DL_RD_DQ11_DEL_SHIFT
 (12U)

	)

18242 
	#MMDC_MPRDDQBY1DL_RD_DQ11_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ11_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ11_DEL_MASK
)

	)

18243 
	#MMDC_MPRDDQBY1DL_RD_DQ12_DEL_MASK
 (0x70000U)

	)

18244 
	#MMDC_MPRDDQBY1DL_RD_DQ12_DEL_SHIFT
 (16U)

	)

18245 
	#MMDC_MPRDDQBY1DL_RD_DQ12_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ12_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ12_DEL_MASK
)

	)

18246 
	#MMDC_MPRDDQBY1DL_RD_DQ13_DEL_MASK
 (0x700000U)

	)

18247 
	#MMDC_MPRDDQBY1DL_RD_DQ13_DEL_SHIFT
 (20U)

	)

18248 
	#MMDC_MPRDDQBY1DL_RD_DQ13_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ13_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ13_DEL_MASK
)

	)

18249 
	#MMDC_MPRDDQBY1DL_RD_DQ14_DEL_MASK
 (0x7000000U)

	)

18250 
	#MMDC_MPRDDQBY1DL_RD_DQ14_DEL_SHIFT
 (24U)

	)

18251 
	#MMDC_MPRDDQBY1DL_RD_DQ14_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ14_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ14_DEL_MASK
)

	)

18252 
	#MMDC_MPRDDQBY1DL_RD_DQ15_DEL_MASK
 (0x70000000U)

	)

18253 
	#MMDC_MPRDDQBY1DL_RD_DQ15_DEL_SHIFT
 (28U)

	)

18254 
	#MMDC_MPRDDQBY1DL_RD_DQ15_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDQBY1DL_RD_DQ15_DEL_SHIFT
)Ë& 
MMDC_MPRDDQBY1DL_RD_DQ15_DEL_MASK
)

	)

18257 
	#MMDC_MPWRDQBY0DL_WR_DQ0_DEL_MASK
 (0x3U)

	)

18258 
	#MMDC_MPWRDQBY0DL_WR_DQ0_DEL_SHIFT
 (0U)

	)

18259 
	#MMDC_MPWRDQBY0DL_WR_DQ0_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ0_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ0_DEL_MASK
)

	)

18260 
	#MMDC_MPWRDQBY0DL_WR_DQ1_DEL_MASK
 (0x30U)

	)

18261 
	#MMDC_MPWRDQBY0DL_WR_DQ1_DEL_SHIFT
 (4U)

	)

18262 
	#MMDC_MPWRDQBY0DL_WR_DQ1_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ1_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ1_DEL_MASK
)

	)

18263 
	#MMDC_MPWRDQBY0DL_WR_DQ2_DEL_MASK
 (0x300U)

	)

18264 
	#MMDC_MPWRDQBY0DL_WR_DQ2_DEL_SHIFT
 (8U)

	)

18265 
	#MMDC_MPWRDQBY0DL_WR_DQ2_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ2_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ2_DEL_MASK
)

	)

18266 
	#MMDC_MPWRDQBY0DL_WR_DQ3_DEL_MASK
 (0x3000U)

	)

18267 
	#MMDC_MPWRDQBY0DL_WR_DQ3_DEL_SHIFT
 (12U)

	)

18268 
	#MMDC_MPWRDQBY0DL_WR_DQ3_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ3_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ3_DEL_MASK
)

	)

18269 
	#MMDC_MPWRDQBY0DL_WR_DQ4_DEL_MASK
 (0x30000U)

	)

18270 
	#MMDC_MPWRDQBY0DL_WR_DQ4_DEL_SHIFT
 (16U)

	)

18271 
	#MMDC_MPWRDQBY0DL_WR_DQ4_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ4_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ4_DEL_MASK
)

	)

18272 
	#MMDC_MPWRDQBY0DL_WR_DQ5_DEL_MASK
 (0x300000U)

	)

18273 
	#MMDC_MPWRDQBY0DL_WR_DQ5_DEL_SHIFT
 (20U)

	)

18274 
	#MMDC_MPWRDQBY0DL_WR_DQ5_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ5_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ5_DEL_MASK
)

	)

18275 
	#MMDC_MPWRDQBY0DL_WR_DQ6_DEL_MASK
 (0x3000000U)

	)

18276 
	#MMDC_MPWRDQBY0DL_WR_DQ6_DEL_SHIFT
 (24U)

	)

18277 
	#MMDC_MPWRDQBY0DL_WR_DQ6_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ6_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ6_DEL_MASK
)

	)

18278 
	#MMDC_MPWRDQBY0DL_WR_DQ7_DEL_MASK
 (0x30000000U)

	)

18279 
	#MMDC_MPWRDQBY0DL_WR_DQ7_DEL_SHIFT
 (28U)

	)

18280 
	#MMDC_MPWRDQBY0DL_WR_DQ7_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DQ7_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DQ7_DEL_MASK
)

	)

18281 
	#MMDC_MPWRDQBY0DL_WR_DM0_DEL_MASK
 (0xC0000000U)

	)

18282 
	#MMDC_MPWRDQBY0DL_WR_DM0_DEL_SHIFT
 (30U)

	)

18283 
	#MMDC_MPWRDQBY0DL_WR_DM0_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY0DL_WR_DM0_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY0DL_WR_DM0_DEL_MASK
)

	)

18286 
	#MMDC_MPWRDQBY1DL_WR_DQ8_DEL_MASK
 (0x3U)

	)

18287 
	#MMDC_MPWRDQBY1DL_WR_DQ8_DEL_SHIFT
 (0U)

	)

18288 
	#MMDC_MPWRDQBY1DL_WR_DQ8_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ8_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ8_DEL_MASK
)

	)

18289 
	#MMDC_MPWRDQBY1DL_WR_DQ9_DEL_MASK
 (0x30U)

	)

18290 
	#MMDC_MPWRDQBY1DL_WR_DQ9_DEL_SHIFT
 (4U)

	)

18291 
	#MMDC_MPWRDQBY1DL_WR_DQ9_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ9_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ9_DEL_MASK
)

	)

18292 
	#MMDC_MPWRDQBY1DL_WR_DQ10_DEL_MASK
 (0x300U)

	)

18293 
	#MMDC_MPWRDQBY1DL_WR_DQ10_DEL_SHIFT
 (8U)

	)

18294 
	#MMDC_MPWRDQBY1DL_WR_DQ10_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ10_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ10_DEL_MASK
)

	)

18295 
	#MMDC_MPWRDQBY1DL_WR_DQ11_DEL_MASK
 (0x3000U)

	)

18296 
	#MMDC_MPWRDQBY1DL_WR_DQ11_DEL_SHIFT
 (12U)

	)

18297 
	#MMDC_MPWRDQBY1DL_WR_DQ11_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ11_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ11_DEL_MASK
)

	)

18298 
	#MMDC_MPWRDQBY1DL_WR_DQ12_DEL_MASK
 (0x30000U)

	)

18299 
	#MMDC_MPWRDQBY1DL_WR_DQ12_DEL_SHIFT
 (16U)

	)

18300 
	#MMDC_MPWRDQBY1DL_WR_DQ12_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ12_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ12_DEL_MASK
)

	)

18301 
	#MMDC_MPWRDQBY1DL_WR_DQ13_DEL_MASK
 (0x300000U)

	)

18302 
	#MMDC_MPWRDQBY1DL_WR_DQ13_DEL_SHIFT
 (20U)

	)

18303 
	#MMDC_MPWRDQBY1DL_WR_DQ13_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ13_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ13_DEL_MASK
)

	)

18304 
	#MMDC_MPWRDQBY1DL_WR_DQ14_DEL_MASK
 (0x3000000U)

	)

18305 
	#MMDC_MPWRDQBY1DL_WR_DQ14_DEL_SHIFT
 (24U)

	)

18306 
	#MMDC_MPWRDQBY1DL_WR_DQ14_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ14_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ14_DEL_MASK
)

	)

18307 
	#MMDC_MPWRDQBY1DL_WR_DQ15_DEL_MASK
 (0x30000000U)

	)

18308 
	#MMDC_MPWRDQBY1DL_WR_DQ15_DEL_SHIFT
 (28U)

	)

18309 
	#MMDC_MPWRDQBY1DL_WR_DQ15_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DQ15_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DQ15_DEL_MASK
)

	)

18310 
	#MMDC_MPWRDQBY1DL_WR_DM1_DEL_MASK
 (0xC0000000U)

	)

18311 
	#MMDC_MPWRDQBY1DL_WR_DM1_DEL_SHIFT
 (30U)

	)

18312 
	#MMDC_MPWRDQBY1DL_WR_DM1_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY1DL_WR_DM1_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY1DL_WR_DM1_DEL_MASK
)

	)

18315 
	#MMDC_MPWRDQBY2DL_WR_DQ16_DEL_MASK
 (0x3U)

	)

18316 
	#MMDC_MPWRDQBY2DL_WR_DQ16_DEL_SHIFT
 (0U)

	)

18317 
	#MMDC_MPWRDQBY2DL_WR_DQ16_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ16_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ16_DEL_MASK
)

	)

18318 
	#MMDC_MPWRDQBY2DL_WR_DQ17_DEL_MASK
 (0x30U)

	)

18319 
	#MMDC_MPWRDQBY2DL_WR_DQ17_DEL_SHIFT
 (4U)

	)

18320 
	#MMDC_MPWRDQBY2DL_WR_DQ17_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ17_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ17_DEL_MASK
)

	)

18321 
	#MMDC_MPWRDQBY2DL_WR_DQ18_DEL_MASK
 (0x300U)

	)

18322 
	#MMDC_MPWRDQBY2DL_WR_DQ18_DEL_SHIFT
 (8U)

	)

18323 
	#MMDC_MPWRDQBY2DL_WR_DQ18_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ18_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ18_DEL_MASK
)

	)

18324 
	#MMDC_MPWRDQBY2DL_WR_DQ19_DEL_MASK
 (0x3000U)

	)

18325 
	#MMDC_MPWRDQBY2DL_WR_DQ19_DEL_SHIFT
 (12U)

	)

18326 
	#MMDC_MPWRDQBY2DL_WR_DQ19_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ19_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ19_DEL_MASK
)

	)

18327 
	#MMDC_MPWRDQBY2DL_WR_DQ20_DEL_MASK
 (0x30000U)

	)

18328 
	#MMDC_MPWRDQBY2DL_WR_DQ20_DEL_SHIFT
 (16U)

	)

18329 
	#MMDC_MPWRDQBY2DL_WR_DQ20_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ20_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ20_DEL_MASK
)

	)

18330 
	#MMDC_MPWRDQBY2DL_WR_DQ21_DEL_MASK
 (0x300000U)

	)

18331 
	#MMDC_MPWRDQBY2DL_WR_DQ21_DEL_SHIFT
 (20U)

	)

18332 
	#MMDC_MPWRDQBY2DL_WR_DQ21_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ21_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ21_DEL_MASK
)

	)

18333 
	#MMDC_MPWRDQBY2DL_WR_DQ22_DEL_MASK
 (0x3000000U)

	)

18334 
	#MMDC_MPWRDQBY2DL_WR_DQ22_DEL_SHIFT
 (24U)

	)

18335 
	#MMDC_MPWRDQBY2DL_WR_DQ22_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ22_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ22_DEL_MASK
)

	)

18336 
	#MMDC_MPWRDQBY2DL_WR_DQ23_DEL_MASK
 (0x30000000U)

	)

18337 
	#MMDC_MPWRDQBY2DL_WR_DQ23_DEL_SHIFT
 (28U)

	)

18338 
	#MMDC_MPWRDQBY2DL_WR_DQ23_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DQ23_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DQ23_DEL_MASK
)

	)

18339 
	#MMDC_MPWRDQBY2DL_WR_DM2_DEL_MASK
 (0xC0000000U)

	)

18340 
	#MMDC_MPWRDQBY2DL_WR_DM2_DEL_SHIFT
 (30U)

	)

18341 
	#MMDC_MPWRDQBY2DL_WR_DM2_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY2DL_WR_DM2_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY2DL_WR_DM2_DEL_MASK
)

	)

18344 
	#MMDC_MPWRDQBY3DL_WR_DQ24_DEL_MASK
 (0x3U)

	)

18345 
	#MMDC_MPWRDQBY3DL_WR_DQ24_DEL_SHIFT
 (0U)

	)

18346 
	#MMDC_MPWRDQBY3DL_WR_DQ24_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ24_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ24_DEL_MASK
)

	)

18347 
	#MMDC_MPWRDQBY3DL_WR_DQ25_DEL_MASK
 (0x30U)

	)

18348 
	#MMDC_MPWRDQBY3DL_WR_DQ25_DEL_SHIFT
 (4U)

	)

18349 
	#MMDC_MPWRDQBY3DL_WR_DQ25_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ25_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ25_DEL_MASK
)

	)

18350 
	#MMDC_MPWRDQBY3DL_WR_DQ26_DEL_MASK
 (0x300U)

	)

18351 
	#MMDC_MPWRDQBY3DL_WR_DQ26_DEL_SHIFT
 (8U)

	)

18352 
	#MMDC_MPWRDQBY3DL_WR_DQ26_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ26_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ26_DEL_MASK
)

	)

18353 
	#MMDC_MPWRDQBY3DL_WR_DQ27_DEL_MASK
 (0x3000U)

	)

18354 
	#MMDC_MPWRDQBY3DL_WR_DQ27_DEL_SHIFT
 (12U)

	)

18355 
	#MMDC_MPWRDQBY3DL_WR_DQ27_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ27_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ27_DEL_MASK
)

	)

18356 
	#MMDC_MPWRDQBY3DL_WR_DQ28_DEL_MASK
 (0x30000U)

	)

18357 
	#MMDC_MPWRDQBY3DL_WR_DQ28_DEL_SHIFT
 (16U)

	)

18358 
	#MMDC_MPWRDQBY3DL_WR_DQ28_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ28_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ28_DEL_MASK
)

	)

18359 
	#MMDC_MPWRDQBY3DL_WR_DQ29_DEL_MASK
 (0x300000U)

	)

18360 
	#MMDC_MPWRDQBY3DL_WR_DQ29_DEL_SHIFT
 (20U)

	)

18361 
	#MMDC_MPWRDQBY3DL_WR_DQ29_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ29_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ29_DEL_MASK
)

	)

18362 
	#MMDC_MPWRDQBY3DL_WR_DQ30_DEL_MASK
 (0x3000000U)

	)

18363 
	#MMDC_MPWRDQBY3DL_WR_DQ30_DEL_SHIFT
 (24U)

	)

18364 
	#MMDC_MPWRDQBY3DL_WR_DQ30_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ30_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ30_DEL_MASK
)

	)

18365 
	#MMDC_MPWRDQBY3DL_WR_DQ31_DEL_MASK
 (0x30000000U)

	)

18366 
	#MMDC_MPWRDQBY3DL_WR_DQ31_DEL_SHIFT
 (28U)

	)

18367 
	#MMDC_MPWRDQBY3DL_WR_DQ31_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DQ31_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DQ31_DEL_MASK
)

	)

18368 
	#MMDC_MPWRDQBY3DL_WR_DM3_DEL_MASK
 (0xC0000000U)

	)

18369 
	#MMDC_MPWRDQBY3DL_WR_DM3_DEL_SHIFT
 (30U)

	)

18370 
	#MMDC_MPWRDQBY3DL_WR_DM3_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDQBY3DL_WR_DM3_DEL_SHIFT
)Ë& 
MMDC_MPWRDQBY3DL_WR_DM3_DEL_MASK
)

	)

18373 
	#MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_MASK
 (0x7FU)

	)

18374 
	#MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_SHIFT
 (0U)

	)

18375 
	#MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_MASK
)

	)

18376 
	#MMDC_MPDGCTRL0_DG_HC_DEL0_MASK
 (0xF00U)

	)

18377 
	#MMDC_MPDGCTRL0_DG_HC_DEL0_SHIFT
 (8U)

	)

18378 
	#MMDC_MPDGCTRL0_DG_HC_DEL0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_HC_DEL0_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_HC_DEL0_MASK
)

	)

18379 
	#MMDC_MPDGCTRL0_HW_DG_ERR_MASK
 (0x1000U)

	)

18380 
	#MMDC_MPDGCTRL0_HW_DG_ERR_SHIFT
 (12U)

	)

18381 
	#MMDC_MPDGCTRL0_HW_DG_ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_HW_DG_ERR_SHIFT
)Ë& 
MMDC_MPDGCTRL0_HW_DG_ERR_MASK
)

	)

18382 
	#MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_MASK
 (0x7F0000U)

	)

18383 
	#MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_SHIFT
 (16U)

	)

18384 
	#MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_MASK
)

	)

18385 
	#MMDC_MPDGCTRL0_DG_EXT_UP_MASK
 (0x800000U)

	)

18386 
	#MMDC_MPDGCTRL0_DG_EXT_UP_SHIFT
 (23U)

	)

18387 
	#MMDC_MPDGCTRL0_DG_EXT_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_EXT_UP_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_EXT_UP_MASK
)

	)

18388 
	#MMDC_MPDGCTRL0_DG_HC_DEL1_MASK
 (0xF000000U)

	)

18389 
	#MMDC_MPDGCTRL0_DG_HC_DEL1_SHIFT
 (24U)

	)

18390 
	#MMDC_MPDGCTRL0_DG_HC_DEL1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_HC_DEL1_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_HC_DEL1_MASK
)

	)

18391 
	#MMDC_MPDGCTRL0_HW_DG_EN_MASK
 (0x10000000U)

	)

18392 
	#MMDC_MPDGCTRL0_HW_DG_EN_SHIFT
 (28U)

	)

18393 
	#MMDC_MPDGCTRL0_HW_DG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_HW_DG_EN_SHIFT
)Ë& 
MMDC_MPDGCTRL0_HW_DG_EN_MASK
)

	)

18394 
	#MMDC_MPDGCTRL0_DG_DIS_MASK
 (0x20000000U)

	)

18395 
	#MMDC_MPDGCTRL0_DG_DIS_SHIFT
 (29U)

	)

18396 
	#MMDC_MPDGCTRL0_DG_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_DIS_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_DIS_MASK
)

	)

18397 
	#MMDC_MPDGCTRL0_DG_CMP_CYC_MASK
 (0x40000000U)

	)

18398 
	#MMDC_MPDGCTRL0_DG_CMP_CYC_SHIFT
 (30U)

	)

18399 
	#MMDC_MPDGCTRL0_DG_CMP_CYC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_DG_CMP_CYC_SHIFT
)Ë& 
MMDC_MPDGCTRL0_DG_CMP_CYC_MASK
)

	)

18400 
	#MMDC_MPDGCTRL0_RST_RD_FIFO_MASK
 (0x80000000U)

	)

18401 
	#MMDC_MPDGCTRL0_RST_RD_FIFO_SHIFT
 (31U)

	)

18402 
	#MMDC_MPDGCTRL0_RST_RD_FIFO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGCTRL0_RST_RD_FIFO_SHIFT
)Ë& 
MMDC_MPDGCTRL0_RST_RD_FIFO_MASK
)

	)

18405 
	#MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_MASK
 (0x7FU)

	)

18406 
	#MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_SHIFT
 (0U)

	)

18407 
	#MMDC_MPDGDLST0_DG_DL_UNIT_NUM0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_SHIFT
)Ë& 
MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_MASK
)

	)

18408 
	#MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_MASK
 (0x7F00U)

	)

18409 
	#MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_SHIFT
 (8U)

	)

18410 
	#MMDC_MPDGDLST0_DG_DL_UNIT_NUM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_SHIFT
)Ë& 
MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_MASK
)

	)

18413 
	#MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_MASK
 (0x7FU)

	)

18414 
	#MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_SHIFT
 (0U)

	)

18415 
	#MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_SHIFT
)Ë& 
MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_MASK
)

	)

18416 
	#MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_MASK
 (0x7F00U)

	)

18417 
	#MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_SHIFT
 (8U)

	)

18418 
	#MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_SHIFT
)Ë& 
MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_MASK
)

	)

18421 
	#MMDC_MPRDDLST_RD_DL_UNIT_NUM0_MASK
 (0x7FU)

	)

18422 
	#MMDC_MPRDDLST_RD_DL_UNIT_NUM0_SHIFT
 (0U)

	)

18423 
	#MMDC_MPRDDLST_RD_DL_UNIT_NUM0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLST_RD_DL_UNIT_NUM0_SHIFT
)Ë& 
MMDC_MPRDDLST_RD_DL_UNIT_NUM0_MASK
)

	)

18424 
	#MMDC_MPRDDLST_RD_DL_UNIT_NUM1_MASK
 (0x7F00U)

	)

18425 
	#MMDC_MPRDDLST_RD_DL_UNIT_NUM1_SHIFT
 (8U)

	)

18426 
	#MMDC_MPRDDLST_RD_DL_UNIT_NUM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLST_RD_DL_UNIT_NUM1_SHIFT
)Ë& 
MMDC_MPRDDLST_RD_DL_UNIT_NUM1_MASK
)

	)

18429 
	#MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_MASK
 (0x7FU)

	)

18430 
	#MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_SHIFT
 (0U)

	)

18431 
	#MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_SHIFT
)Ë& 
MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_MASK
)

	)

18432 
	#MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_MASK
 (0x7F00U)

	)

18433 
	#MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_SHIFT
 (8U)

	)

18434 
	#MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_SHIFT
)Ë& 
MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_MASK
)

	)

18437 
	#MMDC_MPWRDLST_WR_DL_UNIT_NUM0_MASK
 (0x7FU)

	)

18438 
	#MMDC_MPWRDLST_WR_DL_UNIT_NUM0_SHIFT
 (0U)

	)

18439 
	#MMDC_MPWRDLST_WR_DL_UNIT_NUM0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLST_WR_DL_UNIT_NUM0_SHIFT
)Ë& 
MMDC_MPWRDLST_WR_DL_UNIT_NUM0_MASK
)

	)

18440 
	#MMDC_MPWRDLST_WR_DL_UNIT_NUM1_MASK
 (0x7F00U)

	)

18441 
	#MMDC_MPWRDLST_WR_DL_UNIT_NUM1_SHIFT
 (8U)

	)

18442 
	#MMDC_MPWRDLST_WR_DL_UNIT_NUM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLST_WR_DL_UNIT_NUM1_SHIFT
)Ë& 
MMDC_MPWRDLST_WR_DL_UNIT_NUM1_MASK
)

	)

18445 
	#MMDC_MPSDCTRL_SDCLK0_DEL_MASK
 (0x300U)

	)

18446 
	#MMDC_MPSDCTRL_SDCLK0_DEL_SHIFT
 (8U)

	)

18447 
	#MMDC_MPSDCTRL_SDCLK0_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSDCTRL_SDCLK0_DEL_SHIFT
)Ë& 
MMDC_MPSDCTRL_SDCLK0_DEL_MASK
)

	)

18448 
	#MMDC_MPSDCTRL_SDCLK1_DEL_MASK
 (0xC00U)

	)

18449 
	#MMDC_MPSDCTRL_SDCLK1_DEL_SHIFT
 (10U)

	)

18450 
	#MMDC_MPSDCTRL_SDCLK1_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSDCTRL_SDCLK1_DEL_SHIFT
)Ë& 
MMDC_MPSDCTRL_SDCLK1_DEL_MASK
)

	)

18453 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_MASK
 (0x1FFU)

	)

18454 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_SHIFT
 (0U)

	)

18455 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_SHIFT
)Ë& 
MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_MASK
)

	)

18456 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_MASK
 (0xFF0000U)

	)

18457 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_SHIFT
 (16U)

	)

18458 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_SHIFT
)Ë& 
MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_MASK
)

	)

18459 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_MASK
 (0x7F000000U)

	)

18460 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_SHIFT
 (24U)

	)

18461 
	#MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_SHIFT
)Ë& 
MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_MASK
)

	)

18464 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_MASK
 (0x1U)

	)

18465 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_SHIFT
 (0U)

	)

18466 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_SHIFT
)Ë& 
MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_MASK
)

	)

18467 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_MASK
 (0x2U)

	)

18468 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_SHIFT
 (1U)

	)

18469 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_SHIFT
)Ë& 
MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_MASK
)

	)

18470 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_EN_MASK
 (0x10U)

	)

18471 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_EN_SHIFT
 (4U)

	)

18472 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWCTL_HW_RD_DL_EN_SHIFT
)Ë& 
MMDC_MPRDDLHWCTL_HW_RD_DL_EN_MASK
)

	)

18473 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_MASK
 (0x20U)

	)

18474 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_SHIFT
 (5U)

	)

18475 
	#MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_SHIFT
)Ë& 
MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_MASK
)

	)

18478 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_MASK
 (0x1U)

	)

18479 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_SHIFT
 (0U)

	)

18480 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_SHIFT
)Ë& 
MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_MASK
)

	)

18481 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_MASK
 (0x2U)

	)

18482 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_SHIFT
 (1U)

	)

18483 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_SHIFT
)Ë& 
MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_MASK
)

	)

18484 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_EN_MASK
 (0x10U)

	)

18485 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_EN_SHIFT
 (4U)

	)

18486 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWCTL_HW_WR_DL_EN_SHIFT
)Ë& 
MMDC_MPWRDLHWCTL_HW_WR_DL_EN_MASK
)

	)

18487 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_MASK
 (0x20U)

	)

18488 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_SHIFT
 (5U)

	)

18489 
	#MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_SHIFT
)Ë& 
MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_MASK
)

	)

18492 
	#MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_MASK
 (0x7FU)

	)

18493 
	#MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_SHIFT
 (0U)

	)

18494 
	#MMDC_MPRDDLHWST0_HW_RD_DL_LOW0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_SHIFT
)Ë& 
MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_MASK
)

	)

18495 
	#MMDC_MPRDDLHWST0_HW_RD_DL_UP0_MASK
 (0x7F00U)

	)

18496 
	#MMDC_MPRDDLHWST0_HW_RD_DL_UP0_SHIFT
 (8U)

	)

18497 
	#MMDC_MPRDDLHWST0_HW_RD_DL_UP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWST0_HW_RD_DL_UP0_SHIFT
)Ë& 
MMDC_MPRDDLHWST0_HW_RD_DL_UP0_MASK
)

	)

18498 
	#MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_MASK
 (0x7F0000U)

	)

18499 
	#MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_SHIFT
 (16U)

	)

18500 
	#MMDC_MPRDDLHWST0_HW_RD_DL_LOW1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_SHIFT
)Ë& 
MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_MASK
)

	)

18501 
	#MMDC_MPRDDLHWST0_HW_RD_DL_UP1_MASK
 (0x7F000000U)

	)

18502 
	#MMDC_MPRDDLHWST0_HW_RD_DL_UP1_SHIFT
 (24U)

	)

18503 
	#MMDC_MPRDDLHWST0_HW_RD_DL_UP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPRDDLHWST0_HW_RD_DL_UP1_SHIFT
)Ë& 
MMDC_MPRDDLHWST0_HW_RD_DL_UP1_MASK
)

	)

18506 
	#MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_MASK
 (0x7FU)

	)

18507 
	#MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_SHIFT
 (0U)

	)

18508 
	#MMDC_MPWRDLHWST0_HW_WR_DL_LOW0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_SHIFT
)Ë& 
MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_MASK
)

	)

18509 
	#MMDC_MPWRDLHWST0_HW_WR_DL_UP0_MASK
 (0x7F00U)

	)

18510 
	#MMDC_MPWRDLHWST0_HW_WR_DL_UP0_SHIFT
 (8U)

	)

18511 
	#MMDC_MPWRDLHWST0_HW_WR_DL_UP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWST0_HW_WR_DL_UP0_SHIFT
)Ë& 
MMDC_MPWRDLHWST0_HW_WR_DL_UP0_MASK
)

	)

18512 
	#MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_MASK
 (0x7F0000U)

	)

18513 
	#MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_SHIFT
 (16U)

	)

18514 
	#MMDC_MPWRDLHWST0_HW_WR_DL_LOW1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_SHIFT
)Ë& 
MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_MASK
)

	)

18515 
	#MMDC_MPWRDLHWST0_HW_WR_DL_UP1_MASK
 (0x7F000000U)

	)

18516 
	#MMDC_MPWRDLHWST0_HW_WR_DL_UP1_SHIFT
 (24U)

	)

18517 
	#MMDC_MPWRDLHWST0_HW_WR_DL_UP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRDLHWST0_HW_WR_DL_UP1_SHIFT
)Ë& 
MMDC_MPWRDLHWST0_HW_WR_DL_UP1_MASK
)

	)

18520 
	#MMDC_MPWLHWERR_HW_WL0_DQ_MASK
 (0xFFU)

	)

18521 
	#MMDC_MPWLHWERR_HW_WL0_DQ_SHIFT
 (0U)

	)

18522 
	#MMDC_MPWLHWERR_HW_WL0_DQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLHWERR_HW_WL0_DQ_SHIFT
)Ë& 
MMDC_MPWLHWERR_HW_WL0_DQ_MASK
)

	)

18523 
	#MMDC_MPWLHWERR_HW_WL1_DQ_MASK
 (0xFF00U)

	)

18524 
	#MMDC_MPWLHWERR_HW_WL1_DQ_SHIFT
 (8U)

	)

18525 
	#MMDC_MPWLHWERR_HW_WL1_DQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWLHWERR_HW_WL1_DQ_SHIFT
)Ë& 
MMDC_MPWLHWERR_HW_WL1_DQ_MASK
)

	)

18528 
	#MMDC_MPDGHWST0_HW_DG_LOW0_MASK
 (0x7FFU)

	)

18529 
	#MMDC_MPDGHWST0_HW_DG_LOW0_SHIFT
 (0U)

	)

18530 
	#MMDC_MPDGHWST0_HW_DG_LOW0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGHWST0_HW_DG_LOW0_SHIFT
)Ë& 
MMDC_MPDGHWST0_HW_DG_LOW0_MASK
)

	)

18531 
	#MMDC_MPDGHWST0_HW_DG_UP0_MASK
 (0x7FF0000U)

	)

18532 
	#MMDC_MPDGHWST0_HW_DG_UP0_SHIFT
 (16U)

	)

18533 
	#MMDC_MPDGHWST0_HW_DG_UP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGHWST0_HW_DG_UP0_SHIFT
)Ë& 
MMDC_MPDGHWST0_HW_DG_UP0_MASK
)

	)

18536 
	#MMDC_MPDGHWST1_HW_DG_LOW1_MASK
 (0x7FFU)

	)

18537 
	#MMDC_MPDGHWST1_HW_DG_LOW1_SHIFT
 (0U)

	)

18538 
	#MMDC_MPDGHWST1_HW_DG_LOW1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGHWST1_HW_DG_LOW1_SHIFT
)Ë& 
MMDC_MPDGHWST1_HW_DG_LOW1_MASK
)

	)

18539 
	#MMDC_MPDGHWST1_HW_DG_UP1_MASK
 (0x7FF0000U)

	)

18540 
	#MMDC_MPDGHWST1_HW_DG_UP1_SHIFT
 (16U)

	)

18541 
	#MMDC_MPDGHWST1_HW_DG_UP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDGHWST1_HW_DG_UP1_SHIFT
)Ë& 
MMDC_MPDGHWST1_HW_DG_UP1_MASK
)

	)

18544 
	#MMDC_MPPDCMPR1_PDV1_MASK
 (0xFFFFU)

	)

18545 
	#MMDC_MPPDCMPR1_PDV1_SHIFT
 (0U)

	)

18546 
	#MMDC_MPPDCMPR1_PDV1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR1_PDV1_SHIFT
)Ë& 
MMDC_MPPDCMPR1_PDV1_MASK
)

	)

18547 
	#MMDC_MPPDCMPR1_PDV2_MASK
 (0xFFFF0000U)

	)

18548 
	#MMDC_MPPDCMPR1_PDV2_SHIFT
 (16U)

	)

18549 
	#MMDC_MPPDCMPR1_PDV2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR1_PDV2_SHIFT
)Ë& 
MMDC_MPPDCMPR1_PDV2_MASK
)

	)

18552 
	#MMDC_MPPDCMPR2_MPR_CMP_MASK
 (0x1U)

	)

18553 
	#MMDC_MPPDCMPR2_MPR_CMP_SHIFT
 (0U)

	)

18554 
	#MMDC_MPPDCMPR2_MPR_CMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_MPR_CMP_SHIFT
)Ë& 
MMDC_MPPDCMPR2_MPR_CMP_MASK
)

	)

18555 
	#MMDC_MPPDCMPR2_MPR_FULL_CMP_MASK
 (0x2U)

	)

18556 
	#MMDC_MPPDCMPR2_MPR_FULL_CMP_SHIFT
 (1U)

	)

18557 
	#MMDC_MPPDCMPR2_MPR_FULL_CMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_MPR_FULL_CMP_SHIFT
)Ë& 
MMDC_MPPDCMPR2_MPR_FULL_CMP_MASK
)

	)

18558 
	#MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_MASK
 (0x4U)

	)

18559 
	#MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_SHIFT
 (2U)

	)

18560 
	#MMDC_MPPDCMPR2_READ_LEVEL_PATTERN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_SHIFT
)Ë& 
MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_MASK
)

	)

18561 
	#MMDC_MPPDCMPR2_ZQ_OFFSET_EN_MASK
 (0x8U)

	)

18562 
	#MMDC_MPPDCMPR2_ZQ_OFFSET_EN_SHIFT
 (3U)

	)

18563 
	#MMDC_MPPDCMPR2_ZQ_OFFSET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_ZQ_OFFSET_EN_SHIFT
)Ë& 
MMDC_MPPDCMPR2_ZQ_OFFSET_EN_MASK
)

	)

18564 
	#MMDC_MPPDCMPR2_ZQ_PD_OFFSET_MASK
 (0xF0U)

	)

18565 
	#MMDC_MPPDCMPR2_ZQ_PD_OFFSET_SHIFT
 (4U)

	)

18566 
	#MMDC_MPPDCMPR2_ZQ_PD_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_ZQ_PD_OFFSET_SHIFT
)Ë& 
MMDC_MPPDCMPR2_ZQ_PD_OFFSET_MASK
)

	)

18567 
	#MMDC_MPPDCMPR2_ZQ_PU_OFFSET_MASK
 (0xF00U)

	)

18568 
	#MMDC_MPPDCMPR2_ZQ_PU_OFFSET_SHIFT
 (8U)

	)

18569 
	#MMDC_MPPDCMPR2_ZQ_PU_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_ZQ_PU_OFFSET_SHIFT
)Ë& 
MMDC_MPPDCMPR2_ZQ_PU_OFFSET_MASK
)

	)

18570 
	#MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_MASK
 (0x7F0000U)

	)

18571 
	#MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_SHIFT
 (16U)

	)

18572 
	#MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_SHIFT
)Ë& 
MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_MASK
)

	)

18573 
	#MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_MASK
 (0x7F000000U)

	)

18574 
	#MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_SHIFT
 (24U)

	)

18575 
	#MMDC_MPPDCMPR2_PHY_CA_DL_UNIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_SHIFT
)Ë& 
MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_MASK
)

	)

18578 
	#MMDC_MPSWDAR0_SW_DUMMY_WR_MASK
 (0x1U)

	)

18579 
	#MMDC_MPSWDAR0_SW_DUMMY_WR_SHIFT
 (0U)

	)

18580 
	#MMDC_MPSWDAR0_SW_DUMMY_WR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDAR0_SW_DUMMY_WR_SHIFT
)Ë& 
MMDC_MPSWDAR0_SW_DUMMY_WR_MASK
)

	)

18581 
	#MMDC_MPSWDAR0_SW_DUMMY_RD_MASK
 (0x2U)

	)

18582 
	#MMDC_MPSWDAR0_SW_DUMMY_RD_SHIFT
 (1U)

	)

18583 
	#MMDC_MPSWDAR0_SW_DUMMY_RD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDAR0_SW_DUMMY_RD_SHIFT
)Ë& 
MMDC_MPSWDAR0_SW_DUMMY_RD_MASK
)

	)

18584 
	#MMDC_MPSWDAR0_SW_DUM_CMP0_MASK
 (0x4U)

	)

18585 
	#MMDC_MPSWDAR0_SW_DUM_CMP0_SHIFT
 (2U)

	)

18586 
	#MMDC_MPSWDAR0_SW_DUM_CMP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDAR0_SW_DUM_CMP0_SHIFT
)Ë& 
MMDC_MPSWDAR0_SW_DUM_CMP0_MASK
)

	)

18587 
	#MMDC_MPSWDAR0_SW_DUM_CMP1_MASK
 (0x8U)

	)

18588 
	#MMDC_MPSWDAR0_SW_DUM_CMP1_SHIFT
 (3U)

	)

18589 
	#MMDC_MPSWDAR0_SW_DUM_CMP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDAR0_SW_DUM_CMP1_SHIFT
)Ë& 
MMDC_MPSWDAR0_SW_DUM_CMP1_MASK
)

	)

18592 
	#MMDC_MPSWDRDR0_DUM_RD0_MASK
 (0xFFFFFFFFU)

	)

18593 
	#MMDC_MPSWDRDR0_DUM_RD0_SHIFT
 (0U)

	)

18594 
	#MMDC_MPSWDRDR0_DUM_RD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR0_DUM_RD0_SHIFT
)Ë& 
MMDC_MPSWDRDR0_DUM_RD0_MASK
)

	)

18597 
	#MMDC_MPSWDRDR1_DUM_RD1_MASK
 (0xFFFFFFFFU)

	)

18598 
	#MMDC_MPSWDRDR1_DUM_RD1_SHIFT
 (0U)

	)

18599 
	#MMDC_MPSWDRDR1_DUM_RD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR1_DUM_RD1_SHIFT
)Ë& 
MMDC_MPSWDRDR1_DUM_RD1_MASK
)

	)

18602 
	#MMDC_MPSWDRDR2_DUM_RD2_MASK
 (0xFFFFFFFFU)

	)

18603 
	#MMDC_MPSWDRDR2_DUM_RD2_SHIFT
 (0U)

	)

18604 
	#MMDC_MPSWDRDR2_DUM_RD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR2_DUM_RD2_SHIFT
)Ë& 
MMDC_MPSWDRDR2_DUM_RD2_MASK
)

	)

18607 
	#MMDC_MPSWDRDR3_DUM_RD3_MASK
 (0xFFFFFFFFU)

	)

18608 
	#MMDC_MPSWDRDR3_DUM_RD3_SHIFT
 (0U)

	)

18609 
	#MMDC_MPSWDRDR3_DUM_RD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR3_DUM_RD3_SHIFT
)Ë& 
MMDC_MPSWDRDR3_DUM_RD3_MASK
)

	)

18612 
	#MMDC_MPSWDRDR4_DUM_RD4_MASK
 (0xFFFFFFFFU)

	)

18613 
	#MMDC_MPSWDRDR4_DUM_RD4_SHIFT
 (0U)

	)

18614 
	#MMDC_MPSWDRDR4_DUM_RD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR4_DUM_RD4_SHIFT
)Ë& 
MMDC_MPSWDRDR4_DUM_RD4_MASK
)

	)

18617 
	#MMDC_MPSWDRDR5_DUM_RD5_MASK
 (0xFFFFFFFFU)

	)

18618 
	#MMDC_MPSWDRDR5_DUM_RD5_SHIFT
 (0U)

	)

18619 
	#MMDC_MPSWDRDR5_DUM_RD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR5_DUM_RD5_SHIFT
)Ë& 
MMDC_MPSWDRDR5_DUM_RD5_MASK
)

	)

18622 
	#MMDC_MPSWDRDR6_DUM_RD6_MASK
 (0xFFFFFFFFU)

	)

18623 
	#MMDC_MPSWDRDR6_DUM_RD6_SHIFT
 (0U)

	)

18624 
	#MMDC_MPSWDRDR6_DUM_RD6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR6_DUM_RD6_SHIFT
)Ë& 
MMDC_MPSWDRDR6_DUM_RD6_MASK
)

	)

18627 
	#MMDC_MPSWDRDR7_DUM_RD7_MASK
 (0xFFFFFFFFU)

	)

18628 
	#MMDC_MPSWDRDR7_DUM_RD7_SHIFT
 (0U)

	)

18629 
	#MMDC_MPSWDRDR7_DUM_RD7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPSWDRDR7_DUM_RD7_SHIFT
)Ë& 
MMDC_MPSWDRDR7_DUM_RD7_MASK
)

	)

18632 
	#MMDC_MPMUR0_MU_BYP_VAL_MASK
 (0x3FFU)

	)

18633 
	#MMDC_MPMUR0_MU_BYP_VAL_SHIFT
 (0U)

	)

18634 
	#MMDC_MPMUR0_MU_BYP_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPMUR0_MU_BYP_VAL_SHIFT
)Ë& 
MMDC_MPMUR0_MU_BYP_VAL_MASK
)

	)

18635 
	#MMDC_MPMUR0_MU_BYP_EN_MASK
 (0x400U)

	)

18636 
	#MMDC_MPMUR0_MU_BYP_EN_SHIFT
 (10U)

	)

18637 
	#MMDC_MPMUR0_MU_BYP_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPMUR0_MU_BYP_EN_SHIFT
)Ë& 
MMDC_MPMUR0_MU_BYP_EN_MASK
)

	)

18638 
	#MMDC_MPMUR0_FRC_MSR_MASK
 (0x800U)

	)

18639 
	#MMDC_MPMUR0_FRC_MSR_SHIFT
 (11U)

	)

18640 
	#MMDC_MPMUR0_FRC_MSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPMUR0_FRC_MSR_SHIFT
)Ë& 
MMDC_MPMUR0_FRC_MSR_MASK
)

	)

18641 
	#MMDC_MPMUR0_MU_UNIT_DEL_NUM_MASK
 (0x3FF0000U)

	)

18642 
	#MMDC_MPMUR0_MU_UNIT_DEL_NUM_SHIFT
 (16U)

	)

18643 
	#MMDC_MPMUR0_MU_UNIT_DEL_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPMUR0_MU_UNIT_DEL_NUM_SHIFT
)Ë& 
MMDC_MPMUR0_MU_UNIT_DEL_NUM_MASK
)

	)

18646 
	#MMDC_MPWRCADL_WR_CA0_DEL_MASK
 (0x3U)

	)

18647 
	#MMDC_MPWRCADL_WR_CA0_DEL_SHIFT
 (0U)

	)

18648 
	#MMDC_MPWRCADL_WR_CA0_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA0_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA0_DEL_MASK
)

	)

18649 
	#MMDC_MPWRCADL_WR_CA1_DEL_MASK
 (0xCU)

	)

18650 
	#MMDC_MPWRCADL_WR_CA1_DEL_SHIFT
 (2U)

	)

18651 
	#MMDC_MPWRCADL_WR_CA1_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA1_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA1_DEL_MASK
)

	)

18652 
	#MMDC_MPWRCADL_WR_CA2_DEL_MASK
 (0x30U)

	)

18653 
	#MMDC_MPWRCADL_WR_CA2_DEL_SHIFT
 (4U)

	)

18654 
	#MMDC_MPWRCADL_WR_CA2_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA2_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA2_DEL_MASK
)

	)

18655 
	#MMDC_MPWRCADL_WR_CA3_DEL_MASK
 (0xC0U)

	)

18656 
	#MMDC_MPWRCADL_WR_CA3_DEL_SHIFT
 (6U)

	)

18657 
	#MMDC_MPWRCADL_WR_CA3_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA3_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA3_DEL_MASK
)

	)

18658 
	#MMDC_MPWRCADL_WR_CA4_DEL_MASK
 (0x300U)

	)

18659 
	#MMDC_MPWRCADL_WR_CA4_DEL_SHIFT
 (8U)

	)

18660 
	#MMDC_MPWRCADL_WR_CA4_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA4_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA4_DEL_MASK
)

	)

18661 
	#MMDC_MPWRCADL_WR_CA5_DEL_MASK
 (0xC00U)

	)

18662 
	#MMDC_MPWRCADL_WR_CA5_DEL_SHIFT
 (10U)

	)

18663 
	#MMDC_MPWRCADL_WR_CA5_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA5_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA5_DEL_MASK
)

	)

18664 
	#MMDC_MPWRCADL_WR_CA6_DEL_MASK
 (0x3000U)

	)

18665 
	#MMDC_MPWRCADL_WR_CA6_DEL_SHIFT
 (12U)

	)

18666 
	#MMDC_MPWRCADL_WR_CA6_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA6_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA6_DEL_MASK
)

	)

18667 
	#MMDC_MPWRCADL_WR_CA7_DEL_MASK
 (0xC000U)

	)

18668 
	#MMDC_MPWRCADL_WR_CA7_DEL_SHIFT
 (14U)

	)

18669 
	#MMDC_MPWRCADL_WR_CA7_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA7_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA7_DEL_MASK
)

	)

18670 
	#MMDC_MPWRCADL_WR_CA8_DEL_MASK
 (0x30000U)

	)

18671 
	#MMDC_MPWRCADL_WR_CA8_DEL_SHIFT
 (16U)

	)

18672 
	#MMDC_MPWRCADL_WR_CA8_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA8_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA8_DEL_MASK
)

	)

18673 
	#MMDC_MPWRCADL_WR_CA9_DEL_MASK
 (0xC0000U)

	)

18674 
	#MMDC_MPWRCADL_WR_CA9_DEL_SHIFT
 (18U)

	)

18675 
	#MMDC_MPWRCADL_WR_CA9_DEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPWRCADL_WR_CA9_DEL_SHIFT
)Ë& 
MMDC_MPWRCADL_WR_CA9_DEL_MASK
)

	)

18678 
	#MMDC_MPDCCR_WR_DQS0_FT_DCC_MASK
 (0x7U)

	)

18679 
	#MMDC_MPDCCR_WR_DQS0_FT_DCC_SHIFT
 (0U)

	)

18680 
	#MMDC_MPDCCR_WR_DQS0_FT_DCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDCCR_WR_DQS0_FT_DCC_SHIFT
)Ë& 
MMDC_MPDCCR_WR_DQS0_FT_DCC_MASK
)

	)

18681 
	#MMDC_MPDCCR_WR_DQS1_FT_DCC_MASK
 (0x38U)

	)

18682 
	#MMDC_MPDCCR_WR_DQS1_FT_DCC_SHIFT
 (3U)

	)

18683 
	#MMDC_MPDCCR_WR_DQS1_FT_DCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDCCR_WR_DQS1_FT_DCC_SHIFT
)Ë& 
MMDC_MPDCCR_WR_DQS1_FT_DCC_MASK
)

	)

18684 
	#MMDC_MPDCCR_CK_FT0_DCC_MASK
 (0x7000U)

	)

18685 
	#MMDC_MPDCCR_CK_FT0_DCC_SHIFT
 (12U)

	)

18686 
	#MMDC_MPDCCR_CK_FT0_DCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDCCR_CK_FT0_DCC_SHIFT
)Ë& 
MMDC_MPDCCR_CK_FT0_DCC_MASK
)

	)

18687 
	#MMDC_MPDCCR_CK_FT1_DCC_MASK
 (0x70000U)

	)

18688 
	#MMDC_MPDCCR_CK_FT1_DCC_SHIFT
 (16U)

	)

18689 
	#MMDC_MPDCCR_CK_FT1_DCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDCCR_CK_FT1_DCC_SHIFT
)Ë& 
MMDC_MPDCCR_CK_FT1_DCC_MASK
)

	)

18690 
	#MMDC_MPDCCR_RD_DQS0_FT_DCC_MASK
 (0x380000U)

	)

18691 
	#MMDC_MPDCCR_RD_DQS0_FT_DCC_SHIFT
 (19U)

	)

18692 
	#MMDC_MPDCCR_RD_DQS0_FT_DCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDCCR_RD_DQS0_FT_DCC_SHIFT
)Ë& 
MMDC_MPDCCR_RD_DQS0_FT_DCC_MASK
)

	)

18693 
	#MMDC_MPDCCR_RD_DQS1_FT_DCC_MASK
 (0x1C00000U)

	)

18694 
	#MMDC_MPDCCR_RD_DQS1_FT_DCC_SHIFT
 (22U)

	)

18695 
	#MMDC_MPDCCR_RD_DQS1_FT_DCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
MMDC_MPDCCR_RD_DQS1_FT_DCC_SHIFT
)Ë& 
MMDC_MPDCCR_RD_DQS1_FT_DCC_MASK
)

	)

18705 
	#MMDC_BASE
 (0x21B0000u)

	)

18707 
	#MMDC
 ((
MMDC_Ty≥
 *)
MMDC_BASE
)

	)

18709 
	#MMDC_BASE_ADDRS
 { 
MMDC_BASE
 }

	)

18711 
	#MMDC_BASE_PTRS
 { 
MMDC
 }

	)

18713 
	#MMDC_MAX_FREQUENCY
 (400)

	)

18715 
	#MMDC_DEVICE_START_ADDRESS
 (0x80000000U)

	)

18734 
__IO
 
uöt32_t
 
	mCTRL
;

18735 
__IO
 
uöt32_t
 
	mCTRL_SET
;

18736 
__IO
 
uöt32_t
 
	mCTRL_CLR
;

18737 
__IO
 
uöt32_t
 
	mCTRL_TOG
;

18738 
__IO
 
uöt32_t
 
	mTIMING
;

18739 
uöt8_t
 
	mRESERVED_0
[12];

18740 
__IO
 
uöt32_t
 
	mDATA
;

18741 
uöt8_t
 
	mRESERVED_1
[12];

18742 
__IO
 
uöt32_t
 
	mREAD_CTRL
;

18743 
uöt8_t
 
	mRESERVED_2
[12];

18744 
__IO
 
uöt32_t
 
	mREAD_FUSE_DATA
;

18745 
uöt8_t
 
	mRESERVED_3
[12];

18746 
__IO
 
uöt32_t
 
	mSW_STICKY
;

18747 
uöt8_t
 
	mRESERVED_4
[12];

18748 
__IO
 
uöt32_t
 
	mSCS
;

18749 
__IO
 
uöt32_t
 
	mSCS_SET
;

18750 
__IO
 
uöt32_t
 
	mSCS_CLR
;

18751 
__IO
 
uöt32_t
 
	mSCS_TOG
;

18752 
__IO
 
uöt32_t
 
	mCRC_ADDR
;

18753 
uöt8_t
 
	mRESERVED_5
[12];

18754 
__IO
 
uöt32_t
 
	mCRC_VALUE
;

18755 
uöt8_t
 
	mRESERVED_6
[12];

18756 
__I
 
uöt32_t
 
	mVERSION
;

18757 
uöt8_t
 
	mRESERVED_7
[108];

18758 
__IO
 
uöt32_t
 
	mTIMING2
;

18759 
uöt8_t
 
	mRESERVED_8
[764];

18760 
__IO
 
uöt32_t
 
	mLOCK
;

18761 
uöt8_t
 
	mRESERVED_9
[12];

18762 
__IO
 
uöt32_t
 
	mCFG0
;

18763 
uöt8_t
 
	mRESERVED_10
[12];

18764 
__IO
 
uöt32_t
 
	mCFG1
;

18765 
uöt8_t
 
	mRESERVED_11
[12];

18766 
__IO
 
uöt32_t
 
	mCFG2
;

18767 
uöt8_t
 
	mRESERVED_12
[12];

18768 
__IO
 
uöt32_t
 
	mCFG3
;

18769 
uöt8_t
 
	mRESERVED_13
[12];

18770 
__IO
 
uöt32_t
 
	mCFG4
;

18771 
uöt8_t
 
	mRESERVED_14
[12];

18772 
__IO
 
uöt32_t
 
	mCFG5
;

18773 
uöt8_t
 
	mRESERVED_15
[12];

18774 
__IO
 
uöt32_t
 
	mCFG6
;

18775 
uöt8_t
 
	mRESERVED_16
[12];

18776 
__IO
 
uöt32_t
 
	mMEM0
;

18777 
uöt8_t
 
	mRESERVED_17
[12];

18778 
__IO
 
uöt32_t
 
	mMEM1
;

18779 
uöt8_t
 
	mRESERVED_18
[12];

18780 
__IO
 
uöt32_t
 
	mMEM2
;

18781 
uöt8_t
 
	mRESERVED_19
[12];

18782 
__IO
 
uöt32_t
 
	mMEM3
;

18783 
uöt8_t
 
	mRESERVED_20
[12];

18784 
__IO
 
uöt32_t
 
	mMEM4
;

18785 
uöt8_t
 
	mRESERVED_21
[12];

18786 
__IO
 
uöt32_t
 
	mANA0
;

18787 
uöt8_t
 
	mRESERVED_22
[12];

18788 
__IO
 
uöt32_t
 
	mANA1
;

18789 
uöt8_t
 
	mRESERVED_23
[12];

18790 
__IO
 
uöt32_t
 
	mANA2
;

18791 
uöt8_t
 
	mRESERVED_24
[12];

18792 
__IO
 
uöt32_t
 
	mOTPMK0
;

18793 
uöt8_t
 
	mRESERVED_25
[12];

18794 
__IO
 
uöt32_t
 
	mOTPMK1
;

18795 
uöt8_t
 
	mRESERVED_26
[12];

18796 
__IO
 
uöt32_t
 
	mOTPMK2
;

18797 
uöt8_t
 
	mRESERVED_27
[12];

18798 
__IO
 
uöt32_t
 
	mOTPMK3
;

18799 
uöt8_t
 
	mRESERVED_28
[12];

18800 
__IO
 
uöt32_t
 
	mOTPMK4
;

18801 
uöt8_t
 
	mRESERVED_29
[12];

18802 
__IO
 
uöt32_t
 
	mOTPMK5
;

18803 
uöt8_t
 
	mRESERVED_30
[12];

18804 
__IO
 
uöt32_t
 
	mOTPMK6
;

18805 
uöt8_t
 
	mRESERVED_31
[12];

18806 
__IO
 
uöt32_t
 
	mOTPMK7
;

18807 
uöt8_t
 
	mRESERVED_32
[12];

18808 
__IO
 
uöt32_t
 
	mSRK0
;

18809 
uöt8_t
 
	mRESERVED_33
[12];

18810 
__IO
 
uöt32_t
 
	mSRK1
;

18811 
uöt8_t
 
	mRESERVED_34
[12];

18812 
__IO
 
uöt32_t
 
	mSRK2
;

18813 
uöt8_t
 
	mRESERVED_35
[12];

18814 
__IO
 
uöt32_t
 
	mSRK3
;

18815 
uöt8_t
 
	mRESERVED_36
[12];

18816 
__IO
 
uöt32_t
 
	mSRK4
;

18817 
uöt8_t
 
	mRESERVED_37
[12];

18818 
__IO
 
uöt32_t
 
	mSRK5
;

18819 
uöt8_t
 
	mRESERVED_38
[12];

18820 
__IO
 
uöt32_t
 
	mSRK6
;

18821 
uöt8_t
 
	mRESERVED_39
[12];

18822 
__IO
 
uöt32_t
 
	mSRK7
;

18823 
uöt8_t
 
	mRESERVED_40
[12];

18824 
__IO
 
uöt32_t
 
	mSJC_RESP0
;

18825 
uöt8_t
 
	mRESERVED_41
[12];

18826 
__IO
 
uöt32_t
 
	mSJC_RESP1
;

18827 
uöt8_t
 
	mRESERVED_42
[12];

18828 
__IO
 
uöt32_t
 
	mMAC0
;

18829 
uöt8_t
 
	mRESERVED_43
[12];

18830 
__IO
 
uöt32_t
 
	mMAC1
;

18831 
uöt8_t
 
	mRESERVED_44
[12];

18832 
__IO
 
uöt32_t
 
	mMAC
;

18833 
uöt8_t
 
	mRESERVED_45
[12];

18834 
__IO
 
uöt32_t
 
	mCRC
;

18835 
uöt8_t
 
	mRESERVED_46
[12];

18836 
__IO
 
uöt32_t
 
	mGP1
;

18837 
uöt8_t
 
	mRESERVED_47
[12];

18838 
__IO
 
uöt32_t
 
	mGP2
;

18839 
uöt8_t
 
	mRESERVED_48
[12];

18840 
__IO
 
uöt32_t
 
	mSW_GP0
;

18841 
uöt8_t
 
	mRESERVED_49
[12];

18842 
__IO
 
uöt32_t
 
	mSW_GP1
;

18843 
uöt8_t
 
	mRESERVED_50
[12];

18844 
__IO
 
uöt32_t
 
	mSW_GP2
;

18845 
uöt8_t
 
	mRESERVED_51
[12];

18846 
__IO
 
uöt32_t
 
	mSW_GP3
;

18847 
uöt8_t
 
	mRESERVED_52
[12];

18848 
__IO
 
uöt32_t
 
	mSW_GP4
;

18849 
uöt8_t
 
	mRESERVED_53
[12];

18850 
__IO
 
uöt32_t
 
	mMISC_CONF
;

18851 
uöt8_t
 
	mRESERVED_54
[12];

18852 
__IO
 
uöt32_t
 
	mFIELD_RETURN
;

18853 
uöt8_t
 
	mRESERVED_55
[12];

18854 
__IO
 
uöt32_t
 
	mSRK_REVOKE
;

18855 
uöt8_t
 
	mRESERVED_56
[268];

18856 
__IO
 
uöt32_t
 
	mROM_PATCH0
;

18857 
uöt8_t
 
	mRESERVED_57
[12];

18858 
__IO
 
uöt32_t
 
	mROM_PATCH1
;

18859 
uöt8_t
 
	mRESERVED_58
[12];

18860 
__IO
 
uöt32_t
 
	mROM_PATCH2
;

18861 
uöt8_t
 
	mRESERVED_59
[12];

18862 
__IO
 
uöt32_t
 
	mROM_PATCH3
;

18863 
uöt8_t
 
	mRESERVED_60
[12];

18864 
__IO
 
uöt32_t
 
	mROM_PATCH4
;

18865 
uöt8_t
 
	mRESERVED_61
[12];

18866 
__IO
 
uöt32_t
 
	mROM_PATCH5
;

18867 
uöt8_t
 
	mRESERVED_62
[12];

18868 
__IO
 
uöt32_t
 
	mROM_PATCH6
;

18869 
uöt8_t
 
	mRESERVED_63
[12];

18870 
__IO
 
uöt32_t
 
	mROM_PATCH7
;

18871 
uöt8_t
 
	mRESERVED_64
[12];

18872 
__IO
 
uöt32_t
 
	mGP3_0
;

18873 
uöt8_t
 
	mRESERVED_65
[12];

18874 
__IO
 
uöt32_t
 
	mGP3_1
;

18875 
uöt8_t
 
	mRESERVED_66
[12];

18876 
__IO
 
uöt32_t
 
	mGP3_2
;

18877 
uöt8_t
 
	mRESERVED_67
[12];

18878 
__IO
 
uöt32_t
 
	mGP3_3
;

18879 
uöt8_t
 
	mRESERVED_68
[12];

18880 
__IO
 
uöt32_t
 
	mGP3_4
;

18881 
uöt8_t
 
	mRESERVED_69
[12];

18882 
__IO
 
uöt32_t
 
	mGP4_0
;

18883 
uöt8_t
 
	mRESERVED_70
[12];

18884 
__IO
 
uöt32_t
 
	mGP4_1
;

18885 
uöt8_t
 
	mRESERVED_71
[12];

18886 
__IO
 
uöt32_t
 
	mGP4_2
;

18887 } 
	tOCOTP_Ty≥
;

18899 
	#OCOTP_CTRL_ADDR_MASK
 (0x7FU)

	)

18900 
	#OCOTP_CTRL_ADDR_SHIFT
 (0U)

	)

18901 
	#OCOTP_CTRL_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_ADDR_SHIFT
)Ë& 
OCOTP_CTRL_ADDR_MASK
)

	)

18902 
	#OCOTP_CTRL_RSVD0_MASK
 (0x80U)

	)

18903 
	#OCOTP_CTRL_RSVD0_SHIFT
 (7U)

	)

18904 
	#OCOTP_CTRL_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_RSVD0_SHIFT
)Ë& 
OCOTP_CTRL_RSVD0_MASK
)

	)

18905 
	#OCOTP_CTRL_BUSY_MASK
 (0x100U)

	)

18906 
	#OCOTP_CTRL_BUSY_SHIFT
 (8U)

	)

18907 
	#OCOTP_CTRL_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_BUSY_SHIFT
)Ë& 
OCOTP_CTRL_BUSY_MASK
)

	)

18908 
	#OCOTP_CTRL_ERROR_MASK
 (0x200U)

	)

18909 
	#OCOTP_CTRL_ERROR_SHIFT
 (9U)

	)

18910 
	#OCOTP_CTRL_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_ERROR_SHIFT
)Ë& 
OCOTP_CTRL_ERROR_MASK
)

	)

18911 
	#OCOTP_CTRL_RELOAD_SHADOWS_MASK
 (0x400U)

	)

18912 
	#OCOTP_CTRL_RELOAD_SHADOWS_SHIFT
 (10U)

	)

18913 
	#OCOTP_CTRL_RELOAD_SHADOWS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_RELOAD_SHADOWS_SHIFT
)Ë& 
OCOTP_CTRL_RELOAD_SHADOWS_MASK
)

	)

18914 
	#OCOTP_CTRL_CRC_TEST_MASK
 (0x800U)

	)

18915 
	#OCOTP_CTRL_CRC_TEST_SHIFT
 (11U)

	)

18916 
	#OCOTP_CTRL_CRC_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CRC_TEST_SHIFT
)Ë& 
OCOTP_CTRL_CRC_TEST_MASK
)

	)

18917 
	#OCOTP_CTRL_CRC_FAIL_MASK
 (0x1000U)

	)

18918 
	#OCOTP_CTRL_CRC_FAIL_SHIFT
 (12U)

	)

18919 
	#OCOTP_CTRL_CRC_FAIL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CRC_FAIL_SHIFT
)Ë& 
OCOTP_CTRL_CRC_FAIL_MASK
)

	)

18920 
	#OCOTP_CTRL_RSVD1_MASK
 (0xE000U)

	)

18921 
	#OCOTP_CTRL_RSVD1_SHIFT
 (13U)

	)

18922 
	#OCOTP_CTRL_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_RSVD1_SHIFT
)Ë& 
OCOTP_CTRL_RSVD1_MASK
)

	)

18923 
	#OCOTP_CTRL_WR_UNLOCK_MASK
 (0xFFFF0000U)

	)

18924 
	#OCOTP_CTRL_WR_UNLOCK_SHIFT
 (16U)

	)

18925 
	#OCOTP_CTRL_WR_UNLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_WR_UNLOCK_SHIFT
)Ë& 
OCOTP_CTRL_WR_UNLOCK_MASK
)

	)

18928 
	#OCOTP_CTRL_SET_ADDR_MASK
 (0x7FU)

	)

18929 
	#OCOTP_CTRL_SET_ADDR_SHIFT
 (0U)

	)

18930 
	#OCOTP_CTRL_SET_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_ADDR_SHIFT
)Ë& 
OCOTP_CTRL_SET_ADDR_MASK
)

	)

18931 
	#OCOTP_CTRL_SET_RSVD0_MASK
 (0x80U)

	)

18932 
	#OCOTP_CTRL_SET_RSVD0_SHIFT
 (7U)

	)

18933 
	#OCOTP_CTRL_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_RSVD0_SHIFT
)Ë& 
OCOTP_CTRL_SET_RSVD0_MASK
)

	)

18934 
	#OCOTP_CTRL_SET_BUSY_MASK
 (0x100U)

	)

18935 
	#OCOTP_CTRL_SET_BUSY_SHIFT
 (8U)

	)

18936 
	#OCOTP_CTRL_SET_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_BUSY_SHIFT
)Ë& 
OCOTP_CTRL_SET_BUSY_MASK
)

	)

18937 
	#OCOTP_CTRL_SET_ERROR_MASK
 (0x200U)

	)

18938 
	#OCOTP_CTRL_SET_ERROR_SHIFT
 (9U)

	)

18939 
	#OCOTP_CTRL_SET_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_ERROR_SHIFT
)Ë& 
OCOTP_CTRL_SET_ERROR_MASK
)

	)

18940 
	#OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK
 (0x400U)

	)

18941 
	#OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT
 (10U)

	)

18942 
	#OCOTP_CTRL_SET_RELOAD_SHADOWS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT
)Ë& 
OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK
)

	)

18943 
	#OCOTP_CTRL_SET_CRC_TEST_MASK
 (0x800U)

	)

18944 
	#OCOTP_CTRL_SET_CRC_TEST_SHIFT
 (11U)

	)

18945 
	#OCOTP_CTRL_SET_CRC_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_CRC_TEST_SHIFT
)Ë& 
OCOTP_CTRL_SET_CRC_TEST_MASK
)

	)

18946 
	#OCOTP_CTRL_SET_CRC_FAIL_MASK
 (0x1000U)

	)

18947 
	#OCOTP_CTRL_SET_CRC_FAIL_SHIFT
 (12U)

	)

18948 
	#OCOTP_CTRL_SET_CRC_FAIL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_CRC_FAIL_SHIFT
)Ë& 
OCOTP_CTRL_SET_CRC_FAIL_MASK
)

	)

18949 
	#OCOTP_CTRL_SET_RSVD1_MASK
 (0xE000U)

	)

18950 
	#OCOTP_CTRL_SET_RSVD1_SHIFT
 (13U)

	)

18951 
	#OCOTP_CTRL_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_RSVD1_SHIFT
)Ë& 
OCOTP_CTRL_SET_RSVD1_MASK
)

	)

18952 
	#OCOTP_CTRL_SET_WR_UNLOCK_MASK
 (0xFFFF0000U)

	)

18953 
	#OCOTP_CTRL_SET_WR_UNLOCK_SHIFT
 (16U)

	)

18954 
	#OCOTP_CTRL_SET_WR_UNLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_SET_WR_UNLOCK_SHIFT
)Ë& 
OCOTP_CTRL_SET_WR_UNLOCK_MASK
)

	)

18957 
	#OCOTP_CTRL_CLR_ADDR_MASK
 (0x7FU)

	)

18958 
	#OCOTP_CTRL_CLR_ADDR_SHIFT
 (0U)

	)

18959 
	#OCOTP_CTRL_CLR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_ADDR_SHIFT
)Ë& 
OCOTP_CTRL_CLR_ADDR_MASK
)

	)

18960 
	#OCOTP_CTRL_CLR_RSVD0_MASK
 (0x80U)

	)

18961 
	#OCOTP_CTRL_CLR_RSVD0_SHIFT
 (7U)

	)

18962 
	#OCOTP_CTRL_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_RSVD0_SHIFT
)Ë& 
OCOTP_CTRL_CLR_RSVD0_MASK
)

	)

18963 
	#OCOTP_CTRL_CLR_BUSY_MASK
 (0x100U)

	)

18964 
	#OCOTP_CTRL_CLR_BUSY_SHIFT
 (8U)

	)

18965 
	#OCOTP_CTRL_CLR_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_BUSY_SHIFT
)Ë& 
OCOTP_CTRL_CLR_BUSY_MASK
)

	)

18966 
	#OCOTP_CTRL_CLR_ERROR_MASK
 (0x200U)

	)

18967 
	#OCOTP_CTRL_CLR_ERROR_SHIFT
 (9U)

	)

18968 
	#OCOTP_CTRL_CLR_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_ERROR_SHIFT
)Ë& 
OCOTP_CTRL_CLR_ERROR_MASK
)

	)

18969 
	#OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK
 (0x400U)

	)

18970 
	#OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT
 (10U)

	)

18971 
	#OCOTP_CTRL_CLR_RELOAD_SHADOWS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT
)Ë& 
OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK
)

	)

18972 
	#OCOTP_CTRL_CLR_CRC_TEST_MASK
 (0x800U)

	)

18973 
	#OCOTP_CTRL_CLR_CRC_TEST_SHIFT
 (11U)

	)

18974 
	#OCOTP_CTRL_CLR_CRC_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_CRC_TEST_SHIFT
)Ë& 
OCOTP_CTRL_CLR_CRC_TEST_MASK
)

	)

18975 
	#OCOTP_CTRL_CLR_CRC_FAIL_MASK
 (0x1000U)

	)

18976 
	#OCOTP_CTRL_CLR_CRC_FAIL_SHIFT
 (12U)

	)

18977 
	#OCOTP_CTRL_CLR_CRC_FAIL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_CRC_FAIL_SHIFT
)Ë& 
OCOTP_CTRL_CLR_CRC_FAIL_MASK
)

	)

18978 
	#OCOTP_CTRL_CLR_RSVD1_MASK
 (0xE000U)

	)

18979 
	#OCOTP_CTRL_CLR_RSVD1_SHIFT
 (13U)

	)

18980 
	#OCOTP_CTRL_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_RSVD1_SHIFT
)Ë& 
OCOTP_CTRL_CLR_RSVD1_MASK
)

	)

18981 
	#OCOTP_CTRL_CLR_WR_UNLOCK_MASK
 (0xFFFF0000U)

	)

18982 
	#OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT
 (16U)

	)

18983 
	#OCOTP_CTRL_CLR_WR_UNLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT
)Ë& 
OCOTP_CTRL_CLR_WR_UNLOCK_MASK
)

	)

18986 
	#OCOTP_CTRL_TOG_ADDR_MASK
 (0x7FU)

	)

18987 
	#OCOTP_CTRL_TOG_ADDR_SHIFT
 (0U)

	)

18988 
	#OCOTP_CTRL_TOG_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_ADDR_SHIFT
)Ë& 
OCOTP_CTRL_TOG_ADDR_MASK
)

	)

18989 
	#OCOTP_CTRL_TOG_RSVD0_MASK
 (0x80U)

	)

18990 
	#OCOTP_CTRL_TOG_RSVD0_SHIFT
 (7U)

	)

18991 
	#OCOTP_CTRL_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_RSVD0_SHIFT
)Ë& 
OCOTP_CTRL_TOG_RSVD0_MASK
)

	)

18992 
	#OCOTP_CTRL_TOG_BUSY_MASK
 (0x100U)

	)

18993 
	#OCOTP_CTRL_TOG_BUSY_SHIFT
 (8U)

	)

18994 
	#OCOTP_CTRL_TOG_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_BUSY_SHIFT
)Ë& 
OCOTP_CTRL_TOG_BUSY_MASK
)

	)

18995 
	#OCOTP_CTRL_TOG_ERROR_MASK
 (0x200U)

	)

18996 
	#OCOTP_CTRL_TOG_ERROR_SHIFT
 (9U)

	)

18997 
	#OCOTP_CTRL_TOG_ERROR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_ERROR_SHIFT
)Ë& 
OCOTP_CTRL_TOG_ERROR_MASK
)

	)

18998 
	#OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK
 (0x400U)

	)

18999 
	#OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT
 (10U)

	)

19000 
	#OCOTP_CTRL_TOG_RELOAD_SHADOWS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT
)Ë& 
OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK
)

	)

19001 
	#OCOTP_CTRL_TOG_CRC_TEST_MASK
 (0x800U)

	)

19002 
	#OCOTP_CTRL_TOG_CRC_TEST_SHIFT
 (11U)

	)

19003 
	#OCOTP_CTRL_TOG_CRC_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_CRC_TEST_SHIFT
)Ë& 
OCOTP_CTRL_TOG_CRC_TEST_MASK
)

	)

19004 
	#OCOTP_CTRL_TOG_CRC_FAIL_MASK
 (0x1000U)

	)

19005 
	#OCOTP_CTRL_TOG_CRC_FAIL_SHIFT
 (12U)

	)

19006 
	#OCOTP_CTRL_TOG_CRC_FAIL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_CRC_FAIL_SHIFT
)Ë& 
OCOTP_CTRL_TOG_CRC_FAIL_MASK
)

	)

19007 
	#OCOTP_CTRL_TOG_RSVD1_MASK
 (0xE000U)

	)

19008 
	#OCOTP_CTRL_TOG_RSVD1_SHIFT
 (13U)

	)

19009 
	#OCOTP_CTRL_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_RSVD1_SHIFT
)Ë& 
OCOTP_CTRL_TOG_RSVD1_MASK
)

	)

19010 
	#OCOTP_CTRL_TOG_WR_UNLOCK_MASK
 (0xFFFF0000U)

	)

19011 
	#OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT
 (16U)

	)

19012 
	#OCOTP_CTRL_TOG_WR_UNLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT
)Ë& 
OCOTP_CTRL_TOG_WR_UNLOCK_MASK
)

	)

19015 
	#OCOTP_TIMING_STROBE_PROG_MASK
 (0xFFFU)

	)

19016 
	#OCOTP_TIMING_STROBE_PROG_SHIFT
 (0U)

	)

19017 
	#OCOTP_TIMING_STROBE_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING_STROBE_PROG_SHIFT
)Ë& 
OCOTP_TIMING_STROBE_PROG_MASK
)

	)

19018 
	#OCOTP_TIMING_RELAX_MASK
 (0xF000U)

	)

19019 
	#OCOTP_TIMING_RELAX_SHIFT
 (12U)

	)

19020 
	#OCOTP_TIMING_RELAX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING_RELAX_SHIFT
)Ë& 
OCOTP_TIMING_RELAX_MASK
)

	)

19021 
	#OCOTP_TIMING_STROBE_READ_MASK
 (0x3F0000U)

	)

19022 
	#OCOTP_TIMING_STROBE_READ_SHIFT
 (16U)

	)

19023 
	#OCOTP_TIMING_STROBE_READ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING_STROBE_READ_SHIFT
)Ë& 
OCOTP_TIMING_STROBE_READ_MASK
)

	)

19024 
	#OCOTP_TIMING_WAIT_MASK
 (0xFC00000U)

	)

19025 
	#OCOTP_TIMING_WAIT_SHIFT
 (22U)

	)

19026 
	#OCOTP_TIMING_WAIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING_WAIT_SHIFT
)Ë& 
OCOTP_TIMING_WAIT_MASK
)

	)

19027 
	#OCOTP_TIMING_RSRVD0_MASK
 (0xF0000000U)

	)

19028 
	#OCOTP_TIMING_RSRVD0_SHIFT
 (28U)

	)

19029 
	#OCOTP_TIMING_RSRVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING_RSRVD0_SHIFT
)Ë& 
OCOTP_TIMING_RSRVD0_MASK
)

	)

19032 
	#OCOTP_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

19033 
	#OCOTP_DATA_DATA_SHIFT
 (0U)

	)

19034 
	#OCOTP_DATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_DATA_DATA_SHIFT
)Ë& 
OCOTP_DATA_DATA_MASK
)

	)

19037 
	#OCOTP_READ_CTRL_READ_FUSE_MASK
 (0x1U)

	)

19038 
	#OCOTP_READ_CTRL_READ_FUSE_SHIFT
 (0U)

	)

19039 
	#OCOTP_READ_CTRL_READ_FUSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_READ_CTRL_READ_FUSE_SHIFT
)Ë& 
OCOTP_READ_CTRL_READ_FUSE_MASK
)

	)

19040 
	#OCOTP_READ_CTRL_RSVD0_MASK
 (0xFFFFFFFEU)

	)

19041 
	#OCOTP_READ_CTRL_RSVD0_SHIFT
 (1U)

	)

19042 
	#OCOTP_READ_CTRL_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_READ_CTRL_RSVD0_SHIFT
)Ë& 
OCOTP_READ_CTRL_RSVD0_MASK
)

	)

19045 
	#OCOTP_READ_FUSE_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

19046 
	#OCOTP_READ_FUSE_DATA_DATA_SHIFT
 (0U)

	)

19047 
	#OCOTP_READ_FUSE_DATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_READ_FUSE_DATA_DATA_SHIFT
)Ë& 
OCOTP_READ_FUSE_DATA_DATA_MASK
)

	)

19050 
	#OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK
 (0x2U)

	)

19051 
	#OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT
 (1U)

	)

19052 
	#OCOTP_SW_STICKY_SRK_REVOKE_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT
)Ë& 
OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK
)

	)

19053 
	#OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK
 (0x4U)

	)

19054 
	#OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT
 (2U)

	)

19055 
	#OCOTP_SW_STICKY_FIELD_RETURN_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT
)Ë& 
OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK
)

	)

19056 
	#OCOTP_SW_STICKY_RSVD0_MASK
 (0xFFFFFFE0U)

	)

19057 
	#OCOTP_SW_STICKY_RSVD0_SHIFT
 (5U)

	)

19058 
	#OCOTP_SW_STICKY_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_STICKY_RSVD0_SHIFT
)Ë& 
OCOTP_SW_STICKY_RSVD0_MASK
)

	)

19061 
	#OCOTP_SCS_HAB_JDE_MASK
 (0x1U)

	)

19062 
	#OCOTP_SCS_HAB_JDE_SHIFT
 (0U)

	)

19063 
	#OCOTP_SCS_HAB_JDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_HAB_JDE_SHIFT
)Ë& 
OCOTP_SCS_HAB_JDE_MASK
)

	)

19064 
	#OCOTP_SCS_SPARE_MASK
 (0x7FFFFFFEU)

	)

19065 
	#OCOTP_SCS_SPARE_SHIFT
 (1U)

	)

19066 
	#OCOTP_SCS_SPARE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_SPARE_SHIFT
)Ë& 
OCOTP_SCS_SPARE_MASK
)

	)

19067 
	#OCOTP_SCS_LOCK_MASK
 (0x80000000U)

	)

19068 
	#OCOTP_SCS_LOCK_SHIFT
 (31U)

	)

19069 
	#OCOTP_SCS_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_LOCK_SHIFT
)Ë& 
OCOTP_SCS_LOCK_MASK
)

	)

19072 
	#OCOTP_SCS_SET_HAB_JDE_MASK
 (0x1U)

	)

19073 
	#OCOTP_SCS_SET_HAB_JDE_SHIFT
 (0U)

	)

19074 
	#OCOTP_SCS_SET_HAB_JDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_SET_HAB_JDE_SHIFT
)Ë& 
OCOTP_SCS_SET_HAB_JDE_MASK
)

	)

19075 
	#OCOTP_SCS_SET_SPARE_MASK
 (0x7FFFFFFEU)

	)

19076 
	#OCOTP_SCS_SET_SPARE_SHIFT
 (1U)

	)

19077 
	#OCOTP_SCS_SET_SPARE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_SET_SPARE_SHIFT
)Ë& 
OCOTP_SCS_SET_SPARE_MASK
)

	)

19078 
	#OCOTP_SCS_SET_LOCK_MASK
 (0x80000000U)

	)

19079 
	#OCOTP_SCS_SET_LOCK_SHIFT
 (31U)

	)

19080 
	#OCOTP_SCS_SET_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_SET_LOCK_SHIFT
)Ë& 
OCOTP_SCS_SET_LOCK_MASK
)

	)

19083 
	#OCOTP_SCS_CLR_HAB_JDE_MASK
 (0x1U)

	)

19084 
	#OCOTP_SCS_CLR_HAB_JDE_SHIFT
 (0U)

	)

19085 
	#OCOTP_SCS_CLR_HAB_JDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_CLR_HAB_JDE_SHIFT
)Ë& 
OCOTP_SCS_CLR_HAB_JDE_MASK
)

	)

19086 
	#OCOTP_SCS_CLR_SPARE_MASK
 (0x7FFFFFFEU)

	)

19087 
	#OCOTP_SCS_CLR_SPARE_SHIFT
 (1U)

	)

19088 
	#OCOTP_SCS_CLR_SPARE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_CLR_SPARE_SHIFT
)Ë& 
OCOTP_SCS_CLR_SPARE_MASK
)

	)

19089 
	#OCOTP_SCS_CLR_LOCK_MASK
 (0x80000000U)

	)

19090 
	#OCOTP_SCS_CLR_LOCK_SHIFT
 (31U)

	)

19091 
	#OCOTP_SCS_CLR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_CLR_LOCK_SHIFT
)Ë& 
OCOTP_SCS_CLR_LOCK_MASK
)

	)

19094 
	#OCOTP_SCS_TOG_HAB_JDE_MASK
 (0x1U)

	)

19095 
	#OCOTP_SCS_TOG_HAB_JDE_SHIFT
 (0U)

	)

19096 
	#OCOTP_SCS_TOG_HAB_JDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_TOG_HAB_JDE_SHIFT
)Ë& 
OCOTP_SCS_TOG_HAB_JDE_MASK
)

	)

19097 
	#OCOTP_SCS_TOG_SPARE_MASK
 (0x7FFFFFFEU)

	)

19098 
	#OCOTP_SCS_TOG_SPARE_SHIFT
 (1U)

	)

19099 
	#OCOTP_SCS_TOG_SPARE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_TOG_SPARE_SHIFT
)Ë& 
OCOTP_SCS_TOG_SPARE_MASK
)

	)

19100 
	#OCOTP_SCS_TOG_LOCK_MASK
 (0x80000000U)

	)

19101 
	#OCOTP_SCS_TOG_LOCK_SHIFT
 (31U)

	)

19102 
	#OCOTP_SCS_TOG_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SCS_TOG_LOCK_SHIFT
)Ë& 
OCOTP_SCS_TOG_LOCK_MASK
)

	)

19105 
	#OCOTP_CRC_ADDR_DATA_START_ADDR_MASK
 (0xFFU)

	)

19106 
	#OCOTP_CRC_ADDR_DATA_START_ADDR_SHIFT
 (0U)

	)

19107 
	#OCOTP_CRC_ADDR_DATA_START_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_ADDR_DATA_START_ADDR_SHIFT
)Ë& 
OCOTP_CRC_ADDR_DATA_START_ADDR_MASK
)

	)

19108 
	#OCOTP_CRC_ADDR_DATA_END_ADDR_MASK
 (0xFF00U)

	)

19109 
	#OCOTP_CRC_ADDR_DATA_END_ADDR_SHIFT
 (8U)

	)

19110 
	#OCOTP_CRC_ADDR_DATA_END_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_ADDR_DATA_END_ADDR_SHIFT
)Ë& 
OCOTP_CRC_ADDR_DATA_END_ADDR_MASK
)

	)

19111 
	#OCOTP_CRC_ADDR_CRC_ADDR_MASK
 (0x70000U)

	)

19112 
	#OCOTP_CRC_ADDR_CRC_ADDR_SHIFT
 (16U)

	)

19113 
	#OCOTP_CRC_ADDR_CRC_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_ADDR_CRC_ADDR_SHIFT
)Ë& 
OCOTP_CRC_ADDR_CRC_ADDR_MASK
)

	)

19114 
	#OCOTP_CRC_ADDR_OTPMK_CRC_MASK
 (0x80000U)

	)

19115 
	#OCOTP_CRC_ADDR_OTPMK_CRC_SHIFT
 (19U)

	)

19116 
	#OCOTP_CRC_ADDR_OTPMK_CRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_ADDR_OTPMK_CRC_SHIFT
)Ë& 
OCOTP_CRC_ADDR_OTPMK_CRC_MASK
)

	)

19117 
	#OCOTP_CRC_ADDR_RSVD0_MASK
 (0xFFF00000U)

	)

19118 
	#OCOTP_CRC_ADDR_RSVD0_SHIFT
 (20U)

	)

19119 
	#OCOTP_CRC_ADDR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_ADDR_RSVD0_SHIFT
)Ë& 
OCOTP_CRC_ADDR_RSVD0_MASK
)

	)

19122 
	#OCOTP_CRC_VALUE_DATA_MASK
 (0xFFFFFFFFU)

	)

19123 
	#OCOTP_CRC_VALUE_DATA_SHIFT
 (0U)

	)

19124 
	#OCOTP_CRC_VALUE_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_VALUE_DATA_SHIFT
)Ë& 
OCOTP_CRC_VALUE_DATA_MASK
)

	)

19127 
	#OCOTP_VERSION_STEP_MASK
 (0xFFFFU)

	)

19128 
	#OCOTP_VERSION_STEP_SHIFT
 (0U)

	)

19129 
	#OCOTP_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_VERSION_STEP_SHIFT
)Ë& 
OCOTP_VERSION_STEP_MASK
)

	)

19130 
	#OCOTP_VERSION_MINOR_MASK
 (0xFF0000U)

	)

19131 
	#OCOTP_VERSION_MINOR_SHIFT
 (16U)

	)

19132 
	#OCOTP_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_VERSION_MINOR_SHIFT
)Ë& 
OCOTP_VERSION_MINOR_MASK
)

	)

19133 
	#OCOTP_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

19134 
	#OCOTP_VERSION_MAJOR_SHIFT
 (24U)

	)

19135 
	#OCOTP_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_VERSION_MAJOR_SHIFT
)Ë& 
OCOTP_VERSION_MAJOR_MASK
)

	)

19138 
	#OCOTP_TIMING2_RELAX_PROG_MASK
 (0xFFFU)

	)

19139 
	#OCOTP_TIMING2_RELAX_PROG_SHIFT
 (0U)

	)

19140 
	#OCOTP_TIMING2_RELAX_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING2_RELAX_PROG_SHIFT
)Ë& 
OCOTP_TIMING2_RELAX_PROG_MASK
)

	)

19141 
	#OCOTP_TIMING2_RELAX_READ_MASK
 (0x3F0000U)

	)

19142 
	#OCOTP_TIMING2_RELAX_READ_SHIFT
 (16U)

	)

19143 
	#OCOTP_TIMING2_RELAX_READ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING2_RELAX_READ_SHIFT
)Ë& 
OCOTP_TIMING2_RELAX_READ_MASK
)

	)

19144 
	#OCOTP_TIMING2_RELAX1_MASK
 (0x1FC00000U)

	)

19145 
	#OCOTP_TIMING2_RELAX1_SHIFT
 (22U)

	)

19146 
	#OCOTP_TIMING2_RELAX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_TIMING2_RELAX1_SHIFT
)Ë& 
OCOTP_TIMING2_RELAX1_MASK
)

	)

19149 
	#OCOTP_LOCK_TESTER_MASK
 (0x3U)

	)

19150 
	#OCOTP_LOCK_TESTER_SHIFT
 (0U)

	)

19151 
	#OCOTP_LOCK_TESTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_TESTER_SHIFT
)Ë& 
OCOTP_LOCK_TESTER_MASK
)

	)

19152 
	#OCOTP_LOCK_BOOT_CFG_MASK
 (0xCU)

	)

19153 
	#OCOTP_LOCK_BOOT_CFG_SHIFT
 (2U)

	)

19154 
	#OCOTP_LOCK_BOOT_CFG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_BOOT_CFG_SHIFT
)Ë& 
OCOTP_LOCK_BOOT_CFG_MASK
)

	)

19155 
	#OCOTP_LOCK_MEM_TRIM_MASK
 (0x30U)

	)

19156 
	#OCOTP_LOCK_MEM_TRIM_SHIFT
 (4U)

	)

19157 
	#OCOTP_LOCK_MEM_TRIM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_MEM_TRIM_SHIFT
)Ë& 
OCOTP_LOCK_MEM_TRIM_MASK
)

	)

19158 
	#OCOTP_LOCK_SJC_RESP_MASK
 (0x40U)

	)

19159 
	#OCOTP_LOCK_SJC_RESP_SHIFT
 (6U)

	)

19160 
	#OCOTP_LOCK_SJC_RESP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_SJC_RESP_SHIFT
)Ë& 
OCOTP_LOCK_SJC_RESP_MASK
)

	)

19161 
	#OCOTP_LOCK_RSVD0_MASK
 (0x80U)

	)

19162 
	#OCOTP_LOCK_RSVD0_SHIFT
 (7U)

	)

19163 
	#OCOTP_LOCK_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_RSVD0_SHIFT
)Ë& 
OCOTP_LOCK_RSVD0_MASK
)

	)

19164 
	#OCOTP_LOCK_MAC_ADDR_MASK
 (0x300U)

	)

19165 
	#OCOTP_LOCK_MAC_ADDR_SHIFT
 (8U)

	)

19166 
	#OCOTP_LOCK_MAC_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_MAC_ADDR_SHIFT
)Ë& 
OCOTP_LOCK_MAC_ADDR_MASK
)

	)

19167 
	#OCOTP_LOCK_GP1_MASK
 (0xC00U)

	)

19168 
	#OCOTP_LOCK_GP1_SHIFT
 (10U)

	)

19169 
	#OCOTP_LOCK_GP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_GP1_SHIFT
)Ë& 
OCOTP_LOCK_GP1_MASK
)

	)

19170 
	#OCOTP_LOCK_GP2_MASK
 (0x3000U)

	)

19171 
	#OCOTP_LOCK_GP2_SHIFT
 (12U)

	)

19172 
	#OCOTP_LOCK_GP2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_GP2_SHIFT
)Ë& 
OCOTP_LOCK_GP2_MASK
)

	)

19173 
	#OCOTP_LOCK_SRK_MASK
 (0x4000U)

	)

19174 
	#OCOTP_LOCK_SRK_SHIFT
 (14U)

	)

19175 
	#OCOTP_LOCK_SRK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_SRK_SHIFT
)Ë& 
OCOTP_LOCK_SRK_MASK
)

	)

19176 
	#OCOTP_LOCK_GP3_MASK
 (0x8000U)

	)

19177 
	#OCOTP_LOCK_GP3_SHIFT
 (15U)

	)

19178 
	#OCOTP_LOCK_GP3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_GP3_SHIFT
)Ë& 
OCOTP_LOCK_GP3_MASK
)

	)

19179 
	#OCOTP_LOCK_SW_GP_MASK
 (0x10000U)

	)

19180 
	#OCOTP_LOCK_SW_GP_SHIFT
 (16U)

	)

19181 
	#OCOTP_LOCK_SW_GP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_SW_GP_SHIFT
)Ë& 
OCOTP_LOCK_SW_GP_MASK
)

	)

19182 
	#OCOTP_LOCK_OTPMK_MASK
 (0x20000U)

	)

19183 
	#OCOTP_LOCK_OTPMK_SHIFT
 (17U)

	)

19184 
	#OCOTP_LOCK_OTPMK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_OTPMK_SHIFT
)Ë& 
OCOTP_LOCK_OTPMK_MASK
)

	)

19185 
	#OCOTP_LOCK_ANALOG_MASK
 (0xC0000U)

	)

19186 
	#OCOTP_LOCK_ANALOG_SHIFT
 (18U)

	)

19187 
	#OCOTP_LOCK_ANALOG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_ANALOG_SHIFT
)Ë& 
OCOTP_LOCK_ANALOG_MASK
)

	)

19188 
	#OCOTP_LOCK_OTPMK_CRC_MASK
 (0x100000U)

	)

19189 
	#OCOTP_LOCK_OTPMK_CRC_SHIFT
 (20U)

	)

19190 
	#OCOTP_LOCK_OTPMK_CRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_OTPMK_CRC_SHIFT
)Ë& 
OCOTP_LOCK_OTPMK_CRC_MASK
)

	)

19191 
	#OCOTP_LOCK_ROM_PATCH_MASK
 (0x200000U)

	)

19192 
	#OCOTP_LOCK_ROM_PATCH_SHIFT
 (21U)

	)

19193 
	#OCOTP_LOCK_ROM_PATCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_ROM_PATCH_SHIFT
)Ë& 
OCOTP_LOCK_ROM_PATCH_MASK
)

	)

19194 
	#OCOTP_LOCK_MISC_CONF_MASK
 (0x400000U)

	)

19195 
	#OCOTP_LOCK_MISC_CONF_SHIFT
 (22U)

	)

19196 
	#OCOTP_LOCK_MISC_CONF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_MISC_CONF_SHIFT
)Ë& 
OCOTP_LOCK_MISC_CONF_MASK
)

	)

19197 
	#OCOTP_LOCK_GP4_MASK
 (0x800000U)

	)

19198 
	#OCOTP_LOCK_GP4_SHIFT
 (23U)

	)

19199 
	#OCOTP_LOCK_GP4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_GP4_SHIFT
)Ë& 
OCOTP_LOCK_GP4_MASK
)

	)

19200 
	#OCOTP_LOCK_PIN_MASK
 (0x2000000U)

	)

19201 
	#OCOTP_LOCK_PIN_SHIFT
 (25U)

	)

19202 
	#OCOTP_LOCK_PIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_PIN_SHIFT
)Ë& 
OCOTP_LOCK_PIN_MASK
)

	)

19203 
	#OCOTP_LOCK_GP4_RLOCK_MASK
 (0x40000000U)

	)

19204 
	#OCOTP_LOCK_GP4_RLOCK_SHIFT
 (30U)

	)

19205 
	#OCOTP_LOCK_GP4_RLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_GP4_RLOCK_SHIFT
)Ë& 
OCOTP_LOCK_GP4_RLOCK_MASK
)

	)

19206 
	#OCOTP_LOCK_GP3_RLOCK_MASK
 (0x80000000U)

	)

19207 
	#OCOTP_LOCK_GP3_RLOCK_SHIFT
 (31U)

	)

19208 
	#OCOTP_LOCK_GP3_RLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_LOCK_GP3_RLOCK_SHIFT
)Ë& 
OCOTP_LOCK_GP3_RLOCK_MASK
)

	)

19211 
	#OCOTP_CFG0_BITS_MASK
 (0xFFFFFFFFU)

	)

19212 
	#OCOTP_CFG0_BITS_SHIFT
 (0U)

	)

19213 
	#OCOTP_CFG0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG0_BITS_SHIFT
)Ë& 
OCOTP_CFG0_BITS_MASK
)

	)

19216 
	#OCOTP_CFG1_BITS_MASK
 (0xFFFFFFFFU)

	)

19217 
	#OCOTP_CFG1_BITS_SHIFT
 (0U)

	)

19218 
	#OCOTP_CFG1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG1_BITS_SHIFT
)Ë& 
OCOTP_CFG1_BITS_MASK
)

	)

19221 
	#OCOTP_CFG2_BITS_MASK
 (0xFFFFFFFFU)

	)

19222 
	#OCOTP_CFG2_BITS_SHIFT
 (0U)

	)

19223 
	#OCOTP_CFG2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG2_BITS_SHIFT
)Ë& 
OCOTP_CFG2_BITS_MASK
)

	)

19226 
	#OCOTP_CFG3_BITS_MASK
 (0xFFFFFFFFU)

	)

19227 
	#OCOTP_CFG3_BITS_SHIFT
 (0U)

	)

19228 
	#OCOTP_CFG3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG3_BITS_SHIFT
)Ë& 
OCOTP_CFG3_BITS_MASK
)

	)

19231 
	#OCOTP_CFG4_BITS_MASK
 (0xFFFFFFFFU)

	)

19232 
	#OCOTP_CFG4_BITS_SHIFT
 (0U)

	)

19233 
	#OCOTP_CFG4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG4_BITS_SHIFT
)Ë& 
OCOTP_CFG4_BITS_MASK
)

	)

19236 
	#OCOTP_CFG5_BITS_MASK
 (0xFFFFFFFFU)

	)

19237 
	#OCOTP_CFG5_BITS_SHIFT
 (0U)

	)

19238 
	#OCOTP_CFG5_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG5_BITS_SHIFT
)Ë& 
OCOTP_CFG5_BITS_MASK
)

	)

19241 
	#OCOTP_CFG6_BITS_MASK
 (0xFFFFFFFFU)

	)

19242 
	#OCOTP_CFG6_BITS_SHIFT
 (0U)

	)

19243 
	#OCOTP_CFG6_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CFG6_BITS_SHIFT
)Ë& 
OCOTP_CFG6_BITS_MASK
)

	)

19246 
	#OCOTP_MEM0_BITS_MASK
 (0xFFFFFFFFU)

	)

19247 
	#OCOTP_MEM0_BITS_SHIFT
 (0U)

	)

19248 
	#OCOTP_MEM0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MEM0_BITS_SHIFT
)Ë& 
OCOTP_MEM0_BITS_MASK
)

	)

19251 
	#OCOTP_MEM1_BITS_MASK
 (0xFFFFFFFFU)

	)

19252 
	#OCOTP_MEM1_BITS_SHIFT
 (0U)

	)

19253 
	#OCOTP_MEM1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MEM1_BITS_SHIFT
)Ë& 
OCOTP_MEM1_BITS_MASK
)

	)

19256 
	#OCOTP_MEM2_BITS_MASK
 (0xFFFFFFFFU)

	)

19257 
	#OCOTP_MEM2_BITS_SHIFT
 (0U)

	)

19258 
	#OCOTP_MEM2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MEM2_BITS_SHIFT
)Ë& 
OCOTP_MEM2_BITS_MASK
)

	)

19261 
	#OCOTP_MEM3_BITS_MASK
 (0xFFFFFFFFU)

	)

19262 
	#OCOTP_MEM3_BITS_SHIFT
 (0U)

	)

19263 
	#OCOTP_MEM3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MEM3_BITS_SHIFT
)Ë& 
OCOTP_MEM3_BITS_MASK
)

	)

19266 
	#OCOTP_MEM4_BITS_MASK
 (0xFFFFFFFFU)

	)

19267 
	#OCOTP_MEM4_BITS_SHIFT
 (0U)

	)

19268 
	#OCOTP_MEM4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MEM4_BITS_SHIFT
)Ë& 
OCOTP_MEM4_BITS_MASK
)

	)

19271 
	#OCOTP_ANA0_BITS_MASK
 (0xFFFFFFFFU)

	)

19272 
	#OCOTP_ANA0_BITS_SHIFT
 (0U)

	)

19273 
	#OCOTP_ANA0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ANA0_BITS_SHIFT
)Ë& 
OCOTP_ANA0_BITS_MASK
)

	)

19276 
	#OCOTP_ANA1_BITS_MASK
 (0xFFFFFFFFU)

	)

19277 
	#OCOTP_ANA1_BITS_SHIFT
 (0U)

	)

19278 
	#OCOTP_ANA1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ANA1_BITS_SHIFT
)Ë& 
OCOTP_ANA1_BITS_MASK
)

	)

19281 
	#OCOTP_ANA2_BITS_MASK
 (0xFFFFFFFFU)

	)

19282 
	#OCOTP_ANA2_BITS_SHIFT
 (0U)

	)

19283 
	#OCOTP_ANA2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ANA2_BITS_SHIFT
)Ë& 
OCOTP_ANA2_BITS_MASK
)

	)

19286 
	#OCOTP_OTPMK0_BITS_MASK
 (0xFFFFFFFFU)

	)

19287 
	#OCOTP_OTPMK0_BITS_SHIFT
 (0U)

	)

19288 
	#OCOTP_OTPMK0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK0_BITS_SHIFT
)Ë& 
OCOTP_OTPMK0_BITS_MASK
)

	)

19291 
	#OCOTP_OTPMK1_BITS_MASK
 (0xFFFFFFFFU)

	)

19292 
	#OCOTP_OTPMK1_BITS_SHIFT
 (0U)

	)

19293 
	#OCOTP_OTPMK1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK1_BITS_SHIFT
)Ë& 
OCOTP_OTPMK1_BITS_MASK
)

	)

19296 
	#OCOTP_OTPMK2_BITS_MASK
 (0xFFFFFFFFU)

	)

19297 
	#OCOTP_OTPMK2_BITS_SHIFT
 (0U)

	)

19298 
	#OCOTP_OTPMK2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK2_BITS_SHIFT
)Ë& 
OCOTP_OTPMK2_BITS_MASK
)

	)

19301 
	#OCOTP_OTPMK3_BITS_MASK
 (0xFFFFFFFFU)

	)

19302 
	#OCOTP_OTPMK3_BITS_SHIFT
 (0U)

	)

19303 
	#OCOTP_OTPMK3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK3_BITS_SHIFT
)Ë& 
OCOTP_OTPMK3_BITS_MASK
)

	)

19306 
	#OCOTP_OTPMK4_BITS_MASK
 (0xFFFFFFFFU)

	)

19307 
	#OCOTP_OTPMK4_BITS_SHIFT
 (0U)

	)

19308 
	#OCOTP_OTPMK4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK4_BITS_SHIFT
)Ë& 
OCOTP_OTPMK4_BITS_MASK
)

	)

19311 
	#OCOTP_OTPMK5_BITS_MASK
 (0xFFFFFFFFU)

	)

19312 
	#OCOTP_OTPMK5_BITS_SHIFT
 (0U)

	)

19313 
	#OCOTP_OTPMK5_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK5_BITS_SHIFT
)Ë& 
OCOTP_OTPMK5_BITS_MASK
)

	)

19316 
	#OCOTP_OTPMK6_BITS_MASK
 (0xFFFFFFFFU)

	)

19317 
	#OCOTP_OTPMK6_BITS_SHIFT
 (0U)

	)

19318 
	#OCOTP_OTPMK6_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK6_BITS_SHIFT
)Ë& 
OCOTP_OTPMK6_BITS_MASK
)

	)

19321 
	#OCOTP_OTPMK7_BITS_MASK
 (0xFFFFFFFFU)

	)

19322 
	#OCOTP_OTPMK7_BITS_SHIFT
 (0U)

	)

19323 
	#OCOTP_OTPMK7_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_OTPMK7_BITS_SHIFT
)Ë& 
OCOTP_OTPMK7_BITS_MASK
)

	)

19326 
	#OCOTP_SRK0_BITS_MASK
 (0xFFFFFFFFU)

	)

19327 
	#OCOTP_SRK0_BITS_SHIFT
 (0U)

	)

19328 
	#OCOTP_SRK0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK0_BITS_SHIFT
)Ë& 
OCOTP_SRK0_BITS_MASK
)

	)

19331 
	#OCOTP_SRK1_BITS_MASK
 (0xFFFFFFFFU)

	)

19332 
	#OCOTP_SRK1_BITS_SHIFT
 (0U)

	)

19333 
	#OCOTP_SRK1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK1_BITS_SHIFT
)Ë& 
OCOTP_SRK1_BITS_MASK
)

	)

19336 
	#OCOTP_SRK2_BITS_MASK
 (0xFFFFFFFFU)

	)

19337 
	#OCOTP_SRK2_BITS_SHIFT
 (0U)

	)

19338 
	#OCOTP_SRK2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK2_BITS_SHIFT
)Ë& 
OCOTP_SRK2_BITS_MASK
)

	)

19341 
	#OCOTP_SRK3_BITS_MASK
 (0xFFFFFFFFU)

	)

19342 
	#OCOTP_SRK3_BITS_SHIFT
 (0U)

	)

19343 
	#OCOTP_SRK3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK3_BITS_SHIFT
)Ë& 
OCOTP_SRK3_BITS_MASK
)

	)

19346 
	#OCOTP_SRK4_BITS_MASK
 (0xFFFFFFFFU)

	)

19347 
	#OCOTP_SRK4_BITS_SHIFT
 (0U)

	)

19348 
	#OCOTP_SRK4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK4_BITS_SHIFT
)Ë& 
OCOTP_SRK4_BITS_MASK
)

	)

19351 
	#OCOTP_SRK5_BITS_MASK
 (0xFFFFFFFFU)

	)

19352 
	#OCOTP_SRK5_BITS_SHIFT
 (0U)

	)

19353 
	#OCOTP_SRK5_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK5_BITS_SHIFT
)Ë& 
OCOTP_SRK5_BITS_MASK
)

	)

19356 
	#OCOTP_SRK6_BITS_MASK
 (0xFFFFFFFFU)

	)

19357 
	#OCOTP_SRK6_BITS_SHIFT
 (0U)

	)

19358 
	#OCOTP_SRK6_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK6_BITS_SHIFT
)Ë& 
OCOTP_SRK6_BITS_MASK
)

	)

19361 
	#OCOTP_SRK7_BITS_MASK
 (0xFFFFFFFFU)

	)

19362 
	#OCOTP_SRK7_BITS_SHIFT
 (0U)

	)

19363 
	#OCOTP_SRK7_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK7_BITS_SHIFT
)Ë& 
OCOTP_SRK7_BITS_MASK
)

	)

19366 
	#OCOTP_SJC_RESP0_BITS_MASK
 (0xFFFFFFFFU)

	)

19367 
	#OCOTP_SJC_RESP0_BITS_SHIFT
 (0U)

	)

19368 
	#OCOTP_SJC_RESP0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SJC_RESP0_BITS_SHIFT
)Ë& 
OCOTP_SJC_RESP0_BITS_MASK
)

	)

19371 
	#OCOTP_SJC_RESP1_BITS_MASK
 (0xFFFFFFFFU)

	)

19372 
	#OCOTP_SJC_RESP1_BITS_SHIFT
 (0U)

	)

19373 
	#OCOTP_SJC_RESP1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SJC_RESP1_BITS_SHIFT
)Ë& 
OCOTP_SJC_RESP1_BITS_MASK
)

	)

19376 
	#OCOTP_MAC0_BITS_MASK
 (0xFFFFFFFFU)

	)

19377 
	#OCOTP_MAC0_BITS_SHIFT
 (0U)

	)

19378 
	#OCOTP_MAC0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MAC0_BITS_SHIFT
)Ë& 
OCOTP_MAC0_BITS_MASK
)

	)

19381 
	#OCOTP_MAC1_BITS_MASK
 (0xFFFFFFFFU)

	)

19382 
	#OCOTP_MAC1_BITS_SHIFT
 (0U)

	)

19383 
	#OCOTP_MAC1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MAC1_BITS_SHIFT
)Ë& 
OCOTP_MAC1_BITS_MASK
)

	)

19386 
	#OCOTP_MAC_BITS_MASK
 (0xFFFFFFFFU)

	)

19387 
	#OCOTP_MAC_BITS_SHIFT
 (0U)

	)

19388 
	#OCOTP_MAC_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MAC_BITS_SHIFT
)Ë& 
OCOTP_MAC_BITS_MASK
)

	)

19391 
	#OCOTP_CRC_BITS_MASK
 (0xFFFFFFFFU)

	)

19392 
	#OCOTP_CRC_BITS_SHIFT
 (0U)

	)

19393 
	#OCOTP_CRC_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_CRC_BITS_SHIFT
)Ë& 
OCOTP_CRC_BITS_MASK
)

	)

19396 
	#OCOTP_GP1_BITS_MASK
 (0xFFFFFFFFU)

	)

19397 
	#OCOTP_GP1_BITS_SHIFT
 (0U)

	)

19398 
	#OCOTP_GP1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP1_BITS_SHIFT
)Ë& 
OCOTP_GP1_BITS_MASK
)

	)

19401 
	#OCOTP_GP2_BITS_MASK
 (0xFFFFFFFFU)

	)

19402 
	#OCOTP_GP2_BITS_SHIFT
 (0U)

	)

19403 
	#OCOTP_GP2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP2_BITS_SHIFT
)Ë& 
OCOTP_GP2_BITS_MASK
)

	)

19406 
	#OCOTP_SW_GP0_BITS_MASK
 (0xFFFFFFFFU)

	)

19407 
	#OCOTP_SW_GP0_BITS_SHIFT
 (0U)

	)

19408 
	#OCOTP_SW_GP0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_GP0_BITS_SHIFT
)Ë& 
OCOTP_SW_GP0_BITS_MASK
)

	)

19411 
	#OCOTP_SW_GP1_BITS_MASK
 (0xFFFFFFFFU)

	)

19412 
	#OCOTP_SW_GP1_BITS_SHIFT
 (0U)

	)

19413 
	#OCOTP_SW_GP1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_GP1_BITS_SHIFT
)Ë& 
OCOTP_SW_GP1_BITS_MASK
)

	)

19416 
	#OCOTP_SW_GP2_BITS_MASK
 (0xFFFFFFFFU)

	)

19417 
	#OCOTP_SW_GP2_BITS_SHIFT
 (0U)

	)

19418 
	#OCOTP_SW_GP2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_GP2_BITS_SHIFT
)Ë& 
OCOTP_SW_GP2_BITS_MASK
)

	)

19421 
	#OCOTP_SW_GP3_BITS_MASK
 (0xFFFFFFFFU)

	)

19422 
	#OCOTP_SW_GP3_BITS_SHIFT
 (0U)

	)

19423 
	#OCOTP_SW_GP3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_GP3_BITS_SHIFT
)Ë& 
OCOTP_SW_GP3_BITS_MASK
)

	)

19426 
	#OCOTP_SW_GP4_BITS_MASK
 (0xFFFFFFFFU)

	)

19427 
	#OCOTP_SW_GP4_BITS_SHIFT
 (0U)

	)

19428 
	#OCOTP_SW_GP4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SW_GP4_BITS_SHIFT
)Ë& 
OCOTP_SW_GP4_BITS_MASK
)

	)

19431 
	#OCOTP_MISC_CONF_BITS_MASK
 (0xFFFFFFFFU)

	)

19432 
	#OCOTP_MISC_CONF_BITS_SHIFT
 (0U)

	)

19433 
	#OCOTP_MISC_CONF_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_MISC_CONF_BITS_SHIFT
)Ë& 
OCOTP_MISC_CONF_BITS_MASK
)

	)

19436 
	#OCOTP_FIELD_RETURN_BITS_MASK
 (0xFFFFFFFFU)

	)

19437 
	#OCOTP_FIELD_RETURN_BITS_SHIFT
 (0U)

	)

19438 
	#OCOTP_FIELD_RETURN_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_FIELD_RETURN_BITS_SHIFT
)Ë& 
OCOTP_FIELD_RETURN_BITS_MASK
)

	)

19441 
	#OCOTP_SRK_REVOKE_BITS_MASK
 (0xFFFFFFFFU)

	)

19442 
	#OCOTP_SRK_REVOKE_BITS_SHIFT
 (0U)

	)

19443 
	#OCOTP_SRK_REVOKE_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_SRK_REVOKE_BITS_SHIFT
)Ë& 
OCOTP_SRK_REVOKE_BITS_MASK
)

	)

19446 
	#OCOTP_ROM_PATCH0_BITS_MASK
 (0xFFFFFFFFU)

	)

19447 
	#OCOTP_ROM_PATCH0_BITS_SHIFT
 (0U)

	)

19448 
	#OCOTP_ROM_PATCH0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH0_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH0_BITS_MASK
)

	)

19451 
	#OCOTP_ROM_PATCH1_BITS_MASK
 (0xFFFFFFFFU)

	)

19452 
	#OCOTP_ROM_PATCH1_BITS_SHIFT
 (0U)

	)

19453 
	#OCOTP_ROM_PATCH1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH1_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH1_BITS_MASK
)

	)

19456 
	#OCOTP_ROM_PATCH2_BITS_MASK
 (0xFFFFFFFFU)

	)

19457 
	#OCOTP_ROM_PATCH2_BITS_SHIFT
 (0U)

	)

19458 
	#OCOTP_ROM_PATCH2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH2_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH2_BITS_MASK
)

	)

19461 
	#OCOTP_ROM_PATCH3_BITS_MASK
 (0xFFFFFFFFU)

	)

19462 
	#OCOTP_ROM_PATCH3_BITS_SHIFT
 (0U)

	)

19463 
	#OCOTP_ROM_PATCH3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH3_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH3_BITS_MASK
)

	)

19466 
	#OCOTP_ROM_PATCH4_BITS_MASK
 (0xFFFFFFFFU)

	)

19467 
	#OCOTP_ROM_PATCH4_BITS_SHIFT
 (0U)

	)

19468 
	#OCOTP_ROM_PATCH4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH4_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH4_BITS_MASK
)

	)

19471 
	#OCOTP_ROM_PATCH5_BITS_MASK
 (0xFFFFFFFFU)

	)

19472 
	#OCOTP_ROM_PATCH5_BITS_SHIFT
 (0U)

	)

19473 
	#OCOTP_ROM_PATCH5_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH5_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH5_BITS_MASK
)

	)

19476 
	#OCOTP_ROM_PATCH6_BITS_MASK
 (0xFFFFFFFFU)

	)

19477 
	#OCOTP_ROM_PATCH6_BITS_SHIFT
 (0U)

	)

19478 
	#OCOTP_ROM_PATCH6_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH6_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH6_BITS_MASK
)

	)

19481 
	#OCOTP_ROM_PATCH7_BITS_MASK
 (0xFFFFFFFFU)

	)

19482 
	#OCOTP_ROM_PATCH7_BITS_SHIFT
 (0U)

	)

19483 
	#OCOTP_ROM_PATCH7_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_ROM_PATCH7_BITS_SHIFT
)Ë& 
OCOTP_ROM_PATCH7_BITS_MASK
)

	)

19486 
	#OCOTP_GP3_0_BITS_MASK
 (0xFFFFFFFFU)

	)

19487 
	#OCOTP_GP3_0_BITS_SHIFT
 (0U)

	)

19488 
	#OCOTP_GP3_0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP3_0_BITS_SHIFT
)Ë& 
OCOTP_GP3_0_BITS_MASK
)

	)

19491 
	#OCOTP_GP3_1_BITS_MASK
 (0xFFFFFFFFU)

	)

19492 
	#OCOTP_GP3_1_BITS_SHIFT
 (0U)

	)

19493 
	#OCOTP_GP3_1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP3_1_BITS_SHIFT
)Ë& 
OCOTP_GP3_1_BITS_MASK
)

	)

19496 
	#OCOTP_GP3_2_BITS_MASK
 (0xFFFFFFFFU)

	)

19497 
	#OCOTP_GP3_2_BITS_SHIFT
 (0U)

	)

19498 
	#OCOTP_GP3_2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP3_2_BITS_SHIFT
)Ë& 
OCOTP_GP3_2_BITS_MASK
)

	)

19501 
	#OCOTP_GP3_3_BITS_MASK
 (0xFFFFFFFFU)

	)

19502 
	#OCOTP_GP3_3_BITS_SHIFT
 (0U)

	)

19503 
	#OCOTP_GP3_3_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP3_3_BITS_SHIFT
)Ë& 
OCOTP_GP3_3_BITS_MASK
)

	)

19506 
	#OCOTP_GP3_4_BITS_MASK
 (0xFFFFFFFFU)

	)

19507 
	#OCOTP_GP3_4_BITS_SHIFT
 (0U)

	)

19508 
	#OCOTP_GP3_4_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP3_4_BITS_SHIFT
)Ë& 
OCOTP_GP3_4_BITS_MASK
)

	)

19511 
	#OCOTP_GP4_0_BITS_MASK
 (0xFFFFFFFFU)

	)

19512 
	#OCOTP_GP4_0_BITS_SHIFT
 (0U)

	)

19513 
	#OCOTP_GP4_0_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP4_0_BITS_SHIFT
)Ë& 
OCOTP_GP4_0_BITS_MASK
)

	)

19516 
	#OCOTP_GP4_1_BITS_MASK
 (0xFFFFFFFFU)

	)

19517 
	#OCOTP_GP4_1_BITS_SHIFT
 (0U)

	)

19518 
	#OCOTP_GP4_1_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP4_1_BITS_SHIFT
)Ë& 
OCOTP_GP4_1_BITS_MASK
)

	)

19521 
	#OCOTP_GP4_2_BITS_MASK
 (0xFFFFFFFFU)

	)

19522 
	#OCOTP_GP4_2_BITS_SHIFT
 (0U)

	)

19523 
	#OCOTP_GP4_2_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
OCOTP_GP4_2_BITS_SHIFT
)Ë& 
OCOTP_GP4_2_BITS_MASK
)

	)

19533 
	#OCOTP_BASE
 (0x21BC000u)

	)

19535 
	#OCOTP
 ((
OCOTP_Ty≥
 *)
OCOTP_BASE
)

	)

19537 
	#OCOTP_BASE_ADDRS
 { 
OCOTP_BASE
 }

	)

19539 
	#OCOTP_BASE_PTRS
 { 
OCOTP
 }

	)

19557 
__IO
 
uöt32_t
 
	mMEGA_CTRL
;

19558 
__IO
 
uöt32_t
 
	mMEGA_PUPSCR
;

19559 
__IO
 
uöt32_t
 
	mMEGA_PDNSCR
;

19560 
__IO
 
uöt32_t
 
	mMEGA_SR
;

19561 
uöt8_t
 
	mRESERVED_0
[112];

19562 
__IO
 
uöt32_t
 
	mCPU_CTRL
;

19563 
__IO
 
uöt32_t
 
	mCPU_PUPSCR
;

19564 
__IO
 
uöt32_t
 
	mCPU_PDNSCR
;

19565 
__IO
 
uöt32_t
 
	mCPU_SR
;

19566 } 
	tPGC_Ty≥
;

19578 
	#PGC_MEGA_CTRL_PCR_MASK
 (0x1U)

	)

19579 
	#PGC_MEGA_CTRL_PCR_SHIFT
 (0U)

	)

19580 
	#PGC_MEGA_CTRL_PCR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_MEGA_CTRL_PCR_SHIFT
)Ë& 
PGC_MEGA_CTRL_PCR_MASK
)

	)

19583 
	#PGC_MEGA_PUPSCR_SW_MASK
 (0x3FU)

	)

19584 
	#PGC_MEGA_PUPSCR_SW_SHIFT
 (0U)

	)

19585 
	#PGC_MEGA_PUPSCR_SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_MEGA_PUPSCR_SW_SHIFT
)Ë& 
PGC_MEGA_PUPSCR_SW_MASK
)

	)

19586 
	#PGC_MEGA_PUPSCR_SW2ISO_MASK
 (0x3F00U)

	)

19587 
	#PGC_MEGA_PUPSCR_SW2ISO_SHIFT
 (8U)

	)

19588 
	#PGC_MEGA_PUPSCR_SW2ISO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_MEGA_PUPSCR_SW2ISO_SHIFT
)Ë& 
PGC_MEGA_PUPSCR_SW2ISO_MASK
)

	)

19591 
	#PGC_MEGA_PDNSCR_ISO_MASK
 (0x3FU)

	)

19592 
	#PGC_MEGA_PDNSCR_ISO_SHIFT
 (0U)

	)

19593 
	#PGC_MEGA_PDNSCR_ISO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_MEGA_PDNSCR_ISO_SHIFT
)Ë& 
PGC_MEGA_PDNSCR_ISO_MASK
)

	)

19594 
	#PGC_MEGA_PDNSCR_ISO2SW_MASK
 (0x3F00U)

	)

19595 
	#PGC_MEGA_PDNSCR_ISO2SW_SHIFT
 (8U)

	)

19596 
	#PGC_MEGA_PDNSCR_ISO2SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_MEGA_PDNSCR_ISO2SW_SHIFT
)Ë& 
PGC_MEGA_PDNSCR_ISO2SW_MASK
)

	)

19599 
	#PGC_MEGA_SR_PSR_MASK
 (0x1U)

	)

19600 
	#PGC_MEGA_SR_PSR_SHIFT
 (0U)

	)

19601 
	#PGC_MEGA_SR_PSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_MEGA_SR_PSR_SHIFT
)Ë& 
PGC_MEGA_SR_PSR_MASK
)

	)

19604 
	#PGC_CPU_CTRL_PCR_MASK
 (0x1U)

	)

19605 
	#PGC_CPU_CTRL_PCR_SHIFT
 (0U)

	)

19606 
	#PGC_CPU_CTRL_PCR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_CPU_CTRL_PCR_SHIFT
)Ë& 
PGC_CPU_CTRL_PCR_MASK
)

	)

19609 
	#PGC_CPU_PUPSCR_SW_MASK
 (0x3FU)

	)

19610 
	#PGC_CPU_PUPSCR_SW_SHIFT
 (0U)

	)

19611 
	#PGC_CPU_PUPSCR_SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_CPU_PUPSCR_SW_SHIFT
)Ë& 
PGC_CPU_PUPSCR_SW_MASK
)

	)

19612 
	#PGC_CPU_PUPSCR_SW2ISO_MASK
 (0x3F00U)

	)

19613 
	#PGC_CPU_PUPSCR_SW2ISO_SHIFT
 (8U)

	)

19614 
	#PGC_CPU_PUPSCR_SW2ISO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_CPU_PUPSCR_SW2ISO_SHIFT
)Ë& 
PGC_CPU_PUPSCR_SW2ISO_MASK
)

	)

19617 
	#PGC_CPU_PDNSCR_ISO_MASK
 (0x3FU)

	)

19618 
	#PGC_CPU_PDNSCR_ISO_SHIFT
 (0U)

	)

19619 
	#PGC_CPU_PDNSCR_ISO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_CPU_PDNSCR_ISO_SHIFT
)Ë& 
PGC_CPU_PDNSCR_ISO_MASK
)

	)

19620 
	#PGC_CPU_PDNSCR_ISO2SW_MASK
 (0x3F00U)

	)

19621 
	#PGC_CPU_PDNSCR_ISO2SW_SHIFT
 (8U)

	)

19622 
	#PGC_CPU_PDNSCR_ISO2SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_CPU_PDNSCR_ISO2SW_SHIFT
)Ë& 
PGC_CPU_PDNSCR_ISO2SW_MASK
)

	)

19625 
	#PGC_CPU_SR_PSR_MASK
 (0x1U)

	)

19626 
	#PGC_CPU_SR_PSR_SHIFT
 (0U)

	)

19627 
	#PGC_CPU_SR_PSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PGC_CPU_SR_PSR_SHIFT
)Ë& 
PGC_CPU_SR_PSR_MASK
)

	)

19637 
	#PGC_BASE
 (0x20DC220u)

	)

19639 
	#PGC
 ((
PGC_Ty≥
 *)
PGC_BASE
)

	)

19641 
	#PGC_BASE_ADDRS
 { 
PGC_BASE
 }

	)

19643 
	#PGC_BASE_PTRS
 { 
PGC
 }

	)

19661 
__IO
 
uöt32_t
 
	mREG_1P1
;

19662 
uöt8_t
 
	mRESERVED_0
[12];

19663 
__IO
 
uöt32_t
 
	mREG_3P0
;

19664 
uöt8_t
 
	mRESERVED_1
[12];

19665 
__IO
 
uöt32_t
 
	mREG_2P5
;

19666 
uöt8_t
 
	mRESERVED_2
[12];

19667 
__IO
 
uöt32_t
 
	mREG_CORE
;

19668 
uöt8_t
 
	mRESERVED_3
[300];

19669 
__IO
 
uöt32_t
 
	mLOWPWR_CTRL
;

19670 
__IO
 
uöt32_t
 
	mLOWPWR_CTRL_SET
;

19671 
__IO
 
uöt32_t
 
	mLOWPWR_CTRL_CLR
;

19672 
__IO
 
uöt32_t
 
	mLOWPWR_CTRL_TOG
;

19673 } 
	tPMU_Ty≥
;

19685 
	#PMU_REG_1P1_ENABLE_LINREG_MASK
 (0x1U)

	)

19686 
	#PMU_REG_1P1_ENABLE_LINREG_SHIFT
 (0U)

	)

19687 
	#PMU_REG_1P1_ENABLE_LINREG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_ENABLE_LINREG_SHIFT
)Ë& 
PMU_REG_1P1_ENABLE_LINREG_MASK
)

	)

19688 
	#PMU_REG_1P1_ENABLE_BO_MASK
 (0x2U)

	)

19689 
	#PMU_REG_1P1_ENABLE_BO_SHIFT
 (1U)

	)

19690 
	#PMU_REG_1P1_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_ENABLE_BO_SHIFT
)Ë& 
PMU_REG_1P1_ENABLE_BO_MASK
)

	)

19691 
	#PMU_REG_1P1_ENABLE_ILIMIT_MASK
 (0x4U)

	)

19692 
	#PMU_REG_1P1_ENABLE_ILIMIT_SHIFT
 (2U)

	)

19693 
	#PMU_REG_1P1_ENABLE_ILIMIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_ENABLE_ILIMIT_SHIFT
)Ë& 
PMU_REG_1P1_ENABLE_ILIMIT_MASK
)

	)

19694 
	#PMU_REG_1P1_ENABLE_PULLDOWN_MASK
 (0x8U)

	)

19695 
	#PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT
 (3U)

	)

19696 
	#PMU_REG_1P1_ENABLE_PULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT
)Ë& 
PMU_REG_1P1_ENABLE_PULLDOWN_MASK
)

	)

19697 
	#PMU_REG_1P1_BO_OFFSET_MASK
 (0x70U)

	)

19698 
	#PMU_REG_1P1_BO_OFFSET_SHIFT
 (4U)

	)

19699 
	#PMU_REG_1P1_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_BO_OFFSET_SHIFT
)Ë& 
PMU_REG_1P1_BO_OFFSET_MASK
)

	)

19700 
	#PMU_REG_1P1_OUTPUT_TRG_MASK
 (0x1F00U)

	)

19701 
	#PMU_REG_1P1_OUTPUT_TRG_SHIFT
 (8U)

	)

19702 
	#PMU_REG_1P1_OUTPUT_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_OUTPUT_TRG_SHIFT
)Ë& 
PMU_REG_1P1_OUTPUT_TRG_MASK
)

	)

19703 
	#PMU_REG_1P1_BO_VDD1P1_MASK
 (0x10000U)

	)

19704 
	#PMU_REG_1P1_BO_VDD1P1_SHIFT
 (16U)

	)

19705 
	#PMU_REG_1P1_BO_VDD1P1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_BO_VDD1P1_SHIFT
)Ë& 
PMU_REG_1P1_BO_VDD1P1_MASK
)

	)

19706 
	#PMU_REG_1P1_OK_VDD1P1_MASK
 (0x20000U)

	)

19707 
	#PMU_REG_1P1_OK_VDD1P1_SHIFT
 (17U)

	)

19708 
	#PMU_REG_1P1_OK_VDD1P1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_OK_VDD1P1_SHIFT
)Ë& 
PMU_REG_1P1_OK_VDD1P1_MASK
)

	)

19709 
	#PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK
 (0x40000U)

	)

19710 
	#PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT
 (18U)

	)

19711 
	#PMU_REG_1P1_ENABLE_WEAK_LINREG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT
)Ë& 
PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK
)

	)

19712 
	#PMU_REG_1P1_SELREF_WEAK_LINREG_MASK
 (0x80000U)

	)

19713 
	#PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT
 (19U)

	)

19714 
	#PMU_REG_1P1_SELREF_WEAK_LINREG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT
)Ë& 
PMU_REG_1P1_SELREF_WEAK_LINREG_MASK
)

	)

19717 
	#PMU_REG_3P0_ENABLE_LINREG_MASK
 (0x1U)

	)

19718 
	#PMU_REG_3P0_ENABLE_LINREG_SHIFT
 (0U)

	)

19719 
	#PMU_REG_3P0_ENABLE_LINREG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_ENABLE_LINREG_SHIFT
)Ë& 
PMU_REG_3P0_ENABLE_LINREG_MASK
)

	)

19720 
	#PMU_REG_3P0_ENABLE_BO_MASK
 (0x2U)

	)

19721 
	#PMU_REG_3P0_ENABLE_BO_SHIFT
 (1U)

	)

19722 
	#PMU_REG_3P0_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_ENABLE_BO_SHIFT
)Ë& 
PMU_REG_3P0_ENABLE_BO_MASK
)

	)

19723 
	#PMU_REG_3P0_ENABLE_ILIMIT_MASK
 (0x4U)

	)

19724 
	#PMU_REG_3P0_ENABLE_ILIMIT_SHIFT
 (2U)

	)

19725 
	#PMU_REG_3P0_ENABLE_ILIMIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_ENABLE_ILIMIT_SHIFT
)Ë& 
PMU_REG_3P0_ENABLE_ILIMIT_MASK
)

	)

19726 
	#PMU_REG_3P0_BO_OFFSET_MASK
 (0x70U)

	)

19727 
	#PMU_REG_3P0_BO_OFFSET_SHIFT
 (4U)

	)

19728 
	#PMU_REG_3P0_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_BO_OFFSET_SHIFT
)Ë& 
PMU_REG_3P0_BO_OFFSET_MASK
)

	)

19729 
	#PMU_REG_3P0_VBUS_SEL_MASK
 (0x80U)

	)

19730 
	#PMU_REG_3P0_VBUS_SEL_SHIFT
 (7U)

	)

19731 
	#PMU_REG_3P0_VBUS_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_VBUS_SEL_SHIFT
)Ë& 
PMU_REG_3P0_VBUS_SEL_MASK
)

	)

19732 
	#PMU_REG_3P0_OUTPUT_TRG_MASK
 (0x1F00U)

	)

19733 
	#PMU_REG_3P0_OUTPUT_TRG_SHIFT
 (8U)

	)

19734 
	#PMU_REG_3P0_OUTPUT_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_OUTPUT_TRG_SHIFT
)Ë& 
PMU_REG_3P0_OUTPUT_TRG_MASK
)

	)

19735 
	#PMU_REG_3P0_BO_VDD3P0_MASK
 (0x10000U)

	)

19736 
	#PMU_REG_3P0_BO_VDD3P0_SHIFT
 (16U)

	)

19737 
	#PMU_REG_3P0_BO_VDD3P0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_BO_VDD3P0_SHIFT
)Ë& 
PMU_REG_3P0_BO_VDD3P0_MASK
)

	)

19738 
	#PMU_REG_3P0_OK_VDD3P0_MASK
 (0x20000U)

	)

19739 
	#PMU_REG_3P0_OK_VDD3P0_SHIFT
 (17U)

	)

19740 
	#PMU_REG_3P0_OK_VDD3P0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_3P0_OK_VDD3P0_SHIFT
)Ë& 
PMU_REG_3P0_OK_VDD3P0_MASK
)

	)

19743 
	#PMU_REG_2P5_ENABLE_LINREG_MASK
 (0x1U)

	)

19744 
	#PMU_REG_2P5_ENABLE_LINREG_SHIFT
 (0U)

	)

19745 
	#PMU_REG_2P5_ENABLE_LINREG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_ENABLE_LINREG_SHIFT
)Ë& 
PMU_REG_2P5_ENABLE_LINREG_MASK
)

	)

19746 
	#PMU_REG_2P5_ENABLE_BO_MASK
 (0x2U)

	)

19747 
	#PMU_REG_2P5_ENABLE_BO_SHIFT
 (1U)

	)

19748 
	#PMU_REG_2P5_ENABLE_BO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_ENABLE_BO_SHIFT
)Ë& 
PMU_REG_2P5_ENABLE_BO_MASK
)

	)

19749 
	#PMU_REG_2P5_ENABLE_ILIMIT_MASK
 (0x4U)

	)

19750 
	#PMU_REG_2P5_ENABLE_ILIMIT_SHIFT
 (2U)

	)

19751 
	#PMU_REG_2P5_ENABLE_ILIMIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_ENABLE_ILIMIT_SHIFT
)Ë& 
PMU_REG_2P5_ENABLE_ILIMIT_MASK
)

	)

19752 
	#PMU_REG_2P5_ENABLE_PULLDOWN_MASK
 (0x8U)

	)

19753 
	#PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT
 (3U)

	)

19754 
	#PMU_REG_2P5_ENABLE_PULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT
)Ë& 
PMU_REG_2P5_ENABLE_PULLDOWN_MASK
)

	)

19755 
	#PMU_REG_2P5_BO_OFFSET_MASK
 (0x70U)

	)

19756 
	#PMU_REG_2P5_BO_OFFSET_SHIFT
 (4U)

	)

19757 
	#PMU_REG_2P5_BO_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_BO_OFFSET_SHIFT
)Ë& 
PMU_REG_2P5_BO_OFFSET_MASK
)

	)

19758 
	#PMU_REG_2P5_OUTPUT_TRG_MASK
 (0x1F00U)

	)

19759 
	#PMU_REG_2P5_OUTPUT_TRG_SHIFT
 (8U)

	)

19760 
	#PMU_REG_2P5_OUTPUT_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_OUTPUT_TRG_SHIFT
)Ë& 
PMU_REG_2P5_OUTPUT_TRG_MASK
)

	)

19761 
	#PMU_REG_2P5_BO_VDD2P5_MASK
 (0x10000U)

	)

19762 
	#PMU_REG_2P5_BO_VDD2P5_SHIFT
 (16U)

	)

19763 
	#PMU_REG_2P5_BO_VDD2P5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_BO_VDD2P5_SHIFT
)Ë& 
PMU_REG_2P5_BO_VDD2P5_MASK
)

	)

19764 
	#PMU_REG_2P5_OK_VDD2P5_MASK
 (0x20000U)

	)

19765 
	#PMU_REG_2P5_OK_VDD2P5_SHIFT
 (17U)

	)

19766 
	#PMU_REG_2P5_OK_VDD2P5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_OK_VDD2P5_SHIFT
)Ë& 
PMU_REG_2P5_OK_VDD2P5_MASK
)

	)

19767 
	#PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK
 (0x40000U)

	)

19768 
	#PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT
 (18U)

	)

19769 
	#PMU_REG_2P5_ENABLE_WEAK_LINREG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT
)Ë& 
PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK
)

	)

19772 
	#PMU_REG_CORE_REG0_TARG_MASK
 (0x1FU)

	)

19773 
	#PMU_REG_CORE_REG0_TARG_SHIFT
 (0U)

	)

19774 
	#PMU_REG_CORE_REG0_TARG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_CORE_REG0_TARG_SHIFT
)Ë& 
PMU_REG_CORE_REG0_TARG_MASK
)

	)

19775 
	#PMU_REG_CORE_REG2_TARG_MASK
 (0x7C0000U)

	)

19776 
	#PMU_REG_CORE_REG2_TARG_SHIFT
 (18U)

	)

19777 
	#PMU_REG_CORE_REG2_TARG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_CORE_REG2_TARG_SHIFT
)Ë& 
PMU_REG_CORE_REG2_TARG_MASK
)

	)

19778 
	#PMU_REG_CORE_RAMP_RATE_MASK
 (0x18000000U)

	)

19779 
	#PMU_REG_CORE_RAMP_RATE_SHIFT
 (27U)

	)

19780 
	#PMU_REG_CORE_RAMP_RATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_CORE_RAMP_RATE_SHIFT
)Ë& 
PMU_REG_CORE_RAMP_RATE_MASK
)

	)

19781 
	#PMU_REG_CORE_FET_ODRIVE_MASK
 (0x20000000U)

	)

19782 
	#PMU_REG_CORE_FET_ODRIVE_SHIFT
 (29U)

	)

19783 
	#PMU_REG_CORE_FET_ODRIVE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_REG_CORE_FET_ODRIVE_SHIFT
)Ë& 
PMU_REG_CORE_FET_ODRIVE_MASK
)

	)

19786 
	#PMU_LOWPWR_CTRL_RC_OSC_EN_MASK
 (0x1U)

	)

19787 
	#PMU_LOWPWR_CTRL_RC_OSC_EN_SHIFT
 (0U)

	)

19788 
	#PMU_LOWPWR_CTRL_RC_OSC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_RC_OSC_EN_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_RC_OSC_EN_MASK
)

	)

19789 
	#PMU_LOWPWR_CTRL_RC_OSC_PROG_MASK
 (0xEU)

	)

19790 
	#PMU_LOWPWR_CTRL_RC_OSC_PROG_SHIFT
 (1U)

	)

19791 
	#PMU_LOWPWR_CTRL_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_RC_OSC_PROG_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_RC_OSC_PROG_MASK
)

	)

19792 
	#PMU_LOWPWR_CTRL_OSC_SEL_MASK
 (0x10U)

	)

19793 
	#PMU_LOWPWR_CTRL_OSC_SEL_SHIFT
 (4U)

	)

19794 
	#PMU_LOWPWR_CTRL_OSC_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_OSC_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_OSC_SEL_MASK
)

	)

19795 
	#PMU_LOWPWR_CTRL_LPBG_SEL_MASK
 (0x20U)

	)

19796 
	#PMU_LOWPWR_CTRL_LPBG_SEL_SHIFT
 (5U)

	)

19797 
	#PMU_LOWPWR_CTRL_LPBG_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_LPBG_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_LPBG_SEL_MASK
)

	)

19798 
	#PMU_LOWPWR_CTRL_LPBG_TEST_MASK
 (0x40U)

	)

19799 
	#PMU_LOWPWR_CTRL_LPBG_TEST_SHIFT
 (6U)

	)

19800 
	#PMU_LOWPWR_CTRL_LPBG_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_LPBG_TEST_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_LPBG_TEST_MASK
)

	)

19801 
	#PMU_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK
 (0x80U)

	)

19802 
	#PMU_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT
 (7U)

	)

19803 
	#PMU_LOWPWR_CTRL_REFTOP_IBIAS_OFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK
)

	)

19804 
	#PMU_LOWPWR_CTRL_L1_PWRGATE_MASK
 (0x100U)

	)

19805 
	#PMU_LOWPWR_CTRL_L1_PWRGATE_SHIFT
 (8U)

	)

19806 
	#PMU_LOWPWR_CTRL_L1_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_L1_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_L1_PWRGATE_MASK
)

	)

19807 
	#PMU_LOWPWR_CTRL_L2_PWRGATE_MASK
 (0x200U)

	)

19808 
	#PMU_LOWPWR_CTRL_L2_PWRGATE_SHIFT
 (9U)

	)

19809 
	#PMU_LOWPWR_CTRL_L2_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_L2_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_L2_PWRGATE_MASK
)

	)

19810 
	#PMU_LOWPWR_CTRL_CPU_PWRGATE_MASK
 (0x400U)

	)

19811 
	#PMU_LOWPWR_CTRL_CPU_PWRGATE_SHIFT
 (10U)

	)

19812 
	#PMU_LOWPWR_CTRL_CPU_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CPU_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CPU_PWRGATE_MASK
)

	)

19813 
	#PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK
 (0x800U)

	)

19814 
	#PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT
 (11U)

	)

19815 
	#PMU_LOWPWR_CTRL_DISPLAY_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK
)

	)

19816 
	#PMU_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK
 (0x2000U)

	)

19817 
	#PMU_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT
 (13U)

	)

19818 
	#PMU_LOWPWR_CTRL_RCOSC_CG_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK
)

	)

19819 
	#PMU_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK
 (0xC000U)

	)

19820 
	#PMU_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT
 (14U)

	)

19821 
	#PMU_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK
)

	)

19822 
	#PMU_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK
 (0x10000U)

	)

19823 
	#PMU_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT
 (16U)

	)

19824 
	#PMU_LOWPWR_CTRL_XTALOSC_PWRUP_STAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK
)

	)

19825 
	#PMU_LOWPWR_CTRL_MIX_PWRGATE_MASK
 (0x20000U)

	)

19826 
	#PMU_LOWPWR_CTRL_MIX_PWRGATE_SHIFT
 (17U)

	)

19827 
	#PMU_LOWPWR_CTRL_MIX_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_MIX_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_MIX_PWRGATE_MASK
)

	)

19830 
	#PMU_LOWPWR_CTRL_SET_RC_OSC_EN_MASK
 (0x1U)

	)

19831 
	#PMU_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT
 (0U)

	)

19832 
	#PMU_LOWPWR_CTRL_SET_RC_OSC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_RC_OSC_EN_MASK
)

	)

19833 
	#PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK
 (0xEU)

	)

19834 
	#PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT
 (1U)

	)

19835 
	#PMU_LOWPWR_CTRL_SET_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK
)

	)

19836 
	#PMU_LOWPWR_CTRL_SET_OSC_SEL_MASK
 (0x10U)

	)

19837 
	#PMU_LOWPWR_CTRL_SET_OSC_SEL_SHIFT
 (4U)

	)

19838 
	#PMU_LOWPWR_CTRL_SET_OSC_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_OSC_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_OSC_SEL_MASK
)

	)

19839 
	#PMU_LOWPWR_CTRL_SET_LPBG_SEL_MASK
 (0x20U)

	)

19840 
	#PMU_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT
 (5U)

	)

19841 
	#PMU_LOWPWR_CTRL_SET_LPBG_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_LPBG_SEL_MASK
)

	)

19842 
	#PMU_LOWPWR_CTRL_SET_LPBG_TEST_MASK
 (0x40U)

	)

19843 
	#PMU_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT
 (6U)

	)

19844 
	#PMU_LOWPWR_CTRL_SET_LPBG_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_LPBG_TEST_MASK
)

	)

19845 
	#PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK
 (0x80U)

	)

19846 
	#PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT
 (7U)

	)

19847 
	#PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK
)

	)

19848 
	#PMU_LOWPWR_CTRL_SET_L1_PWRGATE_MASK
 (0x100U)

	)

19849 
	#PMU_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT
 (8U)

	)

19850 
	#PMU_LOWPWR_CTRL_SET_L1_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_L1_PWRGATE_MASK
)

	)

19851 
	#PMU_LOWPWR_CTRL_SET_L2_PWRGATE_MASK
 (0x200U)

	)

19852 
	#PMU_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT
 (9U)

	)

19853 
	#PMU_LOWPWR_CTRL_SET_L2_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_L2_PWRGATE_MASK
)

	)

19854 
	#PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK
 (0x400U)

	)

19855 
	#PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT
 (10U)

	)

19856 
	#PMU_LOWPWR_CTRL_SET_CPU_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK
)

	)

19857 
	#PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK
 (0x800U)

	)

19858 
	#PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT
 (11U)

	)

19859 
	#PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK
)

	)

19860 
	#PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK
 (0x2000U)

	)

19861 
	#PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT
 (13U)

	)

19862 
	#PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK
)

	)

19863 
	#PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK
 (0xC000U)

	)

19864 
	#PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT
 (14U)

	)

19865 
	#PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK
)

	)

19866 
	#PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK
 (0x10000U)

	)

19867 
	#PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT
 (16U)

	)

19868 
	#PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK
)

	)

19869 
	#PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK
 (0x20000U)

	)

19870 
	#PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT
 (17U)

	)

19871 
	#PMU_LOWPWR_CTRL_SET_MIX_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK
)

	)

19874 
	#PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK
 (0x1U)

	)

19875 
	#PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT
 (0U)

	)

19876 
	#PMU_LOWPWR_CTRL_CLR_RC_OSC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK
)

	)

19877 
	#PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK
 (0xEU)

	)

19878 
	#PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT
 (1U)

	)

19879 
	#PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK
)

	)

19880 
	#PMU_LOWPWR_CTRL_CLR_OSC_SEL_MASK
 (0x10U)

	)

19881 
	#PMU_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT
 (4U)

	)

19882 
	#PMU_LOWPWR_CTRL_CLR_OSC_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_OSC_SEL_MASK
)

	)

19883 
	#PMU_LOWPWR_CTRL_CLR_LPBG_SEL_MASK
 (0x20U)

	)

19884 
	#PMU_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT
 (5U)

	)

19885 
	#PMU_LOWPWR_CTRL_CLR_LPBG_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_LPBG_SEL_MASK
)

	)

19886 
	#PMU_LOWPWR_CTRL_CLR_LPBG_TEST_MASK
 (0x40U)

	)

19887 
	#PMU_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT
 (6U)

	)

19888 
	#PMU_LOWPWR_CTRL_CLR_LPBG_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_LPBG_TEST_MASK
)

	)

19889 
	#PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK
 (0x80U)

	)

19890 
	#PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT
 (7U)

	)

19891 
	#PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK
)

	)

19892 
	#PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK
 (0x100U)

	)

19893 
	#PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT
 (8U)

	)

19894 
	#PMU_LOWPWR_CTRL_CLR_L1_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK
)

	)

19895 
	#PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK
 (0x200U)

	)

19896 
	#PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT
 (9U)

	)

19897 
	#PMU_LOWPWR_CTRL_CLR_L2_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK
)

	)

19898 
	#PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK
 (0x400U)

	)

19899 
	#PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT
 (10U)

	)

19900 
	#PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK
)

	)

19901 
	#PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK
 (0x800U)

	)

19902 
	#PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT
 (11U)

	)

19903 
	#PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK
)

	)

19904 
	#PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK
 (0x2000U)

	)

19905 
	#PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT
 (13U)

	)

19906 
	#PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK
)

	)

19907 
	#PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK
 (0xC000U)

	)

19908 
	#PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT
 (14U)

	)

19909 
	#PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK
)

	)

19910 
	#PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK
 (0x10000U)

	)

19911 
	#PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT
 (16U)

	)

19912 
	#PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK
)

	)

19913 
	#PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK
 (0x20000U)

	)

19914 
	#PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT
 (17U)

	)

19915 
	#PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK
)

	)

19918 
	#PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK
 (0x1U)

	)

19919 
	#PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT
 (0U)

	)

19920 
	#PMU_LOWPWR_CTRL_TOG_RC_OSC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK
)

	)

19921 
	#PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK
 (0xEU)

	)

19922 
	#PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT
 (1U)

	)

19923 
	#PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK
)

	)

19924 
	#PMU_LOWPWR_CTRL_TOG_OSC_SEL_MASK
 (0x10U)

	)

19925 
	#PMU_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT
 (4U)

	)

19926 
	#PMU_LOWPWR_CTRL_TOG_OSC_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_OSC_SEL_MASK
)

	)

19927 
	#PMU_LOWPWR_CTRL_TOG_LPBG_SEL_MASK
 (0x20U)

	)

19928 
	#PMU_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT
 (5U)

	)

19929 
	#PMU_LOWPWR_CTRL_TOG_LPBG_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_LPBG_SEL_MASK
)

	)

19930 
	#PMU_LOWPWR_CTRL_TOG_LPBG_TEST_MASK
 (0x40U)

	)

19931 
	#PMU_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT
 (6U)

	)

19932 
	#PMU_LOWPWR_CTRL_TOG_LPBG_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_LPBG_TEST_MASK
)

	)

19933 
	#PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK
 (0x80U)

	)

19934 
	#PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT
 (7U)

	)

19935 
	#PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK
)

	)

19936 
	#PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK
 (0x100U)

	)

19937 
	#PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT
 (8U)

	)

19938 
	#PMU_LOWPWR_CTRL_TOG_L1_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK
)

	)

19939 
	#PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK
 (0x200U)

	)

19940 
	#PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT
 (9U)

	)

19941 
	#PMU_LOWPWR_CTRL_TOG_L2_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK
)

	)

19942 
	#PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK
 (0x400U)

	)

19943 
	#PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT
 (10U)

	)

19944 
	#PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK
)

	)

19945 
	#PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK
 (0x800U)

	)

19946 
	#PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT
 (11U)

	)

19947 
	#PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK
)

	)

19948 
	#PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK
 (0x2000U)

	)

19949 
	#PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT
 (13U)

	)

19950 
	#PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK
)

	)

19951 
	#PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK
 (0xC000U)

	)

19952 
	#PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT
 (14U)

	)

19953 
	#PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK
)

	)

19954 
	#PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK
 (0x10000U)

	)

19955 
	#PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT
 (16U)

	)

19956 
	#PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK
)

	)

19957 
	#PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK
 (0x20000U)

	)

19958 
	#PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT
 (17U)

	)

19959 
	#PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT
)Ë& 
PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK
)

	)

19969 
	#PMU_BASE
 (0x20C8110u)

	)

19971 
	#PMU
 ((
PMU_Ty≥
 *)
PMU_BASE
)

	)

19973 
	#PMU_BASE_ADDRS
 { 
PMU_BASE
 }

	)

19975 
	#PMU_BASE_PTRS
 { 
PMU
 }

	)

19977 
	#PMU_IRQS
 { 
PMU_IRQ1_IRQn
, 
PMU_IRQ2_IRQn
 }

	)

19995 
__IO
 
uöt32_t
 
	mPWMCR
;

19996 
__IO
 
uöt32_t
 
	mPWMSR
;

19997 
__IO
 
uöt32_t
 
	mPWMIR
;

19998 
__IO
 
uöt32_t
 
	mPWMSAR
;

19999 
__IO
 
uöt32_t
 
	mPWMPR
;

20000 
__I
 
uöt32_t
 
	mPWMCNR
;

20001 } 
	tPWM_Ty≥
;

20013 
	#PWM_PWMCR_EN_MASK
 (0x1U)

	)

20014 
	#PWM_PWMCR_EN_SHIFT
 (0U)

	)

20015 
	#PWM_PWMCR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_EN_SHIFT
)Ë& 
PWM_PWMCR_EN_MASK
)

	)

20016 
	#PWM_PWMCR_REPEAT_MASK
 (0x6U)

	)

20017 
	#PWM_PWMCR_REPEAT_SHIFT
 (1U)

	)

20018 
	#PWM_PWMCR_REPEAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_REPEAT_SHIFT
)Ë& 
PWM_PWMCR_REPEAT_MASK
)

	)

20019 
	#PWM_PWMCR_SWR_MASK
 (0x8U)

	)

20020 
	#PWM_PWMCR_SWR_SHIFT
 (3U)

	)

20021 
	#PWM_PWMCR_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_SWR_SHIFT
)Ë& 
PWM_PWMCR_SWR_MASK
)

	)

20022 
	#PWM_PWMCR_PRESCALER_MASK
 (0xFFF0U)

	)

20023 
	#PWM_PWMCR_PRESCALER_SHIFT
 (4U)

	)

20024 
	#PWM_PWMCR_PRESCALER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_PRESCALER_SHIFT
)Ë& 
PWM_PWMCR_PRESCALER_MASK
)

	)

20025 
	#PWM_PWMCR_CLKSRC_MASK
 (0x30000U)

	)

20026 
	#PWM_PWMCR_CLKSRC_SHIFT
 (16U)

	)

20027 
	#PWM_PWMCR_CLKSRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_CLKSRC_SHIFT
)Ë& 
PWM_PWMCR_CLKSRC_MASK
)

	)

20028 
	#PWM_PWMCR_POUTC_MASK
 (0xC0000U)

	)

20029 
	#PWM_PWMCR_POUTC_SHIFT
 (18U)

	)

20030 
	#PWM_PWMCR_POUTC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_POUTC_SHIFT
)Ë& 
PWM_PWMCR_POUTC_MASK
)

	)

20031 
	#PWM_PWMCR_HCTR_MASK
 (0x100000U)

	)

20032 
	#PWM_PWMCR_HCTR_SHIFT
 (20U)

	)

20033 
	#PWM_PWMCR_HCTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_HCTR_SHIFT
)Ë& 
PWM_PWMCR_HCTR_MASK
)

	)

20034 
	#PWM_PWMCR_BCTR_MASK
 (0x200000U)

	)

20035 
	#PWM_PWMCR_BCTR_SHIFT
 (21U)

	)

20036 
	#PWM_PWMCR_BCTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_BCTR_SHIFT
)Ë& 
PWM_PWMCR_BCTR_MASK
)

	)

20037 
	#PWM_PWMCR_DBGEN_MASK
 (0x400000U)

	)

20038 
	#PWM_PWMCR_DBGEN_SHIFT
 (22U)

	)

20039 
	#PWM_PWMCR_DBGEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_DBGEN_SHIFT
)Ë& 
PWM_PWMCR_DBGEN_MASK
)

	)

20040 
	#PWM_PWMCR_WAITEN_MASK
 (0x800000U)

	)

20041 
	#PWM_PWMCR_WAITEN_SHIFT
 (23U)

	)

20042 
	#PWM_PWMCR_WAITEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_WAITEN_SHIFT
)Ë& 
PWM_PWMCR_WAITEN_MASK
)

	)

20043 
	#PWM_PWMCR_DOZEN_MASK
 (0x1000000U)

	)

20044 
	#PWM_PWMCR_DOZEN_SHIFT
 (24U)

	)

20045 
	#PWM_PWMCR_DOZEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_DOZEN_SHIFT
)Ë& 
PWM_PWMCR_DOZEN_MASK
)

	)

20046 
	#PWM_PWMCR_STOPEN_MASK
 (0x2000000U)

	)

20047 
	#PWM_PWMCR_STOPEN_SHIFT
 (25U)

	)

20048 
	#PWM_PWMCR_STOPEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_STOPEN_SHIFT
)Ë& 
PWM_PWMCR_STOPEN_MASK
)

	)

20049 
	#PWM_PWMCR_FWM_MASK
 (0xC000000U)

	)

20050 
	#PWM_PWMCR_FWM_SHIFT
 (26U)

	)

20051 
	#PWM_PWMCR_FWM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCR_FWM_SHIFT
)Ë& 
PWM_PWMCR_FWM_MASK
)

	)

20054 
	#PWM_PWMSR_FIFOAV_MASK
 (0x7U)

	)

20055 
	#PWM_PWMSR_FIFOAV_SHIFT
 (0U)

	)

20056 
	#PWM_PWMSR_FIFOAV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMSR_FIFOAV_SHIFT
)Ë& 
PWM_PWMSR_FIFOAV_MASK
)

	)

20057 
	#PWM_PWMSR_FE_MASK
 (0x8U)

	)

20058 
	#PWM_PWMSR_FE_SHIFT
 (3U)

	)

20059 
	#PWM_PWMSR_FE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMSR_FE_SHIFT
)Ë& 
PWM_PWMSR_FE_MASK
)

	)

20060 
	#PWM_PWMSR_ROV_MASK
 (0x10U)

	)

20061 
	#PWM_PWMSR_ROV_SHIFT
 (4U)

	)

20062 
	#PWM_PWMSR_ROV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMSR_ROV_SHIFT
)Ë& 
PWM_PWMSR_ROV_MASK
)

	)

20063 
	#PWM_PWMSR_CMP_MASK
 (0x20U)

	)

20064 
	#PWM_PWMSR_CMP_SHIFT
 (5U)

	)

20065 
	#PWM_PWMSR_CMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMSR_CMP_SHIFT
)Ë& 
PWM_PWMSR_CMP_MASK
)

	)

20066 
	#PWM_PWMSR_FWE_MASK
 (0x40U)

	)

20067 
	#PWM_PWMSR_FWE_SHIFT
 (6U)

	)

20068 
	#PWM_PWMSR_FWE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMSR_FWE_SHIFT
)Ë& 
PWM_PWMSR_FWE_MASK
)

	)

20071 
	#PWM_PWMIR_FIE_MASK
 (0x1U)

	)

20072 
	#PWM_PWMIR_FIE_SHIFT
 (0U)

	)

20073 
	#PWM_PWMIR_FIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMIR_FIE_SHIFT
)Ë& 
PWM_PWMIR_FIE_MASK
)

	)

20074 
	#PWM_PWMIR_RIE_MASK
 (0x2U)

	)

20075 
	#PWM_PWMIR_RIE_SHIFT
 (1U)

	)

20076 
	#PWM_PWMIR_RIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMIR_RIE_SHIFT
)Ë& 
PWM_PWMIR_RIE_MASK
)

	)

20077 
	#PWM_PWMIR_CIE_MASK
 (0x4U)

	)

20078 
	#PWM_PWMIR_CIE_SHIFT
 (2U)

	)

20079 
	#PWM_PWMIR_CIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMIR_CIE_SHIFT
)Ë& 
PWM_PWMIR_CIE_MASK
)

	)

20082 
	#PWM_PWMSAR_SAMPLE_MASK
 (0xFFFFU)

	)

20083 
	#PWM_PWMSAR_SAMPLE_SHIFT
 (0U)

	)

20084 
	#PWM_PWMSAR_SAMPLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMSAR_SAMPLE_SHIFT
)Ë& 
PWM_PWMSAR_SAMPLE_MASK
)

	)

20087 
	#PWM_PWMPR_PERIOD_MASK
 (0xFFFFU)

	)

20088 
	#PWM_PWMPR_PERIOD_SHIFT
 (0U)

	)

20089 
	#PWM_PWMPR_PERIOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMPR_PERIOD_SHIFT
)Ë& 
PWM_PWMPR_PERIOD_MASK
)

	)

20092 
	#PWM_PWMCNR_COUNT_MASK
 (0xFFFFU)

	)

20093 
	#PWM_PWMCNR_COUNT_SHIFT
 (0U)

	)

20094 
	#PWM_PWMCNR_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PWM_PWMCNR_COUNT_SHIFT
)Ë& 
PWM_PWMCNR_COUNT_MASK
)

	)

20104 
	#PWM1_BASE
 (0x2080000u)

	)

20106 
	#PWM1
 ((
PWM_Ty≥
 *)
PWM1_BASE
)

	)

20108 
	#PWM2_BASE
 (0x2084000u)

	)

20110 
	#PWM2
 ((
PWM_Ty≥
 *)
PWM2_BASE
)

	)

20112 
	#PWM3_BASE
 (0x2088000u)

	)

20114 
	#PWM3
 ((
PWM_Ty≥
 *)
PWM3_BASE
)

	)

20116 
	#PWM4_BASE
 (0x208C000u)

	)

20118 
	#PWM4
 ((
PWM_Ty≥
 *)
PWM4_BASE
)

	)

20120 
	#PWM5_BASE
 (0x20F0000u)

	)

20122 
	#PWM5
 ((
PWM_Ty≥
 *)
PWM5_BASE
)

	)

20124 
	#PWM6_BASE
 (0x20F4000u)

	)

20126 
	#PWM6
 ((
PWM_Ty≥
 *)
PWM6_BASE
)

	)

20128 
	#PWM7_BASE
 (0x20F8000u)

	)

20130 
	#PWM7
 ((
PWM_Ty≥
 *)
PWM7_BASE
)

	)

20132 
	#PWM8_BASE
 (0x20FC000u)

	)

20134 
	#PWM8
 ((
PWM_Ty≥
 *)
PWM8_BASE
)

	)

20136 
	#PWM_BASE_ADDRS
 { 0u, 
PWM1_BASE
, 
PWM2_BASE
, 
PWM3_BASE
, 
PWM4_BASE
, 
PWM5_BASE
, 
PWM6_BASE
, 
PWM7_BASE
, 
PWM8_BASE
 }

	)

20138 
	#PWM_BASE_PTRS
 { (
PWM_Ty≥
 *)0u, 
PWM1
, 
PWM2
, 
PWM3
, 
PWM4
, 
PWM5
, 
PWM6
, 
PWM7
, 
PWM8
 }

	)

20140 
	#PWM_IRQS
 { 
NŸAvaû_IRQn
, 
PWM1_IRQn
, 
PWM2_IRQn
, 
PWM3_IRQn
, 
PWM4_IRQn
, 
PWM5_IRQn
, 
PWM6_IRQn
, 
PWM7_IRQn
, 
PWM8_IRQn
 }

	)

20158 
__IO
 
uöt32_t
 
	mCTRL
;

20159 
__IO
 
uöt32_t
 
	mCTRL_SET
;

20160 
__IO
 
uöt32_t
 
	mCTRL_CLR
;

20161 
__IO
 
uöt32_t
 
	mCTRL_TOG
;

20162 
__IO
 
uöt32_t
 
	mSTAT
;

20163 
__IO
 
uöt32_t
 
	mSTAT_SET
;

20164 
__IO
 
uöt32_t
 
	mSTAT_CLR
;

20165 
__IO
 
uöt32_t
 
	mSTAT_TOG
;

20166 
__IO
 
uöt32_t
 
	mOUT_CTRL
;

20167 
__IO
 
uöt32_t
 
	mOUT_CTRL_SET
;

20168 
__IO
 
uöt32_t
 
	mOUT_CTRL_CLR
;

20169 
__IO
 
uöt32_t
 
	mOUT_CTRL_TOG
;

20170 
__IO
 
uöt32_t
 
	mOUT_BUF
;

20171 
uöt8_t
 
	mRESERVED_0
[12];

20172 
__IO
 
uöt32_t
 
	mOUT_BUF2
;

20173 
uöt8_t
 
	mRESERVED_1
[12];

20174 
__IO
 
uöt32_t
 
	mOUT_PITCH
;

20175 
uöt8_t
 
	mRESERVED_2
[12];

20176 
__IO
 
uöt32_t
 
	mOUT_LRC
;

20177 
uöt8_t
 
	mRESERVED_3
[12];

20178 
__IO
 
uöt32_t
 
	mOUT_PS_ULC
;

20179 
uöt8_t
 
	mRESERVED_4
[12];

20180 
__IO
 
uöt32_t
 
	mOUT_PS_LRC
;

20181 
uöt8_t
 
	mRESERVED_5
[12];

20182 
__IO
 
uöt32_t
 
	mOUT_AS_ULC
;

20183 
uöt8_t
 
	mRESERVED_6
[12];

20184 
__IO
 
uöt32_t
 
	mOUT_AS_LRC
;

20185 
uöt8_t
 
	mRESERVED_7
[12];

20186 
__IO
 
uöt32_t
 
	mPS_CTRL
;

20187 
__IO
 
uöt32_t
 
	mPS_CTRL_SET
;

20188 
__IO
 
uöt32_t
 
	mPS_CTRL_CLR
;

20189 
__IO
 
uöt32_t
 
	mPS_CTRL_TOG
;

20190 
__IO
 
uöt32_t
 
	mPS_BUF
;

20191 
uöt8_t
 
	mRESERVED_8
[12];

20192 
__IO
 
uöt32_t
 
	mPS_UBUF
;

20193 
uöt8_t
 
	mRESERVED_9
[12];

20194 
__IO
 
uöt32_t
 
	mPS_VBUF
;

20195 
uöt8_t
 
	mRESERVED_10
[12];

20196 
__IO
 
uöt32_t
 
	mPS_PITCH
;

20197 
uöt8_t
 
	mRESERVED_11
[12];

20198 
__IO
 
uöt32_t
 
	mPS_BACKGROUND_0
;

20199 
uöt8_t
 
	mRESERVED_12
[12];

20200 
__IO
 
uöt32_t
 
	mPS_SCALE
;

20201 
uöt8_t
 
	mRESERVED_13
[12];

20202 
__IO
 
uöt32_t
 
	mPS_OFFSET
;

20203 
uöt8_t
 
	mRESERVED_14
[12];

20204 
__IO
 
uöt32_t
 
	mPS_CLRKEYLOW_0
;

20205 
uöt8_t
 
	mRESERVED_15
[12];

20206 
__IO
 
uöt32_t
 
	mPS_CLRKEYHIGH_0
;

20207 
uöt8_t
 
	mRESERVED_16
[12];

20208 
__IO
 
uöt32_t
 
	mAS_CTRL
;

20209 
uöt8_t
 
	mRESERVED_17
[12];

20210 
__IO
 
uöt32_t
 
	mAS_BUF
;

20211 
uöt8_t
 
	mRESERVED_18
[12];

20212 
__IO
 
uöt32_t
 
	mAS_PITCH
;

20213 
uöt8_t
 
	mRESERVED_19
[12];

20214 
__IO
 
uöt32_t
 
	mAS_CLRKEYLOW_0
;

20215 
uöt8_t
 
	mRESERVED_20
[12];

20216 
__IO
 
uöt32_t
 
	mAS_CLRKEYHIGH_0
;

20217 
uöt8_t
 
	mRESERVED_21
[12];

20218 
__IO
 
uöt32_t
 
	mCSC1_COEF0
;

20219 
uöt8_t
 
	mRESERVED_22
[12];

20220 
__IO
 
uöt32_t
 
	mCSC1_COEF1
;

20221 
uöt8_t
 
	mRESERVED_23
[12];

20222 
__IO
 
uöt32_t
 
	mCSC1_COEF2
;

20223 
uöt8_t
 
	mRESERVED_24
[12];

20224 
__IO
 
uöt32_t
 
	mCSC2_CTRL
;

20225 
uöt8_t
 
	mRESERVED_25
[12];

20226 
__IO
 
uöt32_t
 
	mCSC2_COEF0
;

20227 
uöt8_t
 
	mRESERVED_26
[12];

20228 
__IO
 
uöt32_t
 
	mCSC2_COEF1
;

20229 
uöt8_t
 
	mRESERVED_27
[12];

20230 
__IO
 
uöt32_t
 
	mCSC2_COEF2
;

20231 
uöt8_t
 
	mRESERVED_28
[12];

20232 
__IO
 
uöt32_t
 
	mCSC2_COEF3
;

20233 
uöt8_t
 
	mRESERVED_29
[12];

20234 
__IO
 
uöt32_t
 
	mCSC2_COEF4
;

20235 
uöt8_t
 
	mRESERVED_30
[12];

20236 
__IO
 
uöt32_t
 
	mCSC2_COEF5
;

20237 
uöt8_t
 
	mRESERVED_31
[12];

20238 
__IO
 
uöt32_t
 
	mLUT_CTRL
;

20239 
uöt8_t
 
	mRESERVED_32
[12];

20240 
__IO
 
uöt32_t
 
	mLUT_ADDR
;

20241 
uöt8_t
 
	mRESERVED_33
[12];

20242 
__IO
 
uöt32_t
 
	mLUT_DATA
;

20243 
uöt8_t
 
	mRESERVED_34
[12];

20244 
__IO
 
uöt32_t
 
	mLUT_EXTMEM
;

20245 
uöt8_t
 
	mRESERVED_35
[12];

20246 
__IO
 
uöt32_t
 
	mCFA
;

20247 
uöt8_t
 
	mRESERVED_36
[12];

20248 
__IO
 
uöt32_t
 
	mALPHA_A_CTRL
;

20249 
uöt8_t
 
	mRESERVED_37
[44];

20250 
__IO
 
uöt32_t
 
	mPS_BACKGROUND_1
;

20251 
uöt8_t
 
	mRESERVED_38
[12];

20252 
__IO
 
uöt32_t
 
	mPS_CLRKEYLOW_1
;

20253 
uöt8_t
 
	mRESERVED_39
[12];

20254 
__IO
 
uöt32_t
 
	mPS_CLRKEYHIGH_1
;

20255 
uöt8_t
 
	mRESERVED_40
[12];

20256 
__IO
 
uöt32_t
 
	mAS_CLRKEYLOW_1
;

20257 
uöt8_t
 
	mRESERVED_41
[12];

20258 
__IO
 
uöt32_t
 
	mAS_CLRKEYHIGH_1
;

20259 
uöt8_t
 
	mRESERVED_42
[12];

20260 
__IO
 
uöt32_t
 
	mCTRL2
;

20261 
__IO
 
uöt32_t
 
	mCTRL2_SET
;

20262 
__IO
 
uöt32_t
 
	mCTRL2_CLR
;

20263 
__IO
 
uöt32_t
 
	mCTRL2_TOG
;

20264 
__IO
 
uöt32_t
 
	mPOWER_REG0
;

20265 
uöt8_t
 
	mRESERVED_43
[12];

20266 
__IO
 
uöt32_t
 
	mPOWER_REG1
;

20267 
uöt8_t
 
	mRESERVED_44
[12];

20268 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL0
;

20269 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL0_SET
;

20270 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL0_CLR
;

20271 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL0_TOG
;

20272 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL1
;

20273 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL1_SET
;

20274 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL1_CLR
;

20275 
__IO
 
uöt32_t
 
	mDATA_PATH_CTRL1_TOG
;

20276 
__IO
 
uöt32_t
 
	mINIT_MEM_CTRL
;

20277 
__IO
 
uöt32_t
 
	mINIT_MEM_CTRL_SET
;

20278 
__IO
 
uöt32_t
 
	mINIT_MEM_CTRL_CLR
;

20279 
__IO
 
uöt32_t
 
	mINIT_MEM_CTRL_TOG
;

20280 
__IO
 
uöt32_t
 
	mINIT_MEM_DATA
;

20281 
uöt8_t
 
	mRESERVED_45
[12];

20282 
__IO
 
uöt32_t
 
	mINIT_MEM_DATA_HIGH
;

20283 
uöt8_t
 
	mRESERVED_46
[12];

20284 
__IO
 
uöt32_t
 
	mIRQ_MASK
;

20285 
__IO
 
uöt32_t
 
	mIRQ_MASK_SET
;

20286 
__IO
 
uöt32_t
 
	mIRQ_MASK_CLR
;

20287 
__IO
 
uöt32_t
 
	mIRQ_MASK_TOG
;

20288 
__IO
 
uöt32_t
 
	mIRQ
;

20289 
__IO
 
uöt32_t
 
	mIRQ_SET
;

20290 
__IO
 
uöt32_t
 
	mIRQ_CLR
;

20291 
__IO
 
uöt32_t
 
	mIRQ_TOG
;

20292 
__IO
 
uöt32_t
 
	mNEXT_EN
;

20293 
__IO
 
uöt32_t
 
	mNEXT_EN_SET
;

20294 
__IO
 
uöt32_t
 
	mNEXT_EN_CLR
;

20295 
__IO
 
uöt32_t
 
	mNEXT_EN_TOG
;

20296 
uöt8_t
 
	mRESERVED_47
[64];

20297 
__IO
 
uöt32_t
 
	mNEXT
;

20298 
uöt8_t
 
	mRESERVED_48
[12];

20299 
__IO
 
uöt32_t
 
	mDEBUGCTRL
;

20300 
uöt8_t
 
	mRESERVED_49
[12];

20301 
__I
 
uöt32_t
 
	mDEBUGr
;

20302 
uöt8_t
 
	mRESERVED_50
[12];

20303 
__I
 
uöt32_t
 
	mVERSION
;

20304 
uöt8_t
 
	mRESERVED_51
[1484];

20305 
__IO
 
uöt32_t
 
	mDITHER_STORE_SIZE_CH0
;

20306 
uöt8_t
 
	mRESERVED_52
[1788];

20307 
__IO
 
uöt32_t
 
	mWFB_FETCH_CTRL
;

20308 
__IO
 
uöt32_t
 
	mWFB_FETCH_CTRL_SET
;

20309 
__IO
 
uöt32_t
 
	mWFB_FETCH_CTRL_CLR
;

20310 
__IO
 
uöt32_t
 
	mWFB_FETCH_CTRL_TOG
;

20311 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF1_ADDR
;

20312 
uöt8_t
 
	mRESERVED_53
[12];

20313 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF1_PITCH
;

20314 
uöt8_t
 
	mRESERVED_54
[12];

20315 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF1_SIZE
;

20316 
uöt8_t
 
	mRESERVED_55
[12];

20317 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF2_ADDR
;

20318 
uöt8_t
 
	mRESERVED_56
[12];

20319 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF2_PITCH
;

20320 
uöt8_t
 
	mRESERVED_57
[12];

20321 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF2_SIZE
;

20322 
uöt8_t
 
	mRESERVED_58
[12];

20323 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL0_MASK
;

20324 
uöt8_t
 
	mRESERVED_59
[12];

20325 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL1_MASK
;

20326 
uöt8_t
 
	mRESERVED_60
[12];

20327 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL2_MASK
;

20328 
uöt8_t
 
	mRESERVED_61
[12];

20329 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL3_MASK
;

20330 
uöt8_t
 
	mRESERVED_62
[12];

20331 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL4_MASK
;

20332 
uöt8_t
 
	mRESERVED_63
[12];

20333 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL5_MASK
;

20334 
uöt8_t
 
	mRESERVED_64
[12];

20335 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL6_MASK
;

20336 
uöt8_t
 
	mRESERVED_65
[12];

20337 
__IO
 
uöt32_t
 
	mWFB_ARRAY_PIXEL7_MASK
;

20338 
uöt8_t
 
	mRESERVED_66
[12];

20339 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG0_MASK
;

20340 
uöt8_t
 
	mRESERVED_67
[12];

20341 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG1_MASK
;

20342 
uöt8_t
 
	mRESERVED_68
[12];

20343 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG2_MASK
;

20344 
uöt8_t
 
	mRESERVED_69
[12];

20345 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG3_MASK
;

20346 
uöt8_t
 
	mRESERVED_70
[12];

20347 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG4_MASK
;

20348 
uöt8_t
 
	mRESERVED_71
[12];

20349 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG5_MASK
;

20350 
uöt8_t
 
	mRESERVED_72
[12];

20351 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG6_MASK
;

20352 
uöt8_t
 
	mRESERVED_73
[12];

20353 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG7_MASK
;

20354 
uöt8_t
 
	mRESERVED_74
[12];

20355 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF1_CORD
;

20356 
uöt8_t
 
	mRESERVED_75
[12];

20357 
__IO
 
uöt32_t
 
	mWFB_FETCH_BUF2_CORD
;

20358 
uöt8_t
 
	mRESERVED_76
[12];

20359 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG8_MASK
;

20360 
uöt8_t
 
	mRESERVED_77
[12];

20361 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG9_MASK
;

20362 
uöt8_t
 
	mRESERVED_78
[12];

20363 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG10_MASK
;

20364 
uöt8_t
 
	mRESERVED_79
[12];

20365 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG11_MASK
;

20366 
uöt8_t
 
	mRESERVED_80
[12];

20367 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG12_MASK
;

20368 
uöt8_t
 
	mRESERVED_81
[12];

20369 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG13_MASK
;

20370 
uöt8_t
 
	mRESERVED_82
[12];

20371 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG14_MASK
;

20372 
uöt8_t
 
	mRESERVED_83
[12];

20373 
__IO
 
uöt32_t
 
	mWFB_ARRAY_FLAG15_MASK
;

20374 
uöt8_t
 
	mRESERVED_84
[12];

20375 
__IO
 
uöt32_t
 
	mWFB_ARRAY_REG0
;

20376 
uöt8_t
 
	mRESERVED_85
[12];

20377 
__IO
 
uöt32_t
 
	mWFB_ARRAY_REG1
;

20378 
uöt8_t
 
	mRESERVED_86
[12];

20379 
__IO
 
uöt32_t
 
	mWFB_ARRAY_REG2
;

20380 
uöt8_t
 
	mRESERVED_87
[12];

20381 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH0
;

20382 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH0_SET
;

20383 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH0_CLR
;

20384 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH0_TOG
;

20385 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH1
;

20386 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH1_SET
;

20387 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH1_CLR
;

20388 
__IO
 
uöt32_t
 
	mWFE_B_STORE_CTRL_CH1_TOG
;

20389 
__I
 
uöt32_t
 
	mWFE_B_STORE_STATUS_CH0
;

20390 
uöt8_t
 
	mRESERVED_88
[12];

20391 
__I
 
uöt32_t
 
	mWFE_B_STORE_STATUS_CH1
;

20392 
uöt8_t
 
	mRESERVED_89
[12];

20393 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SIZE_CH0
;

20394 
uöt8_t
 
	mRESERVED_90
[12];

20395 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SIZE_CH1
;

20396 
uöt8_t
 
	mRESERVED_91
[12];

20397 
__IO
 
uöt32_t
 
	mWFE_B_STORE_PITCH
;

20398 
uöt8_t
 
	mRESERVED_92
[12];

20399 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH0
;

20400 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH0_SET
;

20401 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH0_CLR
;

20402 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH0_TOG
;

20403 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH1
;

20404 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH1_SET
;

20405 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH1_CLR
;

20406 
__IO
 
uöt32_t
 
	mWFE_B_STORE_SHIFT_CTRL_CH1_TOG
;

20407 
uöt8_t
 
	mRESERVED_93
[64];

20408 
__IO
 
uöt32_t
 
	mWFE_B_STORE_ADDR_0_CH0
;

20409 
uöt8_t
 
	mRESERVED_94
[12];

20410 
__IO
 
uöt32_t
 
	mWFE_B_STORE_ADDR_1_CH0
;

20411 
uöt8_t
 
	mRESERVED_95
[12];

20412 
__IO
 
uöt32_t
 
	mWFE_B_STORE_FILL_DATA_CH0
;

20413 
uöt8_t
 
	mRESERVED_96
[12];

20414 
__IO
 
uöt32_t
 
	mWFE_B_STORE_ADDR_0_CH1
;

20415 
uöt8_t
 
	mRESERVED_97
[12];

20416 
__IO
 
uöt32_t
 
	mWFE_B_STORE_ADDR_1_CH1
;

20417 
uöt8_t
 
	mRESERVED_98
[12];

20418 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK0_H_CH0
;

20419 
uöt8_t
 
	mRESERVED_99
[12];

20420 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK0_L_CH0
;

20421 
uöt8_t
 
	mRESERVED_100
[12];

20422 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK1_H_CH0
;

20423 
uöt8_t
 
	mRESERVED_101
[12];

20424 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK1_L_CH0
;

20425 
uöt8_t
 
	mRESERVED_102
[12];

20426 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK2_H_CH0
;

20427 
uöt8_t
 
	mRESERVED_103
[12];

20428 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK2_L_CH0
;

20429 
uöt8_t
 
	mRESERVED_104
[12];

20430 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK3_H_CH0
;

20431 
uöt8_t
 
	mRESERVED_105
[12];

20432 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK3_L_CH0
;

20433 
uöt8_t
 
	mRESERVED_106
[12];

20434 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK4_H_CH0
;

20435 
uöt8_t
 
	mRESERVED_107
[12];

20436 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK4_L_CH0
;

20437 
uöt8_t
 
	mRESERVED_108
[12];

20438 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK5_H_CH0
;

20439 
uöt8_t
 
	mRESERVED_109
[12];

20440 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK5_L_CH0
;

20441 
uöt8_t
 
	mRESERVED_110
[12];

20442 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK6_H_CH0
;

20443 
uöt8_t
 
	mRESERVED_111
[12];

20444 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK6_L_CH0
;

20445 
uöt8_t
 
	mRESERVED_112
[12];

20446 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK7_H_CH0
;

20447 
uöt8_t
 
	mRESERVED_113
[12];

20448 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_MASK7_L_CH0
;

20449 
uöt8_t
 
	mRESERVED_114
[12];

20450 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_SHIFT_L_CH0
;

20451 
uöt8_t
 
	mRESERVED_115
[12];

20452 
__IO
 
uöt32_t
 
	mWFE_B_STORE_D_SHIFT_H_CH0
;

20453 
uöt8_t
 
	mRESERVED_116
[12];

20454 
__IO
 
uöt32_t
 
	mWFE_B_STORE_F_SHIFT_L_CH0
;

20455 
uöt8_t
 
	mRESERVED_117
[12];

20456 
__IO
 
uöt32_t
 
	mWFE_B_STORE_F_SHIFT_H_CH0
;

20457 
uöt8_t
 
	mRESERVED_118
[12];

20458 
__IO
 
uöt32_t
 
	mWFE_B_STORE_F_MASK_L_CH0
;

20459 
uöt8_t
 
	mRESERVED_119
[12];

20460 
__IO
 
uöt32_t
 
	mWFE_B_STORE_F_MASK_H_CH0
;

20461 
uöt8_t
 
	mRESERVED_120
[28];

20462 
__IO
 
uöt32_t
 
	mFETCH_WFE_B_DEBUG
;

20463 
uöt8_t
 
	mRESERVED_121
[156];

20464 
__IO
 
uöt32_t
 
	mDITHER_CTRL
;

20465 
__IO
 
uöt32_t
 
	mDITHER_CTRL_SET
;

20466 
__IO
 
uöt32_t
 
	mDITHER_CTRL_CLR
;

20467 
__IO
 
uöt32_t
 
	mDITHER_CTRL_TOG
;

20468 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA0
;

20469 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA0_SET
;

20470 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA0_CLR
;

20471 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA0_TOG
;

20472 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA1
;

20473 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA1_SET
;

20474 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA1_CLR
;

20475 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA1_TOG
;

20476 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA2
;

20477 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA2_SET
;

20478 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA2_CLR
;

20479 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA2_TOG
;

20480 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA3
;

20481 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA3_SET
;

20482 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA3_CLR
;

20483 
__IO
 
uöt32_t
 
	mDITHER_FINAL_LUT_DATA3_TOG
;

20484 
uöt8_t
 
	mRESERVED_122
[1600];

20485 
__IO
 
uöt32_t
 
	mWFE_B_CTRL
;

20486 
__IO
 
uöt32_t
 
	mWFE_B_CTRL_SET
;

20487 
__IO
 
uöt32_t
 
	mWFE_B_CTRL_CLR
;

20488 
__IO
 
uöt32_t
 
	mWFE_B_CTRL_TOG
;

20489 
__IO
 
uöt32_t
 
	mWFE_B_DIMENSIONS
;

20490 
uöt8_t
 
	mRESERVED_123
[12];

20491 
__IO
 
uöt32_t
 
	mWFE_B_OFFSET
;

20492 
uöt8_t
 
	mRESERVED_124
[12];

20493 
__IO
 
uöt32_t
 
	mWFE_B_SW_DATA_REGS
;

20494 
uöt8_t
 
	mRESERVED_125
[12];

20495 
__IO
 
uöt32_t
 
	mWFE_B_SW_FLAG_REGS
;

20496 
uöt8_t
 
	mRESERVED_126
[12];

20497 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX0
;

20498 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX0_SET
;

20499 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX0_CLR
;

20500 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX0_TOG
;

20501 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX1
;

20502 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX1_SET
;

20503 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX1_CLR
;

20504 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX1_TOG
;

20505 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX2
;

20506 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX2_SET
;

20507 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX2_CLR
;

20508 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX2_TOG
;

20509 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX3
;

20510 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX3_SET
;

20511 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX3_CLR
;

20512 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX3_TOG
;

20513 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX4
;

20514 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX4_SET
;

20515 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX4_CLR
;

20516 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX4_TOG
;

20517 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX5
;

20518 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX5_SET
;

20519 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX5_CLR
;

20520 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX5_TOG
;

20521 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX6
;

20522 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX6_SET
;

20523 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX6_CLR
;

20524 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX6_TOG
;

20525 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX7
;

20526 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX7_SET
;

20527 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX7_CLR
;

20528 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX7_TOG
;

20529 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX8
;

20530 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX8_SET
;

20531 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX8_CLR
;

20532 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_MUX8_TOG
;

20533 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX0
;

20534 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX0_SET
;

20535 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX0_CLR
;

20536 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX0_TOG
;

20537 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX1
;

20538 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX1_SET
;

20539 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX1_CLR
;

20540 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX1_TOG
;

20541 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX2
;

20542 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX2_SET
;

20543 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX2_CLR
;

20544 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX2_TOG
;

20545 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX3
;

20546 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX3_SET
;

20547 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX3_CLR
;

20548 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX3_TOG
;

20549 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX4
;

20550 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX4_SET
;

20551 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX4_CLR
;

20552 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX4_TOG
;

20553 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX5
;

20554 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX5_SET
;

20555 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX5_CLR
;

20556 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX5_TOG
;

20557 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX6
;

20558 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX6_SET
;

20559 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX6_CLR
;

20560 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX6_TOG
;

20561 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX7
;

20562 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX7_SET
;

20563 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX7_CLR
;

20564 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX7_TOG
;

20565 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX8
;

20566 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX8_SET
;

20567 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX8_CLR
;

20568 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX8_TOG
;

20569 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX9
;

20570 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX9_SET
;

20571 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX9_CLR
;

20572 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX9_TOG
;

20573 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX10
;

20574 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX10_SET
;

20575 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX10_CLR
;

20576 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX10_TOG
;

20577 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX11
;

20578 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX11_SET
;

20579 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX11_CLR
;

20580 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX11_TOG
;

20581 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX12
;

20582 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX12_SET
;

20583 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX12_CLR
;

20584 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_MUX12_TOG
;

20585 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX0
;

20586 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX0_SET
;

20587 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX0_CLR
;

20588 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX0_TOG
;

20589 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX1
;

20590 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX1_SET
;

20591 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX1_CLR
;

20592 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX1_TOG
;

20593 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX2
;

20594 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX2_SET
;

20595 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX2_CLR
;

20596 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX2_TOG
;

20597 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX3
;

20598 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX3_SET
;

20599 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX3_CLR
;

20600 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX3_TOG
;

20601 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX4
;

20602 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX4_SET
;

20603 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX4_CLR
;

20604 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX4_TOG
;

20605 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX5
;

20606 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX5_SET
;

20607 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX5_CLR
;

20608 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX5_TOG
;

20609 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX6
;

20610 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX6_SET
;

20611 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX6_CLR
;

20612 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX6_TOG
;

20613 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX7
;

20614 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX7_SET
;

20615 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX7_CLR
;

20616 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX7_TOG
;

20617 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX8
;

20618 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX8_SET
;

20619 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX8_CLR
;

20620 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX8_TOG
;

20621 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX9
;

20622 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX9_SET
;

20623 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX9_CLR
;

20624 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX9_TOG
;

20625 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX10
;

20626 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX10_SET
;

20627 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX10_CLR
;

20628 
__IO
 
uöt32_t
 
	mWFE_B_STAGE3_MUX10_TOG
;

20629 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_0
;

20630 
uöt8_t
 
	mRESERVED_127
[12];

20631 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_1
;

20632 
uöt8_t
 
	mRESERVED_128
[12];

20633 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_2
;

20634 
uöt8_t
 
	mRESERVED_129
[12];

20635 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_3
;

20636 
uöt8_t
 
	mRESERVED_130
[12];

20637 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_4
;

20638 
uöt8_t
 
	mRESERVED_131
[12];

20639 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_5
;

20640 
uöt8_t
 
	mRESERVED_132
[12];

20641 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_6
;

20642 
uöt8_t
 
	mRESERVED_133
[12];

20643 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT0_7
;

20644 
uöt8_t
 
	mRESERVED_134
[12];

20645 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_0
;

20646 
uöt8_t
 
	mRESERVED_135
[12];

20647 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_1
;

20648 
uöt8_t
 
	mRESERVED_136
[12];

20649 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_2
;

20650 
uöt8_t
 
	mRESERVED_137
[12];

20651 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_3
;

20652 
uöt8_t
 
	mRESERVED_138
[12];

20653 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_4
;

20654 
uöt8_t
 
	mRESERVED_139
[12];

20655 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_5
;

20656 
uöt8_t
 
	mRESERVED_140
[12];

20657 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_6
;

20658 
uöt8_t
 
	mRESERVED_141
[12];

20659 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X8_OUT1_7
;

20660 
uöt8_t
 
	mRESERVED_142
[12];

20661 
__IO
 
uöt32_t
 
	mWFE_B_STAGE1_5X8_MASKS_0
;

20662 
uöt8_t
 
	mRESERVED_143
[12];

20663 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X1_OUT0
;

20664 
uöt8_t
 
	mRESERVED_144
[12];

20665 
__IO
 
uöt32_t
 
	mWFE_B_STG1_5X1_MASKS
;

20666 
uöt8_t
 
	mRESERVED_145
[12];

20667 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_0
;

20668 
uöt8_t
 
	mRESERVED_146
[12];

20669 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_1
;

20670 
uöt8_t
 
	mRESERVED_147
[12];

20671 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_2
;

20672 
uöt8_t
 
	mRESERVED_148
[12];

20673 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_3
;

20674 
uöt8_t
 
	mRESERVED_149
[12];

20675 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_4
;

20676 
uöt8_t
 
	mRESERVED_150
[12];

20677 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_5
;

20678 
uöt8_t
 
	mRESERVED_151
[12];

20679 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_6
;

20680 
uöt8_t
 
	mRESERVED_152
[12];

20681 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT0_7
;

20682 
uöt8_t
 
	mRESERVED_153
[12];

20683 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_0
;

20684 
uöt8_t
 
	mRESERVED_154
[12];

20685 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_1
;

20686 
uöt8_t
 
	mRESERVED_155
[12];

20687 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_2
;

20688 
uöt8_t
 
	mRESERVED_156
[12];

20689 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_3
;

20690 
uöt8_t
 
	mRESERVED_157
[12];

20691 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_4
;

20692 
uöt8_t
 
	mRESERVED_158
[12];

20693 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_5
;

20694 
uöt8_t
 
	mRESERVED_159
[12];

20695 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_6
;

20696 
uöt8_t
 
	mRESERVED_160
[12];

20697 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT1_7
;

20698 
uöt8_t
 
	mRESERVED_161
[12];

20699 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_0
;

20700 
uöt8_t
 
	mRESERVED_162
[12];

20701 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_1
;

20702 
uöt8_t
 
	mRESERVED_163
[12];

20703 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_2
;

20704 
uöt8_t
 
	mRESERVED_164
[12];

20705 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_3
;

20706 
uöt8_t
 
	mRESERVED_165
[12];

20707 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_4
;

20708 
uöt8_t
 
	mRESERVED_166
[12];

20709 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_5
;

20710 
uöt8_t
 
	mRESERVED_167
[12];

20711 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_6
;

20712 
uöt8_t
 
	mRESERVED_168
[12];

20713 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT2_7
;

20714 
uöt8_t
 
	mRESERVED_169
[12];

20715 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_0
;

20716 
uöt8_t
 
	mRESERVED_170
[12];

20717 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_1
;

20718 
uöt8_t
 
	mRESERVED_171
[12];

20719 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_2
;

20720 
uöt8_t
 
	mRESERVED_172
[12];

20721 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_3
;

20722 
uöt8_t
 
	mRESERVED_173
[12];

20723 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_4
;

20724 
uöt8_t
 
	mRESERVED_174
[12];

20725 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_5
;

20726 
uöt8_t
 
	mRESERVED_175
[12];

20727 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_6
;

20728 
uöt8_t
 
	mRESERVED_176
[12];

20729 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT3_7
;

20730 
uöt8_t
 
	mRESERVED_177
[12];

20731 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_0
;

20732 
uöt8_t
 
	mRESERVED_178
[12];

20733 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_1
;

20734 
uöt8_t
 
	mRESERVED_179
[12];

20735 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_2
;

20736 
uöt8_t
 
	mRESERVED_180
[12];

20737 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_3
;

20738 
uöt8_t
 
	mRESERVED_181
[12];

20739 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_4
;

20740 
uöt8_t
 
	mRESERVED_182
[12];

20741 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_5
;

20742 
uöt8_t
 
	mRESERVED_183
[12];

20743 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_6
;

20744 
uöt8_t
 
	mRESERVED_184
[12];

20745 
__IO
 
uöt32_t
 
	mWFE_B_STG1_8X1_OUT4_7
;

20746 
uöt8_t
 
	mRESERVED_185
[12];

20747 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_0
;

20748 
uöt8_t
 
	mRESERVED_186
[12];

20749 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_1
;

20750 
uöt8_t
 
	mRESERVED_187
[12];

20751 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_2
;

20752 
uöt8_t
 
	mRESERVED_188
[12];

20753 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_3
;

20754 
uöt8_t
 
	mRESERVED_189
[12];

20755 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_4
;

20756 
uöt8_t
 
	mRESERVED_190
[12];

20757 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_5
;

20758 
uöt8_t
 
	mRESERVED_191
[12];

20759 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_6
;

20760 
uöt8_t
 
	mRESERVED_192
[12];

20761 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT0_7
;

20762 
uöt8_t
 
	mRESERVED_193
[12];

20763 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_0
;

20764 
uöt8_t
 
	mRESERVED_194
[12];

20765 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_1
;

20766 
uöt8_t
 
	mRESERVED_195
[12];

20767 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_2
;

20768 
uöt8_t
 
	mRESERVED_196
[12];

20769 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_3
;

20770 
uöt8_t
 
	mRESERVED_197
[12];

20771 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_4
;

20772 
uöt8_t
 
	mRESERVED_198
[12];

20773 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_5
;

20774 
uöt8_t
 
	mRESERVED_199
[12];

20775 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_6
;

20776 
uöt8_t
 
	mRESERVED_200
[12];

20777 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT1_7
;

20778 
uöt8_t
 
	mRESERVED_201
[12];

20779 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_0
;

20780 
uöt8_t
 
	mRESERVED_202
[12];

20781 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_1
;

20782 
uöt8_t
 
	mRESERVED_203
[12];

20783 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_2
;

20784 
uöt8_t
 
	mRESERVED_204
[12];

20785 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_3
;

20786 
uöt8_t
 
	mRESERVED_205
[12];

20787 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_4
;

20788 
uöt8_t
 
	mRESERVED_206
[12];

20789 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_5
;

20790 
uöt8_t
 
	mRESERVED_207
[12];

20791 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_6
;

20792 
uöt8_t
 
	mRESERVED_208
[12];

20793 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT2_7
;

20794 
uöt8_t
 
	mRESERVED_209
[12];

20795 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_0
;

20796 
uöt8_t
 
	mRESERVED_210
[12];

20797 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_1
;

20798 
uöt8_t
 
	mRESERVED_211
[12];

20799 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_2
;

20800 
uöt8_t
 
	mRESERVED_212
[12];

20801 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_3
;

20802 
uöt8_t
 
	mRESERVED_213
[28];

20803 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_4
;

20804 
uöt8_t
 
	mRESERVED_214
[12];

20805 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_5
;

20806 
uöt8_t
 
	mRESERVED_215
[12];

20807 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_6
;

20808 
uöt8_t
 
	mRESERVED_216
[12];

20809 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X6_OUT3_7
;

20810 
uöt8_t
 
	mRESERVED_217
[12];

20811 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_5X6_MASKS_0
;

20812 
uöt8_t
 
	mRESERVED_218
[12];

20813 
__IO
 
uöt32_t
 
	mWFE_B_STAGE2_5X6_ADDR_0
;

20814 
uöt8_t
 
	mRESERVED_219
[12];

20815 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X1_OUT0
;

20816 
uöt8_t
 
	mRESERVED_220
[12];

20817 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X1_OUT1
;

20818 
uöt8_t
 
	mRESERVED_221
[12];

20819 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X1_OUT2
;

20820 
uöt8_t
 
	mRESERVED_222
[12];

20821 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X1_OUT3
;

20822 
uöt8_t
 
	mRESERVED_223
[12];

20823 
__IO
 
uöt32_t
 
	mWFE_B_STG2_5X1_MASKS
;

20824 
uöt8_t
 
	mRESERVED_224
[12];

20825 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_0
;

20826 
uöt8_t
 
	mRESERVED_225
[12];

20827 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_1
;

20828 
uöt8_t
 
	mRESERVED_226
[12];

20829 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_2
;

20830 
uöt8_t
 
	mRESERVED_227
[12];

20831 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_3
;

20832 
uöt8_t
 
	mRESERVED_228
[12];

20833 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_4
;

20834 
uöt8_t
 
	mRESERVED_229
[12];

20835 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_5
;

20836 
uöt8_t
 
	mRESERVED_230
[12];

20837 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_6
;

20838 
uöt8_t
 
	mRESERVED_231
[12];

20839 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT0_7
;

20840 
uöt8_t
 
	mRESERVED_232
[12];

20841 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_0
;

20842 
uöt8_t
 
	mRESERVED_233
[12];

20843 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_1
;

20844 
uöt8_t
 
	mRESERVED_234
[12];

20845 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_2
;

20846 
uöt8_t
 
	mRESERVED_235
[12];

20847 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_3
;

20848 
uöt8_t
 
	mRESERVED_236
[12];

20849 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_4
;

20850 
uöt8_t
 
	mRESERVED_237
[12];

20851 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_5
;

20852 
uöt8_t
 
	mRESERVED_238
[12];

20853 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_6
;

20854 
uöt8_t
 
	mRESERVED_239
[12];

20855 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT1_7
;

20856 
uöt8_t
 
	mRESERVED_240
[12];

20857 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_0
;

20858 
uöt8_t
 
	mRESERVED_241
[12];

20859 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_1
;

20860 
uöt8_t
 
	mRESERVED_242
[12];

20861 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_2
;

20862 
uöt8_t
 
	mRESERVED_243
[12];

20863 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_3
;

20864 
uöt8_t
 
	mRESERVED_244
[12];

20865 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_4
;

20866 
uöt8_t
 
	mRESERVED_245
[12];

20867 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_5
;

20868 
uöt8_t
 
	mRESERVED_246
[12];

20869 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_6
;

20870 
uöt8_t
 
	mRESERVED_247
[12];

20871 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT2_7
;

20872 
uöt8_t
 
	mRESERVED_248
[12];

20873 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_0
;

20874 
uöt8_t
 
	mRESERVED_249
[12];

20875 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_1
;

20876 
uöt8_t
 
	mRESERVED_250
[12];

20877 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_2
;

20878 
uöt8_t
 
	mRESERVED_251
[12];

20879 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_3
;

20880 
uöt8_t
 
	mRESERVED_252
[12];

20881 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_4
;

20882 
uöt8_t
 
	mRESERVED_253
[12];

20883 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_5
;

20884 
uöt8_t
 
	mRESERVED_254
[12];

20885 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_6
;

20886 
uöt8_t
 
	mRESERVED_255
[12];

20887 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_OUT3_7
;

20888 
uöt8_t
 
	mRESERVED_256
[12];

20889 
__IO
 
uöt32_t
 
	mWFE_B_STG3_F8X1_MASKS
;

20890 
uöt8_t
 
	mRESERVED_257
[268];

20891 
__IO
 
uöt32_t
 
	mALU_B_CTRL
;

20892 
__IO
 
uöt32_t
 
	mALU_B_CTRL_SET
;

20893 
__IO
 
uöt32_t
 
	mALU_B_CTRL_CLR
;

20894 
__IO
 
uöt32_t
 
	mALU_B_CTRL_TOG
;

20895 
__IO
 
uöt32_t
 
	mALU_B_BUF_SIZE
;

20896 
uöt8_t
 
	mRESERVED_258
[12];

20897 
__IO
 
uöt32_t
 
	mALU_B_INST_ENTRY
;

20898 
uöt8_t
 
	mRESERVED_259
[12];

20899 
__IO
 
uöt32_t
 
	mALU_B_PARAM
;

20900 
uöt8_t
 
	mRESERVED_260
[12];

20901 
__IO
 
uöt32_t
 
	mALU_B_CONFIG
;

20902 
uöt8_t
 
	mRESERVED_261
[12];

20903 
__IO
 
uöt32_t
 
	mALU_B_LUT_CONFIG
;

20904 
__IO
 
uöt32_t
 
	mALU_B_LUT_CONFIG_SET
;

20905 
__IO
 
uöt32_t
 
	mALU_B_LUT_CONFIG_CLR
;

20906 
__IO
 
uöt32_t
 
	mALU_B_LUT_CONFIG_TOG
;

20907 
__IO
 
uöt32_t
 
	mALU_B_LUT_DATA0
;

20908 
uöt8_t
 
	mRESERVED_262
[12];

20909 
__IO
 
uöt32_t
 
	mALU_B_LUT_DATA1
;

20910 
uöt8_t
 
	mRESERVED_263
[12];

20911 
__IO
 
uöt32_t
 
	mALU_B_DBG
;

20912 
uöt8_t
 
	mRESERVED_264
[220];

20913 
__IO
 
uöt32_t
 
	mHIST_A_CTRL
;

20914 
uöt8_t
 
	mRESERVED_265
[12];

20915 
__IO
 
uöt32_t
 
	mHIST_A_MASK
;

20916 
uöt8_t
 
	mRESERVED_266
[12];

20917 
__IO
 
uöt32_t
 
	mHIST_A_BUF_SIZE
;

20918 
uöt8_t
 
	mRESERVED_267
[12];

20919 
__I
 
uöt32_t
 
	mHIST_A_TOTAL_PIXEL
;

20920 
uöt8_t
 
	mRESERVED_268
[12];

20921 
__I
 
uöt32_t
 
	mHIST_A_ACTIVE_AREA_X
;

20922 
uöt8_t
 
	mRESERVED_269
[12];

20923 
__I
 
uöt32_t
 
	mHIST_A_ACTIVE_AREA_Y
;

20924 
uöt8_t
 
	mRESERVED_270
[12];

20925 
__I
 
uöt32_t
 
	mHIST_A_RAW_STAT0
;

20926 
uöt8_t
 
	mRESERVED_271
[12];

20927 
__I
 
uöt32_t
 
	mHIST_A_RAW_STAT1
;

20928 
uöt8_t
 
	mRESERVED_272
[12];

20929 
__IO
 
uöt32_t
 
	mHIST_B_CTRL
;

20930 
uöt8_t
 
	mRESERVED_273
[12];

20931 
__IO
 
uöt32_t
 
	mHIST_B_MASK
;

20932 
uöt8_t
 
	mRESERVED_274
[12];

20933 
__IO
 
uöt32_t
 
	mHIST_B_BUF_SIZE
;

20934 
uöt8_t
 
	mRESERVED_275
[12];

20935 
__I
 
uöt32_t
 
	mHIST_B_TOTAL_PIXEL
;

20936 
uöt8_t
 
	mRESERVED_276
[12];

20937 
__I
 
uöt32_t
 
	mHIST_B_ACTIVE_AREA_X
;

20938 
uöt8_t
 
	mRESERVED_277
[12];

20939 
__I
 
uöt32_t
 
	mHIST_B_ACTIVE_AREA_Y
;

20940 
uöt8_t
 
	mRESERVED_278
[12];

20941 
__I
 
uöt32_t
 
	mHIST_B_RAW_STAT0
;

20942 
uöt8_t
 
	mRESERVED_279
[12];

20943 
__I
 
uöt32_t
 
	mHIST_B_RAW_STAT1
;

20944 
uöt8_t
 
	mRESERVED_280
[12];

20945 
__IO
 
uöt32_t
 
	mHIST2_PARAM
;

20946 
uöt8_t
 
	mRESERVED_281
[12];

20947 
__IO
 
uöt32_t
 
	mHIST4_PARAM
;

20948 
uöt8_t
 
	mRESERVED_282
[12];

20949 
__IO
 
uöt32_t
 
	mHIST8_PARAM0
;

20950 
uöt8_t
 
	mRESERVED_283
[12];

20951 
__IO
 
uöt32_t
 
	mHIST8_PARAM1
;

20952 
uöt8_t
 
	mRESERVED_284
[12];

20953 
__IO
 
uöt32_t
 
	mHIST16_PARAM0
;

20954 
uöt8_t
 
	mRESERVED_285
[12];

20955 
__IO
 
uöt32_t
 
	mHIST16_PARAM1
;

20956 
uöt8_t
 
	mRESERVED_286
[12];

20957 
__IO
 
uöt32_t
 
	mHIST16_PARAM2
;

20958 
uöt8_t
 
	mRESERVED_287
[12];

20959 
__IO
 
uöt32_t
 
	mHIST16_PARAM3
;

20960 
uöt8_t
 
	mRESERVED_288
[12];

20961 
__IO
 
uöt32_t
 
	mHIST32_PARAM0
;

20962 
uöt8_t
 
	mRESERVED_289
[12];

20963 
__IO
 
uöt32_t
 
	mHIST32_PARAM1
;

20964 
uöt8_t
 
	mRESERVED_290
[12];

20965 
__IO
 
uöt32_t
 
	mHIST32_PARAM2
;

20966 
uöt8_t
 
	mRESERVED_291
[12];

20967 
__IO
 
uöt32_t
 
	mHIST32_PARAM3
;

20968 
uöt8_t
 
	mRESERVED_292
[12];

20969 
__IO
 
uöt32_t
 
	mHIST32_PARAM4
;

20970 
uöt8_t
 
	mRESERVED_293
[12];

20971 
__IO
 
uöt32_t
 
	mHIST32_PARAM5
;

20972 
uöt8_t
 
	mRESERVED_294
[12];

20973 
__IO
 
uöt32_t
 
	mHIST32_PARAM6
;

20974 
uöt8_t
 
	mRESERVED_295
[12];

20975 
__IO
 
uöt32_t
 
	mHIST32_PARAM7
;

20976 
uöt8_t
 
	mRESERVED_296
[252];

20977 
__IO
 
uöt32_t
 
	mHANDSHAKE_READY_MUX0
;

20978 
uöt8_t
 
	mRESERVED_297
[12];

20979 
__IO
 
uöt32_t
 
	mHANDSHAKE_READY_MUX1
;

20980 
uöt8_t
 
	mRESERVED_298
[12];

20981 
__IO
 
uöt32_t
 
	mHANDSHAKE_DONE_MUX0
;

20982 
uöt8_t
 
	mRESERVED_299
[12];

20983 
__IO
 
uöt32_t
 
	mHANDSHAKE_DONE_MUX1
;

20984 } 
	tPXP_Ty≥
;

20996 
	#PXP_CTRL_ENABLE_MASK
 (0x1U)

	)

20997 
	#PXP_CTRL_ENABLE_SHIFT
 (0U)

	)

20998 
	#PXP_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_SHIFT
)Ë& 
PXP_CTRL_ENABLE_MASK
)

	)

20999 
	#PXP_CTRL_IRQ_ENABLE_MASK
 (0x2U)

	)

21000 
	#PXP_CTRL_IRQ_ENABLE_SHIFT
 (1U)

	)

21001 
	#PXP_CTRL_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_IRQ_ENABLE_MASK
)

	)

21002 
	#PXP_CTRL_NEXT_IRQ_ENABLE_MASK
 (0x4U)

	)

21003 
	#PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT
 (2U)

	)

21004 
	#PXP_CTRL_NEXT_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_NEXT_IRQ_ENABLE_MASK
)

	)

21005 
	#PXP_CTRL_LUT_DMA_IRQ_ENABLE_MASK
 (0x8U)

	)

21006 
	#PXP_CTRL_LUT_DMA_IRQ_ENABLE_SHIFT
 (3U)

	)

21007 
	#PXP_CTRL_LUT_DMA_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_LUT_DMA_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_LUT_DMA_IRQ_ENABLE_MASK
)

	)

21008 
	#PXP_CTRL_ENABLE_LCD0_HANDSHAKE_MASK
 (0x10U)

	)

21009 
	#PXP_CTRL_ENABLE_LCD0_HANDSHAKE_SHIFT
 (4U)

	)

21010 
	#PXP_CTRL_ENABLE_LCD0_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_LCD0_HANDSHAKE_SHIFT
)Ë& 
PXP_CTRL_ENABLE_LCD0_HANDSHAKE_MASK
)

	)

21011 
	#PXP_CTRL_HANDSHAKE_ABORT_SKIP_MASK
 (0x20U)

	)

21012 
	#PXP_CTRL_HANDSHAKE_ABORT_SKIP_SHIFT
 (5U)

	)

21013 
	#PXP_CTRL_HANDSHAKE_ABORT_SKIP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_HANDSHAKE_ABORT_SKIP_SHIFT
)Ë& 
PXP_CTRL_HANDSHAKE_ABORT_SKIP_MASK
)

	)

21014 
	#PXP_CTRL_ROTATE0_MASK
 (0x300U)

	)

21015 
	#PXP_CTRL_ROTATE0_SHIFT
 (8U)

	)

21016 
	#PXP_CTRL_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_ROTATE0_MASK
)

	)

21017 
	#PXP_CTRL_HFLIP0_MASK
 (0x400U)

	)

21018 
	#PXP_CTRL_HFLIP0_SHIFT
 (10U)

	)

21019 
	#PXP_CTRL_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_HFLIP0_SHIFT
)Ë& 
PXP_CTRL_HFLIP0_MASK
)

	)

21020 
	#PXP_CTRL_VFLIP0_MASK
 (0x800U)

	)

21021 
	#PXP_CTRL_VFLIP0_SHIFT
 (11U)

	)

21022 
	#PXP_CTRL_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_VFLIP0_SHIFT
)Ë& 
PXP_CTRL_VFLIP0_MASK
)

	)

21023 
	#PXP_CTRL_ROTATE1_MASK
 (0x3000U)

	)

21024 
	#PXP_CTRL_ROTATE1_SHIFT
 (12U)

	)

21025 
	#PXP_CTRL_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_ROTATE1_MASK
)

	)

21026 
	#PXP_CTRL_HFLIP1_MASK
 (0x4000U)

	)

21027 
	#PXP_CTRL_HFLIP1_SHIFT
 (14U)

	)

21028 
	#PXP_CTRL_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_HFLIP1_SHIFT
)Ë& 
PXP_CTRL_HFLIP1_MASK
)

	)

21029 
	#PXP_CTRL_VFLIP1_MASK
 (0x8000U)

	)

21030 
	#PXP_CTRL_VFLIP1_SHIFT
 (15U)

	)

21031 
	#PXP_CTRL_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_VFLIP1_SHIFT
)Ë& 
PXP_CTRL_VFLIP1_MASK
)

	)

21032 
	#PXP_CTRL_ENABLE_PS_AS_OUT_MASK
 (0x10000U)

	)

21033 
	#PXP_CTRL_ENABLE_PS_AS_OUT_SHIFT
 (16U)

	)

21034 
	#PXP_CTRL_ENABLE_PS_AS_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_PS_AS_OUT_SHIFT
)Ë& 
PXP_CTRL_ENABLE_PS_AS_OUT_MASK
)

	)

21035 
	#PXP_CTRL_ENABLE_DITHER_MASK
 (0x20000U)

	)

21036 
	#PXP_CTRL_ENABLE_DITHER_SHIFT
 (17U)

	)

21037 
	#PXP_CTRL_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL_ENABLE_DITHER_MASK
)

	)

21038 
	#PXP_CTRL_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21039 
	#PXP_CTRL_ENABLE_WFE_B_SHIFT
 (19U)

	)

21040 
	#PXP_CTRL_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL_ENABLE_WFE_B_MASK
)

	)

21041 
	#PXP_CTRL_BLOCK_SIZE_MASK
 (0x800000U)

	)

21042 
	#PXP_CTRL_BLOCK_SIZE_SHIFT
 (23U)

	)

21043 
	#PXP_CTRL_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL_BLOCK_SIZE_MASK
)

	)

21044 
	#PXP_CTRL_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21045 
	#PXP_CTRL_ENABLE_CSC2_SHIFT
 (24U)

	)

21046 
	#PXP_CTRL_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL_ENABLE_CSC2_MASK
)

	)

21047 
	#PXP_CTRL_ENABLE_LUT_MASK
 (0x2000000U)

	)

21048 
	#PXP_CTRL_ENABLE_LUT_SHIFT
 (25U)

	)

21049 
	#PXP_CTRL_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL_ENABLE_LUT_MASK
)

	)

21050 
	#PXP_CTRL_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

21051 
	#PXP_CTRL_ENABLE_ROTATE0_SHIFT
 (26U)

	)

21052 
	#PXP_CTRL_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_ENABLE_ROTATE0_MASK
)

	)

21053 
	#PXP_CTRL_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

21054 
	#PXP_CTRL_ENABLE_ROTATE1_SHIFT
 (27U)

	)

21055 
	#PXP_CTRL_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_ENABLE_ROTATE1_MASK
)

	)

21056 
	#PXP_CTRL_EN_REPEAT_MASK
 (0x10000000U)

	)

21057 
	#PXP_CTRL_EN_REPEAT_SHIFT
 (28U)

	)

21058 
	#PXP_CTRL_EN_REPEAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_EN_REPEAT_SHIFT
)Ë& 
PXP_CTRL_EN_REPEAT_MASK
)

	)

21059 
	#PXP_CTRL_CLKGATE_MASK
 (0x40000000U)

	)

21060 
	#PXP_CTRL_CLKGATE_SHIFT
 (30U)

	)

21061 
	#PXP_CTRL_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLKGATE_SHIFT
)Ë& 
PXP_CTRL_CLKGATE_MASK
)

	)

21062 
	#PXP_CTRL_SFTRST_MASK
 (0x80000000U)

	)

21063 
	#PXP_CTRL_SFTRST_SHIFT
 (31U)

	)

21064 
	#PXP_CTRL_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SFTRST_SHIFT
)Ë& 
PXP_CTRL_SFTRST_MASK
)

	)

21067 
	#PXP_CTRL_SET_ENABLE_MASK
 (0x1U)

	)

21068 
	#PXP_CTRL_SET_ENABLE_SHIFT
 (0U)

	)

21069 
	#PXP_CTRL_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_MASK
)

	)

21070 
	#PXP_CTRL_SET_IRQ_ENABLE_MASK
 (0x2U)

	)

21071 
	#PXP_CTRL_SET_IRQ_ENABLE_SHIFT
 (1U)

	)

21072 
	#PXP_CTRL_SET_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_SET_IRQ_ENABLE_MASK
)

	)

21073 
	#PXP_CTRL_SET_NEXT_IRQ_ENABLE_MASK
 (0x4U)

	)

21074 
	#PXP_CTRL_SET_NEXT_IRQ_ENABLE_SHIFT
 (2U)

	)

21075 
	#PXP_CTRL_SET_NEXT_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_NEXT_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_SET_NEXT_IRQ_ENABLE_MASK
)

	)

21076 
	#PXP_CTRL_SET_LUT_DMA_IRQ_ENABLE_MASK
 (0x8U)

	)

21077 
	#PXP_CTRL_SET_LUT_DMA_IRQ_ENABLE_SHIFT
 (3U)

	)

21078 
	#PXP_CTRL_SET_LUT_DMA_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_LUT_DMA_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_SET_LUT_DMA_IRQ_ENABLE_MASK
)

	)

21079 
	#PXP_CTRL_SET_ENABLE_LCD0_HANDSHAKE_MASK
 (0x10U)

	)

21080 
	#PXP_CTRL_SET_ENABLE_LCD0_HANDSHAKE_SHIFT
 (4U)

	)

21081 
	#PXP_CTRL_SET_ENABLE_LCD0_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_LCD0_HANDSHAKE_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_LCD0_HANDSHAKE_MASK
)

	)

21082 
	#PXP_CTRL_SET_HANDSHAKE_ABORT_SKIP_MASK
 (0x20U)

	)

21083 
	#PXP_CTRL_SET_HANDSHAKE_ABORT_SKIP_SHIFT
 (5U)

	)

21084 
	#PXP_CTRL_SET_HANDSHAKE_ABORT_SKIP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_HANDSHAKE_ABORT_SKIP_SHIFT
)Ë& 
PXP_CTRL_SET_HANDSHAKE_ABORT_SKIP_MASK
)

	)

21085 
	#PXP_CTRL_SET_ROTATE0_MASK
 (0x300U)

	)

21086 
	#PXP_CTRL_SET_ROTATE0_SHIFT
 (8U)

	)

21087 
	#PXP_CTRL_SET_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_SET_ROTATE0_MASK
)

	)

21088 
	#PXP_CTRL_SET_HFLIP0_MASK
 (0x400U)

	)

21089 
	#PXP_CTRL_SET_HFLIP0_SHIFT
 (10U)

	)

21090 
	#PXP_CTRL_SET_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_HFLIP0_SHIFT
)Ë& 
PXP_CTRL_SET_HFLIP0_MASK
)

	)

21091 
	#PXP_CTRL_SET_VFLIP0_MASK
 (0x800U)

	)

21092 
	#PXP_CTRL_SET_VFLIP0_SHIFT
 (11U)

	)

21093 
	#PXP_CTRL_SET_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_VFLIP0_SHIFT
)Ë& 
PXP_CTRL_SET_VFLIP0_MASK
)

	)

21094 
	#PXP_CTRL_SET_ROTATE1_MASK
 (0x3000U)

	)

21095 
	#PXP_CTRL_SET_ROTATE1_SHIFT
 (12U)

	)

21096 
	#PXP_CTRL_SET_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_SET_ROTATE1_MASK
)

	)

21097 
	#PXP_CTRL_SET_HFLIP1_MASK
 (0x4000U)

	)

21098 
	#PXP_CTRL_SET_HFLIP1_SHIFT
 (14U)

	)

21099 
	#PXP_CTRL_SET_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_HFLIP1_SHIFT
)Ë& 
PXP_CTRL_SET_HFLIP1_MASK
)

	)

21100 
	#PXP_CTRL_SET_VFLIP1_MASK
 (0x8000U)

	)

21101 
	#PXP_CTRL_SET_VFLIP1_SHIFT
 (15U)

	)

21102 
	#PXP_CTRL_SET_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_VFLIP1_SHIFT
)Ë& 
PXP_CTRL_SET_VFLIP1_MASK
)

	)

21103 
	#PXP_CTRL_SET_ENABLE_PS_AS_OUT_MASK
 (0x10000U)

	)

21104 
	#PXP_CTRL_SET_ENABLE_PS_AS_OUT_SHIFT
 (16U)

	)

21105 
	#PXP_CTRL_SET_ENABLE_PS_AS_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_PS_AS_OUT_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_PS_AS_OUT_MASK
)

	)

21106 
	#PXP_CTRL_SET_ENABLE_DITHER_MASK
 (0x20000U)

	)

21107 
	#PXP_CTRL_SET_ENABLE_DITHER_SHIFT
 (17U)

	)

21108 
	#PXP_CTRL_SET_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_DITHER_MASK
)

	)

21109 
	#PXP_CTRL_SET_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21110 
	#PXP_CTRL_SET_ENABLE_WFE_B_SHIFT
 (19U)

	)

21111 
	#PXP_CTRL_SET_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_WFE_B_MASK
)

	)

21112 
	#PXP_CTRL_SET_BLOCK_SIZE_MASK
 (0x800000U)

	)

21113 
	#PXP_CTRL_SET_BLOCK_SIZE_SHIFT
 (23U)

	)

21114 
	#PXP_CTRL_SET_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL_SET_BLOCK_SIZE_MASK
)

	)

21115 
	#PXP_CTRL_SET_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21116 
	#PXP_CTRL_SET_ENABLE_CSC2_SHIFT
 (24U)

	)

21117 
	#PXP_CTRL_SET_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_CSC2_MASK
)

	)

21118 
	#PXP_CTRL_SET_ENABLE_LUT_MASK
 (0x2000000U)

	)

21119 
	#PXP_CTRL_SET_ENABLE_LUT_SHIFT
 (25U)

	)

21120 
	#PXP_CTRL_SET_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_LUT_MASK
)

	)

21121 
	#PXP_CTRL_SET_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

21122 
	#PXP_CTRL_SET_ENABLE_ROTATE0_SHIFT
 (26U)

	)

21123 
	#PXP_CTRL_SET_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_ROTATE0_MASK
)

	)

21124 
	#PXP_CTRL_SET_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

21125 
	#PXP_CTRL_SET_ENABLE_ROTATE1_SHIFT
 (27U)

	)

21126 
	#PXP_CTRL_SET_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_SET_ENABLE_ROTATE1_MASK
)

	)

21127 
	#PXP_CTRL_SET_EN_REPEAT_MASK
 (0x10000000U)

	)

21128 
	#PXP_CTRL_SET_EN_REPEAT_SHIFT
 (28U)

	)

21129 
	#PXP_CTRL_SET_EN_REPEAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_EN_REPEAT_SHIFT
)Ë& 
PXP_CTRL_SET_EN_REPEAT_MASK
)

	)

21130 
	#PXP_CTRL_SET_CLKGATE_MASK
 (0x40000000U)

	)

21131 
	#PXP_CTRL_SET_CLKGATE_SHIFT
 (30U)

	)

21132 
	#PXP_CTRL_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_CLKGATE_SHIFT
)Ë& 
PXP_CTRL_SET_CLKGATE_MASK
)

	)

21133 
	#PXP_CTRL_SET_SFTRST_MASK
 (0x80000000U)

	)

21134 
	#PXP_CTRL_SET_SFTRST_SHIFT
 (31U)

	)

21135 
	#PXP_CTRL_SET_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_SET_SFTRST_SHIFT
)Ë& 
PXP_CTRL_SET_SFTRST_MASK
)

	)

21138 
	#PXP_CTRL_CLR_ENABLE_MASK
 (0x1U)

	)

21139 
	#PXP_CTRL_CLR_ENABLE_SHIFT
 (0U)

	)

21140 
	#PXP_CTRL_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_MASK
)

	)

21141 
	#PXP_CTRL_CLR_IRQ_ENABLE_MASK
 (0x2U)

	)

21142 
	#PXP_CTRL_CLR_IRQ_ENABLE_SHIFT
 (1U)

	)

21143 
	#PXP_CTRL_CLR_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_CLR_IRQ_ENABLE_MASK
)

	)

21144 
	#PXP_CTRL_CLR_NEXT_IRQ_ENABLE_MASK
 (0x4U)

	)

21145 
	#PXP_CTRL_CLR_NEXT_IRQ_ENABLE_SHIFT
 (2U)

	)

21146 
	#PXP_CTRL_CLR_NEXT_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_NEXT_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_CLR_NEXT_IRQ_ENABLE_MASK
)

	)

21147 
	#PXP_CTRL_CLR_LUT_DMA_IRQ_ENABLE_MASK
 (0x8U)

	)

21148 
	#PXP_CTRL_CLR_LUT_DMA_IRQ_ENABLE_SHIFT
 (3U)

	)

21149 
	#PXP_CTRL_CLR_LUT_DMA_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_LUT_DMA_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_CLR_LUT_DMA_IRQ_ENABLE_MASK
)

	)

21150 
	#PXP_CTRL_CLR_ENABLE_LCD0_HANDSHAKE_MASK
 (0x10U)

	)

21151 
	#PXP_CTRL_CLR_ENABLE_LCD0_HANDSHAKE_SHIFT
 (4U)

	)

21152 
	#PXP_CTRL_CLR_ENABLE_LCD0_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_LCD0_HANDSHAKE_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_LCD0_HANDSHAKE_MASK
)

	)

21153 
	#PXP_CTRL_CLR_HANDSHAKE_ABORT_SKIP_MASK
 (0x20U)

	)

21154 
	#PXP_CTRL_CLR_HANDSHAKE_ABORT_SKIP_SHIFT
 (5U)

	)

21155 
	#PXP_CTRL_CLR_HANDSHAKE_ABORT_SKIP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_HANDSHAKE_ABORT_SKIP_SHIFT
)Ë& 
PXP_CTRL_CLR_HANDSHAKE_ABORT_SKIP_MASK
)

	)

21156 
	#PXP_CTRL_CLR_ROTATE0_MASK
 (0x300U)

	)

21157 
	#PXP_CTRL_CLR_ROTATE0_SHIFT
 (8U)

	)

21158 
	#PXP_CTRL_CLR_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_CLR_ROTATE0_MASK
)

	)

21159 
	#PXP_CTRL_CLR_HFLIP0_MASK
 (0x400U)

	)

21160 
	#PXP_CTRL_CLR_HFLIP0_SHIFT
 (10U)

	)

21161 
	#PXP_CTRL_CLR_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_HFLIP0_SHIFT
)Ë& 
PXP_CTRL_CLR_HFLIP0_MASK
)

	)

21162 
	#PXP_CTRL_CLR_VFLIP0_MASK
 (0x800U)

	)

21163 
	#PXP_CTRL_CLR_VFLIP0_SHIFT
 (11U)

	)

21164 
	#PXP_CTRL_CLR_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_VFLIP0_SHIFT
)Ë& 
PXP_CTRL_CLR_VFLIP0_MASK
)

	)

21165 
	#PXP_CTRL_CLR_ROTATE1_MASK
 (0x3000U)

	)

21166 
	#PXP_CTRL_CLR_ROTATE1_SHIFT
 (12U)

	)

21167 
	#PXP_CTRL_CLR_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_CLR_ROTATE1_MASK
)

	)

21168 
	#PXP_CTRL_CLR_HFLIP1_MASK
 (0x4000U)

	)

21169 
	#PXP_CTRL_CLR_HFLIP1_SHIFT
 (14U)

	)

21170 
	#PXP_CTRL_CLR_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_HFLIP1_SHIFT
)Ë& 
PXP_CTRL_CLR_HFLIP1_MASK
)

	)

21171 
	#PXP_CTRL_CLR_VFLIP1_MASK
 (0x8000U)

	)

21172 
	#PXP_CTRL_CLR_VFLIP1_SHIFT
 (15U)

	)

21173 
	#PXP_CTRL_CLR_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_VFLIP1_SHIFT
)Ë& 
PXP_CTRL_CLR_VFLIP1_MASK
)

	)

21174 
	#PXP_CTRL_CLR_ENABLE_PS_AS_OUT_MASK
 (0x10000U)

	)

21175 
	#PXP_CTRL_CLR_ENABLE_PS_AS_OUT_SHIFT
 (16U)

	)

21176 
	#PXP_CTRL_CLR_ENABLE_PS_AS_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_PS_AS_OUT_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_PS_AS_OUT_MASK
)

	)

21177 
	#PXP_CTRL_CLR_ENABLE_DITHER_MASK
 (0x20000U)

	)

21178 
	#PXP_CTRL_CLR_ENABLE_DITHER_SHIFT
 (17U)

	)

21179 
	#PXP_CTRL_CLR_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_DITHER_MASK
)

	)

21180 
	#PXP_CTRL_CLR_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21181 
	#PXP_CTRL_CLR_ENABLE_WFE_B_SHIFT
 (19U)

	)

21182 
	#PXP_CTRL_CLR_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_WFE_B_MASK
)

	)

21183 
	#PXP_CTRL_CLR_BLOCK_SIZE_MASK
 (0x800000U)

	)

21184 
	#PXP_CTRL_CLR_BLOCK_SIZE_SHIFT
 (23U)

	)

21185 
	#PXP_CTRL_CLR_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL_CLR_BLOCK_SIZE_MASK
)

	)

21186 
	#PXP_CTRL_CLR_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21187 
	#PXP_CTRL_CLR_ENABLE_CSC2_SHIFT
 (24U)

	)

21188 
	#PXP_CTRL_CLR_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_CSC2_MASK
)

	)

21189 
	#PXP_CTRL_CLR_ENABLE_LUT_MASK
 (0x2000000U)

	)

21190 
	#PXP_CTRL_CLR_ENABLE_LUT_SHIFT
 (25U)

	)

21191 
	#PXP_CTRL_CLR_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_LUT_MASK
)

	)

21192 
	#PXP_CTRL_CLR_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

21193 
	#PXP_CTRL_CLR_ENABLE_ROTATE0_SHIFT
 (26U)

	)

21194 
	#PXP_CTRL_CLR_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_ROTATE0_MASK
)

	)

21195 
	#PXP_CTRL_CLR_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

21196 
	#PXP_CTRL_CLR_ENABLE_ROTATE1_SHIFT
 (27U)

	)

21197 
	#PXP_CTRL_CLR_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_CLR_ENABLE_ROTATE1_MASK
)

	)

21198 
	#PXP_CTRL_CLR_EN_REPEAT_MASK
 (0x10000000U)

	)

21199 
	#PXP_CTRL_CLR_EN_REPEAT_SHIFT
 (28U)

	)

21200 
	#PXP_CTRL_CLR_EN_REPEAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_EN_REPEAT_SHIFT
)Ë& 
PXP_CTRL_CLR_EN_REPEAT_MASK
)

	)

21201 
	#PXP_CTRL_CLR_CLKGATE_MASK
 (0x40000000U)

	)

21202 
	#PXP_CTRL_CLR_CLKGATE_SHIFT
 (30U)

	)

21203 
	#PXP_CTRL_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_CLKGATE_SHIFT
)Ë& 
PXP_CTRL_CLR_CLKGATE_MASK
)

	)

21204 
	#PXP_CTRL_CLR_SFTRST_MASK
 (0x80000000U)

	)

21205 
	#PXP_CTRL_CLR_SFTRST_SHIFT
 (31U)

	)

21206 
	#PXP_CTRL_CLR_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_CLR_SFTRST_SHIFT
)Ë& 
PXP_CTRL_CLR_SFTRST_MASK
)

	)

21209 
	#PXP_CTRL_TOG_ENABLE_MASK
 (0x1U)

	)

21210 
	#PXP_CTRL_TOG_ENABLE_SHIFT
 (0U)

	)

21211 
	#PXP_CTRL_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_MASK
)

	)

21212 
	#PXP_CTRL_TOG_IRQ_ENABLE_MASK
 (0x2U)

	)

21213 
	#PXP_CTRL_TOG_IRQ_ENABLE_SHIFT
 (1U)

	)

21214 
	#PXP_CTRL_TOG_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_TOG_IRQ_ENABLE_MASK
)

	)

21215 
	#PXP_CTRL_TOG_NEXT_IRQ_ENABLE_MASK
 (0x4U)

	)

21216 
	#PXP_CTRL_TOG_NEXT_IRQ_ENABLE_SHIFT
 (2U)

	)

21217 
	#PXP_CTRL_TOG_NEXT_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_NEXT_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_TOG_NEXT_IRQ_ENABLE_MASK
)

	)

21218 
	#PXP_CTRL_TOG_LUT_DMA_IRQ_ENABLE_MASK
 (0x8U)

	)

21219 
	#PXP_CTRL_TOG_LUT_DMA_IRQ_ENABLE_SHIFT
 (3U)

	)

21220 
	#PXP_CTRL_TOG_LUT_DMA_IRQ_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_LUT_DMA_IRQ_ENABLE_SHIFT
)Ë& 
PXP_CTRL_TOG_LUT_DMA_IRQ_ENABLE_MASK
)

	)

21221 
	#PXP_CTRL_TOG_ENABLE_LCD0_HANDSHAKE_MASK
 (0x10U)

	)

21222 
	#PXP_CTRL_TOG_ENABLE_LCD0_HANDSHAKE_SHIFT
 (4U)

	)

21223 
	#PXP_CTRL_TOG_ENABLE_LCD0_HANDSHAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_LCD0_HANDSHAKE_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_LCD0_HANDSHAKE_MASK
)

	)

21224 
	#PXP_CTRL_TOG_HANDSHAKE_ABORT_SKIP_MASK
 (0x20U)

	)

21225 
	#PXP_CTRL_TOG_HANDSHAKE_ABORT_SKIP_SHIFT
 (5U)

	)

21226 
	#PXP_CTRL_TOG_HANDSHAKE_ABORT_SKIP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_HANDSHAKE_ABORT_SKIP_SHIFT
)Ë& 
PXP_CTRL_TOG_HANDSHAKE_ABORT_SKIP_MASK
)

	)

21227 
	#PXP_CTRL_TOG_ROTATE0_MASK
 (0x300U)

	)

21228 
	#PXP_CTRL_TOG_ROTATE0_SHIFT
 (8U)

	)

21229 
	#PXP_CTRL_TOG_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_TOG_ROTATE0_MASK
)

	)

21230 
	#PXP_CTRL_TOG_HFLIP0_MASK
 (0x400U)

	)

21231 
	#PXP_CTRL_TOG_HFLIP0_SHIFT
 (10U)

	)

21232 
	#PXP_CTRL_TOG_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_HFLIP0_SHIFT
)Ë& 
PXP_CTRL_TOG_HFLIP0_MASK
)

	)

21233 
	#PXP_CTRL_TOG_VFLIP0_MASK
 (0x800U)

	)

21234 
	#PXP_CTRL_TOG_VFLIP0_SHIFT
 (11U)

	)

21235 
	#PXP_CTRL_TOG_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_VFLIP0_SHIFT
)Ë& 
PXP_CTRL_TOG_VFLIP0_MASK
)

	)

21236 
	#PXP_CTRL_TOG_ROTATE1_MASK
 (0x3000U)

	)

21237 
	#PXP_CTRL_TOG_ROTATE1_SHIFT
 (12U)

	)

21238 
	#PXP_CTRL_TOG_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_TOG_ROTATE1_MASK
)

	)

21239 
	#PXP_CTRL_TOG_HFLIP1_MASK
 (0x4000U)

	)

21240 
	#PXP_CTRL_TOG_HFLIP1_SHIFT
 (14U)

	)

21241 
	#PXP_CTRL_TOG_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_HFLIP1_SHIFT
)Ë& 
PXP_CTRL_TOG_HFLIP1_MASK
)

	)

21242 
	#PXP_CTRL_TOG_VFLIP1_MASK
 (0x8000U)

	)

21243 
	#PXP_CTRL_TOG_VFLIP1_SHIFT
 (15U)

	)

21244 
	#PXP_CTRL_TOG_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_VFLIP1_SHIFT
)Ë& 
PXP_CTRL_TOG_VFLIP1_MASK
)

	)

21245 
	#PXP_CTRL_TOG_ENABLE_PS_AS_OUT_MASK
 (0x10000U)

	)

21246 
	#PXP_CTRL_TOG_ENABLE_PS_AS_OUT_SHIFT
 (16U)

	)

21247 
	#PXP_CTRL_TOG_ENABLE_PS_AS_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_PS_AS_OUT_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_PS_AS_OUT_MASK
)

	)

21248 
	#PXP_CTRL_TOG_ENABLE_DITHER_MASK
 (0x20000U)

	)

21249 
	#PXP_CTRL_TOG_ENABLE_DITHER_SHIFT
 (17U)

	)

21250 
	#PXP_CTRL_TOG_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_DITHER_MASK
)

	)

21251 
	#PXP_CTRL_TOG_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21252 
	#PXP_CTRL_TOG_ENABLE_WFE_B_SHIFT
 (19U)

	)

21253 
	#PXP_CTRL_TOG_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_WFE_B_MASK
)

	)

21254 
	#PXP_CTRL_TOG_BLOCK_SIZE_MASK
 (0x800000U)

	)

21255 
	#PXP_CTRL_TOG_BLOCK_SIZE_SHIFT
 (23U)

	)

21256 
	#PXP_CTRL_TOG_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL_TOG_BLOCK_SIZE_MASK
)

	)

21257 
	#PXP_CTRL_TOG_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21258 
	#PXP_CTRL_TOG_ENABLE_CSC2_SHIFT
 (24U)

	)

21259 
	#PXP_CTRL_TOG_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_CSC2_MASK
)

	)

21260 
	#PXP_CTRL_TOG_ENABLE_LUT_MASK
 (0x2000000U)

	)

21261 
	#PXP_CTRL_TOG_ENABLE_LUT_SHIFT
 (25U)

	)

21262 
	#PXP_CTRL_TOG_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_LUT_MASK
)

	)

21263 
	#PXP_CTRL_TOG_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

21264 
	#PXP_CTRL_TOG_ENABLE_ROTATE0_SHIFT
 (26U)

	)

21265 
	#PXP_CTRL_TOG_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_ROTATE0_MASK
)

	)

21266 
	#PXP_CTRL_TOG_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

21267 
	#PXP_CTRL_TOG_ENABLE_ROTATE1_SHIFT
 (27U)

	)

21268 
	#PXP_CTRL_TOG_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL_TOG_ENABLE_ROTATE1_MASK
)

	)

21269 
	#PXP_CTRL_TOG_EN_REPEAT_MASK
 (0x10000000U)

	)

21270 
	#PXP_CTRL_TOG_EN_REPEAT_SHIFT
 (28U)

	)

21271 
	#PXP_CTRL_TOG_EN_REPEAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_EN_REPEAT_SHIFT
)Ë& 
PXP_CTRL_TOG_EN_REPEAT_MASK
)

	)

21272 
	#PXP_CTRL_TOG_CLKGATE_MASK
 (0x40000000U)

	)

21273 
	#PXP_CTRL_TOG_CLKGATE_SHIFT
 (30U)

	)

21274 
	#PXP_CTRL_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_CLKGATE_SHIFT
)Ë& 
PXP_CTRL_TOG_CLKGATE_MASK
)

	)

21275 
	#PXP_CTRL_TOG_SFTRST_MASK
 (0x80000000U)

	)

21276 
	#PXP_CTRL_TOG_SFTRST_SHIFT
 (31U)

	)

21277 
	#PXP_CTRL_TOG_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL_TOG_SFTRST_SHIFT
)Ë& 
PXP_CTRL_TOG_SFTRST_MASK
)

	)

21280 
	#PXP_STAT_IRQ0_MASK
 (0x1U)

	)

21281 
	#PXP_STAT_IRQ0_SHIFT
 (0U)

	)

21282 
	#PXP_STAT_IRQ0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_IRQ0_SHIFT
)Ë& 
PXP_STAT_IRQ0_MASK
)

	)

21283 
	#PXP_STAT_AXI_WRITE_ERROR_0_MASK
 (0x2U)

	)

21284 
	#PXP_STAT_AXI_WRITE_ERROR_0_SHIFT
 (1U)

	)

21285 
	#PXP_STAT_AXI_WRITE_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_AXI_WRITE_ERROR_0_SHIFT
)Ë& 
PXP_STAT_AXI_WRITE_ERROR_0_MASK
)

	)

21286 
	#PXP_STAT_AXI_READ_ERROR_0_MASK
 (0x4U)

	)

21287 
	#PXP_STAT_AXI_READ_ERROR_0_SHIFT
 (2U)

	)

21288 
	#PXP_STAT_AXI_READ_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_AXI_READ_ERROR_0_SHIFT
)Ë& 
PXP_STAT_AXI_READ_ERROR_0_MASK
)

	)

21289 
	#PXP_STAT_NEXT_IRQ_MASK
 (0x8U)

	)

21290 
	#PXP_STAT_NEXT_IRQ_SHIFT
 (3U)

	)

21291 
	#PXP_STAT_NEXT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_NEXT_IRQ_SHIFT
)Ë& 
PXP_STAT_NEXT_IRQ_MASK
)

	)

21292 
	#PXP_STAT_AXI_ERROR_ID_0_MASK
 (0xF0U)

	)

21293 
	#PXP_STAT_AXI_ERROR_ID_0_SHIFT
 (4U)

	)

21294 
	#PXP_STAT_AXI_ERROR_ID_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_AXI_ERROR_ID_0_SHIFT
)Ë& 
PXP_STAT_AXI_ERROR_ID_0_MASK
)

	)

21295 
	#PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK
 (0x100U)

	)

21296 
	#PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT
 (8U)

	)

21297 
	#PXP_STAT_LUT_DMA_LOAD_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT
)Ë& 
PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK
)

	)

21298 
	#PXP_STAT_AXI_WRITE_ERROR_1_MASK
 (0x200U)

	)

21299 
	#PXP_STAT_AXI_WRITE_ERROR_1_SHIFT
 (9U)

	)

21300 
	#PXP_STAT_AXI_WRITE_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_AXI_WRITE_ERROR_1_SHIFT
)Ë& 
PXP_STAT_AXI_WRITE_ERROR_1_MASK
)

	)

21301 
	#PXP_STAT_AXI_READ_ERROR_1_MASK
 (0x400U)

	)

21302 
	#PXP_STAT_AXI_READ_ERROR_1_SHIFT
 (10U)

	)

21303 
	#PXP_STAT_AXI_READ_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_AXI_READ_ERROR_1_SHIFT
)Ë& 
PXP_STAT_AXI_READ_ERROR_1_MASK
)

	)

21304 
	#PXP_STAT_AXI_ERROR_ID_1_MASK
 (0xF000U)

	)

21305 
	#PXP_STAT_AXI_ERROR_ID_1_SHIFT
 (12U)

	)

21306 
	#PXP_STAT_AXI_ERROR_ID_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_AXI_ERROR_ID_1_SHIFT
)Ë& 
PXP_STAT_AXI_ERROR_ID_1_MASK
)

	)

21307 
	#PXP_STAT_BLOCKY_MASK
 (0xFF0000U)

	)

21308 
	#PXP_STAT_BLOCKY_SHIFT
 (16U)

	)

21309 
	#PXP_STAT_BLOCKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_BLOCKY_SHIFT
)Ë& 
PXP_STAT_BLOCKY_MASK
)

	)

21310 
	#PXP_STAT_BLOCKX_MASK
 (0xFF000000U)

	)

21311 
	#PXP_STAT_BLOCKX_SHIFT
 (24U)

	)

21312 
	#PXP_STAT_BLOCKX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_BLOCKX_SHIFT
)Ë& 
PXP_STAT_BLOCKX_MASK
)

	)

21315 
	#PXP_STAT_SET_IRQ0_MASK
 (0x1U)

	)

21316 
	#PXP_STAT_SET_IRQ0_SHIFT
 (0U)

	)

21317 
	#PXP_STAT_SET_IRQ0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_IRQ0_SHIFT
)Ë& 
PXP_STAT_SET_IRQ0_MASK
)

	)

21318 
	#PXP_STAT_SET_AXI_WRITE_ERROR_0_MASK
 (0x2U)

	)

21319 
	#PXP_STAT_SET_AXI_WRITE_ERROR_0_SHIFT
 (1U)

	)

21320 
	#PXP_STAT_SET_AXI_WRITE_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_AXI_WRITE_ERROR_0_SHIFT
)Ë& 
PXP_STAT_SET_AXI_WRITE_ERROR_0_MASK
)

	)

21321 
	#PXP_STAT_SET_AXI_READ_ERROR_0_MASK
 (0x4U)

	)

21322 
	#PXP_STAT_SET_AXI_READ_ERROR_0_SHIFT
 (2U)

	)

21323 
	#PXP_STAT_SET_AXI_READ_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_AXI_READ_ERROR_0_SHIFT
)Ë& 
PXP_STAT_SET_AXI_READ_ERROR_0_MASK
)

	)

21324 
	#PXP_STAT_SET_NEXT_IRQ_MASK
 (0x8U)

	)

21325 
	#PXP_STAT_SET_NEXT_IRQ_SHIFT
 (3U)

	)

21326 
	#PXP_STAT_SET_NEXT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_NEXT_IRQ_SHIFT
)Ë& 
PXP_STAT_SET_NEXT_IRQ_MASK
)

	)

21327 
	#PXP_STAT_SET_AXI_ERROR_ID_0_MASK
 (0xF0U)

	)

21328 
	#PXP_STAT_SET_AXI_ERROR_ID_0_SHIFT
 (4U)

	)

21329 
	#PXP_STAT_SET_AXI_ERROR_ID_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_AXI_ERROR_ID_0_SHIFT
)Ë& 
PXP_STAT_SET_AXI_ERROR_ID_0_MASK
)

	)

21330 
	#PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_MASK
 (0x100U)

	)

21331 
	#PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_SHIFT
 (8U)

	)

21332 
	#PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_SHIFT
)Ë& 
PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_MASK
)

	)

21333 
	#PXP_STAT_SET_AXI_WRITE_ERROR_1_MASK
 (0x200U)

	)

21334 
	#PXP_STAT_SET_AXI_WRITE_ERROR_1_SHIFT
 (9U)

	)

21335 
	#PXP_STAT_SET_AXI_WRITE_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_AXI_WRITE_ERROR_1_SHIFT
)Ë& 
PXP_STAT_SET_AXI_WRITE_ERROR_1_MASK
)

	)

21336 
	#PXP_STAT_SET_AXI_READ_ERROR_1_MASK
 (0x400U)

	)

21337 
	#PXP_STAT_SET_AXI_READ_ERROR_1_SHIFT
 (10U)

	)

21338 
	#PXP_STAT_SET_AXI_READ_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_AXI_READ_ERROR_1_SHIFT
)Ë& 
PXP_STAT_SET_AXI_READ_ERROR_1_MASK
)

	)

21339 
	#PXP_STAT_SET_AXI_ERROR_ID_1_MASK
 (0xF000U)

	)

21340 
	#PXP_STAT_SET_AXI_ERROR_ID_1_SHIFT
 (12U)

	)

21341 
	#PXP_STAT_SET_AXI_ERROR_ID_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_AXI_ERROR_ID_1_SHIFT
)Ë& 
PXP_STAT_SET_AXI_ERROR_ID_1_MASK
)

	)

21342 
	#PXP_STAT_SET_BLOCKY_MASK
 (0xFF0000U)

	)

21343 
	#PXP_STAT_SET_BLOCKY_SHIFT
 (16U)

	)

21344 
	#PXP_STAT_SET_BLOCKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_BLOCKY_SHIFT
)Ë& 
PXP_STAT_SET_BLOCKY_MASK
)

	)

21345 
	#PXP_STAT_SET_BLOCKX_MASK
 (0xFF000000U)

	)

21346 
	#PXP_STAT_SET_BLOCKX_SHIFT
 (24U)

	)

21347 
	#PXP_STAT_SET_BLOCKX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_SET_BLOCKX_SHIFT
)Ë& 
PXP_STAT_SET_BLOCKX_MASK
)

	)

21350 
	#PXP_STAT_CLR_IRQ0_MASK
 (0x1U)

	)

21351 
	#PXP_STAT_CLR_IRQ0_SHIFT
 (0U)

	)

21352 
	#PXP_STAT_CLR_IRQ0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_IRQ0_SHIFT
)Ë& 
PXP_STAT_CLR_IRQ0_MASK
)

	)

21353 
	#PXP_STAT_CLR_AXI_WRITE_ERROR_0_MASK
 (0x2U)

	)

21354 
	#PXP_STAT_CLR_AXI_WRITE_ERROR_0_SHIFT
 (1U)

	)

21355 
	#PXP_STAT_CLR_AXI_WRITE_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_AXI_WRITE_ERROR_0_SHIFT
)Ë& 
PXP_STAT_CLR_AXI_WRITE_ERROR_0_MASK
)

	)

21356 
	#PXP_STAT_CLR_AXI_READ_ERROR_0_MASK
 (0x4U)

	)

21357 
	#PXP_STAT_CLR_AXI_READ_ERROR_0_SHIFT
 (2U)

	)

21358 
	#PXP_STAT_CLR_AXI_READ_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_AXI_READ_ERROR_0_SHIFT
)Ë& 
PXP_STAT_CLR_AXI_READ_ERROR_0_MASK
)

	)

21359 
	#PXP_STAT_CLR_NEXT_IRQ_MASK
 (0x8U)

	)

21360 
	#PXP_STAT_CLR_NEXT_IRQ_SHIFT
 (3U)

	)

21361 
	#PXP_STAT_CLR_NEXT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_NEXT_IRQ_SHIFT
)Ë& 
PXP_STAT_CLR_NEXT_IRQ_MASK
)

	)

21362 
	#PXP_STAT_CLR_AXI_ERROR_ID_0_MASK
 (0xF0U)

	)

21363 
	#PXP_STAT_CLR_AXI_ERROR_ID_0_SHIFT
 (4U)

	)

21364 
	#PXP_STAT_CLR_AXI_ERROR_ID_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_AXI_ERROR_ID_0_SHIFT
)Ë& 
PXP_STAT_CLR_AXI_ERROR_ID_0_MASK
)

	)

21365 
	#PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_MASK
 (0x100U)

	)

21366 
	#PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_SHIFT
 (8U)

	)

21367 
	#PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_SHIFT
)Ë& 
PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_MASK
)

	)

21368 
	#PXP_STAT_CLR_AXI_WRITE_ERROR_1_MASK
 (0x200U)

	)

21369 
	#PXP_STAT_CLR_AXI_WRITE_ERROR_1_SHIFT
 (9U)

	)

21370 
	#PXP_STAT_CLR_AXI_WRITE_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_AXI_WRITE_ERROR_1_SHIFT
)Ë& 
PXP_STAT_CLR_AXI_WRITE_ERROR_1_MASK
)

	)

21371 
	#PXP_STAT_CLR_AXI_READ_ERROR_1_MASK
 (0x400U)

	)

21372 
	#PXP_STAT_CLR_AXI_READ_ERROR_1_SHIFT
 (10U)

	)

21373 
	#PXP_STAT_CLR_AXI_READ_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_AXI_READ_ERROR_1_SHIFT
)Ë& 
PXP_STAT_CLR_AXI_READ_ERROR_1_MASK
)

	)

21374 
	#PXP_STAT_CLR_AXI_ERROR_ID_1_MASK
 (0xF000U)

	)

21375 
	#PXP_STAT_CLR_AXI_ERROR_ID_1_SHIFT
 (12U)

	)

21376 
	#PXP_STAT_CLR_AXI_ERROR_ID_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_AXI_ERROR_ID_1_SHIFT
)Ë& 
PXP_STAT_CLR_AXI_ERROR_ID_1_MASK
)

	)

21377 
	#PXP_STAT_CLR_BLOCKY_MASK
 (0xFF0000U)

	)

21378 
	#PXP_STAT_CLR_BLOCKY_SHIFT
 (16U)

	)

21379 
	#PXP_STAT_CLR_BLOCKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_BLOCKY_SHIFT
)Ë& 
PXP_STAT_CLR_BLOCKY_MASK
)

	)

21380 
	#PXP_STAT_CLR_BLOCKX_MASK
 (0xFF000000U)

	)

21381 
	#PXP_STAT_CLR_BLOCKX_SHIFT
 (24U)

	)

21382 
	#PXP_STAT_CLR_BLOCKX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_CLR_BLOCKX_SHIFT
)Ë& 
PXP_STAT_CLR_BLOCKX_MASK
)

	)

21385 
	#PXP_STAT_TOG_IRQ0_MASK
 (0x1U)

	)

21386 
	#PXP_STAT_TOG_IRQ0_SHIFT
 (0U)

	)

21387 
	#PXP_STAT_TOG_IRQ0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_IRQ0_SHIFT
)Ë& 
PXP_STAT_TOG_IRQ0_MASK
)

	)

21388 
	#PXP_STAT_TOG_AXI_WRITE_ERROR_0_MASK
 (0x2U)

	)

21389 
	#PXP_STAT_TOG_AXI_WRITE_ERROR_0_SHIFT
 (1U)

	)

21390 
	#PXP_STAT_TOG_AXI_WRITE_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_AXI_WRITE_ERROR_0_SHIFT
)Ë& 
PXP_STAT_TOG_AXI_WRITE_ERROR_0_MASK
)

	)

21391 
	#PXP_STAT_TOG_AXI_READ_ERROR_0_MASK
 (0x4U)

	)

21392 
	#PXP_STAT_TOG_AXI_READ_ERROR_0_SHIFT
 (2U)

	)

21393 
	#PXP_STAT_TOG_AXI_READ_ERROR_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_AXI_READ_ERROR_0_SHIFT
)Ë& 
PXP_STAT_TOG_AXI_READ_ERROR_0_MASK
)

	)

21394 
	#PXP_STAT_TOG_NEXT_IRQ_MASK
 (0x8U)

	)

21395 
	#PXP_STAT_TOG_NEXT_IRQ_SHIFT
 (3U)

	)

21396 
	#PXP_STAT_TOG_NEXT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_NEXT_IRQ_SHIFT
)Ë& 
PXP_STAT_TOG_NEXT_IRQ_MASK
)

	)

21397 
	#PXP_STAT_TOG_AXI_ERROR_ID_0_MASK
 (0xF0U)

	)

21398 
	#PXP_STAT_TOG_AXI_ERROR_ID_0_SHIFT
 (4U)

	)

21399 
	#PXP_STAT_TOG_AXI_ERROR_ID_0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_AXI_ERROR_ID_0_SHIFT
)Ë& 
PXP_STAT_TOG_AXI_ERROR_ID_0_MASK
)

	)

21400 
	#PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_MASK
 (0x100U)

	)

21401 
	#PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_SHIFT
 (8U)

	)

21402 
	#PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_SHIFT
)Ë& 
PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_MASK
)

	)

21403 
	#PXP_STAT_TOG_AXI_WRITE_ERROR_1_MASK
 (0x200U)

	)

21404 
	#PXP_STAT_TOG_AXI_WRITE_ERROR_1_SHIFT
 (9U)

	)

21405 
	#PXP_STAT_TOG_AXI_WRITE_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_AXI_WRITE_ERROR_1_SHIFT
)Ë& 
PXP_STAT_TOG_AXI_WRITE_ERROR_1_MASK
)

	)

21406 
	#PXP_STAT_TOG_AXI_READ_ERROR_1_MASK
 (0x400U)

	)

21407 
	#PXP_STAT_TOG_AXI_READ_ERROR_1_SHIFT
 (10U)

	)

21408 
	#PXP_STAT_TOG_AXI_READ_ERROR_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_AXI_READ_ERROR_1_SHIFT
)Ë& 
PXP_STAT_TOG_AXI_READ_ERROR_1_MASK
)

	)

21409 
	#PXP_STAT_TOG_AXI_ERROR_ID_1_MASK
 (0xF000U)

	)

21410 
	#PXP_STAT_TOG_AXI_ERROR_ID_1_SHIFT
 (12U)

	)

21411 
	#PXP_STAT_TOG_AXI_ERROR_ID_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_AXI_ERROR_ID_1_SHIFT
)Ë& 
PXP_STAT_TOG_AXI_ERROR_ID_1_MASK
)

	)

21412 
	#PXP_STAT_TOG_BLOCKY_MASK
 (0xFF0000U)

	)

21413 
	#PXP_STAT_TOG_BLOCKY_SHIFT
 (16U)

	)

21414 
	#PXP_STAT_TOG_BLOCKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_BLOCKY_SHIFT
)Ë& 
PXP_STAT_TOG_BLOCKY_MASK
)

	)

21415 
	#PXP_STAT_TOG_BLOCKX_MASK
 (0xFF000000U)

	)

21416 
	#PXP_STAT_TOG_BLOCKX_SHIFT
 (24U)

	)

21417 
	#PXP_STAT_TOG_BLOCKX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_STAT_TOG_BLOCKX_SHIFT
)Ë& 
PXP_STAT_TOG_BLOCKX_MASK
)

	)

21420 
	#PXP_OUT_CTRL_FORMAT_MASK
 (0x1FU)

	)

21421 
	#PXP_OUT_CTRL_FORMAT_SHIFT
 (0U)

	)

21422 
	#PXP_OUT_CTRL_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_FORMAT_SHIFT
)Ë& 
PXP_OUT_CTRL_FORMAT_MASK
)

	)

21423 
	#PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK
 (0x300U)

	)

21424 
	#PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT
 (8U)

	)

21425 
	#PXP_OUT_CTRL_INTERLACED_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK
)

	)

21426 
	#PXP_OUT_CTRL_ALPHA_OUTPUT_MASK
 (0x800000U)

	)

21427 
	#PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT
 (23U)

	)

21428 
	#PXP_OUT_CTRL_ALPHA_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_ALPHA_OUTPUT_MASK
)

	)

21429 
	#PXP_OUT_CTRL_ALPHA_MASK
 (0xFF000000U)

	)

21430 
	#PXP_OUT_CTRL_ALPHA_SHIFT
 (24U)

	)

21431 
	#PXP_OUT_CTRL_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_ALPHA_SHIFT
)Ë& 
PXP_OUT_CTRL_ALPHA_MASK
)

	)

21434 
	#PXP_OUT_CTRL_SET_FORMAT_MASK
 (0x1FU)

	)

21435 
	#PXP_OUT_CTRL_SET_FORMAT_SHIFT
 (0U)

	)

21436 
	#PXP_OUT_CTRL_SET_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_SET_FORMAT_SHIFT
)Ë& 
PXP_OUT_CTRL_SET_FORMAT_MASK
)

	)

21437 
	#PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_MASK
 (0x300U)

	)

21438 
	#PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_SHIFT
 (8U)

	)

21439 
	#PXP_OUT_CTRL_SET_INTERLACED_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_MASK
)

	)

21440 
	#PXP_OUT_CTRL_SET_ALPHA_OUTPUT_MASK
 (0x800000U)

	)

21441 
	#PXP_OUT_CTRL_SET_ALPHA_OUTPUT_SHIFT
 (23U)

	)

21442 
	#PXP_OUT_CTRL_SET_ALPHA_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_SET_ALPHA_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_SET_ALPHA_OUTPUT_MASK
)

	)

21443 
	#PXP_OUT_CTRL_SET_ALPHA_MASK
 (0xFF000000U)

	)

21444 
	#PXP_OUT_CTRL_SET_ALPHA_SHIFT
 (24U)

	)

21445 
	#PXP_OUT_CTRL_SET_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_SET_ALPHA_SHIFT
)Ë& 
PXP_OUT_CTRL_SET_ALPHA_MASK
)

	)

21448 
	#PXP_OUT_CTRL_CLR_FORMAT_MASK
 (0x1FU)

	)

21449 
	#PXP_OUT_CTRL_CLR_FORMAT_SHIFT
 (0U)

	)

21450 
	#PXP_OUT_CTRL_CLR_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_CLR_FORMAT_SHIFT
)Ë& 
PXP_OUT_CTRL_CLR_FORMAT_MASK
)

	)

21451 
	#PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_MASK
 (0x300U)

	)

21452 
	#PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_SHIFT
 (8U)

	)

21453 
	#PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_MASK
)

	)

21454 
	#PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_MASK
 (0x800000U)

	)

21455 
	#PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_SHIFT
 (23U)

	)

21456 
	#PXP_OUT_CTRL_CLR_ALPHA_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_MASK
)

	)

21457 
	#PXP_OUT_CTRL_CLR_ALPHA_MASK
 (0xFF000000U)

	)

21458 
	#PXP_OUT_CTRL_CLR_ALPHA_SHIFT
 (24U)

	)

21459 
	#PXP_OUT_CTRL_CLR_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_CLR_ALPHA_SHIFT
)Ë& 
PXP_OUT_CTRL_CLR_ALPHA_MASK
)

	)

21462 
	#PXP_OUT_CTRL_TOG_FORMAT_MASK
 (0x1FU)

	)

21463 
	#PXP_OUT_CTRL_TOG_FORMAT_SHIFT
 (0U)

	)

21464 
	#PXP_OUT_CTRL_TOG_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_TOG_FORMAT_SHIFT
)Ë& 
PXP_OUT_CTRL_TOG_FORMAT_MASK
)

	)

21465 
	#PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_MASK
 (0x300U)

	)

21466 
	#PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_SHIFT
 (8U)

	)

21467 
	#PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_MASK
)

	)

21468 
	#PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_MASK
 (0x800000U)

	)

21469 
	#PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_SHIFT
 (23U)

	)

21470 
	#PXP_OUT_CTRL_TOG_ALPHA_OUTPUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_SHIFT
)Ë& 
PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_MASK
)

	)

21471 
	#PXP_OUT_CTRL_TOG_ALPHA_MASK
 (0xFF000000U)

	)

21472 
	#PXP_OUT_CTRL_TOG_ALPHA_SHIFT
 (24U)

	)

21473 
	#PXP_OUT_CTRL_TOG_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_CTRL_TOG_ALPHA_SHIFT
)Ë& 
PXP_OUT_CTRL_TOG_ALPHA_MASK
)

	)

21476 
	#PXP_OUT_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

21477 
	#PXP_OUT_BUF_ADDR_SHIFT
 (0U)

	)

21478 
	#PXP_OUT_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_BUF_ADDR_SHIFT
)Ë& 
PXP_OUT_BUF_ADDR_MASK
)

	)

21481 
	#PXP_OUT_BUF2_ADDR_MASK
 (0xFFFFFFFFU)

	)

21482 
	#PXP_OUT_BUF2_ADDR_SHIFT
 (0U)

	)

21483 
	#PXP_OUT_BUF2_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_BUF2_ADDR_SHIFT
)Ë& 
PXP_OUT_BUF2_ADDR_MASK
)

	)

21486 
	#PXP_OUT_PITCH_PITCH_MASK
 (0xFFFFU)

	)

21487 
	#PXP_OUT_PITCH_PITCH_SHIFT
 (0U)

	)

21488 
	#PXP_OUT_PITCH_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_PITCH_PITCH_SHIFT
)Ë& 
PXP_OUT_PITCH_PITCH_MASK
)

	)

21491 
	#PXP_OUT_LRC_Y_MASK
 (0x3FFFU)

	)

21492 
	#PXP_OUT_LRC_Y_SHIFT
 (0U)

	)

21493 
	#PXP_OUT_LRC_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_LRC_Y_SHIFT
)Ë& 
PXP_OUT_LRC_Y_MASK
)

	)

21494 
	#PXP_OUT_LRC_X_MASK
 (0x3FFF0000U)

	)

21495 
	#PXP_OUT_LRC_X_SHIFT
 (16U)

	)

21496 
	#PXP_OUT_LRC_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_LRC_X_SHIFT
)Ë& 
PXP_OUT_LRC_X_MASK
)

	)

21499 
	#PXP_OUT_PS_ULC_Y_MASK
 (0x3FFFU)

	)

21500 
	#PXP_OUT_PS_ULC_Y_SHIFT
 (0U)

	)

21501 
	#PXP_OUT_PS_ULC_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_PS_ULC_Y_SHIFT
)Ë& 
PXP_OUT_PS_ULC_Y_MASK
)

	)

21502 
	#PXP_OUT_PS_ULC_X_MASK
 (0x3FFF0000U)

	)

21503 
	#PXP_OUT_PS_ULC_X_SHIFT
 (16U)

	)

21504 
	#PXP_OUT_PS_ULC_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_PS_ULC_X_SHIFT
)Ë& 
PXP_OUT_PS_ULC_X_MASK
)

	)

21507 
	#PXP_OUT_PS_LRC_Y_MASK
 (0x3FFFU)

	)

21508 
	#PXP_OUT_PS_LRC_Y_SHIFT
 (0U)

	)

21509 
	#PXP_OUT_PS_LRC_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_PS_LRC_Y_SHIFT
)Ë& 
PXP_OUT_PS_LRC_Y_MASK
)

	)

21510 
	#PXP_OUT_PS_LRC_X_MASK
 (0x3FFF0000U)

	)

21511 
	#PXP_OUT_PS_LRC_X_SHIFT
 (16U)

	)

21512 
	#PXP_OUT_PS_LRC_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_PS_LRC_X_SHIFT
)Ë& 
PXP_OUT_PS_LRC_X_MASK
)

	)

21515 
	#PXP_OUT_AS_ULC_Y_MASK
 (0x3FFFU)

	)

21516 
	#PXP_OUT_AS_ULC_Y_SHIFT
 (0U)

	)

21517 
	#PXP_OUT_AS_ULC_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_AS_ULC_Y_SHIFT
)Ë& 
PXP_OUT_AS_ULC_Y_MASK
)

	)

21518 
	#PXP_OUT_AS_ULC_X_MASK
 (0x3FFF0000U)

	)

21519 
	#PXP_OUT_AS_ULC_X_SHIFT
 (16U)

	)

21520 
	#PXP_OUT_AS_ULC_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_AS_ULC_X_SHIFT
)Ë& 
PXP_OUT_AS_ULC_X_MASK
)

	)

21523 
	#PXP_OUT_AS_LRC_Y_MASK
 (0x3FFFU)

	)

21524 
	#PXP_OUT_AS_LRC_Y_SHIFT
 (0U)

	)

21525 
	#PXP_OUT_AS_LRC_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_AS_LRC_Y_SHIFT
)Ë& 
PXP_OUT_AS_LRC_Y_MASK
)

	)

21526 
	#PXP_OUT_AS_LRC_X_MASK
 (0x3FFF0000U)

	)

21527 
	#PXP_OUT_AS_LRC_X_SHIFT
 (16U)

	)

21528 
	#PXP_OUT_AS_LRC_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_OUT_AS_LRC_X_SHIFT
)Ë& 
PXP_OUT_AS_LRC_X_MASK
)

	)

21531 
	#PXP_PS_CTRL_FORMAT_MASK
 (0x3FU)

	)

21532 
	#PXP_PS_CTRL_FORMAT_SHIFT
 (0U)

	)

21533 
	#PXP_PS_CTRL_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_FORMAT_SHIFT
)Ë& 
PXP_PS_CTRL_FORMAT_MASK
)

	)

21534 
	#PXP_PS_CTRL_WB_SWAP_MASK
 (0x40U)

	)

21535 
	#PXP_PS_CTRL_WB_SWAP_SHIFT
 (6U)

	)

21536 
	#PXP_PS_CTRL_WB_SWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_WB_SWAP_SHIFT
)Ë& 
PXP_PS_CTRL_WB_SWAP_MASK
)

	)

21537 
	#PXP_PS_CTRL_DECY_MASK
 (0x300U)

	)

21538 
	#PXP_PS_CTRL_DECY_SHIFT
 (8U)

	)

21539 
	#PXP_PS_CTRL_DECY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_DECY_SHIFT
)Ë& 
PXP_PS_CTRL_DECY_MASK
)

	)

21540 
	#PXP_PS_CTRL_DECX_MASK
 (0xC00U)

	)

21541 
	#PXP_PS_CTRL_DECX_SHIFT
 (10U)

	)

21542 
	#PXP_PS_CTRL_DECX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_DECX_SHIFT
)Ë& 
PXP_PS_CTRL_DECX_MASK
)

	)

21545 
	#PXP_PS_CTRL_SET_FORMAT_MASK
 (0x3FU)

	)

21546 
	#PXP_PS_CTRL_SET_FORMAT_SHIFT
 (0U)

	)

21547 
	#PXP_PS_CTRL_SET_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_SET_FORMAT_SHIFT
)Ë& 
PXP_PS_CTRL_SET_FORMAT_MASK
)

	)

21548 
	#PXP_PS_CTRL_SET_WB_SWAP_MASK
 (0x40U)

	)

21549 
	#PXP_PS_CTRL_SET_WB_SWAP_SHIFT
 (6U)

	)

21550 
	#PXP_PS_CTRL_SET_WB_SWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_SET_WB_SWAP_SHIFT
)Ë& 
PXP_PS_CTRL_SET_WB_SWAP_MASK
)

	)

21551 
	#PXP_PS_CTRL_SET_DECY_MASK
 (0x300U)

	)

21552 
	#PXP_PS_CTRL_SET_DECY_SHIFT
 (8U)

	)

21553 
	#PXP_PS_CTRL_SET_DECY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_SET_DECY_SHIFT
)Ë& 
PXP_PS_CTRL_SET_DECY_MASK
)

	)

21554 
	#PXP_PS_CTRL_SET_DECX_MASK
 (0xC00U)

	)

21555 
	#PXP_PS_CTRL_SET_DECX_SHIFT
 (10U)

	)

21556 
	#PXP_PS_CTRL_SET_DECX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_SET_DECX_SHIFT
)Ë& 
PXP_PS_CTRL_SET_DECX_MASK
)

	)

21559 
	#PXP_PS_CTRL_CLR_FORMAT_MASK
 (0x3FU)

	)

21560 
	#PXP_PS_CTRL_CLR_FORMAT_SHIFT
 (0U)

	)

21561 
	#PXP_PS_CTRL_CLR_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_CLR_FORMAT_SHIFT
)Ë& 
PXP_PS_CTRL_CLR_FORMAT_MASK
)

	)

21562 
	#PXP_PS_CTRL_CLR_WB_SWAP_MASK
 (0x40U)

	)

21563 
	#PXP_PS_CTRL_CLR_WB_SWAP_SHIFT
 (6U)

	)

21564 
	#PXP_PS_CTRL_CLR_WB_SWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_CLR_WB_SWAP_SHIFT
)Ë& 
PXP_PS_CTRL_CLR_WB_SWAP_MASK
)

	)

21565 
	#PXP_PS_CTRL_CLR_DECY_MASK
 (0x300U)

	)

21566 
	#PXP_PS_CTRL_CLR_DECY_SHIFT
 (8U)

	)

21567 
	#PXP_PS_CTRL_CLR_DECY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_CLR_DECY_SHIFT
)Ë& 
PXP_PS_CTRL_CLR_DECY_MASK
)

	)

21568 
	#PXP_PS_CTRL_CLR_DECX_MASK
 (0xC00U)

	)

21569 
	#PXP_PS_CTRL_CLR_DECX_SHIFT
 (10U)

	)

21570 
	#PXP_PS_CTRL_CLR_DECX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_CLR_DECX_SHIFT
)Ë& 
PXP_PS_CTRL_CLR_DECX_MASK
)

	)

21573 
	#PXP_PS_CTRL_TOG_FORMAT_MASK
 (0x3FU)

	)

21574 
	#PXP_PS_CTRL_TOG_FORMAT_SHIFT
 (0U)

	)

21575 
	#PXP_PS_CTRL_TOG_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_TOG_FORMAT_SHIFT
)Ë& 
PXP_PS_CTRL_TOG_FORMAT_MASK
)

	)

21576 
	#PXP_PS_CTRL_TOG_WB_SWAP_MASK
 (0x40U)

	)

21577 
	#PXP_PS_CTRL_TOG_WB_SWAP_SHIFT
 (6U)

	)

21578 
	#PXP_PS_CTRL_TOG_WB_SWAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_TOG_WB_SWAP_SHIFT
)Ë& 
PXP_PS_CTRL_TOG_WB_SWAP_MASK
)

	)

21579 
	#PXP_PS_CTRL_TOG_DECY_MASK
 (0x300U)

	)

21580 
	#PXP_PS_CTRL_TOG_DECY_SHIFT
 (8U)

	)

21581 
	#PXP_PS_CTRL_TOG_DECY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_TOG_DECY_SHIFT
)Ë& 
PXP_PS_CTRL_TOG_DECY_MASK
)

	)

21582 
	#PXP_PS_CTRL_TOG_DECX_MASK
 (0xC00U)

	)

21583 
	#PXP_PS_CTRL_TOG_DECX_SHIFT
 (10U)

	)

21584 
	#PXP_PS_CTRL_TOG_DECX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CTRL_TOG_DECX_SHIFT
)Ë& 
PXP_PS_CTRL_TOG_DECX_MASK
)

	)

21587 
	#PXP_PS_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

21588 
	#PXP_PS_BUF_ADDR_SHIFT
 (0U)

	)

21589 
	#PXP_PS_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_BUF_ADDR_SHIFT
)Ë& 
PXP_PS_BUF_ADDR_MASK
)

	)

21592 
	#PXP_PS_UBUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

21593 
	#PXP_PS_UBUF_ADDR_SHIFT
 (0U)

	)

21594 
	#PXP_PS_UBUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_UBUF_ADDR_SHIFT
)Ë& 
PXP_PS_UBUF_ADDR_MASK
)

	)

21597 
	#PXP_PS_VBUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

21598 
	#PXP_PS_VBUF_ADDR_SHIFT
 (0U)

	)

21599 
	#PXP_PS_VBUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_VBUF_ADDR_SHIFT
)Ë& 
PXP_PS_VBUF_ADDR_MASK
)

	)

21602 
	#PXP_PS_PITCH_PITCH_MASK
 (0xFFFFU)

	)

21603 
	#PXP_PS_PITCH_PITCH_SHIFT
 (0U)

	)

21604 
	#PXP_PS_PITCH_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_PITCH_PITCH_SHIFT
)Ë& 
PXP_PS_PITCH_PITCH_MASK
)

	)

21607 
	#PXP_PS_BACKGROUND_0_COLOR_MASK
 (0xFFFFFFU)

	)

21608 
	#PXP_PS_BACKGROUND_0_COLOR_SHIFT
 (0U)

	)

21609 
	#PXP_PS_BACKGROUND_0_COLOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_BACKGROUND_0_COLOR_SHIFT
)Ë& 
PXP_PS_BACKGROUND_0_COLOR_MASK
)

	)

21612 
	#PXP_PS_SCALE_XSCALE_MASK
 (0x7FFFU)

	)

21613 
	#PXP_PS_SCALE_XSCALE_SHIFT
 (0U)

	)

21614 
	#PXP_PS_SCALE_XSCALE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_SCALE_XSCALE_SHIFT
)Ë& 
PXP_PS_SCALE_XSCALE_MASK
)

	)

21615 
	#PXP_PS_SCALE_YSCALE_MASK
 (0x7FFF0000U)

	)

21616 
	#PXP_PS_SCALE_YSCALE_SHIFT
 (16U)

	)

21617 
	#PXP_PS_SCALE_YSCALE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_SCALE_YSCALE_SHIFT
)Ë& 
PXP_PS_SCALE_YSCALE_MASK
)

	)

21620 
	#PXP_PS_OFFSET_XOFFSET_MASK
 (0xFFFU)

	)

21621 
	#PXP_PS_OFFSET_XOFFSET_SHIFT
 (0U)

	)

21622 
	#PXP_PS_OFFSET_XOFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_OFFSET_XOFFSET_SHIFT
)Ë& 
PXP_PS_OFFSET_XOFFSET_MASK
)

	)

21623 
	#PXP_PS_OFFSET_YOFFSET_MASK
 (0xFFF0000U)

	)

21624 
	#PXP_PS_OFFSET_YOFFSET_SHIFT
 (16U)

	)

21625 
	#PXP_PS_OFFSET_YOFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_OFFSET_YOFFSET_SHIFT
)Ë& 
PXP_PS_OFFSET_YOFFSET_MASK
)

	)

21628 
	#PXP_PS_CLRKEYLOW_0_PIXEL_MASK
 (0xFFFFFFU)

	)

21629 
	#PXP_PS_CLRKEYLOW_0_PIXEL_SHIFT
 (0U)

	)

21630 
	#PXP_PS_CLRKEYLOW_0_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CLRKEYLOW_0_PIXEL_SHIFT
)Ë& 
PXP_PS_CLRKEYLOW_0_PIXEL_MASK
)

	)

21633 
	#PXP_PS_CLRKEYHIGH_0_PIXEL_MASK
 (0xFFFFFFU)

	)

21634 
	#PXP_PS_CLRKEYHIGH_0_PIXEL_SHIFT
 (0U)

	)

21635 
	#PXP_PS_CLRKEYHIGH_0_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CLRKEYHIGH_0_PIXEL_SHIFT
)Ë& 
PXP_PS_CLRKEYHIGH_0_PIXEL_MASK
)

	)

21638 
	#PXP_AS_CTRL_ALPHA_CTRL_MASK
 (0x6U)

	)

21639 
	#PXP_AS_CTRL_ALPHA_CTRL_SHIFT
 (1U)

	)

21640 
	#PXP_AS_CTRL_ALPHA_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_ALPHA_CTRL_SHIFT
)Ë& 
PXP_AS_CTRL_ALPHA_CTRL_MASK
)

	)

21641 
	#PXP_AS_CTRL_ENABLE_COLORKEY_MASK
 (0x8U)

	)

21642 
	#PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT
 (3U)

	)

21643 
	#PXP_AS_CTRL_ENABLE_COLORKEY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT
)Ë& 
PXP_AS_CTRL_ENABLE_COLORKEY_MASK
)

	)

21644 
	#PXP_AS_CTRL_FORMAT_MASK
 (0xF0U)

	)

21645 
	#PXP_AS_CTRL_FORMAT_SHIFT
 (4U)

	)

21646 
	#PXP_AS_CTRL_FORMAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_FORMAT_SHIFT
)Ë& 
PXP_AS_CTRL_FORMAT_MASK
)

	)

21647 
	#PXP_AS_CTRL_ALPHA_MASK
 (0xFF00U)

	)

21648 
	#PXP_AS_CTRL_ALPHA_SHIFT
 (8U)

	)

21649 
	#PXP_AS_CTRL_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_ALPHA_SHIFT
)Ë& 
PXP_AS_CTRL_ALPHA_MASK
)

	)

21650 
	#PXP_AS_CTRL_ROP_MASK
 (0xF0000U)

	)

21651 
	#PXP_AS_CTRL_ROP_SHIFT
 (16U)

	)

21652 
	#PXP_AS_CTRL_ROP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_ROP_SHIFT
)Ë& 
PXP_AS_CTRL_ROP_MASK
)

	)

21653 
	#PXP_AS_CTRL_ALPHA0_INVERT_MASK
 (0x100000U)

	)

21654 
	#PXP_AS_CTRL_ALPHA0_INVERT_SHIFT
 (20U)

	)

21655 
	#PXP_AS_CTRL_ALPHA0_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_ALPHA0_INVERT_SHIFT
)Ë& 
PXP_AS_CTRL_ALPHA0_INVERT_MASK
)

	)

21656 
	#PXP_AS_CTRL_ALPHA1_INVERT_MASK
 (0x200000U)

	)

21657 
	#PXP_AS_CTRL_ALPHA1_INVERT_SHIFT
 (21U)

	)

21658 
	#PXP_AS_CTRL_ALPHA1_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CTRL_ALPHA1_INVERT_SHIFT
)Ë& 
PXP_AS_CTRL_ALPHA1_INVERT_MASK
)

	)

21661 
	#PXP_AS_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

21662 
	#PXP_AS_BUF_ADDR_SHIFT
 (0U)

	)

21663 
	#PXP_AS_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_BUF_ADDR_SHIFT
)Ë& 
PXP_AS_BUF_ADDR_MASK
)

	)

21666 
	#PXP_AS_PITCH_PITCH_MASK
 (0xFFFFU)

	)

21667 
	#PXP_AS_PITCH_PITCH_SHIFT
 (0U)

	)

21668 
	#PXP_AS_PITCH_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_PITCH_PITCH_SHIFT
)Ë& 
PXP_AS_PITCH_PITCH_MASK
)

	)

21671 
	#PXP_AS_CLRKEYLOW_0_PIXEL_MASK
 (0xFFFFFFU)

	)

21672 
	#PXP_AS_CLRKEYLOW_0_PIXEL_SHIFT
 (0U)

	)

21673 
	#PXP_AS_CLRKEYLOW_0_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CLRKEYLOW_0_PIXEL_SHIFT
)Ë& 
PXP_AS_CLRKEYLOW_0_PIXEL_MASK
)

	)

21676 
	#PXP_AS_CLRKEYHIGH_0_PIXEL_MASK
 (0xFFFFFFU)

	)

21677 
	#PXP_AS_CLRKEYHIGH_0_PIXEL_SHIFT
 (0U)

	)

21678 
	#PXP_AS_CLRKEYHIGH_0_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CLRKEYHIGH_0_PIXEL_SHIFT
)Ë& 
PXP_AS_CLRKEYHIGH_0_PIXEL_MASK
)

	)

21681 
	#PXP_CSC1_COEF0_Y_OFFSET_MASK
 (0x1FFU)

	)

21682 
	#PXP_CSC1_COEF0_Y_OFFSET_SHIFT
 (0U)

	)

21683 
	#PXP_CSC1_COEF0_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF0_Y_OFFSET_SHIFT
)Ë& 
PXP_CSC1_COEF0_Y_OFFSET_MASK
)

	)

21684 
	#PXP_CSC1_COEF0_UV_OFFSET_MASK
 (0x3FE00U)

	)

21685 
	#PXP_CSC1_COEF0_UV_OFFSET_SHIFT
 (9U)

	)

21686 
	#PXP_CSC1_COEF0_UV_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF0_UV_OFFSET_SHIFT
)Ë& 
PXP_CSC1_COEF0_UV_OFFSET_MASK
)

	)

21687 
	#PXP_CSC1_COEF0_C0_MASK
 (0x1FFC0000U)

	)

21688 
	#PXP_CSC1_COEF0_C0_SHIFT
 (18U)

	)

21689 
	#PXP_CSC1_COEF0_C0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF0_C0_SHIFT
)Ë& 
PXP_CSC1_COEF0_C0_MASK
)

	)

21690 
	#PXP_CSC1_COEF0_BYPASS_MASK
 (0x40000000U)

	)

21691 
	#PXP_CSC1_COEF0_BYPASS_SHIFT
 (30U)

	)

21692 
	#PXP_CSC1_COEF0_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF0_BYPASS_SHIFT
)Ë& 
PXP_CSC1_COEF0_BYPASS_MASK
)

	)

21693 
	#PXP_CSC1_COEF0_YCBCR_MODE_MASK
 (0x80000000U)

	)

21694 
	#PXP_CSC1_COEF0_YCBCR_MODE_SHIFT
 (31U)

	)

21695 
	#PXP_CSC1_COEF0_YCBCR_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF0_YCBCR_MODE_SHIFT
)Ë& 
PXP_CSC1_COEF0_YCBCR_MODE_MASK
)

	)

21698 
	#PXP_CSC1_COEF1_C4_MASK
 (0x7FFU)

	)

21699 
	#PXP_CSC1_COEF1_C4_SHIFT
 (0U)

	)

21700 
	#PXP_CSC1_COEF1_C4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF1_C4_SHIFT
)Ë& 
PXP_CSC1_COEF1_C4_MASK
)

	)

21701 
	#PXP_CSC1_COEF1_C1_MASK
 (0x7FF0000U)

	)

21702 
	#PXP_CSC1_COEF1_C1_SHIFT
 (16U)

	)

21703 
	#PXP_CSC1_COEF1_C1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF1_C1_SHIFT
)Ë& 
PXP_CSC1_COEF1_C1_MASK
)

	)

21706 
	#PXP_CSC1_COEF2_C3_MASK
 (0x7FFU)

	)

21707 
	#PXP_CSC1_COEF2_C3_SHIFT
 (0U)

	)

21708 
	#PXP_CSC1_COEF2_C3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF2_C3_SHIFT
)Ë& 
PXP_CSC1_COEF2_C3_MASK
)

	)

21709 
	#PXP_CSC1_COEF2_C2_MASK
 (0x7FF0000U)

	)

21710 
	#PXP_CSC1_COEF2_C2_SHIFT
 (16U)

	)

21711 
	#PXP_CSC1_COEF2_C2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC1_COEF2_C2_SHIFT
)Ë& 
PXP_CSC1_COEF2_C2_MASK
)

	)

21714 
	#PXP_CSC2_CTRL_BYPASS_MASK
 (0x1U)

	)

21715 
	#PXP_CSC2_CTRL_BYPASS_SHIFT
 (0U)

	)

21716 
	#PXP_CSC2_CTRL_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_CTRL_BYPASS_SHIFT
)Ë& 
PXP_CSC2_CTRL_BYPASS_MASK
)

	)

21717 
	#PXP_CSC2_CTRL_CSC_MODE_MASK
 (0x6U)

	)

21718 
	#PXP_CSC2_CTRL_CSC_MODE_SHIFT
 (1U)

	)

21719 
	#PXP_CSC2_CTRL_CSC_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_CTRL_CSC_MODE_SHIFT
)Ë& 
PXP_CSC2_CTRL_CSC_MODE_MASK
)

	)

21722 
	#PXP_CSC2_COEF0_A1_MASK
 (0x7FFU)

	)

21723 
	#PXP_CSC2_COEF0_A1_SHIFT
 (0U)

	)

21724 
	#PXP_CSC2_COEF0_A1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF0_A1_SHIFT
)Ë& 
PXP_CSC2_COEF0_A1_MASK
)

	)

21725 
	#PXP_CSC2_COEF0_A2_MASK
 (0x7FF0000U)

	)

21726 
	#PXP_CSC2_COEF0_A2_SHIFT
 (16U)

	)

21727 
	#PXP_CSC2_COEF0_A2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF0_A2_SHIFT
)Ë& 
PXP_CSC2_COEF0_A2_MASK
)

	)

21730 
	#PXP_CSC2_COEF1_A3_MASK
 (0x7FFU)

	)

21731 
	#PXP_CSC2_COEF1_A3_SHIFT
 (0U)

	)

21732 
	#PXP_CSC2_COEF1_A3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF1_A3_SHIFT
)Ë& 
PXP_CSC2_COEF1_A3_MASK
)

	)

21733 
	#PXP_CSC2_COEF1_B1_MASK
 (0x7FF0000U)

	)

21734 
	#PXP_CSC2_COEF1_B1_SHIFT
 (16U)

	)

21735 
	#PXP_CSC2_COEF1_B1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF1_B1_SHIFT
)Ë& 
PXP_CSC2_COEF1_B1_MASK
)

	)

21738 
	#PXP_CSC2_COEF2_B2_MASK
 (0x7FFU)

	)

21739 
	#PXP_CSC2_COEF2_B2_SHIFT
 (0U)

	)

21740 
	#PXP_CSC2_COEF2_B2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF2_B2_SHIFT
)Ë& 
PXP_CSC2_COEF2_B2_MASK
)

	)

21741 
	#PXP_CSC2_COEF2_B3_MASK
 (0x7FF0000U)

	)

21742 
	#PXP_CSC2_COEF2_B3_SHIFT
 (16U)

	)

21743 
	#PXP_CSC2_COEF2_B3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF2_B3_SHIFT
)Ë& 
PXP_CSC2_COEF2_B3_MASK
)

	)

21746 
	#PXP_CSC2_COEF3_C1_MASK
 (0x7FFU)

	)

21747 
	#PXP_CSC2_COEF3_C1_SHIFT
 (0U)

	)

21748 
	#PXP_CSC2_COEF3_C1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF3_C1_SHIFT
)Ë& 
PXP_CSC2_COEF3_C1_MASK
)

	)

21749 
	#PXP_CSC2_COEF3_C2_MASK
 (0x7FF0000U)

	)

21750 
	#PXP_CSC2_COEF3_C2_SHIFT
 (16U)

	)

21751 
	#PXP_CSC2_COEF3_C2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF3_C2_SHIFT
)Ë& 
PXP_CSC2_COEF3_C2_MASK
)

	)

21754 
	#PXP_CSC2_COEF4_C3_MASK
 (0x7FFU)

	)

21755 
	#PXP_CSC2_COEF4_C3_SHIFT
 (0U)

	)

21756 
	#PXP_CSC2_COEF4_C3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF4_C3_SHIFT
)Ë& 
PXP_CSC2_COEF4_C3_MASK
)

	)

21757 
	#PXP_CSC2_COEF4_D1_MASK
 (0x1FF0000U)

	)

21758 
	#PXP_CSC2_COEF4_D1_SHIFT
 (16U)

	)

21759 
	#PXP_CSC2_COEF4_D1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF4_D1_SHIFT
)Ë& 
PXP_CSC2_COEF4_D1_MASK
)

	)

21762 
	#PXP_CSC2_COEF5_D2_MASK
 (0x1FFU)

	)

21763 
	#PXP_CSC2_COEF5_D2_SHIFT
 (0U)

	)

21764 
	#PXP_CSC2_COEF5_D2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF5_D2_SHIFT
)Ë& 
PXP_CSC2_COEF5_D2_MASK
)

	)

21765 
	#PXP_CSC2_COEF5_D3_MASK
 (0x1FF0000U)

	)

21766 
	#PXP_CSC2_COEF5_D3_SHIFT
 (16U)

	)

21767 
	#PXP_CSC2_COEF5_D3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CSC2_COEF5_D3_SHIFT
)Ë& 
PXP_CSC2_COEF5_D3_MASK
)

	)

21770 
	#PXP_LUT_CTRL_DMA_START_MASK
 (0x1U)

	)

21771 
	#PXP_LUT_CTRL_DMA_START_SHIFT
 (0U)

	)

21772 
	#PXP_LUT_CTRL_DMA_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_DMA_START_SHIFT
)Ë& 
PXP_LUT_CTRL_DMA_START_MASK
)

	)

21773 
	#PXP_LUT_CTRL_INVALID_MASK
 (0x100U)

	)

21774 
	#PXP_LUT_CTRL_INVALID_SHIFT
 (8U)

	)

21775 
	#PXP_LUT_CTRL_INVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_INVALID_SHIFT
)Ë& 
PXP_LUT_CTRL_INVALID_MASK
)

	)

21776 
	#PXP_LUT_CTRL_LRU_UPD_MASK
 (0x200U)

	)

21777 
	#PXP_LUT_CTRL_LRU_UPD_SHIFT
 (9U)

	)

21778 
	#PXP_LUT_CTRL_LRU_UPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_LRU_UPD_SHIFT
)Ë& 
PXP_LUT_CTRL_LRU_UPD_MASK
)

	)

21779 
	#PXP_LUT_CTRL_SEL_8KB_MASK
 (0x400U)

	)

21780 
	#PXP_LUT_CTRL_SEL_8KB_SHIFT
 (10U)

	)

21781 
	#PXP_LUT_CTRL_SEL_8KB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_SEL_8KB_SHIFT
)Ë& 
PXP_LUT_CTRL_SEL_8KB_MASK
)

	)

21782 
	#PXP_LUT_CTRL_OUT_MODE_MASK
 (0x30000U)

	)

21783 
	#PXP_LUT_CTRL_OUT_MODE_SHIFT
 (16U)

	)

21784 
	#PXP_LUT_CTRL_OUT_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_OUT_MODE_SHIFT
)Ë& 
PXP_LUT_CTRL_OUT_MODE_MASK
)

	)

21785 
	#PXP_LUT_CTRL_LOOKUP_MODE_MASK
 (0x3000000U)

	)

21786 
	#PXP_LUT_CTRL_LOOKUP_MODE_SHIFT
 (24U)

	)

21787 
	#PXP_LUT_CTRL_LOOKUP_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_LOOKUP_MODE_SHIFT
)Ë& 
PXP_LUT_CTRL_LOOKUP_MODE_MASK
)

	)

21788 
	#PXP_LUT_CTRL_BYPASS_MASK
 (0x80000000U)

	)

21789 
	#PXP_LUT_CTRL_BYPASS_SHIFT
 (31U)

	)

21790 
	#PXP_LUT_CTRL_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_CTRL_BYPASS_SHIFT
)Ë& 
PXP_LUT_CTRL_BYPASS_MASK
)

	)

21793 
	#PXP_LUT_ADDR_ADDR_MASK
 (0x3FFFU)

	)

21794 
	#PXP_LUT_ADDR_ADDR_SHIFT
 (0U)

	)

21795 
	#PXP_LUT_ADDR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_ADDR_ADDR_SHIFT
)Ë& 
PXP_LUT_ADDR_ADDR_MASK
)

	)

21796 
	#PXP_LUT_ADDR_NUM_BYTES_MASK
 (0x7FFF0000U)

	)

21797 
	#PXP_LUT_ADDR_NUM_BYTES_SHIFT
 (16U)

	)

21798 
	#PXP_LUT_ADDR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_ADDR_NUM_BYTES_SHIFT
)Ë& 
PXP_LUT_ADDR_NUM_BYTES_MASK
)

	)

21801 
	#PXP_LUT_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

21802 
	#PXP_LUT_DATA_DATA_SHIFT
 (0U)

	)

21803 
	#PXP_LUT_DATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_DATA_DATA_SHIFT
)Ë& 
PXP_LUT_DATA_DATA_MASK
)

	)

21806 
	#PXP_LUT_EXTMEM_ADDR_MASK
 (0xFFFFFFFFU)

	)

21807 
	#PXP_LUT_EXTMEM_ADDR_SHIFT
 (0U)

	)

21808 
	#PXP_LUT_EXTMEM_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_LUT_EXTMEM_ADDR_SHIFT
)Ë& 
PXP_LUT_EXTMEM_ADDR_MASK
)

	)

21811 
	#PXP_CFA_DATA_MASK
 (0xFFFFFFFFU)

	)

21812 
	#PXP_CFA_DATA_SHIFT
 (0U)

	)

21813 
	#PXP_CFA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CFA_DATA_SHIFT
)Ë& 
PXP_CFA_DATA_MASK
)

	)

21816 
	#PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_MASK
 (0x1U)

	)

21817 
	#PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_SHIFT
 (0U)

	)

21818 
	#PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE_MASK
)

	)

21819 
	#PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_MASK
 (0x6U)

	)

21820 
	#PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_SHIFT
 (1U)

	)

21821 
	#PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE_MASK
)

	)

21822 
	#PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_MASK
 (0x18U)

	)

21823 
	#PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT
 (3U)

	)

21824 
	#PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE_MASK
)

	)

21825 
	#PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_MASK
 (0x20U)

	)

21826 
	#PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_SHIFT
 (5U)

	)

21827 
	#PXP_ALPHA_A_CTRL_S0_ALPHA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S0_ALPHA_MODE_MASK
)

	)

21828 
	#PXP_ALPHA_A_CTRL_S0_COLOR_MODE_MASK
 (0x40U)

	)

21829 
	#PXP_ALPHA_A_CTRL_S0_COLOR_MODE_SHIFT
 (6U)

	)

21830 
	#PXP_ALPHA_A_CTRL_S0_COLOR_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S0_COLOR_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S0_COLOR_MODE_MASK
)

	)

21831 
	#PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_MASK
 (0x300U)

	)

21832 
	#PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_SHIFT
 (8U)

	)

21833 
	#PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE_MASK
)

	)

21834 
	#PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_MASK
 (0xC00U)

	)

21835 
	#PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT
 (10U)

	)

21836 
	#PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE_MASK
)

	)

21837 
	#PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_MASK
 (0x1000U)

	)

21838 
	#PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_SHIFT
 (12U)

	)

21839 
	#PXP_ALPHA_A_CTRL_S1_ALPHA_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S1_ALPHA_MODE_MASK
)

	)

21840 
	#PXP_ALPHA_A_CTRL_S1_COLOR_MODE_MASK
 (0x2000U)

	)

21841 
	#PXP_ALPHA_A_CTRL_S1_COLOR_MODE_SHIFT
 (13U)

	)

21842 
	#PXP_ALPHA_A_CTRL_S1_COLOR_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S1_COLOR_MODE_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S1_COLOR_MODE_MASK
)

	)

21843 
	#PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MASK
 (0xFF0000U)

	)

21844 
	#PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_SHIFT
 (16U)

	)

21845 
	#PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MASK
)

	)

21846 
	#PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MASK
 (0xFF000000U)

	)

21847 
	#PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_SHIFT
 (24U)

	)

21848 
	#PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_SHIFT
)Ë& 
PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MASK
)

	)

21851 
	#PXP_PS_BACKGROUND_1_COLOR_MASK
 (0xFFFFFFU)

	)

21852 
	#PXP_PS_BACKGROUND_1_COLOR_SHIFT
 (0U)

	)

21853 
	#PXP_PS_BACKGROUND_1_COLOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_BACKGROUND_1_COLOR_SHIFT
)Ë& 
PXP_PS_BACKGROUND_1_COLOR_MASK
)

	)

21856 
	#PXP_PS_CLRKEYLOW_1_PIXEL_MASK
 (0xFFFFFFU)

	)

21857 
	#PXP_PS_CLRKEYLOW_1_PIXEL_SHIFT
 (0U)

	)

21858 
	#PXP_PS_CLRKEYLOW_1_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CLRKEYLOW_1_PIXEL_SHIFT
)Ë& 
PXP_PS_CLRKEYLOW_1_PIXEL_MASK
)

	)

21861 
	#PXP_PS_CLRKEYHIGH_1_PIXEL_MASK
 (0xFFFFFFU)

	)

21862 
	#PXP_PS_CLRKEYHIGH_1_PIXEL_SHIFT
 (0U)

	)

21863 
	#PXP_PS_CLRKEYHIGH_1_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_PS_CLRKEYHIGH_1_PIXEL_SHIFT
)Ë& 
PXP_PS_CLRKEYHIGH_1_PIXEL_MASK
)

	)

21866 
	#PXP_AS_CLRKEYLOW_1_PIXEL_MASK
 (0xFFFFFFU)

	)

21867 
	#PXP_AS_CLRKEYLOW_1_PIXEL_SHIFT
 (0U)

	)

21868 
	#PXP_AS_CLRKEYLOW_1_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CLRKEYLOW_1_PIXEL_SHIFT
)Ë& 
PXP_AS_CLRKEYLOW_1_PIXEL_MASK
)

	)

21871 
	#PXP_AS_CLRKEYHIGH_1_PIXEL_MASK
 (0xFFFFFFU)

	)

21872 
	#PXP_AS_CLRKEYHIGH_1_PIXEL_SHIFT
 (0U)

	)

21873 
	#PXP_AS_CLRKEYHIGH_1_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_AS_CLRKEYHIGH_1_PIXEL_SHIFT
)Ë& 
PXP_AS_CLRKEYHIGH_1_PIXEL_MASK
)

	)

21876 
	#PXP_CTRL2_ENABLE_MASK
 (0x1U)

	)

21877 
	#PXP_CTRL2_ENABLE_SHIFT
 (0U)

	)

21878 
	#PXP_CTRL2_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_MASK
)

	)

21879 
	#PXP_CTRL2_ROTATE0_MASK
 (0x300U)

	)

21880 
	#PXP_CTRL2_ROTATE0_SHIFT
 (8U)

	)

21881 
	#PXP_CTRL2_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_ROTATE0_MASK
)

	)

21882 
	#PXP_CTRL2_HFLIP0_MASK
 (0x400U)

	)

21883 
	#PXP_CTRL2_HFLIP0_SHIFT
 (10U)

	)

21884 
	#PXP_CTRL2_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_HFLIP0_SHIFT
)Ë& 
PXP_CTRL2_HFLIP0_MASK
)

	)

21885 
	#PXP_CTRL2_VFLIP0_MASK
 (0x800U)

	)

21886 
	#PXP_CTRL2_VFLIP0_SHIFT
 (11U)

	)

21887 
	#PXP_CTRL2_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_VFLIP0_SHIFT
)Ë& 
PXP_CTRL2_VFLIP0_MASK
)

	)

21888 
	#PXP_CTRL2_ROTATE1_MASK
 (0x3000U)

	)

21889 
	#PXP_CTRL2_ROTATE1_SHIFT
 (12U)

	)

21890 
	#PXP_CTRL2_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_ROTATE1_MASK
)

	)

21891 
	#PXP_CTRL2_HFLIP1_MASK
 (0x4000U)

	)

21892 
	#PXP_CTRL2_HFLIP1_SHIFT
 (14U)

	)

21893 
	#PXP_CTRL2_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_HFLIP1_SHIFT
)Ë& 
PXP_CTRL2_HFLIP1_MASK
)

	)

21894 
	#PXP_CTRL2_VFLIP1_MASK
 (0x8000U)

	)

21895 
	#PXP_CTRL2_VFLIP1_SHIFT
 (15U)

	)

21896 
	#PXP_CTRL2_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_VFLIP1_SHIFT
)Ë& 
PXP_CTRL2_VFLIP1_MASK
)

	)

21897 
	#PXP_CTRL2_ENABLE_DITHER_MASK
 (0x20000U)

	)

21898 
	#PXP_CTRL2_ENABLE_DITHER_SHIFT
 (17U)

	)

21899 
	#PXP_CTRL2_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_DITHER_MASK
)

	)

21900 
	#PXP_CTRL2_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21901 
	#PXP_CTRL2_ENABLE_WFE_B_SHIFT
 (19U)

	)

21902 
	#PXP_CTRL2_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_WFE_B_MASK
)

	)

21903 
	#PXP_CTRL2_BLOCK_SIZE_MASK
 (0x800000U)

	)

21904 
	#PXP_CTRL2_BLOCK_SIZE_SHIFT
 (23U)

	)

21905 
	#PXP_CTRL2_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL2_BLOCK_SIZE_MASK
)

	)

21906 
	#PXP_CTRL2_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21907 
	#PXP_CTRL2_ENABLE_CSC2_SHIFT
 (24U)

	)

21908 
	#PXP_CTRL2_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_CSC2_MASK
)

	)

21909 
	#PXP_CTRL2_ENABLE_LUT_MASK
 (0x2000000U)

	)

21910 
	#PXP_CTRL2_ENABLE_LUT_SHIFT
 (25U)

	)

21911 
	#PXP_CTRL2_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_LUT_MASK
)

	)

21912 
	#PXP_CTRL2_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

21913 
	#PXP_CTRL2_ENABLE_ROTATE0_SHIFT
 (26U)

	)

21914 
	#PXP_CTRL2_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_ROTATE0_MASK
)

	)

21915 
	#PXP_CTRL2_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

21916 
	#PXP_CTRL2_ENABLE_ROTATE1_SHIFT
 (27U)

	)

21917 
	#PXP_CTRL2_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_ENABLE_ROTATE1_MASK
)

	)

21920 
	#PXP_CTRL2_SET_ENABLE_MASK
 (0x1U)

	)

21921 
	#PXP_CTRL2_SET_ENABLE_SHIFT
 (0U)

	)

21922 
	#PXP_CTRL2_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_MASK
)

	)

21923 
	#PXP_CTRL2_SET_ROTATE0_MASK
 (0x300U)

	)

21924 
	#PXP_CTRL2_SET_ROTATE0_SHIFT
 (8U)

	)

21925 
	#PXP_CTRL2_SET_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_SET_ROTATE0_MASK
)

	)

21926 
	#PXP_CTRL2_SET_HFLIP0_MASK
 (0x400U)

	)

21927 
	#PXP_CTRL2_SET_HFLIP0_SHIFT
 (10U)

	)

21928 
	#PXP_CTRL2_SET_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_HFLIP0_SHIFT
)Ë& 
PXP_CTRL2_SET_HFLIP0_MASK
)

	)

21929 
	#PXP_CTRL2_SET_VFLIP0_MASK
 (0x800U)

	)

21930 
	#PXP_CTRL2_SET_VFLIP0_SHIFT
 (11U)

	)

21931 
	#PXP_CTRL2_SET_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_VFLIP0_SHIFT
)Ë& 
PXP_CTRL2_SET_VFLIP0_MASK
)

	)

21932 
	#PXP_CTRL2_SET_ROTATE1_MASK
 (0x3000U)

	)

21933 
	#PXP_CTRL2_SET_ROTATE1_SHIFT
 (12U)

	)

21934 
	#PXP_CTRL2_SET_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_SET_ROTATE1_MASK
)

	)

21935 
	#PXP_CTRL2_SET_HFLIP1_MASK
 (0x4000U)

	)

21936 
	#PXP_CTRL2_SET_HFLIP1_SHIFT
 (14U)

	)

21937 
	#PXP_CTRL2_SET_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_HFLIP1_SHIFT
)Ë& 
PXP_CTRL2_SET_HFLIP1_MASK
)

	)

21938 
	#PXP_CTRL2_SET_VFLIP1_MASK
 (0x8000U)

	)

21939 
	#PXP_CTRL2_SET_VFLIP1_SHIFT
 (15U)

	)

21940 
	#PXP_CTRL2_SET_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_VFLIP1_SHIFT
)Ë& 
PXP_CTRL2_SET_VFLIP1_MASK
)

	)

21941 
	#PXP_CTRL2_SET_ENABLE_DITHER_MASK
 (0x20000U)

	)

21942 
	#PXP_CTRL2_SET_ENABLE_DITHER_SHIFT
 (17U)

	)

21943 
	#PXP_CTRL2_SET_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_DITHER_MASK
)

	)

21944 
	#PXP_CTRL2_SET_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21945 
	#PXP_CTRL2_SET_ENABLE_WFE_B_SHIFT
 (19U)

	)

21946 
	#PXP_CTRL2_SET_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_WFE_B_MASK
)

	)

21947 
	#PXP_CTRL2_SET_BLOCK_SIZE_MASK
 (0x800000U)

	)

21948 
	#PXP_CTRL2_SET_BLOCK_SIZE_SHIFT
 (23U)

	)

21949 
	#PXP_CTRL2_SET_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL2_SET_BLOCK_SIZE_MASK
)

	)

21950 
	#PXP_CTRL2_SET_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21951 
	#PXP_CTRL2_SET_ENABLE_CSC2_SHIFT
 (24U)

	)

21952 
	#PXP_CTRL2_SET_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_CSC2_MASK
)

	)

21953 
	#PXP_CTRL2_SET_ENABLE_LUT_MASK
 (0x2000000U)

	)

21954 
	#PXP_CTRL2_SET_ENABLE_LUT_SHIFT
 (25U)

	)

21955 
	#PXP_CTRL2_SET_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_LUT_MASK
)

	)

21956 
	#PXP_CTRL2_SET_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

21957 
	#PXP_CTRL2_SET_ENABLE_ROTATE0_SHIFT
 (26U)

	)

21958 
	#PXP_CTRL2_SET_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_ROTATE0_MASK
)

	)

21959 
	#PXP_CTRL2_SET_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

21960 
	#PXP_CTRL2_SET_ENABLE_ROTATE1_SHIFT
 (27U)

	)

21961 
	#PXP_CTRL2_SET_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_SET_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_SET_ENABLE_ROTATE1_MASK
)

	)

21964 
	#PXP_CTRL2_CLR_ENABLE_MASK
 (0x1U)

	)

21965 
	#PXP_CTRL2_CLR_ENABLE_SHIFT
 (0U)

	)

21966 
	#PXP_CTRL2_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_MASK
)

	)

21967 
	#PXP_CTRL2_CLR_ROTATE0_MASK
 (0x300U)

	)

21968 
	#PXP_CTRL2_CLR_ROTATE0_SHIFT
 (8U)

	)

21969 
	#PXP_CTRL2_CLR_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_CLR_ROTATE0_MASK
)

	)

21970 
	#PXP_CTRL2_CLR_HFLIP0_MASK
 (0x400U)

	)

21971 
	#PXP_CTRL2_CLR_HFLIP0_SHIFT
 (10U)

	)

21972 
	#PXP_CTRL2_CLR_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_HFLIP0_SHIFT
)Ë& 
PXP_CTRL2_CLR_HFLIP0_MASK
)

	)

21973 
	#PXP_CTRL2_CLR_VFLIP0_MASK
 (0x800U)

	)

21974 
	#PXP_CTRL2_CLR_VFLIP0_SHIFT
 (11U)

	)

21975 
	#PXP_CTRL2_CLR_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_VFLIP0_SHIFT
)Ë& 
PXP_CTRL2_CLR_VFLIP0_MASK
)

	)

21976 
	#PXP_CTRL2_CLR_ROTATE1_MASK
 (0x3000U)

	)

21977 
	#PXP_CTRL2_CLR_ROTATE1_SHIFT
 (12U)

	)

21978 
	#PXP_CTRL2_CLR_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_CLR_ROTATE1_MASK
)

	)

21979 
	#PXP_CTRL2_CLR_HFLIP1_MASK
 (0x4000U)

	)

21980 
	#PXP_CTRL2_CLR_HFLIP1_SHIFT
 (14U)

	)

21981 
	#PXP_CTRL2_CLR_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_HFLIP1_SHIFT
)Ë& 
PXP_CTRL2_CLR_HFLIP1_MASK
)

	)

21982 
	#PXP_CTRL2_CLR_VFLIP1_MASK
 (0x8000U)

	)

21983 
	#PXP_CTRL2_CLR_VFLIP1_SHIFT
 (15U)

	)

21984 
	#PXP_CTRL2_CLR_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_VFLIP1_SHIFT
)Ë& 
PXP_CTRL2_CLR_VFLIP1_MASK
)

	)

21985 
	#PXP_CTRL2_CLR_ENABLE_DITHER_MASK
 (0x20000U)

	)

21986 
	#PXP_CTRL2_CLR_ENABLE_DITHER_SHIFT
 (17U)

	)

21987 
	#PXP_CTRL2_CLR_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_DITHER_MASK
)

	)

21988 
	#PXP_CTRL2_CLR_ENABLE_WFE_B_MASK
 (0x80000U)

	)

21989 
	#PXP_CTRL2_CLR_ENABLE_WFE_B_SHIFT
 (19U)

	)

21990 
	#PXP_CTRL2_CLR_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_WFE_B_MASK
)

	)

21991 
	#PXP_CTRL2_CLR_BLOCK_SIZE_MASK
 (0x800000U)

	)

21992 
	#PXP_CTRL2_CLR_BLOCK_SIZE_SHIFT
 (23U)

	)

21993 
	#PXP_CTRL2_CLR_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL2_CLR_BLOCK_SIZE_MASK
)

	)

21994 
	#PXP_CTRL2_CLR_ENABLE_CSC2_MASK
 (0x1000000U)

	)

21995 
	#PXP_CTRL2_CLR_ENABLE_CSC2_SHIFT
 (24U)

	)

21996 
	#PXP_CTRL2_CLR_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_CSC2_MASK
)

	)

21997 
	#PXP_CTRL2_CLR_ENABLE_LUT_MASK
 (0x2000000U)

	)

21998 
	#PXP_CTRL2_CLR_ENABLE_LUT_SHIFT
 (25U)

	)

21999 
	#PXP_CTRL2_CLR_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_LUT_MASK
)

	)

22000 
	#PXP_CTRL2_CLR_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

22001 
	#PXP_CTRL2_CLR_ENABLE_ROTATE0_SHIFT
 (26U)

	)

22002 
	#PXP_CTRL2_CLR_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_ROTATE0_MASK
)

	)

22003 
	#PXP_CTRL2_CLR_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

22004 
	#PXP_CTRL2_CLR_ENABLE_ROTATE1_SHIFT
 (27U)

	)

22005 
	#PXP_CTRL2_CLR_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_CLR_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_CLR_ENABLE_ROTATE1_MASK
)

	)

22008 
	#PXP_CTRL2_TOG_ENABLE_MASK
 (0x1U)

	)

22009 
	#PXP_CTRL2_TOG_ENABLE_SHIFT
 (0U)

	)

22010 
	#PXP_CTRL2_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_MASK
)

	)

22011 
	#PXP_CTRL2_TOG_ROTATE0_MASK
 (0x300U)

	)

22012 
	#PXP_CTRL2_TOG_ROTATE0_SHIFT
 (8U)

	)

22013 
	#PXP_CTRL2_TOG_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_TOG_ROTATE0_MASK
)

	)

22014 
	#PXP_CTRL2_TOG_HFLIP0_MASK
 (0x400U)

	)

22015 
	#PXP_CTRL2_TOG_HFLIP0_SHIFT
 (10U)

	)

22016 
	#PXP_CTRL2_TOG_HFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_HFLIP0_SHIFT
)Ë& 
PXP_CTRL2_TOG_HFLIP0_MASK
)

	)

22017 
	#PXP_CTRL2_TOG_VFLIP0_MASK
 (0x800U)

	)

22018 
	#PXP_CTRL2_TOG_VFLIP0_SHIFT
 (11U)

	)

22019 
	#PXP_CTRL2_TOG_VFLIP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_VFLIP0_SHIFT
)Ë& 
PXP_CTRL2_TOG_VFLIP0_MASK
)

	)

22020 
	#PXP_CTRL2_TOG_ROTATE1_MASK
 (0x3000U)

	)

22021 
	#PXP_CTRL2_TOG_ROTATE1_SHIFT
 (12U)

	)

22022 
	#PXP_CTRL2_TOG_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_TOG_ROTATE1_MASK
)

	)

22023 
	#PXP_CTRL2_TOG_HFLIP1_MASK
 (0x4000U)

	)

22024 
	#PXP_CTRL2_TOG_HFLIP1_SHIFT
 (14U)

	)

22025 
	#PXP_CTRL2_TOG_HFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_HFLIP1_SHIFT
)Ë& 
PXP_CTRL2_TOG_HFLIP1_MASK
)

	)

22026 
	#PXP_CTRL2_TOG_VFLIP1_MASK
 (0x8000U)

	)

22027 
	#PXP_CTRL2_TOG_VFLIP1_SHIFT
 (15U)

	)

22028 
	#PXP_CTRL2_TOG_VFLIP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_VFLIP1_SHIFT
)Ë& 
PXP_CTRL2_TOG_VFLIP1_MASK
)

	)

22029 
	#PXP_CTRL2_TOG_ENABLE_DITHER_MASK
 (0x20000U)

	)

22030 
	#PXP_CTRL2_TOG_ENABLE_DITHER_SHIFT
 (17U)

	)

22031 
	#PXP_CTRL2_TOG_ENABLE_DITHER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_DITHER_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_DITHER_MASK
)

	)

22032 
	#PXP_CTRL2_TOG_ENABLE_WFE_B_MASK
 (0x80000U)

	)

22033 
	#PXP_CTRL2_TOG_ENABLE_WFE_B_SHIFT
 (19U)

	)

22034 
	#PXP_CTRL2_TOG_ENABLE_WFE_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_WFE_B_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_WFE_B_MASK
)

	)

22035 
	#PXP_CTRL2_TOG_BLOCK_SIZE_MASK
 (0x800000U)

	)

22036 
	#PXP_CTRL2_TOG_BLOCK_SIZE_SHIFT
 (23U)

	)

22037 
	#PXP_CTRL2_TOG_BLOCK_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_BLOCK_SIZE_SHIFT
)Ë& 
PXP_CTRL2_TOG_BLOCK_SIZE_MASK
)

	)

22038 
	#PXP_CTRL2_TOG_ENABLE_CSC2_MASK
 (0x1000000U)

	)

22039 
	#PXP_CTRL2_TOG_ENABLE_CSC2_SHIFT
 (24U)

	)

22040 
	#PXP_CTRL2_TOG_ENABLE_CSC2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_CSC2_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_CSC2_MASK
)

	)

22041 
	#PXP_CTRL2_TOG_ENABLE_LUT_MASK
 (0x2000000U)

	)

22042 
	#PXP_CTRL2_TOG_ENABLE_LUT_SHIFT
 (25U)

	)

22043 
	#PXP_CTRL2_TOG_ENABLE_LUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_LUT_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_LUT_MASK
)

	)

22044 
	#PXP_CTRL2_TOG_ENABLE_ROTATE0_MASK
 (0x4000000U)

	)

22045 
	#PXP_CTRL2_TOG_ENABLE_ROTATE0_SHIFT
 (26U)

	)

22046 
	#PXP_CTRL2_TOG_ENABLE_ROTATE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_ROTATE0_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_ROTATE0_MASK
)

	)

22047 
	#PXP_CTRL2_TOG_ENABLE_ROTATE1_MASK
 (0x8000000U)

	)

22048 
	#PXP_CTRL2_TOG_ENABLE_ROTATE1_SHIFT
 (27U)

	)

22049 
	#PXP_CTRL2_TOG_ENABLE_ROTATE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_CTRL2_TOG_ENABLE_ROTATE1_SHIFT
)Ë& 
PXP_CTRL2_TOG_ENABLE_ROTATE1_MASK
)

	)

22052 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_MASK
 (0x7U)

	)

22053 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_SHIFT
 (0U)

	)

22054 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_SHIFT
)Ë& 
PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0_MASK
)

	)

22055 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_MASK
 (0x38U)

	)

22056 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_SHIFT
 (3U)

	)

22057 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_SHIFT
)Ë& 
PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN_MASK
)

	)

22058 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_MASK
 (0x1C0U)

	)

22059 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_SHIFT
 (6U)

	)

22060 
	#PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_SHIFT
)Ë& 
PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN_MASK
)

	)

22061 
	#PXP_POWER_REG0_ROT0_MEM_LP_STATE_MASK
 (0xE00U)

	)

22062 
	#PXP_POWER_REG0_ROT0_MEM_LP_STATE_SHIFT
 (9U)

	)

22063 
	#PXP_POWER_REG0_ROT0_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG0_ROT0_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG0_ROT0_MEM_LP_STATE_MASK
)

	)

22064 
	#PXP_POWER_REG0_CTRL_MASK
 (0xFFFFF000U)

	)

22065 
	#PXP_POWER_REG0_CTRL_SHIFT
 (12U)

	)

22066 
	#PXP_POWER_REG0_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG0_CTRL_SHIFT
)Ë& 
PXP_POWER_REG0_CTRL_MASK
)

	)

22069 
	#PXP_POWER_REG1_ROT1_MEM_LP_STATE_MASK
 (0x7U)

	)

22070 
	#PXP_POWER_REG1_ROT1_MEM_LP_STATE_SHIFT
 (0U)

	)

22071 
	#PXP_POWER_REG1_ROT1_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_ROT1_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_ROT1_MEM_LP_STATE_MASK
)

	)

22072 
	#PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_MASK
 (0x38U)

	)

22073 
	#PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_SHIFT
 (3U)

	)

22074 
	#PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE_MASK
)

	)

22075 
	#PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_MASK
 (0x1C0U)

	)

22076 
	#PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_SHIFT
 (6U)

	)

22077 
	#PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE_MASK
)

	)

22078 
	#PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_MASK
 (0xE00U)

	)

22079 
	#PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_SHIFT
 (9U)

	)

22080 
	#PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE_MASK
)

	)

22081 
	#PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_MASK
 (0x7000U)

	)

22082 
	#PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_SHIFT
 (12U)

	)

22083 
	#PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE_MASK
)

	)

22084 
	#PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_MASK
 (0x38000U)

	)

22085 
	#PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_SHIFT
 (15U)

	)

22086 
	#PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE_MASK
)

	)

22087 
	#PXP_POWER_REG1_ALU_A_MEM_LP_STATE_MASK
 (0x1C0000U)

	)

22088 
	#PXP_POWER_REG1_ALU_A_MEM_LP_STATE_SHIFT
 (18U)

	)

22089 
	#PXP_POWER_REG1_ALU_A_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_ALU_A_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_ALU_A_MEM_LP_STATE_MASK
)

	)

22090 
	#PXP_POWER_REG1_ALU_B_MEM_LP_STATE_MASK
 (0xE00000U)

	)

22091 
	#PXP_POWER_REG1_ALU_B_MEM_LP_STATE_SHIFT
 (21U)

	)

22092 
	#PXP_POWER_REG1_ALU_B_MEM_LP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_POWER_REG1_ALU_B_MEM_LP_STATE_SHIFT
)Ë& 
PXP_POWER_REG1_ALU_B_MEM_LP_STATE_MASK
)

	)

22095 
	#PXP_DATA_PATH_CTRL0_MUX0_SEL_MASK
 (0x3U)

	)

22096 
	#PXP_DATA_PATH_CTRL0_MUX0_SEL_SHIFT
 (0U)

	)

22097 
	#PXP_DATA_PATH_CTRL0_MUX0_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX0_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX0_SEL_MASK
)

	)

22098 
	#PXP_DATA_PATH_CTRL0_MUX1_SEL_MASK
 (0xCU)

	)

22099 
	#PXP_DATA_PATH_CTRL0_MUX1_SEL_SHIFT
 (2U)

	)

22100 
	#PXP_DATA_PATH_CTRL0_MUX1_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX1_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX1_SEL_MASK
)

	)

22101 
	#PXP_DATA_PATH_CTRL0_MUX3_SEL_MASK
 (0xC0U)

	)

22102 
	#PXP_DATA_PATH_CTRL0_MUX3_SEL_SHIFT
 (6U)

	)

22103 
	#PXP_DATA_PATH_CTRL0_MUX3_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX3_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX3_SEL_MASK
)

	)

22104 
	#PXP_DATA_PATH_CTRL0_MUX8_SEL_MASK
 (0x30000U)

	)

22105 
	#PXP_DATA_PATH_CTRL0_MUX8_SEL_SHIFT
 (16U)

	)

22106 
	#PXP_DATA_PATH_CTRL0_MUX8_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX8_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX8_SEL_MASK
)

	)

22107 
	#PXP_DATA_PATH_CTRL0_MUX9_SEL_MASK
 (0xC0000U)

	)

22108 
	#PXP_DATA_PATH_CTRL0_MUX9_SEL_SHIFT
 (18U)

	)

22109 
	#PXP_DATA_PATH_CTRL0_MUX9_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX9_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX9_SEL_MASK
)

	)

22110 
	#PXP_DATA_PATH_CTRL0_MUX11_SEL_MASK
 (0xC00000U)

	)

22111 
	#PXP_DATA_PATH_CTRL0_MUX11_SEL_SHIFT
 (22U)

	)

22112 
	#PXP_DATA_PATH_CTRL0_MUX11_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX11_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX11_SEL_MASK
)

	)

22113 
	#PXP_DATA_PATH_CTRL0_MUX12_SEL_MASK
 (0x3000000U)

	)

22114 
	#PXP_DATA_PATH_CTRL0_MUX12_SEL_SHIFT
 (24U)

	)

22115 
	#PXP_DATA_PATH_CTRL0_MUX12_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX12_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX12_SEL_MASK
)

	)

22116 
	#PXP_DATA_PATH_CTRL0_MUX14_SEL_MASK
 (0x30000000U)

	)

22117 
	#PXP_DATA_PATH_CTRL0_MUX14_SEL_SHIFT
 (28U)

	)

22118 
	#PXP_DATA_PATH_CTRL0_MUX14_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_MUX14_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_MUX14_SEL_MASK
)

	)

22121 
	#PXP_DATA_PATH_CTRL0_SET_MUX0_SEL_MASK
 (0x3U)

	)

22122 
	#PXP_DATA_PATH_CTRL0_SET_MUX0_SEL_SHIFT
 (0U)

	)

22123 
	#PXP_DATA_PATH_CTRL0_SET_MUX0_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX0_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX0_SEL_MASK
)

	)

22124 
	#PXP_DATA_PATH_CTRL0_SET_MUX1_SEL_MASK
 (0xCU)

	)

22125 
	#PXP_DATA_PATH_CTRL0_SET_MUX1_SEL_SHIFT
 (2U)

	)

22126 
	#PXP_DATA_PATH_CTRL0_SET_MUX1_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX1_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX1_SEL_MASK
)

	)

22127 
	#PXP_DATA_PATH_CTRL0_SET_MUX3_SEL_MASK
 (0xC0U)

	)

22128 
	#PXP_DATA_PATH_CTRL0_SET_MUX3_SEL_SHIFT
 (6U)

	)

22129 
	#PXP_DATA_PATH_CTRL0_SET_MUX3_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX3_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX3_SEL_MASK
)

	)

22130 
	#PXP_DATA_PATH_CTRL0_SET_MUX8_SEL_MASK
 (0x30000U)

	)

22131 
	#PXP_DATA_PATH_CTRL0_SET_MUX8_SEL_SHIFT
 (16U)

	)

22132 
	#PXP_DATA_PATH_CTRL0_SET_MUX8_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX8_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX8_SEL_MASK
)

	)

22133 
	#PXP_DATA_PATH_CTRL0_SET_MUX9_SEL_MASK
 (0xC0000U)

	)

22134 
	#PXP_DATA_PATH_CTRL0_SET_MUX9_SEL_SHIFT
 (18U)

	)

22135 
	#PXP_DATA_PATH_CTRL0_SET_MUX9_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX9_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX9_SEL_MASK
)

	)

22136 
	#PXP_DATA_PATH_CTRL0_SET_MUX11_SEL_MASK
 (0xC00000U)

	)

22137 
	#PXP_DATA_PATH_CTRL0_SET_MUX11_SEL_SHIFT
 (22U)

	)

22138 
	#PXP_DATA_PATH_CTRL0_SET_MUX11_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX11_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX11_SEL_MASK
)

	)

22139 
	#PXP_DATA_PATH_CTRL0_SET_MUX12_SEL_MASK
 (0x3000000U)

	)

22140 
	#PXP_DATA_PATH_CTRL0_SET_MUX12_SEL_SHIFT
 (24U)

	)

22141 
	#PXP_DATA_PATH_CTRL0_SET_MUX12_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX12_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX12_SEL_MASK
)

	)

22142 
	#PXP_DATA_PATH_CTRL0_SET_MUX14_SEL_MASK
 (0x30000000U)

	)

22143 
	#PXP_DATA_PATH_CTRL0_SET_MUX14_SEL_SHIFT
 (28U)

	)

22144 
	#PXP_DATA_PATH_CTRL0_SET_MUX14_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_SET_MUX14_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_SET_MUX14_SEL_MASK
)

	)

22147 
	#PXP_DATA_PATH_CTRL0_CLR_MUX0_SEL_MASK
 (0x3U)

	)

22148 
	#PXP_DATA_PATH_CTRL0_CLR_MUX0_SEL_SHIFT
 (0U)

	)

22149 
	#PXP_DATA_PATH_CTRL0_CLR_MUX0_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX0_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX0_SEL_MASK
)

	)

22150 
	#PXP_DATA_PATH_CTRL0_CLR_MUX1_SEL_MASK
 (0xCU)

	)

22151 
	#PXP_DATA_PATH_CTRL0_CLR_MUX1_SEL_SHIFT
 (2U)

	)

22152 
	#PXP_DATA_PATH_CTRL0_CLR_MUX1_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX1_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX1_SEL_MASK
)

	)

22153 
	#PXP_DATA_PATH_CTRL0_CLR_MUX3_SEL_MASK
 (0xC0U)

	)

22154 
	#PXP_DATA_PATH_CTRL0_CLR_MUX3_SEL_SHIFT
 (6U)

	)

22155 
	#PXP_DATA_PATH_CTRL0_CLR_MUX3_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX3_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX3_SEL_MASK
)

	)

22156 
	#PXP_DATA_PATH_CTRL0_CLR_MUX8_SEL_MASK
 (0x30000U)

	)

22157 
	#PXP_DATA_PATH_CTRL0_CLR_MUX8_SEL_SHIFT
 (16U)

	)

22158 
	#PXP_DATA_PATH_CTRL0_CLR_MUX8_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX8_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX8_SEL_MASK
)

	)

22159 
	#PXP_DATA_PATH_CTRL0_CLR_MUX9_SEL_MASK
 (0xC0000U)

	)

22160 
	#PXP_DATA_PATH_CTRL0_CLR_MUX9_SEL_SHIFT
 (18U)

	)

22161 
	#PXP_DATA_PATH_CTRL0_CLR_MUX9_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX9_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX9_SEL_MASK
)

	)

22162 
	#PXP_DATA_PATH_CTRL0_CLR_MUX11_SEL_MASK
 (0xC00000U)

	)

22163 
	#PXP_DATA_PATH_CTRL0_CLR_MUX11_SEL_SHIFT
 (22U)

	)

22164 
	#PXP_DATA_PATH_CTRL0_CLR_MUX11_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX11_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX11_SEL_MASK
)

	)

22165 
	#PXP_DATA_PATH_CTRL0_CLR_MUX12_SEL_MASK
 (0x3000000U)

	)

22166 
	#PXP_DATA_PATH_CTRL0_CLR_MUX12_SEL_SHIFT
 (24U)

	)

22167 
	#PXP_DATA_PATH_CTRL0_CLR_MUX12_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX12_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX12_SEL_MASK
)

	)

22168 
	#PXP_DATA_PATH_CTRL0_CLR_MUX14_SEL_MASK
 (0x30000000U)

	)

22169 
	#PXP_DATA_PATH_CTRL0_CLR_MUX14_SEL_SHIFT
 (28U)

	)

22170 
	#PXP_DATA_PATH_CTRL0_CLR_MUX14_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_CLR_MUX14_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_CLR_MUX14_SEL_MASK
)

	)

22173 
	#PXP_DATA_PATH_CTRL0_TOG_MUX0_SEL_MASK
 (0x3U)

	)

22174 
	#PXP_DATA_PATH_CTRL0_TOG_MUX0_SEL_SHIFT
 (0U)

	)

22175 
	#PXP_DATA_PATH_CTRL0_TOG_MUX0_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX0_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX0_SEL_MASK
)

	)

22176 
	#PXP_DATA_PATH_CTRL0_TOG_MUX1_SEL_MASK
 (0xCU)

	)

22177 
	#PXP_DATA_PATH_CTRL0_TOG_MUX1_SEL_SHIFT
 (2U)

	)

22178 
	#PXP_DATA_PATH_CTRL0_TOG_MUX1_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX1_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX1_SEL_MASK
)

	)

22179 
	#PXP_DATA_PATH_CTRL0_TOG_MUX3_SEL_MASK
 (0xC0U)

	)

22180 
	#PXP_DATA_PATH_CTRL0_TOG_MUX3_SEL_SHIFT
 (6U)

	)

22181 
	#PXP_DATA_PATH_CTRL0_TOG_MUX3_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX3_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX3_SEL_MASK
)

	)

22182 
	#PXP_DATA_PATH_CTRL0_TOG_MUX8_SEL_MASK
 (0x30000U)

	)

22183 
	#PXP_DATA_PATH_CTRL0_TOG_MUX8_SEL_SHIFT
 (16U)

	)

22184 
	#PXP_DATA_PATH_CTRL0_TOG_MUX8_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX8_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX8_SEL_MASK
)

	)

22185 
	#PXP_DATA_PATH_CTRL0_TOG_MUX9_SEL_MASK
 (0xC0000U)

	)

22186 
	#PXP_DATA_PATH_CTRL0_TOG_MUX9_SEL_SHIFT
 (18U)

	)

22187 
	#PXP_DATA_PATH_CTRL0_TOG_MUX9_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX9_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX9_SEL_MASK
)

	)

22188 
	#PXP_DATA_PATH_CTRL0_TOG_MUX11_SEL_MASK
 (0xC00000U)

	)

22189 
	#PXP_DATA_PATH_CTRL0_TOG_MUX11_SEL_SHIFT
 (22U)

	)

22190 
	#PXP_DATA_PATH_CTRL0_TOG_MUX11_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX11_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX11_SEL_MASK
)

	)

22191 
	#PXP_DATA_PATH_CTRL0_TOG_MUX12_SEL_MASK
 (0x3000000U)

	)

22192 
	#PXP_DATA_PATH_CTRL0_TOG_MUX12_SEL_SHIFT
 (24U)

	)

22193 
	#PXP_DATA_PATH_CTRL0_TOG_MUX12_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX12_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX12_SEL_MASK
)

	)

22194 
	#PXP_DATA_PATH_CTRL0_TOG_MUX14_SEL_MASK
 (0x30000000U)

	)

22195 
	#PXP_DATA_PATH_CTRL0_TOG_MUX14_SEL_SHIFT
 (28U)

	)

22196 
	#PXP_DATA_PATH_CTRL0_TOG_MUX14_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL0_TOG_MUX14_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL0_TOG_MUX14_SEL_MASK
)

	)

22199 
	#PXP_DATA_PATH_CTRL1_MUX16_SEL_MASK
 (0x3U)

	)

22200 
	#PXP_DATA_PATH_CTRL1_MUX16_SEL_SHIFT
 (0U)

	)

22201 
	#PXP_DATA_PATH_CTRL1_MUX16_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_MUX16_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_MUX16_SEL_MASK
)

	)

22202 
	#PXP_DATA_PATH_CTRL1_MUX17_SEL_MASK
 (0xCU)

	)

22203 
	#PXP_DATA_PATH_CTRL1_MUX17_SEL_SHIFT
 (2U)

	)

22204 
	#PXP_DATA_PATH_CTRL1_MUX17_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_MUX17_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_MUX17_SEL_MASK
)

	)

22207 
	#PXP_DATA_PATH_CTRL1_SET_MUX16_SEL_MASK
 (0x3U)

	)

22208 
	#PXP_DATA_PATH_CTRL1_SET_MUX16_SEL_SHIFT
 (0U)

	)

22209 
	#PXP_DATA_PATH_CTRL1_SET_MUX16_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_SET_MUX16_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_SET_MUX16_SEL_MASK
)

	)

22210 
	#PXP_DATA_PATH_CTRL1_SET_MUX17_SEL_MASK
 (0xCU)

	)

22211 
	#PXP_DATA_PATH_CTRL1_SET_MUX17_SEL_SHIFT
 (2U)

	)

22212 
	#PXP_DATA_PATH_CTRL1_SET_MUX17_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_SET_MUX17_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_SET_MUX17_SEL_MASK
)

	)

22215 
	#PXP_DATA_PATH_CTRL1_CLR_MUX16_SEL_MASK
 (0x3U)

	)

22216 
	#PXP_DATA_PATH_CTRL1_CLR_MUX16_SEL_SHIFT
 (0U)

	)

22217 
	#PXP_DATA_PATH_CTRL1_CLR_MUX16_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_CLR_MUX16_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_CLR_MUX16_SEL_MASK
)

	)

22218 
	#PXP_DATA_PATH_CTRL1_CLR_MUX17_SEL_MASK
 (0xCU)

	)

22219 
	#PXP_DATA_PATH_CTRL1_CLR_MUX17_SEL_SHIFT
 (2U)

	)

22220 
	#PXP_DATA_PATH_CTRL1_CLR_MUX17_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_CLR_MUX17_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_CLR_MUX17_SEL_MASK
)

	)

22223 
	#PXP_DATA_PATH_CTRL1_TOG_MUX16_SEL_MASK
 (0x3U)

	)

22224 
	#PXP_DATA_PATH_CTRL1_TOG_MUX16_SEL_SHIFT
 (0U)

	)

22225 
	#PXP_DATA_PATH_CTRL1_TOG_MUX16_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_TOG_MUX16_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_TOG_MUX16_SEL_MASK
)

	)

22226 
	#PXP_DATA_PATH_CTRL1_TOG_MUX17_SEL_MASK
 (0xCU)

	)

22227 
	#PXP_DATA_PATH_CTRL1_TOG_MUX17_SEL_SHIFT
 (2U)

	)

22228 
	#PXP_DATA_PATH_CTRL1_TOG_MUX17_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DATA_PATH_CTRL1_TOG_MUX17_SEL_SHIFT
)Ë& 
PXP_DATA_PATH_CTRL1_TOG_MUX17_SEL_MASK
)

	)

22231 
	#PXP_INIT_MEM_CTRL_ADDR_MASK
 (0xFFFFU)

	)

22232 
	#PXP_INIT_MEM_CTRL_ADDR_SHIFT
 (0U)

	)

22233 
	#PXP_INIT_MEM_CTRL_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_ADDR_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_ADDR_MASK
)

	)

22234 
	#PXP_INIT_MEM_CTRL_SELECT_MASK
 (0x78000000U)

	)

22235 
	#PXP_INIT_MEM_CTRL_SELECT_SHIFT
 (27U)

	)

22236 
	#PXP_INIT_MEM_CTRL_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_SELECT_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_SELECT_MASK
)

	)

22237 
	#PXP_INIT_MEM_CTRL_START_MASK
 (0x80000000U)

	)

22238 
	#PXP_INIT_MEM_CTRL_START_SHIFT
 (31U)

	)

22239 
	#PXP_INIT_MEM_CTRL_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_START_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_START_MASK
)

	)

22242 
	#PXP_INIT_MEM_CTRL_SET_ADDR_MASK
 (0xFFFFU)

	)

22243 
	#PXP_INIT_MEM_CTRL_SET_ADDR_SHIFT
 (0U)

	)

22244 
	#PXP_INIT_MEM_CTRL_SET_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_SET_ADDR_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_SET_ADDR_MASK
)

	)

22245 
	#PXP_INIT_MEM_CTRL_SET_SELECT_MASK
 (0x78000000U)

	)

22246 
	#PXP_INIT_MEM_CTRL_SET_SELECT_SHIFT
 (27U)

	)

22247 
	#PXP_INIT_MEM_CTRL_SET_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_SET_SELECT_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_SET_SELECT_MASK
)

	)

22248 
	#PXP_INIT_MEM_CTRL_SET_START_MASK
 (0x80000000U)

	)

22249 
	#PXP_INIT_MEM_CTRL_SET_START_SHIFT
 (31U)

	)

22250 
	#PXP_INIT_MEM_CTRL_SET_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_SET_START_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_SET_START_MASK
)

	)

22253 
	#PXP_INIT_MEM_CTRL_CLR_ADDR_MASK
 (0xFFFFU)

	)

22254 
	#PXP_INIT_MEM_CTRL_CLR_ADDR_SHIFT
 (0U)

	)

22255 
	#PXP_INIT_MEM_CTRL_CLR_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_CLR_ADDR_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_CLR_ADDR_MASK
)

	)

22256 
	#PXP_INIT_MEM_CTRL_CLR_SELECT_MASK
 (0x78000000U)

	)

22257 
	#PXP_INIT_MEM_CTRL_CLR_SELECT_SHIFT
 (27U)

	)

22258 
	#PXP_INIT_MEM_CTRL_CLR_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_CLR_SELECT_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_CLR_SELECT_MASK
)

	)

22259 
	#PXP_INIT_MEM_CTRL_CLR_START_MASK
 (0x80000000U)

	)

22260 
	#PXP_INIT_MEM_CTRL_CLR_START_SHIFT
 (31U)

	)

22261 
	#PXP_INIT_MEM_CTRL_CLR_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_CLR_START_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_CLR_START_MASK
)

	)

22264 
	#PXP_INIT_MEM_CTRL_TOG_ADDR_MASK
 (0xFFFFU)

	)

22265 
	#PXP_INIT_MEM_CTRL_TOG_ADDR_SHIFT
 (0U)

	)

22266 
	#PXP_INIT_MEM_CTRL_TOG_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_TOG_ADDR_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_TOG_ADDR_MASK
)

	)

22267 
	#PXP_INIT_MEM_CTRL_TOG_SELECT_MASK
 (0x78000000U)

	)

22268 
	#PXP_INIT_MEM_CTRL_TOG_SELECT_SHIFT
 (27U)

	)

22269 
	#PXP_INIT_MEM_CTRL_TOG_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_TOG_SELECT_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_TOG_SELECT_MASK
)

	)

22270 
	#PXP_INIT_MEM_CTRL_TOG_START_MASK
 (0x80000000U)

	)

22271 
	#PXP_INIT_MEM_CTRL_TOG_START_SHIFT
 (31U)

	)

22272 
	#PXP_INIT_MEM_CTRL_TOG_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_CTRL_TOG_START_SHIFT
)Ë& 
PXP_INIT_MEM_CTRL_TOG_START_MASK
)

	)

22275 
	#PXP_INIT_MEM_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

22276 
	#PXP_INIT_MEM_DATA_DATA_SHIFT
 (0U)

	)

22277 
	#PXP_INIT_MEM_DATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_DATA_DATA_SHIFT
)Ë& 
PXP_INIT_MEM_DATA_DATA_MASK
)

	)

22280 
	#PXP_INIT_MEM_DATA_HIGH_DATA_MASK
 (0xFFFFFFFFU)

	)

22281 
	#PXP_INIT_MEM_DATA_HIGH_DATA_SHIFT
 (0U)

	)

22282 
	#PXP_INIT_MEM_DATA_HIGH_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_INIT_MEM_DATA_HIGH_DATA_SHIFT
)Ë& 
PXP_INIT_MEM_DATA_HIGH_DATA_MASK
)

	)

22285 
	#PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_MASK
 (0x400U)

	)

22286 
	#PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_SHIFT
 (10U)

	)

22287 
	#PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN_MASK
)

	)

22288 
	#PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_MASK
 (0x800U)

	)

22289 
	#PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_SHIFT
 (11U)

	)

22290 
	#PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN_MASK
)

	)

22291 
	#PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_MASK
 (0x8000U)

	)

22292 
	#PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_SHIFT
 (15U)

	)

22293 
	#PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN_MASK
)

	)

22296 
	#PXP_IRQ_MASK_SET_WFE_B_CH0_STORE_IRQ_EN_MASK
 (0x400U)

	)

22297 
	#PXP_IRQ_MASK_SET_WFE_B_CH0_STORE_IRQ_EN_SHIFT
 (10U)

	)

22298 
	#PXP_IRQ_MASK_SET_WFE_B_CH0_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_SET_WFE_B_CH0_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_SET_WFE_B_CH0_STORE_IRQ_EN_MASK
)

	)

22299 
	#PXP_IRQ_MASK_SET_WFE_B_CH1_STORE_IRQ_EN_MASK
 (0x800U)

	)

22300 
	#PXP_IRQ_MASK_SET_WFE_B_CH1_STORE_IRQ_EN_SHIFT
 (11U)

	)

22301 
	#PXP_IRQ_MASK_SET_WFE_B_CH1_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_SET_WFE_B_CH1_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_SET_WFE_B_CH1_STORE_IRQ_EN_MASK
)

	)

22302 
	#PXP_IRQ_MASK_SET_WFE_B_STORE_IRQ_EN_MASK
 (0x8000U)

	)

22303 
	#PXP_IRQ_MASK_SET_WFE_B_STORE_IRQ_EN_SHIFT
 (15U)

	)

22304 
	#PXP_IRQ_MASK_SET_WFE_B_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_SET_WFE_B_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_SET_WFE_B_STORE_IRQ_EN_MASK
)

	)

22307 
	#PXP_IRQ_MASK_CLR_WFE_B_CH0_STORE_IRQ_EN_MASK
 (0x400U)

	)

22308 
	#PXP_IRQ_MASK_CLR_WFE_B_CH0_STORE_IRQ_EN_SHIFT
 (10U)

	)

22309 
	#PXP_IRQ_MASK_CLR_WFE_B_CH0_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_CLR_WFE_B_CH0_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_CLR_WFE_B_CH0_STORE_IRQ_EN_MASK
)

	)

22310 
	#PXP_IRQ_MASK_CLR_WFE_B_CH1_STORE_IRQ_EN_MASK
 (0x800U)

	)

22311 
	#PXP_IRQ_MASK_CLR_WFE_B_CH1_STORE_IRQ_EN_SHIFT
 (11U)

	)

22312 
	#PXP_IRQ_MASK_CLR_WFE_B_CH1_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_CLR_WFE_B_CH1_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_CLR_WFE_B_CH1_STORE_IRQ_EN_MASK
)

	)

22313 
	#PXP_IRQ_MASK_CLR_WFE_B_STORE_IRQ_EN_MASK
 (0x8000U)

	)

22314 
	#PXP_IRQ_MASK_CLR_WFE_B_STORE_IRQ_EN_SHIFT
 (15U)

	)

22315 
	#PXP_IRQ_MASK_CLR_WFE_B_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_CLR_WFE_B_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_CLR_WFE_B_STORE_IRQ_EN_MASK
)

	)

22318 
	#PXP_IRQ_MASK_TOG_WFE_B_CH0_STORE_IRQ_EN_MASK
 (0x400U)

	)

22319 
	#PXP_IRQ_MASK_TOG_WFE_B_CH0_STORE_IRQ_EN_SHIFT
 (10U)

	)

22320 
	#PXP_IRQ_MASK_TOG_WFE_B_CH0_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_TOG_WFE_B_CH0_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_TOG_WFE_B_CH0_STORE_IRQ_EN_MASK
)

	)

22321 
	#PXP_IRQ_MASK_TOG_WFE_B_CH1_STORE_IRQ_EN_MASK
 (0x800U)

	)

22322 
	#PXP_IRQ_MASK_TOG_WFE_B_CH1_STORE_IRQ_EN_SHIFT
 (11U)

	)

22323 
	#PXP_IRQ_MASK_TOG_WFE_B_CH1_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_TOG_WFE_B_CH1_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_TOG_WFE_B_CH1_STORE_IRQ_EN_MASK
)

	)

22324 
	#PXP_IRQ_MASK_TOG_WFE_B_STORE_IRQ_EN_MASK
 (0x8000U)

	)

22325 
	#PXP_IRQ_MASK_TOG_WFE_B_STORE_IRQ_EN_SHIFT
 (15U)

	)

22326 
	#PXP_IRQ_MASK_TOG_WFE_B_STORE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_MASK_TOG_WFE_B_STORE_IRQ_EN_SHIFT
)Ë& 
PXP_IRQ_MASK_TOG_WFE_B_STORE_IRQ_EN_MASK
)

	)

22329 
	#PXP_IRQ_WFE_B_CH0_STORE_IRQ_MASK
 (0x400U)

	)

22330 
	#PXP_IRQ_WFE_B_CH0_STORE_IRQ_SHIFT
 (10U)

	)

22331 
	#PXP_IRQ_WFE_B_CH0_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_WFE_B_CH0_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_WFE_B_CH0_STORE_IRQ_MASK
)

	)

22332 
	#PXP_IRQ_WFE_B_CH1_STORE_IRQ_MASK
 (0x800U)

	)

22333 
	#PXP_IRQ_WFE_B_CH1_STORE_IRQ_SHIFT
 (11U)

	)

22334 
	#PXP_IRQ_WFE_B_CH1_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_WFE_B_CH1_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_WFE_B_CH1_STORE_IRQ_MASK
)

	)

22335 
	#PXP_IRQ_WFE_B_STORE_IRQ_MASK
 (0x8000U)

	)

22336 
	#PXP_IRQ_WFE_B_STORE_IRQ_SHIFT
 (15U)

	)

22337 
	#PXP_IRQ_WFE_B_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_WFE_B_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_WFE_B_STORE_IRQ_MASK
)

	)

22340 
	#PXP_IRQ_SET_WFE_B_CH0_STORE_IRQ_MASK
 (0x400U)

	)

22341 
	#PXP_IRQ_SET_WFE_B_CH0_STORE_IRQ_SHIFT
 (10U)

	)

22342 
	#PXP_IRQ_SET_WFE_B_CH0_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_SET_WFE_B_CH0_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_SET_WFE_B_CH0_STORE_IRQ_MASK
)

	)

22343 
	#PXP_IRQ_SET_WFE_B_CH1_STORE_IRQ_MASK
 (0x800U)

	)

22344 
	#PXP_IRQ_SET_WFE_B_CH1_STORE_IRQ_SHIFT
 (11U)

	)

22345 
	#PXP_IRQ_SET_WFE_B_CH1_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_SET_WFE_B_CH1_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_SET_WFE_B_CH1_STORE_IRQ_MASK
)

	)

22346 
	#PXP_IRQ_SET_WFE_B_STORE_IRQ_MASK
 (0x8000U)

	)

22347 
	#PXP_IRQ_SET_WFE_B_STORE_IRQ_SHIFT
 (15U)

	)

22348 
	#PXP_IRQ_SET_WFE_B_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_SET_WFE_B_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_SET_WFE_B_STORE_IRQ_MASK
)

	)

22351 
	#PXP_IRQ_CLR_WFE_B_CH0_STORE_IRQ_MASK
 (0x400U)

	)

22352 
	#PXP_IRQ_CLR_WFE_B_CH0_STORE_IRQ_SHIFT
 (10U)

	)

22353 
	#PXP_IRQ_CLR_WFE_B_CH0_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_CLR_WFE_B_CH0_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_CLR_WFE_B_CH0_STORE_IRQ_MASK
)

	)

22354 
	#PXP_IRQ_CLR_WFE_B_CH1_STORE_IRQ_MASK
 (0x800U)

	)

22355 
	#PXP_IRQ_CLR_WFE_B_CH1_STORE_IRQ_SHIFT
 (11U)

	)

22356 
	#PXP_IRQ_CLR_WFE_B_CH1_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_CLR_WFE_B_CH1_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_CLR_WFE_B_CH1_STORE_IRQ_MASK
)

	)

22357 
	#PXP_IRQ_CLR_WFE_B_STORE_IRQ_MASK
 (0x8000U)

	)

22358 
	#PXP_IRQ_CLR_WFE_B_STORE_IRQ_SHIFT
 (15U)

	)

22359 
	#PXP_IRQ_CLR_WFE_B_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_CLR_WFE_B_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_CLR_WFE_B_STORE_IRQ_MASK
)

	)

22362 
	#PXP_IRQ_TOG_WFE_B_CH0_STORE_IRQ_MASK
 (0x400U)

	)

22363 
	#PXP_IRQ_TOG_WFE_B_CH0_STORE_IRQ_SHIFT
 (10U)

	)

22364 
	#PXP_IRQ_TOG_WFE_B_CH0_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_TOG_WFE_B_CH0_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_TOG_WFE_B_CH0_STORE_IRQ_MASK
)

	)

22365 
	#PXP_IRQ_TOG_WFE_B_CH1_STORE_IRQ_MASK
 (0x800U)

	)

22366 
	#PXP_IRQ_TOG_WFE_B_CH1_STORE_IRQ_SHIFT
 (11U)

	)

22367 
	#PXP_IRQ_TOG_WFE_B_CH1_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_TOG_WFE_B_CH1_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_TOG_WFE_B_CH1_STORE_IRQ_MASK
)

	)

22368 
	#PXP_IRQ_TOG_WFE_B_STORE_IRQ_MASK
 (0x8000U)

	)

22369 
	#PXP_IRQ_TOG_WFE_B_STORE_IRQ_SHIFT
 (15U)

	)

22370 
	#PXP_IRQ_TOG_WFE_B_STORE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_IRQ_TOG_WFE_B_STORE_IRQ_SHIFT
)Ë& 
PXP_IRQ_TOG_WFE_B_STORE_IRQ_MASK
)

	)

22373 
	#PXP_NEXT_EN_LEGACY_MASK
 (0x1U)

	)

22374 
	#PXP_NEXT_EN_LEGACY_SHIFT
 (0U)

	)

22375 
	#PXP_NEXT_EN_LEGACY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_LEGACY_SHIFT
)Ë& 
PXP_NEXT_EN_LEGACY_MASK
)

	)

22376 
	#PXP_NEXT_EN_WFEB_MASK
 (0x2U)

	)

22377 
	#PXP_NEXT_EN_WFEB_SHIFT
 (1U)

	)

22378 
	#PXP_NEXT_EN_WFEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_WFEB_SHIFT
)Ë& 
PXP_NEXT_EN_WFEB_MASK
)

	)

22381 
	#PXP_NEXT_EN_SET_LEGACY_MASK
 (0x1U)

	)

22382 
	#PXP_NEXT_EN_SET_LEGACY_SHIFT
 (0U)

	)

22383 
	#PXP_NEXT_EN_SET_LEGACY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_SET_LEGACY_SHIFT
)Ë& 
PXP_NEXT_EN_SET_LEGACY_MASK
)

	)

22384 
	#PXP_NEXT_EN_SET_WFEB_MASK
 (0x2U)

	)

22385 
	#PXP_NEXT_EN_SET_WFEB_SHIFT
 (1U)

	)

22386 
	#PXP_NEXT_EN_SET_WFEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_SET_WFEB_SHIFT
)Ë& 
PXP_NEXT_EN_SET_WFEB_MASK
)

	)

22389 
	#PXP_NEXT_EN_CLR_LEGACY_MASK
 (0x1U)

	)

22390 
	#PXP_NEXT_EN_CLR_LEGACY_SHIFT
 (0U)

	)

22391 
	#PXP_NEXT_EN_CLR_LEGACY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_CLR_LEGACY_SHIFT
)Ë& 
PXP_NEXT_EN_CLR_LEGACY_MASK
)

	)

22392 
	#PXP_NEXT_EN_CLR_WFEB_MASK
 (0x2U)

	)

22393 
	#PXP_NEXT_EN_CLR_WFEB_SHIFT
 (1U)

	)

22394 
	#PXP_NEXT_EN_CLR_WFEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_CLR_WFEB_SHIFT
)Ë& 
PXP_NEXT_EN_CLR_WFEB_MASK
)

	)

22397 
	#PXP_NEXT_EN_TOG_LEGACY_MASK
 (0x1U)

	)

22398 
	#PXP_NEXT_EN_TOG_LEGACY_SHIFT
 (0U)

	)

22399 
	#PXP_NEXT_EN_TOG_LEGACY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_TOG_LEGACY_SHIFT
)Ë& 
PXP_NEXT_EN_TOG_LEGACY_MASK
)

	)

22400 
	#PXP_NEXT_EN_TOG_WFEB_MASK
 (0x2U)

	)

22401 
	#PXP_NEXT_EN_TOG_WFEB_SHIFT
 (1U)

	)

22402 
	#PXP_NEXT_EN_TOG_WFEB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_EN_TOG_WFEB_SHIFT
)Ë& 
PXP_NEXT_EN_TOG_WFEB_MASK
)

	)

22405 
	#PXP_NEXT_ENABLED_MASK
 (0x1U)

	)

22406 
	#PXP_NEXT_ENABLED_SHIFT
 (0U)

	)

22407 
	#PXP_NEXT_ENABLED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_ENABLED_SHIFT
)Ë& 
PXP_NEXT_ENABLED_MASK
)

	)

22408 
	#PXP_NEXT_POINTER_MASK
 (0xFFFFFFFCU)

	)

22409 
	#PXP_NEXT_POINTER_SHIFT
 (2U)

	)

22410 
	#PXP_NEXT_POINTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_NEXT_POINTER_SHIFT
)Ë& 
PXP_NEXT_POINTER_MASK
)

	)

22413 
	#PXP_DEBUGCTRL_SELECT_MASK
 (0xFFU)

	)

22414 
	#PXP_DEBUGCTRL_SELECT_SHIFT
 (0U)

	)

22415 
	#PXP_DEBUGCTRL_SELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DEBUGCTRL_SELECT_SHIFT
)Ë& 
PXP_DEBUGCTRL_SELECT_MASK
)

	)

22416 
	#PXP_DEBUGCTRL_LUT_CLR_STAT_CNT_MASK
 (0xF00U)

	)

22417 
	#PXP_DEBUGCTRL_LUT_CLR_STAT_CNT_SHIFT
 (8U)

	)

22418 
	#PXP_DEBUGCTRL_LUT_CLR_STAT_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DEBUGCTRL_LUT_CLR_STAT_CNT_SHIFT
)Ë& 
PXP_DEBUGCTRL_LUT_CLR_STAT_CNT_MASK
)

	)

22421 
	#PXP_DEBUG_DATA_MASK
 (0xFFFFFFFFU)

	)

22422 
	#PXP_DEBUG_DATA_SHIFT
 (0U)

	)

22423 
	#PXP_DEBUG_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DEBUG_DATA_SHIFT
)Ë& 
PXP_DEBUG_DATA_MASK
)

	)

22426 
	#PXP_VERSION_STEP_MASK
 (0xFFFFU)

	)

22427 
	#PXP_VERSION_STEP_SHIFT
 (0U)

	)

22428 
	#PXP_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_VERSION_STEP_SHIFT
)Ë& 
PXP_VERSION_STEP_MASK
)

	)

22429 
	#PXP_VERSION_MINOR_MASK
 (0xFF0000U)

	)

22430 
	#PXP_VERSION_MINOR_SHIFT
 (16U)

	)

22431 
	#PXP_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_VERSION_MINOR_SHIFT
)Ë& 
PXP_VERSION_MINOR_MASK
)

	)

22432 
	#PXP_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

22433 
	#PXP_VERSION_MAJOR_SHIFT
 (24U)

	)

22434 
	#PXP_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_VERSION_MAJOR_SHIFT
)Ë& 
PXP_VERSION_MAJOR_MASK
)

	)

22437 
	#PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_MASK
 (0xFFFFU)

	)

22438 
	#PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_SHIFT
 (0U)

	)

22439 
	#PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_SHIFT
)Ë& 
PXP_DITHER_STORE_SIZE_CH0_OUT_WIDTH_MASK
)

	)

22440 
	#PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_MASK
 (0xFFFF0000U)

	)

22441 
	#PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT
 (16U)

	)

22442 
	#PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT
)Ë& 
PXP_DITHER_STORE_SIZE_CH0_OUT_HEIGHT_MASK
)

	)

22445 
	#PXP_WFB_FETCH_CTRL_BF1_EN_MASK
 (0x1U)

	)

22446 
	#PXP_WFB_FETCH_CTRL_BF1_EN_SHIFT
 (0U)

	)

22447 
	#PXP_WFB_FETCH_CTRL_BF1_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_EN_MASK
)

	)

22448 
	#PXP_WFB_FETCH_CTRL_BF1_SRAM_IF_MASK
 (0x2U)

	)

22449 
	#PXP_WFB_FETCH_CTRL_BF1_SRAM_IF_SHIFT
 (1U)

	)

22450 
	#PXP_WFB_FETCH_CTRL_BF1_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_SRAM_IF_MASK
)

	)

22451 
	#PXP_WFB_FETCH_CTRL_BF1_HSK_MODE_MASK
 (0x4U)

	)

22452 
	#PXP_WFB_FETCH_CTRL_BF1_HSK_MODE_SHIFT
 (2U)

	)

22453 
	#PXP_WFB_FETCH_CTRL_BF1_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_HSK_MODE_MASK
)

	)

22454 
	#PXP_WFB_FETCH_CTRL_BF1_BYPASS_MODE_MASK
 (0x8U)

	)

22455 
	#PXP_WFB_FETCH_CTRL_BF1_BYPASS_MODE_SHIFT
 (3U)

	)

22456 
	#PXP_WFB_FETCH_CTRL_BF1_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_BYPASS_MODE_MASK
)

	)

22457 
	#PXP_WFB_FETCH_CTRL_BF1_BURST_LEN_MASK
 (0x10U)

	)

22458 
	#PXP_WFB_FETCH_CTRL_BF1_BURST_LEN_SHIFT
 (4U)

	)

22459 
	#PXP_WFB_FETCH_CTRL_BF1_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_BURST_LEN_MASK
)

	)

22460 
	#PXP_WFB_FETCH_CTRL_BF1_BORDER_MODE_MASK
 (0x20U)

	)

22461 
	#PXP_WFB_FETCH_CTRL_BF1_BORDER_MODE_SHIFT
 (5U)

	)

22462 
	#PXP_WFB_FETCH_CTRL_BF1_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_BORDER_MODE_MASK
)

	)

22463 
	#PXP_WFB_FETCH_CTRL_BF2_EN_MASK
 (0x100U)

	)

22464 
	#PXP_WFB_FETCH_CTRL_BF2_EN_SHIFT
 (8U)

	)

22465 
	#PXP_WFB_FETCH_CTRL_BF2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_EN_MASK
)

	)

22466 
	#PXP_WFB_FETCH_CTRL_BF2_SRAM_IF_MASK
 (0x200U)

	)

22467 
	#PXP_WFB_FETCH_CTRL_BF2_SRAM_IF_SHIFT
 (9U)

	)

22468 
	#PXP_WFB_FETCH_CTRL_BF2_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_SRAM_IF_MASK
)

	)

22469 
	#PXP_WFB_FETCH_CTRL_BF2_HSK_MODE_MASK
 (0x400U)

	)

22470 
	#PXP_WFB_FETCH_CTRL_BF2_HSK_MODE_SHIFT
 (10U)

	)

22471 
	#PXP_WFB_FETCH_CTRL_BF2_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_HSK_MODE_MASK
)

	)

22472 
	#PXP_WFB_FETCH_CTRL_BF2_BYPASS_MODE_MASK
 (0x800U)

	)

22473 
	#PXP_WFB_FETCH_CTRL_BF2_BYPASS_MODE_SHIFT
 (11U)

	)

22474 
	#PXP_WFB_FETCH_CTRL_BF2_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_BYPASS_MODE_MASK
)

	)

22475 
	#PXP_WFB_FETCH_CTRL_BF2_BURST_LEN_MASK
 (0x1000U)

	)

22476 
	#PXP_WFB_FETCH_CTRL_BF2_BURST_LEN_SHIFT
 (12U)

	)

22477 
	#PXP_WFB_FETCH_CTRL_BF2_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_BURST_LEN_MASK
)

	)

22478 
	#PXP_WFB_FETCH_CTRL_BF2_BORDER_MODE_MASK
 (0x2000U)

	)

22479 
	#PXP_WFB_FETCH_CTRL_BF2_BORDER_MODE_SHIFT
 (13U)

	)

22480 
	#PXP_WFB_FETCH_CTRL_BF2_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_BORDER_MODE_MASK
)

	)

22481 
	#PXP_WFB_FETCH_CTRL_BF1_BYTES_PP_MASK
 (0x30000U)

	)

22482 
	#PXP_WFB_FETCH_CTRL_BF1_BYTES_PP_SHIFT
 (16U)

	)

22483 
	#PXP_WFB_FETCH_CTRL_BF1_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_BYTES_PP_MASK
)

	)

22484 
	#PXP_WFB_FETCH_CTRL_BF1_LINE_MODE_MASK
 (0xC0000U)

	)

22485 
	#PXP_WFB_FETCH_CTRL_BF1_LINE_MODE_SHIFT
 (18U)

	)

22486 
	#PXP_WFB_FETCH_CTRL_BF1_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF1_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF1_LINE_MODE_MASK
)

	)

22487 
	#PXP_WFB_FETCH_CTRL_BF2_BYTES_PP_MASK
 (0x300000U)

	)

22488 
	#PXP_WFB_FETCH_CTRL_BF2_BYTES_PP_SHIFT
 (20U)

	)

22489 
	#PXP_WFB_FETCH_CTRL_BF2_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_BYTES_PP_MASK
)

	)

22490 
	#PXP_WFB_FETCH_CTRL_BF2_LINE_MODE_MASK
 (0xC00000U)

	)

22491 
	#PXP_WFB_FETCH_CTRL_BF2_LINE_MODE_SHIFT
 (22U)

	)

22492 
	#PXP_WFB_FETCH_CTRL_BF2_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BF2_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BF2_LINE_MODE_MASK
)

	)

22493 
	#PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_MASK
 (0x10000000U)

	)

22494 
	#PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_SHIFT
 (28U)

	)

22495 
	#PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_MASK
)

	)

22496 
	#PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_MASK
 (0x20000000U)

	)

22497 
	#PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_SHIFT
 (29U)

	)

22498 
	#PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_MASK
)

	)

22499 
	#PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_EN_MASK
 (0x40000000U)

	)

22500 
	#PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_EN_SHIFT
 (30U)

	)

22501 
	#PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BUF1_DONE_IRQ_EN_MASK
)

	)

22502 
	#PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_EN_MASK
 (0x80000000U)

	)

22503 
	#PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_EN_SHIFT
 (31U)

	)

22504 
	#PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_BUF2_DONE_IRQ_EN_MASK
)

	)

22507 
	#PXP_WFB_FETCH_CTRL_SET_BF1_EN_MASK
 (0x1U)

	)

22508 
	#PXP_WFB_FETCH_CTRL_SET_BF1_EN_SHIFT
 (0U)

	)

22509 
	#PXP_WFB_FETCH_CTRL_SET_BF1_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_EN_MASK
)

	)

22510 
	#PXP_WFB_FETCH_CTRL_SET_BF1_SRAM_IF_MASK
 (0x2U)

	)

22511 
	#PXP_WFB_FETCH_CTRL_SET_BF1_SRAM_IF_SHIFT
 (1U)

	)

22512 
	#PXP_WFB_FETCH_CTRL_SET_BF1_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_SRAM_IF_MASK
)

	)

22513 
	#PXP_WFB_FETCH_CTRL_SET_BF1_HSK_MODE_MASK
 (0x4U)

	)

22514 
	#PXP_WFB_FETCH_CTRL_SET_BF1_HSK_MODE_SHIFT
 (2U)

	)

22515 
	#PXP_WFB_FETCH_CTRL_SET_BF1_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_HSK_MODE_MASK
)

	)

22516 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BYPASS_MODE_MASK
 (0x8U)

	)

22517 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BYPASS_MODE_SHIFT
 (3U)

	)

22518 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_BYPASS_MODE_MASK
)

	)

22519 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BURST_LEN_MASK
 (0x10U)

	)

22520 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BURST_LEN_SHIFT
 (4U)

	)

22521 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_BURST_LEN_MASK
)

	)

22522 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BORDER_MODE_MASK
 (0x20U)

	)

22523 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BORDER_MODE_SHIFT
 (5U)

	)

22524 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_BORDER_MODE_MASK
)

	)

22525 
	#PXP_WFB_FETCH_CTRL_SET_BF2_EN_MASK
 (0x100U)

	)

22526 
	#PXP_WFB_FETCH_CTRL_SET_BF2_EN_SHIFT
 (8U)

	)

22527 
	#PXP_WFB_FETCH_CTRL_SET_BF2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_EN_MASK
)

	)

22528 
	#PXP_WFB_FETCH_CTRL_SET_BF2_SRAM_IF_MASK
 (0x200U)

	)

22529 
	#PXP_WFB_FETCH_CTRL_SET_BF2_SRAM_IF_SHIFT
 (9U)

	)

22530 
	#PXP_WFB_FETCH_CTRL_SET_BF2_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_SRAM_IF_MASK
)

	)

22531 
	#PXP_WFB_FETCH_CTRL_SET_BF2_HSK_MODE_MASK
 (0x400U)

	)

22532 
	#PXP_WFB_FETCH_CTRL_SET_BF2_HSK_MODE_SHIFT
 (10U)

	)

22533 
	#PXP_WFB_FETCH_CTRL_SET_BF2_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_HSK_MODE_MASK
)

	)

22534 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BYPASS_MODE_MASK
 (0x800U)

	)

22535 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BYPASS_MODE_SHIFT
 (11U)

	)

22536 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_BYPASS_MODE_MASK
)

	)

22537 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BURST_LEN_MASK
 (0x1000U)

	)

22538 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BURST_LEN_SHIFT
 (12U)

	)

22539 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_BURST_LEN_MASK
)

	)

22540 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BORDER_MODE_MASK
 (0x2000U)

	)

22541 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BORDER_MODE_SHIFT
 (13U)

	)

22542 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_BORDER_MODE_MASK
)

	)

22543 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BYTES_PP_MASK
 (0x30000U)

	)

22544 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BYTES_PP_SHIFT
 (16U)

	)

22545 
	#PXP_WFB_FETCH_CTRL_SET_BF1_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_BYTES_PP_MASK
)

	)

22546 
	#PXP_WFB_FETCH_CTRL_SET_BF1_LINE_MODE_MASK
 (0xC0000U)

	)

22547 
	#PXP_WFB_FETCH_CTRL_SET_BF1_LINE_MODE_SHIFT
 (18U)

	)

22548 
	#PXP_WFB_FETCH_CTRL_SET_BF1_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF1_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF1_LINE_MODE_MASK
)

	)

22549 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BYTES_PP_MASK
 (0x300000U)

	)

22550 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BYTES_PP_SHIFT
 (20U)

	)

22551 
	#PXP_WFB_FETCH_CTRL_SET_BF2_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_BYTES_PP_MASK
)

	)

22552 
	#PXP_WFB_FETCH_CTRL_SET_BF2_LINE_MODE_MASK
 (0xC00000U)

	)

22553 
	#PXP_WFB_FETCH_CTRL_SET_BF2_LINE_MODE_SHIFT
 (22U)

	)

22554 
	#PXP_WFB_FETCH_CTRL_SET_BF2_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BF2_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BF2_LINE_MODE_MASK
)

	)

22555 
	#PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_MASK
 (0x10000000U)

	)

22556 
	#PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_SHIFT
 (28U)

	)

22557 
	#PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_MASK
)

	)

22558 
	#PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_MASK
 (0x20000000U)

	)

22559 
	#PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_SHIFT
 (29U)

	)

22560 
	#PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_MASK
)

	)

22561 
	#PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_EN_MASK
 (0x40000000U)

	)

22562 
	#PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_EN_SHIFT
 (30U)

	)

22563 
	#PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BUF1_DONE_IRQ_EN_MASK
)

	)

22564 
	#PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_EN_MASK
 (0x80000000U)

	)

22565 
	#PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_EN_SHIFT
 (31U)

	)

22566 
	#PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_SET_BUF2_DONE_IRQ_EN_MASK
)

	)

22569 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_EN_MASK
 (0x1U)

	)

22570 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_EN_SHIFT
 (0U)

	)

22571 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_EN_MASK
)

	)

22572 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_SRAM_IF_MASK
 (0x2U)

	)

22573 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_SRAM_IF_SHIFT
 (1U)

	)

22574 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_SRAM_IF_MASK
)

	)

22575 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_HSK_MODE_MASK
 (0x4U)

	)

22576 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_HSK_MODE_SHIFT
 (2U)

	)

22577 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_HSK_MODE_MASK
)

	)

22578 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BYPASS_MODE_MASK
 (0x8U)

	)

22579 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BYPASS_MODE_SHIFT
 (3U)

	)

22580 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_BYPASS_MODE_MASK
)

	)

22581 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BURST_LEN_MASK
 (0x10U)

	)

22582 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BURST_LEN_SHIFT
 (4U)

	)

22583 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_BURST_LEN_MASK
)

	)

22584 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BORDER_MODE_MASK
 (0x20U)

	)

22585 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BORDER_MODE_SHIFT
 (5U)

	)

22586 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_BORDER_MODE_MASK
)

	)

22587 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_EN_MASK
 (0x100U)

	)

22588 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_EN_SHIFT
 (8U)

	)

22589 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_EN_MASK
)

	)

22590 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_SRAM_IF_MASK
 (0x200U)

	)

22591 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_SRAM_IF_SHIFT
 (9U)

	)

22592 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_SRAM_IF_MASK
)

	)

22593 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_HSK_MODE_MASK
 (0x400U)

	)

22594 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_HSK_MODE_SHIFT
 (10U)

	)

22595 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_HSK_MODE_MASK
)

	)

22596 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BYPASS_MODE_MASK
 (0x800U)

	)

22597 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BYPASS_MODE_SHIFT
 (11U)

	)

22598 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_BYPASS_MODE_MASK
)

	)

22599 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BURST_LEN_MASK
 (0x1000U)

	)

22600 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BURST_LEN_SHIFT
 (12U)

	)

22601 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_BURST_LEN_MASK
)

	)

22602 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BORDER_MODE_MASK
 (0x2000U)

	)

22603 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BORDER_MODE_SHIFT
 (13U)

	)

22604 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_BORDER_MODE_MASK
)

	)

22605 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BYTES_PP_MASK
 (0x30000U)

	)

22606 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BYTES_PP_SHIFT
 (16U)

	)

22607 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_BYTES_PP_MASK
)

	)

22608 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_LINE_MODE_MASK
 (0xC0000U)

	)

22609 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_LINE_MODE_SHIFT
 (18U)

	)

22610 
	#PXP_WFB_FETCH_CTRL_CLR_BF1_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF1_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF1_LINE_MODE_MASK
)

	)

22611 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BYTES_PP_MASK
 (0x300000U)

	)

22612 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BYTES_PP_SHIFT
 (20U)

	)

22613 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_BYTES_PP_MASK
)

	)

22614 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_LINE_MODE_MASK
 (0xC00000U)

	)

22615 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_LINE_MODE_SHIFT
 (22U)

	)

22616 
	#PXP_WFB_FETCH_CTRL_CLR_BF2_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BF2_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BF2_LINE_MODE_MASK
)

	)

22617 
	#PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_MASK
 (0x10000000U)

	)

22618 
	#PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_SHIFT
 (28U)

	)

22619 
	#PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_MASK
)

	)

22620 
	#PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_MASK
 (0x20000000U)

	)

22621 
	#PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_SHIFT
 (29U)

	)

22622 
	#PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_MASK
)

	)

22623 
	#PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_EN_MASK
 (0x40000000U)

	)

22624 
	#PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_EN_SHIFT
 (30U)

	)

22625 
	#PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BUF1_DONE_IRQ_EN_MASK
)

	)

22626 
	#PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_EN_MASK
 (0x80000000U)

	)

22627 
	#PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_EN_SHIFT
 (31U)

	)

22628 
	#PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_CLR_BUF2_DONE_IRQ_EN_MASK
)

	)

22631 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_EN_MASK
 (0x1U)

	)

22632 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_EN_SHIFT
 (0U)

	)

22633 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_EN_MASK
)

	)

22634 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_SRAM_IF_MASK
 (0x2U)

	)

22635 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_SRAM_IF_SHIFT
 (1U)

	)

22636 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_SRAM_IF_MASK
)

	)

22637 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_HSK_MODE_MASK
 (0x4U)

	)

22638 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_HSK_MODE_SHIFT
 (2U)

	)

22639 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_HSK_MODE_MASK
)

	)

22640 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BYPASS_MODE_MASK
 (0x8U)

	)

22641 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BYPASS_MODE_SHIFT
 (3U)

	)

22642 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_BYPASS_MODE_MASK
)

	)

22643 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BURST_LEN_MASK
 (0x10U)

	)

22644 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BURST_LEN_SHIFT
 (4U)

	)

22645 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_BURST_LEN_MASK
)

	)

22646 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BORDER_MODE_MASK
 (0x20U)

	)

22647 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BORDER_MODE_SHIFT
 (5U)

	)

22648 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_BORDER_MODE_MASK
)

	)

22649 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_EN_MASK
 (0x100U)

	)

22650 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_EN_SHIFT
 (8U)

	)

22651 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_EN_MASK
)

	)

22652 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_SRAM_IF_MASK
 (0x200U)

	)

22653 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_SRAM_IF_SHIFT
 (9U)

	)

22654 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_SRAM_IF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_SRAM_IF_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_SRAM_IF_MASK
)

	)

22655 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_HSK_MODE_MASK
 (0x400U)

	)

22656 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_HSK_MODE_SHIFT
 (10U)

	)

22657 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_HSK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_HSK_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_HSK_MODE_MASK
)

	)

22658 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BYPASS_MODE_MASK
 (0x800U)

	)

22659 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BYPASS_MODE_SHIFT
 (11U)

	)

22660 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BYPASS_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_BYPASS_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_BYPASS_MODE_MASK
)

	)

22661 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BURST_LEN_MASK
 (0x1000U)

	)

22662 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BURST_LEN_SHIFT
 (12U)

	)

22663 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BURST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_BURST_LEN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_BURST_LEN_MASK
)

	)

22664 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BORDER_MODE_MASK
 (0x2000U)

	)

22665 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BORDER_MODE_SHIFT
 (13U)

	)

22666 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BORDER_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_BORDER_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_BORDER_MODE_MASK
)

	)

22667 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BYTES_PP_MASK
 (0x30000U)

	)

22668 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BYTES_PP_SHIFT
 (16U)

	)

22669 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_BYTES_PP_MASK
)

	)

22670 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_LINE_MODE_MASK
 (0xC0000U)

	)

22671 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_LINE_MODE_SHIFT
 (18U)

	)

22672 
	#PXP_WFB_FETCH_CTRL_TOG_BF1_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF1_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF1_LINE_MODE_MASK
)

	)

22673 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BYTES_PP_MASK
 (0x300000U)

	)

22674 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BYTES_PP_SHIFT
 (20U)

	)

22675 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_BYTES_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_BYTES_PP_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_BYTES_PP_MASK
)

	)

22676 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_LINE_MODE_MASK
 (0xC00000U)

	)

22677 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_LINE_MODE_SHIFT
 (22U)

	)

22678 
	#PXP_WFB_FETCH_CTRL_TOG_BF2_LINE_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BF2_LINE_MODE_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BF2_LINE_MODE_MASK
)

	)

22679 
	#PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_MASK
 (0x10000000U)

	)

22680 
	#PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_SHIFT
 (28U)

	)

22681 
	#PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_MASK
)

	)

22682 
	#PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_MASK
 (0x20000000U)

	)

22683 
	#PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_SHIFT
 (29U)

	)

22684 
	#PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_MASK
)

	)

22685 
	#PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_EN_MASK
 (0x40000000U)

	)

22686 
	#PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_EN_SHIFT
 (30U)

	)

22687 
	#PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BUF1_DONE_IRQ_EN_MASK
)

	)

22688 
	#PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_EN_MASK
 (0x80000000U)

	)

22689 
	#PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_EN_SHIFT
 (31U)

	)

22690 
	#PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_WFB_FETCH_CTRL_TOG_BUF2_DONE_IRQ_EN_MASK
)

	)

22693 
	#PXP_WFB_FETCH_BUF1_ADDR_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

22694 
	#PXP_WFB_FETCH_BUF1_ADDR_BUF_ADDR_SHIFT
 (0U)

	)

22695 
	#PXP_WFB_FETCH_BUF1_ADDR_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF1_ADDR_BUF_ADDR_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF1_ADDR_BUF_ADDR_MASK
)

	)

22698 
	#PXP_WFB_FETCH_BUF1_PITCH_PITCH_MASK
 (0xFFFFU)

	)

22699 
	#PXP_WFB_FETCH_BUF1_PITCH_PITCH_SHIFT
 (0U)

	)

22700 
	#PXP_WFB_FETCH_BUF1_PITCH_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF1_PITCH_PITCH_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF1_PITCH_PITCH_MASK
)

	)

22703 
	#PXP_WFB_FETCH_BUF1_SIZE_BUF_WIDTH_MASK
 (0xFFFFU)

	)

22704 
	#PXP_WFB_FETCH_BUF1_SIZE_BUF_WIDTH_SHIFT
 (0U)

	)

22705 
	#PXP_WFB_FETCH_BUF1_SIZE_BUF_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF1_SIZE_BUF_WIDTH_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF1_SIZE_BUF_WIDTH_MASK
)

	)

22706 
	#PXP_WFB_FETCH_BUF1_SIZE_BUF_HEIGHT_MASK
 (0xFFFF0000U)

	)

22707 
	#PXP_WFB_FETCH_BUF1_SIZE_BUF_HEIGHT_SHIFT
 (16U)

	)

22708 
	#PXP_WFB_FETCH_BUF1_SIZE_BUF_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF1_SIZE_BUF_HEIGHT_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF1_SIZE_BUF_HEIGHT_MASK
)

	)

22711 
	#PXP_WFB_FETCH_BUF2_ADDR_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

22712 
	#PXP_WFB_FETCH_BUF2_ADDR_BUF_ADDR_SHIFT
 (0U)

	)

22713 
	#PXP_WFB_FETCH_BUF2_ADDR_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF2_ADDR_BUF_ADDR_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF2_ADDR_BUF_ADDR_MASK
)

	)

22716 
	#PXP_WFB_FETCH_BUF2_PITCH_PITCH_MASK
 (0xFFFFU)

	)

22717 
	#PXP_WFB_FETCH_BUF2_PITCH_PITCH_SHIFT
 (0U)

	)

22718 
	#PXP_WFB_FETCH_BUF2_PITCH_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF2_PITCH_PITCH_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF2_PITCH_PITCH_MASK
)

	)

22721 
	#PXP_WFB_FETCH_BUF2_SIZE_BUF_WIDTH_MASK
 (0xFFFFU)

	)

22722 
	#PXP_WFB_FETCH_BUF2_SIZE_BUF_WIDTH_SHIFT
 (0U)

	)

22723 
	#PXP_WFB_FETCH_BUF2_SIZE_BUF_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF2_SIZE_BUF_WIDTH_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF2_SIZE_BUF_WIDTH_MASK
)

	)

22724 
	#PXP_WFB_FETCH_BUF2_SIZE_BUF_HEIGHT_MASK
 (0xFFFF0000U)

	)

22725 
	#PXP_WFB_FETCH_BUF2_SIZE_BUF_HEIGHT_SHIFT
 (16U)

	)

22726 
	#PXP_WFB_FETCH_BUF2_SIZE_BUF_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF2_SIZE_BUF_HEIGHT_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF2_SIZE_BUF_HEIGHT_MASK
)

	)

22729 
	#PXP_WFB_ARRAY_PIXEL0_MASK_L_OFS_MASK
 (0x1FU)

	)

22730 
	#PXP_WFB_ARRAY_PIXEL0_MASK_L_OFS_SHIFT
 (0U)

	)

22731 
	#PXP_WFB_ARRAY_PIXEL0_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_L_OFS_MASK
)

	)

22732 
	#PXP_WFB_ARRAY_PIXEL0_MASK_H_OFS_MASK
 (0x1F00U)

	)

22733 
	#PXP_WFB_ARRAY_PIXEL0_MASK_H_OFS_SHIFT
 (8U)

	)

22734 
	#PXP_WFB_ARRAY_PIXEL0_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_H_OFS_MASK
)

	)

22735 
	#PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22736 
	#PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_X_SHIFT
 (16U)

	)

22737 
	#PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_X_MASK
)

	)

22738 
	#PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22739 
	#PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22740 
	#PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_OFFSET_Y_MASK
)

	)

22741 
	#PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22742 
	#PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_X_SHIFT
 (24U)

	)

22743 
	#PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_X_MASK
)

	)

22744 
	#PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22745 
	#PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_Y_SHIFT
 (25U)

	)

22746 
	#PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_SIGN_Y_MASK
)

	)

22747 
	#PXP_WFB_ARRAY_PIXEL0_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22748 
	#PXP_WFB_ARRAY_PIXEL0_MASK_BUF_SEL_SHIFT
 (28U)

	)

22749 
	#PXP_WFB_ARRAY_PIXEL0_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL0_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL0_MASK_BUF_SEL_MASK
)

	)

22752 
	#PXP_WFB_ARRAY_PIXEL1_MASK_L_OFS_MASK
 (0x1FU)

	)

22753 
	#PXP_WFB_ARRAY_PIXEL1_MASK_L_OFS_SHIFT
 (0U)

	)

22754 
	#PXP_WFB_ARRAY_PIXEL1_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_L_OFS_MASK
)

	)

22755 
	#PXP_WFB_ARRAY_PIXEL1_MASK_H_OFS_MASK
 (0x1F00U)

	)

22756 
	#PXP_WFB_ARRAY_PIXEL1_MASK_H_OFS_SHIFT
 (8U)

	)

22757 
	#PXP_WFB_ARRAY_PIXEL1_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_H_OFS_MASK
)

	)

22758 
	#PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22759 
	#PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_X_SHIFT
 (16U)

	)

22760 
	#PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_X_MASK
)

	)

22761 
	#PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22762 
	#PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22763 
	#PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_OFFSET_Y_MASK
)

	)

22764 
	#PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22765 
	#PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_X_SHIFT
 (24U)

	)

22766 
	#PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_X_MASK
)

	)

22767 
	#PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22768 
	#PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_Y_SHIFT
 (25U)

	)

22769 
	#PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_SIGN_Y_MASK
)

	)

22770 
	#PXP_WFB_ARRAY_PIXEL1_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22771 
	#PXP_WFB_ARRAY_PIXEL1_MASK_BUF_SEL_SHIFT
 (28U)

	)

22772 
	#PXP_WFB_ARRAY_PIXEL1_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL1_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL1_MASK_BUF_SEL_MASK
)

	)

22775 
	#PXP_WFB_ARRAY_PIXEL2_MASK_L_OFS_MASK
 (0x1FU)

	)

22776 
	#PXP_WFB_ARRAY_PIXEL2_MASK_L_OFS_SHIFT
 (0U)

	)

22777 
	#PXP_WFB_ARRAY_PIXEL2_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_L_OFS_MASK
)

	)

22778 
	#PXP_WFB_ARRAY_PIXEL2_MASK_H_OFS_MASK
 (0x1F00U)

	)

22779 
	#PXP_WFB_ARRAY_PIXEL2_MASK_H_OFS_SHIFT
 (8U)

	)

22780 
	#PXP_WFB_ARRAY_PIXEL2_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_H_OFS_MASK
)

	)

22781 
	#PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22782 
	#PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_X_SHIFT
 (16U)

	)

22783 
	#PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_X_MASK
)

	)

22784 
	#PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22785 
	#PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22786 
	#PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_OFFSET_Y_MASK
)

	)

22787 
	#PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22788 
	#PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_X_SHIFT
 (24U)

	)

22789 
	#PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_X_MASK
)

	)

22790 
	#PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22791 
	#PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_Y_SHIFT
 (25U)

	)

22792 
	#PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_SIGN_Y_MASK
)

	)

22793 
	#PXP_WFB_ARRAY_PIXEL2_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22794 
	#PXP_WFB_ARRAY_PIXEL2_MASK_BUF_SEL_SHIFT
 (28U)

	)

22795 
	#PXP_WFB_ARRAY_PIXEL2_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL2_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL2_MASK_BUF_SEL_MASK
)

	)

22798 
	#PXP_WFB_ARRAY_PIXEL3_MASK_L_OFS_MASK
 (0x1FU)

	)

22799 
	#PXP_WFB_ARRAY_PIXEL3_MASK_L_OFS_SHIFT
 (0U)

	)

22800 
	#PXP_WFB_ARRAY_PIXEL3_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_L_OFS_MASK
)

	)

22801 
	#PXP_WFB_ARRAY_PIXEL3_MASK_H_OFS_MASK
 (0x1F00U)

	)

22802 
	#PXP_WFB_ARRAY_PIXEL3_MASK_H_OFS_SHIFT
 (8U)

	)

22803 
	#PXP_WFB_ARRAY_PIXEL3_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_H_OFS_MASK
)

	)

22804 
	#PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22805 
	#PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_X_SHIFT
 (16U)

	)

22806 
	#PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_X_MASK
)

	)

22807 
	#PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22808 
	#PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22809 
	#PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_OFFSET_Y_MASK
)

	)

22810 
	#PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22811 
	#PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_X_SHIFT
 (24U)

	)

22812 
	#PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_X_MASK
)

	)

22813 
	#PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22814 
	#PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_Y_SHIFT
 (25U)

	)

22815 
	#PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_SIGN_Y_MASK
)

	)

22816 
	#PXP_WFB_ARRAY_PIXEL3_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22817 
	#PXP_WFB_ARRAY_PIXEL3_MASK_BUF_SEL_SHIFT
 (28U)

	)

22818 
	#PXP_WFB_ARRAY_PIXEL3_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL3_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL3_MASK_BUF_SEL_MASK
)

	)

22821 
	#PXP_WFB_ARRAY_PIXEL4_MASK_L_OFS_MASK
 (0x1FU)

	)

22822 
	#PXP_WFB_ARRAY_PIXEL4_MASK_L_OFS_SHIFT
 (0U)

	)

22823 
	#PXP_WFB_ARRAY_PIXEL4_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_L_OFS_MASK
)

	)

22824 
	#PXP_WFB_ARRAY_PIXEL4_MASK_H_OFS_MASK
 (0x1F00U)

	)

22825 
	#PXP_WFB_ARRAY_PIXEL4_MASK_H_OFS_SHIFT
 (8U)

	)

22826 
	#PXP_WFB_ARRAY_PIXEL4_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_H_OFS_MASK
)

	)

22827 
	#PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22828 
	#PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_X_SHIFT
 (16U)

	)

22829 
	#PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_X_MASK
)

	)

22830 
	#PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22831 
	#PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22832 
	#PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_OFFSET_Y_MASK
)

	)

22833 
	#PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22834 
	#PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_X_SHIFT
 (24U)

	)

22835 
	#PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_X_MASK
)

	)

22836 
	#PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22837 
	#PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_Y_SHIFT
 (25U)

	)

22838 
	#PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_SIGN_Y_MASK
)

	)

22839 
	#PXP_WFB_ARRAY_PIXEL4_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22840 
	#PXP_WFB_ARRAY_PIXEL4_MASK_BUF_SEL_SHIFT
 (28U)

	)

22841 
	#PXP_WFB_ARRAY_PIXEL4_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL4_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL4_MASK_BUF_SEL_MASK
)

	)

22844 
	#PXP_WFB_ARRAY_PIXEL5_MASK_L_OFS_MASK
 (0x1FU)

	)

22845 
	#PXP_WFB_ARRAY_PIXEL5_MASK_L_OFS_SHIFT
 (0U)

	)

22846 
	#PXP_WFB_ARRAY_PIXEL5_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_L_OFS_MASK
)

	)

22847 
	#PXP_WFB_ARRAY_PIXEL5_MASK_H_OFS_MASK
 (0x1F00U)

	)

22848 
	#PXP_WFB_ARRAY_PIXEL5_MASK_H_OFS_SHIFT
 (8U)

	)

22849 
	#PXP_WFB_ARRAY_PIXEL5_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_H_OFS_MASK
)

	)

22850 
	#PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22851 
	#PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_X_SHIFT
 (16U)

	)

22852 
	#PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_X_MASK
)

	)

22853 
	#PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22854 
	#PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22855 
	#PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_OFFSET_Y_MASK
)

	)

22856 
	#PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22857 
	#PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_X_SHIFT
 (24U)

	)

22858 
	#PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_X_MASK
)

	)

22859 
	#PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22860 
	#PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_Y_SHIFT
 (25U)

	)

22861 
	#PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_SIGN_Y_MASK
)

	)

22862 
	#PXP_WFB_ARRAY_PIXEL5_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22863 
	#PXP_WFB_ARRAY_PIXEL5_MASK_BUF_SEL_SHIFT
 (28U)

	)

22864 
	#PXP_WFB_ARRAY_PIXEL5_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL5_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL5_MASK_BUF_SEL_MASK
)

	)

22867 
	#PXP_WFB_ARRAY_PIXEL6_MASK_L_OFS_MASK
 (0x1FU)

	)

22868 
	#PXP_WFB_ARRAY_PIXEL6_MASK_L_OFS_SHIFT
 (0U)

	)

22869 
	#PXP_WFB_ARRAY_PIXEL6_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_L_OFS_MASK
)

	)

22870 
	#PXP_WFB_ARRAY_PIXEL6_MASK_H_OFS_MASK
 (0x1F00U)

	)

22871 
	#PXP_WFB_ARRAY_PIXEL6_MASK_H_OFS_SHIFT
 (8U)

	)

22872 
	#PXP_WFB_ARRAY_PIXEL6_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_H_OFS_MASK
)

	)

22873 
	#PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22874 
	#PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_X_SHIFT
 (16U)

	)

22875 
	#PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_X_MASK
)

	)

22876 
	#PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22877 
	#PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22878 
	#PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_OFFSET_Y_MASK
)

	)

22879 
	#PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22880 
	#PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_X_SHIFT
 (24U)

	)

22881 
	#PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_X_MASK
)

	)

22882 
	#PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22883 
	#PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_Y_SHIFT
 (25U)

	)

22884 
	#PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_SIGN_Y_MASK
)

	)

22885 
	#PXP_WFB_ARRAY_PIXEL6_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22886 
	#PXP_WFB_ARRAY_PIXEL6_MASK_BUF_SEL_SHIFT
 (28U)

	)

22887 
	#PXP_WFB_ARRAY_PIXEL6_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL6_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL6_MASK_BUF_SEL_MASK
)

	)

22890 
	#PXP_WFB_ARRAY_PIXEL7_MASK_L_OFS_MASK
 (0x1FU)

	)

22891 
	#PXP_WFB_ARRAY_PIXEL7_MASK_L_OFS_SHIFT
 (0U)

	)

22892 
	#PXP_WFB_ARRAY_PIXEL7_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_L_OFS_MASK
)

	)

22893 
	#PXP_WFB_ARRAY_PIXEL7_MASK_H_OFS_MASK
 (0x1F00U)

	)

22894 
	#PXP_WFB_ARRAY_PIXEL7_MASK_H_OFS_SHIFT
 (8U)

	)

22895 
	#PXP_WFB_ARRAY_PIXEL7_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_H_OFS_MASK
)

	)

22896 
	#PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22897 
	#PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_X_SHIFT
 (16U)

	)

22898 
	#PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_X_MASK
)

	)

22899 
	#PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22900 
	#PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22901 
	#PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_OFFSET_Y_MASK
)

	)

22902 
	#PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22903 
	#PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_X_SHIFT
 (24U)

	)

22904 
	#PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_X_MASK
)

	)

22905 
	#PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22906 
	#PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_Y_SHIFT
 (25U)

	)

22907 
	#PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_SIGN_Y_MASK
)

	)

22908 
	#PXP_WFB_ARRAY_PIXEL7_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22909 
	#PXP_WFB_ARRAY_PIXEL7_MASK_BUF_SEL_SHIFT
 (28U)

	)

22910 
	#PXP_WFB_ARRAY_PIXEL7_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_PIXEL7_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_PIXEL7_MASK_BUF_SEL_MASK
)

	)

22913 
	#PXP_WFB_ARRAY_FLAG0_MASK_L_OFS_MASK
 (0x1FU)

	)

22914 
	#PXP_WFB_ARRAY_FLAG0_MASK_L_OFS_SHIFT
 (0U)

	)

22915 
	#PXP_WFB_ARRAY_FLAG0_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_L_OFS_MASK
)

	)

22916 
	#PXP_WFB_ARRAY_FLAG0_MASK_H_OFS_MASK
 (0x1F00U)

	)

22917 
	#PXP_WFB_ARRAY_FLAG0_MASK_H_OFS_SHIFT
 (8U)

	)

22918 
	#PXP_WFB_ARRAY_FLAG0_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_H_OFS_MASK
)

	)

22919 
	#PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22920 
	#PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_X_SHIFT
 (16U)

	)

22921 
	#PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_X_MASK
)

	)

22922 
	#PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22923 
	#PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22924 
	#PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_OFFSET_Y_MASK
)

	)

22925 
	#PXP_WFB_ARRAY_FLAG0_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22926 
	#PXP_WFB_ARRAY_FLAG0_MASK_SIGN_X_SHIFT
 (24U)

	)

22927 
	#PXP_WFB_ARRAY_FLAG0_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_SIGN_X_MASK
)

	)

22928 
	#PXP_WFB_ARRAY_FLAG0_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22929 
	#PXP_WFB_ARRAY_FLAG0_MASK_SIGN_Y_SHIFT
 (25U)

	)

22930 
	#PXP_WFB_ARRAY_FLAG0_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_SIGN_Y_MASK
)

	)

22931 
	#PXP_WFB_ARRAY_FLAG0_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22932 
	#PXP_WFB_ARRAY_FLAG0_MASK_BUF_SEL_SHIFT
 (28U)

	)

22933 
	#PXP_WFB_ARRAY_FLAG0_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG0_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG0_MASK_BUF_SEL_MASK
)

	)

22936 
	#PXP_WFB_ARRAY_FLAG1_MASK_L_OFS_MASK
 (0x1FU)

	)

22937 
	#PXP_WFB_ARRAY_FLAG1_MASK_L_OFS_SHIFT
 (0U)

	)

22938 
	#PXP_WFB_ARRAY_FLAG1_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_L_OFS_MASK
)

	)

22939 
	#PXP_WFB_ARRAY_FLAG1_MASK_H_OFS_MASK
 (0x1F00U)

	)

22940 
	#PXP_WFB_ARRAY_FLAG1_MASK_H_OFS_SHIFT
 (8U)

	)

22941 
	#PXP_WFB_ARRAY_FLAG1_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_H_OFS_MASK
)

	)

22942 
	#PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22943 
	#PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_X_SHIFT
 (16U)

	)

22944 
	#PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_X_MASK
)

	)

22945 
	#PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22946 
	#PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22947 
	#PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_OFFSET_Y_MASK
)

	)

22948 
	#PXP_WFB_ARRAY_FLAG1_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22949 
	#PXP_WFB_ARRAY_FLAG1_MASK_SIGN_X_SHIFT
 (24U)

	)

22950 
	#PXP_WFB_ARRAY_FLAG1_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_SIGN_X_MASK
)

	)

22951 
	#PXP_WFB_ARRAY_FLAG1_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22952 
	#PXP_WFB_ARRAY_FLAG1_MASK_SIGN_Y_SHIFT
 (25U)

	)

22953 
	#PXP_WFB_ARRAY_FLAG1_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_SIGN_Y_MASK
)

	)

22954 
	#PXP_WFB_ARRAY_FLAG1_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22955 
	#PXP_WFB_ARRAY_FLAG1_MASK_BUF_SEL_SHIFT
 (28U)

	)

22956 
	#PXP_WFB_ARRAY_FLAG1_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG1_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG1_MASK_BUF_SEL_MASK
)

	)

22959 
	#PXP_WFB_ARRAY_FLAG2_MASK_L_OFS_MASK
 (0x1FU)

	)

22960 
	#PXP_WFB_ARRAY_FLAG2_MASK_L_OFS_SHIFT
 (0U)

	)

22961 
	#PXP_WFB_ARRAY_FLAG2_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_L_OFS_MASK
)

	)

22962 
	#PXP_WFB_ARRAY_FLAG2_MASK_H_OFS_MASK
 (0x1F00U)

	)

22963 
	#PXP_WFB_ARRAY_FLAG2_MASK_H_OFS_SHIFT
 (8U)

	)

22964 
	#PXP_WFB_ARRAY_FLAG2_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_H_OFS_MASK
)

	)

22965 
	#PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22966 
	#PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_X_SHIFT
 (16U)

	)

22967 
	#PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_X_MASK
)

	)

22968 
	#PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22969 
	#PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22970 
	#PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_OFFSET_Y_MASK
)

	)

22971 
	#PXP_WFB_ARRAY_FLAG2_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22972 
	#PXP_WFB_ARRAY_FLAG2_MASK_SIGN_X_SHIFT
 (24U)

	)

22973 
	#PXP_WFB_ARRAY_FLAG2_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_SIGN_X_MASK
)

	)

22974 
	#PXP_WFB_ARRAY_FLAG2_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22975 
	#PXP_WFB_ARRAY_FLAG2_MASK_SIGN_Y_SHIFT
 (25U)

	)

22976 
	#PXP_WFB_ARRAY_FLAG2_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_SIGN_Y_MASK
)

	)

22977 
	#PXP_WFB_ARRAY_FLAG2_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

22978 
	#PXP_WFB_ARRAY_FLAG2_MASK_BUF_SEL_SHIFT
 (28U)

	)

22979 
	#PXP_WFB_ARRAY_FLAG2_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG2_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG2_MASK_BUF_SEL_MASK
)

	)

22982 
	#PXP_WFB_ARRAY_FLAG3_MASK_L_OFS_MASK
 (0x1FU)

	)

22983 
	#PXP_WFB_ARRAY_FLAG3_MASK_L_OFS_SHIFT
 (0U)

	)

22984 
	#PXP_WFB_ARRAY_FLAG3_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_L_OFS_MASK
)

	)

22985 
	#PXP_WFB_ARRAY_FLAG3_MASK_H_OFS_MASK
 (0x1F00U)

	)

22986 
	#PXP_WFB_ARRAY_FLAG3_MASK_H_OFS_SHIFT
 (8U)

	)

22987 
	#PXP_WFB_ARRAY_FLAG3_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_H_OFS_MASK
)

	)

22988 
	#PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_X_MASK
 (0x30000U)

	)

22989 
	#PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_X_SHIFT
 (16U)

	)

22990 
	#PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_X_MASK
)

	)

22991 
	#PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

22992 
	#PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_Y_SHIFT
 (20U)

	)

22993 
	#PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_OFFSET_Y_MASK
)

	)

22994 
	#PXP_WFB_ARRAY_FLAG3_MASK_SIGN_X_MASK
 (0x1000000U)

	)

22995 
	#PXP_WFB_ARRAY_FLAG3_MASK_SIGN_X_SHIFT
 (24U)

	)

22996 
	#PXP_WFB_ARRAY_FLAG3_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_SIGN_X_MASK
)

	)

22997 
	#PXP_WFB_ARRAY_FLAG3_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

22998 
	#PXP_WFB_ARRAY_FLAG3_MASK_SIGN_Y_SHIFT
 (25U)

	)

22999 
	#PXP_WFB_ARRAY_FLAG3_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_SIGN_Y_MASK
)

	)

23000 
	#PXP_WFB_ARRAY_FLAG3_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23001 
	#PXP_WFB_ARRAY_FLAG3_MASK_BUF_SEL_SHIFT
 (28U)

	)

23002 
	#PXP_WFB_ARRAY_FLAG3_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG3_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG3_MASK_BUF_SEL_MASK
)

	)

23005 
	#PXP_WFB_ARRAY_FLAG4_MASK_L_OFS_MASK
 (0x1FU)

	)

23006 
	#PXP_WFB_ARRAY_FLAG4_MASK_L_OFS_SHIFT
 (0U)

	)

23007 
	#PXP_WFB_ARRAY_FLAG4_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_L_OFS_MASK
)

	)

23008 
	#PXP_WFB_ARRAY_FLAG4_MASK_H_OFS_MASK
 (0x1F00U)

	)

23009 
	#PXP_WFB_ARRAY_FLAG4_MASK_H_OFS_SHIFT
 (8U)

	)

23010 
	#PXP_WFB_ARRAY_FLAG4_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_H_OFS_MASK
)

	)

23011 
	#PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23012 
	#PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_X_SHIFT
 (16U)

	)

23013 
	#PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_X_MASK
)

	)

23014 
	#PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23015 
	#PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23016 
	#PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_OFFSET_Y_MASK
)

	)

23017 
	#PXP_WFB_ARRAY_FLAG4_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23018 
	#PXP_WFB_ARRAY_FLAG4_MASK_SIGN_X_SHIFT
 (24U)

	)

23019 
	#PXP_WFB_ARRAY_FLAG4_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_SIGN_X_MASK
)

	)

23020 
	#PXP_WFB_ARRAY_FLAG4_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23021 
	#PXP_WFB_ARRAY_FLAG4_MASK_SIGN_Y_SHIFT
 (25U)

	)

23022 
	#PXP_WFB_ARRAY_FLAG4_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_SIGN_Y_MASK
)

	)

23023 
	#PXP_WFB_ARRAY_FLAG4_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23024 
	#PXP_WFB_ARRAY_FLAG4_MASK_BUF_SEL_SHIFT
 (28U)

	)

23025 
	#PXP_WFB_ARRAY_FLAG4_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG4_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG4_MASK_BUF_SEL_MASK
)

	)

23028 
	#PXP_WFB_ARRAY_FLAG5_MASK_L_OFS_MASK
 (0x1FU)

	)

23029 
	#PXP_WFB_ARRAY_FLAG5_MASK_L_OFS_SHIFT
 (0U)

	)

23030 
	#PXP_WFB_ARRAY_FLAG5_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_L_OFS_MASK
)

	)

23031 
	#PXP_WFB_ARRAY_FLAG5_MASK_H_OFS_MASK
 (0x1F00U)

	)

23032 
	#PXP_WFB_ARRAY_FLAG5_MASK_H_OFS_SHIFT
 (8U)

	)

23033 
	#PXP_WFB_ARRAY_FLAG5_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_H_OFS_MASK
)

	)

23034 
	#PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23035 
	#PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_X_SHIFT
 (16U)

	)

23036 
	#PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_X_MASK
)

	)

23037 
	#PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23038 
	#PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23039 
	#PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_OFFSET_Y_MASK
)

	)

23040 
	#PXP_WFB_ARRAY_FLAG5_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23041 
	#PXP_WFB_ARRAY_FLAG5_MASK_SIGN_X_SHIFT
 (24U)

	)

23042 
	#PXP_WFB_ARRAY_FLAG5_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_SIGN_X_MASK
)

	)

23043 
	#PXP_WFB_ARRAY_FLAG5_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23044 
	#PXP_WFB_ARRAY_FLAG5_MASK_SIGN_Y_SHIFT
 (25U)

	)

23045 
	#PXP_WFB_ARRAY_FLAG5_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_SIGN_Y_MASK
)

	)

23046 
	#PXP_WFB_ARRAY_FLAG5_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23047 
	#PXP_WFB_ARRAY_FLAG5_MASK_BUF_SEL_SHIFT
 (28U)

	)

23048 
	#PXP_WFB_ARRAY_FLAG5_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG5_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG5_MASK_BUF_SEL_MASK
)

	)

23051 
	#PXP_WFB_ARRAY_FLAG6_MASK_L_OFS_MASK
 (0x1FU)

	)

23052 
	#PXP_WFB_ARRAY_FLAG6_MASK_L_OFS_SHIFT
 (0U)

	)

23053 
	#PXP_WFB_ARRAY_FLAG6_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_L_OFS_MASK
)

	)

23054 
	#PXP_WFB_ARRAY_FLAG6_MASK_H_OFS_MASK
 (0x1F00U)

	)

23055 
	#PXP_WFB_ARRAY_FLAG6_MASK_H_OFS_SHIFT
 (8U)

	)

23056 
	#PXP_WFB_ARRAY_FLAG6_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_H_OFS_MASK
)

	)

23057 
	#PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23058 
	#PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_X_SHIFT
 (16U)

	)

23059 
	#PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_X_MASK
)

	)

23060 
	#PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23061 
	#PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23062 
	#PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_OFFSET_Y_MASK
)

	)

23063 
	#PXP_WFB_ARRAY_FLAG6_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23064 
	#PXP_WFB_ARRAY_FLAG6_MASK_SIGN_X_SHIFT
 (24U)

	)

23065 
	#PXP_WFB_ARRAY_FLAG6_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_SIGN_X_MASK
)

	)

23066 
	#PXP_WFB_ARRAY_FLAG6_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23067 
	#PXP_WFB_ARRAY_FLAG6_MASK_SIGN_Y_SHIFT
 (25U)

	)

23068 
	#PXP_WFB_ARRAY_FLAG6_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_SIGN_Y_MASK
)

	)

23069 
	#PXP_WFB_ARRAY_FLAG6_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23070 
	#PXP_WFB_ARRAY_FLAG6_MASK_BUF_SEL_SHIFT
 (28U)

	)

23071 
	#PXP_WFB_ARRAY_FLAG6_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG6_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG6_MASK_BUF_SEL_MASK
)

	)

23074 
	#PXP_WFB_ARRAY_FLAG7_MASK_L_OFS_MASK
 (0x1FU)

	)

23075 
	#PXP_WFB_ARRAY_FLAG7_MASK_L_OFS_SHIFT
 (0U)

	)

23076 
	#PXP_WFB_ARRAY_FLAG7_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_L_OFS_MASK
)

	)

23077 
	#PXP_WFB_ARRAY_FLAG7_MASK_H_OFS_MASK
 (0x1F00U)

	)

23078 
	#PXP_WFB_ARRAY_FLAG7_MASK_H_OFS_SHIFT
 (8U)

	)

23079 
	#PXP_WFB_ARRAY_FLAG7_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_H_OFS_MASK
)

	)

23080 
	#PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23081 
	#PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_X_SHIFT
 (16U)

	)

23082 
	#PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_X_MASK
)

	)

23083 
	#PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23084 
	#PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23085 
	#PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_OFFSET_Y_MASK
)

	)

23086 
	#PXP_WFB_ARRAY_FLAG7_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23087 
	#PXP_WFB_ARRAY_FLAG7_MASK_SIGN_X_SHIFT
 (24U)

	)

23088 
	#PXP_WFB_ARRAY_FLAG7_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_SIGN_X_MASK
)

	)

23089 
	#PXP_WFB_ARRAY_FLAG7_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23090 
	#PXP_WFB_ARRAY_FLAG7_MASK_SIGN_Y_SHIFT
 (25U)

	)

23091 
	#PXP_WFB_ARRAY_FLAG7_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_SIGN_Y_MASK
)

	)

23092 
	#PXP_WFB_ARRAY_FLAG7_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23093 
	#PXP_WFB_ARRAY_FLAG7_MASK_BUF_SEL_SHIFT
 (28U)

	)

23094 
	#PXP_WFB_ARRAY_FLAG7_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG7_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG7_MASK_BUF_SEL_MASK
)

	)

23097 
	#PXP_WFB_FETCH_BUF1_CORD_XCORD_MASK
 (0x3FFFU)

	)

23098 
	#PXP_WFB_FETCH_BUF1_CORD_XCORD_SHIFT
 (0U)

	)

23099 
	#PXP_WFB_FETCH_BUF1_CORD_XCORD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF1_CORD_XCORD_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF1_CORD_XCORD_MASK
)

	)

23100 
	#PXP_WFB_FETCH_BUF1_CORD_YCORD_MASK
 (0x3FFF0000U)

	)

23101 
	#PXP_WFB_FETCH_BUF1_CORD_YCORD_SHIFT
 (16U)

	)

23102 
	#PXP_WFB_FETCH_BUF1_CORD_YCORD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF1_CORD_YCORD_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF1_CORD_YCORD_MASK
)

	)

23105 
	#PXP_WFB_FETCH_BUF2_CORD_XCORD_MASK
 (0x3FFFU)

	)

23106 
	#PXP_WFB_FETCH_BUF2_CORD_XCORD_SHIFT
 (0U)

	)

23107 
	#PXP_WFB_FETCH_BUF2_CORD_XCORD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF2_CORD_XCORD_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF2_CORD_XCORD_MASK
)

	)

23108 
	#PXP_WFB_FETCH_BUF2_CORD_YCORD_MASK
 (0x3FFF0000U)

	)

23109 
	#PXP_WFB_FETCH_BUF2_CORD_YCORD_SHIFT
 (16U)

	)

23110 
	#PXP_WFB_FETCH_BUF2_CORD_YCORD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_FETCH_BUF2_CORD_YCORD_SHIFT
)Ë& 
PXP_WFB_FETCH_BUF2_CORD_YCORD_MASK
)

	)

23113 
	#PXP_WFB_ARRAY_FLAG8_MASK_L_OFS_MASK
 (0x1FU)

	)

23114 
	#PXP_WFB_ARRAY_FLAG8_MASK_L_OFS_SHIFT
 (0U)

	)

23115 
	#PXP_WFB_ARRAY_FLAG8_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_L_OFS_MASK
)

	)

23116 
	#PXP_WFB_ARRAY_FLAG8_MASK_H_OFS_MASK
 (0x1F00U)

	)

23117 
	#PXP_WFB_ARRAY_FLAG8_MASK_H_OFS_SHIFT
 (8U)

	)

23118 
	#PXP_WFB_ARRAY_FLAG8_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_H_OFS_MASK
)

	)

23119 
	#PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23120 
	#PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_X_SHIFT
 (16U)

	)

23121 
	#PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_X_MASK
)

	)

23122 
	#PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23123 
	#PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23124 
	#PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_OFFSET_Y_MASK
)

	)

23125 
	#PXP_WFB_ARRAY_FLAG8_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23126 
	#PXP_WFB_ARRAY_FLAG8_MASK_SIGN_X_SHIFT
 (24U)

	)

23127 
	#PXP_WFB_ARRAY_FLAG8_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_SIGN_X_MASK
)

	)

23128 
	#PXP_WFB_ARRAY_FLAG8_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23129 
	#PXP_WFB_ARRAY_FLAG8_MASK_SIGN_Y_SHIFT
 (25U)

	)

23130 
	#PXP_WFB_ARRAY_FLAG8_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_SIGN_Y_MASK
)

	)

23131 
	#PXP_WFB_ARRAY_FLAG8_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23132 
	#PXP_WFB_ARRAY_FLAG8_MASK_BUF_SEL_SHIFT
 (28U)

	)

23133 
	#PXP_WFB_ARRAY_FLAG8_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG8_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG8_MASK_BUF_SEL_MASK
)

	)

23136 
	#PXP_WFB_ARRAY_FLAG9_MASK_L_OFS_MASK
 (0x1FU)

	)

23137 
	#PXP_WFB_ARRAY_FLAG9_MASK_L_OFS_SHIFT
 (0U)

	)

23138 
	#PXP_WFB_ARRAY_FLAG9_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_L_OFS_MASK
)

	)

23139 
	#PXP_WFB_ARRAY_FLAG9_MASK_H_OFS_MASK
 (0x1F00U)

	)

23140 
	#PXP_WFB_ARRAY_FLAG9_MASK_H_OFS_SHIFT
 (8U)

	)

23141 
	#PXP_WFB_ARRAY_FLAG9_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_H_OFS_MASK
)

	)

23142 
	#PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23143 
	#PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_X_SHIFT
 (16U)

	)

23144 
	#PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_X_MASK
)

	)

23145 
	#PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23146 
	#PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23147 
	#PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_OFFSET_Y_MASK
)

	)

23148 
	#PXP_WFB_ARRAY_FLAG9_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23149 
	#PXP_WFB_ARRAY_FLAG9_MASK_SIGN_X_SHIFT
 (24U)

	)

23150 
	#PXP_WFB_ARRAY_FLAG9_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_SIGN_X_MASK
)

	)

23151 
	#PXP_WFB_ARRAY_FLAG9_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23152 
	#PXP_WFB_ARRAY_FLAG9_MASK_SIGN_Y_SHIFT
 (25U)

	)

23153 
	#PXP_WFB_ARRAY_FLAG9_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_SIGN_Y_MASK
)

	)

23154 
	#PXP_WFB_ARRAY_FLAG9_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23155 
	#PXP_WFB_ARRAY_FLAG9_MASK_BUF_SEL_SHIFT
 (28U)

	)

23156 
	#PXP_WFB_ARRAY_FLAG9_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG9_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG9_MASK_BUF_SEL_MASK
)

	)

23159 
	#PXP_WFB_ARRAY_FLAG10_MASK_L_OFS_MASK
 (0x1FU)

	)

23160 
	#PXP_WFB_ARRAY_FLAG10_MASK_L_OFS_SHIFT
 (0U)

	)

23161 
	#PXP_WFB_ARRAY_FLAG10_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_L_OFS_MASK
)

	)

23162 
	#PXP_WFB_ARRAY_FLAG10_MASK_H_OFS_MASK
 (0x1F00U)

	)

23163 
	#PXP_WFB_ARRAY_FLAG10_MASK_H_OFS_SHIFT
 (8U)

	)

23164 
	#PXP_WFB_ARRAY_FLAG10_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_H_OFS_MASK
)

	)

23165 
	#PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23166 
	#PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_X_SHIFT
 (16U)

	)

23167 
	#PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_X_MASK
)

	)

23168 
	#PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23169 
	#PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23170 
	#PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_OFFSET_Y_MASK
)

	)

23171 
	#PXP_WFB_ARRAY_FLAG10_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23172 
	#PXP_WFB_ARRAY_FLAG10_MASK_SIGN_X_SHIFT
 (24U)

	)

23173 
	#PXP_WFB_ARRAY_FLAG10_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_SIGN_X_MASK
)

	)

23174 
	#PXP_WFB_ARRAY_FLAG10_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23175 
	#PXP_WFB_ARRAY_FLAG10_MASK_SIGN_Y_SHIFT
 (25U)

	)

23176 
	#PXP_WFB_ARRAY_FLAG10_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_SIGN_Y_MASK
)

	)

23177 
	#PXP_WFB_ARRAY_FLAG10_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23178 
	#PXP_WFB_ARRAY_FLAG10_MASK_BUF_SEL_SHIFT
 (28U)

	)

23179 
	#PXP_WFB_ARRAY_FLAG10_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG10_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG10_MASK_BUF_SEL_MASK
)

	)

23182 
	#PXP_WFB_ARRAY_FLAG11_MASK_L_OFS_MASK
 (0x1FU)

	)

23183 
	#PXP_WFB_ARRAY_FLAG11_MASK_L_OFS_SHIFT
 (0U)

	)

23184 
	#PXP_WFB_ARRAY_FLAG11_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_L_OFS_MASK
)

	)

23185 
	#PXP_WFB_ARRAY_FLAG11_MASK_H_OFS_MASK
 (0x1F00U)

	)

23186 
	#PXP_WFB_ARRAY_FLAG11_MASK_H_OFS_SHIFT
 (8U)

	)

23187 
	#PXP_WFB_ARRAY_FLAG11_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_H_OFS_MASK
)

	)

23188 
	#PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23189 
	#PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_X_SHIFT
 (16U)

	)

23190 
	#PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_X_MASK
)

	)

23191 
	#PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23192 
	#PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23193 
	#PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_OFFSET_Y_MASK
)

	)

23194 
	#PXP_WFB_ARRAY_FLAG11_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23195 
	#PXP_WFB_ARRAY_FLAG11_MASK_SIGN_X_SHIFT
 (24U)

	)

23196 
	#PXP_WFB_ARRAY_FLAG11_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_SIGN_X_MASK
)

	)

23197 
	#PXP_WFB_ARRAY_FLAG11_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23198 
	#PXP_WFB_ARRAY_FLAG11_MASK_SIGN_Y_SHIFT
 (25U)

	)

23199 
	#PXP_WFB_ARRAY_FLAG11_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_SIGN_Y_MASK
)

	)

23200 
	#PXP_WFB_ARRAY_FLAG11_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23201 
	#PXP_WFB_ARRAY_FLAG11_MASK_BUF_SEL_SHIFT
 (28U)

	)

23202 
	#PXP_WFB_ARRAY_FLAG11_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG11_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG11_MASK_BUF_SEL_MASK
)

	)

23205 
	#PXP_WFB_ARRAY_FLAG12_MASK_L_OFS_MASK
 (0x1FU)

	)

23206 
	#PXP_WFB_ARRAY_FLAG12_MASK_L_OFS_SHIFT
 (0U)

	)

23207 
	#PXP_WFB_ARRAY_FLAG12_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_L_OFS_MASK
)

	)

23208 
	#PXP_WFB_ARRAY_FLAG12_MASK_H_OFS_MASK
 (0x1F00U)

	)

23209 
	#PXP_WFB_ARRAY_FLAG12_MASK_H_OFS_SHIFT
 (8U)

	)

23210 
	#PXP_WFB_ARRAY_FLAG12_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_H_OFS_MASK
)

	)

23211 
	#PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23212 
	#PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_X_SHIFT
 (16U)

	)

23213 
	#PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_X_MASK
)

	)

23214 
	#PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23215 
	#PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23216 
	#PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_OFFSET_Y_MASK
)

	)

23217 
	#PXP_WFB_ARRAY_FLAG12_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23218 
	#PXP_WFB_ARRAY_FLAG12_MASK_SIGN_X_SHIFT
 (24U)

	)

23219 
	#PXP_WFB_ARRAY_FLAG12_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_SIGN_X_MASK
)

	)

23220 
	#PXP_WFB_ARRAY_FLAG12_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23221 
	#PXP_WFB_ARRAY_FLAG12_MASK_SIGN_Y_SHIFT
 (25U)

	)

23222 
	#PXP_WFB_ARRAY_FLAG12_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_SIGN_Y_MASK
)

	)

23223 
	#PXP_WFB_ARRAY_FLAG12_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23224 
	#PXP_WFB_ARRAY_FLAG12_MASK_BUF_SEL_SHIFT
 (28U)

	)

23225 
	#PXP_WFB_ARRAY_FLAG12_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG12_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG12_MASK_BUF_SEL_MASK
)

	)

23228 
	#PXP_WFB_ARRAY_FLAG13_MASK_L_OFS_MASK
 (0x1FU)

	)

23229 
	#PXP_WFB_ARRAY_FLAG13_MASK_L_OFS_SHIFT
 (0U)

	)

23230 
	#PXP_WFB_ARRAY_FLAG13_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_L_OFS_MASK
)

	)

23231 
	#PXP_WFB_ARRAY_FLAG13_MASK_H_OFS_MASK
 (0x1F00U)

	)

23232 
	#PXP_WFB_ARRAY_FLAG13_MASK_H_OFS_SHIFT
 (8U)

	)

23233 
	#PXP_WFB_ARRAY_FLAG13_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_H_OFS_MASK
)

	)

23234 
	#PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23235 
	#PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_X_SHIFT
 (16U)

	)

23236 
	#PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_X_MASK
)

	)

23237 
	#PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23238 
	#PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23239 
	#PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_OFFSET_Y_MASK
)

	)

23240 
	#PXP_WFB_ARRAY_FLAG13_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23241 
	#PXP_WFB_ARRAY_FLAG13_MASK_SIGN_X_SHIFT
 (24U)

	)

23242 
	#PXP_WFB_ARRAY_FLAG13_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_SIGN_X_MASK
)

	)

23243 
	#PXP_WFB_ARRAY_FLAG13_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23244 
	#PXP_WFB_ARRAY_FLAG13_MASK_SIGN_Y_SHIFT
 (25U)

	)

23245 
	#PXP_WFB_ARRAY_FLAG13_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_SIGN_Y_MASK
)

	)

23246 
	#PXP_WFB_ARRAY_FLAG13_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23247 
	#PXP_WFB_ARRAY_FLAG13_MASK_BUF_SEL_SHIFT
 (28U)

	)

23248 
	#PXP_WFB_ARRAY_FLAG13_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG13_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG13_MASK_BUF_SEL_MASK
)

	)

23251 
	#PXP_WFB_ARRAY_FLAG14_MASK_L_OFS_MASK
 (0x1FU)

	)

23252 
	#PXP_WFB_ARRAY_FLAG14_MASK_L_OFS_SHIFT
 (0U)

	)

23253 
	#PXP_WFB_ARRAY_FLAG14_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_L_OFS_MASK
)

	)

23254 
	#PXP_WFB_ARRAY_FLAG14_MASK_H_OFS_MASK
 (0x1F00U)

	)

23255 
	#PXP_WFB_ARRAY_FLAG14_MASK_H_OFS_SHIFT
 (8U)

	)

23256 
	#PXP_WFB_ARRAY_FLAG14_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_H_OFS_MASK
)

	)

23257 
	#PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23258 
	#PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_X_SHIFT
 (16U)

	)

23259 
	#PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_X_MASK
)

	)

23260 
	#PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23261 
	#PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23262 
	#PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_OFFSET_Y_MASK
)

	)

23263 
	#PXP_WFB_ARRAY_FLAG14_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23264 
	#PXP_WFB_ARRAY_FLAG14_MASK_SIGN_X_SHIFT
 (24U)

	)

23265 
	#PXP_WFB_ARRAY_FLAG14_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_SIGN_X_MASK
)

	)

23266 
	#PXP_WFB_ARRAY_FLAG14_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23267 
	#PXP_WFB_ARRAY_FLAG14_MASK_SIGN_Y_SHIFT
 (25U)

	)

23268 
	#PXP_WFB_ARRAY_FLAG14_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_SIGN_Y_MASK
)

	)

23269 
	#PXP_WFB_ARRAY_FLAG14_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23270 
	#PXP_WFB_ARRAY_FLAG14_MASK_BUF_SEL_SHIFT
 (28U)

	)

23271 
	#PXP_WFB_ARRAY_FLAG14_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG14_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG14_MASK_BUF_SEL_MASK
)

	)

23274 
	#PXP_WFB_ARRAY_FLAG15_MASK_L_OFS_MASK
 (0x1FU)

	)

23275 
	#PXP_WFB_ARRAY_FLAG15_MASK_L_OFS_SHIFT
 (0U)

	)

23276 
	#PXP_WFB_ARRAY_FLAG15_MASK_L_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_L_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_L_OFS_MASK
)

	)

23277 
	#PXP_WFB_ARRAY_FLAG15_MASK_H_OFS_MASK
 (0x1F00U)

	)

23278 
	#PXP_WFB_ARRAY_FLAG15_MASK_H_OFS_SHIFT
 (8U)

	)

23279 
	#PXP_WFB_ARRAY_FLAG15_MASK_H_OFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_H_OFS_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_H_OFS_MASK
)

	)

23280 
	#PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_X_MASK
 (0x30000U)

	)

23281 
	#PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_X_SHIFT
 (16U)

	)

23282 
	#PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_X_MASK
)

	)

23283 
	#PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_Y_MASK
 (0x300000U)

	)

23284 
	#PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_Y_SHIFT
 (20U)

	)

23285 
	#PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_OFFSET_Y_MASK
)

	)

23286 
	#PXP_WFB_ARRAY_FLAG15_MASK_SIGN_X_MASK
 (0x1000000U)

	)

23287 
	#PXP_WFB_ARRAY_FLAG15_MASK_SIGN_X_SHIFT
 (24U)

	)

23288 
	#PXP_WFB_ARRAY_FLAG15_MASK_SIGN_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_SIGN_X_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_SIGN_X_MASK
)

	)

23289 
	#PXP_WFB_ARRAY_FLAG15_MASK_SIGN_Y_MASK
 (0x2000000U)

	)

23290 
	#PXP_WFB_ARRAY_FLAG15_MASK_SIGN_Y_SHIFT
 (25U)

	)

23291 
	#PXP_WFB_ARRAY_FLAG15_MASK_SIGN_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_SIGN_Y_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_SIGN_Y_MASK
)

	)

23292 
	#PXP_WFB_ARRAY_FLAG15_MASK_BUF_SEL_MASK
 (0x30000000U)

	)

23293 
	#PXP_WFB_ARRAY_FLAG15_MASK_BUF_SEL_SHIFT
 (28U)

	)

23294 
	#PXP_WFB_ARRAY_FLAG15_MASK_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_FLAG15_MASK_BUF_SEL_SHIFT
)Ë& 
PXP_WFB_ARRAY_FLAG15_MASK_BUF_SEL_MASK
)

	)

23297 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE0_MASK
 (0xFFU)

	)

23298 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE0_SHIFT
 (0U)

	)

23299 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG0_SW_PIXLE0_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG0_SW_PIXLE0_MASK
)

	)

23300 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE1_MASK
 (0xFF00U)

	)

23301 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE1_SHIFT
 (8U)

	)

23302 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG0_SW_PIXLE1_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG0_SW_PIXLE1_MASK
)

	)

23303 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE2_MASK
 (0xFF0000U)

	)

23304 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE2_SHIFT
 (16U)

	)

23305 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG0_SW_PIXLE2_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG0_SW_PIXLE2_MASK
)

	)

23306 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE3_MASK
 (0xFF000000U)

	)

23307 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE3_SHIFT
 (24U)

	)

23308 
	#PXP_WFB_ARRAY_REG0_SW_PIXLE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG0_SW_PIXLE3_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG0_SW_PIXLE3_MASK
)

	)

23311 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE4_MASK
 (0xFFU)

	)

23312 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE4_SHIFT
 (0U)

	)

23313 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG1_SW_PIXLE4_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG1_SW_PIXLE4_MASK
)

	)

23314 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE5_MASK
 (0xFF00U)

	)

23315 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE5_SHIFT
 (8U)

	)

23316 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG1_SW_PIXLE5_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG1_SW_PIXLE5_MASK
)

	)

23317 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE6_MASK
 (0xFF0000U)

	)

23318 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE6_SHIFT
 (16U)

	)

23319 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG1_SW_PIXLE6_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG1_SW_PIXLE6_MASK
)

	)

23320 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE7_MASK
 (0xFF000000U)

	)

23321 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE7_SHIFT
 (24U)

	)

23322 
	#PXP_WFB_ARRAY_REG1_SW_PIXLE7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG1_SW_PIXLE7_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG1_SW_PIXLE7_MASK
)

	)

23325 
	#PXP_WFB_ARRAY_REG2_SW_FLAG0_MASK
 (0x1U)

	)

23326 
	#PXP_WFB_ARRAY_REG2_SW_FLAG0_SHIFT
 (0U)

	)

23327 
	#PXP_WFB_ARRAY_REG2_SW_FLAG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG0_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG0_MASK
)

	)

23328 
	#PXP_WFB_ARRAY_REG2_SW_FLAG1_MASK
 (0x2U)

	)

23329 
	#PXP_WFB_ARRAY_REG2_SW_FLAG1_SHIFT
 (1U)

	)

23330 
	#PXP_WFB_ARRAY_REG2_SW_FLAG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG1_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG1_MASK
)

	)

23331 
	#PXP_WFB_ARRAY_REG2_SW_FLAG2_MASK
 (0x4U)

	)

23332 
	#PXP_WFB_ARRAY_REG2_SW_FLAG2_SHIFT
 (2U)

	)

23333 
	#PXP_WFB_ARRAY_REG2_SW_FLAG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG2_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG2_MASK
)

	)

23334 
	#PXP_WFB_ARRAY_REG2_SW_FLAG3_MASK
 (0x8U)

	)

23335 
	#PXP_WFB_ARRAY_REG2_SW_FLAG3_SHIFT
 (3U)

	)

23336 
	#PXP_WFB_ARRAY_REG2_SW_FLAG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG3_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG3_MASK
)

	)

23337 
	#PXP_WFB_ARRAY_REG2_SW_FLAG4_MASK
 (0x10U)

	)

23338 
	#PXP_WFB_ARRAY_REG2_SW_FLAG4_SHIFT
 (4U)

	)

23339 
	#PXP_WFB_ARRAY_REG2_SW_FLAG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG4_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG4_MASK
)

	)

23340 
	#PXP_WFB_ARRAY_REG2_SW_FLAG5_MASK
 (0x20U)

	)

23341 
	#PXP_WFB_ARRAY_REG2_SW_FLAG5_SHIFT
 (5U)

	)

23342 
	#PXP_WFB_ARRAY_REG2_SW_FLAG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG5_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG5_MASK
)

	)

23343 
	#PXP_WFB_ARRAY_REG2_SW_FLAG6_MASK
 (0x40U)

	)

23344 
	#PXP_WFB_ARRAY_REG2_SW_FLAG6_SHIFT
 (6U)

	)

23345 
	#PXP_WFB_ARRAY_REG2_SW_FLAG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG6_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG6_MASK
)

	)

23346 
	#PXP_WFB_ARRAY_REG2_SW_FLAG7_MASK
 (0x80U)

	)

23347 
	#PXP_WFB_ARRAY_REG2_SW_FLAG7_SHIFT
 (7U)

	)

23348 
	#PXP_WFB_ARRAY_REG2_SW_FLAG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG7_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG7_MASK
)

	)

23349 
	#PXP_WFB_ARRAY_REG2_SW_FLAG8_MASK
 (0x100U)

	)

23350 
	#PXP_WFB_ARRAY_REG2_SW_FLAG8_SHIFT
 (8U)

	)

23351 
	#PXP_WFB_ARRAY_REG2_SW_FLAG8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG8_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG8_MASK
)

	)

23352 
	#PXP_WFB_ARRAY_REG2_SW_FLAG9_MASK
 (0x200U)

	)

23353 
	#PXP_WFB_ARRAY_REG2_SW_FLAG9_SHIFT
 (9U)

	)

23354 
	#PXP_WFB_ARRAY_REG2_SW_FLAG9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG9_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG9_MASK
)

	)

23355 
	#PXP_WFB_ARRAY_REG2_SW_FLAG10_MASK
 (0x400U)

	)

23356 
	#PXP_WFB_ARRAY_REG2_SW_FLAG10_SHIFT
 (10U)

	)

23357 
	#PXP_WFB_ARRAY_REG2_SW_FLAG10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG10_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG10_MASK
)

	)

23358 
	#PXP_WFB_ARRAY_REG2_SW_FLAG11_MASK
 (0x800U)

	)

23359 
	#PXP_WFB_ARRAY_REG2_SW_FLAG11_SHIFT
 (11U)

	)

23360 
	#PXP_WFB_ARRAY_REG2_SW_FLAG11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG11_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG11_MASK
)

	)

23361 
	#PXP_WFB_ARRAY_REG2_SW_FLAG12_MASK
 (0x1000U)

	)

23362 
	#PXP_WFB_ARRAY_REG2_SW_FLAG12_SHIFT
 (12U)

	)

23363 
	#PXP_WFB_ARRAY_REG2_SW_FLAG12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG12_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG12_MASK
)

	)

23364 
	#PXP_WFB_ARRAY_REG2_SW_FLAG13_MASK
 (0x2000U)

	)

23365 
	#PXP_WFB_ARRAY_REG2_SW_FLAG13_SHIFT
 (13U)

	)

23366 
	#PXP_WFB_ARRAY_REG2_SW_FLAG13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG13_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG13_MASK
)

	)

23367 
	#PXP_WFB_ARRAY_REG2_SW_FLAG14_MASK
 (0x4000U)

	)

23368 
	#PXP_WFB_ARRAY_REG2_SW_FLAG14_SHIFT
 (14U)

	)

23369 
	#PXP_WFB_ARRAY_REG2_SW_FLAG14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG14_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG14_MASK
)

	)

23370 
	#PXP_WFB_ARRAY_REG2_SW_FLAG15_MASK
 (0x8000U)

	)

23371 
	#PXP_WFB_ARRAY_REG2_SW_FLAG15_SHIFT
 (15U)

	)

23372 
	#PXP_WFB_ARRAY_REG2_SW_FLAG15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFB_ARRAY_REG2_SW_FLAG15_SHIFT
)Ë& 
PXP_WFB_ARRAY_REG2_SW_FLAG15_MASK
)

	)

23375 
	#PXP_WFE_B_STORE_CTRL_CH0_CH_EN_MASK
 (0x1U)

	)

23376 
	#PXP_WFE_B_STORE_CTRL_CH0_CH_EN_SHIFT
 (0U)

	)

23377 
	#PXP_WFE_B_STORE_CTRL_CH0_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CH_EN_MASK
)

	)

23378 
	#PXP_WFE_B_STORE_CTRL_CH0_BLOCK_EN_MASK
 (0x2U)

	)

23379 
	#PXP_WFE_B_STORE_CTRL_CH0_BLOCK_EN_SHIFT
 (1U)

	)

23380 
	#PXP_WFE_B_STORE_CTRL_CH0_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_BLOCK_EN_MASK
)

	)

23381 
	#PXP_WFE_B_STORE_CTRL_CH0_BLOCK_16_MASK
 (0x4U)

	)

23382 
	#PXP_WFE_B_STORE_CTRL_CH0_BLOCK_16_SHIFT
 (2U)

	)

23383 
	#PXP_WFE_B_STORE_CTRL_CH0_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_BLOCK_16_MASK
)

	)

23384 
	#PXP_WFE_B_STORE_CTRL_CH0_HANDSHAKE_EN_MASK
 (0x8U)

	)

23385 
	#PXP_WFE_B_STORE_CTRL_CH0_HANDSHAKE_EN_SHIFT
 (3U)

	)

23386 
	#PXP_WFE_B_STORE_CTRL_CH0_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_HANDSHAKE_EN_MASK
)

	)

23387 
	#PXP_WFE_B_STORE_CTRL_CH0_ARRAY_EN_MASK
 (0x10U)

	)

23388 
	#PXP_WFE_B_STORE_CTRL_CH0_ARRAY_EN_SHIFT
 (4U)

	)

23389 
	#PXP_WFE_B_STORE_CTRL_CH0_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_ARRAY_EN_MASK
)

	)

23390 
	#PXP_WFE_B_STORE_CTRL_CH0_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23391 
	#PXP_WFE_B_STORE_CTRL_CH0_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23392 
	#PXP_WFE_B_STORE_CTRL_CH0_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_ARRAY_LINE_NUM_MASK
)

	)

23393 
	#PXP_WFE_B_STORE_CTRL_CH0_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23394 
	#PXP_WFE_B_STORE_CTRL_CH0_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23395 
	#PXP_WFE_B_STORE_CTRL_CH0_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_STORE_BYPASS_EN_MASK
)

	)

23396 
	#PXP_WFE_B_STORE_CTRL_CH0_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23397 
	#PXP_WFE_B_STORE_CTRL_CH0_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23398 
	#PXP_WFE_B_STORE_CTRL_CH0_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_STORE_MEMORY_EN_MASK
)

	)

23399 
	#PXP_WFE_B_STORE_CTRL_CH0_PACK_IN_SEL_MASK
 (0x400U)

	)

23400 
	#PXP_WFE_B_STORE_CTRL_CH0_PACK_IN_SEL_SHIFT
 (10U)

	)

23401 
	#PXP_WFE_B_STORE_CTRL_CH0_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_PACK_IN_SEL_MASK
)

	)

23402 
	#PXP_WFE_B_STORE_CTRL_CH0_FILL_DATA_EN_MASK
 (0x800U)

	)

23403 
	#PXP_WFE_B_STORE_CTRL_CH0_FILL_DATA_EN_SHIFT
 (11U)

	)

23404 
	#PXP_WFE_B_STORE_CTRL_CH0_FILL_DATA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_FILL_DATA_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_FILL_DATA_EN_MASK
)

	)

23405 
	#PXP_WFE_B_STORE_CTRL_CH0_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23406 
	#PXP_WFE_B_STORE_CTRL_CH0_WR_NUM_BYTES_SHIFT
 (16U)

	)

23407 
	#PXP_WFE_B_STORE_CTRL_CH0_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_WR_NUM_BYTES_MASK
)

	)

23408 
	#PXP_WFE_B_STORE_CTRL_CH0_COMBINE_2CHANNEL_MASK
 (0x1000000U)

	)

23409 
	#PXP_WFE_B_STORE_CTRL_CH0_COMBINE_2CHANNEL_SHIFT
 (24U)

	)

23410 
	#PXP_WFE_B_STORE_CTRL_CH0_COMBINE_2CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_COMBINE_2CHANNEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_COMBINE_2CHANNEL_MASK
)

	)

23411 
	#PXP_WFE_B_STORE_CTRL_CH0_ARBIT_EN_MASK
 (0x80000000U)

	)

23412 
	#PXP_WFE_B_STORE_CTRL_CH0_ARBIT_EN_SHIFT
 (31U)

	)

23413 
	#PXP_WFE_B_STORE_CTRL_CH0_ARBIT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_ARBIT_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_ARBIT_EN_MASK
)

	)

23416 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_CH_EN_MASK
 (0x1U)

	)

23417 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_CH_EN_SHIFT
 (0U)

	)

23418 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_CH_EN_MASK
)

	)

23419 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_EN_MASK
 (0x2U)

	)

23420 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_EN_SHIFT
 (1U)

	)

23421 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_EN_MASK
)

	)

23422 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_16_MASK
 (0x4U)

	)

23423 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_16_SHIFT
 (2U)

	)

23424 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_BLOCK_16_MASK
)

	)

23425 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_HANDSHAKE_EN_MASK
 (0x8U)

	)

23426 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_HANDSHAKE_EN_SHIFT
 (3U)

	)

23427 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_HANDSHAKE_EN_MASK
)

	)

23428 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_EN_MASK
 (0x10U)

	)

23429 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_EN_SHIFT
 (4U)

	)

23430 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_EN_MASK
)

	)

23431 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23432 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23433 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_ARRAY_LINE_NUM_MASK
)

	)

23434 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23435 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23436 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_BYPASS_EN_MASK
)

	)

23437 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23438 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23439 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_STORE_MEMORY_EN_MASK
)

	)

23440 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_PACK_IN_SEL_MASK
 (0x400U)

	)

23441 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_PACK_IN_SEL_SHIFT
 (10U)

	)

23442 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_PACK_IN_SEL_MASK
)

	)

23443 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_FILL_DATA_EN_MASK
 (0x800U)

	)

23444 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_FILL_DATA_EN_SHIFT
 (11U)

	)

23445 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_FILL_DATA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_FILL_DATA_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_FILL_DATA_EN_MASK
)

	)

23446 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23447 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_WR_NUM_BYTES_SHIFT
 (16U)

	)

23448 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_WR_NUM_BYTES_MASK
)

	)

23449 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_COMBINE_2CHANNEL_MASK
 (0x1000000U)

	)

23450 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_COMBINE_2CHANNEL_SHIFT
 (24U)

	)

23451 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_COMBINE_2CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_COMBINE_2CHANNEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_COMBINE_2CHANNEL_MASK
)

	)

23452 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARBIT_EN_MASK
 (0x80000000U)

	)

23453 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARBIT_EN_SHIFT
 (31U)

	)

23454 
	#PXP_WFE_B_STORE_CTRL_CH0_SET_ARBIT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_SET_ARBIT_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_SET_ARBIT_EN_MASK
)

	)

23457 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_CH_EN_MASK
 (0x1U)

	)

23458 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_CH_EN_SHIFT
 (0U)

	)

23459 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_CH_EN_MASK
)

	)

23460 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_EN_MASK
 (0x2U)

	)

23461 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_EN_SHIFT
 (1U)

	)

23462 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_EN_MASK
)

	)

23463 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_16_MASK
 (0x4U)

	)

23464 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_16_SHIFT
 (2U)

	)

23465 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_BLOCK_16_MASK
)

	)

23466 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_HANDSHAKE_EN_MASK
 (0x8U)

	)

23467 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_HANDSHAKE_EN_SHIFT
 (3U)

	)

23468 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_HANDSHAKE_EN_MASK
)

	)

23469 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_EN_MASK
 (0x10U)

	)

23470 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_EN_SHIFT
 (4U)

	)

23471 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_EN_MASK
)

	)

23472 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23473 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23474 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_ARRAY_LINE_NUM_MASK
)

	)

23475 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23476 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23477 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_BYPASS_EN_MASK
)

	)

23478 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23479 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23480 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_STORE_MEMORY_EN_MASK
)

	)

23481 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_PACK_IN_SEL_MASK
 (0x400U)

	)

23482 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_PACK_IN_SEL_SHIFT
 (10U)

	)

23483 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_PACK_IN_SEL_MASK
)

	)

23484 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_FILL_DATA_EN_MASK
 (0x800U)

	)

23485 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_FILL_DATA_EN_SHIFT
 (11U)

	)

23486 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_FILL_DATA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_FILL_DATA_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_FILL_DATA_EN_MASK
)

	)

23487 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23488 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_WR_NUM_BYTES_SHIFT
 (16U)

	)

23489 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_WR_NUM_BYTES_MASK
)

	)

23490 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_COMBINE_2CHANNEL_MASK
 (0x1000000U)

	)

23491 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_COMBINE_2CHANNEL_SHIFT
 (24U)

	)

23492 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_COMBINE_2CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_COMBINE_2CHANNEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_COMBINE_2CHANNEL_MASK
)

	)

23493 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARBIT_EN_MASK
 (0x80000000U)

	)

23494 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARBIT_EN_SHIFT
 (31U)

	)

23495 
	#PXP_WFE_B_STORE_CTRL_CH0_CLR_ARBIT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_CLR_ARBIT_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_CLR_ARBIT_EN_MASK
)

	)

23498 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_CH_EN_MASK
 (0x1U)

	)

23499 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_CH_EN_SHIFT
 (0U)

	)

23500 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_CH_EN_MASK
)

	)

23501 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_EN_MASK
 (0x2U)

	)

23502 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_EN_SHIFT
 (1U)

	)

23503 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_EN_MASK
)

	)

23504 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_16_MASK
 (0x4U)

	)

23505 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_16_SHIFT
 (2U)

	)

23506 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_BLOCK_16_MASK
)

	)

23507 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_HANDSHAKE_EN_MASK
 (0x8U)

	)

23508 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_HANDSHAKE_EN_SHIFT
 (3U)

	)

23509 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_HANDSHAKE_EN_MASK
)

	)

23510 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_EN_MASK
 (0x10U)

	)

23511 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_EN_SHIFT
 (4U)

	)

23512 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_EN_MASK
)

	)

23513 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23514 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23515 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_ARRAY_LINE_NUM_MASK
)

	)

23516 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23517 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23518 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_BYPASS_EN_MASK
)

	)

23519 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23520 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23521 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_STORE_MEMORY_EN_MASK
)

	)

23522 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_PACK_IN_SEL_MASK
 (0x400U)

	)

23523 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_PACK_IN_SEL_SHIFT
 (10U)

	)

23524 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_PACK_IN_SEL_MASK
)

	)

23525 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_FILL_DATA_EN_MASK
 (0x800U)

	)

23526 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_FILL_DATA_EN_SHIFT
 (11U)

	)

23527 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_FILL_DATA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_FILL_DATA_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_FILL_DATA_EN_MASK
)

	)

23528 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23529 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_WR_NUM_BYTES_SHIFT
 (16U)

	)

23530 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_WR_NUM_BYTES_MASK
)

	)

23531 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_COMBINE_2CHANNEL_MASK
 (0x1000000U)

	)

23532 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_COMBINE_2CHANNEL_SHIFT
 (24U)

	)

23533 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_COMBINE_2CHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_COMBINE_2CHANNEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_COMBINE_2CHANNEL_MASK
)

	)

23534 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARBIT_EN_MASK
 (0x80000000U)

	)

23535 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARBIT_EN_SHIFT
 (31U)

	)

23536 
	#PXP_WFE_B_STORE_CTRL_CH0_TOG_ARBIT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH0_TOG_ARBIT_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH0_TOG_ARBIT_EN_MASK
)

	)

23539 
	#PXP_WFE_B_STORE_CTRL_CH1_CH_EN_MASK
 (0x1U)

	)

23540 
	#PXP_WFE_B_STORE_CTRL_CH1_CH_EN_SHIFT
 (0U)

	)

23541 
	#PXP_WFE_B_STORE_CTRL_CH1_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CH_EN_MASK
)

	)

23542 
	#PXP_WFE_B_STORE_CTRL_CH1_BLOCK_EN_MASK
 (0x2U)

	)

23543 
	#PXP_WFE_B_STORE_CTRL_CH1_BLOCK_EN_SHIFT
 (1U)

	)

23544 
	#PXP_WFE_B_STORE_CTRL_CH1_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_BLOCK_EN_MASK
)

	)

23545 
	#PXP_WFE_B_STORE_CTRL_CH1_BLOCK_16_MASK
 (0x4U)

	)

23546 
	#PXP_WFE_B_STORE_CTRL_CH1_BLOCK_16_SHIFT
 (2U)

	)

23547 
	#PXP_WFE_B_STORE_CTRL_CH1_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_BLOCK_16_MASK
)

	)

23548 
	#PXP_WFE_B_STORE_CTRL_CH1_HANDSHAKE_EN_MASK
 (0x8U)

	)

23549 
	#PXP_WFE_B_STORE_CTRL_CH1_HANDSHAKE_EN_SHIFT
 (3U)

	)

23550 
	#PXP_WFE_B_STORE_CTRL_CH1_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_HANDSHAKE_EN_MASK
)

	)

23551 
	#PXP_WFE_B_STORE_CTRL_CH1_ARRAY_EN_MASK
 (0x10U)

	)

23552 
	#PXP_WFE_B_STORE_CTRL_CH1_ARRAY_EN_SHIFT
 (4U)

	)

23553 
	#PXP_WFE_B_STORE_CTRL_CH1_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_ARRAY_EN_MASK
)

	)

23554 
	#PXP_WFE_B_STORE_CTRL_CH1_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23555 
	#PXP_WFE_B_STORE_CTRL_CH1_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23556 
	#PXP_WFE_B_STORE_CTRL_CH1_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_ARRAY_LINE_NUM_MASK
)

	)

23557 
	#PXP_WFE_B_STORE_CTRL_CH1_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23558 
	#PXP_WFE_B_STORE_CTRL_CH1_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23559 
	#PXP_WFE_B_STORE_CTRL_CH1_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_STORE_BYPASS_EN_MASK
)

	)

23560 
	#PXP_WFE_B_STORE_CTRL_CH1_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23561 
	#PXP_WFE_B_STORE_CTRL_CH1_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23562 
	#PXP_WFE_B_STORE_CTRL_CH1_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_STORE_MEMORY_EN_MASK
)

	)

23563 
	#PXP_WFE_B_STORE_CTRL_CH1_PACK_IN_SEL_MASK
 (0x400U)

	)

23564 
	#PXP_WFE_B_STORE_CTRL_CH1_PACK_IN_SEL_SHIFT
 (10U)

	)

23565 
	#PXP_WFE_B_STORE_CTRL_CH1_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_PACK_IN_SEL_MASK
)

	)

23566 
	#PXP_WFE_B_STORE_CTRL_CH1_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23567 
	#PXP_WFE_B_STORE_CTRL_CH1_WR_NUM_BYTES_SHIFT
 (16U)

	)

23568 
	#PXP_WFE_B_STORE_CTRL_CH1_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_WR_NUM_BYTES_MASK
)

	)

23571 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_CH_EN_MASK
 (0x1U)

	)

23572 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_CH_EN_SHIFT
 (0U)

	)

23573 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_CH_EN_MASK
)

	)

23574 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_EN_MASK
 (0x2U)

	)

23575 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_EN_SHIFT
 (1U)

	)

23576 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_EN_MASK
)

	)

23577 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_16_MASK
 (0x4U)

	)

23578 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_16_SHIFT
 (2U)

	)

23579 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_BLOCK_16_MASK
)

	)

23580 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_HANDSHAKE_EN_MASK
 (0x8U)

	)

23581 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_HANDSHAKE_EN_SHIFT
 (3U)

	)

23582 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_HANDSHAKE_EN_MASK
)

	)

23583 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_EN_MASK
 (0x10U)

	)

23584 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_EN_SHIFT
 (4U)

	)

23585 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_EN_MASK
)

	)

23586 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23587 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23588 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_ARRAY_LINE_NUM_MASK
)

	)

23589 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23590 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23591 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_BYPASS_EN_MASK
)

	)

23592 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23593 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23594 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_STORE_MEMORY_EN_MASK
)

	)

23595 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_PACK_IN_SEL_MASK
 (0x400U)

	)

23596 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_PACK_IN_SEL_SHIFT
 (10U)

	)

23597 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_PACK_IN_SEL_MASK
)

	)

23598 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23599 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_WR_NUM_BYTES_SHIFT
 (16U)

	)

23600 
	#PXP_WFE_B_STORE_CTRL_CH1_SET_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_SET_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_SET_WR_NUM_BYTES_MASK
)

	)

23603 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_CH_EN_MASK
 (0x1U)

	)

23604 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_CH_EN_SHIFT
 (0U)

	)

23605 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_CH_EN_MASK
)

	)

23606 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_EN_MASK
 (0x2U)

	)

23607 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_EN_SHIFT
 (1U)

	)

23608 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_EN_MASK
)

	)

23609 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_16_MASK
 (0x4U)

	)

23610 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_16_SHIFT
 (2U)

	)

23611 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_BLOCK_16_MASK
)

	)

23612 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_HANDSHAKE_EN_MASK
 (0x8U)

	)

23613 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_HANDSHAKE_EN_SHIFT
 (3U)

	)

23614 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_HANDSHAKE_EN_MASK
)

	)

23615 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_EN_MASK
 (0x10U)

	)

23616 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_EN_SHIFT
 (4U)

	)

23617 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_EN_MASK
)

	)

23618 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23619 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23620 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_ARRAY_LINE_NUM_MASK
)

	)

23621 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23622 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23623 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_BYPASS_EN_MASK
)

	)

23624 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23625 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23626 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_STORE_MEMORY_EN_MASK
)

	)

23627 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_PACK_IN_SEL_MASK
 (0x400U)

	)

23628 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_PACK_IN_SEL_SHIFT
 (10U)

	)

23629 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_PACK_IN_SEL_MASK
)

	)

23630 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23631 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_WR_NUM_BYTES_SHIFT
 (16U)

	)

23632 
	#PXP_WFE_B_STORE_CTRL_CH1_CLR_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_CLR_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_CLR_WR_NUM_BYTES_MASK
)

	)

23635 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_CH_EN_MASK
 (0x1U)

	)

23636 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_CH_EN_SHIFT
 (0U)

	)

23637 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_CH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_CH_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_CH_EN_MASK
)

	)

23638 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_EN_MASK
 (0x2U)

	)

23639 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_EN_SHIFT
 (1U)

	)

23640 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_EN_MASK
)

	)

23641 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_16_MASK
 (0x4U)

	)

23642 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_16_SHIFT
 (2U)

	)

23643 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_16_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_BLOCK_16_MASK
)

	)

23644 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_HANDSHAKE_EN_MASK
 (0x8U)

	)

23645 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_HANDSHAKE_EN_SHIFT
 (3U)

	)

23646 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_HANDSHAKE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_HANDSHAKE_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_HANDSHAKE_EN_MASK
)

	)

23647 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_EN_MASK
 (0x10U)

	)

23648 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_EN_SHIFT
 (4U)

	)

23649 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_EN_MASK
)

	)

23650 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_LINE_NUM_MASK
 (0x60U)

	)

23651 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_LINE_NUM_SHIFT
 (5U)

	)

23652 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_LINE_NUM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_LINE_NUM_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_ARRAY_LINE_NUM_MASK
)

	)

23653 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_BYPASS_EN_MASK
 (0x100U)

	)

23654 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_BYPASS_EN_SHIFT
 (8U)

	)

23655 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_BYPASS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_BYPASS_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_BYPASS_EN_MASK
)

	)

23656 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_MEMORY_EN_MASK
 (0x200U)

	)

23657 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_MEMORY_EN_SHIFT
 (9U)

	)

23658 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_MEMORY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_MEMORY_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_STORE_MEMORY_EN_MASK
)

	)

23659 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_PACK_IN_SEL_MASK
 (0x400U)

	)

23660 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_PACK_IN_SEL_SHIFT
 (10U)

	)

23661 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_PACK_IN_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_PACK_IN_SEL_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_PACK_IN_SEL_MASK
)

	)

23662 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_WR_NUM_BYTES_MASK
 (0x30000U)

	)

23663 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_WR_NUM_BYTES_SHIFT
 (16U)

	)

23664 
	#PXP_WFE_B_STORE_CTRL_CH1_TOG_WR_NUM_BYTES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_CTRL_CH1_TOG_WR_NUM_BYTES_SHIFT
)Ë& 
PXP_WFE_B_STORE_CTRL_CH1_TOG_WR_NUM_BYTES_MASK
)

	)

23667 
	#PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_X_MASK
 (0xFFFFU)

	)

23668 
	#PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_X_SHIFT
 (0U)

	)

23669 
	#PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_X_SHIFT
)Ë& 
PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_X_MASK
)

	)

23670 
	#PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_Y_MASK
 (0xFFFF0000U)

	)

23671 
	#PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_Y_SHIFT
 (16U)

	)

23672 
	#PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_Y_SHIFT
)Ë& 
PXP_WFE_B_STORE_STATUS_CH0_STORE_BLOCK_Y_MASK
)

	)

23675 
	#PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_X_MASK
 (0xFFFFU)

	)

23676 
	#PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_X_SHIFT
 (0U)

	)

23677 
	#PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_X
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_X_SHIFT
)Ë& 
PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_X_MASK
)

	)

23678 
	#PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_Y_MASK
 (0xFFFF0000U)

	)

23679 
	#PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_Y_SHIFT
 (16U)

	)

23680 
	#PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_Y
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_Y_SHIFT
)Ë& 
PXP_WFE_B_STORE_STATUS_CH1_STORE_BLOCK_Y_MASK
)

	)

23683 
	#PXP_WFE_B_STORE_SIZE_CH0_OUT_WIDTH_MASK
 (0xFFFFU)

	)

23684 
	#PXP_WFE_B_STORE_SIZE_CH0_OUT_WIDTH_SHIFT
 (0U)

	)

23685 
	#PXP_WFE_B_STORE_SIZE_CH0_OUT_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SIZE_CH0_OUT_WIDTH_SHIFT
)Ë& 
PXP_WFE_B_STORE_SIZE_CH0_OUT_WIDTH_MASK
)

	)

23686 
	#PXP_WFE_B_STORE_SIZE_CH0_OUT_HEIGHT_MASK
 (0xFFFF0000U)

	)

23687 
	#PXP_WFE_B_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT
 (16U)

	)

23688 
	#PXP_WFE_B_STORE_SIZE_CH0_OUT_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SIZE_CH0_OUT_HEIGHT_SHIFT
)Ë& 
PXP_WFE_B_STORE_SIZE_CH0_OUT_HEIGHT_MASK
)

	)

23691 
	#PXP_WFE_B_STORE_SIZE_CH1_OUT_WIDTH_MASK
 (0xFFFFU)

	)

23692 
	#PXP_WFE_B_STORE_SIZE_CH1_OUT_WIDTH_SHIFT
 (0U)

	)

23693 
	#PXP_WFE_B_STORE_SIZE_CH1_OUT_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SIZE_CH1_OUT_WIDTH_SHIFT
)Ë& 
PXP_WFE_B_STORE_SIZE_CH1_OUT_WIDTH_MASK
)

	)

23694 
	#PXP_WFE_B_STORE_SIZE_CH1_OUT_HEIGHT_MASK
 (0xFFFF0000U)

	)

23695 
	#PXP_WFE_B_STORE_SIZE_CH1_OUT_HEIGHT_SHIFT
 (16U)

	)

23696 
	#PXP_WFE_B_STORE_SIZE_CH1_OUT_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SIZE_CH1_OUT_HEIGHT_SHIFT
)Ë& 
PXP_WFE_B_STORE_SIZE_CH1_OUT_HEIGHT_MASK
)

	)

23699 
	#PXP_WFE_B_STORE_PITCH_CH0_OUT_PITCH_MASK
 (0xFFFFU)

	)

23700 
	#PXP_WFE_B_STORE_PITCH_CH0_OUT_PITCH_SHIFT
 (0U)

	)

23701 
	#PXP_WFE_B_STORE_PITCH_CH0_OUT_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_PITCH_CH0_OUT_PITCH_SHIFT
)Ë& 
PXP_WFE_B_STORE_PITCH_CH0_OUT_PITCH_MASK
)

	)

23702 
	#PXP_WFE_B_STORE_PITCH_CH1_OUT_PITCH_MASK
 (0xFFFF0000U)

	)

23703 
	#PXP_WFE_B_STORE_PITCH_CH1_OUT_PITCH_SHIFT
 (16U)

	)

23704 
	#PXP_WFE_B_STORE_PITCH_CH1_OUT_PITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_PITCH_CH1_OUT_PITCH_SHIFT
)Ë& 
PXP_WFE_B_STORE_PITCH_CH1_OUT_PITCH_MASK
)

	)

23707 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23708 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23709 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUTPUT_ACTIVE_BPP_MASK
)

	)

23710 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23711 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23712 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_1P_EN_MASK
)

	)

23713 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23714 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23715 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_OUT_YUV422_2P_EN_MASK
)

	)

23716 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK
 (0x80U)

	)

23717 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT
 (7U)

	)

23718 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SHIFT_BYPASS_MASK
)

	)

23721 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23722 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23723 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUTPUT_ACTIVE_BPP_MASK
)

	)

23724 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23725 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23726 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_1P_EN_MASK
)

	)

23727 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23728 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23729 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_OUT_YUV422_2P_EN_MASK
)

	)

23730 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_SHIFT_BYPASS_MASK
 (0x80U)

	)

23731 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_SHIFT_BYPASS_SHIFT
 (7U)

	)

23732 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_SHIFT_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_SHIFT_BYPASS_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_SET_SHIFT_BYPASS_MASK
)

	)

23735 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23736 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23737 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUTPUT_ACTIVE_BPP_MASK
)

	)

23738 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23739 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23740 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_1P_EN_MASK
)

	)

23741 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23742 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23743 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_OUT_YUV422_2P_EN_MASK
)

	)

23744 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_SHIFT_BYPASS_MASK
 (0x80U)

	)

23745 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_SHIFT_BYPASS_SHIFT
 (7U)

	)

23746 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_SHIFT_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_SHIFT_BYPASS_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_CLR_SHIFT_BYPASS_MASK
)

	)

23749 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23750 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23751 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUTPUT_ACTIVE_BPP_MASK
)

	)

23752 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23753 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23754 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_1P_EN_MASK
)

	)

23755 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23756 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23757 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_OUT_YUV422_2P_EN_MASK
)

	)

23758 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_SHIFT_BYPASS_MASK
 (0x80U)

	)

23759 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_SHIFT_BYPASS_SHIFT
 (7U)

	)

23760 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_SHIFT_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_SHIFT_BYPASS_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH0_TOG_SHIFT_BYPASS_MASK
)

	)

23763 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23764 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23765 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUTPUT_ACTIVE_BPP_MASK
)

	)

23766 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23767 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23768 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_1P_EN_MASK
)

	)

23769 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23770 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23771 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_OUT_YUV422_2P_EN_MASK
)

	)

23774 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23775 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23776 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUTPUT_ACTIVE_BPP_MASK
)

	)

23777 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23778 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23779 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_1P_EN_MASK
)

	)

23780 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23781 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23782 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_SET_OUT_YUV422_2P_EN_MASK
)

	)

23785 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23786 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23787 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUTPUT_ACTIVE_BPP_MASK
)

	)

23788 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23789 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23790 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_1P_EN_MASK
)

	)

23791 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23792 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23793 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_CLR_OUT_YUV422_2P_EN_MASK
)

	)

23796 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUTPUT_ACTIVE_BPP_MASK
 (0xCU)

	)

23797 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUTPUT_ACTIVE_BPP_SHIFT
 (2U)

	)

23798 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUTPUT_ACTIVE_BPP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUTPUT_ACTIVE_BPP_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUTPUT_ACTIVE_BPP_MASK
)

	)

23799 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_1P_EN_MASK
 (0x10U)

	)

23800 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_1P_EN_SHIFT
 (4U)

	)

23801 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_1P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_1P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_1P_EN_MASK
)

	)

23802 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_2P_EN_MASK
 (0x20U)

	)

23803 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_2P_EN_SHIFT
 (5U)

	)

23804 
	#PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_2P_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_2P_EN_SHIFT
)Ë& 
PXP_WFE_B_STORE_SHIFT_CTRL_CH1_TOG_OUT_YUV422_2P_EN_MASK
)

	)

23807 
	#PXP_WFE_B_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_MASK
 (0xFFFFFFFFU)

	)

23808 
	#PXP_WFE_B_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_SHIFT
 (0U)

	)

23809 
	#PXP_WFE_B_STORE_ADDR_0_CH0_OUT_BASE_ADDR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_SHIFT
)Ë& 
PXP_WFE_B_STORE_ADDR_0_CH0_OUT_BASE_ADDR0_MASK
)

	)

23812 
	#PXP_WFE_B_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_MASK
 (0xFFFFFFFFU)

	)

23813 
	#PXP_WFE_B_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_SHIFT
 (0U)

	)

23814 
	#PXP_WFE_B_STORE_ADDR_1_CH0_OUT_BASE_ADDR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_SHIFT
)Ë& 
PXP_WFE_B_STORE_ADDR_1_CH0_OUT_BASE_ADDR1_MASK
)

	)

23817 
	#PXP_WFE_B_STORE_FILL_DATA_CH0_FILL_DATA_CH0_MASK
 (0xFFFFFFFFU)

	)

23818 
	#PXP_WFE_B_STORE_FILL_DATA_CH0_FILL_DATA_CH0_SHIFT
 (0U)

	)

23819 
	#PXP_WFE_B_STORE_FILL_DATA_CH0_FILL_DATA_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_FILL_DATA_CH0_FILL_DATA_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_FILL_DATA_CH0_FILL_DATA_CH0_MASK
)

	)

23822 
	#PXP_WFE_B_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_MASK
 (0xFFFFFFFFU)

	)

23823 
	#PXP_WFE_B_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_SHIFT
 (0U)

	)

23824 
	#PXP_WFE_B_STORE_ADDR_0_CH1_OUT_BASE_ADDR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_SHIFT
)Ë& 
PXP_WFE_B_STORE_ADDR_0_CH1_OUT_BASE_ADDR0_MASK
)

	)

23827 
	#PXP_WFE_B_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_MASK
 (0xFFFFFFFFU)

	)

23828 
	#PXP_WFE_B_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_SHIFT
 (0U)

	)

23829 
	#PXP_WFE_B_STORE_ADDR_1_CH1_OUT_BASE_ADDR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_SHIFT
)Ë& 
PXP_WFE_B_STORE_ADDR_1_CH1_OUT_BASE_ADDR1_MASK
)

	)

23832 
	#PXP_WFE_B_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23833 
	#PXP_WFE_B_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_SHIFT
 (0U)

	)

23834 
	#PXP_WFE_B_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK0_H_CH0_D_MASK0_H_CH0_MASK
)

	)

23837 
	#PXP_WFE_B_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23838 
	#PXP_WFE_B_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_SHIFT
 (0U)

	)

23839 
	#PXP_WFE_B_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK0_L_CH0_D_MASK0_L_CH0_MASK
)

	)

23842 
	#PXP_WFE_B_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23843 
	#PXP_WFE_B_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_SHIFT
 (0U)

	)

23844 
	#PXP_WFE_B_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK1_H_CH0_D_MASK1_H_CH0_MASK
)

	)

23847 
	#PXP_WFE_B_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23848 
	#PXP_WFE_B_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_SHIFT
 (0U)

	)

23849 
	#PXP_WFE_B_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK1_L_CH0_D_MASK1_L_CH0_MASK
)

	)

23852 
	#PXP_WFE_B_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23853 
	#PXP_WFE_B_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_SHIFT
 (0U)

	)

23854 
	#PXP_WFE_B_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK2_H_CH0_D_MASK2_H_CH0_MASK
)

	)

23857 
	#PXP_WFE_B_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23858 
	#PXP_WFE_B_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_SHIFT
 (0U)

	)

23859 
	#PXP_WFE_B_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK2_L_CH0_D_MASK2_L_CH0_MASK
)

	)

23862 
	#PXP_WFE_B_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23863 
	#PXP_WFE_B_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_SHIFT
 (0U)

	)

23864 
	#PXP_WFE_B_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK3_H_CH0_D_MASK3_H_CH0_MASK
)

	)

23867 
	#PXP_WFE_B_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23868 
	#PXP_WFE_B_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_SHIFT
 (0U)

	)

23869 
	#PXP_WFE_B_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK3_L_CH0_D_MASK3_L_CH0_MASK
)

	)

23872 
	#PXP_WFE_B_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23873 
	#PXP_WFE_B_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_SHIFT
 (0U)

	)

23874 
	#PXP_WFE_B_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK4_H_CH0_D_MASK4_H_CH0_MASK
)

	)

23877 
	#PXP_WFE_B_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23878 
	#PXP_WFE_B_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_SHIFT
 (0U)

	)

23879 
	#PXP_WFE_B_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK4_L_CH0_D_MASK4_L_CH0_MASK
)

	)

23882 
	#PXP_WFE_B_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23883 
	#PXP_WFE_B_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_SHIFT
 (0U)

	)

23884 
	#PXP_WFE_B_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK5_H_CH0_D_MASK5_H_CH0_MASK
)

	)

23887 
	#PXP_WFE_B_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23888 
	#PXP_WFE_B_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_SHIFT
 (0U)

	)

23889 
	#PXP_WFE_B_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK5_L_CH0_D_MASK5_L_CH0_MASK
)

	)

23892 
	#PXP_WFE_B_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23893 
	#PXP_WFE_B_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_SHIFT
 (0U)

	)

23894 
	#PXP_WFE_B_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK6_H_CH0_D_MASK6_H_CH0_MASK
)

	)

23897 
	#PXP_WFE_B_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23898 
	#PXP_WFE_B_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_SHIFT
 (0U)

	)

23899 
	#PXP_WFE_B_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK6_L_CH0_D_MASK6_L_CH0_MASK
)

	)

23902 
	#PXP_WFE_B_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_MASK
 (0xFFFFFFFFU)

	)

23903 
	#PXP_WFE_B_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_SHIFT
 (0U)

	)

23904 
	#PXP_WFE_B_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK7_H_CH0_D_MASK7_H_CH0_MASK
)

	)

23907 
	#PXP_WFE_B_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_MASK
 (0xFFFFFFFFU)

	)

23908 
	#PXP_WFE_B_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_SHIFT
 (0U)

	)

23909 
	#PXP_WFE_B_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_MASK7_L_CH0_D_MASK7_L_CH0_MASK
)

	)

23912 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_MASK
 (0x3FU)

	)

23913 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_SHIFT
 (0U)

	)

23914 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH0_MASK
)

	)

23915 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_MASK
 (0x80U)

	)

23916 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_SHIFT
 (7U)

	)

23917 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG0_MASK
)

	)

23918 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_MASK
 (0x3F00U)

	)

23919 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_SHIFT
 (8U)

	)

23920 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH1_MASK
)

	)

23921 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_MASK
 (0x8000U)

	)

23922 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_SHIFT
 (15U)

	)

23923 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG1_MASK
)

	)

23924 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_MASK
 (0x3F0000U)

	)

23925 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_SHIFT
 (16U)

	)

23926 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH2_MASK
)

	)

23927 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_MASK
 (0x800000U)

	)

23928 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_SHIFT
 (23U)

	)

23929 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG2_MASK
)

	)

23930 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_MASK
 (0x3F000000U)

	)

23931 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_SHIFT
 (24U)

	)

23932 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_WIDTH3_MASK
)

	)

23933 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_MASK
 (0x80000000U)

	)

23934 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_SHIFT
 (31U)

	)

23935 
	#PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_L_CH0_D_SHIFT_FLAG3_MASK
)

	)

23938 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_MASK
 (0x3FU)

	)

23939 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_SHIFT
 (0U)

	)

23940 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH4_MASK
)

	)

23941 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_MASK
 (0x80U)

	)

23942 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_SHIFT
 (7U)

	)

23943 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG4_MASK
)

	)

23944 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_MASK
 (0x3F00U)

	)

23945 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_SHIFT
 (8U)

	)

23946 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH5_MASK
)

	)

23947 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_MASK
 (0x8000U)

	)

23948 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_SHIFT
 (15U)

	)

23949 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG5_MASK
)

	)

23950 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_MASK
 (0x3F0000U)

	)

23951 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_SHIFT
 (16U)

	)

23952 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH6_MASK
)

	)

23953 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_MASK
 (0x800000U)

	)

23954 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_SHIFT
 (23U)

	)

23955 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG6_MASK
)

	)

23956 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_MASK
 (0x3F000000U)

	)

23957 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_SHIFT
 (24U)

	)

23958 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_WIDTH7_MASK
)

	)

23959 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_MASK
 (0x80000000U)

	)

23960 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_SHIFT
 (31U)

	)

23961 
	#PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_SHIFT
)Ë& 
PXP_WFE_B_STORE_D_SHIFT_H_CH0_D_SHIFT_FLAG7_MASK
)

	)

23964 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_MASK
 (0x3FU)

	)

23965 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_SHIFT
 (0U)

	)

23966 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH0_MASK
)

	)

23967 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_MASK
 (0x40U)

	)

23968 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_SHIFT
 (6U)

	)

23969 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG0_MASK
)

	)

23970 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_MASK
 (0x3F00U)

	)

23971 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_SHIFT
 (8U)

	)

23972 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH1_MASK
)

	)

23973 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_MASK
 (0x4000U)

	)

23974 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_SHIFT
 (14U)

	)

23975 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG1_MASK
)

	)

23976 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_MASK
 (0x3F0000U)

	)

23977 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_SHIFT
 (16U)

	)

23978 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH2_MASK
)

	)

23979 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_MASK
 (0x400000U)

	)

23980 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_SHIFT
 (22U)

	)

23981 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG2_MASK
)

	)

23982 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_MASK
 (0x3F000000U)

	)

23983 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_SHIFT
 (24U)

	)

23984 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_WIDTH3_MASK
)

	)

23985 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_MASK
 (0x40000000U)

	)

23986 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_SHIFT
 (30U)

	)

23987 
	#PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_L_CH0_F_SHIFT_FLAG3_MASK
)

	)

23990 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_MASK
 (0x3FU)

	)

23991 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_SHIFT
 (0U)

	)

23992 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH4_MASK
)

	)

23993 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_MASK
 (0x40U)

	)

23994 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_SHIFT
 (6U)

	)

23995 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG4_MASK
)

	)

23996 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_MASK
 (0x3F00U)

	)

23997 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_SHIFT
 (8U)

	)

23998 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH5_MASK
)

	)

23999 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_MASK
 (0x4000U)

	)

24000 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_SHIFT
 (14U)

	)

24001 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG5_MASK
)

	)

24002 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_MASK
 (0x3F0000U)

	)

24003 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_SHIFT
 (16U)

	)

24004 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH6_MASK
)

	)

24005 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_MASK
 (0x400000U)

	)

24006 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_SHIFT
 (22U)

	)

24007 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG6_MASK
)

	)

24008 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_MASK
 (0x3F000000U)

	)

24009 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_SHIFT
 (24U)

	)

24010 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_WIDTH7_MASK
)

	)

24011 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_MASK
 (0x40000000U)

	)

24012 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_SHIFT
 (30U)

	)

24013 
	#PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_SHIFT_H_CH0_F_SHIFT_FLAG7_MASK
)

	)

24016 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK0_MASK
 (0xFFU)

	)

24017 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK0_SHIFT
 (0U)

	)

24018 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK0_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK0_MASK
)

	)

24019 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK1_MASK
 (0xFF00U)

	)

24020 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK1_SHIFT
 (8U)

	)

24021 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK1_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK1_MASK
)

	)

24022 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK2_MASK
 (0xFF0000U)

	)

24023 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK2_SHIFT
 (16U)

	)

24024 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK2_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK2_MASK
)

	)

24025 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK3_MASK
 (0xFF000000U)

	)

24026 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK3_SHIFT
 (24U)

	)

24027 
	#PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK3_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_L_CH0_F_MASK3_MASK
)

	)

24030 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK4_MASK
 (0xFFU)

	)

24031 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK4_SHIFT
 (0U)

	)

24032 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK4_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK4_MASK
)

	)

24033 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK5_MASK
 (0xFF00U)

	)

24034 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK5_SHIFT
 (8U)

	)

24035 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK5_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK5_MASK
)

	)

24036 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK6_MASK
 (0xFF0000U)

	)

24037 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK6_SHIFT
 (16U)

	)

24038 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK6_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK6_MASK
)

	)

24039 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK7_MASK
 (0xFF000000U)

	)

24040 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK7_SHIFT
 (24U)

	)

24041 
	#PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK7_SHIFT
)Ë& 
PXP_WFE_B_STORE_F_MASK_H_CH0_F_MASK7_MASK
)

	)

24044 
	#PXP_FETCH_WFE_B_DEBUG_DEBUG_VALUE_MASK
 (0xFFFFFFU)

	)

24045 
	#PXP_FETCH_WFE_B_DEBUG_DEBUG_VALUE_SHIFT
 (0U)

	)

24046 
	#PXP_FETCH_WFE_B_DEBUG_DEBUG_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_FETCH_WFE_B_DEBUG_DEBUG_VALUE_SHIFT
)Ë& 
PXP_FETCH_WFE_B_DEBUG_DEBUG_VALUE_MASK
)

	)

24047 
	#PXP_FETCH_WFE_B_DEBUG_ITEM_SEL_MASK
 (0xF000000U)

	)

24048 
	#PXP_FETCH_WFE_B_DEBUG_ITEM_SEL_SHIFT
 (24U)

	)

24049 
	#PXP_FETCH_WFE_B_DEBUG_ITEM_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_FETCH_WFE_B_DEBUG_ITEM_SEL_SHIFT
)Ë& 
PXP_FETCH_WFE_B_DEBUG_ITEM_SEL_MASK
)

	)

24050 
	#PXP_FETCH_WFE_B_DEBUG_BUF_SEL_MASK
 (0x10000000U)

	)

24051 
	#PXP_FETCH_WFE_B_DEBUG_BUF_SEL_SHIFT
 (28U)

	)

24052 
	#PXP_FETCH_WFE_B_DEBUG_BUF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_FETCH_WFE_B_DEBUG_BUF_SEL_SHIFT
)Ë& 
PXP_FETCH_WFE_B_DEBUG_BUF_SEL_MASK
)

	)

24055 
	#PXP_DITHER_CTRL_ENABLE0_MASK
 (0x1U)

	)

24056 
	#PXP_DITHER_CTRL_ENABLE0_SHIFT
 (0U)

	)

24057 
	#PXP_DITHER_CTRL_ENABLE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_ENABLE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_ENABLE0_MASK
)

	)

24058 
	#PXP_DITHER_CTRL_ENABLE1_MASK
 (0x2U)

	)

24059 
	#PXP_DITHER_CTRL_ENABLE1_SHIFT
 (1U)

	)

24060 
	#PXP_DITHER_CTRL_ENABLE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_ENABLE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_ENABLE1_MASK
)

	)

24061 
	#PXP_DITHER_CTRL_ENABLE2_MASK
 (0x4U)

	)

24062 
	#PXP_DITHER_CTRL_ENABLE2_SHIFT
 (2U)

	)

24063 
	#PXP_DITHER_CTRL_ENABLE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_ENABLE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_ENABLE2_MASK
)

	)

24064 
	#PXP_DITHER_CTRL_DITHER_MODE0_MASK
 (0x38U)

	)

24065 
	#PXP_DITHER_CTRL_DITHER_MODE0_SHIFT
 (3U)

	)

24066 
	#PXP_DITHER_CTRL_DITHER_MODE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_DITHER_MODE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_DITHER_MODE0_MASK
)

	)

24067 
	#PXP_DITHER_CTRL_DITHER_MODE1_MASK
 (0x1C0U)

	)

24068 
	#PXP_DITHER_CTRL_DITHER_MODE1_SHIFT
 (6U)

	)

24069 
	#PXP_DITHER_CTRL_DITHER_MODE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_DITHER_MODE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_DITHER_MODE1_MASK
)

	)

24070 
	#PXP_DITHER_CTRL_DITHER_MODE2_MASK
 (0xE00U)

	)

24071 
	#PXP_DITHER_CTRL_DITHER_MODE2_SHIFT
 (9U)

	)

24072 
	#PXP_DITHER_CTRL_DITHER_MODE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_DITHER_MODE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_DITHER_MODE2_MASK
)

	)

24073 
	#PXP_DITHER_CTRL_NUM_QUANT_BIT_MASK
 (0x7000U)

	)

24074 
	#PXP_DITHER_CTRL_NUM_QUANT_BIT_SHIFT
 (12U)

	)

24075 
	#PXP_DITHER_CTRL_NUM_QUANT_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_NUM_QUANT_BIT_SHIFT
)Ë& 
PXP_DITHER_CTRL_NUM_QUANT_BIT_MASK
)

	)

24076 
	#PXP_DITHER_CTRL_LUT_MODE_MASK
 (0x18000U)

	)

24077 
	#PXP_DITHER_CTRL_LUT_MODE_SHIFT
 (15U)

	)

24078 
	#PXP_DITHER_CTRL_LUT_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_LUT_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_LUT_MODE_MASK
)

	)

24079 
	#PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_MASK
 (0x60000U)

	)

24080 
	#PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_SHIFT
 (17U)

	)

24081 
	#PXP_DITHER_CTRL_IDX_MATRIX0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_IDX_MATRIX0_SIZE_MASK
)

	)

24082 
	#PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_MASK
 (0x180000U)

	)

24083 
	#PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_SHIFT
 (19U)

	)

24084 
	#PXP_DITHER_CTRL_IDX_MATRIX1_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_IDX_MATRIX1_SIZE_MASK
)

	)

24085 
	#PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_MASK
 (0x600000U)

	)

24086 
	#PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_SHIFT
 (21U)

	)

24087 
	#PXP_DITHER_CTRL_IDX_MATRIX2_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_IDX_MATRIX2_SIZE_MASK
)

	)

24088 
	#PXP_DITHER_CTRL_FINAL_LUT_ENABLE_MASK
 (0x800000U)

	)

24089 
	#PXP_DITHER_CTRL_FINAL_LUT_ENABLE_SHIFT
 (23U)

	)

24090 
	#PXP_DITHER_CTRL_FINAL_LUT_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_FINAL_LUT_ENABLE_SHIFT
)Ë& 
PXP_DITHER_CTRL_FINAL_LUT_ENABLE_MASK
)

	)

24091 
	#PXP_DITHER_CTRL_ORDERED_ROUND_MODE_MASK
 (0x1000000U)

	)

24092 
	#PXP_DITHER_CTRL_ORDERED_ROUND_MODE_SHIFT
 (24U)

	)

24093 
	#PXP_DITHER_CTRL_ORDERED_ROUND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_ORDERED_ROUND_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_ORDERED_ROUND_MODE_MASK
)

	)

24094 
	#PXP_DITHER_CTRL_BUSY2_MASK
 (0x20000000U)

	)

24095 
	#PXP_DITHER_CTRL_BUSY2_SHIFT
 (29U)

	)

24096 
	#PXP_DITHER_CTRL_BUSY2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_BUSY2_SHIFT
)Ë& 
PXP_DITHER_CTRL_BUSY2_MASK
)

	)

24097 
	#PXP_DITHER_CTRL_BUSY1_MASK
 (0x40000000U)

	)

24098 
	#PXP_DITHER_CTRL_BUSY1_SHIFT
 (30U)

	)

24099 
	#PXP_DITHER_CTRL_BUSY1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_BUSY1_SHIFT
)Ë& 
PXP_DITHER_CTRL_BUSY1_MASK
)

	)

24100 
	#PXP_DITHER_CTRL_BUSY0_MASK
 (0x80000000U)

	)

24101 
	#PXP_DITHER_CTRL_BUSY0_SHIFT
 (31U)

	)

24102 
	#PXP_DITHER_CTRL_BUSY0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_BUSY0_SHIFT
)Ë& 
PXP_DITHER_CTRL_BUSY0_MASK
)

	)

24105 
	#PXP_DITHER_CTRL_SET_ENABLE0_MASK
 (0x1U)

	)

24106 
	#PXP_DITHER_CTRL_SET_ENABLE0_SHIFT
 (0U)

	)

24107 
	#PXP_DITHER_CTRL_SET_ENABLE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_ENABLE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_ENABLE0_MASK
)

	)

24108 
	#PXP_DITHER_CTRL_SET_ENABLE1_MASK
 (0x2U)

	)

24109 
	#PXP_DITHER_CTRL_SET_ENABLE1_SHIFT
 (1U)

	)

24110 
	#PXP_DITHER_CTRL_SET_ENABLE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_ENABLE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_ENABLE1_MASK
)

	)

24111 
	#PXP_DITHER_CTRL_SET_ENABLE2_MASK
 (0x4U)

	)

24112 
	#PXP_DITHER_CTRL_SET_ENABLE2_SHIFT
 (2U)

	)

24113 
	#PXP_DITHER_CTRL_SET_ENABLE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_ENABLE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_ENABLE2_MASK
)

	)

24114 
	#PXP_DITHER_CTRL_SET_DITHER_MODE0_MASK
 (0x38U)

	)

24115 
	#PXP_DITHER_CTRL_SET_DITHER_MODE0_SHIFT
 (3U)

	)

24116 
	#PXP_DITHER_CTRL_SET_DITHER_MODE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_DITHER_MODE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_DITHER_MODE0_MASK
)

	)

24117 
	#PXP_DITHER_CTRL_SET_DITHER_MODE1_MASK
 (0x1C0U)

	)

24118 
	#PXP_DITHER_CTRL_SET_DITHER_MODE1_SHIFT
 (6U)

	)

24119 
	#PXP_DITHER_CTRL_SET_DITHER_MODE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_DITHER_MODE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_DITHER_MODE1_MASK
)

	)

24120 
	#PXP_DITHER_CTRL_SET_DITHER_MODE2_MASK
 (0xE00U)

	)

24121 
	#PXP_DITHER_CTRL_SET_DITHER_MODE2_SHIFT
 (9U)

	)

24122 
	#PXP_DITHER_CTRL_SET_DITHER_MODE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_DITHER_MODE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_DITHER_MODE2_MASK
)

	)

24123 
	#PXP_DITHER_CTRL_SET_NUM_QUANT_BIT_MASK
 (0x7000U)

	)

24124 
	#PXP_DITHER_CTRL_SET_NUM_QUANT_BIT_SHIFT
 (12U)

	)

24125 
	#PXP_DITHER_CTRL_SET_NUM_QUANT_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_NUM_QUANT_BIT_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_NUM_QUANT_BIT_MASK
)

	)

24126 
	#PXP_DITHER_CTRL_SET_LUT_MODE_MASK
 (0x18000U)

	)

24127 
	#PXP_DITHER_CTRL_SET_LUT_MODE_SHIFT
 (15U)

	)

24128 
	#PXP_DITHER_CTRL_SET_LUT_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_LUT_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_LUT_MODE_MASK
)

	)

24129 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX0_SIZE_MASK
 (0x60000U)

	)

24130 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX0_SIZE_SHIFT
 (17U)

	)

24131 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_IDX_MATRIX0_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_IDX_MATRIX0_SIZE_MASK
)

	)

24132 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX1_SIZE_MASK
 (0x180000U)

	)

24133 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX1_SIZE_SHIFT
 (19U)

	)

24134 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX1_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_IDX_MATRIX1_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_IDX_MATRIX1_SIZE_MASK
)

	)

24135 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX2_SIZE_MASK
 (0x600000U)

	)

24136 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX2_SIZE_SHIFT
 (21U)

	)

24137 
	#PXP_DITHER_CTRL_SET_IDX_MATRIX2_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_IDX_MATRIX2_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_IDX_MATRIX2_SIZE_MASK
)

	)

24138 
	#PXP_DITHER_CTRL_SET_FINAL_LUT_ENABLE_MASK
 (0x800000U)

	)

24139 
	#PXP_DITHER_CTRL_SET_FINAL_LUT_ENABLE_SHIFT
 (23U)

	)

24140 
	#PXP_DITHER_CTRL_SET_FINAL_LUT_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_FINAL_LUT_ENABLE_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_FINAL_LUT_ENABLE_MASK
)

	)

24141 
	#PXP_DITHER_CTRL_SET_ORDERED_ROUND_MODE_MASK
 (0x1000000U)

	)

24142 
	#PXP_DITHER_CTRL_SET_ORDERED_ROUND_MODE_SHIFT
 (24U)

	)

24143 
	#PXP_DITHER_CTRL_SET_ORDERED_ROUND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_ORDERED_ROUND_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_ORDERED_ROUND_MODE_MASK
)

	)

24144 
	#PXP_DITHER_CTRL_SET_BUSY2_MASK
 (0x20000000U)

	)

24145 
	#PXP_DITHER_CTRL_SET_BUSY2_SHIFT
 (29U)

	)

24146 
	#PXP_DITHER_CTRL_SET_BUSY2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_BUSY2_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_BUSY2_MASK
)

	)

24147 
	#PXP_DITHER_CTRL_SET_BUSY1_MASK
 (0x40000000U)

	)

24148 
	#PXP_DITHER_CTRL_SET_BUSY1_SHIFT
 (30U)

	)

24149 
	#PXP_DITHER_CTRL_SET_BUSY1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_BUSY1_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_BUSY1_MASK
)

	)

24150 
	#PXP_DITHER_CTRL_SET_BUSY0_MASK
 (0x80000000U)

	)

24151 
	#PXP_DITHER_CTRL_SET_BUSY0_SHIFT
 (31U)

	)

24152 
	#PXP_DITHER_CTRL_SET_BUSY0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_SET_BUSY0_SHIFT
)Ë& 
PXP_DITHER_CTRL_SET_BUSY0_MASK
)

	)

24155 
	#PXP_DITHER_CTRL_CLR_ENABLE0_MASK
 (0x1U)

	)

24156 
	#PXP_DITHER_CTRL_CLR_ENABLE0_SHIFT
 (0U)

	)

24157 
	#PXP_DITHER_CTRL_CLR_ENABLE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_ENABLE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_ENABLE0_MASK
)

	)

24158 
	#PXP_DITHER_CTRL_CLR_ENABLE1_MASK
 (0x2U)

	)

24159 
	#PXP_DITHER_CTRL_CLR_ENABLE1_SHIFT
 (1U)

	)

24160 
	#PXP_DITHER_CTRL_CLR_ENABLE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_ENABLE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_ENABLE1_MASK
)

	)

24161 
	#PXP_DITHER_CTRL_CLR_ENABLE2_MASK
 (0x4U)

	)

24162 
	#PXP_DITHER_CTRL_CLR_ENABLE2_SHIFT
 (2U)

	)

24163 
	#PXP_DITHER_CTRL_CLR_ENABLE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_ENABLE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_ENABLE2_MASK
)

	)

24164 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE0_MASK
 (0x38U)

	)

24165 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE0_SHIFT
 (3U)

	)

24166 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_DITHER_MODE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_DITHER_MODE0_MASK
)

	)

24167 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE1_MASK
 (0x1C0U)

	)

24168 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE1_SHIFT
 (6U)

	)

24169 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_DITHER_MODE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_DITHER_MODE1_MASK
)

	)

24170 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE2_MASK
 (0xE00U)

	)

24171 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE2_SHIFT
 (9U)

	)

24172 
	#PXP_DITHER_CTRL_CLR_DITHER_MODE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_DITHER_MODE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_DITHER_MODE2_MASK
)

	)

24173 
	#PXP_DITHER_CTRL_CLR_NUM_QUANT_BIT_MASK
 (0x7000U)

	)

24174 
	#PXP_DITHER_CTRL_CLR_NUM_QUANT_BIT_SHIFT
 (12U)

	)

24175 
	#PXP_DITHER_CTRL_CLR_NUM_QUANT_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_NUM_QUANT_BIT_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_NUM_QUANT_BIT_MASK
)

	)

24176 
	#PXP_DITHER_CTRL_CLR_LUT_MODE_MASK
 (0x18000U)

	)

24177 
	#PXP_DITHER_CTRL_CLR_LUT_MODE_SHIFT
 (15U)

	)

24178 
	#PXP_DITHER_CTRL_CLR_LUT_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_LUT_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_LUT_MODE_MASK
)

	)

24179 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX0_SIZE_MASK
 (0x60000U)

	)

24180 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX0_SIZE_SHIFT
 (17U)

	)

24181 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_IDX_MATRIX0_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_IDX_MATRIX0_SIZE_MASK
)

	)

24182 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX1_SIZE_MASK
 (0x180000U)

	)

24183 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX1_SIZE_SHIFT
 (19U)

	)

24184 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX1_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_IDX_MATRIX1_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_IDX_MATRIX1_SIZE_MASK
)

	)

24185 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX2_SIZE_MASK
 (0x600000U)

	)

24186 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX2_SIZE_SHIFT
 (21U)

	)

24187 
	#PXP_DITHER_CTRL_CLR_IDX_MATRIX2_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_IDX_MATRIX2_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_IDX_MATRIX2_SIZE_MASK
)

	)

24188 
	#PXP_DITHER_CTRL_CLR_FINAL_LUT_ENABLE_MASK
 (0x800000U)

	)

24189 
	#PXP_DITHER_CTRL_CLR_FINAL_LUT_ENABLE_SHIFT
 (23U)

	)

24190 
	#PXP_DITHER_CTRL_CLR_FINAL_LUT_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_FINAL_LUT_ENABLE_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_FINAL_LUT_ENABLE_MASK
)

	)

24191 
	#PXP_DITHER_CTRL_CLR_ORDERED_ROUND_MODE_MASK
 (0x1000000U)

	)

24192 
	#PXP_DITHER_CTRL_CLR_ORDERED_ROUND_MODE_SHIFT
 (24U)

	)

24193 
	#PXP_DITHER_CTRL_CLR_ORDERED_ROUND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_ORDERED_ROUND_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_ORDERED_ROUND_MODE_MASK
)

	)

24194 
	#PXP_DITHER_CTRL_CLR_BUSY2_MASK
 (0x20000000U)

	)

24195 
	#PXP_DITHER_CTRL_CLR_BUSY2_SHIFT
 (29U)

	)

24196 
	#PXP_DITHER_CTRL_CLR_BUSY2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_BUSY2_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_BUSY2_MASK
)

	)

24197 
	#PXP_DITHER_CTRL_CLR_BUSY1_MASK
 (0x40000000U)

	)

24198 
	#PXP_DITHER_CTRL_CLR_BUSY1_SHIFT
 (30U)

	)

24199 
	#PXP_DITHER_CTRL_CLR_BUSY1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_BUSY1_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_BUSY1_MASK
)

	)

24200 
	#PXP_DITHER_CTRL_CLR_BUSY0_MASK
 (0x80000000U)

	)

24201 
	#PXP_DITHER_CTRL_CLR_BUSY0_SHIFT
 (31U)

	)

24202 
	#PXP_DITHER_CTRL_CLR_BUSY0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_CLR_BUSY0_SHIFT
)Ë& 
PXP_DITHER_CTRL_CLR_BUSY0_MASK
)

	)

24205 
	#PXP_DITHER_CTRL_TOG_ENABLE0_MASK
 (0x1U)

	)

24206 
	#PXP_DITHER_CTRL_TOG_ENABLE0_SHIFT
 (0U)

	)

24207 
	#PXP_DITHER_CTRL_TOG_ENABLE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_ENABLE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_ENABLE0_MASK
)

	)

24208 
	#PXP_DITHER_CTRL_TOG_ENABLE1_MASK
 (0x2U)

	)

24209 
	#PXP_DITHER_CTRL_TOG_ENABLE1_SHIFT
 (1U)

	)

24210 
	#PXP_DITHER_CTRL_TOG_ENABLE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_ENABLE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_ENABLE1_MASK
)

	)

24211 
	#PXP_DITHER_CTRL_TOG_ENABLE2_MASK
 (0x4U)

	)

24212 
	#PXP_DITHER_CTRL_TOG_ENABLE2_SHIFT
 (2U)

	)

24213 
	#PXP_DITHER_CTRL_TOG_ENABLE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_ENABLE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_ENABLE2_MASK
)

	)

24214 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE0_MASK
 (0x38U)

	)

24215 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE0_SHIFT
 (3U)

	)

24216 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_DITHER_MODE0_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_DITHER_MODE0_MASK
)

	)

24217 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE1_MASK
 (0x1C0U)

	)

24218 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE1_SHIFT
 (6U)

	)

24219 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_DITHER_MODE1_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_DITHER_MODE1_MASK
)

	)

24220 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE2_MASK
 (0xE00U)

	)

24221 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE2_SHIFT
 (9U)

	)

24222 
	#PXP_DITHER_CTRL_TOG_DITHER_MODE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_DITHER_MODE2_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_DITHER_MODE2_MASK
)

	)

24223 
	#PXP_DITHER_CTRL_TOG_NUM_QUANT_BIT_MASK
 (0x7000U)

	)

24224 
	#PXP_DITHER_CTRL_TOG_NUM_QUANT_BIT_SHIFT
 (12U)

	)

24225 
	#PXP_DITHER_CTRL_TOG_NUM_QUANT_BIT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_NUM_QUANT_BIT_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_NUM_QUANT_BIT_MASK
)

	)

24226 
	#PXP_DITHER_CTRL_TOG_LUT_MODE_MASK
 (0x18000U)

	)

24227 
	#PXP_DITHER_CTRL_TOG_LUT_MODE_SHIFT
 (15U)

	)

24228 
	#PXP_DITHER_CTRL_TOG_LUT_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_LUT_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_LUT_MODE_MASK
)

	)

24229 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX0_SIZE_MASK
 (0x60000U)

	)

24230 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX0_SIZE_SHIFT
 (17U)

	)

24231 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX0_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_IDX_MATRIX0_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_IDX_MATRIX0_SIZE_MASK
)

	)

24232 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX1_SIZE_MASK
 (0x180000U)

	)

24233 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX1_SIZE_SHIFT
 (19U)

	)

24234 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX1_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_IDX_MATRIX1_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_IDX_MATRIX1_SIZE_MASK
)

	)

24235 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX2_SIZE_MASK
 (0x600000U)

	)

24236 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX2_SIZE_SHIFT
 (21U)

	)

24237 
	#PXP_DITHER_CTRL_TOG_IDX_MATRIX2_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_IDX_MATRIX2_SIZE_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_IDX_MATRIX2_SIZE_MASK
)

	)

24238 
	#PXP_DITHER_CTRL_TOG_FINAL_LUT_ENABLE_MASK
 (0x800000U)

	)

24239 
	#PXP_DITHER_CTRL_TOG_FINAL_LUT_ENABLE_SHIFT
 (23U)

	)

24240 
	#PXP_DITHER_CTRL_TOG_FINAL_LUT_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_FINAL_LUT_ENABLE_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_FINAL_LUT_ENABLE_MASK
)

	)

24241 
	#PXP_DITHER_CTRL_TOG_ORDERED_ROUND_MODE_MASK
 (0x1000000U)

	)

24242 
	#PXP_DITHER_CTRL_TOG_ORDERED_ROUND_MODE_SHIFT
 (24U)

	)

24243 
	#PXP_DITHER_CTRL_TOG_ORDERED_ROUND_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_ORDERED_ROUND_MODE_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_ORDERED_ROUND_MODE_MASK
)

	)

24244 
	#PXP_DITHER_CTRL_TOG_BUSY2_MASK
 (0x20000000U)

	)

24245 
	#PXP_DITHER_CTRL_TOG_BUSY2_SHIFT
 (29U)

	)

24246 
	#PXP_DITHER_CTRL_TOG_BUSY2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_BUSY2_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_BUSY2_MASK
)

	)

24247 
	#PXP_DITHER_CTRL_TOG_BUSY1_MASK
 (0x40000000U)

	)

24248 
	#PXP_DITHER_CTRL_TOG_BUSY1_SHIFT
 (30U)

	)

24249 
	#PXP_DITHER_CTRL_TOG_BUSY1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_BUSY1_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_BUSY1_MASK
)

	)

24250 
	#PXP_DITHER_CTRL_TOG_BUSY0_MASK
 (0x80000000U)

	)

24251 
	#PXP_DITHER_CTRL_TOG_BUSY0_SHIFT
 (31U)

	)

24252 
	#PXP_DITHER_CTRL_TOG_BUSY0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_CTRL_TOG_BUSY0_SHIFT
)Ë& 
PXP_DITHER_CTRL_TOG_BUSY0_MASK
)

	)

24255 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA0_MASK
 (0xFFU)

	)

24256 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA0_SHIFT
 (0U)

	)

24257 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_DATA0_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_DATA0_MASK
)

	)

24258 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA1_MASK
 (0xFF00U)

	)

24259 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA1_SHIFT
 (8U)

	)

24260 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_DATA1_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_DATA1_MASK
)

	)

24261 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA2_MASK
 (0xFF0000U)

	)

24262 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA2_SHIFT
 (16U)

	)

24263 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_DATA2_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_DATA2_MASK
)

	)

24264 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA3_MASK
 (0xFF000000U)

	)

24265 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA3_SHIFT
 (24U)

	)

24266 
	#PXP_DITHER_FINAL_LUT_DATA0_DATA3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_DATA3_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_DATA3_MASK
)

	)

24269 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA0_MASK
 (0xFFU)

	)

24270 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA0_SHIFT
 (0U)

	)

24271 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA0_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA0_MASK
)

	)

24272 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA1_MASK
 (0xFF00U)

	)

24273 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA1_SHIFT
 (8U)

	)

24274 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA1_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA1_MASK
)

	)

24275 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA2_MASK
 (0xFF0000U)

	)

24276 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA2_SHIFT
 (16U)

	)

24277 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA2_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA2_MASK
)

	)

24278 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA3_MASK
 (0xFF000000U)

	)

24279 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA3_SHIFT
 (24U)

	)

24280 
	#PXP_DITHER_FINAL_LUT_DATA0_SET_DATA3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA3_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_SET_DATA3_MASK
)

	)

24283 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA0_MASK
 (0xFFU)

	)

24284 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA0_SHIFT
 (0U)

	)

24285 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA0_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA0_MASK
)

	)

24286 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA1_MASK
 (0xFF00U)

	)

24287 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA1_SHIFT
 (8U)

	)

24288 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA1_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA1_MASK
)

	)

24289 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA2_MASK
 (0xFF0000U)

	)

24290 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA2_SHIFT
 (16U)

	)

24291 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA2_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA2_MASK
)

	)

24292 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA3_MASK
 (0xFF000000U)

	)

24293 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA3_SHIFT
 (24U)

	)

24294 
	#PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA3_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_CLR_DATA3_MASK
)

	)

24297 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA0_MASK
 (0xFFU)

	)

24298 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA0_SHIFT
 (0U)

	)

24299 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA0_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA0_MASK
)

	)

24300 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA1_MASK
 (0xFF00U)

	)

24301 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA1_SHIFT
 (8U)

	)

24302 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA1_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA1_MASK
)

	)

24303 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA2_MASK
 (0xFF0000U)

	)

24304 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA2_SHIFT
 (16U)

	)

24305 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA2_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA2_MASK
)

	)

24306 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA3_MASK
 (0xFF000000U)

	)

24307 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA3_SHIFT
 (24U)

	)

24308 
	#PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA3_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA0_TOG_DATA3_MASK
)

	)

24311 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA4_MASK
 (0xFFU)

	)

24312 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA4_SHIFT
 (0U)

	)

24313 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_DATA4_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_DATA4_MASK
)

	)

24314 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA5_MASK
 (0xFF00U)

	)

24315 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA5_SHIFT
 (8U)

	)

24316 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_DATA5_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_DATA5_MASK
)

	)

24317 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA6_MASK
 (0xFF0000U)

	)

24318 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA6_SHIFT
 (16U)

	)

24319 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_DATA6_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_DATA6_MASK
)

	)

24320 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA7_MASK
 (0xFF000000U)

	)

24321 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA7_SHIFT
 (24U)

	)

24322 
	#PXP_DITHER_FINAL_LUT_DATA1_DATA7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_DATA7_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_DATA7_MASK
)

	)

24325 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA4_MASK
 (0xFFU)

	)

24326 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA4_SHIFT
 (0U)

	)

24327 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA4_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA4_MASK
)

	)

24328 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA5_MASK
 (0xFF00U)

	)

24329 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA5_SHIFT
 (8U)

	)

24330 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA5_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA5_MASK
)

	)

24331 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA6_MASK
 (0xFF0000U)

	)

24332 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA6_SHIFT
 (16U)

	)

24333 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA6_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA6_MASK
)

	)

24334 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA7_MASK
 (0xFF000000U)

	)

24335 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA7_SHIFT
 (24U)

	)

24336 
	#PXP_DITHER_FINAL_LUT_DATA1_SET_DATA7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA7_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_SET_DATA7_MASK
)

	)

24339 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA4_MASK
 (0xFFU)

	)

24340 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA4_SHIFT
 (0U)

	)

24341 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA4_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA4_MASK
)

	)

24342 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA5_MASK
 (0xFF00U)

	)

24343 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA5_SHIFT
 (8U)

	)

24344 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA5_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA5_MASK
)

	)

24345 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA6_MASK
 (0xFF0000U)

	)

24346 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA6_SHIFT
 (16U)

	)

24347 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA6_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA6_MASK
)

	)

24348 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA7_MASK
 (0xFF000000U)

	)

24349 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA7_SHIFT
 (24U)

	)

24350 
	#PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA7_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_CLR_DATA7_MASK
)

	)

24353 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA4_MASK
 (0xFFU)

	)

24354 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA4_SHIFT
 (0U)

	)

24355 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA4_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA4_MASK
)

	)

24356 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA5_MASK
 (0xFF00U)

	)

24357 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA5_SHIFT
 (8U)

	)

24358 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA5_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA5_MASK
)

	)

24359 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA6_MASK
 (0xFF0000U)

	)

24360 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA6_SHIFT
 (16U)

	)

24361 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA6_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA6_MASK
)

	)

24362 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA7_MASK
 (0xFF000000U)

	)

24363 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA7_SHIFT
 (24U)

	)

24364 
	#PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA7_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA1_TOG_DATA7_MASK
)

	)

24367 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA8_MASK
 (0xFFU)

	)

24368 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA8_SHIFT
 (0U)

	)

24369 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_DATA8_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_DATA8_MASK
)

	)

24370 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA9_MASK
 (0xFF00U)

	)

24371 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA9_SHIFT
 (8U)

	)

24372 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_DATA9_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_DATA9_MASK
)

	)

24373 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA10_MASK
 (0xFF0000U)

	)

24374 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA10_SHIFT
 (16U)

	)

24375 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_DATA10_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_DATA10_MASK
)

	)

24376 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA11_MASK
 (0xFF000000U)

	)

24377 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA11_SHIFT
 (24U)

	)

24378 
	#PXP_DITHER_FINAL_LUT_DATA2_DATA11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_DATA11_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_DATA11_MASK
)

	)

24381 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA8_MASK
 (0xFFU)

	)

24382 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA8_SHIFT
 (0U)

	)

24383 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA8_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA8_MASK
)

	)

24384 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA9_MASK
 (0xFF00U)

	)

24385 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA9_SHIFT
 (8U)

	)

24386 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA9_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA9_MASK
)

	)

24387 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA10_MASK
 (0xFF0000U)

	)

24388 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA10_SHIFT
 (16U)

	)

24389 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA10_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA10_MASK
)

	)

24390 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA11_MASK
 (0xFF000000U)

	)

24391 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA11_SHIFT
 (24U)

	)

24392 
	#PXP_DITHER_FINAL_LUT_DATA2_SET_DATA11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA11_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_SET_DATA11_MASK
)

	)

24395 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA8_MASK
 (0xFFU)

	)

24396 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA8_SHIFT
 (0U)

	)

24397 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA8_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA8_MASK
)

	)

24398 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA9_MASK
 (0xFF00U)

	)

24399 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA9_SHIFT
 (8U)

	)

24400 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA9_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA9_MASK
)

	)

24401 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA10_MASK
 (0xFF0000U)

	)

24402 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA10_SHIFT
 (16U)

	)

24403 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA10_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA10_MASK
)

	)

24404 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA11_MASK
 (0xFF000000U)

	)

24405 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA11_SHIFT
 (24U)

	)

24406 
	#PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA11_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_CLR_DATA11_MASK
)

	)

24409 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA8_MASK
 (0xFFU)

	)

24410 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA8_SHIFT
 (0U)

	)

24411 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA8_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA8_MASK
)

	)

24412 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA9_MASK
 (0xFF00U)

	)

24413 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA9_SHIFT
 (8U)

	)

24414 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA9_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA9_MASK
)

	)

24415 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA10_MASK
 (0xFF0000U)

	)

24416 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA10_SHIFT
 (16U)

	)

24417 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA10_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA10_MASK
)

	)

24418 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA11_MASK
 (0xFF000000U)

	)

24419 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA11_SHIFT
 (24U)

	)

24420 
	#PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA11_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA2_TOG_DATA11_MASK
)

	)

24423 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA12_MASK
 (0xFFU)

	)

24424 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA12_SHIFT
 (0U)

	)

24425 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_DATA12_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_DATA12_MASK
)

	)

24426 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA13_MASK
 (0xFF00U)

	)

24427 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA13_SHIFT
 (8U)

	)

24428 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_DATA13_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_DATA13_MASK
)

	)

24429 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA14_MASK
 (0xFF0000U)

	)

24430 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA14_SHIFT
 (16U)

	)

24431 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_DATA14_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_DATA14_MASK
)

	)

24432 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA15_MASK
 (0xFF000000U)

	)

24433 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA15_SHIFT
 (24U)

	)

24434 
	#PXP_DITHER_FINAL_LUT_DATA3_DATA15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_DATA15_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_DATA15_MASK
)

	)

24437 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA12_MASK
 (0xFFU)

	)

24438 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA12_SHIFT
 (0U)

	)

24439 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA12_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA12_MASK
)

	)

24440 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA13_MASK
 (0xFF00U)

	)

24441 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA13_SHIFT
 (8U)

	)

24442 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA13_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA13_MASK
)

	)

24443 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA14_MASK
 (0xFF0000U)

	)

24444 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA14_SHIFT
 (16U)

	)

24445 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA14_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA14_MASK
)

	)

24446 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA15_MASK
 (0xFF000000U)

	)

24447 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA15_SHIFT
 (24U)

	)

24448 
	#PXP_DITHER_FINAL_LUT_DATA3_SET_DATA15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA15_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_SET_DATA15_MASK
)

	)

24451 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA12_MASK
 (0xFFU)

	)

24452 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA12_SHIFT
 (0U)

	)

24453 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA12_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA12_MASK
)

	)

24454 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA13_MASK
 (0xFF00U)

	)

24455 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA13_SHIFT
 (8U)

	)

24456 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA13_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA13_MASK
)

	)

24457 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA14_MASK
 (0xFF0000U)

	)

24458 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA14_SHIFT
 (16U)

	)

24459 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA14_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA14_MASK
)

	)

24460 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA15_MASK
 (0xFF000000U)

	)

24461 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA15_SHIFT
 (24U)

	)

24462 
	#PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA15_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_CLR_DATA15_MASK
)

	)

24465 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA12_MASK
 (0xFFU)

	)

24466 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA12_SHIFT
 (0U)

	)

24467 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA12_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA12_MASK
)

	)

24468 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA13_MASK
 (0xFF00U)

	)

24469 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA13_SHIFT
 (8U)

	)

24470 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA13_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA13_MASK
)

	)

24471 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA14_MASK
 (0xFF0000U)

	)

24472 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA14_SHIFT
 (16U)

	)

24473 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA14_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA14_MASK
)

	)

24474 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA15_MASK
 (0xFF000000U)

	)

24475 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA15_SHIFT
 (24U)

	)

24476 
	#PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA15_SHIFT
)Ë& 
PXP_DITHER_FINAL_LUT_DATA3_TOG_DATA15_MASK
)

	)

24479 
	#PXP_WFE_B_CTRL_ENABLE_MASK
 (0x1U)

	)

24480 
	#PXP_WFE_B_CTRL_ENABLE_SHIFT
 (0U)

	)

24481 
	#PXP_WFE_B_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_ENABLE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_ENABLE_MASK
)

	)

24482 
	#PXP_WFE_B_CTRL_SW_RESET_MASK
 (0x4U)

	)

24483 
	#PXP_WFE_B_CTRL_SW_RESET_SHIFT
 (2U)

	)

24484 
	#PXP_WFE_B_CTRL_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_SW_RESET_SHIFT
)Ë& 
PXP_WFE_B_CTRL_SW_RESET_MASK
)

	)

24485 
	#PXP_WFE_B_CTRL_DONE_MASK
 (0x80000000U)

	)

24486 
	#PXP_WFE_B_CTRL_DONE_SHIFT
 (31U)

	)

24487 
	#PXP_WFE_B_CTRL_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_DONE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_DONE_MASK
)

	)

24490 
	#PXP_WFE_B_CTRL_SET_ENABLE_MASK
 (0x1U)

	)

24491 
	#PXP_WFE_B_CTRL_SET_ENABLE_SHIFT
 (0U)

	)

24492 
	#PXP_WFE_B_CTRL_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_SET_ENABLE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_SET_ENABLE_MASK
)

	)

24493 
	#PXP_WFE_B_CTRL_SET_SW_RESET_MASK
 (0x4U)

	)

24494 
	#PXP_WFE_B_CTRL_SET_SW_RESET_SHIFT
 (2U)

	)

24495 
	#PXP_WFE_B_CTRL_SET_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_SET_SW_RESET_SHIFT
)Ë& 
PXP_WFE_B_CTRL_SET_SW_RESET_MASK
)

	)

24496 
	#PXP_WFE_B_CTRL_SET_DONE_MASK
 (0x80000000U)

	)

24497 
	#PXP_WFE_B_CTRL_SET_DONE_SHIFT
 (31U)

	)

24498 
	#PXP_WFE_B_CTRL_SET_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_SET_DONE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_SET_DONE_MASK
)

	)

24501 
	#PXP_WFE_B_CTRL_CLR_ENABLE_MASK
 (0x1U)

	)

24502 
	#PXP_WFE_B_CTRL_CLR_ENABLE_SHIFT
 (0U)

	)

24503 
	#PXP_WFE_B_CTRL_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_CLR_ENABLE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_CLR_ENABLE_MASK
)

	)

24504 
	#PXP_WFE_B_CTRL_CLR_SW_RESET_MASK
 (0x4U)

	)

24505 
	#PXP_WFE_B_CTRL_CLR_SW_RESET_SHIFT
 (2U)

	)

24506 
	#PXP_WFE_B_CTRL_CLR_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_CLR_SW_RESET_SHIFT
)Ë& 
PXP_WFE_B_CTRL_CLR_SW_RESET_MASK
)

	)

24507 
	#PXP_WFE_B_CTRL_CLR_DONE_MASK
 (0x80000000U)

	)

24508 
	#PXP_WFE_B_CTRL_CLR_DONE_SHIFT
 (31U)

	)

24509 
	#PXP_WFE_B_CTRL_CLR_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_CLR_DONE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_CLR_DONE_MASK
)

	)

24512 
	#PXP_WFE_B_CTRL_TOG_ENABLE_MASK
 (0x1U)

	)

24513 
	#PXP_WFE_B_CTRL_TOG_ENABLE_SHIFT
 (0U)

	)

24514 
	#PXP_WFE_B_CTRL_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_TOG_ENABLE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_TOG_ENABLE_MASK
)

	)

24515 
	#PXP_WFE_B_CTRL_TOG_SW_RESET_MASK
 (0x4U)

	)

24516 
	#PXP_WFE_B_CTRL_TOG_SW_RESET_SHIFT
 (2U)

	)

24517 
	#PXP_WFE_B_CTRL_TOG_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_TOG_SW_RESET_SHIFT
)Ë& 
PXP_WFE_B_CTRL_TOG_SW_RESET_MASK
)

	)

24518 
	#PXP_WFE_B_CTRL_TOG_DONE_MASK
 (0x80000000U)

	)

24519 
	#PXP_WFE_B_CTRL_TOG_DONE_SHIFT
 (31U)

	)

24520 
	#PXP_WFE_B_CTRL_TOG_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_CTRL_TOG_DONE_SHIFT
)Ë& 
PXP_WFE_B_CTRL_TOG_DONE_MASK
)

	)

24523 
	#PXP_WFE_B_DIMENSIONS_WIDTH_MASK
 (0xFFFU)

	)

24524 
	#PXP_WFE_B_DIMENSIONS_WIDTH_SHIFT
 (0U)

	)

24525 
	#PXP_WFE_B_DIMENSIONS_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_DIMENSIONS_WIDTH_SHIFT
)Ë& 
PXP_WFE_B_DIMENSIONS_WIDTH_MASK
)

	)

24526 
	#PXP_WFE_B_DIMENSIONS_HEIGHT_MASK
 (0xFFF0000U)

	)

24527 
	#PXP_WFE_B_DIMENSIONS_HEIGHT_SHIFT
 (16U)

	)

24528 
	#PXP_WFE_B_DIMENSIONS_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_DIMENSIONS_HEIGHT_SHIFT
)Ë& 
PXP_WFE_B_DIMENSIONS_HEIGHT_MASK
)

	)

24531 
	#PXP_WFE_B_OFFSET_X_OFFSET_MASK
 (0xFFFU)

	)

24532 
	#PXP_WFE_B_OFFSET_X_OFFSET_SHIFT
 (0U)

	)

24533 
	#PXP_WFE_B_OFFSET_X_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_OFFSET_X_OFFSET_SHIFT
)Ë& 
PXP_WFE_B_OFFSET_X_OFFSET_MASK
)

	)

24534 
	#PXP_WFE_B_OFFSET_Y_OFFSET_MASK
 (0xFFF0000U)

	)

24535 
	#PXP_WFE_B_OFFSET_Y_OFFSET_SHIFT
 (16U)

	)

24536 
	#PXP_WFE_B_OFFSET_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_OFFSET_Y_OFFSET_SHIFT
)Ë& 
PXP_WFE_B_OFFSET_Y_OFFSET_MASK
)

	)

24539 
	#PXP_WFE_B_SW_DATA_REGS_VAL0_MASK
 (0xFFU)

	)

24540 
	#PXP_WFE_B_SW_DATA_REGS_VAL0_SHIFT
 (0U)

	)

24541 
	#PXP_WFE_B_SW_DATA_REGS_VAL0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_DATA_REGS_VAL0_SHIFT
)Ë& 
PXP_WFE_B_SW_DATA_REGS_VAL0_MASK
)

	)

24542 
	#PXP_WFE_B_SW_DATA_REGS_VAL1_MASK
 (0xFF00U)

	)

24543 
	#PXP_WFE_B_SW_DATA_REGS_VAL1_SHIFT
 (8U)

	)

24544 
	#PXP_WFE_B_SW_DATA_REGS_VAL1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_DATA_REGS_VAL1_SHIFT
)Ë& 
PXP_WFE_B_SW_DATA_REGS_VAL1_MASK
)

	)

24545 
	#PXP_WFE_B_SW_DATA_REGS_VAL2_MASK
 (0xFF0000U)

	)

24546 
	#PXP_WFE_B_SW_DATA_REGS_VAL2_SHIFT
 (16U)

	)

24547 
	#PXP_WFE_B_SW_DATA_REGS_VAL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_DATA_REGS_VAL2_SHIFT
)Ë& 
PXP_WFE_B_SW_DATA_REGS_VAL2_MASK
)

	)

24548 
	#PXP_WFE_B_SW_DATA_REGS_VAL3_MASK
 (0xFF000000U)

	)

24549 
	#PXP_WFE_B_SW_DATA_REGS_VAL3_SHIFT
 (24U)

	)

24550 
	#PXP_WFE_B_SW_DATA_REGS_VAL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_DATA_REGS_VAL3_SHIFT
)Ë& 
PXP_WFE_B_SW_DATA_REGS_VAL3_MASK
)

	)

24553 
	#PXP_WFE_B_SW_FLAG_REGS_VAL0_MASK
 (0x1U)

	)

24554 
	#PXP_WFE_B_SW_FLAG_REGS_VAL0_SHIFT
 (0U)

	)

24555 
	#PXP_WFE_B_SW_FLAG_REGS_VAL0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_FLAG_REGS_VAL0_SHIFT
)Ë& 
PXP_WFE_B_SW_FLAG_REGS_VAL0_MASK
)

	)

24556 
	#PXP_WFE_B_SW_FLAG_REGS_VAL1_MASK
 (0x2U)

	)

24557 
	#PXP_WFE_B_SW_FLAG_REGS_VAL1_SHIFT
 (1U)

	)

24558 
	#PXP_WFE_B_SW_FLAG_REGS_VAL1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_FLAG_REGS_VAL1_SHIFT
)Ë& 
PXP_WFE_B_SW_FLAG_REGS_VAL1_MASK
)

	)

24559 
	#PXP_WFE_B_SW_FLAG_REGS_VAL2_MASK
 (0x4U)

	)

24560 
	#PXP_WFE_B_SW_FLAG_REGS_VAL2_SHIFT
 (2U)

	)

24561 
	#PXP_WFE_B_SW_FLAG_REGS_VAL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_FLAG_REGS_VAL2_SHIFT
)Ë& 
PXP_WFE_B_SW_FLAG_REGS_VAL2_MASK
)

	)

24562 
	#PXP_WFE_B_SW_FLAG_REGS_VAL3_MASK
 (0x8U)

	)

24563 
	#PXP_WFE_B_SW_FLAG_REGS_VAL3_SHIFT
 (3U)

	)

24564 
	#PXP_WFE_B_SW_FLAG_REGS_VAL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_SW_FLAG_REGS_VAL3_SHIFT
)Ë& 
PXP_WFE_B_SW_FLAG_REGS_VAL3_MASK
)

	)

24567 
	#PXP_WFE_B_STAGE1_MUX0_MUX0_MASK
 (0x3FU)

	)

24568 
	#PXP_WFE_B_STAGE1_MUX0_MUX0_SHIFT
 (0U)

	)

24569 
	#PXP_WFE_B_STAGE1_MUX0_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_MUX0_MASK
)

	)

24570 
	#PXP_WFE_B_STAGE1_MUX0_MUX1_MASK
 (0x3F00U)

	)

24571 
	#PXP_WFE_B_STAGE1_MUX0_MUX1_SHIFT
 (8U)

	)

24572 
	#PXP_WFE_B_STAGE1_MUX0_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_MUX1_MASK
)

	)

24573 
	#PXP_WFE_B_STAGE1_MUX0_MUX2_MASK
 (0x3F0000U)

	)

24574 
	#PXP_WFE_B_STAGE1_MUX0_MUX2_SHIFT
 (16U)

	)

24575 
	#PXP_WFE_B_STAGE1_MUX0_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_MUX2_MASK
)

	)

24576 
	#PXP_WFE_B_STAGE1_MUX0_MUX3_MASK
 (0x3F000000U)

	)

24577 
	#PXP_WFE_B_STAGE1_MUX0_MUX3_SHIFT
 (24U)

	)

24578 
	#PXP_WFE_B_STAGE1_MUX0_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_MUX3_MASK
)

	)

24581 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX0_MASK
 (0x3FU)

	)

24582 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX0_SHIFT
 (0U)

	)

24583 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_SET_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_SET_MUX0_MASK
)

	)

24584 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX1_MASK
 (0x3F00U)

	)

24585 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX1_SHIFT
 (8U)

	)

24586 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_SET_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_SET_MUX1_MASK
)

	)

24587 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX2_MASK
 (0x3F0000U)

	)

24588 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX2_SHIFT
 (16U)

	)

24589 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_SET_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_SET_MUX2_MASK
)

	)

24590 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX3_MASK
 (0x3F000000U)

	)

24591 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX3_SHIFT
 (24U)

	)

24592 
	#PXP_WFE_B_STAGE1_MUX0_SET_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_SET_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_SET_MUX3_MASK
)

	)

24595 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX0_MASK
 (0x3FU)

	)

24596 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX0_SHIFT
 (0U)

	)

24597 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX0_MASK
)

	)

24598 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX1_MASK
 (0x3F00U)

	)

24599 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX1_SHIFT
 (8U)

	)

24600 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX1_MASK
)

	)

24601 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX2_MASK
 (0x3F0000U)

	)

24602 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX2_SHIFT
 (16U)

	)

24603 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX2_MASK
)

	)

24604 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX3_MASK
 (0x3F000000U)

	)

24605 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX3_SHIFT
 (24U)

	)

24606 
	#PXP_WFE_B_STAGE1_MUX0_CLR_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_CLR_MUX3_MASK
)

	)

24609 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX0_MASK
 (0x3FU)

	)

24610 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX0_SHIFT
 (0U)

	)

24611 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX0_MASK
)

	)

24612 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX1_MASK
 (0x3F00U)

	)

24613 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX1_SHIFT
 (8U)

	)

24614 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX1_MASK
)

	)

24615 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX2_MASK
 (0x3F0000U)

	)

24616 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX2_SHIFT
 (16U)

	)

24617 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX2_MASK
)

	)

24618 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX3_MASK
 (0x3F000000U)

	)

24619 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX3_SHIFT
 (24U)

	)

24620 
	#PXP_WFE_B_STAGE1_MUX0_TOG_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX0_TOG_MUX3_MASK
)

	)

24623 
	#PXP_WFE_B_STAGE1_MUX1_MUX4_MASK
 (0x3FU)

	)

24624 
	#PXP_WFE_B_STAGE1_MUX1_MUX4_SHIFT
 (0U)

	)

24625 
	#PXP_WFE_B_STAGE1_MUX1_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_MUX4_MASK
)

	)

24626 
	#PXP_WFE_B_STAGE1_MUX1_MUX5_MASK
 (0x3F00U)

	)

24627 
	#PXP_WFE_B_STAGE1_MUX1_MUX5_SHIFT
 (8U)

	)

24628 
	#PXP_WFE_B_STAGE1_MUX1_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_MUX5_MASK
)

	)

24629 
	#PXP_WFE_B_STAGE1_MUX1_MUX6_MASK
 (0x3F0000U)

	)

24630 
	#PXP_WFE_B_STAGE1_MUX1_MUX6_SHIFT
 (16U)

	)

24631 
	#PXP_WFE_B_STAGE1_MUX1_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_MUX6_MASK
)

	)

24632 
	#PXP_WFE_B_STAGE1_MUX1_MUX7_MASK
 (0x3F000000U)

	)

24633 
	#PXP_WFE_B_STAGE1_MUX1_MUX7_SHIFT
 (24U)

	)

24634 
	#PXP_WFE_B_STAGE1_MUX1_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_MUX7_MASK
)

	)

24637 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX4_MASK
 (0x3FU)

	)

24638 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX4_SHIFT
 (0U)

	)

24639 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_SET_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_SET_MUX4_MASK
)

	)

24640 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX5_MASK
 (0x3F00U)

	)

24641 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX5_SHIFT
 (8U)

	)

24642 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_SET_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_SET_MUX5_MASK
)

	)

24643 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX6_MASK
 (0x3F0000U)

	)

24644 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX6_SHIFT
 (16U)

	)

24645 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_SET_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_SET_MUX6_MASK
)

	)

24646 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX7_MASK
 (0x3F000000U)

	)

24647 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX7_SHIFT
 (24U)

	)

24648 
	#PXP_WFE_B_STAGE1_MUX1_SET_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_SET_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_SET_MUX7_MASK
)

	)

24651 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX4_MASK
 (0x3FU)

	)

24652 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX4_SHIFT
 (0U)

	)

24653 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX4_MASK
)

	)

24654 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX5_MASK
 (0x3F00U)

	)

24655 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX5_SHIFT
 (8U)

	)

24656 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX5_MASK
)

	)

24657 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX6_MASK
 (0x3F0000U)

	)

24658 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX6_SHIFT
 (16U)

	)

24659 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX6_MASK
)

	)

24660 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX7_MASK
 (0x3F000000U)

	)

24661 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX7_SHIFT
 (24U)

	)

24662 
	#PXP_WFE_B_STAGE1_MUX1_CLR_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_CLR_MUX7_MASK
)

	)

24665 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX4_MASK
 (0x3FU)

	)

24666 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX4_SHIFT
 (0U)

	)

24667 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX4_MASK
)

	)

24668 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX5_MASK
 (0x3F00U)

	)

24669 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX5_SHIFT
 (8U)

	)

24670 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX5_MASK
)

	)

24671 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX6_MASK
 (0x3F0000U)

	)

24672 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX6_SHIFT
 (16U)

	)

24673 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX6_MASK
)

	)

24674 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX7_MASK
 (0x3F000000U)

	)

24675 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX7_SHIFT
 (24U)

	)

24676 
	#PXP_WFE_B_STAGE1_MUX1_TOG_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX1_TOG_MUX7_MASK
)

	)

24679 
	#PXP_WFE_B_STAGE1_MUX2_MUX8_MASK
 (0x3FU)

	)

24680 
	#PXP_WFE_B_STAGE1_MUX2_MUX8_SHIFT
 (0U)

	)

24681 
	#PXP_WFE_B_STAGE1_MUX2_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_MUX8_MASK
)

	)

24682 
	#PXP_WFE_B_STAGE1_MUX2_MUX9_MASK
 (0x3F00U)

	)

24683 
	#PXP_WFE_B_STAGE1_MUX2_MUX9_SHIFT
 (8U)

	)

24684 
	#PXP_WFE_B_STAGE1_MUX2_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_MUX9_MASK
)

	)

24685 
	#PXP_WFE_B_STAGE1_MUX2_MUX10_MASK
 (0x3F0000U)

	)

24686 
	#PXP_WFE_B_STAGE1_MUX2_MUX10_SHIFT
 (16U)

	)

24687 
	#PXP_WFE_B_STAGE1_MUX2_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_MUX10_MASK
)

	)

24688 
	#PXP_WFE_B_STAGE1_MUX2_MUX11_MASK
 (0x3F000000U)

	)

24689 
	#PXP_WFE_B_STAGE1_MUX2_MUX11_SHIFT
 (24U)

	)

24690 
	#PXP_WFE_B_STAGE1_MUX2_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_MUX11_MASK
)

	)

24693 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX8_MASK
 (0x3FU)

	)

24694 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX8_SHIFT
 (0U)

	)

24695 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_SET_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_SET_MUX8_MASK
)

	)

24696 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX9_MASK
 (0x3F00U)

	)

24697 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX9_SHIFT
 (8U)

	)

24698 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_SET_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_SET_MUX9_MASK
)

	)

24699 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX10_MASK
 (0x3F0000U)

	)

24700 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX10_SHIFT
 (16U)

	)

24701 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_SET_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_SET_MUX10_MASK
)

	)

24702 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX11_MASK
 (0x3F000000U)

	)

24703 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX11_SHIFT
 (24U)

	)

24704 
	#PXP_WFE_B_STAGE1_MUX2_SET_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_SET_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_SET_MUX11_MASK
)

	)

24707 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX8_MASK
 (0x3FU)

	)

24708 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX8_SHIFT
 (0U)

	)

24709 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX8_MASK
)

	)

24710 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX9_MASK
 (0x3F00U)

	)

24711 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX9_SHIFT
 (8U)

	)

24712 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX9_MASK
)

	)

24713 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX10_MASK
 (0x3F0000U)

	)

24714 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX10_SHIFT
 (16U)

	)

24715 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX10_MASK
)

	)

24716 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX11_MASK
 (0x3F000000U)

	)

24717 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX11_SHIFT
 (24U)

	)

24718 
	#PXP_WFE_B_STAGE1_MUX2_CLR_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_CLR_MUX11_MASK
)

	)

24721 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX8_MASK
 (0x3FU)

	)

24722 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX8_SHIFT
 (0U)

	)

24723 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX8_MASK
)

	)

24724 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX9_MASK
 (0x3F00U)

	)

24725 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX9_SHIFT
 (8U)

	)

24726 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX9_MASK
)

	)

24727 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX10_MASK
 (0x3F0000U)

	)

24728 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX10_SHIFT
 (16U)

	)

24729 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX10_MASK
)

	)

24730 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX11_MASK
 (0x3F000000U)

	)

24731 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX11_SHIFT
 (24U)

	)

24732 
	#PXP_WFE_B_STAGE1_MUX2_TOG_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX2_TOG_MUX11_MASK
)

	)

24735 
	#PXP_WFE_B_STAGE1_MUX3_MUX12_MASK
 (0x3FU)

	)

24736 
	#PXP_WFE_B_STAGE1_MUX3_MUX12_SHIFT
 (0U)

	)

24737 
	#PXP_WFE_B_STAGE1_MUX3_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_MUX12_MASK
)

	)

24738 
	#PXP_WFE_B_STAGE1_MUX3_MUX13_MASK
 (0x3F00U)

	)

24739 
	#PXP_WFE_B_STAGE1_MUX3_MUX13_SHIFT
 (8U)

	)

24740 
	#PXP_WFE_B_STAGE1_MUX3_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_MUX13_MASK
)

	)

24741 
	#PXP_WFE_B_STAGE1_MUX3_MUX14_MASK
 (0x3F0000U)

	)

24742 
	#PXP_WFE_B_STAGE1_MUX3_MUX14_SHIFT
 (16U)

	)

24743 
	#PXP_WFE_B_STAGE1_MUX3_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_MUX14_MASK
)

	)

24744 
	#PXP_WFE_B_STAGE1_MUX3_MUX15_MASK
 (0x3F000000U)

	)

24745 
	#PXP_WFE_B_STAGE1_MUX3_MUX15_SHIFT
 (24U)

	)

24746 
	#PXP_WFE_B_STAGE1_MUX3_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_MUX15_MASK
)

	)

24749 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX12_MASK
 (0x3FU)

	)

24750 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX12_SHIFT
 (0U)

	)

24751 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_SET_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_SET_MUX12_MASK
)

	)

24752 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX13_MASK
 (0x3F00U)

	)

24753 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX13_SHIFT
 (8U)

	)

24754 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_SET_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_SET_MUX13_MASK
)

	)

24755 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX14_MASK
 (0x3F0000U)

	)

24756 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX14_SHIFT
 (16U)

	)

24757 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_SET_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_SET_MUX14_MASK
)

	)

24758 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX15_MASK
 (0x3F000000U)

	)

24759 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX15_SHIFT
 (24U)

	)

24760 
	#PXP_WFE_B_STAGE1_MUX3_SET_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_SET_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_SET_MUX15_MASK
)

	)

24763 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX12_MASK
 (0x3FU)

	)

24764 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX12_SHIFT
 (0U)

	)

24765 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX12_MASK
)

	)

24766 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX13_MASK
 (0x3F00U)

	)

24767 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX13_SHIFT
 (8U)

	)

24768 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX13_MASK
)

	)

24769 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX14_MASK
 (0x3F0000U)

	)

24770 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX14_SHIFT
 (16U)

	)

24771 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX14_MASK
)

	)

24772 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX15_MASK
 (0x3F000000U)

	)

24773 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX15_SHIFT
 (24U)

	)

24774 
	#PXP_WFE_B_STAGE1_MUX3_CLR_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_CLR_MUX15_MASK
)

	)

24777 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX12_MASK
 (0x3FU)

	)

24778 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX12_SHIFT
 (0U)

	)

24779 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX12_MASK
)

	)

24780 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX13_MASK
 (0x3F00U)

	)

24781 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX13_SHIFT
 (8U)

	)

24782 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX13_MASK
)

	)

24783 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX14_MASK
 (0x3F0000U)

	)

24784 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX14_SHIFT
 (16U)

	)

24785 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX14_MASK
)

	)

24786 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX15_MASK
 (0x3F000000U)

	)

24787 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX15_SHIFT
 (24U)

	)

24788 
	#PXP_WFE_B_STAGE1_MUX3_TOG_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX3_TOG_MUX15_MASK
)

	)

24791 
	#PXP_WFE_B_STAGE1_MUX4_MUX16_MASK
 (0x3FU)

	)

24792 
	#PXP_WFE_B_STAGE1_MUX4_MUX16_SHIFT
 (0U)

	)

24793 
	#PXP_WFE_B_STAGE1_MUX4_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_MUX16_MASK
)

	)

24794 
	#PXP_WFE_B_STAGE1_MUX4_MUX17_MASK
 (0x3F00U)

	)

24795 
	#PXP_WFE_B_STAGE1_MUX4_MUX17_SHIFT
 (8U)

	)

24796 
	#PXP_WFE_B_STAGE1_MUX4_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_MUX17_MASK
)

	)

24797 
	#PXP_WFE_B_STAGE1_MUX4_MUX18_MASK
 (0x3F0000U)

	)

24798 
	#PXP_WFE_B_STAGE1_MUX4_MUX18_SHIFT
 (16U)

	)

24799 
	#PXP_WFE_B_STAGE1_MUX4_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_MUX18_MASK
)

	)

24800 
	#PXP_WFE_B_STAGE1_MUX4_MUX19_MASK
 (0x3F000000U)

	)

24801 
	#PXP_WFE_B_STAGE1_MUX4_MUX19_SHIFT
 (24U)

	)

24802 
	#PXP_WFE_B_STAGE1_MUX4_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_MUX19_MASK
)

	)

24805 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX16_MASK
 (0x3FU)

	)

24806 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX16_SHIFT
 (0U)

	)

24807 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_SET_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_SET_MUX16_MASK
)

	)

24808 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX17_MASK
 (0x3F00U)

	)

24809 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX17_SHIFT
 (8U)

	)

24810 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_SET_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_SET_MUX17_MASK
)

	)

24811 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX18_MASK
 (0x3F0000U)

	)

24812 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX18_SHIFT
 (16U)

	)

24813 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_SET_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_SET_MUX18_MASK
)

	)

24814 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX19_MASK
 (0x3F000000U)

	)

24815 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX19_SHIFT
 (24U)

	)

24816 
	#PXP_WFE_B_STAGE1_MUX4_SET_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_SET_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_SET_MUX19_MASK
)

	)

24819 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX16_MASK
 (0x3FU)

	)

24820 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX16_SHIFT
 (0U)

	)

24821 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX16_MASK
)

	)

24822 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX17_MASK
 (0x3F00U)

	)

24823 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX17_SHIFT
 (8U)

	)

24824 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX17_MASK
)

	)

24825 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX18_MASK
 (0x3F0000U)

	)

24826 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX18_SHIFT
 (16U)

	)

24827 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX18_MASK
)

	)

24828 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX19_MASK
 (0x3F000000U)

	)

24829 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX19_SHIFT
 (24U)

	)

24830 
	#PXP_WFE_B_STAGE1_MUX4_CLR_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_CLR_MUX19_MASK
)

	)

24833 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX16_MASK
 (0x3FU)

	)

24834 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX16_SHIFT
 (0U)

	)

24835 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX16_MASK
)

	)

24836 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX17_MASK
 (0x3F00U)

	)

24837 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX17_SHIFT
 (8U)

	)

24838 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX17_MASK
)

	)

24839 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX18_MASK
 (0x3F0000U)

	)

24840 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX18_SHIFT
 (16U)

	)

24841 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX18_MASK
)

	)

24842 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX19_MASK
 (0x3F000000U)

	)

24843 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX19_SHIFT
 (24U)

	)

24844 
	#PXP_WFE_B_STAGE1_MUX4_TOG_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX4_TOG_MUX19_MASK
)

	)

24847 
	#PXP_WFE_B_STAGE1_MUX5_MUX20_MASK
 (0x3FU)

	)

24848 
	#PXP_WFE_B_STAGE1_MUX5_MUX20_SHIFT
 (0U)

	)

24849 
	#PXP_WFE_B_STAGE1_MUX5_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_MUX20_MASK
)

	)

24850 
	#PXP_WFE_B_STAGE1_MUX5_MUX21_MASK
 (0x3F00U)

	)

24851 
	#PXP_WFE_B_STAGE1_MUX5_MUX21_SHIFT
 (8U)

	)

24852 
	#PXP_WFE_B_STAGE1_MUX5_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_MUX21_MASK
)

	)

24853 
	#PXP_WFE_B_STAGE1_MUX5_MUX22_MASK
 (0x3F0000U)

	)

24854 
	#PXP_WFE_B_STAGE1_MUX5_MUX22_SHIFT
 (16U)

	)

24855 
	#PXP_WFE_B_STAGE1_MUX5_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_MUX22_MASK
)

	)

24856 
	#PXP_WFE_B_STAGE1_MUX5_MUX23_MASK
 (0x3F000000U)

	)

24857 
	#PXP_WFE_B_STAGE1_MUX5_MUX23_SHIFT
 (24U)

	)

24858 
	#PXP_WFE_B_STAGE1_MUX5_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_MUX23_MASK
)

	)

24861 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX20_MASK
 (0x3FU)

	)

24862 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX20_SHIFT
 (0U)

	)

24863 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_SET_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_SET_MUX20_MASK
)

	)

24864 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX21_MASK
 (0x3F00U)

	)

24865 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX21_SHIFT
 (8U)

	)

24866 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_SET_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_SET_MUX21_MASK
)

	)

24867 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX22_MASK
 (0x3F0000U)

	)

24868 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX22_SHIFT
 (16U)

	)

24869 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_SET_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_SET_MUX22_MASK
)

	)

24870 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX23_MASK
 (0x3F000000U)

	)

24871 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX23_SHIFT
 (24U)

	)

24872 
	#PXP_WFE_B_STAGE1_MUX5_SET_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_SET_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_SET_MUX23_MASK
)

	)

24875 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX20_MASK
 (0x3FU)

	)

24876 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX20_SHIFT
 (0U)

	)

24877 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX20_MASK
)

	)

24878 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX21_MASK
 (0x3F00U)

	)

24879 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX21_SHIFT
 (8U)

	)

24880 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX21_MASK
)

	)

24881 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX22_MASK
 (0x3F0000U)

	)

24882 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX22_SHIFT
 (16U)

	)

24883 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX22_MASK
)

	)

24884 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX23_MASK
 (0x3F000000U)

	)

24885 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX23_SHIFT
 (24U)

	)

24886 
	#PXP_WFE_B_STAGE1_MUX5_CLR_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_CLR_MUX23_MASK
)

	)

24889 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX20_MASK
 (0x3FU)

	)

24890 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX20_SHIFT
 (0U)

	)

24891 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX20_MASK
)

	)

24892 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX21_MASK
 (0x3F00U)

	)

24893 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX21_SHIFT
 (8U)

	)

24894 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX21_MASK
)

	)

24895 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX22_MASK
 (0x3F0000U)

	)

24896 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX22_SHIFT
 (16U)

	)

24897 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX22_MASK
)

	)

24898 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX23_MASK
 (0x3F000000U)

	)

24899 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX23_SHIFT
 (24U)

	)

24900 
	#PXP_WFE_B_STAGE1_MUX5_TOG_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX5_TOG_MUX23_MASK
)

	)

24903 
	#PXP_WFE_B_STAGE1_MUX6_MUX24_MASK
 (0x3FU)

	)

24904 
	#PXP_WFE_B_STAGE1_MUX6_MUX24_SHIFT
 (0U)

	)

24905 
	#PXP_WFE_B_STAGE1_MUX6_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_MUX24_MASK
)

	)

24906 
	#PXP_WFE_B_STAGE1_MUX6_MUX25_MASK
 (0x3F00U)

	)

24907 
	#PXP_WFE_B_STAGE1_MUX6_MUX25_SHIFT
 (8U)

	)

24908 
	#PXP_WFE_B_STAGE1_MUX6_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_MUX25_MASK
)

	)

24909 
	#PXP_WFE_B_STAGE1_MUX6_MUX26_MASK
 (0x3F0000U)

	)

24910 
	#PXP_WFE_B_STAGE1_MUX6_MUX26_SHIFT
 (16U)

	)

24911 
	#PXP_WFE_B_STAGE1_MUX6_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_MUX26_MASK
)

	)

24912 
	#PXP_WFE_B_STAGE1_MUX6_MUX27_MASK
 (0x3F000000U)

	)

24913 
	#PXP_WFE_B_STAGE1_MUX6_MUX27_SHIFT
 (24U)

	)

24914 
	#PXP_WFE_B_STAGE1_MUX6_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_MUX27_MASK
)

	)

24917 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX24_MASK
 (0x3FU)

	)

24918 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX24_SHIFT
 (0U)

	)

24919 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_SET_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_SET_MUX24_MASK
)

	)

24920 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX25_MASK
 (0x3F00U)

	)

24921 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX25_SHIFT
 (8U)

	)

24922 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_SET_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_SET_MUX25_MASK
)

	)

24923 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX26_MASK
 (0x3F0000U)

	)

24924 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX26_SHIFT
 (16U)

	)

24925 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_SET_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_SET_MUX26_MASK
)

	)

24926 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX27_MASK
 (0x3F000000U)

	)

24927 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX27_SHIFT
 (24U)

	)

24928 
	#PXP_WFE_B_STAGE1_MUX6_SET_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_SET_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_SET_MUX27_MASK
)

	)

24931 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX24_MASK
 (0x3FU)

	)

24932 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX24_SHIFT
 (0U)

	)

24933 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX24_MASK
)

	)

24934 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX25_MASK
 (0x3F00U)

	)

24935 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX25_SHIFT
 (8U)

	)

24936 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX25_MASK
)

	)

24937 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX26_MASK
 (0x3F0000U)

	)

24938 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX26_SHIFT
 (16U)

	)

24939 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX26_MASK
)

	)

24940 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX27_MASK
 (0x3F000000U)

	)

24941 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX27_SHIFT
 (24U)

	)

24942 
	#PXP_WFE_B_STAGE1_MUX6_CLR_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_CLR_MUX27_MASK
)

	)

24945 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX24_MASK
 (0x3FU)

	)

24946 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX24_SHIFT
 (0U)

	)

24947 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX24_MASK
)

	)

24948 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX25_MASK
 (0x3F00U)

	)

24949 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX25_SHIFT
 (8U)

	)

24950 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX25_MASK
)

	)

24951 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX26_MASK
 (0x3F0000U)

	)

24952 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX26_SHIFT
 (16U)

	)

24953 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX26_MASK
)

	)

24954 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX27_MASK
 (0x3F000000U)

	)

24955 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX27_SHIFT
 (24U)

	)

24956 
	#PXP_WFE_B_STAGE1_MUX6_TOG_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX6_TOG_MUX27_MASK
)

	)

24959 
	#PXP_WFE_B_STAGE1_MUX7_MUX28_MASK
 (0x3FU)

	)

24960 
	#PXP_WFE_B_STAGE1_MUX7_MUX28_SHIFT
 (0U)

	)

24961 
	#PXP_WFE_B_STAGE1_MUX7_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_MUX28_MASK
)

	)

24962 
	#PXP_WFE_B_STAGE1_MUX7_MUX29_MASK
 (0x3F00U)

	)

24963 
	#PXP_WFE_B_STAGE1_MUX7_MUX29_SHIFT
 (8U)

	)

24964 
	#PXP_WFE_B_STAGE1_MUX7_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_MUX29_MASK
)

	)

24965 
	#PXP_WFE_B_STAGE1_MUX7_MUX30_MASK
 (0x3F0000U)

	)

24966 
	#PXP_WFE_B_STAGE1_MUX7_MUX30_SHIFT
 (16U)

	)

24967 
	#PXP_WFE_B_STAGE1_MUX7_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_MUX30_MASK
)

	)

24968 
	#PXP_WFE_B_STAGE1_MUX7_MUX31_MASK
 (0x3F000000U)

	)

24969 
	#PXP_WFE_B_STAGE1_MUX7_MUX31_SHIFT
 (24U)

	)

24970 
	#PXP_WFE_B_STAGE1_MUX7_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_MUX31_MASK
)

	)

24973 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX28_MASK
 (0x3FU)

	)

24974 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX28_SHIFT
 (0U)

	)

24975 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_SET_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_SET_MUX28_MASK
)

	)

24976 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX29_MASK
 (0x3F00U)

	)

24977 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX29_SHIFT
 (8U)

	)

24978 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_SET_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_SET_MUX29_MASK
)

	)

24979 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX30_MASK
 (0x3F0000U)

	)

24980 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX30_SHIFT
 (16U)

	)

24981 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_SET_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_SET_MUX30_MASK
)

	)

24982 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX31_MASK
 (0x3F000000U)

	)

24983 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX31_SHIFT
 (24U)

	)

24984 
	#PXP_WFE_B_STAGE1_MUX7_SET_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_SET_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_SET_MUX31_MASK
)

	)

24987 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX28_MASK
 (0x3FU)

	)

24988 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX28_SHIFT
 (0U)

	)

24989 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX28_MASK
)

	)

24990 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX29_MASK
 (0x3F00U)

	)

24991 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX29_SHIFT
 (8U)

	)

24992 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX29_MASK
)

	)

24993 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX30_MASK
 (0x3F0000U)

	)

24994 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX30_SHIFT
 (16U)

	)

24995 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX30_MASK
)

	)

24996 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX31_MASK
 (0x3F000000U)

	)

24997 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX31_SHIFT
 (24U)

	)

24998 
	#PXP_WFE_B_STAGE1_MUX7_CLR_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_CLR_MUX31_MASK
)

	)

25001 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX28_MASK
 (0x3FU)

	)

25002 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX28_SHIFT
 (0U)

	)

25003 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX28_MASK
)

	)

25004 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX29_MASK
 (0x3F00U)

	)

25005 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX29_SHIFT
 (8U)

	)

25006 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX29_MASK
)

	)

25007 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX30_MASK
 (0x3F0000U)

	)

25008 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX30_SHIFT
 (16U)

	)

25009 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX30_MASK
)

	)

25010 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX31_MASK
 (0x3F000000U)

	)

25011 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX31_SHIFT
 (24U)

	)

25012 
	#PXP_WFE_B_STAGE1_MUX7_TOG_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX7_TOG_MUX31_MASK
)

	)

25015 
	#PXP_WFE_B_STAGE1_MUX8_MUX32_MASK
 (0x3FU)

	)

25016 
	#PXP_WFE_B_STAGE1_MUX8_MUX32_SHIFT
 (0U)

	)

25017 
	#PXP_WFE_B_STAGE1_MUX8_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX8_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX8_MUX32_MASK
)

	)

25020 
	#PXP_WFE_B_STAGE1_MUX8_SET_MUX32_MASK
 (0x3FU)

	)

25021 
	#PXP_WFE_B_STAGE1_MUX8_SET_MUX32_SHIFT
 (0U)

	)

25022 
	#PXP_WFE_B_STAGE1_MUX8_SET_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX8_SET_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX8_SET_MUX32_MASK
)

	)

25025 
	#PXP_WFE_B_STAGE1_MUX8_CLR_MUX32_MASK
 (0x3FU)

	)

25026 
	#PXP_WFE_B_STAGE1_MUX8_CLR_MUX32_SHIFT
 (0U)

	)

25027 
	#PXP_WFE_B_STAGE1_MUX8_CLR_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX8_CLR_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX8_CLR_MUX32_MASK
)

	)

25030 
	#PXP_WFE_B_STAGE1_MUX8_TOG_MUX32_MASK
 (0x3FU)

	)

25031 
	#PXP_WFE_B_STAGE1_MUX8_TOG_MUX32_SHIFT
 (0U)

	)

25032 
	#PXP_WFE_B_STAGE1_MUX8_TOG_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_MUX8_TOG_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_MUX8_TOG_MUX32_MASK
)

	)

25035 
	#PXP_WFE_B_STAGE2_MUX0_MUX0_MASK
 (0x3FU)

	)

25036 
	#PXP_WFE_B_STAGE2_MUX0_MUX0_SHIFT
 (0U)

	)

25037 
	#PXP_WFE_B_STAGE2_MUX0_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_MUX0_MASK
)

	)

25038 
	#PXP_WFE_B_STAGE2_MUX0_MUX1_MASK
 (0x3F00U)

	)

25039 
	#PXP_WFE_B_STAGE2_MUX0_MUX1_SHIFT
 (8U)

	)

25040 
	#PXP_WFE_B_STAGE2_MUX0_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_MUX1_MASK
)

	)

25041 
	#PXP_WFE_B_STAGE2_MUX0_MUX2_MASK
 (0x3F0000U)

	)

25042 
	#PXP_WFE_B_STAGE2_MUX0_MUX2_SHIFT
 (16U)

	)

25043 
	#PXP_WFE_B_STAGE2_MUX0_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_MUX2_MASK
)

	)

25044 
	#PXP_WFE_B_STAGE2_MUX0_MUX3_MASK
 (0x3F000000U)

	)

25045 
	#PXP_WFE_B_STAGE2_MUX0_MUX3_SHIFT
 (24U)

	)

25046 
	#PXP_WFE_B_STAGE2_MUX0_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_MUX3_MASK
)

	)

25049 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX0_MASK
 (0x3FU)

	)

25050 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX0_SHIFT
 (0U)

	)

25051 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_SET_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_SET_MUX0_MASK
)

	)

25052 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX1_MASK
 (0x3F00U)

	)

25053 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX1_SHIFT
 (8U)

	)

25054 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_SET_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_SET_MUX1_MASK
)

	)

25055 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX2_MASK
 (0x3F0000U)

	)

25056 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX2_SHIFT
 (16U)

	)

25057 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_SET_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_SET_MUX2_MASK
)

	)

25058 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX3_MASK
 (0x3F000000U)

	)

25059 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX3_SHIFT
 (24U)

	)

25060 
	#PXP_WFE_B_STAGE2_MUX0_SET_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_SET_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_SET_MUX3_MASK
)

	)

25063 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX0_MASK
 (0x3FU)

	)

25064 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX0_SHIFT
 (0U)

	)

25065 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX0_MASK
)

	)

25066 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX1_MASK
 (0x3F00U)

	)

25067 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX1_SHIFT
 (8U)

	)

25068 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX1_MASK
)

	)

25069 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX2_MASK
 (0x3F0000U)

	)

25070 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX2_SHIFT
 (16U)

	)

25071 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX2_MASK
)

	)

25072 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX3_MASK
 (0x3F000000U)

	)

25073 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX3_SHIFT
 (24U)

	)

25074 
	#PXP_WFE_B_STAGE2_MUX0_CLR_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_CLR_MUX3_MASK
)

	)

25077 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX0_MASK
 (0x3FU)

	)

25078 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX0_SHIFT
 (0U)

	)

25079 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX0_MASK
)

	)

25080 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX1_MASK
 (0x3F00U)

	)

25081 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX1_SHIFT
 (8U)

	)

25082 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX1_MASK
)

	)

25083 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX2_MASK
 (0x3F0000U)

	)

25084 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX2_SHIFT
 (16U)

	)

25085 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX2_MASK
)

	)

25086 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX3_MASK
 (0x3F000000U)

	)

25087 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX3_SHIFT
 (24U)

	)

25088 
	#PXP_WFE_B_STAGE2_MUX0_TOG_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX0_TOG_MUX3_MASK
)

	)

25091 
	#PXP_WFE_B_STAGE2_MUX1_MUX4_MASK
 (0x3FU)

	)

25092 
	#PXP_WFE_B_STAGE2_MUX1_MUX4_SHIFT
 (0U)

	)

25093 
	#PXP_WFE_B_STAGE2_MUX1_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_MUX4_MASK
)

	)

25094 
	#PXP_WFE_B_STAGE2_MUX1_MUX5_MASK
 (0x3F00U)

	)

25095 
	#PXP_WFE_B_STAGE2_MUX1_MUX5_SHIFT
 (8U)

	)

25096 
	#PXP_WFE_B_STAGE2_MUX1_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_MUX5_MASK
)

	)

25097 
	#PXP_WFE_B_STAGE2_MUX1_MUX6_MASK
 (0x3F0000U)

	)

25098 
	#PXP_WFE_B_STAGE2_MUX1_MUX6_SHIFT
 (16U)

	)

25099 
	#PXP_WFE_B_STAGE2_MUX1_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_MUX6_MASK
)

	)

25100 
	#PXP_WFE_B_STAGE2_MUX1_MUX7_MASK
 (0x3F000000U)

	)

25101 
	#PXP_WFE_B_STAGE2_MUX1_MUX7_SHIFT
 (24U)

	)

25102 
	#PXP_WFE_B_STAGE2_MUX1_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_MUX7_MASK
)

	)

25105 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX4_MASK
 (0x3FU)

	)

25106 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX4_SHIFT
 (0U)

	)

25107 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_SET_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_SET_MUX4_MASK
)

	)

25108 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX5_MASK
 (0x3F00U)

	)

25109 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX5_SHIFT
 (8U)

	)

25110 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_SET_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_SET_MUX5_MASK
)

	)

25111 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX6_MASK
 (0x3F0000U)

	)

25112 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX6_SHIFT
 (16U)

	)

25113 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_SET_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_SET_MUX6_MASK
)

	)

25114 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX7_MASK
 (0x3F000000U)

	)

25115 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX7_SHIFT
 (24U)

	)

25116 
	#PXP_WFE_B_STAGE2_MUX1_SET_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_SET_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_SET_MUX7_MASK
)

	)

25119 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX4_MASK
 (0x3FU)

	)

25120 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX4_SHIFT
 (0U)

	)

25121 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX4_MASK
)

	)

25122 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX5_MASK
 (0x3F00U)

	)

25123 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX5_SHIFT
 (8U)

	)

25124 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX5_MASK
)

	)

25125 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX6_MASK
 (0x3F0000U)

	)

25126 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX6_SHIFT
 (16U)

	)

25127 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX6_MASK
)

	)

25128 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX7_MASK
 (0x3F000000U)

	)

25129 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX7_SHIFT
 (24U)

	)

25130 
	#PXP_WFE_B_STAGE2_MUX1_CLR_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_CLR_MUX7_MASK
)

	)

25133 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX4_MASK
 (0x3FU)

	)

25134 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX4_SHIFT
 (0U)

	)

25135 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX4_MASK
)

	)

25136 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX5_MASK
 (0x3F00U)

	)

25137 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX5_SHIFT
 (8U)

	)

25138 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX5_MASK
)

	)

25139 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX6_MASK
 (0x3F0000U)

	)

25140 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX6_SHIFT
 (16U)

	)

25141 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX6_MASK
)

	)

25142 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX7_MASK
 (0x3F000000U)

	)

25143 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX7_SHIFT
 (24U)

	)

25144 
	#PXP_WFE_B_STAGE2_MUX1_TOG_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX1_TOG_MUX7_MASK
)

	)

25147 
	#PXP_WFE_B_STAGE2_MUX2_MUX8_MASK
 (0x3FU)

	)

25148 
	#PXP_WFE_B_STAGE2_MUX2_MUX8_SHIFT
 (0U)

	)

25149 
	#PXP_WFE_B_STAGE2_MUX2_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_MUX8_MASK
)

	)

25150 
	#PXP_WFE_B_STAGE2_MUX2_MUX9_MASK
 (0x3F00U)

	)

25151 
	#PXP_WFE_B_STAGE2_MUX2_MUX9_SHIFT
 (8U)

	)

25152 
	#PXP_WFE_B_STAGE2_MUX2_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_MUX9_MASK
)

	)

25153 
	#PXP_WFE_B_STAGE2_MUX2_MUX10_MASK
 (0x3F0000U)

	)

25154 
	#PXP_WFE_B_STAGE2_MUX2_MUX10_SHIFT
 (16U)

	)

25155 
	#PXP_WFE_B_STAGE2_MUX2_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_MUX10_MASK
)

	)

25156 
	#PXP_WFE_B_STAGE2_MUX2_MUX11_MASK
 (0x3F000000U)

	)

25157 
	#PXP_WFE_B_STAGE2_MUX2_MUX11_SHIFT
 (24U)

	)

25158 
	#PXP_WFE_B_STAGE2_MUX2_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_MUX11_MASK
)

	)

25161 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX8_MASK
 (0x3FU)

	)

25162 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX8_SHIFT
 (0U)

	)

25163 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_SET_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_SET_MUX8_MASK
)

	)

25164 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX9_MASK
 (0x3F00U)

	)

25165 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX9_SHIFT
 (8U)

	)

25166 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_SET_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_SET_MUX9_MASK
)

	)

25167 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX10_MASK
 (0x3F0000U)

	)

25168 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX10_SHIFT
 (16U)

	)

25169 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_SET_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_SET_MUX10_MASK
)

	)

25170 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX11_MASK
 (0x3F000000U)

	)

25171 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX11_SHIFT
 (24U)

	)

25172 
	#PXP_WFE_B_STAGE2_MUX2_SET_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_SET_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_SET_MUX11_MASK
)

	)

25175 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX8_MASK
 (0x3FU)

	)

25176 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX8_SHIFT
 (0U)

	)

25177 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX8_MASK
)

	)

25178 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX9_MASK
 (0x3F00U)

	)

25179 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX9_SHIFT
 (8U)

	)

25180 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX9_MASK
)

	)

25181 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX10_MASK
 (0x3F0000U)

	)

25182 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX10_SHIFT
 (16U)

	)

25183 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX10_MASK
)

	)

25184 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX11_MASK
 (0x3F000000U)

	)

25185 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX11_SHIFT
 (24U)

	)

25186 
	#PXP_WFE_B_STAGE2_MUX2_CLR_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_CLR_MUX11_MASK
)

	)

25189 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX8_MASK
 (0x3FU)

	)

25190 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX8_SHIFT
 (0U)

	)

25191 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX8_MASK
)

	)

25192 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX9_MASK
 (0x3F00U)

	)

25193 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX9_SHIFT
 (8U)

	)

25194 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX9_MASK
)

	)

25195 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX10_MASK
 (0x3F0000U)

	)

25196 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX10_SHIFT
 (16U)

	)

25197 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX10_MASK
)

	)

25198 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX11_MASK
 (0x3F000000U)

	)

25199 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX11_SHIFT
 (24U)

	)

25200 
	#PXP_WFE_B_STAGE2_MUX2_TOG_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX2_TOG_MUX11_MASK
)

	)

25203 
	#PXP_WFE_B_STAGE2_MUX3_MUX12_MASK
 (0x3FU)

	)

25204 
	#PXP_WFE_B_STAGE2_MUX3_MUX12_SHIFT
 (0U)

	)

25205 
	#PXP_WFE_B_STAGE2_MUX3_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_MUX12_MASK
)

	)

25206 
	#PXP_WFE_B_STAGE2_MUX3_MUX13_MASK
 (0x3F00U)

	)

25207 
	#PXP_WFE_B_STAGE2_MUX3_MUX13_SHIFT
 (8U)

	)

25208 
	#PXP_WFE_B_STAGE2_MUX3_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_MUX13_MASK
)

	)

25209 
	#PXP_WFE_B_STAGE2_MUX3_MUX14_MASK
 (0x3F0000U)

	)

25210 
	#PXP_WFE_B_STAGE2_MUX3_MUX14_SHIFT
 (16U)

	)

25211 
	#PXP_WFE_B_STAGE2_MUX3_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_MUX14_MASK
)

	)

25212 
	#PXP_WFE_B_STAGE2_MUX3_MUX15_MASK
 (0x3F000000U)

	)

25213 
	#PXP_WFE_B_STAGE2_MUX3_MUX15_SHIFT
 (24U)

	)

25214 
	#PXP_WFE_B_STAGE2_MUX3_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_MUX15_MASK
)

	)

25217 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX12_MASK
 (0x3FU)

	)

25218 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX12_SHIFT
 (0U)

	)

25219 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_SET_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_SET_MUX12_MASK
)

	)

25220 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX13_MASK
 (0x3F00U)

	)

25221 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX13_SHIFT
 (8U)

	)

25222 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_SET_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_SET_MUX13_MASK
)

	)

25223 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX14_MASK
 (0x3F0000U)

	)

25224 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX14_SHIFT
 (16U)

	)

25225 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_SET_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_SET_MUX14_MASK
)

	)

25226 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX15_MASK
 (0x3F000000U)

	)

25227 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX15_SHIFT
 (24U)

	)

25228 
	#PXP_WFE_B_STAGE2_MUX3_SET_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_SET_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_SET_MUX15_MASK
)

	)

25231 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX12_MASK
 (0x3FU)

	)

25232 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX12_SHIFT
 (0U)

	)

25233 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX12_MASK
)

	)

25234 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX13_MASK
 (0x3F00U)

	)

25235 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX13_SHIFT
 (8U)

	)

25236 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX13_MASK
)

	)

25237 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX14_MASK
 (0x3F0000U)

	)

25238 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX14_SHIFT
 (16U)

	)

25239 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX14_MASK
)

	)

25240 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX15_MASK
 (0x3F000000U)

	)

25241 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX15_SHIFT
 (24U)

	)

25242 
	#PXP_WFE_B_STAGE2_MUX3_CLR_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_CLR_MUX15_MASK
)

	)

25245 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX12_MASK
 (0x3FU)

	)

25246 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX12_SHIFT
 (0U)

	)

25247 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX12_MASK
)

	)

25248 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX13_MASK
 (0x3F00U)

	)

25249 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX13_SHIFT
 (8U)

	)

25250 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX13_MASK
)

	)

25251 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX14_MASK
 (0x3F0000U)

	)

25252 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX14_SHIFT
 (16U)

	)

25253 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX14_MASK
)

	)

25254 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX15_MASK
 (0x3F000000U)

	)

25255 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX15_SHIFT
 (24U)

	)

25256 
	#PXP_WFE_B_STAGE2_MUX3_TOG_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX3_TOG_MUX15_MASK
)

	)

25259 
	#PXP_WFE_B_STAGE2_MUX4_MUX16_MASK
 (0x3FU)

	)

25260 
	#PXP_WFE_B_STAGE2_MUX4_MUX16_SHIFT
 (0U)

	)

25261 
	#PXP_WFE_B_STAGE2_MUX4_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_MUX16_MASK
)

	)

25262 
	#PXP_WFE_B_STAGE2_MUX4_MUX17_MASK
 (0x3F00U)

	)

25263 
	#PXP_WFE_B_STAGE2_MUX4_MUX17_SHIFT
 (8U)

	)

25264 
	#PXP_WFE_B_STAGE2_MUX4_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_MUX17_MASK
)

	)

25265 
	#PXP_WFE_B_STAGE2_MUX4_MUX18_MASK
 (0x3F0000U)

	)

25266 
	#PXP_WFE_B_STAGE2_MUX4_MUX18_SHIFT
 (16U)

	)

25267 
	#PXP_WFE_B_STAGE2_MUX4_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_MUX18_MASK
)

	)

25268 
	#PXP_WFE_B_STAGE2_MUX4_MUX19_MASK
 (0x3F000000U)

	)

25269 
	#PXP_WFE_B_STAGE2_MUX4_MUX19_SHIFT
 (24U)

	)

25270 
	#PXP_WFE_B_STAGE2_MUX4_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_MUX19_MASK
)

	)

25273 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX16_MASK
 (0x3FU)

	)

25274 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX16_SHIFT
 (0U)

	)

25275 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_SET_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_SET_MUX16_MASK
)

	)

25276 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX17_MASK
 (0x3F00U)

	)

25277 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX17_SHIFT
 (8U)

	)

25278 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_SET_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_SET_MUX17_MASK
)

	)

25279 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX18_MASK
 (0x3F0000U)

	)

25280 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX18_SHIFT
 (16U)

	)

25281 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_SET_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_SET_MUX18_MASK
)

	)

25282 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX19_MASK
 (0x3F000000U)

	)

25283 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX19_SHIFT
 (24U)

	)

25284 
	#PXP_WFE_B_STAGE2_MUX4_SET_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_SET_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_SET_MUX19_MASK
)

	)

25287 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX16_MASK
 (0x3FU)

	)

25288 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX16_SHIFT
 (0U)

	)

25289 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX16_MASK
)

	)

25290 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX17_MASK
 (0x3F00U)

	)

25291 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX17_SHIFT
 (8U)

	)

25292 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX17_MASK
)

	)

25293 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX18_MASK
 (0x3F0000U)

	)

25294 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX18_SHIFT
 (16U)

	)

25295 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX18_MASK
)

	)

25296 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX19_MASK
 (0x3F000000U)

	)

25297 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX19_SHIFT
 (24U)

	)

25298 
	#PXP_WFE_B_STAGE2_MUX4_CLR_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_CLR_MUX19_MASK
)

	)

25301 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX16_MASK
 (0x3FU)

	)

25302 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX16_SHIFT
 (0U)

	)

25303 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX16_MASK
)

	)

25304 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX17_MASK
 (0x3F00U)

	)

25305 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX17_SHIFT
 (8U)

	)

25306 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX17_MASK
)

	)

25307 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX18_MASK
 (0x3F0000U)

	)

25308 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX18_SHIFT
 (16U)

	)

25309 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX18_MASK
)

	)

25310 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX19_MASK
 (0x3F000000U)

	)

25311 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX19_SHIFT
 (24U)

	)

25312 
	#PXP_WFE_B_STAGE2_MUX4_TOG_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX4_TOG_MUX19_MASK
)

	)

25315 
	#PXP_WFE_B_STAGE2_MUX5_MUX20_MASK
 (0x3FU)

	)

25316 
	#PXP_WFE_B_STAGE2_MUX5_MUX20_SHIFT
 (0U)

	)

25317 
	#PXP_WFE_B_STAGE2_MUX5_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_MUX20_MASK
)

	)

25318 
	#PXP_WFE_B_STAGE2_MUX5_MUX21_MASK
 (0x3F00U)

	)

25319 
	#PXP_WFE_B_STAGE2_MUX5_MUX21_SHIFT
 (8U)

	)

25320 
	#PXP_WFE_B_STAGE2_MUX5_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_MUX21_MASK
)

	)

25321 
	#PXP_WFE_B_STAGE2_MUX5_MUX22_MASK
 (0x3F0000U)

	)

25322 
	#PXP_WFE_B_STAGE2_MUX5_MUX22_SHIFT
 (16U)

	)

25323 
	#PXP_WFE_B_STAGE2_MUX5_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_MUX22_MASK
)

	)

25324 
	#PXP_WFE_B_STAGE2_MUX5_MUX23_MASK
 (0x3F000000U)

	)

25325 
	#PXP_WFE_B_STAGE2_MUX5_MUX23_SHIFT
 (24U)

	)

25326 
	#PXP_WFE_B_STAGE2_MUX5_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_MUX23_MASK
)

	)

25329 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX20_MASK
 (0x3FU)

	)

25330 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX20_SHIFT
 (0U)

	)

25331 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_SET_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_SET_MUX20_MASK
)

	)

25332 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX21_MASK
 (0x3F00U)

	)

25333 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX21_SHIFT
 (8U)

	)

25334 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_SET_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_SET_MUX21_MASK
)

	)

25335 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX22_MASK
 (0x3F0000U)

	)

25336 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX22_SHIFT
 (16U)

	)

25337 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_SET_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_SET_MUX22_MASK
)

	)

25338 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX23_MASK
 (0x3F000000U)

	)

25339 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX23_SHIFT
 (24U)

	)

25340 
	#PXP_WFE_B_STAGE2_MUX5_SET_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_SET_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_SET_MUX23_MASK
)

	)

25343 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX20_MASK
 (0x3FU)

	)

25344 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX20_SHIFT
 (0U)

	)

25345 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX20_MASK
)

	)

25346 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX21_MASK
 (0x3F00U)

	)

25347 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX21_SHIFT
 (8U)

	)

25348 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX21_MASK
)

	)

25349 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX22_MASK
 (0x3F0000U)

	)

25350 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX22_SHIFT
 (16U)

	)

25351 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX22_MASK
)

	)

25352 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX23_MASK
 (0x3F000000U)

	)

25353 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX23_SHIFT
 (24U)

	)

25354 
	#PXP_WFE_B_STAGE2_MUX5_CLR_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_CLR_MUX23_MASK
)

	)

25357 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX20_MASK
 (0x3FU)

	)

25358 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX20_SHIFT
 (0U)

	)

25359 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX20_MASK
)

	)

25360 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX21_MASK
 (0x3F00U)

	)

25361 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX21_SHIFT
 (8U)

	)

25362 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX21_MASK
)

	)

25363 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX22_MASK
 (0x3F0000U)

	)

25364 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX22_SHIFT
 (16U)

	)

25365 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX22_MASK
)

	)

25366 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX23_MASK
 (0x3F000000U)

	)

25367 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX23_SHIFT
 (24U)

	)

25368 
	#PXP_WFE_B_STAGE2_MUX5_TOG_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX5_TOG_MUX23_MASK
)

	)

25371 
	#PXP_WFE_B_STAGE2_MUX6_MUX24_MASK
 (0x3FU)

	)

25372 
	#PXP_WFE_B_STAGE2_MUX6_MUX24_SHIFT
 (0U)

	)

25373 
	#PXP_WFE_B_STAGE2_MUX6_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_MUX24_MASK
)

	)

25374 
	#PXP_WFE_B_STAGE2_MUX6_MUX25_MASK
 (0x3F00U)

	)

25375 
	#PXP_WFE_B_STAGE2_MUX6_MUX25_SHIFT
 (8U)

	)

25376 
	#PXP_WFE_B_STAGE2_MUX6_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_MUX25_MASK
)

	)

25377 
	#PXP_WFE_B_STAGE2_MUX6_MUX26_MASK
 (0x3F0000U)

	)

25378 
	#PXP_WFE_B_STAGE2_MUX6_MUX26_SHIFT
 (16U)

	)

25379 
	#PXP_WFE_B_STAGE2_MUX6_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_MUX26_MASK
)

	)

25380 
	#PXP_WFE_B_STAGE2_MUX6_MUX27_MASK
 (0x3F000000U)

	)

25381 
	#PXP_WFE_B_STAGE2_MUX6_MUX27_SHIFT
 (24U)

	)

25382 
	#PXP_WFE_B_STAGE2_MUX6_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_MUX27_MASK
)

	)

25385 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX24_MASK
 (0x3FU)

	)

25386 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX24_SHIFT
 (0U)

	)

25387 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_SET_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_SET_MUX24_MASK
)

	)

25388 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX25_MASK
 (0x3F00U)

	)

25389 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX25_SHIFT
 (8U)

	)

25390 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_SET_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_SET_MUX25_MASK
)

	)

25391 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX26_MASK
 (0x3F0000U)

	)

25392 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX26_SHIFT
 (16U)

	)

25393 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_SET_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_SET_MUX26_MASK
)

	)

25394 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX27_MASK
 (0x3F000000U)

	)

25395 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX27_SHIFT
 (24U)

	)

25396 
	#PXP_WFE_B_STAGE2_MUX6_SET_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_SET_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_SET_MUX27_MASK
)

	)

25399 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX24_MASK
 (0x3FU)

	)

25400 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX24_SHIFT
 (0U)

	)

25401 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX24_MASK
)

	)

25402 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX25_MASK
 (0x3F00U)

	)

25403 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX25_SHIFT
 (8U)

	)

25404 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX25_MASK
)

	)

25405 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX26_MASK
 (0x3F0000U)

	)

25406 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX26_SHIFT
 (16U)

	)

25407 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX26_MASK
)

	)

25408 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX27_MASK
 (0x3F000000U)

	)

25409 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX27_SHIFT
 (24U)

	)

25410 
	#PXP_WFE_B_STAGE2_MUX6_CLR_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_CLR_MUX27_MASK
)

	)

25413 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX24_MASK
 (0x3FU)

	)

25414 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX24_SHIFT
 (0U)

	)

25415 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX24_MASK
)

	)

25416 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX25_MASK
 (0x3F00U)

	)

25417 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX25_SHIFT
 (8U)

	)

25418 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX25_MASK
)

	)

25419 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX26_MASK
 (0x3F0000U)

	)

25420 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX26_SHIFT
 (16U)

	)

25421 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX26_MASK
)

	)

25422 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX27_MASK
 (0x3F000000U)

	)

25423 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX27_SHIFT
 (24U)

	)

25424 
	#PXP_WFE_B_STAGE2_MUX6_TOG_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX6_TOG_MUX27_MASK
)

	)

25427 
	#PXP_WFE_B_STAGE2_MUX7_MUX28_MASK
 (0x3FU)

	)

25428 
	#PXP_WFE_B_STAGE2_MUX7_MUX28_SHIFT
 (0U)

	)

25429 
	#PXP_WFE_B_STAGE2_MUX7_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_MUX28_MASK
)

	)

25430 
	#PXP_WFE_B_STAGE2_MUX7_MUX29_MASK
 (0x3F00U)

	)

25431 
	#PXP_WFE_B_STAGE2_MUX7_MUX29_SHIFT
 (8U)

	)

25432 
	#PXP_WFE_B_STAGE2_MUX7_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_MUX29_MASK
)

	)

25433 
	#PXP_WFE_B_STAGE2_MUX7_MUX30_MASK
 (0x3F0000U)

	)

25434 
	#PXP_WFE_B_STAGE2_MUX7_MUX30_SHIFT
 (16U)

	)

25435 
	#PXP_WFE_B_STAGE2_MUX7_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_MUX30_MASK
)

	)

25436 
	#PXP_WFE_B_STAGE2_MUX7_MUX31_MASK
 (0x3F000000U)

	)

25437 
	#PXP_WFE_B_STAGE2_MUX7_MUX31_SHIFT
 (24U)

	)

25438 
	#PXP_WFE_B_STAGE2_MUX7_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_MUX31_MASK
)

	)

25441 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX28_MASK
 (0x3FU)

	)

25442 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX28_SHIFT
 (0U)

	)

25443 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_SET_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_SET_MUX28_MASK
)

	)

25444 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX29_MASK
 (0x3F00U)

	)

25445 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX29_SHIFT
 (8U)

	)

25446 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_SET_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_SET_MUX29_MASK
)

	)

25447 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX30_MASK
 (0x3F0000U)

	)

25448 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX30_SHIFT
 (16U)

	)

25449 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_SET_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_SET_MUX30_MASK
)

	)

25450 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX31_MASK
 (0x3F000000U)

	)

25451 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX31_SHIFT
 (24U)

	)

25452 
	#PXP_WFE_B_STAGE2_MUX7_SET_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_SET_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_SET_MUX31_MASK
)

	)

25455 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX28_MASK
 (0x3FU)

	)

25456 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX28_SHIFT
 (0U)

	)

25457 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX28_MASK
)

	)

25458 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX29_MASK
 (0x3F00U)

	)

25459 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX29_SHIFT
 (8U)

	)

25460 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX29_MASK
)

	)

25461 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX30_MASK
 (0x3F0000U)

	)

25462 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX30_SHIFT
 (16U)

	)

25463 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX30_MASK
)

	)

25464 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX31_MASK
 (0x3F000000U)

	)

25465 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX31_SHIFT
 (24U)

	)

25466 
	#PXP_WFE_B_STAGE2_MUX7_CLR_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_CLR_MUX31_MASK
)

	)

25469 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX28_MASK
 (0x3FU)

	)

25470 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX28_SHIFT
 (0U)

	)

25471 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX28_MASK
)

	)

25472 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX29_MASK
 (0x3F00U)

	)

25473 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX29_SHIFT
 (8U)

	)

25474 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX29_MASK
)

	)

25475 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX30_MASK
 (0x3F0000U)

	)

25476 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX30_SHIFT
 (16U)

	)

25477 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX30_MASK
)

	)

25478 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX31_MASK
 (0x3F000000U)

	)

25479 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX31_SHIFT
 (24U)

	)

25480 
	#PXP_WFE_B_STAGE2_MUX7_TOG_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX7_TOG_MUX31_MASK
)

	)

25483 
	#PXP_WFE_B_STAGE2_MUX8_MUX32_MASK
 (0x3FU)

	)

25484 
	#PXP_WFE_B_STAGE2_MUX8_MUX32_SHIFT
 (0U)

	)

25485 
	#PXP_WFE_B_STAGE2_MUX8_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_MUX32_MASK
)

	)

25486 
	#PXP_WFE_B_STAGE2_MUX8_MUX33_MASK
 (0x3F00U)

	)

25487 
	#PXP_WFE_B_STAGE2_MUX8_MUX33_SHIFT
 (8U)

	)

25488 
	#PXP_WFE_B_STAGE2_MUX8_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_MUX33_MASK
)

	)

25489 
	#PXP_WFE_B_STAGE2_MUX8_MUX34_MASK
 (0x3F0000U)

	)

25490 
	#PXP_WFE_B_STAGE2_MUX8_MUX34_SHIFT
 (16U)

	)

25491 
	#PXP_WFE_B_STAGE2_MUX8_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_MUX34_MASK
)

	)

25492 
	#PXP_WFE_B_STAGE2_MUX8_MUX35_MASK
 (0x3F000000U)

	)

25493 
	#PXP_WFE_B_STAGE2_MUX8_MUX35_SHIFT
 (24U)

	)

25494 
	#PXP_WFE_B_STAGE2_MUX8_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_MUX35_MASK
)

	)

25497 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX32_MASK
 (0x3FU)

	)

25498 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX32_SHIFT
 (0U)

	)

25499 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_SET_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_SET_MUX32_MASK
)

	)

25500 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX33_MASK
 (0x3F00U)

	)

25501 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX33_SHIFT
 (8U)

	)

25502 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_SET_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_SET_MUX33_MASK
)

	)

25503 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX34_MASK
 (0x3F0000U)

	)

25504 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX34_SHIFT
 (16U)

	)

25505 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_SET_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_SET_MUX34_MASK
)

	)

25506 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX35_MASK
 (0x3F000000U)

	)

25507 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX35_SHIFT
 (24U)

	)

25508 
	#PXP_WFE_B_STAGE2_MUX8_SET_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_SET_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_SET_MUX35_MASK
)

	)

25511 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX32_MASK
 (0x3FU)

	)

25512 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX32_SHIFT
 (0U)

	)

25513 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX32_MASK
)

	)

25514 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX33_MASK
 (0x3F00U)

	)

25515 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX33_SHIFT
 (8U)

	)

25516 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX33_MASK
)

	)

25517 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX34_MASK
 (0x3F0000U)

	)

25518 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX34_SHIFT
 (16U)

	)

25519 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX34_MASK
)

	)

25520 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX35_MASK
 (0x3F000000U)

	)

25521 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX35_SHIFT
 (24U)

	)

25522 
	#PXP_WFE_B_STAGE2_MUX8_CLR_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_CLR_MUX35_MASK
)

	)

25525 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX32_MASK
 (0x3FU)

	)

25526 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX32_SHIFT
 (0U)

	)

25527 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX32_MASK
)

	)

25528 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX33_MASK
 (0x3F00U)

	)

25529 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX33_SHIFT
 (8U)

	)

25530 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX33_MASK
)

	)

25531 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX34_MASK
 (0x3F0000U)

	)

25532 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX34_SHIFT
 (16U)

	)

25533 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX34_MASK
)

	)

25534 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX35_MASK
 (0x3F000000U)

	)

25535 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX35_SHIFT
 (24U)

	)

25536 
	#PXP_WFE_B_STAGE2_MUX8_TOG_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX8_TOG_MUX35_MASK
)

	)

25539 
	#PXP_WFE_B_STAGE2_MUX9_MUX36_MASK
 (0x3FU)

	)

25540 
	#PXP_WFE_B_STAGE2_MUX9_MUX36_SHIFT
 (0U)

	)

25541 
	#PXP_WFE_B_STAGE2_MUX9_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_MUX36_MASK
)

	)

25542 
	#PXP_WFE_B_STAGE2_MUX9_MUX37_MASK
 (0x3F00U)

	)

25543 
	#PXP_WFE_B_STAGE2_MUX9_MUX37_SHIFT
 (8U)

	)

25544 
	#PXP_WFE_B_STAGE2_MUX9_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_MUX37_MASK
)

	)

25545 
	#PXP_WFE_B_STAGE2_MUX9_MUX38_MASK
 (0x3F0000U)

	)

25546 
	#PXP_WFE_B_STAGE2_MUX9_MUX38_SHIFT
 (16U)

	)

25547 
	#PXP_WFE_B_STAGE2_MUX9_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_MUX38_MASK
)

	)

25548 
	#PXP_WFE_B_STAGE2_MUX9_MUX39_MASK
 (0x3F000000U)

	)

25549 
	#PXP_WFE_B_STAGE2_MUX9_MUX39_SHIFT
 (24U)

	)

25550 
	#PXP_WFE_B_STAGE2_MUX9_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_MUX39_MASK
)

	)

25553 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX36_MASK
 (0x3FU)

	)

25554 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX36_SHIFT
 (0U)

	)

25555 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_SET_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_SET_MUX36_MASK
)

	)

25556 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX37_MASK
 (0x3F00U)

	)

25557 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX37_SHIFT
 (8U)

	)

25558 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_SET_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_SET_MUX37_MASK
)

	)

25559 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX38_MASK
 (0x3F0000U)

	)

25560 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX38_SHIFT
 (16U)

	)

25561 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_SET_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_SET_MUX38_MASK
)

	)

25562 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX39_MASK
 (0x3F000000U)

	)

25563 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX39_SHIFT
 (24U)

	)

25564 
	#PXP_WFE_B_STAGE2_MUX9_SET_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_SET_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_SET_MUX39_MASK
)

	)

25567 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX36_MASK
 (0x3FU)

	)

25568 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX36_SHIFT
 (0U)

	)

25569 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX36_MASK
)

	)

25570 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX37_MASK
 (0x3F00U)

	)

25571 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX37_SHIFT
 (8U)

	)

25572 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX37_MASK
)

	)

25573 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX38_MASK
 (0x3F0000U)

	)

25574 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX38_SHIFT
 (16U)

	)

25575 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX38_MASK
)

	)

25576 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX39_MASK
 (0x3F000000U)

	)

25577 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX39_SHIFT
 (24U)

	)

25578 
	#PXP_WFE_B_STAGE2_MUX9_CLR_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_CLR_MUX39_MASK
)

	)

25581 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX36_MASK
 (0x3FU)

	)

25582 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX36_SHIFT
 (0U)

	)

25583 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX36_MASK
)

	)

25584 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX37_MASK
 (0x3F00U)

	)

25585 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX37_SHIFT
 (8U)

	)

25586 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX37_MASK
)

	)

25587 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX38_MASK
 (0x3F0000U)

	)

25588 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX38_SHIFT
 (16U)

	)

25589 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX38_MASK
)

	)

25590 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX39_MASK
 (0x3F000000U)

	)

25591 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX39_SHIFT
 (24U)

	)

25592 
	#PXP_WFE_B_STAGE2_MUX9_TOG_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX9_TOG_MUX39_MASK
)

	)

25595 
	#PXP_WFE_B_STAGE2_MUX10_MUX40_MASK
 (0x3FU)

	)

25596 
	#PXP_WFE_B_STAGE2_MUX10_MUX40_SHIFT
 (0U)

	)

25597 
	#PXP_WFE_B_STAGE2_MUX10_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_MUX40_MASK
)

	)

25598 
	#PXP_WFE_B_STAGE2_MUX10_MUX41_MASK
 (0x3F00U)

	)

25599 
	#PXP_WFE_B_STAGE2_MUX10_MUX41_SHIFT
 (8U)

	)

25600 
	#PXP_WFE_B_STAGE2_MUX10_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_MUX41_MASK
)

	)

25601 
	#PXP_WFE_B_STAGE2_MUX10_MUX42_MASK
 (0x3F0000U)

	)

25602 
	#PXP_WFE_B_STAGE2_MUX10_MUX42_SHIFT
 (16U)

	)

25603 
	#PXP_WFE_B_STAGE2_MUX10_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_MUX42_MASK
)

	)

25604 
	#PXP_WFE_B_STAGE2_MUX10_MUX43_MASK
 (0x3F000000U)

	)

25605 
	#PXP_WFE_B_STAGE2_MUX10_MUX43_SHIFT
 (24U)

	)

25606 
	#PXP_WFE_B_STAGE2_MUX10_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_MUX43_MASK
)

	)

25609 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX40_MASK
 (0x3FU)

	)

25610 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX40_SHIFT
 (0U)

	)

25611 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_SET_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_SET_MUX40_MASK
)

	)

25612 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX41_MASK
 (0x3F00U)

	)

25613 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX41_SHIFT
 (8U)

	)

25614 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_SET_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_SET_MUX41_MASK
)

	)

25615 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX42_MASK
 (0x3F0000U)

	)

25616 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX42_SHIFT
 (16U)

	)

25617 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_SET_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_SET_MUX42_MASK
)

	)

25618 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX43_MASK
 (0x3F000000U)

	)

25619 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX43_SHIFT
 (24U)

	)

25620 
	#PXP_WFE_B_STAGE2_MUX10_SET_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_SET_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_SET_MUX43_MASK
)

	)

25623 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX40_MASK
 (0x3FU)

	)

25624 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX40_SHIFT
 (0U)

	)

25625 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX40_MASK
)

	)

25626 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX41_MASK
 (0x3F00U)

	)

25627 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX41_SHIFT
 (8U)

	)

25628 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX41_MASK
)

	)

25629 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX42_MASK
 (0x3F0000U)

	)

25630 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX42_SHIFT
 (16U)

	)

25631 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX42_MASK
)

	)

25632 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX43_MASK
 (0x3F000000U)

	)

25633 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX43_SHIFT
 (24U)

	)

25634 
	#PXP_WFE_B_STAGE2_MUX10_CLR_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_CLR_MUX43_MASK
)

	)

25637 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX40_MASK
 (0x3FU)

	)

25638 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX40_SHIFT
 (0U)

	)

25639 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX40_MASK
)

	)

25640 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX41_MASK
 (0x3F00U)

	)

25641 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX41_SHIFT
 (8U)

	)

25642 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX41_MASK
)

	)

25643 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX42_MASK
 (0x3F0000U)

	)

25644 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX42_SHIFT
 (16U)

	)

25645 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX42_MASK
)

	)

25646 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX43_MASK
 (0x3F000000U)

	)

25647 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX43_SHIFT
 (24U)

	)

25648 
	#PXP_WFE_B_STAGE2_MUX10_TOG_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX10_TOG_MUX43_MASK
)

	)

25651 
	#PXP_WFE_B_STAGE2_MUX11_MUX44_MASK
 (0x3FU)

	)

25652 
	#PXP_WFE_B_STAGE2_MUX11_MUX44_SHIFT
 (0U)

	)

25653 
	#PXP_WFE_B_STAGE2_MUX11_MUX44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_MUX44_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_MUX44_MASK
)

	)

25654 
	#PXP_WFE_B_STAGE2_MUX11_MUX45_MASK
 (0x3F00U)

	)

25655 
	#PXP_WFE_B_STAGE2_MUX11_MUX45_SHIFT
 (8U)

	)

25656 
	#PXP_WFE_B_STAGE2_MUX11_MUX45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_MUX45_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_MUX45_MASK
)

	)

25657 
	#PXP_WFE_B_STAGE2_MUX11_MUX46_MASK
 (0x3F0000U)

	)

25658 
	#PXP_WFE_B_STAGE2_MUX11_MUX46_SHIFT
 (16U)

	)

25659 
	#PXP_WFE_B_STAGE2_MUX11_MUX46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_MUX46_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_MUX46_MASK
)

	)

25660 
	#PXP_WFE_B_STAGE2_MUX11_MUX47_MASK
 (0x3F000000U)

	)

25661 
	#PXP_WFE_B_STAGE2_MUX11_MUX47_SHIFT
 (24U)

	)

25662 
	#PXP_WFE_B_STAGE2_MUX11_MUX47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_MUX47_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_MUX47_MASK
)

	)

25665 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX44_MASK
 (0x3FU)

	)

25666 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX44_SHIFT
 (0U)

	)

25667 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_SET_MUX44_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_SET_MUX44_MASK
)

	)

25668 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX45_MASK
 (0x3F00U)

	)

25669 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX45_SHIFT
 (8U)

	)

25670 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_SET_MUX45_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_SET_MUX45_MASK
)

	)

25671 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX46_MASK
 (0x3F0000U)

	)

25672 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX46_SHIFT
 (16U)

	)

25673 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_SET_MUX46_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_SET_MUX46_MASK
)

	)

25674 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX47_MASK
 (0x3F000000U)

	)

25675 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX47_SHIFT
 (24U)

	)

25676 
	#PXP_WFE_B_STAGE2_MUX11_SET_MUX47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_SET_MUX47_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_SET_MUX47_MASK
)

	)

25679 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX44_MASK
 (0x3FU)

	)

25680 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX44_SHIFT
 (0U)

	)

25681 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX44_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX44_MASK
)

	)

25682 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX45_MASK
 (0x3F00U)

	)

25683 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX45_SHIFT
 (8U)

	)

25684 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX45_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX45_MASK
)

	)

25685 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX46_MASK
 (0x3F0000U)

	)

25686 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX46_SHIFT
 (16U)

	)

25687 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX46_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX46_MASK
)

	)

25688 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX47_MASK
 (0x3F000000U)

	)

25689 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX47_SHIFT
 (24U)

	)

25690 
	#PXP_WFE_B_STAGE2_MUX11_CLR_MUX47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX47_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_CLR_MUX47_MASK
)

	)

25693 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX44_MASK
 (0x3FU)

	)

25694 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX44_SHIFT
 (0U)

	)

25695 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX44_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX44_MASK
)

	)

25696 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX45_MASK
 (0x3F00U)

	)

25697 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX45_SHIFT
 (8U)

	)

25698 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX45_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX45_MASK
)

	)

25699 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX46_MASK
 (0x3F0000U)

	)

25700 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX46_SHIFT
 (16U)

	)

25701 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX46_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX46_MASK
)

	)

25702 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX47_MASK
 (0x3F000000U)

	)

25703 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX47_SHIFT
 (24U)

	)

25704 
	#PXP_WFE_B_STAGE2_MUX11_TOG_MUX47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX47_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX11_TOG_MUX47_MASK
)

	)

25707 
	#PXP_WFE_B_STAGE2_MUX12_MUX48_MASK
 (0x3FU)

	)

25708 
	#PXP_WFE_B_STAGE2_MUX12_MUX48_SHIFT
 (0U)

	)

25709 
	#PXP_WFE_B_STAGE2_MUX12_MUX48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX12_MUX48_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX12_MUX48_MASK
)

	)

25712 
	#PXP_WFE_B_STAGE2_MUX12_SET_MUX48_MASK
 (0x3FU)

	)

25713 
	#PXP_WFE_B_STAGE2_MUX12_SET_MUX48_SHIFT
 (0U)

	)

25714 
	#PXP_WFE_B_STAGE2_MUX12_SET_MUX48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX12_SET_MUX48_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX12_SET_MUX48_MASK
)

	)

25717 
	#PXP_WFE_B_STAGE2_MUX12_CLR_MUX48_MASK
 (0x3FU)

	)

25718 
	#PXP_WFE_B_STAGE2_MUX12_CLR_MUX48_SHIFT
 (0U)

	)

25719 
	#PXP_WFE_B_STAGE2_MUX12_CLR_MUX48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX12_CLR_MUX48_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX12_CLR_MUX48_MASK
)

	)

25722 
	#PXP_WFE_B_STAGE2_MUX12_TOG_MUX48_MASK
 (0x3FU)

	)

25723 
	#PXP_WFE_B_STAGE2_MUX12_TOG_MUX48_SHIFT
 (0U)

	)

25724 
	#PXP_WFE_B_STAGE2_MUX12_TOG_MUX48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_MUX12_TOG_MUX48_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_MUX12_TOG_MUX48_MASK
)

	)

25727 
	#PXP_WFE_B_STAGE3_MUX0_MUX0_MASK
 (0x3FU)

	)

25728 
	#PXP_WFE_B_STAGE3_MUX0_MUX0_SHIFT
 (0U)

	)

25729 
	#PXP_WFE_B_STAGE3_MUX0_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_MUX0_MASK
)

	)

25730 
	#PXP_WFE_B_STAGE3_MUX0_MUX1_MASK
 (0x3F00U)

	)

25731 
	#PXP_WFE_B_STAGE3_MUX0_MUX1_SHIFT
 (8U)

	)

25732 
	#PXP_WFE_B_STAGE3_MUX0_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_MUX1_MASK
)

	)

25733 
	#PXP_WFE_B_STAGE3_MUX0_MUX2_MASK
 (0x3F0000U)

	)

25734 
	#PXP_WFE_B_STAGE3_MUX0_MUX2_SHIFT
 (16U)

	)

25735 
	#PXP_WFE_B_STAGE3_MUX0_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_MUX2_MASK
)

	)

25736 
	#PXP_WFE_B_STAGE3_MUX0_MUX3_MASK
 (0x3F000000U)

	)

25737 
	#PXP_WFE_B_STAGE3_MUX0_MUX3_SHIFT
 (24U)

	)

25738 
	#PXP_WFE_B_STAGE3_MUX0_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_MUX3_MASK
)

	)

25741 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX0_MASK
 (0x3FU)

	)

25742 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX0_SHIFT
 (0U)

	)

25743 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_SET_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_SET_MUX0_MASK
)

	)

25744 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX1_MASK
 (0x3F00U)

	)

25745 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX1_SHIFT
 (8U)

	)

25746 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_SET_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_SET_MUX1_MASK
)

	)

25747 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX2_MASK
 (0x3F0000U)

	)

25748 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX2_SHIFT
 (16U)

	)

25749 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_SET_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_SET_MUX2_MASK
)

	)

25750 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX3_MASK
 (0x3F000000U)

	)

25751 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX3_SHIFT
 (24U)

	)

25752 
	#PXP_WFE_B_STAGE3_MUX0_SET_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_SET_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_SET_MUX3_MASK
)

	)

25755 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX0_MASK
 (0x3FU)

	)

25756 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX0_SHIFT
 (0U)

	)

25757 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX0_MASK
)

	)

25758 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX1_MASK
 (0x3F00U)

	)

25759 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX1_SHIFT
 (8U)

	)

25760 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX1_MASK
)

	)

25761 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX2_MASK
 (0x3F0000U)

	)

25762 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX2_SHIFT
 (16U)

	)

25763 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX2_MASK
)

	)

25764 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX3_MASK
 (0x3F000000U)

	)

25765 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX3_SHIFT
 (24U)

	)

25766 
	#PXP_WFE_B_STAGE3_MUX0_CLR_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_CLR_MUX3_MASK
)

	)

25769 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX0_MASK
 (0x3FU)

	)

25770 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX0_SHIFT
 (0U)

	)

25771 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX0_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX0_MASK
)

	)

25772 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX1_MASK
 (0x3F00U)

	)

25773 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX1_SHIFT
 (8U)

	)

25774 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX1_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX1_MASK
)

	)

25775 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX2_MASK
 (0x3F0000U)

	)

25776 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX2_SHIFT
 (16U)

	)

25777 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX2_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX2_MASK
)

	)

25778 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX3_MASK
 (0x3F000000U)

	)

25779 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX3_SHIFT
 (24U)

	)

25780 
	#PXP_WFE_B_STAGE3_MUX0_TOG_MUX3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX3_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX0_TOG_MUX3_MASK
)

	)

25783 
	#PXP_WFE_B_STAGE3_MUX1_MUX4_MASK
 (0x3FU)

	)

25784 
	#PXP_WFE_B_STAGE3_MUX1_MUX4_SHIFT
 (0U)

	)

25785 
	#PXP_WFE_B_STAGE3_MUX1_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_MUX4_MASK
)

	)

25786 
	#PXP_WFE_B_STAGE3_MUX1_MUX5_MASK
 (0x3F00U)

	)

25787 
	#PXP_WFE_B_STAGE3_MUX1_MUX5_SHIFT
 (8U)

	)

25788 
	#PXP_WFE_B_STAGE3_MUX1_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_MUX5_MASK
)

	)

25789 
	#PXP_WFE_B_STAGE3_MUX1_MUX6_MASK
 (0x3F0000U)

	)

25790 
	#PXP_WFE_B_STAGE3_MUX1_MUX6_SHIFT
 (16U)

	)

25791 
	#PXP_WFE_B_STAGE3_MUX1_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_MUX6_MASK
)

	)

25792 
	#PXP_WFE_B_STAGE3_MUX1_MUX7_MASK
 (0x3F000000U)

	)

25793 
	#PXP_WFE_B_STAGE3_MUX1_MUX7_SHIFT
 (24U)

	)

25794 
	#PXP_WFE_B_STAGE3_MUX1_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_MUX7_MASK
)

	)

25797 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX4_MASK
 (0x3FU)

	)

25798 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX4_SHIFT
 (0U)

	)

25799 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_SET_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_SET_MUX4_MASK
)

	)

25800 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX5_MASK
 (0x3F00U)

	)

25801 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX5_SHIFT
 (8U)

	)

25802 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_SET_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_SET_MUX5_MASK
)

	)

25803 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX6_MASK
 (0x3F0000U)

	)

25804 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX6_SHIFT
 (16U)

	)

25805 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_SET_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_SET_MUX6_MASK
)

	)

25806 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX7_MASK
 (0x3F000000U)

	)

25807 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX7_SHIFT
 (24U)

	)

25808 
	#PXP_WFE_B_STAGE3_MUX1_SET_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_SET_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_SET_MUX7_MASK
)

	)

25811 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX4_MASK
 (0x3FU)

	)

25812 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX4_SHIFT
 (0U)

	)

25813 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX4_MASK
)

	)

25814 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX5_MASK
 (0x3F00U)

	)

25815 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX5_SHIFT
 (8U)

	)

25816 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX5_MASK
)

	)

25817 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX6_MASK
 (0x3F0000U)

	)

25818 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX6_SHIFT
 (16U)

	)

25819 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX6_MASK
)

	)

25820 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX7_MASK
 (0x3F000000U)

	)

25821 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX7_SHIFT
 (24U)

	)

25822 
	#PXP_WFE_B_STAGE3_MUX1_CLR_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_CLR_MUX7_MASK
)

	)

25825 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX4_MASK
 (0x3FU)

	)

25826 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX4_SHIFT
 (0U)

	)

25827 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX4_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX4_MASK
)

	)

25828 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX5_MASK
 (0x3F00U)

	)

25829 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX5_SHIFT
 (8U)

	)

25830 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX5_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX5_MASK
)

	)

25831 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX6_MASK
 (0x3F0000U)

	)

25832 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX6_SHIFT
 (16U)

	)

25833 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX6_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX6_MASK
)

	)

25834 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX7_MASK
 (0x3F000000U)

	)

25835 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX7_SHIFT
 (24U)

	)

25836 
	#PXP_WFE_B_STAGE3_MUX1_TOG_MUX7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX7_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX1_TOG_MUX7_MASK
)

	)

25839 
	#PXP_WFE_B_STAGE3_MUX2_MUX8_MASK
 (0x3FU)

	)

25840 
	#PXP_WFE_B_STAGE3_MUX2_MUX8_SHIFT
 (0U)

	)

25841 
	#PXP_WFE_B_STAGE3_MUX2_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_MUX8_MASK
)

	)

25842 
	#PXP_WFE_B_STAGE3_MUX2_MUX9_MASK
 (0x3F00U)

	)

25843 
	#PXP_WFE_B_STAGE3_MUX2_MUX9_SHIFT
 (8U)

	)

25844 
	#PXP_WFE_B_STAGE3_MUX2_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_MUX9_MASK
)

	)

25845 
	#PXP_WFE_B_STAGE3_MUX2_MUX10_MASK
 (0x3F0000U)

	)

25846 
	#PXP_WFE_B_STAGE3_MUX2_MUX10_SHIFT
 (16U)

	)

25847 
	#PXP_WFE_B_STAGE3_MUX2_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_MUX10_MASK
)

	)

25848 
	#PXP_WFE_B_STAGE3_MUX2_MUX11_MASK
 (0x3F000000U)

	)

25849 
	#PXP_WFE_B_STAGE3_MUX2_MUX11_SHIFT
 (24U)

	)

25850 
	#PXP_WFE_B_STAGE3_MUX2_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_MUX11_MASK
)

	)

25853 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX8_MASK
 (0x3FU)

	)

25854 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX8_SHIFT
 (0U)

	)

25855 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_SET_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_SET_MUX8_MASK
)

	)

25856 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX9_MASK
 (0x3F00U)

	)

25857 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX9_SHIFT
 (8U)

	)

25858 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_SET_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_SET_MUX9_MASK
)

	)

25859 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX10_MASK
 (0x3F0000U)

	)

25860 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX10_SHIFT
 (16U)

	)

25861 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_SET_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_SET_MUX10_MASK
)

	)

25862 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX11_MASK
 (0x3F000000U)

	)

25863 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX11_SHIFT
 (24U)

	)

25864 
	#PXP_WFE_B_STAGE3_MUX2_SET_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_SET_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_SET_MUX11_MASK
)

	)

25867 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX8_MASK
 (0x3FU)

	)

25868 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX8_SHIFT
 (0U)

	)

25869 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX8_MASK
)

	)

25870 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX9_MASK
 (0x3F00U)

	)

25871 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX9_SHIFT
 (8U)

	)

25872 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX9_MASK
)

	)

25873 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX10_MASK
 (0x3F0000U)

	)

25874 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX10_SHIFT
 (16U)

	)

25875 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX10_MASK
)

	)

25876 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX11_MASK
 (0x3F000000U)

	)

25877 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX11_SHIFT
 (24U)

	)

25878 
	#PXP_WFE_B_STAGE3_MUX2_CLR_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_CLR_MUX11_MASK
)

	)

25881 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX8_MASK
 (0x3FU)

	)

25882 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX8_SHIFT
 (0U)

	)

25883 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX8_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX8_MASK
)

	)

25884 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX9_MASK
 (0x3F00U)

	)

25885 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX9_SHIFT
 (8U)

	)

25886 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX9_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX9_MASK
)

	)

25887 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX10_MASK
 (0x3F0000U)

	)

25888 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX10_SHIFT
 (16U)

	)

25889 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX10_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX10_MASK
)

	)

25890 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX11_MASK
 (0x3F000000U)

	)

25891 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX11_SHIFT
 (24U)

	)

25892 
	#PXP_WFE_B_STAGE3_MUX2_TOG_MUX11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX11_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX2_TOG_MUX11_MASK
)

	)

25895 
	#PXP_WFE_B_STAGE3_MUX3_MUX12_MASK
 (0x3FU)

	)

25896 
	#PXP_WFE_B_STAGE3_MUX3_MUX12_SHIFT
 (0U)

	)

25897 
	#PXP_WFE_B_STAGE3_MUX3_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_MUX12_MASK
)

	)

25898 
	#PXP_WFE_B_STAGE3_MUX3_MUX13_MASK
 (0x3F00U)

	)

25899 
	#PXP_WFE_B_STAGE3_MUX3_MUX13_SHIFT
 (8U)

	)

25900 
	#PXP_WFE_B_STAGE3_MUX3_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_MUX13_MASK
)

	)

25901 
	#PXP_WFE_B_STAGE3_MUX3_MUX14_MASK
 (0x3F0000U)

	)

25902 
	#PXP_WFE_B_STAGE3_MUX3_MUX14_SHIFT
 (16U)

	)

25903 
	#PXP_WFE_B_STAGE3_MUX3_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_MUX14_MASK
)

	)

25904 
	#PXP_WFE_B_STAGE3_MUX3_MUX15_MASK
 (0x3F000000U)

	)

25905 
	#PXP_WFE_B_STAGE3_MUX3_MUX15_SHIFT
 (24U)

	)

25906 
	#PXP_WFE_B_STAGE3_MUX3_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_MUX15_MASK
)

	)

25909 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX12_MASK
 (0x3FU)

	)

25910 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX12_SHIFT
 (0U)

	)

25911 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_SET_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_SET_MUX12_MASK
)

	)

25912 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX13_MASK
 (0x3F00U)

	)

25913 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX13_SHIFT
 (8U)

	)

25914 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_SET_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_SET_MUX13_MASK
)

	)

25915 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX14_MASK
 (0x3F0000U)

	)

25916 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX14_SHIFT
 (16U)

	)

25917 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_SET_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_SET_MUX14_MASK
)

	)

25918 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX15_MASK
 (0x3F000000U)

	)

25919 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX15_SHIFT
 (24U)

	)

25920 
	#PXP_WFE_B_STAGE3_MUX3_SET_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_SET_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_SET_MUX15_MASK
)

	)

25923 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX12_MASK
 (0x3FU)

	)

25924 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX12_SHIFT
 (0U)

	)

25925 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX12_MASK
)

	)

25926 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX13_MASK
 (0x3F00U)

	)

25927 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX13_SHIFT
 (8U)

	)

25928 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX13_MASK
)

	)

25929 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX14_MASK
 (0x3F0000U)

	)

25930 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX14_SHIFT
 (16U)

	)

25931 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX14_MASK
)

	)

25932 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX15_MASK
 (0x3F000000U)

	)

25933 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX15_SHIFT
 (24U)

	)

25934 
	#PXP_WFE_B_STAGE3_MUX3_CLR_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_CLR_MUX15_MASK
)

	)

25937 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX12_MASK
 (0x3FU)

	)

25938 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX12_SHIFT
 (0U)

	)

25939 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX12_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX12_MASK
)

	)

25940 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX13_MASK
 (0x3F00U)

	)

25941 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX13_SHIFT
 (8U)

	)

25942 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX13_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX13_MASK
)

	)

25943 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX14_MASK
 (0x3F0000U)

	)

25944 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX14_SHIFT
 (16U)

	)

25945 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX14_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX14_MASK
)

	)

25946 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX15_MASK
 (0x3F000000U)

	)

25947 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX15_SHIFT
 (24U)

	)

25948 
	#PXP_WFE_B_STAGE3_MUX3_TOG_MUX15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX15_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX3_TOG_MUX15_MASK
)

	)

25951 
	#PXP_WFE_B_STAGE3_MUX4_MUX16_MASK
 (0x3FU)

	)

25952 
	#PXP_WFE_B_STAGE3_MUX4_MUX16_SHIFT
 (0U)

	)

25953 
	#PXP_WFE_B_STAGE3_MUX4_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_MUX16_MASK
)

	)

25954 
	#PXP_WFE_B_STAGE3_MUX4_MUX17_MASK
 (0x3F00U)

	)

25955 
	#PXP_WFE_B_STAGE3_MUX4_MUX17_SHIFT
 (8U)

	)

25956 
	#PXP_WFE_B_STAGE3_MUX4_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_MUX17_MASK
)

	)

25957 
	#PXP_WFE_B_STAGE3_MUX4_MUX18_MASK
 (0x3F0000U)

	)

25958 
	#PXP_WFE_B_STAGE3_MUX4_MUX18_SHIFT
 (16U)

	)

25959 
	#PXP_WFE_B_STAGE3_MUX4_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_MUX18_MASK
)

	)

25960 
	#PXP_WFE_B_STAGE3_MUX4_MUX19_MASK
 (0x3F000000U)

	)

25961 
	#PXP_WFE_B_STAGE3_MUX4_MUX19_SHIFT
 (24U)

	)

25962 
	#PXP_WFE_B_STAGE3_MUX4_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_MUX19_MASK
)

	)

25965 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX16_MASK
 (0x3FU)

	)

25966 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX16_SHIFT
 (0U)

	)

25967 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_SET_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_SET_MUX16_MASK
)

	)

25968 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX17_MASK
 (0x3F00U)

	)

25969 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX17_SHIFT
 (8U)

	)

25970 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_SET_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_SET_MUX17_MASK
)

	)

25971 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX18_MASK
 (0x3F0000U)

	)

25972 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX18_SHIFT
 (16U)

	)

25973 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_SET_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_SET_MUX18_MASK
)

	)

25974 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX19_MASK
 (0x3F000000U)

	)

25975 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX19_SHIFT
 (24U)

	)

25976 
	#PXP_WFE_B_STAGE3_MUX4_SET_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_SET_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_SET_MUX19_MASK
)

	)

25979 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX16_MASK
 (0x3FU)

	)

25980 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX16_SHIFT
 (0U)

	)

25981 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX16_MASK
)

	)

25982 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX17_MASK
 (0x3F00U)

	)

25983 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX17_SHIFT
 (8U)

	)

25984 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX17_MASK
)

	)

25985 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX18_MASK
 (0x3F0000U)

	)

25986 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX18_SHIFT
 (16U)

	)

25987 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX18_MASK
)

	)

25988 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX19_MASK
 (0x3F000000U)

	)

25989 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX19_SHIFT
 (24U)

	)

25990 
	#PXP_WFE_B_STAGE3_MUX4_CLR_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_CLR_MUX19_MASK
)

	)

25993 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX16_MASK
 (0x3FU)

	)

25994 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX16_SHIFT
 (0U)

	)

25995 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX16_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX16_MASK
)

	)

25996 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX17_MASK
 (0x3F00U)

	)

25997 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX17_SHIFT
 (8U)

	)

25998 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX17_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX17_MASK
)

	)

25999 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX18_MASK
 (0x3F0000U)

	)

26000 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX18_SHIFT
 (16U)

	)

26001 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX18_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX18_MASK
)

	)

26002 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX19_MASK
 (0x3F000000U)

	)

26003 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX19_SHIFT
 (24U)

	)

26004 
	#PXP_WFE_B_STAGE3_MUX4_TOG_MUX19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX19_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX4_TOG_MUX19_MASK
)

	)

26007 
	#PXP_WFE_B_STAGE3_MUX5_MUX20_MASK
 (0x3FU)

	)

26008 
	#PXP_WFE_B_STAGE3_MUX5_MUX20_SHIFT
 (0U)

	)

26009 
	#PXP_WFE_B_STAGE3_MUX5_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_MUX20_MASK
)

	)

26010 
	#PXP_WFE_B_STAGE3_MUX5_MUX21_MASK
 (0x3F00U)

	)

26011 
	#PXP_WFE_B_STAGE3_MUX5_MUX21_SHIFT
 (8U)

	)

26012 
	#PXP_WFE_B_STAGE3_MUX5_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_MUX21_MASK
)

	)

26013 
	#PXP_WFE_B_STAGE3_MUX5_MUX22_MASK
 (0x3F0000U)

	)

26014 
	#PXP_WFE_B_STAGE3_MUX5_MUX22_SHIFT
 (16U)

	)

26015 
	#PXP_WFE_B_STAGE3_MUX5_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_MUX22_MASK
)

	)

26016 
	#PXP_WFE_B_STAGE3_MUX5_MUX23_MASK
 (0x3F000000U)

	)

26017 
	#PXP_WFE_B_STAGE3_MUX5_MUX23_SHIFT
 (24U)

	)

26018 
	#PXP_WFE_B_STAGE3_MUX5_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_MUX23_MASK
)

	)

26021 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX20_MASK
 (0x3FU)

	)

26022 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX20_SHIFT
 (0U)

	)

26023 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_SET_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_SET_MUX20_MASK
)

	)

26024 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX21_MASK
 (0x3F00U)

	)

26025 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX21_SHIFT
 (8U)

	)

26026 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_SET_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_SET_MUX21_MASK
)

	)

26027 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX22_MASK
 (0x3F0000U)

	)

26028 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX22_SHIFT
 (16U)

	)

26029 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_SET_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_SET_MUX22_MASK
)

	)

26030 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX23_MASK
 (0x3F000000U)

	)

26031 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX23_SHIFT
 (24U)

	)

26032 
	#PXP_WFE_B_STAGE3_MUX5_SET_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_SET_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_SET_MUX23_MASK
)

	)

26035 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX20_MASK
 (0x3FU)

	)

26036 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX20_SHIFT
 (0U)

	)

26037 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX20_MASK
)

	)

26038 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX21_MASK
 (0x3F00U)

	)

26039 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX21_SHIFT
 (8U)

	)

26040 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX21_MASK
)

	)

26041 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX22_MASK
 (0x3F0000U)

	)

26042 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX22_SHIFT
 (16U)

	)

26043 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX22_MASK
)

	)

26044 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX23_MASK
 (0x3F000000U)

	)

26045 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX23_SHIFT
 (24U)

	)

26046 
	#PXP_WFE_B_STAGE3_MUX5_CLR_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_CLR_MUX23_MASK
)

	)

26049 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX20_MASK
 (0x3FU)

	)

26050 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX20_SHIFT
 (0U)

	)

26051 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX20_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX20_MASK
)

	)

26052 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX21_MASK
 (0x3F00U)

	)

26053 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX21_SHIFT
 (8U)

	)

26054 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX21_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX21_MASK
)

	)

26055 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX22_MASK
 (0x3F0000U)

	)

26056 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX22_SHIFT
 (16U)

	)

26057 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX22_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX22_MASK
)

	)

26058 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX23_MASK
 (0x3F000000U)

	)

26059 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX23_SHIFT
 (24U)

	)

26060 
	#PXP_WFE_B_STAGE3_MUX5_TOG_MUX23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX23_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX5_TOG_MUX23_MASK
)

	)

26063 
	#PXP_WFE_B_STAGE3_MUX6_MUX24_MASK
 (0x3FU)

	)

26064 
	#PXP_WFE_B_STAGE3_MUX6_MUX24_SHIFT
 (0U)

	)

26065 
	#PXP_WFE_B_STAGE3_MUX6_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_MUX24_MASK
)

	)

26066 
	#PXP_WFE_B_STAGE3_MUX6_MUX25_MASK
 (0x3F00U)

	)

26067 
	#PXP_WFE_B_STAGE3_MUX6_MUX25_SHIFT
 (8U)

	)

26068 
	#PXP_WFE_B_STAGE3_MUX6_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_MUX25_MASK
)

	)

26069 
	#PXP_WFE_B_STAGE3_MUX6_MUX26_MASK
 (0x3F0000U)

	)

26070 
	#PXP_WFE_B_STAGE3_MUX6_MUX26_SHIFT
 (16U)

	)

26071 
	#PXP_WFE_B_STAGE3_MUX6_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_MUX26_MASK
)

	)

26072 
	#PXP_WFE_B_STAGE3_MUX6_MUX27_MASK
 (0x3F000000U)

	)

26073 
	#PXP_WFE_B_STAGE3_MUX6_MUX27_SHIFT
 (24U)

	)

26074 
	#PXP_WFE_B_STAGE3_MUX6_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_MUX27_MASK
)

	)

26077 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX24_MASK
 (0x3FU)

	)

26078 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX24_SHIFT
 (0U)

	)

26079 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_SET_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_SET_MUX24_MASK
)

	)

26080 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX25_MASK
 (0x3F00U)

	)

26081 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX25_SHIFT
 (8U)

	)

26082 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_SET_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_SET_MUX25_MASK
)

	)

26083 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX26_MASK
 (0x3F0000U)

	)

26084 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX26_SHIFT
 (16U)

	)

26085 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_SET_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_SET_MUX26_MASK
)

	)

26086 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX27_MASK
 (0x3F000000U)

	)

26087 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX27_SHIFT
 (24U)

	)

26088 
	#PXP_WFE_B_STAGE3_MUX6_SET_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_SET_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_SET_MUX27_MASK
)

	)

26091 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX24_MASK
 (0x3FU)

	)

26092 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX24_SHIFT
 (0U)

	)

26093 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX24_MASK
)

	)

26094 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX25_MASK
 (0x3F00U)

	)

26095 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX25_SHIFT
 (8U)

	)

26096 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX25_MASK
)

	)

26097 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX26_MASK
 (0x3F0000U)

	)

26098 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX26_SHIFT
 (16U)

	)

26099 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX26_MASK
)

	)

26100 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX27_MASK
 (0x3F000000U)

	)

26101 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX27_SHIFT
 (24U)

	)

26102 
	#PXP_WFE_B_STAGE3_MUX6_CLR_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_CLR_MUX27_MASK
)

	)

26105 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX24_MASK
 (0x3FU)

	)

26106 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX24_SHIFT
 (0U)

	)

26107 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX24_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX24_MASK
)

	)

26108 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX25_MASK
 (0x3F00U)

	)

26109 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX25_SHIFT
 (8U)

	)

26110 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX25_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX25_MASK
)

	)

26111 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX26_MASK
 (0x3F0000U)

	)

26112 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX26_SHIFT
 (16U)

	)

26113 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX26_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX26_MASK
)

	)

26114 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX27_MASK
 (0x3F000000U)

	)

26115 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX27_SHIFT
 (24U)

	)

26116 
	#PXP_WFE_B_STAGE3_MUX6_TOG_MUX27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX27_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX6_TOG_MUX27_MASK
)

	)

26119 
	#PXP_WFE_B_STAGE3_MUX7_MUX28_MASK
 (0x3FU)

	)

26120 
	#PXP_WFE_B_STAGE3_MUX7_MUX28_SHIFT
 (0U)

	)

26121 
	#PXP_WFE_B_STAGE3_MUX7_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_MUX28_MASK
)

	)

26122 
	#PXP_WFE_B_STAGE3_MUX7_MUX29_MASK
 (0x3F00U)

	)

26123 
	#PXP_WFE_B_STAGE3_MUX7_MUX29_SHIFT
 (8U)

	)

26124 
	#PXP_WFE_B_STAGE3_MUX7_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_MUX29_MASK
)

	)

26125 
	#PXP_WFE_B_STAGE3_MUX7_MUX30_MASK
 (0x3F0000U)

	)

26126 
	#PXP_WFE_B_STAGE3_MUX7_MUX30_SHIFT
 (16U)

	)

26127 
	#PXP_WFE_B_STAGE3_MUX7_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_MUX30_MASK
)

	)

26128 
	#PXP_WFE_B_STAGE3_MUX7_MUX31_MASK
 (0x3F000000U)

	)

26129 
	#PXP_WFE_B_STAGE3_MUX7_MUX31_SHIFT
 (24U)

	)

26130 
	#PXP_WFE_B_STAGE3_MUX7_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_MUX31_MASK
)

	)

26133 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX28_MASK
 (0x3FU)

	)

26134 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX28_SHIFT
 (0U)

	)

26135 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_SET_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_SET_MUX28_MASK
)

	)

26136 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX29_MASK
 (0x3F00U)

	)

26137 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX29_SHIFT
 (8U)

	)

26138 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_SET_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_SET_MUX29_MASK
)

	)

26139 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX30_MASK
 (0x3F0000U)

	)

26140 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX30_SHIFT
 (16U)

	)

26141 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_SET_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_SET_MUX30_MASK
)

	)

26142 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX31_MASK
 (0x3F000000U)

	)

26143 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX31_SHIFT
 (24U)

	)

26144 
	#PXP_WFE_B_STAGE3_MUX7_SET_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_SET_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_SET_MUX31_MASK
)

	)

26147 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX28_MASK
 (0x3FU)

	)

26148 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX28_SHIFT
 (0U)

	)

26149 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX28_MASK
)

	)

26150 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX29_MASK
 (0x3F00U)

	)

26151 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX29_SHIFT
 (8U)

	)

26152 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX29_MASK
)

	)

26153 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX30_MASK
 (0x3F0000U)

	)

26154 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX30_SHIFT
 (16U)

	)

26155 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX30_MASK
)

	)

26156 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX31_MASK
 (0x3F000000U)

	)

26157 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX31_SHIFT
 (24U)

	)

26158 
	#PXP_WFE_B_STAGE3_MUX7_CLR_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_CLR_MUX31_MASK
)

	)

26161 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX28_MASK
 (0x3FU)

	)

26162 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX28_SHIFT
 (0U)

	)

26163 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX28_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX28_MASK
)

	)

26164 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX29_MASK
 (0x3F00U)

	)

26165 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX29_SHIFT
 (8U)

	)

26166 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX29_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX29_MASK
)

	)

26167 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX30_MASK
 (0x3F0000U)

	)

26168 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX30_SHIFT
 (16U)

	)

26169 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX30_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX30_MASK
)

	)

26170 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX31_MASK
 (0x3F000000U)

	)

26171 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX31_SHIFT
 (24U)

	)

26172 
	#PXP_WFE_B_STAGE3_MUX7_TOG_MUX31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX31_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX7_TOG_MUX31_MASK
)

	)

26175 
	#PXP_WFE_B_STAGE3_MUX8_MUX32_MASK
 (0x3FU)

	)

26176 
	#PXP_WFE_B_STAGE3_MUX8_MUX32_SHIFT
 (0U)

	)

26177 
	#PXP_WFE_B_STAGE3_MUX8_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_MUX32_MASK
)

	)

26178 
	#PXP_WFE_B_STAGE3_MUX8_MUX33_MASK
 (0x3F00U)

	)

26179 
	#PXP_WFE_B_STAGE3_MUX8_MUX33_SHIFT
 (8U)

	)

26180 
	#PXP_WFE_B_STAGE3_MUX8_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_MUX33_MASK
)

	)

26181 
	#PXP_WFE_B_STAGE3_MUX8_MUX34_MASK
 (0x3F0000U)

	)

26182 
	#PXP_WFE_B_STAGE3_MUX8_MUX34_SHIFT
 (16U)

	)

26183 
	#PXP_WFE_B_STAGE3_MUX8_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_MUX34_MASK
)

	)

26184 
	#PXP_WFE_B_STAGE3_MUX8_MUX35_MASK
 (0x3F000000U)

	)

26185 
	#PXP_WFE_B_STAGE3_MUX8_MUX35_SHIFT
 (24U)

	)

26186 
	#PXP_WFE_B_STAGE3_MUX8_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_MUX35_MASK
)

	)

26189 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX32_MASK
 (0x3FU)

	)

26190 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX32_SHIFT
 (0U)

	)

26191 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_SET_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_SET_MUX32_MASK
)

	)

26192 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX33_MASK
 (0x3F00U)

	)

26193 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX33_SHIFT
 (8U)

	)

26194 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_SET_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_SET_MUX33_MASK
)

	)

26195 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX34_MASK
 (0x3F0000U)

	)

26196 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX34_SHIFT
 (16U)

	)

26197 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_SET_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_SET_MUX34_MASK
)

	)

26198 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX35_MASK
 (0x3F000000U)

	)

26199 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX35_SHIFT
 (24U)

	)

26200 
	#PXP_WFE_B_STAGE3_MUX8_SET_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_SET_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_SET_MUX35_MASK
)

	)

26203 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX32_MASK
 (0x3FU)

	)

26204 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX32_SHIFT
 (0U)

	)

26205 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX32_MASK
)

	)

26206 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX33_MASK
 (0x3F00U)

	)

26207 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX33_SHIFT
 (8U)

	)

26208 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX33_MASK
)

	)

26209 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX34_MASK
 (0x3F0000U)

	)

26210 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX34_SHIFT
 (16U)

	)

26211 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX34_MASK
)

	)

26212 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX35_MASK
 (0x3F000000U)

	)

26213 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX35_SHIFT
 (24U)

	)

26214 
	#PXP_WFE_B_STAGE3_MUX8_CLR_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_CLR_MUX35_MASK
)

	)

26217 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX32_MASK
 (0x3FU)

	)

26218 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX32_SHIFT
 (0U)

	)

26219 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX32_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX32_MASK
)

	)

26220 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX33_MASK
 (0x3F00U)

	)

26221 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX33_SHIFT
 (8U)

	)

26222 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX33_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX33_MASK
)

	)

26223 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX34_MASK
 (0x3F0000U)

	)

26224 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX34_SHIFT
 (16U)

	)

26225 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX34_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX34_MASK
)

	)

26226 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX35_MASK
 (0x3F000000U)

	)

26227 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX35_SHIFT
 (24U)

	)

26228 
	#PXP_WFE_B_STAGE3_MUX8_TOG_MUX35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX35_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX8_TOG_MUX35_MASK
)

	)

26231 
	#PXP_WFE_B_STAGE3_MUX9_MUX36_MASK
 (0x3FU)

	)

26232 
	#PXP_WFE_B_STAGE3_MUX9_MUX36_SHIFT
 (0U)

	)

26233 
	#PXP_WFE_B_STAGE3_MUX9_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_MUX36_MASK
)

	)

26234 
	#PXP_WFE_B_STAGE3_MUX9_MUX37_MASK
 (0x3F00U)

	)

26235 
	#PXP_WFE_B_STAGE3_MUX9_MUX37_SHIFT
 (8U)

	)

26236 
	#PXP_WFE_B_STAGE3_MUX9_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_MUX37_MASK
)

	)

26237 
	#PXP_WFE_B_STAGE3_MUX9_MUX38_MASK
 (0x3F0000U)

	)

26238 
	#PXP_WFE_B_STAGE3_MUX9_MUX38_SHIFT
 (16U)

	)

26239 
	#PXP_WFE_B_STAGE3_MUX9_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_MUX38_MASK
)

	)

26240 
	#PXP_WFE_B_STAGE3_MUX9_MUX39_MASK
 (0x3F000000U)

	)

26241 
	#PXP_WFE_B_STAGE3_MUX9_MUX39_SHIFT
 (24U)

	)

26242 
	#PXP_WFE_B_STAGE3_MUX9_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_MUX39_MASK
)

	)

26245 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX36_MASK
 (0x3FU)

	)

26246 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX36_SHIFT
 (0U)

	)

26247 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_SET_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_SET_MUX36_MASK
)

	)

26248 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX37_MASK
 (0x3F00U)

	)

26249 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX37_SHIFT
 (8U)

	)

26250 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_SET_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_SET_MUX37_MASK
)

	)

26251 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX38_MASK
 (0x3F0000U)

	)

26252 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX38_SHIFT
 (16U)

	)

26253 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_SET_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_SET_MUX38_MASK
)

	)

26254 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX39_MASK
 (0x3F000000U)

	)

26255 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX39_SHIFT
 (24U)

	)

26256 
	#PXP_WFE_B_STAGE3_MUX9_SET_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_SET_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_SET_MUX39_MASK
)

	)

26259 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX36_MASK
 (0x3FU)

	)

26260 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX36_SHIFT
 (0U)

	)

26261 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX36_MASK
)

	)

26262 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX37_MASK
 (0x3F00U)

	)

26263 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX37_SHIFT
 (8U)

	)

26264 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX37_MASK
)

	)

26265 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX38_MASK
 (0x3F0000U)

	)

26266 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX38_SHIFT
 (16U)

	)

26267 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX38_MASK
)

	)

26268 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX39_MASK
 (0x3F000000U)

	)

26269 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX39_SHIFT
 (24U)

	)

26270 
	#PXP_WFE_B_STAGE3_MUX9_CLR_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_CLR_MUX39_MASK
)

	)

26273 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX36_MASK
 (0x3FU)

	)

26274 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX36_SHIFT
 (0U)

	)

26275 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX36_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX36_MASK
)

	)

26276 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX37_MASK
 (0x3F00U)

	)

26277 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX37_SHIFT
 (8U)

	)

26278 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX37_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX37_MASK
)

	)

26279 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX38_MASK
 (0x3F0000U)

	)

26280 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX38_SHIFT
 (16U)

	)

26281 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX38_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX38_MASK
)

	)

26282 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX39_MASK
 (0x3F000000U)

	)

26283 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX39_SHIFT
 (24U)

	)

26284 
	#PXP_WFE_B_STAGE3_MUX9_TOG_MUX39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX39_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX9_TOG_MUX39_MASK
)

	)

26287 
	#PXP_WFE_B_STAGE3_MUX10_MUX40_MASK
 (0x3FU)

	)

26288 
	#PXP_WFE_B_STAGE3_MUX10_MUX40_SHIFT
 (0U)

	)

26289 
	#PXP_WFE_B_STAGE3_MUX10_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_MUX40_MASK
)

	)

26290 
	#PXP_WFE_B_STAGE3_MUX10_MUX41_MASK
 (0x3F00U)

	)

26291 
	#PXP_WFE_B_STAGE3_MUX10_MUX41_SHIFT
 (8U)

	)

26292 
	#PXP_WFE_B_STAGE3_MUX10_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_MUX41_MASK
)

	)

26293 
	#PXP_WFE_B_STAGE3_MUX10_MUX42_MASK
 (0x3F0000U)

	)

26294 
	#PXP_WFE_B_STAGE3_MUX10_MUX42_SHIFT
 (16U)

	)

26295 
	#PXP_WFE_B_STAGE3_MUX10_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_MUX42_MASK
)

	)

26296 
	#PXP_WFE_B_STAGE3_MUX10_MUX43_MASK
 (0x3F000000U)

	)

26297 
	#PXP_WFE_B_STAGE3_MUX10_MUX43_SHIFT
 (24U)

	)

26298 
	#PXP_WFE_B_STAGE3_MUX10_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_MUX43_MASK
)

	)

26301 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX40_MASK
 (0x3FU)

	)

26302 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX40_SHIFT
 (0U)

	)

26303 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_SET_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_SET_MUX40_MASK
)

	)

26304 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX41_MASK
 (0x3F00U)

	)

26305 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX41_SHIFT
 (8U)

	)

26306 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_SET_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_SET_MUX41_MASK
)

	)

26307 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX42_MASK
 (0x3F0000U)

	)

26308 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX42_SHIFT
 (16U)

	)

26309 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_SET_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_SET_MUX42_MASK
)

	)

26310 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX43_MASK
 (0x3F000000U)

	)

26311 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX43_SHIFT
 (24U)

	)

26312 
	#PXP_WFE_B_STAGE3_MUX10_SET_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_SET_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_SET_MUX43_MASK
)

	)

26315 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX40_MASK
 (0x3FU)

	)

26316 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX40_SHIFT
 (0U)

	)

26317 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX40_MASK
)

	)

26318 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX41_MASK
 (0x3F00U)

	)

26319 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX41_SHIFT
 (8U)

	)

26320 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX41_MASK
)

	)

26321 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX42_MASK
 (0x3F0000U)

	)

26322 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX42_SHIFT
 (16U)

	)

26323 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX42_MASK
)

	)

26324 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX43_MASK
 (0x3F000000U)

	)

26325 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX43_SHIFT
 (24U)

	)

26326 
	#PXP_WFE_B_STAGE3_MUX10_CLR_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_CLR_MUX43_MASK
)

	)

26329 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX40_MASK
 (0x3FU)

	)

26330 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX40_SHIFT
 (0U)

	)

26331 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX40_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX40_MASK
)

	)

26332 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX41_MASK
 (0x3F00U)

	)

26333 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX41_SHIFT
 (8U)

	)

26334 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX41_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX41_MASK
)

	)

26335 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX42_MASK
 (0x3F0000U)

	)

26336 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX42_SHIFT
 (16U)

	)

26337 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX42_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX42_MASK
)

	)

26338 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX43_MASK
 (0x3F000000U)

	)

26339 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX43_SHIFT
 (24U)

	)

26340 
	#PXP_WFE_B_STAGE3_MUX10_TOG_MUX43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX43_SHIFT
)Ë& 
PXP_WFE_B_STAGE3_MUX10_TOG_MUX43_MASK
)

	)

26343 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT0_MASK
 (0xFFU)

	)

26344 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT0_SHIFT
 (0U)

	)

26345 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT0_MASK
)

	)

26346 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT1_MASK
 (0xFF00U)

	)

26347 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT1_SHIFT
 (8U)

	)

26348 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT1_MASK
)

	)

26349 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT2_MASK
 (0xFF0000U)

	)

26350 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT2_SHIFT
 (16U)

	)

26351 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT2_MASK
)

	)

26352 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT3_MASK
 (0xFF000000U)

	)

26353 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT3_SHIFT
 (24U)

	)

26354 
	#PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_0_LUTOUT3_MASK
)

	)

26357 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT4_MASK
 (0xFFU)

	)

26358 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT4_SHIFT
 (0U)

	)

26359 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT4_MASK
)

	)

26360 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT5_MASK
 (0xFF00U)

	)

26361 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT5_SHIFT
 (8U)

	)

26362 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT5_MASK
)

	)

26363 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT6_MASK
 (0xFF0000U)

	)

26364 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT6_SHIFT
 (16U)

	)

26365 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT6_MASK
)

	)

26366 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT7_MASK
 (0xFF000000U)

	)

26367 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT7_SHIFT
 (24U)

	)

26368 
	#PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_1_LUTOUT7_MASK
)

	)

26371 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT8_MASK
 (0xFFU)

	)

26372 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT8_SHIFT
 (0U)

	)

26373 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT8_MASK
)

	)

26374 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT9_MASK
 (0xFF00U)

	)

26375 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT9_SHIFT
 (8U)

	)

26376 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT9_MASK
)

	)

26377 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT10_MASK
 (0xFF0000U)

	)

26378 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT10_SHIFT
 (16U)

	)

26379 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT10_MASK
)

	)

26380 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT11_MASK
 (0xFF000000U)

	)

26381 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT11_SHIFT
 (24U)

	)

26382 
	#PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_2_LUTOUT11_MASK
)

	)

26385 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT12_MASK
 (0xFFU)

	)

26386 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT12_SHIFT
 (0U)

	)

26387 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT12_MASK
)

	)

26388 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT13_MASK
 (0xFF00U)

	)

26389 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT13_SHIFT
 (8U)

	)

26390 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT13_MASK
)

	)

26391 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT14_MASK
 (0xFF0000U)

	)

26392 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT14_SHIFT
 (16U)

	)

26393 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT14_MASK
)

	)

26394 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT15_MASK
 (0xFF000000U)

	)

26395 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT15_SHIFT
 (24U)

	)

26396 
	#PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_3_LUTOUT15_MASK
)

	)

26399 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT16_MASK
 (0xFFU)

	)

26400 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT16_SHIFT
 (0U)

	)

26401 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT16_MASK
)

	)

26402 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT17_MASK
 (0xFF00U)

	)

26403 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT17_SHIFT
 (8U)

	)

26404 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT17_MASK
)

	)

26405 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT18_MASK
 (0xFF0000U)

	)

26406 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT18_SHIFT
 (16U)

	)

26407 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT18_MASK
)

	)

26408 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT19_MASK
 (0xFF000000U)

	)

26409 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT19_SHIFT
 (24U)

	)

26410 
	#PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_4_LUTOUT19_MASK
)

	)

26413 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT20_MASK
 (0xFFU)

	)

26414 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT20_SHIFT
 (0U)

	)

26415 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT20_MASK
)

	)

26416 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT21_MASK
 (0xFF00U)

	)

26417 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT21_SHIFT
 (8U)

	)

26418 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT21_MASK
)

	)

26419 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT22_MASK
 (0xFF0000U)

	)

26420 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT22_SHIFT
 (16U)

	)

26421 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT22_MASK
)

	)

26422 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT23_MASK
 (0xFF000000U)

	)

26423 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT23_SHIFT
 (24U)

	)

26424 
	#PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_5_LUTOUT23_MASK
)

	)

26427 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT24_MASK
 (0xFFU)

	)

26428 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT24_SHIFT
 (0U)

	)

26429 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT24_MASK
)

	)

26430 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT25_MASK
 (0xFF00U)

	)

26431 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT25_SHIFT
 (8U)

	)

26432 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT25_MASK
)

	)

26433 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT26_MASK
 (0xFF0000U)

	)

26434 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT26_SHIFT
 (16U)

	)

26435 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT26_MASK
)

	)

26436 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT27_MASK
 (0xFF000000U)

	)

26437 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT27_SHIFT
 (24U)

	)

26438 
	#PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_6_LUTOUT27_MASK
)

	)

26441 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT28_MASK
 (0xFFU)

	)

26442 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT28_SHIFT
 (0U)

	)

26443 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT28_MASK
)

	)

26444 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT29_MASK
 (0xFF00U)

	)

26445 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT29_SHIFT
 (8U)

	)

26446 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT29_MASK
)

	)

26447 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT30_MASK
 (0xFF0000U)

	)

26448 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT30_SHIFT
 (16U)

	)

26449 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT30_MASK
)

	)

26450 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT31_MASK
 (0xFF000000U)

	)

26451 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT31_SHIFT
 (24U)

	)

26452 
	#PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT0_7_LUTOUT31_MASK
)

	)

26455 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT0_MASK
 (0xFFU)

	)

26456 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT0_SHIFT
 (0U)

	)

26457 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT0_MASK
)

	)

26458 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT1_MASK
 (0xFF00U)

	)

26459 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT1_SHIFT
 (8U)

	)

26460 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT1_MASK
)

	)

26461 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT2_MASK
 (0xFF0000U)

	)

26462 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT2_SHIFT
 (16U)

	)

26463 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT2_MASK
)

	)

26464 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT3_MASK
 (0xFF000000U)

	)

26465 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT3_SHIFT
 (24U)

	)

26466 
	#PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_0_LUTOUT3_MASK
)

	)

26469 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT4_MASK
 (0xFFU)

	)

26470 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT4_SHIFT
 (0U)

	)

26471 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT4_MASK
)

	)

26472 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT5_MASK
 (0xFF00U)

	)

26473 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT5_SHIFT
 (8U)

	)

26474 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT5_MASK
)

	)

26475 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT6_MASK
 (0xFF0000U)

	)

26476 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT6_SHIFT
 (16U)

	)

26477 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT6_MASK
)

	)

26478 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT7_MASK
 (0xFF000000U)

	)

26479 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT7_SHIFT
 (24U)

	)

26480 
	#PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_1_LUTOUT7_MASK
)

	)

26483 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT8_MASK
 (0xFFU)

	)

26484 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT8_SHIFT
 (0U)

	)

26485 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT8_MASK
)

	)

26486 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT9_MASK
 (0xFF00U)

	)

26487 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT9_SHIFT
 (8U)

	)

26488 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT9_MASK
)

	)

26489 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT10_MASK
 (0xFF0000U)

	)

26490 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT10_SHIFT
 (16U)

	)

26491 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT10_MASK
)

	)

26492 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT11_MASK
 (0xFF000000U)

	)

26493 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT11_SHIFT
 (24U)

	)

26494 
	#PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_2_LUTOUT11_MASK
)

	)

26497 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT12_MASK
 (0xFFU)

	)

26498 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT12_SHIFT
 (0U)

	)

26499 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT12_MASK
)

	)

26500 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT13_MASK
 (0xFF00U)

	)

26501 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT13_SHIFT
 (8U)

	)

26502 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT13_MASK
)

	)

26503 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT14_MASK
 (0xFF0000U)

	)

26504 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT14_SHIFT
 (16U)

	)

26505 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT14_MASK
)

	)

26506 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT15_MASK
 (0xFF000000U)

	)

26507 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT15_SHIFT
 (24U)

	)

26508 
	#PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_3_LUTOUT15_MASK
)

	)

26511 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT16_MASK
 (0xFFU)

	)

26512 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT16_SHIFT
 (0U)

	)

26513 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT16_MASK
)

	)

26514 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT17_MASK
 (0xFF00U)

	)

26515 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT17_SHIFT
 (8U)

	)

26516 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT17_MASK
)

	)

26517 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT18_MASK
 (0xFF0000U)

	)

26518 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT18_SHIFT
 (16U)

	)

26519 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT18_MASK
)

	)

26520 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT19_MASK
 (0xFF000000U)

	)

26521 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT19_SHIFT
 (24U)

	)

26522 
	#PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_4_LUTOUT19_MASK
)

	)

26525 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT20_MASK
 (0xFFU)

	)

26526 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT20_SHIFT
 (0U)

	)

26527 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT20_MASK
)

	)

26528 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT21_MASK
 (0xFF00U)

	)

26529 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT21_SHIFT
 (8U)

	)

26530 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT21_MASK
)

	)

26531 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT22_MASK
 (0xFF0000U)

	)

26532 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT22_SHIFT
 (16U)

	)

26533 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT22_MASK
)

	)

26534 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT23_MASK
 (0xFF000000U)

	)

26535 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT23_SHIFT
 (24U)

	)

26536 
	#PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_5_LUTOUT23_MASK
)

	)

26539 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT24_MASK
 (0xFFU)

	)

26540 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT24_SHIFT
 (0U)

	)

26541 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT24_MASK
)

	)

26542 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT25_MASK
 (0xFF00U)

	)

26543 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT25_SHIFT
 (8U)

	)

26544 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT25_MASK
)

	)

26545 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT26_MASK
 (0xFF0000U)

	)

26546 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT26_SHIFT
 (16U)

	)

26547 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT26_MASK
)

	)

26548 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT27_MASK
 (0xFF000000U)

	)

26549 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT27_SHIFT
 (24U)

	)

26550 
	#PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_6_LUTOUT27_MASK
)

	)

26553 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT28_MASK
 (0xFFU)

	)

26554 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT28_SHIFT
 (0U)

	)

26555 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT28_MASK
)

	)

26556 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT29_MASK
 (0xFF00U)

	)

26557 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT29_SHIFT
 (8U)

	)

26558 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT29_MASK
)

	)

26559 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT30_MASK
 (0xFF0000U)

	)

26560 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT30_SHIFT
 (16U)

	)

26561 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT30_MASK
)

	)

26562 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT31_MASK
 (0xFF000000U)

	)

26563 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT31_SHIFT
 (24U)

	)

26564 
	#PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X8_OUT1_7_LUTOUT31_MASK
)

	)

26567 
	#PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK0_MASK
 (0x1FU)

	)

26568 
	#PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK0_SHIFT
 (0U)

	)

26569 
	#PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK0_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK0_MASK
)

	)

26570 
	#PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK1_MASK
 (0x1F00U)

	)

26571 
	#PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK1_SHIFT
 (8U)

	)

26572 
	#PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK1_SHIFT
)Ë& 
PXP_WFE_B_STAGE1_5X8_MASKS_0_MASK1_MASK
)

	)

26575 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT0_MASK
 (0x1U)

	)

26576 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT0_SHIFT
 (0U)

	)

26577 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT0_MASK
)

	)

26578 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT1_MASK
 (0x2U)

	)

26579 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT1_SHIFT
 (1U)

	)

26580 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT1_MASK
)

	)

26581 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT2_MASK
 (0x4U)

	)

26582 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT2_SHIFT
 (2U)

	)

26583 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT2_MASK
)

	)

26584 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT3_MASK
 (0x8U)

	)

26585 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT3_SHIFT
 (3U)

	)

26586 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT3_MASK
)

	)

26587 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT4_MASK
 (0x10U)

	)

26588 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT4_SHIFT
 (4U)

	)

26589 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT4_MASK
)

	)

26590 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT5_MASK
 (0x20U)

	)

26591 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT5_SHIFT
 (5U)

	)

26592 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT5_MASK
)

	)

26593 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT6_MASK
 (0x40U)

	)

26594 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT6_SHIFT
 (6U)

	)

26595 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT6_MASK
)

	)

26596 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT7_MASK
 (0x80U)

	)

26597 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT7_SHIFT
 (7U)

	)

26598 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT7_MASK
)

	)

26599 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT8_MASK
 (0x100U)

	)

26600 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT8_SHIFT
 (8U)

	)

26601 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT8_MASK
)

	)

26602 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT9_MASK
 (0x200U)

	)

26603 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT9_SHIFT
 (9U)

	)

26604 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT9_MASK
)

	)

26605 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT10_MASK
 (0x400U)

	)

26606 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT10_SHIFT
 (10U)

	)

26607 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT10_MASK
)

	)

26608 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT11_MASK
 (0x800U)

	)

26609 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT11_SHIFT
 (11U)

	)

26610 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT11_MASK
)

	)

26611 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT12_MASK
 (0x1000U)

	)

26612 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT12_SHIFT
 (12U)

	)

26613 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT12_MASK
)

	)

26614 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT13_MASK
 (0x2000U)

	)

26615 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT13_SHIFT
 (13U)

	)

26616 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT13_MASK
)

	)

26617 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT14_MASK
 (0x4000U)

	)

26618 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT14_SHIFT
 (14U)

	)

26619 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT14_MASK
)

	)

26620 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT15_MASK
 (0x8000U)

	)

26621 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT15_SHIFT
 (15U)

	)

26622 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT15_MASK
)

	)

26623 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT16_MASK
 (0x10000U)

	)

26624 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT16_SHIFT
 (16U)

	)

26625 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT16_MASK
)

	)

26626 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT17_MASK
 (0x20000U)

	)

26627 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT17_SHIFT
 (17U)

	)

26628 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT17_MASK
)

	)

26629 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT18_MASK
 (0x40000U)

	)

26630 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT18_SHIFT
 (18U)

	)

26631 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT18_MASK
)

	)

26632 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT19_MASK
 (0x80000U)

	)

26633 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT19_SHIFT
 (19U)

	)

26634 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT19_MASK
)

	)

26635 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT20_MASK
 (0x100000U)

	)

26636 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT20_SHIFT
 (20U)

	)

26637 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT20_MASK
)

	)

26638 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT21_MASK
 (0x200000U)

	)

26639 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT21_SHIFT
 (21U)

	)

26640 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT21_MASK
)

	)

26641 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT22_MASK
 (0x400000U)

	)

26642 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT22_SHIFT
 (22U)

	)

26643 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT22_MASK
)

	)

26644 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT23_MASK
 (0x800000U)

	)

26645 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT23_SHIFT
 (23U)

	)

26646 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT23_MASK
)

	)

26647 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT24_MASK
 (0x1000000U)

	)

26648 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT24_SHIFT
 (24U)

	)

26649 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT24_MASK
)

	)

26650 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT25_MASK
 (0x2000000U)

	)

26651 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT25_SHIFT
 (25U)

	)

26652 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT25_MASK
)

	)

26653 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT26_MASK
 (0x4000000U)

	)

26654 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT26_SHIFT
 (26U)

	)

26655 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT26_MASK
)

	)

26656 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT27_MASK
 (0x8000000U)

	)

26657 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT27_SHIFT
 (27U)

	)

26658 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT27_MASK
)

	)

26659 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT28_MASK
 (0x10000000U)

	)

26660 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT28_SHIFT
 (28U)

	)

26661 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT28_MASK
)

	)

26662 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT29_MASK
 (0x20000000U)

	)

26663 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT29_SHIFT
 (29U)

	)

26664 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT29_MASK
)

	)

26665 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT30_MASK
 (0x40000000U)

	)

26666 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT30_SHIFT
 (30U)

	)

26667 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT30_MASK
)

	)

26668 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT31_MASK
 (0x80000000U)

	)

26669 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT31_SHIFT
 (31U)

	)

26670 
	#PXP_WFE_B_STG1_5X1_OUT0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_OUT0_LUTOUT31_MASK
)

	)

26673 
	#PXP_WFE_B_STG1_5X1_MASKS_MASK0_MASK
 (0x1FU)

	)

26674 
	#PXP_WFE_B_STG1_5X1_MASKS_MASK0_SHIFT
 (0U)

	)

26675 
	#PXP_WFE_B_STG1_5X1_MASKS_MASK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_5X1_MASKS_MASK0_SHIFT
)Ë& 
PXP_WFE_B_STG1_5X1_MASKS_MASK0_MASK
)

	)

26678 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT0_MASK
 (0x1U)

	)

26679 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT0_SHIFT
 (0U)

	)

26680 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT0_MASK
)

	)

26681 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT1_MASK
 (0x2U)

	)

26682 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT1_SHIFT
 (1U)

	)

26683 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT1_MASK
)

	)

26684 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT2_MASK
 (0x4U)

	)

26685 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT2_SHIFT
 (2U)

	)

26686 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT2_MASK
)

	)

26687 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT3_MASK
 (0x8U)

	)

26688 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT3_SHIFT
 (3U)

	)

26689 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT3_MASK
)

	)

26690 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT4_MASK
 (0x10U)

	)

26691 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT4_SHIFT
 (4U)

	)

26692 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT4_MASK
)

	)

26693 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT5_MASK
 (0x20U)

	)

26694 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT5_SHIFT
 (5U)

	)

26695 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT5_MASK
)

	)

26696 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT6_MASK
 (0x40U)

	)

26697 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT6_SHIFT
 (6U)

	)

26698 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT6_MASK
)

	)

26699 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT7_MASK
 (0x80U)

	)

26700 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT7_SHIFT
 (7U)

	)

26701 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT7_MASK
)

	)

26702 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT8_MASK
 (0x100U)

	)

26703 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT8_SHIFT
 (8U)

	)

26704 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT8_MASK
)

	)

26705 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT9_MASK
 (0x200U)

	)

26706 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT9_SHIFT
 (9U)

	)

26707 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT9_MASK
)

	)

26708 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT10_MASK
 (0x400U)

	)

26709 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT10_SHIFT
 (10U)

	)

26710 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT10_MASK
)

	)

26711 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT11_MASK
 (0x800U)

	)

26712 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT11_SHIFT
 (11U)

	)

26713 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT11_MASK
)

	)

26714 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT12_MASK
 (0x1000U)

	)

26715 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT12_SHIFT
 (12U)

	)

26716 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT12_MASK
)

	)

26717 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT13_MASK
 (0x2000U)

	)

26718 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT13_SHIFT
 (13U)

	)

26719 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT13_MASK
)

	)

26720 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT14_MASK
 (0x4000U)

	)

26721 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT14_SHIFT
 (14U)

	)

26722 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT14_MASK
)

	)

26723 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT15_MASK
 (0x8000U)

	)

26724 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT15_SHIFT
 (15U)

	)

26725 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT15_MASK
)

	)

26726 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT16_MASK
 (0x10000U)

	)

26727 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT16_SHIFT
 (16U)

	)

26728 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT16_MASK
)

	)

26729 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT17_MASK
 (0x20000U)

	)

26730 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT17_SHIFT
 (17U)

	)

26731 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT17_MASK
)

	)

26732 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT18_MASK
 (0x40000U)

	)

26733 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT18_SHIFT
 (18U)

	)

26734 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT18_MASK
)

	)

26735 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT19_MASK
 (0x80000U)

	)

26736 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT19_SHIFT
 (19U)

	)

26737 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT19_MASK
)

	)

26738 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT20_MASK
 (0x100000U)

	)

26739 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT20_SHIFT
 (20U)

	)

26740 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT20_MASK
)

	)

26741 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT21_MASK
 (0x200000U)

	)

26742 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT21_SHIFT
 (21U)

	)

26743 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT21_MASK
)

	)

26744 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT22_MASK
 (0x400000U)

	)

26745 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT22_SHIFT
 (22U)

	)

26746 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT22_MASK
)

	)

26747 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT23_MASK
 (0x800000U)

	)

26748 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT23_SHIFT
 (23U)

	)

26749 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT23_MASK
)

	)

26750 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT24_MASK
 (0x1000000U)

	)

26751 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT24_SHIFT
 (24U)

	)

26752 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT24_MASK
)

	)

26753 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT25_MASK
 (0x2000000U)

	)

26754 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT25_SHIFT
 (25U)

	)

26755 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT25_MASK
)

	)

26756 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT26_MASK
 (0x4000000U)

	)

26757 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT26_SHIFT
 (26U)

	)

26758 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT26_MASK
)

	)

26759 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT27_MASK
 (0x8000000U)

	)

26760 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT27_SHIFT
 (27U)

	)

26761 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT27_MASK
)

	)

26762 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT28_MASK
 (0x10000000U)

	)

26763 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT28_SHIFT
 (28U)

	)

26764 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT28_MASK
)

	)

26765 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT29_MASK
 (0x20000000U)

	)

26766 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT29_SHIFT
 (29U)

	)

26767 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT29_MASK
)

	)

26768 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT30_MASK
 (0x40000000U)

	)

26769 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT30_SHIFT
 (30U)

	)

26770 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT30_MASK
)

	)

26771 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT31_MASK
 (0x80000000U)

	)

26772 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT31_SHIFT
 (31U)

	)

26773 
	#PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_0_LUTOUT31_MASK
)

	)

26776 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT32_MASK
 (0x1U)

	)

26777 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT32_SHIFT
 (0U)

	)

26778 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT32_MASK
)

	)

26779 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT33_MASK
 (0x2U)

	)

26780 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT33_SHIFT
 (1U)

	)

26781 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT33_MASK
)

	)

26782 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT34_MASK
 (0x4U)

	)

26783 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT34_SHIFT
 (2U)

	)

26784 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT34_MASK
)

	)

26785 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT35_MASK
 (0x8U)

	)

26786 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT35_SHIFT
 (3U)

	)

26787 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT35_MASK
)

	)

26788 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT36_MASK
 (0x10U)

	)

26789 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT36_SHIFT
 (4U)

	)

26790 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT36_MASK
)

	)

26791 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT37_MASK
 (0x20U)

	)

26792 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT37_SHIFT
 (5U)

	)

26793 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT37_MASK
)

	)

26794 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT38_MASK
 (0x40U)

	)

26795 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT38_SHIFT
 (6U)

	)

26796 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT38_MASK
)

	)

26797 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT39_MASK
 (0x80U)

	)

26798 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT39_SHIFT
 (7U)

	)

26799 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT39_MASK
)

	)

26800 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT40_MASK
 (0x100U)

	)

26801 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT40_SHIFT
 (8U)

	)

26802 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT40_MASK
)

	)

26803 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT41_MASK
 (0x200U)

	)

26804 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT41_SHIFT
 (9U)

	)

26805 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT41_MASK
)

	)

26806 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT42_MASK
 (0x400U)

	)

26807 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT42_SHIFT
 (10U)

	)

26808 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT42_MASK
)

	)

26809 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT43_MASK
 (0x800U)

	)

26810 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT43_SHIFT
 (11U)

	)

26811 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT43_MASK
)

	)

26812 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT44_MASK
 (0x1000U)

	)

26813 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT44_SHIFT
 (12U)

	)

26814 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT44_MASK
)

	)

26815 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT45_MASK
 (0x2000U)

	)

26816 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT45_SHIFT
 (13U)

	)

26817 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT45_MASK
)

	)

26818 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT46_MASK
 (0x4000U)

	)

26819 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT46_SHIFT
 (14U)

	)

26820 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT46_MASK
)

	)

26821 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT47_MASK
 (0x8000U)

	)

26822 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT47_SHIFT
 (15U)

	)

26823 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT47_MASK
)

	)

26824 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT48_MASK
 (0x10000U)

	)

26825 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT48_SHIFT
 (16U)

	)

26826 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT48_MASK
)

	)

26827 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT49_MASK
 (0x20000U)

	)

26828 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT49_SHIFT
 (17U)

	)

26829 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT49_MASK
)

	)

26830 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT50_MASK
 (0x40000U)

	)

26831 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT50_SHIFT
 (18U)

	)

26832 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT50_MASK
)

	)

26833 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT51_MASK
 (0x80000U)

	)

26834 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT51_SHIFT
 (19U)

	)

26835 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT51_MASK
)

	)

26836 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT52_MASK
 (0x100000U)

	)

26837 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT52_SHIFT
 (20U)

	)

26838 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT52_MASK
)

	)

26839 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT53_MASK
 (0x200000U)

	)

26840 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT53_SHIFT
 (21U)

	)

26841 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT53_MASK
)

	)

26842 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT54_MASK
 (0x400000U)

	)

26843 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT54_SHIFT
 (22U)

	)

26844 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT54_MASK
)

	)

26845 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT55_MASK
 (0x800000U)

	)

26846 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT55_SHIFT
 (23U)

	)

26847 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT55_MASK
)

	)

26848 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT56_MASK
 (0x1000000U)

	)

26849 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT56_SHIFT
 (24U)

	)

26850 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT56_MASK
)

	)

26851 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT57_MASK
 (0x2000000U)

	)

26852 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT57_SHIFT
 (25U)

	)

26853 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT57_MASK
)

	)

26854 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT58_MASK
 (0x4000000U)

	)

26855 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT58_SHIFT
 (26U)

	)

26856 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT58_MASK
)

	)

26857 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT59_MASK
 (0x8000000U)

	)

26858 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT59_SHIFT
 (27U)

	)

26859 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT59_MASK
)

	)

26860 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT60_MASK
 (0x10000000U)

	)

26861 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT60_SHIFT
 (28U)

	)

26862 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT60_MASK
)

	)

26863 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT61_MASK
 (0x20000000U)

	)

26864 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT61_SHIFT
 (29U)

	)

26865 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT61_MASK
)

	)

26866 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT62_MASK
 (0x40000000U)

	)

26867 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT62_SHIFT
 (30U)

	)

26868 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT62_MASK
)

	)

26869 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT63_MASK
 (0x80000000U)

	)

26870 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT63_SHIFT
 (31U)

	)

26871 
	#PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_1_LUTOUT63_MASK
)

	)

26874 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT64_MASK
 (0x1U)

	)

26875 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT64_SHIFT
 (0U)

	)

26876 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT64_MASK
)

	)

26877 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT65_MASK
 (0x2U)

	)

26878 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT65_SHIFT
 (1U)

	)

26879 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT65_MASK
)

	)

26880 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT66_MASK
 (0x4U)

	)

26881 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT66_SHIFT
 (2U)

	)

26882 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT66_MASK
)

	)

26883 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT67_MASK
 (0x8U)

	)

26884 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT67_SHIFT
 (3U)

	)

26885 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT67_MASK
)

	)

26886 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT68_MASK
 (0x10U)

	)

26887 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT68_SHIFT
 (4U)

	)

26888 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT68_MASK
)

	)

26889 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT69_MASK
 (0x20U)

	)

26890 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT69_SHIFT
 (5U)

	)

26891 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT69_MASK
)

	)

26892 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT70_MASK
 (0x40U)

	)

26893 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT70_SHIFT
 (6U)

	)

26894 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT70_MASK
)

	)

26895 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT71_MASK
 (0x80U)

	)

26896 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT71_SHIFT
 (7U)

	)

26897 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT71_MASK
)

	)

26898 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT72_MASK
 (0x100U)

	)

26899 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT72_SHIFT
 (8U)

	)

26900 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT72_MASK
)

	)

26901 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT73_MASK
 (0x200U)

	)

26902 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT73_SHIFT
 (9U)

	)

26903 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT73_MASK
)

	)

26904 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT74_MASK
 (0x400U)

	)

26905 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT74_SHIFT
 (10U)

	)

26906 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT74_MASK
)

	)

26907 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT75_MASK
 (0x800U)

	)

26908 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT75_SHIFT
 (11U)

	)

26909 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT75_MASK
)

	)

26910 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT76_MASK
 (0x1000U)

	)

26911 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT76_SHIFT
 (12U)

	)

26912 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT76_MASK
)

	)

26913 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT77_MASK
 (0x2000U)

	)

26914 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT77_SHIFT
 (13U)

	)

26915 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT77_MASK
)

	)

26916 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT78_MASK
 (0x4000U)

	)

26917 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT78_SHIFT
 (14U)

	)

26918 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT78_MASK
)

	)

26919 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT79_MASK
 (0x8000U)

	)

26920 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT79_SHIFT
 (15U)

	)

26921 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT79_MASK
)

	)

26922 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT80_MASK
 (0x10000U)

	)

26923 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT80_SHIFT
 (16U)

	)

26924 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT80_MASK
)

	)

26925 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT81_MASK
 (0x20000U)

	)

26926 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT81_SHIFT
 (17U)

	)

26927 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT81_MASK
)

	)

26928 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT82_MASK
 (0x40000U)

	)

26929 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT82_SHIFT
 (18U)

	)

26930 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT82_MASK
)

	)

26931 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT83_MASK
 (0x80000U)

	)

26932 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT83_SHIFT
 (19U)

	)

26933 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT83_MASK
)

	)

26934 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT84_MASK
 (0x100000U)

	)

26935 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT84_SHIFT
 (20U)

	)

26936 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT84_MASK
)

	)

26937 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT85_MASK
 (0x200000U)

	)

26938 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT85_SHIFT
 (21U)

	)

26939 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT85_MASK
)

	)

26940 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT86_MASK
 (0x400000U)

	)

26941 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT86_SHIFT
 (22U)

	)

26942 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT86_MASK
)

	)

26943 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT87_MASK
 (0x800000U)

	)

26944 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT87_SHIFT
 (23U)

	)

26945 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT87_MASK
)

	)

26946 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT88_MASK
 (0x1000000U)

	)

26947 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT88_SHIFT
 (24U)

	)

26948 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT88_MASK
)

	)

26949 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT89_MASK
 (0x2000000U)

	)

26950 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT89_SHIFT
 (25U)

	)

26951 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT89_MASK
)

	)

26952 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT90_MASK
 (0x4000000U)

	)

26953 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT90_SHIFT
 (26U)

	)

26954 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT90_MASK
)

	)

26955 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT91_MASK
 (0x8000000U)

	)

26956 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT91_SHIFT
 (27U)

	)

26957 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT91_MASK
)

	)

26958 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT92_MASK
 (0x10000000U)

	)

26959 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT92_SHIFT
 (28U)

	)

26960 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT92_MASK
)

	)

26961 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT93_MASK
 (0x20000000U)

	)

26962 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT93_SHIFT
 (29U)

	)

26963 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT93_MASK
)

	)

26964 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT94_MASK
 (0x40000000U)

	)

26965 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT94_SHIFT
 (30U)

	)

26966 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT94_MASK
)

	)

26967 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT95_MASK
 (0x80000000U)

	)

26968 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT95_SHIFT
 (31U)

	)

26969 
	#PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_2_LUTOUT95_MASK
)

	)

26972 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT96_MASK
 (0x1U)

	)

26973 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT96_SHIFT
 (0U)

	)

26974 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT96_MASK
)

	)

26975 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT97_MASK
 (0x2U)

	)

26976 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT97_SHIFT
 (1U)

	)

26977 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT97_MASK
)

	)

26978 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT98_MASK
 (0x4U)

	)

26979 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT98_SHIFT
 (2U)

	)

26980 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT98_MASK
)

	)

26981 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT99_MASK
 (0x8U)

	)

26982 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT99_SHIFT
 (3U)

	)

26983 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT99_MASK
)

	)

26984 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT100_MASK
 (0x10U)

	)

26985 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT100_SHIFT
 (4U)

	)

26986 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT100_MASK
)

	)

26987 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT101_MASK
 (0x20U)

	)

26988 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT101_SHIFT
 (5U)

	)

26989 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT101_MASK
)

	)

26990 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT102_MASK
 (0x40U)

	)

26991 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT102_SHIFT
 (6U)

	)

26992 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT102_MASK
)

	)

26993 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT103_MASK
 (0x80U)

	)

26994 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT103_SHIFT
 (7U)

	)

26995 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT103_MASK
)

	)

26996 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT104_MASK
 (0x100U)

	)

26997 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT104_SHIFT
 (8U)

	)

26998 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT104_MASK
)

	)

26999 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT105_MASK
 (0x200U)

	)

27000 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT105_SHIFT
 (9U)

	)

27001 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT105_MASK
)

	)

27002 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT106_MASK
 (0x400U)

	)

27003 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT106_SHIFT
 (10U)

	)

27004 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT106_MASK
)

	)

27005 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT107_MASK
 (0x800U)

	)

27006 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT107_SHIFT
 (11U)

	)

27007 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT107_MASK
)

	)

27008 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT108_MASK
 (0x1000U)

	)

27009 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT108_SHIFT
 (12U)

	)

27010 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT108_MASK
)

	)

27011 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT109_MASK
 (0x2000U)

	)

27012 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT109_SHIFT
 (13U)

	)

27013 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT109_MASK
)

	)

27014 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT110_MASK
 (0x4000U)

	)

27015 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT110_SHIFT
 (14U)

	)

27016 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT110_MASK
)

	)

27017 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT111_MASK
 (0x8000U)

	)

27018 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT111_SHIFT
 (15U)

	)

27019 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT111_MASK
)

	)

27020 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT112_MASK
 (0x10000U)

	)

27021 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT112_SHIFT
 (16U)

	)

27022 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT112_MASK
)

	)

27023 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT113_MASK
 (0x20000U)

	)

27024 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT113_SHIFT
 (17U)

	)

27025 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT113_MASK
)

	)

27026 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT114_MASK
 (0x40000U)

	)

27027 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT114_SHIFT
 (18U)

	)

27028 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT114_MASK
)

	)

27029 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT115_MASK
 (0x80000U)

	)

27030 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT115_SHIFT
 (19U)

	)

27031 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT115_MASK
)

	)

27032 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT116_MASK
 (0x100000U)

	)

27033 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT116_SHIFT
 (20U)

	)

27034 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT116_MASK
)

	)

27035 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT117_MASK
 (0x200000U)

	)

27036 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT117_SHIFT
 (21U)

	)

27037 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT117_MASK
)

	)

27038 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT118_MASK
 (0x400000U)

	)

27039 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT118_SHIFT
 (22U)

	)

27040 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT118_MASK
)

	)

27041 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT119_MASK
 (0x800000U)

	)

27042 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT119_SHIFT
 (23U)

	)

27043 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT119_MASK
)

	)

27044 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT120_MASK
 (0x1000000U)

	)

27045 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT120_SHIFT
 (24U)

	)

27046 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT120_MASK
)

	)

27047 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT121_MASK
 (0x2000000U)

	)

27048 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT121_SHIFT
 (25U)

	)

27049 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT121_MASK
)

	)

27050 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT122_MASK
 (0x4000000U)

	)

27051 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT122_SHIFT
 (26U)

	)

27052 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT122_MASK
)

	)

27053 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT123_MASK
 (0x8000000U)

	)

27054 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT123_SHIFT
 (27U)

	)

27055 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT123_MASK
)

	)

27056 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT124_MASK
 (0x10000000U)

	)

27057 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT124_SHIFT
 (28U)

	)

27058 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT124_MASK
)

	)

27059 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT125_MASK
 (0x20000000U)

	)

27060 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT125_SHIFT
 (29U)

	)

27061 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT125_MASK
)

	)

27062 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT126_MASK
 (0x40000000U)

	)

27063 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT126_SHIFT
 (30U)

	)

27064 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT126_MASK
)

	)

27065 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT127_MASK
 (0x80000000U)

	)

27066 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT127_SHIFT
 (31U)

	)

27067 
	#PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_3_LUTOUT127_MASK
)

	)

27070 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT128_MASK
 (0x1U)

	)

27071 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT128_SHIFT
 (0U)

	)

27072 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT128_MASK
)

	)

27073 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT129_MASK
 (0x2U)

	)

27074 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT129_SHIFT
 (1U)

	)

27075 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT129_MASK
)

	)

27076 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT130_MASK
 (0x4U)

	)

27077 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT130_SHIFT
 (2U)

	)

27078 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT130_MASK
)

	)

27079 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT131_MASK
 (0x8U)

	)

27080 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT131_SHIFT
 (3U)

	)

27081 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT131_MASK
)

	)

27082 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT132_MASK
 (0x10U)

	)

27083 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT132_SHIFT
 (4U)

	)

27084 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT132_MASK
)

	)

27085 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT133_MASK
 (0x20U)

	)

27086 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT133_SHIFT
 (5U)

	)

27087 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT133_MASK
)

	)

27088 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT134_MASK
 (0x40U)

	)

27089 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT134_SHIFT
 (6U)

	)

27090 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT134_MASK
)

	)

27091 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT135_MASK
 (0x80U)

	)

27092 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT135_SHIFT
 (7U)

	)

27093 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT135_MASK
)

	)

27094 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT136_MASK
 (0x100U)

	)

27095 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT136_SHIFT
 (8U)

	)

27096 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT136_MASK
)

	)

27097 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT137_MASK
 (0x200U)

	)

27098 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT137_SHIFT
 (9U)

	)

27099 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT137_MASK
)

	)

27100 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT138_MASK
 (0x400U)

	)

27101 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT138_SHIFT
 (10U)

	)

27102 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT138_MASK
)

	)

27103 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT139_MASK
 (0x800U)

	)

27104 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT139_SHIFT
 (11U)

	)

27105 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT139_MASK
)

	)

27106 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT140_MASK
 (0x1000U)

	)

27107 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT140_SHIFT
 (12U)

	)

27108 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT140_MASK
)

	)

27109 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT141_MASK
 (0x2000U)

	)

27110 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT141_SHIFT
 (13U)

	)

27111 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT141_MASK
)

	)

27112 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT142_MASK
 (0x4000U)

	)

27113 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT142_SHIFT
 (14U)

	)

27114 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT142_MASK
)

	)

27115 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT143_MASK
 (0x8000U)

	)

27116 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT143_SHIFT
 (15U)

	)

27117 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT143_MASK
)

	)

27118 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT144_MASK
 (0x10000U)

	)

27119 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT144_SHIFT
 (16U)

	)

27120 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT144_MASK
)

	)

27121 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT145_MASK
 (0x20000U)

	)

27122 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT145_SHIFT
 (17U)

	)

27123 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT145_MASK
)

	)

27124 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT146_MASK
 (0x40000U)

	)

27125 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT146_SHIFT
 (18U)

	)

27126 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT146_MASK
)

	)

27127 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT147_MASK
 (0x80000U)

	)

27128 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT147_SHIFT
 (19U)

	)

27129 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT147_MASK
)

	)

27130 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT148_MASK
 (0x100000U)

	)

27131 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT148_SHIFT
 (20U)

	)

27132 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT148_MASK
)

	)

27133 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT149_MASK
 (0x200000U)

	)

27134 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT149_SHIFT
 (21U)

	)

27135 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT149_MASK
)

	)

27136 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT150_MASK
 (0x400000U)

	)

27137 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT150_SHIFT
 (22U)

	)

27138 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT150_MASK
)

	)

27139 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT151_MASK
 (0x800000U)

	)

27140 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT151_SHIFT
 (23U)

	)

27141 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT151_MASK
)

	)

27142 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT152_MASK
 (0x1000000U)

	)

27143 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT152_SHIFT
 (24U)

	)

27144 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT152_MASK
)

	)

27145 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT153_MASK
 (0x2000000U)

	)

27146 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT153_SHIFT
 (25U)

	)

27147 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT153_MASK
)

	)

27148 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT154_MASK
 (0x4000000U)

	)

27149 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT154_SHIFT
 (26U)

	)

27150 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT154_MASK
)

	)

27151 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT155_MASK
 (0x8000000U)

	)

27152 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT155_SHIFT
 (27U)

	)

27153 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT155_MASK
)

	)

27154 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT156_MASK
 (0x10000000U)

	)

27155 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT156_SHIFT
 (28U)

	)

27156 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT156_MASK
)

	)

27157 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT157_MASK
 (0x20000000U)

	)

27158 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT157_SHIFT
 (29U)

	)

27159 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT157_MASK
)

	)

27160 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT158_MASK
 (0x40000000U)

	)

27161 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT158_SHIFT
 (30U)

	)

27162 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT158_MASK
)

	)

27163 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT159_MASK
 (0x80000000U)

	)

27164 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT159_SHIFT
 (31U)

	)

27165 
	#PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_4_LUTOUT159_MASK
)

	)

27168 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT160_MASK
 (0x1U)

	)

27169 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT160_SHIFT
 (0U)

	)

27170 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT160_MASK
)

	)

27171 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT161_MASK
 (0x2U)

	)

27172 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT161_SHIFT
 (1U)

	)

27173 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT161_MASK
)

	)

27174 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT162_MASK
 (0x4U)

	)

27175 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT162_SHIFT
 (2U)

	)

27176 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT162_MASK
)

	)

27177 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT163_MASK
 (0x8U)

	)

27178 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT163_SHIFT
 (3U)

	)

27179 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT163_MASK
)

	)

27180 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT164_MASK
 (0x10U)

	)

27181 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT164_SHIFT
 (4U)

	)

27182 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT164_MASK
)

	)

27183 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT165_MASK
 (0x20U)

	)

27184 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT165_SHIFT
 (5U)

	)

27185 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT165_MASK
)

	)

27186 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT166_MASK
 (0x40U)

	)

27187 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT166_SHIFT
 (6U)

	)

27188 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT166_MASK
)

	)

27189 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT167_MASK
 (0x80U)

	)

27190 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT167_SHIFT
 (7U)

	)

27191 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT167_MASK
)

	)

27192 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT168_MASK
 (0x100U)

	)

27193 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT168_SHIFT
 (8U)

	)

27194 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT168_MASK
)

	)

27195 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT169_MASK
 (0x200U)

	)

27196 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT169_SHIFT
 (9U)

	)

27197 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT169_MASK
)

	)

27198 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT170_MASK
 (0x400U)

	)

27199 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT170_SHIFT
 (10U)

	)

27200 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT170_MASK
)

	)

27201 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT171_MASK
 (0x800U)

	)

27202 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT171_SHIFT
 (11U)

	)

27203 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT171_MASK
)

	)

27204 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT172_MASK
 (0x1000U)

	)

27205 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT172_SHIFT
 (12U)

	)

27206 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT172_MASK
)

	)

27207 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT173_MASK
 (0x2000U)

	)

27208 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT173_SHIFT
 (13U)

	)

27209 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT173_MASK
)

	)

27210 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT174_MASK
 (0x4000U)

	)

27211 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT174_SHIFT
 (14U)

	)

27212 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT174_MASK
)

	)

27213 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT175_MASK
 (0x8000U)

	)

27214 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT175_SHIFT
 (15U)

	)

27215 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT175_MASK
)

	)

27216 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT176_MASK
 (0x10000U)

	)

27217 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT176_SHIFT
 (16U)

	)

27218 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT176_MASK
)

	)

27219 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT177_MASK
 (0x20000U)

	)

27220 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT177_SHIFT
 (17U)

	)

27221 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT177_MASK
)

	)

27222 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT178_MASK
 (0x40000U)

	)

27223 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT178_SHIFT
 (18U)

	)

27224 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT178_MASK
)

	)

27225 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT179_MASK
 (0x80000U)

	)

27226 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT179_SHIFT
 (19U)

	)

27227 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT179_MASK
)

	)

27228 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT180_MASK
 (0x100000U)

	)

27229 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT180_SHIFT
 (20U)

	)

27230 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT180_MASK
)

	)

27231 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT181_MASK
 (0x200000U)

	)

27232 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT181_SHIFT
 (21U)

	)

27233 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT181_MASK
)

	)

27234 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT182_MASK
 (0x400000U)

	)

27235 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT182_SHIFT
 (22U)

	)

27236 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT182_MASK
)

	)

27237 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT183_MASK
 (0x800000U)

	)

27238 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT183_SHIFT
 (23U)

	)

27239 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT183_MASK
)

	)

27240 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT184_MASK
 (0x1000000U)

	)

27241 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT184_SHIFT
 (24U)

	)

27242 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT184_MASK
)

	)

27243 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT185_MASK
 (0x2000000U)

	)

27244 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT185_SHIFT
 (25U)

	)

27245 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT185_MASK
)

	)

27246 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT186_MASK
 (0x4000000U)

	)

27247 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT186_SHIFT
 (26U)

	)

27248 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT186_MASK
)

	)

27249 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT187_MASK
 (0x8000000U)

	)

27250 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT187_SHIFT
 (27U)

	)

27251 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT187_MASK
)

	)

27252 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT188_MASK
 (0x10000000U)

	)

27253 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT188_SHIFT
 (28U)

	)

27254 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT188_MASK
)

	)

27255 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT189_MASK
 (0x20000000U)

	)

27256 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT189_SHIFT
 (29U)

	)

27257 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT189_MASK
)

	)

27258 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT190_MASK
 (0x40000000U)

	)

27259 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT190_SHIFT
 (30U)

	)

27260 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT190_MASK
)

	)

27261 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT191_MASK
 (0x80000000U)

	)

27262 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT191_SHIFT
 (31U)

	)

27263 
	#PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_5_LUTOUT191_MASK
)

	)

27266 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT192_MASK
 (0x1U)

	)

27267 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT192_SHIFT
 (0U)

	)

27268 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT192_MASK
)

	)

27269 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT193_MASK
 (0x2U)

	)

27270 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT193_SHIFT
 (1U)

	)

27271 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT193_MASK
)

	)

27272 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT194_MASK
 (0x4U)

	)

27273 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT194_SHIFT
 (2U)

	)

27274 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT194_MASK
)

	)

27275 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT195_MASK
 (0x8U)

	)

27276 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT195_SHIFT
 (3U)

	)

27277 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT195_MASK
)

	)

27278 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT196_MASK
 (0x10U)

	)

27279 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT196_SHIFT
 (4U)

	)

27280 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT196_MASK
)

	)

27281 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT197_MASK
 (0x20U)

	)

27282 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT197_SHIFT
 (5U)

	)

27283 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT197_MASK
)

	)

27284 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT198_MASK
 (0x40U)

	)

27285 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT198_SHIFT
 (6U)

	)

27286 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT198_MASK
)

	)

27287 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT199_MASK
 (0x80U)

	)

27288 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT199_SHIFT
 (7U)

	)

27289 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT199_MASK
)

	)

27290 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT200_MASK
 (0x100U)

	)

27291 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT200_SHIFT
 (8U)

	)

27292 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT200_MASK
)

	)

27293 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT201_MASK
 (0x200U)

	)

27294 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT201_SHIFT
 (9U)

	)

27295 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT201_MASK
)

	)

27296 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT202_MASK
 (0x400U)

	)

27297 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT202_SHIFT
 (10U)

	)

27298 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT202_MASK
)

	)

27299 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT203_MASK
 (0x800U)

	)

27300 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT203_SHIFT
 (11U)

	)

27301 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT203_MASK
)

	)

27302 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT204_MASK
 (0x1000U)

	)

27303 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT204_SHIFT
 (12U)

	)

27304 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT204_MASK
)

	)

27305 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT205_MASK
 (0x2000U)

	)

27306 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT205_SHIFT
 (13U)

	)

27307 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT205_MASK
)

	)

27308 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT206_MASK
 (0x4000U)

	)

27309 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT206_SHIFT
 (14U)

	)

27310 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT206_MASK
)

	)

27311 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT207_MASK
 (0x8000U)

	)

27312 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT207_SHIFT
 (15U)

	)

27313 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT207_MASK
)

	)

27314 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT208_MASK
 (0x10000U)

	)

27315 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT208_SHIFT
 (16U)

	)

27316 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT208_MASK
)

	)

27317 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT209_MASK
 (0x20000U)

	)

27318 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT209_SHIFT
 (17U)

	)

27319 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT209_MASK
)

	)

27320 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT210_MASK
 (0x40000U)

	)

27321 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT210_SHIFT
 (18U)

	)

27322 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT210_MASK
)

	)

27323 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT211_MASK
 (0x80000U)

	)

27324 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT211_SHIFT
 (19U)

	)

27325 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT211_MASK
)

	)

27326 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT212_MASK
 (0x100000U)

	)

27327 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT212_SHIFT
 (20U)

	)

27328 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT212_MASK
)

	)

27329 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT213_MASK
 (0x200000U)

	)

27330 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT213_SHIFT
 (21U)

	)

27331 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT213_MASK
)

	)

27332 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT214_MASK
 (0x400000U)

	)

27333 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT214_SHIFT
 (22U)

	)

27334 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT214_MASK
)

	)

27335 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT215_MASK
 (0x800000U)

	)

27336 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT215_SHIFT
 (23U)

	)

27337 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT215_MASK
)

	)

27338 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT216_MASK
 (0x1000000U)

	)

27339 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT216_SHIFT
 (24U)

	)

27340 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT216_MASK
)

	)

27341 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT217_MASK
 (0x2000000U)

	)

27342 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT217_SHIFT
 (25U)

	)

27343 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT217_MASK
)

	)

27344 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT218_MASK
 (0x4000000U)

	)

27345 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT218_SHIFT
 (26U)

	)

27346 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT218_MASK
)

	)

27347 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT219_MASK
 (0x8000000U)

	)

27348 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT219_SHIFT
 (27U)

	)

27349 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT219_MASK
)

	)

27350 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT220_MASK
 (0x10000000U)

	)

27351 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT220_SHIFT
 (28U)

	)

27352 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT220_MASK
)

	)

27353 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT221_MASK
 (0x20000000U)

	)

27354 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT221_SHIFT
 (29U)

	)

27355 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT221_MASK
)

	)

27356 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT222_MASK
 (0x40000000U)

	)

27357 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT222_SHIFT
 (30U)

	)

27358 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT222_MASK
)

	)

27359 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT223_MASK
 (0x80000000U)

	)

27360 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT223_SHIFT
 (31U)

	)

27361 
	#PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_6_LUTOUT223_MASK
)

	)

27364 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT224_MASK
 (0x1U)

	)

27365 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT224_SHIFT
 (0U)

	)

27366 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT224_MASK
)

	)

27367 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT225_MASK
 (0x2U)

	)

27368 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT225_SHIFT
 (1U)

	)

27369 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT225_MASK
)

	)

27370 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT226_MASK
 (0x4U)

	)

27371 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT226_SHIFT
 (2U)

	)

27372 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT226_MASK
)

	)

27373 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT227_MASK
 (0x8U)

	)

27374 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT227_SHIFT
 (3U)

	)

27375 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT227_MASK
)

	)

27376 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT228_MASK
 (0x10U)

	)

27377 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT228_SHIFT
 (4U)

	)

27378 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT228_MASK
)

	)

27379 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT229_MASK
 (0x20U)

	)

27380 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT229_SHIFT
 (5U)

	)

27381 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT229_MASK
)

	)

27382 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT230_MASK
 (0x40U)

	)

27383 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT230_SHIFT
 (6U)

	)

27384 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT230_MASK
)

	)

27385 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT231_MASK
 (0x80U)

	)

27386 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT231_SHIFT
 (7U)

	)

27387 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT231_MASK
)

	)

27388 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT232_MASK
 (0x100U)

	)

27389 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT232_SHIFT
 (8U)

	)

27390 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT232_MASK
)

	)

27391 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT233_MASK
 (0x200U)

	)

27392 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT233_SHIFT
 (9U)

	)

27393 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT233_MASK
)

	)

27394 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT234_MASK
 (0x400U)

	)

27395 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT234_SHIFT
 (10U)

	)

27396 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT234_MASK
)

	)

27397 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT235_MASK
 (0x800U)

	)

27398 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT235_SHIFT
 (11U)

	)

27399 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT235_MASK
)

	)

27400 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT236_MASK
 (0x1000U)

	)

27401 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT236_SHIFT
 (12U)

	)

27402 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT236_MASK
)

	)

27403 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT237_MASK
 (0x2000U)

	)

27404 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT237_SHIFT
 (13U)

	)

27405 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT237_MASK
)

	)

27406 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT238_MASK
 (0x4000U)

	)

27407 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT238_SHIFT
 (14U)

	)

27408 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT238_MASK
)

	)

27409 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT239_MASK
 (0x8000U)

	)

27410 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT239_SHIFT
 (15U)

	)

27411 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT239_MASK
)

	)

27412 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT240_MASK
 (0x10000U)

	)

27413 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT240_SHIFT
 (16U)

	)

27414 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT240_MASK
)

	)

27415 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT241_MASK
 (0x20000U)

	)

27416 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT241_SHIFT
 (17U)

	)

27417 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT241_MASK
)

	)

27418 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT242_MASK
 (0x40000U)

	)

27419 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT242_SHIFT
 (18U)

	)

27420 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT242_MASK
)

	)

27421 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT243_MASK
 (0x80000U)

	)

27422 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT243_SHIFT
 (19U)

	)

27423 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT243_MASK
)

	)

27424 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT244_MASK
 (0x100000U)

	)

27425 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT244_SHIFT
 (20U)

	)

27426 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT244_MASK
)

	)

27427 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT245_MASK
 (0x200000U)

	)

27428 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT245_SHIFT
 (21U)

	)

27429 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT245_MASK
)

	)

27430 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT246_MASK
 (0x400000U)

	)

27431 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT246_SHIFT
 (22U)

	)

27432 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT246_MASK
)

	)

27433 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT247_MASK
 (0x800000U)

	)

27434 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT247_SHIFT
 (23U)

	)

27435 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT247_MASK
)

	)

27436 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT248_MASK
 (0x1000000U)

	)

27437 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT248_SHIFT
 (24U)

	)

27438 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT248_MASK
)

	)

27439 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT249_MASK
 (0x2000000U)

	)

27440 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT249_SHIFT
 (25U)

	)

27441 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT249_MASK
)

	)

27442 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT250_MASK
 (0x4000000U)

	)

27443 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT250_SHIFT
 (26U)

	)

27444 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT250_MASK
)

	)

27445 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT251_MASK
 (0x8000000U)

	)

27446 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT251_SHIFT
 (27U)

	)

27447 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT251_MASK
)

	)

27448 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT252_MASK
 (0x10000000U)

	)

27449 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT252_SHIFT
 (28U)

	)

27450 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT252_MASK
)

	)

27451 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT253_MASK
 (0x20000000U)

	)

27452 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT253_SHIFT
 (29U)

	)

27453 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT253_MASK
)

	)

27454 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT254_MASK
 (0x40000000U)

	)

27455 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT254_SHIFT
 (30U)

	)

27456 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT254_MASK
)

	)

27457 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT255_MASK
 (0x80000000U)

	)

27458 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT255_SHIFT
 (31U)

	)

27459 
	#PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT0_7_LUTOUT255_MASK
)

	)

27462 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT0_MASK
 (0x1U)

	)

27463 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT0_SHIFT
 (0U)

	)

27464 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT0_MASK
)

	)

27465 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT1_MASK
 (0x2U)

	)

27466 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT1_SHIFT
 (1U)

	)

27467 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT1_MASK
)

	)

27468 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT2_MASK
 (0x4U)

	)

27469 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT2_SHIFT
 (2U)

	)

27470 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT2_MASK
)

	)

27471 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT3_MASK
 (0x8U)

	)

27472 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT3_SHIFT
 (3U)

	)

27473 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT3_MASK
)

	)

27474 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT4_MASK
 (0x10U)

	)

27475 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT4_SHIFT
 (4U)

	)

27476 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT4_MASK
)

	)

27477 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT5_MASK
 (0x20U)

	)

27478 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT5_SHIFT
 (5U)

	)

27479 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT5_MASK
)

	)

27480 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT6_MASK
 (0x40U)

	)

27481 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT6_SHIFT
 (6U)

	)

27482 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT6_MASK
)

	)

27483 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT7_MASK
 (0x80U)

	)

27484 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT7_SHIFT
 (7U)

	)

27485 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT7_MASK
)

	)

27486 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT8_MASK
 (0x100U)

	)

27487 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT8_SHIFT
 (8U)

	)

27488 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT8_MASK
)

	)

27489 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT9_MASK
 (0x200U)

	)

27490 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT9_SHIFT
 (9U)

	)

27491 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT9_MASK
)

	)

27492 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT10_MASK
 (0x400U)

	)

27493 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT10_SHIFT
 (10U)

	)

27494 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT10_MASK
)

	)

27495 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT11_MASK
 (0x800U)

	)

27496 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT11_SHIFT
 (11U)

	)

27497 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT11_MASK
)

	)

27498 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT12_MASK
 (0x1000U)

	)

27499 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT12_SHIFT
 (12U)

	)

27500 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT12_MASK
)

	)

27501 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT13_MASK
 (0x2000U)

	)

27502 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT13_SHIFT
 (13U)

	)

27503 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT13_MASK
)

	)

27504 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT14_MASK
 (0x4000U)

	)

27505 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT14_SHIFT
 (14U)

	)

27506 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT14_MASK
)

	)

27507 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT15_MASK
 (0x8000U)

	)

27508 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT15_SHIFT
 (15U)

	)

27509 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT15_MASK
)

	)

27510 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT16_MASK
 (0x10000U)

	)

27511 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT16_SHIFT
 (16U)

	)

27512 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT16_MASK
)

	)

27513 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT17_MASK
 (0x20000U)

	)

27514 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT17_SHIFT
 (17U)

	)

27515 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT17_MASK
)

	)

27516 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT18_MASK
 (0x40000U)

	)

27517 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT18_SHIFT
 (18U)

	)

27518 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT18_MASK
)

	)

27519 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT19_MASK
 (0x80000U)

	)

27520 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT19_SHIFT
 (19U)

	)

27521 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT19_MASK
)

	)

27522 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT20_MASK
 (0x100000U)

	)

27523 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT20_SHIFT
 (20U)

	)

27524 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT20_MASK
)

	)

27525 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT21_MASK
 (0x200000U)

	)

27526 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT21_SHIFT
 (21U)

	)

27527 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT21_MASK
)

	)

27528 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT22_MASK
 (0x400000U)

	)

27529 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT22_SHIFT
 (22U)

	)

27530 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT22_MASK
)

	)

27531 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT23_MASK
 (0x800000U)

	)

27532 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT23_SHIFT
 (23U)

	)

27533 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT23_MASK
)

	)

27534 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT24_MASK
 (0x1000000U)

	)

27535 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT24_SHIFT
 (24U)

	)

27536 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT24_MASK
)

	)

27537 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT25_MASK
 (0x2000000U)

	)

27538 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT25_SHIFT
 (25U)

	)

27539 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT25_MASK
)

	)

27540 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT26_MASK
 (0x4000000U)

	)

27541 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT26_SHIFT
 (26U)

	)

27542 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT26_MASK
)

	)

27543 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT27_MASK
 (0x8000000U)

	)

27544 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT27_SHIFT
 (27U)

	)

27545 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT27_MASK
)

	)

27546 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT28_MASK
 (0x10000000U)

	)

27547 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT28_SHIFT
 (28U)

	)

27548 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT28_MASK
)

	)

27549 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT29_MASK
 (0x20000000U)

	)

27550 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT29_SHIFT
 (29U)

	)

27551 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT29_MASK
)

	)

27552 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT30_MASK
 (0x40000000U)

	)

27553 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT30_SHIFT
 (30U)

	)

27554 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT30_MASK
)

	)

27555 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT31_MASK
 (0x80000000U)

	)

27556 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT31_SHIFT
 (31U)

	)

27557 
	#PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_0_LUTOUT31_MASK
)

	)

27560 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT32_MASK
 (0x1U)

	)

27561 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT32_SHIFT
 (0U)

	)

27562 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT32_MASK
)

	)

27563 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT33_MASK
 (0x2U)

	)

27564 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT33_SHIFT
 (1U)

	)

27565 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT33_MASK
)

	)

27566 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT34_MASK
 (0x4U)

	)

27567 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT34_SHIFT
 (2U)

	)

27568 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT34_MASK
)

	)

27569 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT35_MASK
 (0x8U)

	)

27570 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT35_SHIFT
 (3U)

	)

27571 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT35_MASK
)

	)

27572 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT36_MASK
 (0x10U)

	)

27573 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT36_SHIFT
 (4U)

	)

27574 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT36_MASK
)

	)

27575 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT37_MASK
 (0x20U)

	)

27576 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT37_SHIFT
 (5U)

	)

27577 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT37_MASK
)

	)

27578 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT38_MASK
 (0x40U)

	)

27579 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT38_SHIFT
 (6U)

	)

27580 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT38_MASK
)

	)

27581 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT39_MASK
 (0x80U)

	)

27582 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT39_SHIFT
 (7U)

	)

27583 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT39_MASK
)

	)

27584 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT40_MASK
 (0x100U)

	)

27585 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT40_SHIFT
 (8U)

	)

27586 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT40_MASK
)

	)

27587 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT41_MASK
 (0x200U)

	)

27588 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT41_SHIFT
 (9U)

	)

27589 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT41_MASK
)

	)

27590 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT42_MASK
 (0x400U)

	)

27591 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT42_SHIFT
 (10U)

	)

27592 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT42_MASK
)

	)

27593 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT43_MASK
 (0x800U)

	)

27594 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT43_SHIFT
 (11U)

	)

27595 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT43_MASK
)

	)

27596 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT44_MASK
 (0x1000U)

	)

27597 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT44_SHIFT
 (12U)

	)

27598 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT44_MASK
)

	)

27599 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT45_MASK
 (0x2000U)

	)

27600 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT45_SHIFT
 (13U)

	)

27601 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT45_MASK
)

	)

27602 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT46_MASK
 (0x4000U)

	)

27603 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT46_SHIFT
 (14U)

	)

27604 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT46_MASK
)

	)

27605 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT47_MASK
 (0x8000U)

	)

27606 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT47_SHIFT
 (15U)

	)

27607 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT47_MASK
)

	)

27608 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT48_MASK
 (0x10000U)

	)

27609 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT48_SHIFT
 (16U)

	)

27610 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT48_MASK
)

	)

27611 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT49_MASK
 (0x20000U)

	)

27612 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT49_SHIFT
 (17U)

	)

27613 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT49_MASK
)

	)

27614 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT50_MASK
 (0x40000U)

	)

27615 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT50_SHIFT
 (18U)

	)

27616 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT50_MASK
)

	)

27617 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT51_MASK
 (0x80000U)

	)

27618 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT51_SHIFT
 (19U)

	)

27619 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT51_MASK
)

	)

27620 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT52_MASK
 (0x100000U)

	)

27621 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT52_SHIFT
 (20U)

	)

27622 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT52_MASK
)

	)

27623 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT53_MASK
 (0x200000U)

	)

27624 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT53_SHIFT
 (21U)

	)

27625 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT53_MASK
)

	)

27626 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT54_MASK
 (0x400000U)

	)

27627 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT54_SHIFT
 (22U)

	)

27628 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT54_MASK
)

	)

27629 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT55_MASK
 (0x800000U)

	)

27630 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT55_SHIFT
 (23U)

	)

27631 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT55_MASK
)

	)

27632 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT56_MASK
 (0x1000000U)

	)

27633 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT56_SHIFT
 (24U)

	)

27634 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT56_MASK
)

	)

27635 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT57_MASK
 (0x2000000U)

	)

27636 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT57_SHIFT
 (25U)

	)

27637 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT57_MASK
)

	)

27638 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT58_MASK
 (0x4000000U)

	)

27639 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT58_SHIFT
 (26U)

	)

27640 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT58_MASK
)

	)

27641 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT59_MASK
 (0x8000000U)

	)

27642 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT59_SHIFT
 (27U)

	)

27643 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT59_MASK
)

	)

27644 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT60_MASK
 (0x10000000U)

	)

27645 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT60_SHIFT
 (28U)

	)

27646 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT60_MASK
)

	)

27647 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT61_MASK
 (0x20000000U)

	)

27648 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT61_SHIFT
 (29U)

	)

27649 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT61_MASK
)

	)

27650 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT62_MASK
 (0x40000000U)

	)

27651 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT62_SHIFT
 (30U)

	)

27652 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT62_MASK
)

	)

27653 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT63_MASK
 (0x80000000U)

	)

27654 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT63_SHIFT
 (31U)

	)

27655 
	#PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_1_LUTOUT63_MASK
)

	)

27658 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT64_MASK
 (0x1U)

	)

27659 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT64_SHIFT
 (0U)

	)

27660 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT64_MASK
)

	)

27661 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT65_MASK
 (0x2U)

	)

27662 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT65_SHIFT
 (1U)

	)

27663 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT65_MASK
)

	)

27664 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT66_MASK
 (0x4U)

	)

27665 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT66_SHIFT
 (2U)

	)

27666 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT66_MASK
)

	)

27667 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT67_MASK
 (0x8U)

	)

27668 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT67_SHIFT
 (3U)

	)

27669 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT67_MASK
)

	)

27670 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT68_MASK
 (0x10U)

	)

27671 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT68_SHIFT
 (4U)

	)

27672 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT68_MASK
)

	)

27673 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT69_MASK
 (0x20U)

	)

27674 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT69_SHIFT
 (5U)

	)

27675 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT69_MASK
)

	)

27676 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT70_MASK
 (0x40U)

	)

27677 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT70_SHIFT
 (6U)

	)

27678 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT70_MASK
)

	)

27679 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT71_MASK
 (0x80U)

	)

27680 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT71_SHIFT
 (7U)

	)

27681 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT71_MASK
)

	)

27682 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT72_MASK
 (0x100U)

	)

27683 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT72_SHIFT
 (8U)

	)

27684 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT72_MASK
)

	)

27685 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT73_MASK
 (0x200U)

	)

27686 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT73_SHIFT
 (9U)

	)

27687 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT73_MASK
)

	)

27688 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT74_MASK
 (0x400U)

	)

27689 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT74_SHIFT
 (10U)

	)

27690 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT74_MASK
)

	)

27691 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT75_MASK
 (0x800U)

	)

27692 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT75_SHIFT
 (11U)

	)

27693 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT75_MASK
)

	)

27694 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT76_MASK
 (0x1000U)

	)

27695 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT76_SHIFT
 (12U)

	)

27696 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT76_MASK
)

	)

27697 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT77_MASK
 (0x2000U)

	)

27698 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT77_SHIFT
 (13U)

	)

27699 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT77_MASK
)

	)

27700 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT78_MASK
 (0x4000U)

	)

27701 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT78_SHIFT
 (14U)

	)

27702 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT78_MASK
)

	)

27703 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT79_MASK
 (0x8000U)

	)

27704 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT79_SHIFT
 (15U)

	)

27705 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT79_MASK
)

	)

27706 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT80_MASK
 (0x10000U)

	)

27707 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT80_SHIFT
 (16U)

	)

27708 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT80_MASK
)

	)

27709 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT81_MASK
 (0x20000U)

	)

27710 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT81_SHIFT
 (17U)

	)

27711 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT81_MASK
)

	)

27712 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT82_MASK
 (0x40000U)

	)

27713 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT82_SHIFT
 (18U)

	)

27714 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT82_MASK
)

	)

27715 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT83_MASK
 (0x80000U)

	)

27716 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT83_SHIFT
 (19U)

	)

27717 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT83_MASK
)

	)

27718 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT84_MASK
 (0x100000U)

	)

27719 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT84_SHIFT
 (20U)

	)

27720 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT84_MASK
)

	)

27721 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT85_MASK
 (0x200000U)

	)

27722 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT85_SHIFT
 (21U)

	)

27723 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT85_MASK
)

	)

27724 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT86_MASK
 (0x400000U)

	)

27725 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT86_SHIFT
 (22U)

	)

27726 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT86_MASK
)

	)

27727 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT87_MASK
 (0x800000U)

	)

27728 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT87_SHIFT
 (23U)

	)

27729 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT87_MASK
)

	)

27730 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT88_MASK
 (0x1000000U)

	)

27731 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT88_SHIFT
 (24U)

	)

27732 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT88_MASK
)

	)

27733 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT89_MASK
 (0x2000000U)

	)

27734 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT89_SHIFT
 (25U)

	)

27735 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT89_MASK
)

	)

27736 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT90_MASK
 (0x4000000U)

	)

27737 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT90_SHIFT
 (26U)

	)

27738 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT90_MASK
)

	)

27739 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT91_MASK
 (0x8000000U)

	)

27740 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT91_SHIFT
 (27U)

	)

27741 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT91_MASK
)

	)

27742 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT92_MASK
 (0x10000000U)

	)

27743 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT92_SHIFT
 (28U)

	)

27744 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT92_MASK
)

	)

27745 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT93_MASK
 (0x20000000U)

	)

27746 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT93_SHIFT
 (29U)

	)

27747 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT93_MASK
)

	)

27748 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT94_MASK
 (0x40000000U)

	)

27749 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT94_SHIFT
 (30U)

	)

27750 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT94_MASK
)

	)

27751 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT95_MASK
 (0x80000000U)

	)

27752 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT95_SHIFT
 (31U)

	)

27753 
	#PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_2_LUTOUT95_MASK
)

	)

27756 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT96_MASK
 (0x1U)

	)

27757 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT96_SHIFT
 (0U)

	)

27758 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT96_MASK
)

	)

27759 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT97_MASK
 (0x2U)

	)

27760 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT97_SHIFT
 (1U)

	)

27761 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT97_MASK
)

	)

27762 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT98_MASK
 (0x4U)

	)

27763 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT98_SHIFT
 (2U)

	)

27764 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT98_MASK
)

	)

27765 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT99_MASK
 (0x8U)

	)

27766 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT99_SHIFT
 (3U)

	)

27767 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT99_MASK
)

	)

27768 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT100_MASK
 (0x10U)

	)

27769 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT100_SHIFT
 (4U)

	)

27770 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT100_MASK
)

	)

27771 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT101_MASK
 (0x20U)

	)

27772 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT101_SHIFT
 (5U)

	)

27773 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT101_MASK
)

	)

27774 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT102_MASK
 (0x40U)

	)

27775 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT102_SHIFT
 (6U)

	)

27776 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT102_MASK
)

	)

27777 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT103_MASK
 (0x80U)

	)

27778 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT103_SHIFT
 (7U)

	)

27779 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT103_MASK
)

	)

27780 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT104_MASK
 (0x100U)

	)

27781 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT104_SHIFT
 (8U)

	)

27782 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT104_MASK
)

	)

27783 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT105_MASK
 (0x200U)

	)

27784 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT105_SHIFT
 (9U)

	)

27785 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT105_MASK
)

	)

27786 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT106_MASK
 (0x400U)

	)

27787 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT106_SHIFT
 (10U)

	)

27788 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT106_MASK
)

	)

27789 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT107_MASK
 (0x800U)

	)

27790 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT107_SHIFT
 (11U)

	)

27791 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT107_MASK
)

	)

27792 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT108_MASK
 (0x1000U)

	)

27793 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT108_SHIFT
 (12U)

	)

27794 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT108_MASK
)

	)

27795 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT109_MASK
 (0x2000U)

	)

27796 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT109_SHIFT
 (13U)

	)

27797 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT109_MASK
)

	)

27798 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT110_MASK
 (0x4000U)

	)

27799 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT110_SHIFT
 (14U)

	)

27800 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT110_MASK
)

	)

27801 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT111_MASK
 (0x8000U)

	)

27802 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT111_SHIFT
 (15U)

	)

27803 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT111_MASK
)

	)

27804 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT112_MASK
 (0x10000U)

	)

27805 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT112_SHIFT
 (16U)

	)

27806 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT112_MASK
)

	)

27807 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT113_MASK
 (0x20000U)

	)

27808 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT113_SHIFT
 (17U)

	)

27809 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT113_MASK
)

	)

27810 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT114_MASK
 (0x40000U)

	)

27811 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT114_SHIFT
 (18U)

	)

27812 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT114_MASK
)

	)

27813 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT115_MASK
 (0x80000U)

	)

27814 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT115_SHIFT
 (19U)

	)

27815 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT115_MASK
)

	)

27816 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT116_MASK
 (0x100000U)

	)

27817 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT116_SHIFT
 (20U)

	)

27818 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT116_MASK
)

	)

27819 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT117_MASK
 (0x200000U)

	)

27820 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT117_SHIFT
 (21U)

	)

27821 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT117_MASK
)

	)

27822 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT118_MASK
 (0x400000U)

	)

27823 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT118_SHIFT
 (22U)

	)

27824 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT118_MASK
)

	)

27825 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT119_MASK
 (0x800000U)

	)

27826 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT119_SHIFT
 (23U)

	)

27827 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT119_MASK
)

	)

27828 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT120_MASK
 (0x1000000U)

	)

27829 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT120_SHIFT
 (24U)

	)

27830 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT120_MASK
)

	)

27831 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT121_MASK
 (0x2000000U)

	)

27832 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT121_SHIFT
 (25U)

	)

27833 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT121_MASK
)

	)

27834 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT122_MASK
 (0x4000000U)

	)

27835 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT122_SHIFT
 (26U)

	)

27836 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT122_MASK
)

	)

27837 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT123_MASK
 (0x8000000U)

	)

27838 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT123_SHIFT
 (27U)

	)

27839 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT123_MASK
)

	)

27840 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT124_MASK
 (0x10000000U)

	)

27841 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT124_SHIFT
 (28U)

	)

27842 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT124_MASK
)

	)

27843 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT125_MASK
 (0x20000000U)

	)

27844 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT125_SHIFT
 (29U)

	)

27845 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT125_MASK
)

	)

27846 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT126_MASK
 (0x40000000U)

	)

27847 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT126_SHIFT
 (30U)

	)

27848 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT126_MASK
)

	)

27849 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT127_MASK
 (0x80000000U)

	)

27850 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT127_SHIFT
 (31U)

	)

27851 
	#PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_3_LUTOUT127_MASK
)

	)

27854 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT128_MASK
 (0x1U)

	)

27855 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT128_SHIFT
 (0U)

	)

27856 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT128_MASK
)

	)

27857 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT129_MASK
 (0x2U)

	)

27858 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT129_SHIFT
 (1U)

	)

27859 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT129_MASK
)

	)

27860 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT130_MASK
 (0x4U)

	)

27861 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT130_SHIFT
 (2U)

	)

27862 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT130_MASK
)

	)

27863 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT131_MASK
 (0x8U)

	)

27864 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT131_SHIFT
 (3U)

	)

27865 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT131_MASK
)

	)

27866 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT132_MASK
 (0x10U)

	)

27867 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT132_SHIFT
 (4U)

	)

27868 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT132_MASK
)

	)

27869 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT133_MASK
 (0x20U)

	)

27870 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT133_SHIFT
 (5U)

	)

27871 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT133_MASK
)

	)

27872 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT134_MASK
 (0x40U)

	)

27873 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT134_SHIFT
 (6U)

	)

27874 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT134_MASK
)

	)

27875 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT135_MASK
 (0x80U)

	)

27876 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT135_SHIFT
 (7U)

	)

27877 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT135_MASK
)

	)

27878 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT136_MASK
 (0x100U)

	)

27879 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT136_SHIFT
 (8U)

	)

27880 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT136_MASK
)

	)

27881 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT137_MASK
 (0x200U)

	)

27882 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT137_SHIFT
 (9U)

	)

27883 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT137_MASK
)

	)

27884 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT138_MASK
 (0x400U)

	)

27885 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT138_SHIFT
 (10U)

	)

27886 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT138_MASK
)

	)

27887 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT139_MASK
 (0x800U)

	)

27888 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT139_SHIFT
 (11U)

	)

27889 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT139_MASK
)

	)

27890 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT140_MASK
 (0x1000U)

	)

27891 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT140_SHIFT
 (12U)

	)

27892 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT140_MASK
)

	)

27893 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT141_MASK
 (0x2000U)

	)

27894 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT141_SHIFT
 (13U)

	)

27895 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT141_MASK
)

	)

27896 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT142_MASK
 (0x4000U)

	)

27897 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT142_SHIFT
 (14U)

	)

27898 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT142_MASK
)

	)

27899 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT143_MASK
 (0x8000U)

	)

27900 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT143_SHIFT
 (15U)

	)

27901 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT143_MASK
)

	)

27902 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT144_MASK
 (0x10000U)

	)

27903 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT144_SHIFT
 (16U)

	)

27904 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT144_MASK
)

	)

27905 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT145_MASK
 (0x20000U)

	)

27906 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT145_SHIFT
 (17U)

	)

27907 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT145_MASK
)

	)

27908 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT146_MASK
 (0x40000U)

	)

27909 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT146_SHIFT
 (18U)

	)

27910 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT146_MASK
)

	)

27911 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT147_MASK
 (0x80000U)

	)

27912 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT147_SHIFT
 (19U)

	)

27913 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT147_MASK
)

	)

27914 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT148_MASK
 (0x100000U)

	)

27915 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT148_SHIFT
 (20U)

	)

27916 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT148_MASK
)

	)

27917 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT149_MASK
 (0x200000U)

	)

27918 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT149_SHIFT
 (21U)

	)

27919 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT149_MASK
)

	)

27920 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT150_MASK
 (0x400000U)

	)

27921 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT150_SHIFT
 (22U)

	)

27922 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT150_MASK
)

	)

27923 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT151_MASK
 (0x800000U)

	)

27924 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT151_SHIFT
 (23U)

	)

27925 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT151_MASK
)

	)

27926 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT152_MASK
 (0x1000000U)

	)

27927 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT152_SHIFT
 (24U)

	)

27928 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT152_MASK
)

	)

27929 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT153_MASK
 (0x2000000U)

	)

27930 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT153_SHIFT
 (25U)

	)

27931 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT153_MASK
)

	)

27932 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT154_MASK
 (0x4000000U)

	)

27933 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT154_SHIFT
 (26U)

	)

27934 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT154_MASK
)

	)

27935 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT155_MASK
 (0x8000000U)

	)

27936 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT155_SHIFT
 (27U)

	)

27937 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT155_MASK
)

	)

27938 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT156_MASK
 (0x10000000U)

	)

27939 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT156_SHIFT
 (28U)

	)

27940 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT156_MASK
)

	)

27941 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT157_MASK
 (0x20000000U)

	)

27942 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT157_SHIFT
 (29U)

	)

27943 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT157_MASK
)

	)

27944 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT158_MASK
 (0x40000000U)

	)

27945 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT158_SHIFT
 (30U)

	)

27946 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT158_MASK
)

	)

27947 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT159_MASK
 (0x80000000U)

	)

27948 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT159_SHIFT
 (31U)

	)

27949 
	#PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_4_LUTOUT159_MASK
)

	)

27952 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT160_MASK
 (0x1U)

	)

27953 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT160_SHIFT
 (0U)

	)

27954 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT160_MASK
)

	)

27955 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT161_MASK
 (0x2U)

	)

27956 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT161_SHIFT
 (1U)

	)

27957 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT161_MASK
)

	)

27958 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT162_MASK
 (0x4U)

	)

27959 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT162_SHIFT
 (2U)

	)

27960 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT162_MASK
)

	)

27961 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT163_MASK
 (0x8U)

	)

27962 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT163_SHIFT
 (3U)

	)

27963 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT163_MASK
)

	)

27964 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT164_MASK
 (0x10U)

	)

27965 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT164_SHIFT
 (4U)

	)

27966 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT164_MASK
)

	)

27967 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT165_MASK
 (0x20U)

	)

27968 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT165_SHIFT
 (5U)

	)

27969 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT165_MASK
)

	)

27970 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT166_MASK
 (0x40U)

	)

27971 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT166_SHIFT
 (6U)

	)

27972 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT166_MASK
)

	)

27973 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT167_MASK
 (0x80U)

	)

27974 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT167_SHIFT
 (7U)

	)

27975 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT167_MASK
)

	)

27976 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT168_MASK
 (0x100U)

	)

27977 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT168_SHIFT
 (8U)

	)

27978 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT168_MASK
)

	)

27979 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT169_MASK
 (0x200U)

	)

27980 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT169_SHIFT
 (9U)

	)

27981 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT169_MASK
)

	)

27982 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT170_MASK
 (0x400U)

	)

27983 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT170_SHIFT
 (10U)

	)

27984 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT170_MASK
)

	)

27985 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT171_MASK
 (0x800U)

	)

27986 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT171_SHIFT
 (11U)

	)

27987 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT171_MASK
)

	)

27988 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT172_MASK
 (0x1000U)

	)

27989 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT172_SHIFT
 (12U)

	)

27990 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT172_MASK
)

	)

27991 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT173_MASK
 (0x2000U)

	)

27992 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT173_SHIFT
 (13U)

	)

27993 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT173_MASK
)

	)

27994 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT174_MASK
 (0x4000U)

	)

27995 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT174_SHIFT
 (14U)

	)

27996 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT174_MASK
)

	)

27997 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT175_MASK
 (0x8000U)

	)

27998 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT175_SHIFT
 (15U)

	)

27999 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT175_MASK
)

	)

28000 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT176_MASK
 (0x10000U)

	)

28001 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT176_SHIFT
 (16U)

	)

28002 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT176_MASK
)

	)

28003 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT177_MASK
 (0x20000U)

	)

28004 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT177_SHIFT
 (17U)

	)

28005 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT177_MASK
)

	)

28006 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT178_MASK
 (0x40000U)

	)

28007 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT178_SHIFT
 (18U)

	)

28008 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT178_MASK
)

	)

28009 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT179_MASK
 (0x80000U)

	)

28010 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT179_SHIFT
 (19U)

	)

28011 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT179_MASK
)

	)

28012 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT180_MASK
 (0x100000U)

	)

28013 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT180_SHIFT
 (20U)

	)

28014 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT180_MASK
)

	)

28015 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT181_MASK
 (0x200000U)

	)

28016 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT181_SHIFT
 (21U)

	)

28017 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT181_MASK
)

	)

28018 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT182_MASK
 (0x400000U)

	)

28019 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT182_SHIFT
 (22U)

	)

28020 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT182_MASK
)

	)

28021 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT183_MASK
 (0x800000U)

	)

28022 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT183_SHIFT
 (23U)

	)

28023 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT183_MASK
)

	)

28024 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT184_MASK
 (0x1000000U)

	)

28025 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT184_SHIFT
 (24U)

	)

28026 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT184_MASK
)

	)

28027 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT185_MASK
 (0x2000000U)

	)

28028 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT185_SHIFT
 (25U)

	)

28029 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT185_MASK
)

	)

28030 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT186_MASK
 (0x4000000U)

	)

28031 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT186_SHIFT
 (26U)

	)

28032 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT186_MASK
)

	)

28033 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT187_MASK
 (0x8000000U)

	)

28034 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT187_SHIFT
 (27U)

	)

28035 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT187_MASK
)

	)

28036 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT188_MASK
 (0x10000000U)

	)

28037 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT188_SHIFT
 (28U)

	)

28038 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT188_MASK
)

	)

28039 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT189_MASK
 (0x20000000U)

	)

28040 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT189_SHIFT
 (29U)

	)

28041 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT189_MASK
)

	)

28042 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT190_MASK
 (0x40000000U)

	)

28043 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT190_SHIFT
 (30U)

	)

28044 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT190_MASK
)

	)

28045 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT191_MASK
 (0x80000000U)

	)

28046 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT191_SHIFT
 (31U)

	)

28047 
	#PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_5_LUTOUT191_MASK
)

	)

28050 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT192_MASK
 (0x1U)

	)

28051 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT192_SHIFT
 (0U)

	)

28052 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT192_MASK
)

	)

28053 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT193_MASK
 (0x2U)

	)

28054 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT193_SHIFT
 (1U)

	)

28055 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT193_MASK
)

	)

28056 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT194_MASK
 (0x4U)

	)

28057 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT194_SHIFT
 (2U)

	)

28058 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT194_MASK
)

	)

28059 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT195_MASK
 (0x8U)

	)

28060 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT195_SHIFT
 (3U)

	)

28061 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT195_MASK
)

	)

28062 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT196_MASK
 (0x10U)

	)

28063 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT196_SHIFT
 (4U)

	)

28064 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT196_MASK
)

	)

28065 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT197_MASK
 (0x20U)

	)

28066 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT197_SHIFT
 (5U)

	)

28067 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT197_MASK
)

	)

28068 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT198_MASK
 (0x40U)

	)

28069 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT198_SHIFT
 (6U)

	)

28070 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT198_MASK
)

	)

28071 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT199_MASK
 (0x80U)

	)

28072 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT199_SHIFT
 (7U)

	)

28073 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT199_MASK
)

	)

28074 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT200_MASK
 (0x100U)

	)

28075 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT200_SHIFT
 (8U)

	)

28076 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT200_MASK
)

	)

28077 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT201_MASK
 (0x200U)

	)

28078 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT201_SHIFT
 (9U)

	)

28079 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT201_MASK
)

	)

28080 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT202_MASK
 (0x400U)

	)

28081 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT202_SHIFT
 (10U)

	)

28082 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT202_MASK
)

	)

28083 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT203_MASK
 (0x800U)

	)

28084 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT203_SHIFT
 (11U)

	)

28085 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT203_MASK
)

	)

28086 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT204_MASK
 (0x1000U)

	)

28087 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT204_SHIFT
 (12U)

	)

28088 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT204_MASK
)

	)

28089 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT205_MASK
 (0x2000U)

	)

28090 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT205_SHIFT
 (13U)

	)

28091 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT205_MASK
)

	)

28092 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT206_MASK
 (0x4000U)

	)

28093 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT206_SHIFT
 (14U)

	)

28094 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT206_MASK
)

	)

28095 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT207_MASK
 (0x8000U)

	)

28096 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT207_SHIFT
 (15U)

	)

28097 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT207_MASK
)

	)

28098 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT208_MASK
 (0x10000U)

	)

28099 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT208_SHIFT
 (16U)

	)

28100 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT208_MASK
)

	)

28101 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT209_MASK
 (0x20000U)

	)

28102 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT209_SHIFT
 (17U)

	)

28103 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT209_MASK
)

	)

28104 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT210_MASK
 (0x40000U)

	)

28105 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT210_SHIFT
 (18U)

	)

28106 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT210_MASK
)

	)

28107 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT211_MASK
 (0x80000U)

	)

28108 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT211_SHIFT
 (19U)

	)

28109 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT211_MASK
)

	)

28110 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT212_MASK
 (0x100000U)

	)

28111 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT212_SHIFT
 (20U)

	)

28112 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT212_MASK
)

	)

28113 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT213_MASK
 (0x200000U)

	)

28114 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT213_SHIFT
 (21U)

	)

28115 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT213_MASK
)

	)

28116 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT214_MASK
 (0x400000U)

	)

28117 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT214_SHIFT
 (22U)

	)

28118 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT214_MASK
)

	)

28119 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT215_MASK
 (0x800000U)

	)

28120 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT215_SHIFT
 (23U)

	)

28121 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT215_MASK
)

	)

28122 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT216_MASK
 (0x1000000U)

	)

28123 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT216_SHIFT
 (24U)

	)

28124 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT216_MASK
)

	)

28125 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT217_MASK
 (0x2000000U)

	)

28126 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT217_SHIFT
 (25U)

	)

28127 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT217_MASK
)

	)

28128 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT218_MASK
 (0x4000000U)

	)

28129 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT218_SHIFT
 (26U)

	)

28130 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT218_MASK
)

	)

28131 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT219_MASK
 (0x8000000U)

	)

28132 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT219_SHIFT
 (27U)

	)

28133 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT219_MASK
)

	)

28134 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT220_MASK
 (0x10000000U)

	)

28135 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT220_SHIFT
 (28U)

	)

28136 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT220_MASK
)

	)

28137 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT221_MASK
 (0x20000000U)

	)

28138 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT221_SHIFT
 (29U)

	)

28139 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT221_MASK
)

	)

28140 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT222_MASK
 (0x40000000U)

	)

28141 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT222_SHIFT
 (30U)

	)

28142 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT222_MASK
)

	)

28143 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT223_MASK
 (0x80000000U)

	)

28144 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT223_SHIFT
 (31U)

	)

28145 
	#PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_6_LUTOUT223_MASK
)

	)

28148 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT224_MASK
 (0x1U)

	)

28149 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT224_SHIFT
 (0U)

	)

28150 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT224_MASK
)

	)

28151 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT225_MASK
 (0x2U)

	)

28152 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT225_SHIFT
 (1U)

	)

28153 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT225_MASK
)

	)

28154 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT226_MASK
 (0x4U)

	)

28155 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT226_SHIFT
 (2U)

	)

28156 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT226_MASK
)

	)

28157 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT227_MASK
 (0x8U)

	)

28158 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT227_SHIFT
 (3U)

	)

28159 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT227_MASK
)

	)

28160 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT228_MASK
 (0x10U)

	)

28161 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT228_SHIFT
 (4U)

	)

28162 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT228_MASK
)

	)

28163 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT229_MASK
 (0x20U)

	)

28164 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT229_SHIFT
 (5U)

	)

28165 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT229_MASK
)

	)

28166 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT230_MASK
 (0x40U)

	)

28167 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT230_SHIFT
 (6U)

	)

28168 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT230_MASK
)

	)

28169 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT231_MASK
 (0x80U)

	)

28170 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT231_SHIFT
 (7U)

	)

28171 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT231_MASK
)

	)

28172 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT232_MASK
 (0x100U)

	)

28173 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT232_SHIFT
 (8U)

	)

28174 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT232_MASK
)

	)

28175 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT233_MASK
 (0x200U)

	)

28176 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT233_SHIFT
 (9U)

	)

28177 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT233_MASK
)

	)

28178 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT234_MASK
 (0x400U)

	)

28179 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT234_SHIFT
 (10U)

	)

28180 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT234_MASK
)

	)

28181 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT235_MASK
 (0x800U)

	)

28182 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT235_SHIFT
 (11U)

	)

28183 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT235_MASK
)

	)

28184 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT236_MASK
 (0x1000U)

	)

28185 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT236_SHIFT
 (12U)

	)

28186 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT236_MASK
)

	)

28187 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT237_MASK
 (0x2000U)

	)

28188 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT237_SHIFT
 (13U)

	)

28189 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT237_MASK
)

	)

28190 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT238_MASK
 (0x4000U)

	)

28191 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT238_SHIFT
 (14U)

	)

28192 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT238_MASK
)

	)

28193 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT239_MASK
 (0x8000U)

	)

28194 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT239_SHIFT
 (15U)

	)

28195 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT239_MASK
)

	)

28196 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT240_MASK
 (0x10000U)

	)

28197 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT240_SHIFT
 (16U)

	)

28198 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT240_MASK
)

	)

28199 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT241_MASK
 (0x20000U)

	)

28200 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT241_SHIFT
 (17U)

	)

28201 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT241_MASK
)

	)

28202 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT242_MASK
 (0x40000U)

	)

28203 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT242_SHIFT
 (18U)

	)

28204 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT242_MASK
)

	)

28205 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT243_MASK
 (0x80000U)

	)

28206 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT243_SHIFT
 (19U)

	)

28207 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT243_MASK
)

	)

28208 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT244_MASK
 (0x100000U)

	)

28209 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT244_SHIFT
 (20U)

	)

28210 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT244_MASK
)

	)

28211 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT245_MASK
 (0x200000U)

	)

28212 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT245_SHIFT
 (21U)

	)

28213 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT245_MASK
)

	)

28214 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT246_MASK
 (0x400000U)

	)

28215 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT246_SHIFT
 (22U)

	)

28216 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT246_MASK
)

	)

28217 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT247_MASK
 (0x800000U)

	)

28218 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT247_SHIFT
 (23U)

	)

28219 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT247_MASK
)

	)

28220 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT248_MASK
 (0x1000000U)

	)

28221 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT248_SHIFT
 (24U)

	)

28222 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT248_MASK
)

	)

28223 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT249_MASK
 (0x2000000U)

	)

28224 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT249_SHIFT
 (25U)

	)

28225 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT249_MASK
)

	)

28226 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT250_MASK
 (0x4000000U)

	)

28227 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT250_SHIFT
 (26U)

	)

28228 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT250_MASK
)

	)

28229 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT251_MASK
 (0x8000000U)

	)

28230 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT251_SHIFT
 (27U)

	)

28231 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT251_MASK
)

	)

28232 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT252_MASK
 (0x10000000U)

	)

28233 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT252_SHIFT
 (28U)

	)

28234 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT252_MASK
)

	)

28235 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT253_MASK
 (0x20000000U)

	)

28236 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT253_SHIFT
 (29U)

	)

28237 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT253_MASK
)

	)

28238 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT254_MASK
 (0x40000000U)

	)

28239 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT254_SHIFT
 (30U)

	)

28240 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT254_MASK
)

	)

28241 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT255_MASK
 (0x80000000U)

	)

28242 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT255_SHIFT
 (31U)

	)

28243 
	#PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT1_7_LUTOUT255_MASK
)

	)

28246 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT0_MASK
 (0x1U)

	)

28247 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT0_SHIFT
 (0U)

	)

28248 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT0_MASK
)

	)

28249 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT1_MASK
 (0x2U)

	)

28250 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT1_SHIFT
 (1U)

	)

28251 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT1_MASK
)

	)

28252 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT2_MASK
 (0x4U)

	)

28253 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT2_SHIFT
 (2U)

	)

28254 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT2_MASK
)

	)

28255 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT3_MASK
 (0x8U)

	)

28256 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT3_SHIFT
 (3U)

	)

28257 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT3_MASK
)

	)

28258 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT4_MASK
 (0x10U)

	)

28259 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT4_SHIFT
 (4U)

	)

28260 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT4_MASK
)

	)

28261 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT5_MASK
 (0x20U)

	)

28262 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT5_SHIFT
 (5U)

	)

28263 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT5_MASK
)

	)

28264 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT6_MASK
 (0x40U)

	)

28265 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT6_SHIFT
 (6U)

	)

28266 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT6_MASK
)

	)

28267 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT7_MASK
 (0x80U)

	)

28268 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT7_SHIFT
 (7U)

	)

28269 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT7_MASK
)

	)

28270 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT8_MASK
 (0x100U)

	)

28271 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT8_SHIFT
 (8U)

	)

28272 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT8_MASK
)

	)

28273 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT9_MASK
 (0x200U)

	)

28274 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT9_SHIFT
 (9U)

	)

28275 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT9_MASK
)

	)

28276 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT10_MASK
 (0x400U)

	)

28277 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT10_SHIFT
 (10U)

	)

28278 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT10_MASK
)

	)

28279 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT11_MASK
 (0x800U)

	)

28280 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT11_SHIFT
 (11U)

	)

28281 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT11_MASK
)

	)

28282 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT12_MASK
 (0x1000U)

	)

28283 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT12_SHIFT
 (12U)

	)

28284 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT12_MASK
)

	)

28285 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT13_MASK
 (0x2000U)

	)

28286 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT13_SHIFT
 (13U)

	)

28287 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT13_MASK
)

	)

28288 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT14_MASK
 (0x4000U)

	)

28289 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT14_SHIFT
 (14U)

	)

28290 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT14_MASK
)

	)

28291 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT15_MASK
 (0x8000U)

	)

28292 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT15_SHIFT
 (15U)

	)

28293 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT15_MASK
)

	)

28294 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT16_MASK
 (0x10000U)

	)

28295 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT16_SHIFT
 (16U)

	)

28296 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT16_MASK
)

	)

28297 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT17_MASK
 (0x20000U)

	)

28298 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT17_SHIFT
 (17U)

	)

28299 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT17_MASK
)

	)

28300 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT18_MASK
 (0x40000U)

	)

28301 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT18_SHIFT
 (18U)

	)

28302 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT18_MASK
)

	)

28303 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT19_MASK
 (0x80000U)

	)

28304 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT19_SHIFT
 (19U)

	)

28305 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT19_MASK
)

	)

28306 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT20_MASK
 (0x100000U)

	)

28307 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT20_SHIFT
 (20U)

	)

28308 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT20_MASK
)

	)

28309 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT21_MASK
 (0x200000U)

	)

28310 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT21_SHIFT
 (21U)

	)

28311 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT21_MASK
)

	)

28312 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT22_MASK
 (0x400000U)

	)

28313 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT22_SHIFT
 (22U)

	)

28314 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT22_MASK
)

	)

28315 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT23_MASK
 (0x800000U)

	)

28316 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT23_SHIFT
 (23U)

	)

28317 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT23_MASK
)

	)

28318 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT24_MASK
 (0x1000000U)

	)

28319 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT24_SHIFT
 (24U)

	)

28320 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT24_MASK
)

	)

28321 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT25_MASK
 (0x2000000U)

	)

28322 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT25_SHIFT
 (25U)

	)

28323 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT25_MASK
)

	)

28324 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT26_MASK
 (0x4000000U)

	)

28325 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT26_SHIFT
 (26U)

	)

28326 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT26_MASK
)

	)

28327 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT27_MASK
 (0x8000000U)

	)

28328 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT27_SHIFT
 (27U)

	)

28329 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT27_MASK
)

	)

28330 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT28_MASK
 (0x10000000U)

	)

28331 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT28_SHIFT
 (28U)

	)

28332 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT28_MASK
)

	)

28333 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT29_MASK
 (0x20000000U)

	)

28334 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT29_SHIFT
 (29U)

	)

28335 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT29_MASK
)

	)

28336 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT30_MASK
 (0x40000000U)

	)

28337 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT30_SHIFT
 (30U)

	)

28338 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT30_MASK
)

	)

28339 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT31_MASK
 (0x80000000U)

	)

28340 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT31_SHIFT
 (31U)

	)

28341 
	#PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_0_LUTOUT31_MASK
)

	)

28344 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT32_MASK
 (0x1U)

	)

28345 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT32_SHIFT
 (0U)

	)

28346 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT32_MASK
)

	)

28347 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT33_MASK
 (0x2U)

	)

28348 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT33_SHIFT
 (1U)

	)

28349 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT33_MASK
)

	)

28350 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT34_MASK
 (0x4U)

	)

28351 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT34_SHIFT
 (2U)

	)

28352 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT34_MASK
)

	)

28353 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT35_MASK
 (0x8U)

	)

28354 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT35_SHIFT
 (3U)

	)

28355 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT35_MASK
)

	)

28356 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT36_MASK
 (0x10U)

	)

28357 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT36_SHIFT
 (4U)

	)

28358 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT36_MASK
)

	)

28359 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT37_MASK
 (0x20U)

	)

28360 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT37_SHIFT
 (5U)

	)

28361 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT37_MASK
)

	)

28362 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT38_MASK
 (0x40U)

	)

28363 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT38_SHIFT
 (6U)

	)

28364 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT38_MASK
)

	)

28365 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT39_MASK
 (0x80U)

	)

28366 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT39_SHIFT
 (7U)

	)

28367 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT39_MASK
)

	)

28368 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT40_MASK
 (0x100U)

	)

28369 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT40_SHIFT
 (8U)

	)

28370 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT40_MASK
)

	)

28371 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT41_MASK
 (0x200U)

	)

28372 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT41_SHIFT
 (9U)

	)

28373 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT41_MASK
)

	)

28374 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT42_MASK
 (0x400U)

	)

28375 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT42_SHIFT
 (10U)

	)

28376 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT42_MASK
)

	)

28377 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT43_MASK
 (0x800U)

	)

28378 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT43_SHIFT
 (11U)

	)

28379 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT43_MASK
)

	)

28380 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT44_MASK
 (0x1000U)

	)

28381 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT44_SHIFT
 (12U)

	)

28382 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT44_MASK
)

	)

28383 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT45_MASK
 (0x2000U)

	)

28384 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT45_SHIFT
 (13U)

	)

28385 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT45_MASK
)

	)

28386 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT46_MASK
 (0x4000U)

	)

28387 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT46_SHIFT
 (14U)

	)

28388 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT46_MASK
)

	)

28389 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT47_MASK
 (0x8000U)

	)

28390 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT47_SHIFT
 (15U)

	)

28391 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT47_MASK
)

	)

28392 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT48_MASK
 (0x10000U)

	)

28393 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT48_SHIFT
 (16U)

	)

28394 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT48_MASK
)

	)

28395 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT49_MASK
 (0x20000U)

	)

28396 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT49_SHIFT
 (17U)

	)

28397 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT49_MASK
)

	)

28398 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT50_MASK
 (0x40000U)

	)

28399 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT50_SHIFT
 (18U)

	)

28400 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT50_MASK
)

	)

28401 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT51_MASK
 (0x80000U)

	)

28402 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT51_SHIFT
 (19U)

	)

28403 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT51_MASK
)

	)

28404 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT52_MASK
 (0x100000U)

	)

28405 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT52_SHIFT
 (20U)

	)

28406 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT52_MASK
)

	)

28407 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT53_MASK
 (0x200000U)

	)

28408 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT53_SHIFT
 (21U)

	)

28409 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT53_MASK
)

	)

28410 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT54_MASK
 (0x400000U)

	)

28411 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT54_SHIFT
 (22U)

	)

28412 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT54_MASK
)

	)

28413 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT55_MASK
 (0x800000U)

	)

28414 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT55_SHIFT
 (23U)

	)

28415 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT55_MASK
)

	)

28416 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT56_MASK
 (0x1000000U)

	)

28417 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT56_SHIFT
 (24U)

	)

28418 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT56_MASK
)

	)

28419 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT57_MASK
 (0x2000000U)

	)

28420 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT57_SHIFT
 (25U)

	)

28421 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT57_MASK
)

	)

28422 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT58_MASK
 (0x4000000U)

	)

28423 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT58_SHIFT
 (26U)

	)

28424 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT58_MASK
)

	)

28425 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT59_MASK
 (0x8000000U)

	)

28426 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT59_SHIFT
 (27U)

	)

28427 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT59_MASK
)

	)

28428 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT60_MASK
 (0x10000000U)

	)

28429 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT60_SHIFT
 (28U)

	)

28430 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT60_MASK
)

	)

28431 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT61_MASK
 (0x20000000U)

	)

28432 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT61_SHIFT
 (29U)

	)

28433 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT61_MASK
)

	)

28434 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT62_MASK
 (0x40000000U)

	)

28435 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT62_SHIFT
 (30U)

	)

28436 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT62_MASK
)

	)

28437 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT63_MASK
 (0x80000000U)

	)

28438 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT63_SHIFT
 (31U)

	)

28439 
	#PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_1_LUTOUT63_MASK
)

	)

28442 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT64_MASK
 (0x1U)

	)

28443 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT64_SHIFT
 (0U)

	)

28444 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT64_MASK
)

	)

28445 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT65_MASK
 (0x2U)

	)

28446 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT65_SHIFT
 (1U)

	)

28447 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT65_MASK
)

	)

28448 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT66_MASK
 (0x4U)

	)

28449 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT66_SHIFT
 (2U)

	)

28450 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT66_MASK
)

	)

28451 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT67_MASK
 (0x8U)

	)

28452 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT67_SHIFT
 (3U)

	)

28453 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT67_MASK
)

	)

28454 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT68_MASK
 (0x10U)

	)

28455 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT68_SHIFT
 (4U)

	)

28456 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT68_MASK
)

	)

28457 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT69_MASK
 (0x20U)

	)

28458 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT69_SHIFT
 (5U)

	)

28459 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT69_MASK
)

	)

28460 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT70_MASK
 (0x40U)

	)

28461 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT70_SHIFT
 (6U)

	)

28462 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT70_MASK
)

	)

28463 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT71_MASK
 (0x80U)

	)

28464 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT71_SHIFT
 (7U)

	)

28465 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT71_MASK
)

	)

28466 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT72_MASK
 (0x100U)

	)

28467 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT72_SHIFT
 (8U)

	)

28468 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT72_MASK
)

	)

28469 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT73_MASK
 (0x200U)

	)

28470 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT73_SHIFT
 (9U)

	)

28471 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT73_MASK
)

	)

28472 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT74_MASK
 (0x400U)

	)

28473 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT74_SHIFT
 (10U)

	)

28474 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT74_MASK
)

	)

28475 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT75_MASK
 (0x800U)

	)

28476 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT75_SHIFT
 (11U)

	)

28477 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT75_MASK
)

	)

28478 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT76_MASK
 (0x1000U)

	)

28479 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT76_SHIFT
 (12U)

	)

28480 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT76_MASK
)

	)

28481 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT77_MASK
 (0x2000U)

	)

28482 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT77_SHIFT
 (13U)

	)

28483 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT77_MASK
)

	)

28484 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT78_MASK
 (0x4000U)

	)

28485 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT78_SHIFT
 (14U)

	)

28486 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT78_MASK
)

	)

28487 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT79_MASK
 (0x8000U)

	)

28488 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT79_SHIFT
 (15U)

	)

28489 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT79_MASK
)

	)

28490 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT80_MASK
 (0x10000U)

	)

28491 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT80_SHIFT
 (16U)

	)

28492 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT80_MASK
)

	)

28493 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT81_MASK
 (0x20000U)

	)

28494 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT81_SHIFT
 (17U)

	)

28495 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT81_MASK
)

	)

28496 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT82_MASK
 (0x40000U)

	)

28497 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT82_SHIFT
 (18U)

	)

28498 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT82_MASK
)

	)

28499 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT83_MASK
 (0x80000U)

	)

28500 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT83_SHIFT
 (19U)

	)

28501 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT83_MASK
)

	)

28502 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT84_MASK
 (0x100000U)

	)

28503 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT84_SHIFT
 (20U)

	)

28504 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT84_MASK
)

	)

28505 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT85_MASK
 (0x200000U)

	)

28506 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT85_SHIFT
 (21U)

	)

28507 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT85_MASK
)

	)

28508 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT86_MASK
 (0x400000U)

	)

28509 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT86_SHIFT
 (22U)

	)

28510 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT86_MASK
)

	)

28511 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT87_MASK
 (0x800000U)

	)

28512 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT87_SHIFT
 (23U)

	)

28513 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT87_MASK
)

	)

28514 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT88_MASK
 (0x1000000U)

	)

28515 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT88_SHIFT
 (24U)

	)

28516 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT88_MASK
)

	)

28517 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT89_MASK
 (0x2000000U)

	)

28518 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT89_SHIFT
 (25U)

	)

28519 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT89_MASK
)

	)

28520 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT90_MASK
 (0x4000000U)

	)

28521 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT90_SHIFT
 (26U)

	)

28522 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT90_MASK
)

	)

28523 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT91_MASK
 (0x8000000U)

	)

28524 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT91_SHIFT
 (27U)

	)

28525 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT91_MASK
)

	)

28526 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT92_MASK
 (0x10000000U)

	)

28527 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT92_SHIFT
 (28U)

	)

28528 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT92_MASK
)

	)

28529 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT93_MASK
 (0x20000000U)

	)

28530 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT93_SHIFT
 (29U)

	)

28531 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT93_MASK
)

	)

28532 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT94_MASK
 (0x40000000U)

	)

28533 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT94_SHIFT
 (30U)

	)

28534 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT94_MASK
)

	)

28535 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT95_MASK
 (0x80000000U)

	)

28536 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT95_SHIFT
 (31U)

	)

28537 
	#PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_2_LUTOUT95_MASK
)

	)

28540 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT96_MASK
 (0x1U)

	)

28541 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT96_SHIFT
 (0U)

	)

28542 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT96_MASK
)

	)

28543 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT97_MASK
 (0x2U)

	)

28544 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT97_SHIFT
 (1U)

	)

28545 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT97_MASK
)

	)

28546 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT98_MASK
 (0x4U)

	)

28547 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT98_SHIFT
 (2U)

	)

28548 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT98_MASK
)

	)

28549 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT99_MASK
 (0x8U)

	)

28550 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT99_SHIFT
 (3U)

	)

28551 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT99_MASK
)

	)

28552 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT100_MASK
 (0x10U)

	)

28553 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT100_SHIFT
 (4U)

	)

28554 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT100_MASK
)

	)

28555 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT101_MASK
 (0x20U)

	)

28556 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT101_SHIFT
 (5U)

	)

28557 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT101_MASK
)

	)

28558 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT102_MASK
 (0x40U)

	)

28559 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT102_SHIFT
 (6U)

	)

28560 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT102_MASK
)

	)

28561 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT103_MASK
 (0x80U)

	)

28562 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT103_SHIFT
 (7U)

	)

28563 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT103_MASK
)

	)

28564 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT104_MASK
 (0x100U)

	)

28565 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT104_SHIFT
 (8U)

	)

28566 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT104_MASK
)

	)

28567 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT105_MASK
 (0x200U)

	)

28568 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT105_SHIFT
 (9U)

	)

28569 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT105_MASK
)

	)

28570 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT106_MASK
 (0x400U)

	)

28571 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT106_SHIFT
 (10U)

	)

28572 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT106_MASK
)

	)

28573 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT107_MASK
 (0x800U)

	)

28574 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT107_SHIFT
 (11U)

	)

28575 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT107_MASK
)

	)

28576 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT108_MASK
 (0x1000U)

	)

28577 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT108_SHIFT
 (12U)

	)

28578 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT108_MASK
)

	)

28579 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT109_MASK
 (0x2000U)

	)

28580 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT109_SHIFT
 (13U)

	)

28581 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT109_MASK
)

	)

28582 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT110_MASK
 (0x4000U)

	)

28583 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT110_SHIFT
 (14U)

	)

28584 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT110_MASK
)

	)

28585 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT111_MASK
 (0x8000U)

	)

28586 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT111_SHIFT
 (15U)

	)

28587 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT111_MASK
)

	)

28588 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT112_MASK
 (0x10000U)

	)

28589 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT112_SHIFT
 (16U)

	)

28590 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT112_MASK
)

	)

28591 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT113_MASK
 (0x20000U)

	)

28592 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT113_SHIFT
 (17U)

	)

28593 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT113_MASK
)

	)

28594 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT114_MASK
 (0x40000U)

	)

28595 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT114_SHIFT
 (18U)

	)

28596 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT114_MASK
)

	)

28597 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT115_MASK
 (0x80000U)

	)

28598 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT115_SHIFT
 (19U)

	)

28599 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT115_MASK
)

	)

28600 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT116_MASK
 (0x100000U)

	)

28601 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT116_SHIFT
 (20U)

	)

28602 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT116_MASK
)

	)

28603 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT117_MASK
 (0x200000U)

	)

28604 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT117_SHIFT
 (21U)

	)

28605 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT117_MASK
)

	)

28606 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT118_MASK
 (0x400000U)

	)

28607 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT118_SHIFT
 (22U)

	)

28608 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT118_MASK
)

	)

28609 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT119_MASK
 (0x800000U)

	)

28610 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT119_SHIFT
 (23U)

	)

28611 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT119_MASK
)

	)

28612 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT120_MASK
 (0x1000000U)

	)

28613 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT120_SHIFT
 (24U)

	)

28614 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT120_MASK
)

	)

28615 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT121_MASK
 (0x2000000U)

	)

28616 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT121_SHIFT
 (25U)

	)

28617 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT121_MASK
)

	)

28618 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT122_MASK
 (0x4000000U)

	)

28619 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT122_SHIFT
 (26U)

	)

28620 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT122_MASK
)

	)

28621 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT123_MASK
 (0x8000000U)

	)

28622 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT123_SHIFT
 (27U)

	)

28623 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT123_MASK
)

	)

28624 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT124_MASK
 (0x10000000U)

	)

28625 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT124_SHIFT
 (28U)

	)

28626 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT124_MASK
)

	)

28627 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT125_MASK
 (0x20000000U)

	)

28628 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT125_SHIFT
 (29U)

	)

28629 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT125_MASK
)

	)

28630 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT126_MASK
 (0x40000000U)

	)

28631 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT126_SHIFT
 (30U)

	)

28632 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT126_MASK
)

	)

28633 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT127_MASK
 (0x80000000U)

	)

28634 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT127_SHIFT
 (31U)

	)

28635 
	#PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_3_LUTOUT127_MASK
)

	)

28638 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT128_MASK
 (0x1U)

	)

28639 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT128_SHIFT
 (0U)

	)

28640 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT128_MASK
)

	)

28641 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT129_MASK
 (0x2U)

	)

28642 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT129_SHIFT
 (1U)

	)

28643 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT129_MASK
)

	)

28644 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT130_MASK
 (0x4U)

	)

28645 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT130_SHIFT
 (2U)

	)

28646 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT130_MASK
)

	)

28647 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT131_MASK
 (0x8U)

	)

28648 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT131_SHIFT
 (3U)

	)

28649 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT131_MASK
)

	)

28650 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT132_MASK
 (0x10U)

	)

28651 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT132_SHIFT
 (4U)

	)

28652 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT132_MASK
)

	)

28653 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT133_MASK
 (0x20U)

	)

28654 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT133_SHIFT
 (5U)

	)

28655 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT133_MASK
)

	)

28656 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT134_MASK
 (0x40U)

	)

28657 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT134_SHIFT
 (6U)

	)

28658 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT134_MASK
)

	)

28659 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT135_MASK
 (0x80U)

	)

28660 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT135_SHIFT
 (7U)

	)

28661 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT135_MASK
)

	)

28662 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT136_MASK
 (0x100U)

	)

28663 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT136_SHIFT
 (8U)

	)

28664 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT136_MASK
)

	)

28665 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT137_MASK
 (0x200U)

	)

28666 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT137_SHIFT
 (9U)

	)

28667 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT137_MASK
)

	)

28668 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT138_MASK
 (0x400U)

	)

28669 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT138_SHIFT
 (10U)

	)

28670 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT138_MASK
)

	)

28671 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT139_MASK
 (0x800U)

	)

28672 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT139_SHIFT
 (11U)

	)

28673 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT139_MASK
)

	)

28674 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT140_MASK
 (0x1000U)

	)

28675 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT140_SHIFT
 (12U)

	)

28676 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT140_MASK
)

	)

28677 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT141_MASK
 (0x2000U)

	)

28678 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT141_SHIFT
 (13U)

	)

28679 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT141_MASK
)

	)

28680 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT142_MASK
 (0x4000U)

	)

28681 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT142_SHIFT
 (14U)

	)

28682 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT142_MASK
)

	)

28683 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT143_MASK
 (0x8000U)

	)

28684 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT143_SHIFT
 (15U)

	)

28685 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT143_MASK
)

	)

28686 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT144_MASK
 (0x10000U)

	)

28687 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT144_SHIFT
 (16U)

	)

28688 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT144_MASK
)

	)

28689 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT145_MASK
 (0x20000U)

	)

28690 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT145_SHIFT
 (17U)

	)

28691 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT145_MASK
)

	)

28692 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT146_MASK
 (0x40000U)

	)

28693 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT146_SHIFT
 (18U)

	)

28694 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT146_MASK
)

	)

28695 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT147_MASK
 (0x80000U)

	)

28696 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT147_SHIFT
 (19U)

	)

28697 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT147_MASK
)

	)

28698 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT148_MASK
 (0x100000U)

	)

28699 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT148_SHIFT
 (20U)

	)

28700 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT148_MASK
)

	)

28701 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT149_MASK
 (0x200000U)

	)

28702 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT149_SHIFT
 (21U)

	)

28703 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT149_MASK
)

	)

28704 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT150_MASK
 (0x400000U)

	)

28705 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT150_SHIFT
 (22U)

	)

28706 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT150_MASK
)

	)

28707 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT151_MASK
 (0x800000U)

	)

28708 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT151_SHIFT
 (23U)

	)

28709 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT151_MASK
)

	)

28710 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT152_MASK
 (0x1000000U)

	)

28711 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT152_SHIFT
 (24U)

	)

28712 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT152_MASK
)

	)

28713 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT153_MASK
 (0x2000000U)

	)

28714 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT153_SHIFT
 (25U)

	)

28715 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT153_MASK
)

	)

28716 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT154_MASK
 (0x4000000U)

	)

28717 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT154_SHIFT
 (26U)

	)

28718 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT154_MASK
)

	)

28719 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT155_MASK
 (0x8000000U)

	)

28720 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT155_SHIFT
 (27U)

	)

28721 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT155_MASK
)

	)

28722 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT156_MASK
 (0x10000000U)

	)

28723 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT156_SHIFT
 (28U)

	)

28724 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT156_MASK
)

	)

28725 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT157_MASK
 (0x20000000U)

	)

28726 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT157_SHIFT
 (29U)

	)

28727 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT157_MASK
)

	)

28728 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT158_MASK
 (0x40000000U)

	)

28729 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT158_SHIFT
 (30U)

	)

28730 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT158_MASK
)

	)

28731 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT159_MASK
 (0x80000000U)

	)

28732 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT159_SHIFT
 (31U)

	)

28733 
	#PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_4_LUTOUT159_MASK
)

	)

28736 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT160_MASK
 (0x1U)

	)

28737 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT160_SHIFT
 (0U)

	)

28738 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT160_MASK
)

	)

28739 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT161_MASK
 (0x2U)

	)

28740 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT161_SHIFT
 (1U)

	)

28741 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT161_MASK
)

	)

28742 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT162_MASK
 (0x4U)

	)

28743 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT162_SHIFT
 (2U)

	)

28744 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT162_MASK
)

	)

28745 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT163_MASK
 (0x8U)

	)

28746 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT163_SHIFT
 (3U)

	)

28747 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT163_MASK
)

	)

28748 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT164_MASK
 (0x10U)

	)

28749 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT164_SHIFT
 (4U)

	)

28750 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT164_MASK
)

	)

28751 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT165_MASK
 (0x20U)

	)

28752 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT165_SHIFT
 (5U)

	)

28753 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT165_MASK
)

	)

28754 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT166_MASK
 (0x40U)

	)

28755 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT166_SHIFT
 (6U)

	)

28756 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT166_MASK
)

	)

28757 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT167_MASK
 (0x80U)

	)

28758 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT167_SHIFT
 (7U)

	)

28759 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT167_MASK
)

	)

28760 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT168_MASK
 (0x100U)

	)

28761 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT168_SHIFT
 (8U)

	)

28762 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT168_MASK
)

	)

28763 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT169_MASK
 (0x200U)

	)

28764 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT169_SHIFT
 (9U)

	)

28765 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT169_MASK
)

	)

28766 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT170_MASK
 (0x400U)

	)

28767 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT170_SHIFT
 (10U)

	)

28768 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT170_MASK
)

	)

28769 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT171_MASK
 (0x800U)

	)

28770 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT171_SHIFT
 (11U)

	)

28771 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT171_MASK
)

	)

28772 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT172_MASK
 (0x1000U)

	)

28773 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT172_SHIFT
 (12U)

	)

28774 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT172_MASK
)

	)

28775 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT173_MASK
 (0x2000U)

	)

28776 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT173_SHIFT
 (13U)

	)

28777 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT173_MASK
)

	)

28778 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT174_MASK
 (0x4000U)

	)

28779 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT174_SHIFT
 (14U)

	)

28780 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT174_MASK
)

	)

28781 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT175_MASK
 (0x8000U)

	)

28782 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT175_SHIFT
 (15U)

	)

28783 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT175_MASK
)

	)

28784 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT176_MASK
 (0x10000U)

	)

28785 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT176_SHIFT
 (16U)

	)

28786 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT176_MASK
)

	)

28787 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT177_MASK
 (0x20000U)

	)

28788 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT177_SHIFT
 (17U)

	)

28789 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT177_MASK
)

	)

28790 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT178_MASK
 (0x40000U)

	)

28791 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT178_SHIFT
 (18U)

	)

28792 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT178_MASK
)

	)

28793 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT179_MASK
 (0x80000U)

	)

28794 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT179_SHIFT
 (19U)

	)

28795 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT179_MASK
)

	)

28796 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT180_MASK
 (0x100000U)

	)

28797 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT180_SHIFT
 (20U)

	)

28798 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT180_MASK
)

	)

28799 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT181_MASK
 (0x200000U)

	)

28800 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT181_SHIFT
 (21U)

	)

28801 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT181_MASK
)

	)

28802 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT182_MASK
 (0x400000U)

	)

28803 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT182_SHIFT
 (22U)

	)

28804 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT182_MASK
)

	)

28805 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT183_MASK
 (0x800000U)

	)

28806 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT183_SHIFT
 (23U)

	)

28807 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT183_MASK
)

	)

28808 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT184_MASK
 (0x1000000U)

	)

28809 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT184_SHIFT
 (24U)

	)

28810 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT184_MASK
)

	)

28811 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT185_MASK
 (0x2000000U)

	)

28812 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT185_SHIFT
 (25U)

	)

28813 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT185_MASK
)

	)

28814 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT186_MASK
 (0x4000000U)

	)

28815 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT186_SHIFT
 (26U)

	)

28816 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT186_MASK
)

	)

28817 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT187_MASK
 (0x8000000U)

	)

28818 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT187_SHIFT
 (27U)

	)

28819 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT187_MASK
)

	)

28820 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT188_MASK
 (0x10000000U)

	)

28821 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT188_SHIFT
 (28U)

	)

28822 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT188_MASK
)

	)

28823 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT189_MASK
 (0x20000000U)

	)

28824 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT189_SHIFT
 (29U)

	)

28825 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT189_MASK
)

	)

28826 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT190_MASK
 (0x40000000U)

	)

28827 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT190_SHIFT
 (30U)

	)

28828 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT190_MASK
)

	)

28829 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT191_MASK
 (0x80000000U)

	)

28830 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT191_SHIFT
 (31U)

	)

28831 
	#PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_5_LUTOUT191_MASK
)

	)

28834 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT192_MASK
 (0x1U)

	)

28835 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT192_SHIFT
 (0U)

	)

28836 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT192_MASK
)

	)

28837 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT193_MASK
 (0x2U)

	)

28838 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT193_SHIFT
 (1U)

	)

28839 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT193_MASK
)

	)

28840 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT194_MASK
 (0x4U)

	)

28841 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT194_SHIFT
 (2U)

	)

28842 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT194_MASK
)

	)

28843 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT195_MASK
 (0x8U)

	)

28844 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT195_SHIFT
 (3U)

	)

28845 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT195_MASK
)

	)

28846 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT196_MASK
 (0x10U)

	)

28847 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT196_SHIFT
 (4U)

	)

28848 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT196_MASK
)

	)

28849 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT197_MASK
 (0x20U)

	)

28850 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT197_SHIFT
 (5U)

	)

28851 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT197_MASK
)

	)

28852 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT198_MASK
 (0x40U)

	)

28853 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT198_SHIFT
 (6U)

	)

28854 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT198_MASK
)

	)

28855 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT199_MASK
 (0x80U)

	)

28856 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT199_SHIFT
 (7U)

	)

28857 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT199_MASK
)

	)

28858 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT200_MASK
 (0x100U)

	)

28859 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT200_SHIFT
 (8U)

	)

28860 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT200_MASK
)

	)

28861 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT201_MASK
 (0x200U)

	)

28862 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT201_SHIFT
 (9U)

	)

28863 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT201_MASK
)

	)

28864 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT202_MASK
 (0x400U)

	)

28865 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT202_SHIFT
 (10U)

	)

28866 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT202_MASK
)

	)

28867 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT203_MASK
 (0x800U)

	)

28868 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT203_SHIFT
 (11U)

	)

28869 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT203_MASK
)

	)

28870 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT204_MASK
 (0x1000U)

	)

28871 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT204_SHIFT
 (12U)

	)

28872 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT204_MASK
)

	)

28873 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT205_MASK
 (0x2000U)

	)

28874 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT205_SHIFT
 (13U)

	)

28875 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT205_MASK
)

	)

28876 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT206_MASK
 (0x4000U)

	)

28877 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT206_SHIFT
 (14U)

	)

28878 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT206_MASK
)

	)

28879 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT207_MASK
 (0x8000U)

	)

28880 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT207_SHIFT
 (15U)

	)

28881 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT207_MASK
)

	)

28882 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT208_MASK
 (0x10000U)

	)

28883 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT208_SHIFT
 (16U)

	)

28884 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT208_MASK
)

	)

28885 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT209_MASK
 (0x20000U)

	)

28886 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT209_SHIFT
 (17U)

	)

28887 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT209_MASK
)

	)

28888 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT210_MASK
 (0x40000U)

	)

28889 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT210_SHIFT
 (18U)

	)

28890 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT210_MASK
)

	)

28891 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT211_MASK
 (0x80000U)

	)

28892 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT211_SHIFT
 (19U)

	)

28893 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT211_MASK
)

	)

28894 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT212_MASK
 (0x100000U)

	)

28895 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT212_SHIFT
 (20U)

	)

28896 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT212_MASK
)

	)

28897 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT213_MASK
 (0x200000U)

	)

28898 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT213_SHIFT
 (21U)

	)

28899 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT213_MASK
)

	)

28900 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT214_MASK
 (0x400000U)

	)

28901 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT214_SHIFT
 (22U)

	)

28902 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT214_MASK
)

	)

28903 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT215_MASK
 (0x800000U)

	)

28904 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT215_SHIFT
 (23U)

	)

28905 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT215_MASK
)

	)

28906 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT216_MASK
 (0x1000000U)

	)

28907 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT216_SHIFT
 (24U)

	)

28908 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT216_MASK
)

	)

28909 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT217_MASK
 (0x2000000U)

	)

28910 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT217_SHIFT
 (25U)

	)

28911 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT217_MASK
)

	)

28912 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT218_MASK
 (0x4000000U)

	)

28913 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT218_SHIFT
 (26U)

	)

28914 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT218_MASK
)

	)

28915 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT219_MASK
 (0x8000000U)

	)

28916 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT219_SHIFT
 (27U)

	)

28917 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT219_MASK
)

	)

28918 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT220_MASK
 (0x10000000U)

	)

28919 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT220_SHIFT
 (28U)

	)

28920 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT220_MASK
)

	)

28921 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT221_MASK
 (0x20000000U)

	)

28922 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT221_SHIFT
 (29U)

	)

28923 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT221_MASK
)

	)

28924 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT222_MASK
 (0x40000000U)

	)

28925 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT222_SHIFT
 (30U)

	)

28926 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT222_MASK
)

	)

28927 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT223_MASK
 (0x80000000U)

	)

28928 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT223_SHIFT
 (31U)

	)

28929 
	#PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_6_LUTOUT223_MASK
)

	)

28932 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT224_MASK
 (0x1U)

	)

28933 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT224_SHIFT
 (0U)

	)

28934 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT224_MASK
)

	)

28935 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT225_MASK
 (0x2U)

	)

28936 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT225_SHIFT
 (1U)

	)

28937 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT225_MASK
)

	)

28938 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT226_MASK
 (0x4U)

	)

28939 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT226_SHIFT
 (2U)

	)

28940 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT226_MASK
)

	)

28941 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT227_MASK
 (0x8U)

	)

28942 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT227_SHIFT
 (3U)

	)

28943 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT227_MASK
)

	)

28944 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT228_MASK
 (0x10U)

	)

28945 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT228_SHIFT
 (4U)

	)

28946 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT228_MASK
)

	)

28947 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT229_MASK
 (0x20U)

	)

28948 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT229_SHIFT
 (5U)

	)

28949 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT229_MASK
)

	)

28950 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT230_MASK
 (0x40U)

	)

28951 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT230_SHIFT
 (6U)

	)

28952 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT230_MASK
)

	)

28953 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT231_MASK
 (0x80U)

	)

28954 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT231_SHIFT
 (7U)

	)

28955 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT231_MASK
)

	)

28956 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT232_MASK
 (0x100U)

	)

28957 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT232_SHIFT
 (8U)

	)

28958 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT232_MASK
)

	)

28959 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT233_MASK
 (0x200U)

	)

28960 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT233_SHIFT
 (9U)

	)

28961 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT233_MASK
)

	)

28962 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT234_MASK
 (0x400U)

	)

28963 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT234_SHIFT
 (10U)

	)

28964 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT234_MASK
)

	)

28965 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT235_MASK
 (0x800U)

	)

28966 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT235_SHIFT
 (11U)

	)

28967 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT235_MASK
)

	)

28968 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT236_MASK
 (0x1000U)

	)

28969 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT236_SHIFT
 (12U)

	)

28970 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT236_MASK
)

	)

28971 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT237_MASK
 (0x2000U)

	)

28972 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT237_SHIFT
 (13U)

	)

28973 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT237_MASK
)

	)

28974 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT238_MASK
 (0x4000U)

	)

28975 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT238_SHIFT
 (14U)

	)

28976 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT238_MASK
)

	)

28977 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT239_MASK
 (0x8000U)

	)

28978 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT239_SHIFT
 (15U)

	)

28979 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT239_MASK
)

	)

28980 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT240_MASK
 (0x10000U)

	)

28981 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT240_SHIFT
 (16U)

	)

28982 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT240_MASK
)

	)

28983 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT241_MASK
 (0x20000U)

	)

28984 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT241_SHIFT
 (17U)

	)

28985 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT241_MASK
)

	)

28986 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT242_MASK
 (0x40000U)

	)

28987 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT242_SHIFT
 (18U)

	)

28988 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT242_MASK
)

	)

28989 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT243_MASK
 (0x80000U)

	)

28990 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT243_SHIFT
 (19U)

	)

28991 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT243_MASK
)

	)

28992 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT244_MASK
 (0x100000U)

	)

28993 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT244_SHIFT
 (20U)

	)

28994 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT244_MASK
)

	)

28995 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT245_MASK
 (0x200000U)

	)

28996 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT245_SHIFT
 (21U)

	)

28997 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT245_MASK
)

	)

28998 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT246_MASK
 (0x400000U)

	)

28999 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT246_SHIFT
 (22U)

	)

29000 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT246_MASK
)

	)

29001 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT247_MASK
 (0x800000U)

	)

29002 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT247_SHIFT
 (23U)

	)

29003 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT247_MASK
)

	)

29004 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT248_MASK
 (0x1000000U)

	)

29005 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT248_SHIFT
 (24U)

	)

29006 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT248_MASK
)

	)

29007 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT249_MASK
 (0x2000000U)

	)

29008 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT249_SHIFT
 (25U)

	)

29009 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT249_MASK
)

	)

29010 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT250_MASK
 (0x4000000U)

	)

29011 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT250_SHIFT
 (26U)

	)

29012 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT250_MASK
)

	)

29013 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT251_MASK
 (0x8000000U)

	)

29014 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT251_SHIFT
 (27U)

	)

29015 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT251_MASK
)

	)

29016 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT252_MASK
 (0x10000000U)

	)

29017 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT252_SHIFT
 (28U)

	)

29018 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT252_MASK
)

	)

29019 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT253_MASK
 (0x20000000U)

	)

29020 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT253_SHIFT
 (29U)

	)

29021 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT253_MASK
)

	)

29022 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT254_MASK
 (0x40000000U)

	)

29023 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT254_SHIFT
 (30U)

	)

29024 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT254_MASK
)

	)

29025 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT255_MASK
 (0x80000000U)

	)

29026 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT255_SHIFT
 (31U)

	)

29027 
	#PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT2_7_LUTOUT255_MASK
)

	)

29030 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT0_MASK
 (0x1U)

	)

29031 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT0_SHIFT
 (0U)

	)

29032 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT0_MASK
)

	)

29033 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT1_MASK
 (0x2U)

	)

29034 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT1_SHIFT
 (1U)

	)

29035 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT1_MASK
)

	)

29036 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT2_MASK
 (0x4U)

	)

29037 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT2_SHIFT
 (2U)

	)

29038 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT2_MASK
)

	)

29039 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT3_MASK
 (0x8U)

	)

29040 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT3_SHIFT
 (3U)

	)

29041 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT3_MASK
)

	)

29042 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT4_MASK
 (0x10U)

	)

29043 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT4_SHIFT
 (4U)

	)

29044 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT4_MASK
)

	)

29045 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT5_MASK
 (0x20U)

	)

29046 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT5_SHIFT
 (5U)

	)

29047 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT5_MASK
)

	)

29048 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT6_MASK
 (0x40U)

	)

29049 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT6_SHIFT
 (6U)

	)

29050 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT6_MASK
)

	)

29051 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT7_MASK
 (0x80U)

	)

29052 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT7_SHIFT
 (7U)

	)

29053 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT7_MASK
)

	)

29054 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT8_MASK
 (0x100U)

	)

29055 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT8_SHIFT
 (8U)

	)

29056 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT8_MASK
)

	)

29057 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT9_MASK
 (0x200U)

	)

29058 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT9_SHIFT
 (9U)

	)

29059 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT9_MASK
)

	)

29060 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT10_MASK
 (0x400U)

	)

29061 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT10_SHIFT
 (10U)

	)

29062 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT10_MASK
)

	)

29063 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT11_MASK
 (0x800U)

	)

29064 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT11_SHIFT
 (11U)

	)

29065 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT11_MASK
)

	)

29066 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT12_MASK
 (0x1000U)

	)

29067 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT12_SHIFT
 (12U)

	)

29068 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT12_MASK
)

	)

29069 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT13_MASK
 (0x2000U)

	)

29070 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT13_SHIFT
 (13U)

	)

29071 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT13_MASK
)

	)

29072 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT14_MASK
 (0x4000U)

	)

29073 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT14_SHIFT
 (14U)

	)

29074 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT14_MASK
)

	)

29075 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT15_MASK
 (0x8000U)

	)

29076 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT15_SHIFT
 (15U)

	)

29077 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT15_MASK
)

	)

29078 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT16_MASK
 (0x10000U)

	)

29079 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT16_SHIFT
 (16U)

	)

29080 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT16_MASK
)

	)

29081 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT17_MASK
 (0x20000U)

	)

29082 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT17_SHIFT
 (17U)

	)

29083 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT17_MASK
)

	)

29084 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT18_MASK
 (0x40000U)

	)

29085 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT18_SHIFT
 (18U)

	)

29086 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT18_MASK
)

	)

29087 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT19_MASK
 (0x80000U)

	)

29088 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT19_SHIFT
 (19U)

	)

29089 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT19_MASK
)

	)

29090 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT20_MASK
 (0x100000U)

	)

29091 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT20_SHIFT
 (20U)

	)

29092 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT20_MASK
)

	)

29093 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT21_MASK
 (0x200000U)

	)

29094 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT21_SHIFT
 (21U)

	)

29095 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT21_MASK
)

	)

29096 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT22_MASK
 (0x400000U)

	)

29097 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT22_SHIFT
 (22U)

	)

29098 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT22_MASK
)

	)

29099 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT23_MASK
 (0x800000U)

	)

29100 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT23_SHIFT
 (23U)

	)

29101 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT23_MASK
)

	)

29102 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT24_MASK
 (0x1000000U)

	)

29103 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT24_SHIFT
 (24U)

	)

29104 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT24_MASK
)

	)

29105 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT25_MASK
 (0x2000000U)

	)

29106 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT25_SHIFT
 (25U)

	)

29107 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT25_MASK
)

	)

29108 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT26_MASK
 (0x4000000U)

	)

29109 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT26_SHIFT
 (26U)

	)

29110 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT26_MASK
)

	)

29111 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT27_MASK
 (0x8000000U)

	)

29112 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT27_SHIFT
 (27U)

	)

29113 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT27_MASK
)

	)

29114 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT28_MASK
 (0x10000000U)

	)

29115 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT28_SHIFT
 (28U)

	)

29116 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT28_MASK
)

	)

29117 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT29_MASK
 (0x20000000U)

	)

29118 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT29_SHIFT
 (29U)

	)

29119 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT29_MASK
)

	)

29120 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT30_MASK
 (0x40000000U)

	)

29121 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT30_SHIFT
 (30U)

	)

29122 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT30_MASK
)

	)

29123 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT31_MASK
 (0x80000000U)

	)

29124 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT31_SHIFT
 (31U)

	)

29125 
	#PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_0_LUTOUT31_MASK
)

	)

29128 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT32_MASK
 (0x1U)

	)

29129 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT32_SHIFT
 (0U)

	)

29130 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT32_MASK
)

	)

29131 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT33_MASK
 (0x2U)

	)

29132 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT33_SHIFT
 (1U)

	)

29133 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT33_MASK
)

	)

29134 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT34_MASK
 (0x4U)

	)

29135 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT34_SHIFT
 (2U)

	)

29136 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT34_MASK
)

	)

29137 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT35_MASK
 (0x8U)

	)

29138 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT35_SHIFT
 (3U)

	)

29139 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT35_MASK
)

	)

29140 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT36_MASK
 (0x10U)

	)

29141 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT36_SHIFT
 (4U)

	)

29142 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT36_MASK
)

	)

29143 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT37_MASK
 (0x20U)

	)

29144 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT37_SHIFT
 (5U)

	)

29145 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT37_MASK
)

	)

29146 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT38_MASK
 (0x40U)

	)

29147 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT38_SHIFT
 (6U)

	)

29148 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT38_MASK
)

	)

29149 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT39_MASK
 (0x80U)

	)

29150 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT39_SHIFT
 (7U)

	)

29151 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT39_MASK
)

	)

29152 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT40_MASK
 (0x100U)

	)

29153 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT40_SHIFT
 (8U)

	)

29154 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT40_MASK
)

	)

29155 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT41_MASK
 (0x200U)

	)

29156 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT41_SHIFT
 (9U)

	)

29157 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT41_MASK
)

	)

29158 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT42_MASK
 (0x400U)

	)

29159 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT42_SHIFT
 (10U)

	)

29160 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT42_MASK
)

	)

29161 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT43_MASK
 (0x800U)

	)

29162 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT43_SHIFT
 (11U)

	)

29163 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT43_MASK
)

	)

29164 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT44_MASK
 (0x1000U)

	)

29165 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT44_SHIFT
 (12U)

	)

29166 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT44_MASK
)

	)

29167 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT45_MASK
 (0x2000U)

	)

29168 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT45_SHIFT
 (13U)

	)

29169 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT45_MASK
)

	)

29170 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT46_MASK
 (0x4000U)

	)

29171 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT46_SHIFT
 (14U)

	)

29172 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT46_MASK
)

	)

29173 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT47_MASK
 (0x8000U)

	)

29174 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT47_SHIFT
 (15U)

	)

29175 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT47_MASK
)

	)

29176 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT48_MASK
 (0x10000U)

	)

29177 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT48_SHIFT
 (16U)

	)

29178 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT48_MASK
)

	)

29179 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT49_MASK
 (0x20000U)

	)

29180 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT49_SHIFT
 (17U)

	)

29181 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT49_MASK
)

	)

29182 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT50_MASK
 (0x40000U)

	)

29183 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT50_SHIFT
 (18U)

	)

29184 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT50_MASK
)

	)

29185 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT51_MASK
 (0x80000U)

	)

29186 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT51_SHIFT
 (19U)

	)

29187 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT51_MASK
)

	)

29188 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT52_MASK
 (0x100000U)

	)

29189 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT52_SHIFT
 (20U)

	)

29190 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT52_MASK
)

	)

29191 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT53_MASK
 (0x200000U)

	)

29192 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT53_SHIFT
 (21U)

	)

29193 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT53_MASK
)

	)

29194 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT54_MASK
 (0x400000U)

	)

29195 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT54_SHIFT
 (22U)

	)

29196 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT54_MASK
)

	)

29197 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT55_MASK
 (0x800000U)

	)

29198 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT55_SHIFT
 (23U)

	)

29199 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT55_MASK
)

	)

29200 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT56_MASK
 (0x1000000U)

	)

29201 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT56_SHIFT
 (24U)

	)

29202 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT56_MASK
)

	)

29203 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT57_MASK
 (0x2000000U)

	)

29204 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT57_SHIFT
 (25U)

	)

29205 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT57_MASK
)

	)

29206 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT58_MASK
 (0x4000000U)

	)

29207 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT58_SHIFT
 (26U)

	)

29208 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT58_MASK
)

	)

29209 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT59_MASK
 (0x8000000U)

	)

29210 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT59_SHIFT
 (27U)

	)

29211 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT59_MASK
)

	)

29212 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT60_MASK
 (0x10000000U)

	)

29213 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT60_SHIFT
 (28U)

	)

29214 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT60_MASK
)

	)

29215 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT61_MASK
 (0x20000000U)

	)

29216 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT61_SHIFT
 (29U)

	)

29217 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT61_MASK
)

	)

29218 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT62_MASK
 (0x40000000U)

	)

29219 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT62_SHIFT
 (30U)

	)

29220 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT62_MASK
)

	)

29221 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT63_MASK
 (0x80000000U)

	)

29222 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT63_SHIFT
 (31U)

	)

29223 
	#PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_1_LUTOUT63_MASK
)

	)

29226 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT64_MASK
 (0x1U)

	)

29227 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT64_SHIFT
 (0U)

	)

29228 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT64_MASK
)

	)

29229 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT65_MASK
 (0x2U)

	)

29230 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT65_SHIFT
 (1U)

	)

29231 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT65_MASK
)

	)

29232 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT66_MASK
 (0x4U)

	)

29233 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT66_SHIFT
 (2U)

	)

29234 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT66_MASK
)

	)

29235 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT67_MASK
 (0x8U)

	)

29236 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT67_SHIFT
 (3U)

	)

29237 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT67_MASK
)

	)

29238 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT68_MASK
 (0x10U)

	)

29239 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT68_SHIFT
 (4U)

	)

29240 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT68_MASK
)

	)

29241 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT69_MASK
 (0x20U)

	)

29242 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT69_SHIFT
 (5U)

	)

29243 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT69_MASK
)

	)

29244 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT70_MASK
 (0x40U)

	)

29245 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT70_SHIFT
 (6U)

	)

29246 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT70_MASK
)

	)

29247 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT71_MASK
 (0x80U)

	)

29248 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT71_SHIFT
 (7U)

	)

29249 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT71_MASK
)

	)

29250 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT72_MASK
 (0x100U)

	)

29251 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT72_SHIFT
 (8U)

	)

29252 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT72_MASK
)

	)

29253 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT73_MASK
 (0x200U)

	)

29254 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT73_SHIFT
 (9U)

	)

29255 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT73_MASK
)

	)

29256 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT74_MASK
 (0x400U)

	)

29257 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT74_SHIFT
 (10U)

	)

29258 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT74_MASK
)

	)

29259 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT75_MASK
 (0x800U)

	)

29260 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT75_SHIFT
 (11U)

	)

29261 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT75_MASK
)

	)

29262 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT76_MASK
 (0x1000U)

	)

29263 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT76_SHIFT
 (12U)

	)

29264 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT76_MASK
)

	)

29265 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT77_MASK
 (0x2000U)

	)

29266 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT77_SHIFT
 (13U)

	)

29267 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT77_MASK
)

	)

29268 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT78_MASK
 (0x4000U)

	)

29269 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT78_SHIFT
 (14U)

	)

29270 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT78_MASK
)

	)

29271 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT79_MASK
 (0x8000U)

	)

29272 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT79_SHIFT
 (15U)

	)

29273 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT79_MASK
)

	)

29274 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT80_MASK
 (0x10000U)

	)

29275 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT80_SHIFT
 (16U)

	)

29276 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT80_MASK
)

	)

29277 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT81_MASK
 (0x20000U)

	)

29278 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT81_SHIFT
 (17U)

	)

29279 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT81_MASK
)

	)

29280 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT82_MASK
 (0x40000U)

	)

29281 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT82_SHIFT
 (18U)

	)

29282 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT82_MASK
)

	)

29283 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT83_MASK
 (0x80000U)

	)

29284 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT83_SHIFT
 (19U)

	)

29285 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT83_MASK
)

	)

29286 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT84_MASK
 (0x100000U)

	)

29287 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT84_SHIFT
 (20U)

	)

29288 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT84_MASK
)

	)

29289 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT85_MASK
 (0x200000U)

	)

29290 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT85_SHIFT
 (21U)

	)

29291 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT85_MASK
)

	)

29292 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT86_MASK
 (0x400000U)

	)

29293 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT86_SHIFT
 (22U)

	)

29294 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT86_MASK
)

	)

29295 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT87_MASK
 (0x800000U)

	)

29296 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT87_SHIFT
 (23U)

	)

29297 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT87_MASK
)

	)

29298 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT88_MASK
 (0x1000000U)

	)

29299 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT88_SHIFT
 (24U)

	)

29300 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT88_MASK
)

	)

29301 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT89_MASK
 (0x2000000U)

	)

29302 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT89_SHIFT
 (25U)

	)

29303 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT89_MASK
)

	)

29304 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT90_MASK
 (0x4000000U)

	)

29305 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT90_SHIFT
 (26U)

	)

29306 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT90_MASK
)

	)

29307 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT91_MASK
 (0x8000000U)

	)

29308 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT91_SHIFT
 (27U)

	)

29309 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT91_MASK
)

	)

29310 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT92_MASK
 (0x10000000U)

	)

29311 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT92_SHIFT
 (28U)

	)

29312 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT92_MASK
)

	)

29313 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT93_MASK
 (0x20000000U)

	)

29314 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT93_SHIFT
 (29U)

	)

29315 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT93_MASK
)

	)

29316 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT94_MASK
 (0x40000000U)

	)

29317 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT94_SHIFT
 (30U)

	)

29318 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT94_MASK
)

	)

29319 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT95_MASK
 (0x80000000U)

	)

29320 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT95_SHIFT
 (31U)

	)

29321 
	#PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_2_LUTOUT95_MASK
)

	)

29324 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT96_MASK
 (0x1U)

	)

29325 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT96_SHIFT
 (0U)

	)

29326 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT96_MASK
)

	)

29327 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT97_MASK
 (0x2U)

	)

29328 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT97_SHIFT
 (1U)

	)

29329 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT97_MASK
)

	)

29330 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT98_MASK
 (0x4U)

	)

29331 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT98_SHIFT
 (2U)

	)

29332 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT98_MASK
)

	)

29333 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT99_MASK
 (0x8U)

	)

29334 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT99_SHIFT
 (3U)

	)

29335 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT99_MASK
)

	)

29336 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT100_MASK
 (0x10U)

	)

29337 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT100_SHIFT
 (4U)

	)

29338 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT100_MASK
)

	)

29339 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT101_MASK
 (0x20U)

	)

29340 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT101_SHIFT
 (5U)

	)

29341 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT101_MASK
)

	)

29342 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT102_MASK
 (0x40U)

	)

29343 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT102_SHIFT
 (6U)

	)

29344 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT102_MASK
)

	)

29345 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT103_MASK
 (0x80U)

	)

29346 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT103_SHIFT
 (7U)

	)

29347 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT103_MASK
)

	)

29348 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT104_MASK
 (0x100U)

	)

29349 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT104_SHIFT
 (8U)

	)

29350 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT104_MASK
)

	)

29351 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT105_MASK
 (0x200U)

	)

29352 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT105_SHIFT
 (9U)

	)

29353 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT105_MASK
)

	)

29354 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT106_MASK
 (0x400U)

	)

29355 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT106_SHIFT
 (10U)

	)

29356 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT106_MASK
)

	)

29357 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT107_MASK
 (0x800U)

	)

29358 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT107_SHIFT
 (11U)

	)

29359 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT107_MASK
)

	)

29360 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT108_MASK
 (0x1000U)

	)

29361 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT108_SHIFT
 (12U)

	)

29362 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT108_MASK
)

	)

29363 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT109_MASK
 (0x2000U)

	)

29364 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT109_SHIFT
 (13U)

	)

29365 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT109_MASK
)

	)

29366 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT110_MASK
 (0x4000U)

	)

29367 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT110_SHIFT
 (14U)

	)

29368 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT110_MASK
)

	)

29369 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT111_MASK
 (0x8000U)

	)

29370 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT111_SHIFT
 (15U)

	)

29371 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT111_MASK
)

	)

29372 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT112_MASK
 (0x10000U)

	)

29373 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT112_SHIFT
 (16U)

	)

29374 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT112_MASK
)

	)

29375 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT113_MASK
 (0x20000U)

	)

29376 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT113_SHIFT
 (17U)

	)

29377 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT113_MASK
)

	)

29378 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT114_MASK
 (0x40000U)

	)

29379 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT114_SHIFT
 (18U)

	)

29380 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT114_MASK
)

	)

29381 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT115_MASK
 (0x80000U)

	)

29382 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT115_SHIFT
 (19U)

	)

29383 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT115_MASK
)

	)

29384 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT116_MASK
 (0x100000U)

	)

29385 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT116_SHIFT
 (20U)

	)

29386 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT116_MASK
)

	)

29387 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT117_MASK
 (0x200000U)

	)

29388 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT117_SHIFT
 (21U)

	)

29389 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT117_MASK
)

	)

29390 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT118_MASK
 (0x400000U)

	)

29391 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT118_SHIFT
 (22U)

	)

29392 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT118_MASK
)

	)

29393 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT119_MASK
 (0x800000U)

	)

29394 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT119_SHIFT
 (23U)

	)

29395 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT119_MASK
)

	)

29396 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT120_MASK
 (0x1000000U)

	)

29397 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT120_SHIFT
 (24U)

	)

29398 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT120_MASK
)

	)

29399 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT121_MASK
 (0x2000000U)

	)

29400 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT121_SHIFT
 (25U)

	)

29401 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT121_MASK
)

	)

29402 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT122_MASK
 (0x4000000U)

	)

29403 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT122_SHIFT
 (26U)

	)

29404 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT122_MASK
)

	)

29405 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT123_MASK
 (0x8000000U)

	)

29406 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT123_SHIFT
 (27U)

	)

29407 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT123_MASK
)

	)

29408 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT124_MASK
 (0x10000000U)

	)

29409 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT124_SHIFT
 (28U)

	)

29410 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT124_MASK
)

	)

29411 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT125_MASK
 (0x20000000U)

	)

29412 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT125_SHIFT
 (29U)

	)

29413 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT125_MASK
)

	)

29414 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT126_MASK
 (0x40000000U)

	)

29415 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT126_SHIFT
 (30U)

	)

29416 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT126_MASK
)

	)

29417 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT127_MASK
 (0x80000000U)

	)

29418 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT127_SHIFT
 (31U)

	)

29419 
	#PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_3_LUTOUT127_MASK
)

	)

29422 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT128_MASK
 (0x1U)

	)

29423 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT128_SHIFT
 (0U)

	)

29424 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT128_MASK
)

	)

29425 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT129_MASK
 (0x2U)

	)

29426 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT129_SHIFT
 (1U)

	)

29427 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT129_MASK
)

	)

29428 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT130_MASK
 (0x4U)

	)

29429 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT130_SHIFT
 (2U)

	)

29430 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT130_MASK
)

	)

29431 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT131_MASK
 (0x8U)

	)

29432 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT131_SHIFT
 (3U)

	)

29433 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT131_MASK
)

	)

29434 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT132_MASK
 (0x10U)

	)

29435 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT132_SHIFT
 (4U)

	)

29436 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT132_MASK
)

	)

29437 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT133_MASK
 (0x20U)

	)

29438 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT133_SHIFT
 (5U)

	)

29439 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT133_MASK
)

	)

29440 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT134_MASK
 (0x40U)

	)

29441 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT134_SHIFT
 (6U)

	)

29442 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT134_MASK
)

	)

29443 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT135_MASK
 (0x80U)

	)

29444 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT135_SHIFT
 (7U)

	)

29445 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT135_MASK
)

	)

29446 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT136_MASK
 (0x100U)

	)

29447 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT136_SHIFT
 (8U)

	)

29448 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT136_MASK
)

	)

29449 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT137_MASK
 (0x200U)

	)

29450 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT137_SHIFT
 (9U)

	)

29451 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT137_MASK
)

	)

29452 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT138_MASK
 (0x400U)

	)

29453 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT138_SHIFT
 (10U)

	)

29454 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT138_MASK
)

	)

29455 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT139_MASK
 (0x800U)

	)

29456 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT139_SHIFT
 (11U)

	)

29457 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT139_MASK
)

	)

29458 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT140_MASK
 (0x1000U)

	)

29459 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT140_SHIFT
 (12U)

	)

29460 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT140_MASK
)

	)

29461 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT141_MASK
 (0x2000U)

	)

29462 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT141_SHIFT
 (13U)

	)

29463 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT141_MASK
)

	)

29464 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT142_MASK
 (0x4000U)

	)

29465 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT142_SHIFT
 (14U)

	)

29466 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT142_MASK
)

	)

29467 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT143_MASK
 (0x8000U)

	)

29468 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT143_SHIFT
 (15U)

	)

29469 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT143_MASK
)

	)

29470 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT144_MASK
 (0x10000U)

	)

29471 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT144_SHIFT
 (16U)

	)

29472 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT144_MASK
)

	)

29473 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT145_MASK
 (0x20000U)

	)

29474 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT145_SHIFT
 (17U)

	)

29475 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT145_MASK
)

	)

29476 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT146_MASK
 (0x40000U)

	)

29477 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT146_SHIFT
 (18U)

	)

29478 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT146_MASK
)

	)

29479 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT147_MASK
 (0x80000U)

	)

29480 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT147_SHIFT
 (19U)

	)

29481 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT147_MASK
)

	)

29482 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT148_MASK
 (0x100000U)

	)

29483 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT148_SHIFT
 (20U)

	)

29484 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT148_MASK
)

	)

29485 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT149_MASK
 (0x200000U)

	)

29486 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT149_SHIFT
 (21U)

	)

29487 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT149_MASK
)

	)

29488 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT150_MASK
 (0x400000U)

	)

29489 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT150_SHIFT
 (22U)

	)

29490 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT150_MASK
)

	)

29491 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT151_MASK
 (0x800000U)

	)

29492 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT151_SHIFT
 (23U)

	)

29493 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT151_MASK
)

	)

29494 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT152_MASK
 (0x1000000U)

	)

29495 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT152_SHIFT
 (24U)

	)

29496 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT152_MASK
)

	)

29497 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT153_MASK
 (0x2000000U)

	)

29498 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT153_SHIFT
 (25U)

	)

29499 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT153_MASK
)

	)

29500 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT154_MASK
 (0x4000000U)

	)

29501 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT154_SHIFT
 (26U)

	)

29502 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT154_MASK
)

	)

29503 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT155_MASK
 (0x8000000U)

	)

29504 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT155_SHIFT
 (27U)

	)

29505 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT155_MASK
)

	)

29506 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT156_MASK
 (0x10000000U)

	)

29507 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT156_SHIFT
 (28U)

	)

29508 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT156_MASK
)

	)

29509 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT157_MASK
 (0x20000000U)

	)

29510 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT157_SHIFT
 (29U)

	)

29511 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT157_MASK
)

	)

29512 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT158_MASK
 (0x40000000U)

	)

29513 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT158_SHIFT
 (30U)

	)

29514 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT158_MASK
)

	)

29515 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT159_MASK
 (0x80000000U)

	)

29516 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT159_SHIFT
 (31U)

	)

29517 
	#PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_4_LUTOUT159_MASK
)

	)

29520 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT160_MASK
 (0x1U)

	)

29521 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT160_SHIFT
 (0U)

	)

29522 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT160_MASK
)

	)

29523 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT161_MASK
 (0x2U)

	)

29524 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT161_SHIFT
 (1U)

	)

29525 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT161_MASK
)

	)

29526 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT162_MASK
 (0x4U)

	)

29527 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT162_SHIFT
 (2U)

	)

29528 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT162_MASK
)

	)

29529 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT163_MASK
 (0x8U)

	)

29530 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT163_SHIFT
 (3U)

	)

29531 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT163_MASK
)

	)

29532 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT164_MASK
 (0x10U)

	)

29533 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT164_SHIFT
 (4U)

	)

29534 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT164_MASK
)

	)

29535 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT165_MASK
 (0x20U)

	)

29536 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT165_SHIFT
 (5U)

	)

29537 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT165_MASK
)

	)

29538 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT166_MASK
 (0x40U)

	)

29539 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT166_SHIFT
 (6U)

	)

29540 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT166_MASK
)

	)

29541 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT167_MASK
 (0x80U)

	)

29542 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT167_SHIFT
 (7U)

	)

29543 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT167_MASK
)

	)

29544 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT168_MASK
 (0x100U)

	)

29545 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT168_SHIFT
 (8U)

	)

29546 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT168_MASK
)

	)

29547 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT169_MASK
 (0x200U)

	)

29548 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT169_SHIFT
 (9U)

	)

29549 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT169_MASK
)

	)

29550 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT170_MASK
 (0x400U)

	)

29551 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT170_SHIFT
 (10U)

	)

29552 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT170_MASK
)

	)

29553 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT171_MASK
 (0x800U)

	)

29554 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT171_SHIFT
 (11U)

	)

29555 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT171_MASK
)

	)

29556 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT172_MASK
 (0x1000U)

	)

29557 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT172_SHIFT
 (12U)

	)

29558 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT172_MASK
)

	)

29559 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT173_MASK
 (0x2000U)

	)

29560 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT173_SHIFT
 (13U)

	)

29561 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT173_MASK
)

	)

29562 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT174_MASK
 (0x4000U)

	)

29563 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT174_SHIFT
 (14U)

	)

29564 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT174_MASK
)

	)

29565 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT175_MASK
 (0x8000U)

	)

29566 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT175_SHIFT
 (15U)

	)

29567 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT175_MASK
)

	)

29568 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT176_MASK
 (0x10000U)

	)

29569 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT176_SHIFT
 (16U)

	)

29570 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT176_MASK
)

	)

29571 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT177_MASK
 (0x20000U)

	)

29572 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT177_SHIFT
 (17U)

	)

29573 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT177_MASK
)

	)

29574 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT178_MASK
 (0x40000U)

	)

29575 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT178_SHIFT
 (18U)

	)

29576 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT178_MASK
)

	)

29577 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT179_MASK
 (0x80000U)

	)

29578 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT179_SHIFT
 (19U)

	)

29579 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT179_MASK
)

	)

29580 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT180_MASK
 (0x100000U)

	)

29581 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT180_SHIFT
 (20U)

	)

29582 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT180_MASK
)

	)

29583 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT181_MASK
 (0x200000U)

	)

29584 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT181_SHIFT
 (21U)

	)

29585 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT181_MASK
)

	)

29586 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT182_MASK
 (0x400000U)

	)

29587 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT182_SHIFT
 (22U)

	)

29588 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT182_MASK
)

	)

29589 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT183_MASK
 (0x800000U)

	)

29590 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT183_SHIFT
 (23U)

	)

29591 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT183_MASK
)

	)

29592 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT184_MASK
 (0x1000000U)

	)

29593 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT184_SHIFT
 (24U)

	)

29594 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT184_MASK
)

	)

29595 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT185_MASK
 (0x2000000U)

	)

29596 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT185_SHIFT
 (25U)

	)

29597 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT185_MASK
)

	)

29598 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT186_MASK
 (0x4000000U)

	)

29599 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT186_SHIFT
 (26U)

	)

29600 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT186_MASK
)

	)

29601 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT187_MASK
 (0x8000000U)

	)

29602 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT187_SHIFT
 (27U)

	)

29603 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT187_MASK
)

	)

29604 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT188_MASK
 (0x10000000U)

	)

29605 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT188_SHIFT
 (28U)

	)

29606 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT188_MASK
)

	)

29607 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT189_MASK
 (0x20000000U)

	)

29608 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT189_SHIFT
 (29U)

	)

29609 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT189_MASK
)

	)

29610 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT190_MASK
 (0x40000000U)

	)

29611 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT190_SHIFT
 (30U)

	)

29612 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT190_MASK
)

	)

29613 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT191_MASK
 (0x80000000U)

	)

29614 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT191_SHIFT
 (31U)

	)

29615 
	#PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_5_LUTOUT191_MASK
)

	)

29618 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT192_MASK
 (0x1U)

	)

29619 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT192_SHIFT
 (0U)

	)

29620 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT192_MASK
)

	)

29621 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT193_MASK
 (0x2U)

	)

29622 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT193_SHIFT
 (1U)

	)

29623 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT193_MASK
)

	)

29624 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT194_MASK
 (0x4U)

	)

29625 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT194_SHIFT
 (2U)

	)

29626 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT194_MASK
)

	)

29627 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT195_MASK
 (0x8U)

	)

29628 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT195_SHIFT
 (3U)

	)

29629 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT195_MASK
)

	)

29630 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT196_MASK
 (0x10U)

	)

29631 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT196_SHIFT
 (4U)

	)

29632 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT196_MASK
)

	)

29633 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT197_MASK
 (0x20U)

	)

29634 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT197_SHIFT
 (5U)

	)

29635 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT197_MASK
)

	)

29636 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT198_MASK
 (0x40U)

	)

29637 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT198_SHIFT
 (6U)

	)

29638 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT198_MASK
)

	)

29639 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT199_MASK
 (0x80U)

	)

29640 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT199_SHIFT
 (7U)

	)

29641 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT199_MASK
)

	)

29642 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT200_MASK
 (0x100U)

	)

29643 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT200_SHIFT
 (8U)

	)

29644 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT200_MASK
)

	)

29645 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT201_MASK
 (0x200U)

	)

29646 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT201_SHIFT
 (9U)

	)

29647 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT201_MASK
)

	)

29648 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT202_MASK
 (0x400U)

	)

29649 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT202_SHIFT
 (10U)

	)

29650 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT202_MASK
)

	)

29651 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT203_MASK
 (0x800U)

	)

29652 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT203_SHIFT
 (11U)

	)

29653 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT203_MASK
)

	)

29654 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT204_MASK
 (0x1000U)

	)

29655 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT204_SHIFT
 (12U)

	)

29656 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT204_MASK
)

	)

29657 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT205_MASK
 (0x2000U)

	)

29658 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT205_SHIFT
 (13U)

	)

29659 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT205_MASK
)

	)

29660 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT206_MASK
 (0x4000U)

	)

29661 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT206_SHIFT
 (14U)

	)

29662 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT206_MASK
)

	)

29663 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT207_MASK
 (0x8000U)

	)

29664 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT207_SHIFT
 (15U)

	)

29665 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT207_MASK
)

	)

29666 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT208_MASK
 (0x10000U)

	)

29667 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT208_SHIFT
 (16U)

	)

29668 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT208_MASK
)

	)

29669 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT209_MASK
 (0x20000U)

	)

29670 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT209_SHIFT
 (17U)

	)

29671 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT209_MASK
)

	)

29672 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT210_MASK
 (0x40000U)

	)

29673 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT210_SHIFT
 (18U)

	)

29674 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT210_MASK
)

	)

29675 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT211_MASK
 (0x80000U)

	)

29676 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT211_SHIFT
 (19U)

	)

29677 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT211_MASK
)

	)

29678 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT212_MASK
 (0x100000U)

	)

29679 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT212_SHIFT
 (20U)

	)

29680 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT212_MASK
)

	)

29681 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT213_MASK
 (0x200000U)

	)

29682 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT213_SHIFT
 (21U)

	)

29683 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT213_MASK
)

	)

29684 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT214_MASK
 (0x400000U)

	)

29685 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT214_SHIFT
 (22U)

	)

29686 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT214_MASK
)

	)

29687 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT215_MASK
 (0x800000U)

	)

29688 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT215_SHIFT
 (23U)

	)

29689 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT215_MASK
)

	)

29690 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT216_MASK
 (0x1000000U)

	)

29691 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT216_SHIFT
 (24U)

	)

29692 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT216_MASK
)

	)

29693 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT217_MASK
 (0x2000000U)

	)

29694 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT217_SHIFT
 (25U)

	)

29695 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT217_MASK
)

	)

29696 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT218_MASK
 (0x4000000U)

	)

29697 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT218_SHIFT
 (26U)

	)

29698 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT218_MASK
)

	)

29699 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT219_MASK
 (0x8000000U)

	)

29700 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT219_SHIFT
 (27U)

	)

29701 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT219_MASK
)

	)

29702 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT220_MASK
 (0x10000000U)

	)

29703 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT220_SHIFT
 (28U)

	)

29704 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT220_MASK
)

	)

29705 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT221_MASK
 (0x20000000U)

	)

29706 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT221_SHIFT
 (29U)

	)

29707 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT221_MASK
)

	)

29708 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT222_MASK
 (0x40000000U)

	)

29709 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT222_SHIFT
 (30U)

	)

29710 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT222_MASK
)

	)

29711 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT223_MASK
 (0x80000000U)

	)

29712 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT223_SHIFT
 (31U)

	)

29713 
	#PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_6_LUTOUT223_MASK
)

	)

29716 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT224_MASK
 (0x1U)

	)

29717 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT224_SHIFT
 (0U)

	)

29718 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT224_MASK
)

	)

29719 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT225_MASK
 (0x2U)

	)

29720 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT225_SHIFT
 (1U)

	)

29721 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT225_MASK
)

	)

29722 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT226_MASK
 (0x4U)

	)

29723 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT226_SHIFT
 (2U)

	)

29724 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT226_MASK
)

	)

29725 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT227_MASK
 (0x8U)

	)

29726 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT227_SHIFT
 (3U)

	)

29727 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT227_MASK
)

	)

29728 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT228_MASK
 (0x10U)

	)

29729 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT228_SHIFT
 (4U)

	)

29730 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT228_MASK
)

	)

29731 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT229_MASK
 (0x20U)

	)

29732 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT229_SHIFT
 (5U)

	)

29733 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT229_MASK
)

	)

29734 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT230_MASK
 (0x40U)

	)

29735 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT230_SHIFT
 (6U)

	)

29736 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT230_MASK
)

	)

29737 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT231_MASK
 (0x80U)

	)

29738 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT231_SHIFT
 (7U)

	)

29739 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT231_MASK
)

	)

29740 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT232_MASK
 (0x100U)

	)

29741 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT232_SHIFT
 (8U)

	)

29742 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT232_MASK
)

	)

29743 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT233_MASK
 (0x200U)

	)

29744 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT233_SHIFT
 (9U)

	)

29745 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT233_MASK
)

	)

29746 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT234_MASK
 (0x400U)

	)

29747 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT234_SHIFT
 (10U)

	)

29748 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT234_MASK
)

	)

29749 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT235_MASK
 (0x800U)

	)

29750 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT235_SHIFT
 (11U)

	)

29751 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT235_MASK
)

	)

29752 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT236_MASK
 (0x1000U)

	)

29753 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT236_SHIFT
 (12U)

	)

29754 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT236_MASK
)

	)

29755 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT237_MASK
 (0x2000U)

	)

29756 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT237_SHIFT
 (13U)

	)

29757 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT237_MASK
)

	)

29758 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT238_MASK
 (0x4000U)

	)

29759 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT238_SHIFT
 (14U)

	)

29760 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT238_MASK
)

	)

29761 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT239_MASK
 (0x8000U)

	)

29762 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT239_SHIFT
 (15U)

	)

29763 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT239_MASK
)

	)

29764 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT240_MASK
 (0x10000U)

	)

29765 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT240_SHIFT
 (16U)

	)

29766 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT240_MASK
)

	)

29767 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT241_MASK
 (0x20000U)

	)

29768 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT241_SHIFT
 (17U)

	)

29769 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT241_MASK
)

	)

29770 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT242_MASK
 (0x40000U)

	)

29771 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT242_SHIFT
 (18U)

	)

29772 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT242_MASK
)

	)

29773 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT243_MASK
 (0x80000U)

	)

29774 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT243_SHIFT
 (19U)

	)

29775 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT243_MASK
)

	)

29776 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT244_MASK
 (0x100000U)

	)

29777 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT244_SHIFT
 (20U)

	)

29778 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT244_MASK
)

	)

29779 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT245_MASK
 (0x200000U)

	)

29780 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT245_SHIFT
 (21U)

	)

29781 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT245_MASK
)

	)

29782 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT246_MASK
 (0x400000U)

	)

29783 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT246_SHIFT
 (22U)

	)

29784 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT246_MASK
)

	)

29785 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT247_MASK
 (0x800000U)

	)

29786 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT247_SHIFT
 (23U)

	)

29787 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT247_MASK
)

	)

29788 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT248_MASK
 (0x1000000U)

	)

29789 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT248_SHIFT
 (24U)

	)

29790 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT248_MASK
)

	)

29791 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT249_MASK
 (0x2000000U)

	)

29792 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT249_SHIFT
 (25U)

	)

29793 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT249_MASK
)

	)

29794 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT250_MASK
 (0x4000000U)

	)

29795 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT250_SHIFT
 (26U)

	)

29796 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT250_MASK
)

	)

29797 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT251_MASK
 (0x8000000U)

	)

29798 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT251_SHIFT
 (27U)

	)

29799 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT251_MASK
)

	)

29800 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT252_MASK
 (0x10000000U)

	)

29801 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT252_SHIFT
 (28U)

	)

29802 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT252_MASK
)

	)

29803 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT253_MASK
 (0x20000000U)

	)

29804 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT253_SHIFT
 (29U)

	)

29805 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT253_MASK
)

	)

29806 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT254_MASK
 (0x40000000U)

	)

29807 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT254_SHIFT
 (30U)

	)

29808 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT254_MASK
)

	)

29809 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT255_MASK
 (0x80000000U)

	)

29810 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT255_SHIFT
 (31U)

	)

29811 
	#PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT3_7_LUTOUT255_MASK
)

	)

29814 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT0_MASK
 (0x1U)

	)

29815 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT0_SHIFT
 (0U)

	)

29816 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT0_MASK
)

	)

29817 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT1_MASK
 (0x2U)

	)

29818 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT1_SHIFT
 (1U)

	)

29819 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT1_MASK
)

	)

29820 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT2_MASK
 (0x4U)

	)

29821 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT2_SHIFT
 (2U)

	)

29822 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT2_MASK
)

	)

29823 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT3_MASK
 (0x8U)

	)

29824 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT3_SHIFT
 (3U)

	)

29825 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT3_MASK
)

	)

29826 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT4_MASK
 (0x10U)

	)

29827 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT4_SHIFT
 (4U)

	)

29828 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT4_MASK
)

	)

29829 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT5_MASK
 (0x20U)

	)

29830 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT5_SHIFT
 (5U)

	)

29831 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT5_MASK
)

	)

29832 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT6_MASK
 (0x40U)

	)

29833 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT6_SHIFT
 (6U)

	)

29834 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT6_MASK
)

	)

29835 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT7_MASK
 (0x80U)

	)

29836 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT7_SHIFT
 (7U)

	)

29837 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT7_MASK
)

	)

29838 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT8_MASK
 (0x100U)

	)

29839 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT8_SHIFT
 (8U)

	)

29840 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT8_MASK
)

	)

29841 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT9_MASK
 (0x200U)

	)

29842 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT9_SHIFT
 (9U)

	)

29843 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT9_MASK
)

	)

29844 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT10_MASK
 (0x400U)

	)

29845 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT10_SHIFT
 (10U)

	)

29846 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT10_MASK
)

	)

29847 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT11_MASK
 (0x800U)

	)

29848 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT11_SHIFT
 (11U)

	)

29849 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT11_MASK
)

	)

29850 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT12_MASK
 (0x1000U)

	)

29851 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT12_SHIFT
 (12U)

	)

29852 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT12_MASK
)

	)

29853 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT13_MASK
 (0x2000U)

	)

29854 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT13_SHIFT
 (13U)

	)

29855 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT13_MASK
)

	)

29856 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT14_MASK
 (0x4000U)

	)

29857 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT14_SHIFT
 (14U)

	)

29858 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT14_MASK
)

	)

29859 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT15_MASK
 (0x8000U)

	)

29860 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT15_SHIFT
 (15U)

	)

29861 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT15_MASK
)

	)

29862 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT16_MASK
 (0x10000U)

	)

29863 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT16_SHIFT
 (16U)

	)

29864 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT16_MASK
)

	)

29865 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT17_MASK
 (0x20000U)

	)

29866 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT17_SHIFT
 (17U)

	)

29867 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT17_MASK
)

	)

29868 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT18_MASK
 (0x40000U)

	)

29869 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT18_SHIFT
 (18U)

	)

29870 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT18_MASK
)

	)

29871 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT19_MASK
 (0x80000U)

	)

29872 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT19_SHIFT
 (19U)

	)

29873 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT19_MASK
)

	)

29874 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT20_MASK
 (0x100000U)

	)

29875 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT20_SHIFT
 (20U)

	)

29876 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT20_MASK
)

	)

29877 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT21_MASK
 (0x200000U)

	)

29878 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT21_SHIFT
 (21U)

	)

29879 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT21_MASK
)

	)

29880 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT22_MASK
 (0x400000U)

	)

29881 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT22_SHIFT
 (22U)

	)

29882 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT22_MASK
)

	)

29883 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT23_MASK
 (0x800000U)

	)

29884 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT23_SHIFT
 (23U)

	)

29885 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT23_MASK
)

	)

29886 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT24_MASK
 (0x1000000U)

	)

29887 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT24_SHIFT
 (24U)

	)

29888 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT24_MASK
)

	)

29889 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT25_MASK
 (0x2000000U)

	)

29890 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT25_SHIFT
 (25U)

	)

29891 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT25_MASK
)

	)

29892 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT26_MASK
 (0x4000000U)

	)

29893 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT26_SHIFT
 (26U)

	)

29894 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT26_MASK
)

	)

29895 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT27_MASK
 (0x8000000U)

	)

29896 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT27_SHIFT
 (27U)

	)

29897 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT27_MASK
)

	)

29898 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT28_MASK
 (0x10000000U)

	)

29899 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT28_SHIFT
 (28U)

	)

29900 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT28_MASK
)

	)

29901 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT29_MASK
 (0x20000000U)

	)

29902 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT29_SHIFT
 (29U)

	)

29903 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT29_MASK
)

	)

29904 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT30_MASK
 (0x40000000U)

	)

29905 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT30_SHIFT
 (30U)

	)

29906 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT30_MASK
)

	)

29907 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT31_MASK
 (0x80000000U)

	)

29908 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT31_SHIFT
 (31U)

	)

29909 
	#PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_0_LUTOUT31_MASK
)

	)

29912 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT32_MASK
 (0x1U)

	)

29913 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT32_SHIFT
 (0U)

	)

29914 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT32_MASK
)

	)

29915 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT33_MASK
 (0x2U)

	)

29916 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT33_SHIFT
 (1U)

	)

29917 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT33_MASK
)

	)

29918 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT34_MASK
 (0x4U)

	)

29919 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT34_SHIFT
 (2U)

	)

29920 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT34_MASK
)

	)

29921 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT35_MASK
 (0x8U)

	)

29922 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT35_SHIFT
 (3U)

	)

29923 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT35_MASK
)

	)

29924 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT36_MASK
 (0x10U)

	)

29925 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT36_SHIFT
 (4U)

	)

29926 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT36_MASK
)

	)

29927 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT37_MASK
 (0x20U)

	)

29928 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT37_SHIFT
 (5U)

	)

29929 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT37_MASK
)

	)

29930 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT38_MASK
 (0x40U)

	)

29931 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT38_SHIFT
 (6U)

	)

29932 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT38_MASK
)

	)

29933 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT39_MASK
 (0x80U)

	)

29934 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT39_SHIFT
 (7U)

	)

29935 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT39_MASK
)

	)

29936 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT40_MASK
 (0x100U)

	)

29937 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT40_SHIFT
 (8U)

	)

29938 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT40_MASK
)

	)

29939 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT41_MASK
 (0x200U)

	)

29940 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT41_SHIFT
 (9U)

	)

29941 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT41_MASK
)

	)

29942 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT42_MASK
 (0x400U)

	)

29943 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT42_SHIFT
 (10U)

	)

29944 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT42_MASK
)

	)

29945 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT43_MASK
 (0x800U)

	)

29946 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT43_SHIFT
 (11U)

	)

29947 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT43_MASK
)

	)

29948 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT44_MASK
 (0x1000U)

	)

29949 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT44_SHIFT
 (12U)

	)

29950 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT44_MASK
)

	)

29951 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT45_MASK
 (0x2000U)

	)

29952 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT45_SHIFT
 (13U)

	)

29953 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT45_MASK
)

	)

29954 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT46_MASK
 (0x4000U)

	)

29955 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT46_SHIFT
 (14U)

	)

29956 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT46_MASK
)

	)

29957 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT47_MASK
 (0x8000U)

	)

29958 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT47_SHIFT
 (15U)

	)

29959 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT47_MASK
)

	)

29960 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT48_MASK
 (0x10000U)

	)

29961 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT48_SHIFT
 (16U)

	)

29962 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT48_MASK
)

	)

29963 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT49_MASK
 (0x20000U)

	)

29964 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT49_SHIFT
 (17U)

	)

29965 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT49_MASK
)

	)

29966 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT50_MASK
 (0x40000U)

	)

29967 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT50_SHIFT
 (18U)

	)

29968 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT50_MASK
)

	)

29969 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT51_MASK
 (0x80000U)

	)

29970 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT51_SHIFT
 (19U)

	)

29971 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT51_MASK
)

	)

29972 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT52_MASK
 (0x100000U)

	)

29973 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT52_SHIFT
 (20U)

	)

29974 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT52_MASK
)

	)

29975 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT53_MASK
 (0x200000U)

	)

29976 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT53_SHIFT
 (21U)

	)

29977 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT53_MASK
)

	)

29978 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT54_MASK
 (0x400000U)

	)

29979 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT54_SHIFT
 (22U)

	)

29980 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT54_MASK
)

	)

29981 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT55_MASK
 (0x800000U)

	)

29982 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT55_SHIFT
 (23U)

	)

29983 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT55_MASK
)

	)

29984 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT56_MASK
 (0x1000000U)

	)

29985 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT56_SHIFT
 (24U)

	)

29986 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT56_MASK
)

	)

29987 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT57_MASK
 (0x2000000U)

	)

29988 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT57_SHIFT
 (25U)

	)

29989 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT57_MASK
)

	)

29990 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT58_MASK
 (0x4000000U)

	)

29991 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT58_SHIFT
 (26U)

	)

29992 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT58_MASK
)

	)

29993 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT59_MASK
 (0x8000000U)

	)

29994 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT59_SHIFT
 (27U)

	)

29995 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT59_MASK
)

	)

29996 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT60_MASK
 (0x10000000U)

	)

29997 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT60_SHIFT
 (28U)

	)

29998 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT60_MASK
)

	)

29999 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT61_MASK
 (0x20000000U)

	)

30000 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT61_SHIFT
 (29U)

	)

30001 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT61_MASK
)

	)

30002 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT62_MASK
 (0x40000000U)

	)

30003 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT62_SHIFT
 (30U)

	)

30004 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT62_MASK
)

	)

30005 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT63_MASK
 (0x80000000U)

	)

30006 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT63_SHIFT
 (31U)

	)

30007 
	#PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_1_LUTOUT63_MASK
)

	)

30010 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT64_MASK
 (0x1U)

	)

30011 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT64_SHIFT
 (0U)

	)

30012 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT64_MASK
)

	)

30013 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT65_MASK
 (0x2U)

	)

30014 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT65_SHIFT
 (1U)

	)

30015 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT65_MASK
)

	)

30016 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT66_MASK
 (0x4U)

	)

30017 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT66_SHIFT
 (2U)

	)

30018 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT66_MASK
)

	)

30019 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT67_MASK
 (0x8U)

	)

30020 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT67_SHIFT
 (3U)

	)

30021 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT67_MASK
)

	)

30022 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT68_MASK
 (0x10U)

	)

30023 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT68_SHIFT
 (4U)

	)

30024 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT68_MASK
)

	)

30025 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT69_MASK
 (0x20U)

	)

30026 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT69_SHIFT
 (5U)

	)

30027 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT69_MASK
)

	)

30028 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT70_MASK
 (0x40U)

	)

30029 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT70_SHIFT
 (6U)

	)

30030 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT70_MASK
)

	)

30031 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT71_MASK
 (0x80U)

	)

30032 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT71_SHIFT
 (7U)

	)

30033 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT71_MASK
)

	)

30034 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT72_MASK
 (0x100U)

	)

30035 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT72_SHIFT
 (8U)

	)

30036 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT72_MASK
)

	)

30037 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT73_MASK
 (0x200U)

	)

30038 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT73_SHIFT
 (9U)

	)

30039 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT73_MASK
)

	)

30040 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT74_MASK
 (0x400U)

	)

30041 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT74_SHIFT
 (10U)

	)

30042 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT74_MASK
)

	)

30043 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT75_MASK
 (0x800U)

	)

30044 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT75_SHIFT
 (11U)

	)

30045 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT75_MASK
)

	)

30046 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT76_MASK
 (0x1000U)

	)

30047 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT76_SHIFT
 (12U)

	)

30048 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT76_MASK
)

	)

30049 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT77_MASK
 (0x2000U)

	)

30050 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT77_SHIFT
 (13U)

	)

30051 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT77_MASK
)

	)

30052 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT78_MASK
 (0x4000U)

	)

30053 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT78_SHIFT
 (14U)

	)

30054 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT78_MASK
)

	)

30055 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT79_MASK
 (0x8000U)

	)

30056 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT79_SHIFT
 (15U)

	)

30057 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT79_MASK
)

	)

30058 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT80_MASK
 (0x10000U)

	)

30059 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT80_SHIFT
 (16U)

	)

30060 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT80_MASK
)

	)

30061 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT81_MASK
 (0x20000U)

	)

30062 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT81_SHIFT
 (17U)

	)

30063 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT81_MASK
)

	)

30064 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT82_MASK
 (0x40000U)

	)

30065 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT82_SHIFT
 (18U)

	)

30066 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT82_MASK
)

	)

30067 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT83_MASK
 (0x80000U)

	)

30068 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT83_SHIFT
 (19U)

	)

30069 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT83_MASK
)

	)

30070 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT84_MASK
 (0x100000U)

	)

30071 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT84_SHIFT
 (20U)

	)

30072 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT84_MASK
)

	)

30073 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT85_MASK
 (0x200000U)

	)

30074 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT85_SHIFT
 (21U)

	)

30075 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT85_MASK
)

	)

30076 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT86_MASK
 (0x400000U)

	)

30077 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT86_SHIFT
 (22U)

	)

30078 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT86_MASK
)

	)

30079 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT87_MASK
 (0x800000U)

	)

30080 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT87_SHIFT
 (23U)

	)

30081 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT87_MASK
)

	)

30082 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT88_MASK
 (0x1000000U)

	)

30083 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT88_SHIFT
 (24U)

	)

30084 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT88_MASK
)

	)

30085 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT89_MASK
 (0x2000000U)

	)

30086 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT89_SHIFT
 (25U)

	)

30087 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT89_MASK
)

	)

30088 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT90_MASK
 (0x4000000U)

	)

30089 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT90_SHIFT
 (26U)

	)

30090 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT90_MASK
)

	)

30091 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT91_MASK
 (0x8000000U)

	)

30092 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT91_SHIFT
 (27U)

	)

30093 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT91_MASK
)

	)

30094 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT92_MASK
 (0x10000000U)

	)

30095 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT92_SHIFT
 (28U)

	)

30096 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT92_MASK
)

	)

30097 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT93_MASK
 (0x20000000U)

	)

30098 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT93_SHIFT
 (29U)

	)

30099 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT93_MASK
)

	)

30100 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT94_MASK
 (0x40000000U)

	)

30101 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT94_SHIFT
 (30U)

	)

30102 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT94_MASK
)

	)

30103 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT95_MASK
 (0x80000000U)

	)

30104 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT95_SHIFT
 (31U)

	)

30105 
	#PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_2_LUTOUT95_MASK
)

	)

30108 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT96_MASK
 (0x1U)

	)

30109 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT96_SHIFT
 (0U)

	)

30110 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT96_MASK
)

	)

30111 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT97_MASK
 (0x2U)

	)

30112 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT97_SHIFT
 (1U)

	)

30113 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT97_MASK
)

	)

30114 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT98_MASK
 (0x4U)

	)

30115 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT98_SHIFT
 (2U)

	)

30116 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT98_MASK
)

	)

30117 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT99_MASK
 (0x8U)

	)

30118 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT99_SHIFT
 (3U)

	)

30119 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT99_MASK
)

	)

30120 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT100_MASK
 (0x10U)

	)

30121 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT100_SHIFT
 (4U)

	)

30122 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT100_MASK
)

	)

30123 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT101_MASK
 (0x20U)

	)

30124 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT101_SHIFT
 (5U)

	)

30125 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT101_MASK
)

	)

30126 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT102_MASK
 (0x40U)

	)

30127 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT102_SHIFT
 (6U)

	)

30128 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT102_MASK
)

	)

30129 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT103_MASK
 (0x80U)

	)

30130 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT103_SHIFT
 (7U)

	)

30131 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT103_MASK
)

	)

30132 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT104_MASK
 (0x100U)

	)

30133 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT104_SHIFT
 (8U)

	)

30134 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT104_MASK
)

	)

30135 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT105_MASK
 (0x200U)

	)

30136 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT105_SHIFT
 (9U)

	)

30137 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT105_MASK
)

	)

30138 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT106_MASK
 (0x400U)

	)

30139 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT106_SHIFT
 (10U)

	)

30140 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT106_MASK
)

	)

30141 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT107_MASK
 (0x800U)

	)

30142 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT107_SHIFT
 (11U)

	)

30143 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT107_MASK
)

	)

30144 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT108_MASK
 (0x1000U)

	)

30145 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT108_SHIFT
 (12U)

	)

30146 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT108_MASK
)

	)

30147 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT109_MASK
 (0x2000U)

	)

30148 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT109_SHIFT
 (13U)

	)

30149 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT109_MASK
)

	)

30150 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT110_MASK
 (0x4000U)

	)

30151 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT110_SHIFT
 (14U)

	)

30152 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT110_MASK
)

	)

30153 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT111_MASK
 (0x8000U)

	)

30154 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT111_SHIFT
 (15U)

	)

30155 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT111_MASK
)

	)

30156 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT112_MASK
 (0x10000U)

	)

30157 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT112_SHIFT
 (16U)

	)

30158 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT112_MASK
)

	)

30159 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT113_MASK
 (0x20000U)

	)

30160 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT113_SHIFT
 (17U)

	)

30161 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT113_MASK
)

	)

30162 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT114_MASK
 (0x40000U)

	)

30163 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT114_SHIFT
 (18U)

	)

30164 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT114_MASK
)

	)

30165 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT115_MASK
 (0x80000U)

	)

30166 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT115_SHIFT
 (19U)

	)

30167 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT115_MASK
)

	)

30168 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT116_MASK
 (0x100000U)

	)

30169 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT116_SHIFT
 (20U)

	)

30170 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT116_MASK
)

	)

30171 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT117_MASK
 (0x200000U)

	)

30172 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT117_SHIFT
 (21U)

	)

30173 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT117_MASK
)

	)

30174 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT118_MASK
 (0x400000U)

	)

30175 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT118_SHIFT
 (22U)

	)

30176 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT118_MASK
)

	)

30177 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT119_MASK
 (0x800000U)

	)

30178 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT119_SHIFT
 (23U)

	)

30179 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT119_MASK
)

	)

30180 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT120_MASK
 (0x1000000U)

	)

30181 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT120_SHIFT
 (24U)

	)

30182 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT120_MASK
)

	)

30183 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT121_MASK
 (0x2000000U)

	)

30184 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT121_SHIFT
 (25U)

	)

30185 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT121_MASK
)

	)

30186 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT122_MASK
 (0x4000000U)

	)

30187 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT122_SHIFT
 (26U)

	)

30188 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT122_MASK
)

	)

30189 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT123_MASK
 (0x8000000U)

	)

30190 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT123_SHIFT
 (27U)

	)

30191 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT123_MASK
)

	)

30192 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT124_MASK
 (0x10000000U)

	)

30193 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT124_SHIFT
 (28U)

	)

30194 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT124_MASK
)

	)

30195 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT125_MASK
 (0x20000000U)

	)

30196 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT125_SHIFT
 (29U)

	)

30197 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT125_MASK
)

	)

30198 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT126_MASK
 (0x40000000U)

	)

30199 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT126_SHIFT
 (30U)

	)

30200 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT126_MASK
)

	)

30201 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT127_MASK
 (0x80000000U)

	)

30202 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT127_SHIFT
 (31U)

	)

30203 
	#PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_3_LUTOUT127_MASK
)

	)

30206 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT128_MASK
 (0x1U)

	)

30207 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT128_SHIFT
 (0U)

	)

30208 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT128_MASK
)

	)

30209 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT129_MASK
 (0x2U)

	)

30210 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT129_SHIFT
 (1U)

	)

30211 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT129_MASK
)

	)

30212 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT130_MASK
 (0x4U)

	)

30213 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT130_SHIFT
 (2U)

	)

30214 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT130_MASK
)

	)

30215 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT131_MASK
 (0x8U)

	)

30216 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT131_SHIFT
 (3U)

	)

30217 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT131_MASK
)

	)

30218 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT132_MASK
 (0x10U)

	)

30219 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT132_SHIFT
 (4U)

	)

30220 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT132_MASK
)

	)

30221 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT133_MASK
 (0x20U)

	)

30222 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT133_SHIFT
 (5U)

	)

30223 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT133_MASK
)

	)

30224 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT134_MASK
 (0x40U)

	)

30225 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT134_SHIFT
 (6U)

	)

30226 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT134_MASK
)

	)

30227 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT135_MASK
 (0x80U)

	)

30228 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT135_SHIFT
 (7U)

	)

30229 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT135_MASK
)

	)

30230 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT136_MASK
 (0x100U)

	)

30231 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT136_SHIFT
 (8U)

	)

30232 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT136_MASK
)

	)

30233 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT137_MASK
 (0x200U)

	)

30234 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT137_SHIFT
 (9U)

	)

30235 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT137_MASK
)

	)

30236 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT138_MASK
 (0x400U)

	)

30237 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT138_SHIFT
 (10U)

	)

30238 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT138_MASK
)

	)

30239 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT139_MASK
 (0x800U)

	)

30240 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT139_SHIFT
 (11U)

	)

30241 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT139_MASK
)

	)

30242 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT140_MASK
 (0x1000U)

	)

30243 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT140_SHIFT
 (12U)

	)

30244 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT140_MASK
)

	)

30245 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT141_MASK
 (0x2000U)

	)

30246 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT141_SHIFT
 (13U)

	)

30247 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT141_MASK
)

	)

30248 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT142_MASK
 (0x4000U)

	)

30249 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT142_SHIFT
 (14U)

	)

30250 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT142_MASK
)

	)

30251 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT143_MASK
 (0x8000U)

	)

30252 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT143_SHIFT
 (15U)

	)

30253 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT143_MASK
)

	)

30254 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT144_MASK
 (0x10000U)

	)

30255 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT144_SHIFT
 (16U)

	)

30256 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT144_MASK
)

	)

30257 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT145_MASK
 (0x20000U)

	)

30258 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT145_SHIFT
 (17U)

	)

30259 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT145_MASK
)

	)

30260 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT146_MASK
 (0x40000U)

	)

30261 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT146_SHIFT
 (18U)

	)

30262 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT146_MASK
)

	)

30263 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT147_MASK
 (0x80000U)

	)

30264 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT147_SHIFT
 (19U)

	)

30265 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT147_MASK
)

	)

30266 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT148_MASK
 (0x100000U)

	)

30267 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT148_SHIFT
 (20U)

	)

30268 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT148_MASK
)

	)

30269 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT149_MASK
 (0x200000U)

	)

30270 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT149_SHIFT
 (21U)

	)

30271 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT149_MASK
)

	)

30272 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT150_MASK
 (0x400000U)

	)

30273 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT150_SHIFT
 (22U)

	)

30274 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT150_MASK
)

	)

30275 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT151_MASK
 (0x800000U)

	)

30276 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT151_SHIFT
 (23U)

	)

30277 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT151_MASK
)

	)

30278 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT152_MASK
 (0x1000000U)

	)

30279 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT152_SHIFT
 (24U)

	)

30280 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT152_MASK
)

	)

30281 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT153_MASK
 (0x2000000U)

	)

30282 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT153_SHIFT
 (25U)

	)

30283 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT153_MASK
)

	)

30284 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT154_MASK
 (0x4000000U)

	)

30285 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT154_SHIFT
 (26U)

	)

30286 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT154_MASK
)

	)

30287 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT155_MASK
 (0x8000000U)

	)

30288 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT155_SHIFT
 (27U)

	)

30289 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT155_MASK
)

	)

30290 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT156_MASK
 (0x10000000U)

	)

30291 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT156_SHIFT
 (28U)

	)

30292 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT156_MASK
)

	)

30293 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT157_MASK
 (0x20000000U)

	)

30294 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT157_SHIFT
 (29U)

	)

30295 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT157_MASK
)

	)

30296 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT158_MASK
 (0x40000000U)

	)

30297 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT158_SHIFT
 (30U)

	)

30298 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT158_MASK
)

	)

30299 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT159_MASK
 (0x80000000U)

	)

30300 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT159_SHIFT
 (31U)

	)

30301 
	#PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_4_LUTOUT159_MASK
)

	)

30304 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT160_MASK
 (0x1U)

	)

30305 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT160_SHIFT
 (0U)

	)

30306 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT160_MASK
)

	)

30307 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT161_MASK
 (0x2U)

	)

30308 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT161_SHIFT
 (1U)

	)

30309 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT161_MASK
)

	)

30310 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT162_MASK
 (0x4U)

	)

30311 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT162_SHIFT
 (2U)

	)

30312 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT162_MASK
)

	)

30313 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT163_MASK
 (0x8U)

	)

30314 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT163_SHIFT
 (3U)

	)

30315 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT163_MASK
)

	)

30316 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT164_MASK
 (0x10U)

	)

30317 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT164_SHIFT
 (4U)

	)

30318 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT164_MASK
)

	)

30319 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT165_MASK
 (0x20U)

	)

30320 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT165_SHIFT
 (5U)

	)

30321 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT165_MASK
)

	)

30322 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT166_MASK
 (0x40U)

	)

30323 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT166_SHIFT
 (6U)

	)

30324 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT166_MASK
)

	)

30325 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT167_MASK
 (0x80U)

	)

30326 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT167_SHIFT
 (7U)

	)

30327 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT167_MASK
)

	)

30328 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT168_MASK
 (0x100U)

	)

30329 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT168_SHIFT
 (8U)

	)

30330 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT168_MASK
)

	)

30331 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT169_MASK
 (0x200U)

	)

30332 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT169_SHIFT
 (9U)

	)

30333 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT169_MASK
)

	)

30334 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT170_MASK
 (0x400U)

	)

30335 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT170_SHIFT
 (10U)

	)

30336 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT170_MASK
)

	)

30337 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT171_MASK
 (0x800U)

	)

30338 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT171_SHIFT
 (11U)

	)

30339 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT171_MASK
)

	)

30340 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT172_MASK
 (0x1000U)

	)

30341 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT172_SHIFT
 (12U)

	)

30342 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT172_MASK
)

	)

30343 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT173_MASK
 (0x2000U)

	)

30344 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT173_SHIFT
 (13U)

	)

30345 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT173_MASK
)

	)

30346 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT174_MASK
 (0x4000U)

	)

30347 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT174_SHIFT
 (14U)

	)

30348 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT174_MASK
)

	)

30349 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT175_MASK
 (0x8000U)

	)

30350 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT175_SHIFT
 (15U)

	)

30351 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT175_MASK
)

	)

30352 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT176_MASK
 (0x10000U)

	)

30353 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT176_SHIFT
 (16U)

	)

30354 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT176_MASK
)

	)

30355 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT177_MASK
 (0x20000U)

	)

30356 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT177_SHIFT
 (17U)

	)

30357 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT177_MASK
)

	)

30358 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT178_MASK
 (0x40000U)

	)

30359 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT178_SHIFT
 (18U)

	)

30360 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT178_MASK
)

	)

30361 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT179_MASK
 (0x80000U)

	)

30362 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT179_SHIFT
 (19U)

	)

30363 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT179_MASK
)

	)

30364 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT180_MASK
 (0x100000U)

	)

30365 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT180_SHIFT
 (20U)

	)

30366 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT180_MASK
)

	)

30367 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT181_MASK
 (0x200000U)

	)

30368 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT181_SHIFT
 (21U)

	)

30369 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT181_MASK
)

	)

30370 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT182_MASK
 (0x400000U)

	)

30371 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT182_SHIFT
 (22U)

	)

30372 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT182_MASK
)

	)

30373 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT183_MASK
 (0x800000U)

	)

30374 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT183_SHIFT
 (23U)

	)

30375 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT183_MASK
)

	)

30376 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT184_MASK
 (0x1000000U)

	)

30377 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT184_SHIFT
 (24U)

	)

30378 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT184_MASK
)

	)

30379 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT185_MASK
 (0x2000000U)

	)

30380 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT185_SHIFT
 (25U)

	)

30381 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT185_MASK
)

	)

30382 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT186_MASK
 (0x4000000U)

	)

30383 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT186_SHIFT
 (26U)

	)

30384 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT186_MASK
)

	)

30385 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT187_MASK
 (0x8000000U)

	)

30386 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT187_SHIFT
 (27U)

	)

30387 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT187_MASK
)

	)

30388 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT188_MASK
 (0x10000000U)

	)

30389 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT188_SHIFT
 (28U)

	)

30390 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT188_MASK
)

	)

30391 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT189_MASK
 (0x20000000U)

	)

30392 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT189_SHIFT
 (29U)

	)

30393 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT189_MASK
)

	)

30394 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT190_MASK
 (0x40000000U)

	)

30395 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT190_SHIFT
 (30U)

	)

30396 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT190_MASK
)

	)

30397 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT191_MASK
 (0x80000000U)

	)

30398 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT191_SHIFT
 (31U)

	)

30399 
	#PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_5_LUTOUT191_MASK
)

	)

30402 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT192_MASK
 (0x1U)

	)

30403 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT192_SHIFT
 (0U)

	)

30404 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT192_MASK
)

	)

30405 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT193_MASK
 (0x2U)

	)

30406 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT193_SHIFT
 (1U)

	)

30407 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT193_MASK
)

	)

30408 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT194_MASK
 (0x4U)

	)

30409 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT194_SHIFT
 (2U)

	)

30410 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT194_MASK
)

	)

30411 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT195_MASK
 (0x8U)

	)

30412 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT195_SHIFT
 (3U)

	)

30413 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT195_MASK
)

	)

30414 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT196_MASK
 (0x10U)

	)

30415 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT196_SHIFT
 (4U)

	)

30416 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT196_MASK
)

	)

30417 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT197_MASK
 (0x20U)

	)

30418 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT197_SHIFT
 (5U)

	)

30419 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT197_MASK
)

	)

30420 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT198_MASK
 (0x40U)

	)

30421 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT198_SHIFT
 (6U)

	)

30422 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT198_MASK
)

	)

30423 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT199_MASK
 (0x80U)

	)

30424 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT199_SHIFT
 (7U)

	)

30425 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT199_MASK
)

	)

30426 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT200_MASK
 (0x100U)

	)

30427 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT200_SHIFT
 (8U)

	)

30428 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT200_MASK
)

	)

30429 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT201_MASK
 (0x200U)

	)

30430 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT201_SHIFT
 (9U)

	)

30431 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT201_MASK
)

	)

30432 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT202_MASK
 (0x400U)

	)

30433 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT202_SHIFT
 (10U)

	)

30434 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT202_MASK
)

	)

30435 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT203_MASK
 (0x800U)

	)

30436 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT203_SHIFT
 (11U)

	)

30437 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT203_MASK
)

	)

30438 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT204_MASK
 (0x1000U)

	)

30439 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT204_SHIFT
 (12U)

	)

30440 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT204_MASK
)

	)

30441 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT205_MASK
 (0x2000U)

	)

30442 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT205_SHIFT
 (13U)

	)

30443 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT205_MASK
)

	)

30444 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT206_MASK
 (0x4000U)

	)

30445 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT206_SHIFT
 (14U)

	)

30446 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT206_MASK
)

	)

30447 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT207_MASK
 (0x8000U)

	)

30448 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT207_SHIFT
 (15U)

	)

30449 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT207_MASK
)

	)

30450 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT208_MASK
 (0x10000U)

	)

30451 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT208_SHIFT
 (16U)

	)

30452 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT208_MASK
)

	)

30453 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT209_MASK
 (0x20000U)

	)

30454 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT209_SHIFT
 (17U)

	)

30455 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT209_MASK
)

	)

30456 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT210_MASK
 (0x40000U)

	)

30457 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT210_SHIFT
 (18U)

	)

30458 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT210_MASK
)

	)

30459 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT211_MASK
 (0x80000U)

	)

30460 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT211_SHIFT
 (19U)

	)

30461 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT211_MASK
)

	)

30462 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT212_MASK
 (0x100000U)

	)

30463 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT212_SHIFT
 (20U)

	)

30464 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT212_MASK
)

	)

30465 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT213_MASK
 (0x200000U)

	)

30466 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT213_SHIFT
 (21U)

	)

30467 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT213_MASK
)

	)

30468 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT214_MASK
 (0x400000U)

	)

30469 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT214_SHIFT
 (22U)

	)

30470 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT214_MASK
)

	)

30471 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT215_MASK
 (0x800000U)

	)

30472 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT215_SHIFT
 (23U)

	)

30473 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT215_MASK
)

	)

30474 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT216_MASK
 (0x1000000U)

	)

30475 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT216_SHIFT
 (24U)

	)

30476 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT216_MASK
)

	)

30477 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT217_MASK
 (0x2000000U)

	)

30478 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT217_SHIFT
 (25U)

	)

30479 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT217_MASK
)

	)

30480 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT218_MASK
 (0x4000000U)

	)

30481 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT218_SHIFT
 (26U)

	)

30482 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT218_MASK
)

	)

30483 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT219_MASK
 (0x8000000U)

	)

30484 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT219_SHIFT
 (27U)

	)

30485 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT219_MASK
)

	)

30486 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT220_MASK
 (0x10000000U)

	)

30487 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT220_SHIFT
 (28U)

	)

30488 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT220_MASK
)

	)

30489 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT221_MASK
 (0x20000000U)

	)

30490 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT221_SHIFT
 (29U)

	)

30491 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT221_MASK
)

	)

30492 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT222_MASK
 (0x40000000U)

	)

30493 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT222_SHIFT
 (30U)

	)

30494 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT222_MASK
)

	)

30495 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT223_MASK
 (0x80000000U)

	)

30496 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT223_SHIFT
 (31U)

	)

30497 
	#PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_6_LUTOUT223_MASK
)

	)

30500 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT224_MASK
 (0x1U)

	)

30501 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT224_SHIFT
 (0U)

	)

30502 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT224_MASK
)

	)

30503 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT225_MASK
 (0x2U)

	)

30504 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT225_SHIFT
 (1U)

	)

30505 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT225_MASK
)

	)

30506 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT226_MASK
 (0x4U)

	)

30507 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT226_SHIFT
 (2U)

	)

30508 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT226_MASK
)

	)

30509 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT227_MASK
 (0x8U)

	)

30510 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT227_SHIFT
 (3U)

	)

30511 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT227_MASK
)

	)

30512 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT228_MASK
 (0x10U)

	)

30513 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT228_SHIFT
 (4U)

	)

30514 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT228_MASK
)

	)

30515 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT229_MASK
 (0x20U)

	)

30516 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT229_SHIFT
 (5U)

	)

30517 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT229_MASK
)

	)

30518 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT230_MASK
 (0x40U)

	)

30519 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT230_SHIFT
 (6U)

	)

30520 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT230_MASK
)

	)

30521 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT231_MASK
 (0x80U)

	)

30522 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT231_SHIFT
 (7U)

	)

30523 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT231_MASK
)

	)

30524 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT232_MASK
 (0x100U)

	)

30525 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT232_SHIFT
 (8U)

	)

30526 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT232_MASK
)

	)

30527 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT233_MASK
 (0x200U)

	)

30528 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT233_SHIFT
 (9U)

	)

30529 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT233_MASK
)

	)

30530 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT234_MASK
 (0x400U)

	)

30531 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT234_SHIFT
 (10U)

	)

30532 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT234_MASK
)

	)

30533 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT235_MASK
 (0x800U)

	)

30534 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT235_SHIFT
 (11U)

	)

30535 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT235_MASK
)

	)

30536 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT236_MASK
 (0x1000U)

	)

30537 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT236_SHIFT
 (12U)

	)

30538 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT236_MASK
)

	)

30539 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT237_MASK
 (0x2000U)

	)

30540 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT237_SHIFT
 (13U)

	)

30541 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT237_MASK
)

	)

30542 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT238_MASK
 (0x4000U)

	)

30543 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT238_SHIFT
 (14U)

	)

30544 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT238_MASK
)

	)

30545 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT239_MASK
 (0x8000U)

	)

30546 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT239_SHIFT
 (15U)

	)

30547 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT239_MASK
)

	)

30548 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT240_MASK
 (0x10000U)

	)

30549 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT240_SHIFT
 (16U)

	)

30550 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT240_MASK
)

	)

30551 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT241_MASK
 (0x20000U)

	)

30552 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT241_SHIFT
 (17U)

	)

30553 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT241_MASK
)

	)

30554 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT242_MASK
 (0x40000U)

	)

30555 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT242_SHIFT
 (18U)

	)

30556 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT242_MASK
)

	)

30557 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT243_MASK
 (0x80000U)

	)

30558 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT243_SHIFT
 (19U)

	)

30559 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT243_MASK
)

	)

30560 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT244_MASK
 (0x100000U)

	)

30561 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT244_SHIFT
 (20U)

	)

30562 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT244_MASK
)

	)

30563 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT245_MASK
 (0x200000U)

	)

30564 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT245_SHIFT
 (21U)

	)

30565 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT245_MASK
)

	)

30566 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT246_MASK
 (0x400000U)

	)

30567 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT246_SHIFT
 (22U)

	)

30568 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT246_MASK
)

	)

30569 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT247_MASK
 (0x800000U)

	)

30570 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT247_SHIFT
 (23U)

	)

30571 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT247_MASK
)

	)

30572 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT248_MASK
 (0x1000000U)

	)

30573 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT248_SHIFT
 (24U)

	)

30574 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT248_MASK
)

	)

30575 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT249_MASK
 (0x2000000U)

	)

30576 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT249_SHIFT
 (25U)

	)

30577 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT249_MASK
)

	)

30578 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT250_MASK
 (0x4000000U)

	)

30579 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT250_SHIFT
 (26U)

	)

30580 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT250_MASK
)

	)

30581 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT251_MASK
 (0x8000000U)

	)

30582 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT251_SHIFT
 (27U)

	)

30583 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT251_MASK
)

	)

30584 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT252_MASK
 (0x10000000U)

	)

30585 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT252_SHIFT
 (28U)

	)

30586 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT252_MASK
)

	)

30587 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT253_MASK
 (0x20000000U)

	)

30588 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT253_SHIFT
 (29U)

	)

30589 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT253_MASK
)

	)

30590 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT254_MASK
 (0x40000000U)

	)

30591 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT254_SHIFT
 (30U)

	)

30592 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT254_MASK
)

	)

30593 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT255_MASK
 (0x80000000U)

	)

30594 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT255_SHIFT
 (31U)

	)

30595 
	#PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG1_8X1_OUT4_7_LUTOUT255_MASK
)

	)

30598 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT0_MASK
 (0x3FU)

	)

30599 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT0_SHIFT
 (0U)

	)

30600 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT0_MASK
)

	)

30601 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT1_MASK
 (0x3F00U)

	)

30602 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT1_SHIFT
 (8U)

	)

30603 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT1_MASK
)

	)

30604 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT2_MASK
 (0x3F0000U)

	)

30605 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT2_SHIFT
 (16U)

	)

30606 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT2_MASK
)

	)

30607 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT3_MASK
 (0x3F000000U)

	)

30608 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT3_SHIFT
 (24U)

	)

30609 
	#PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_0_LUTOUT3_MASK
)

	)

30612 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT4_MASK
 (0x3FU)

	)

30613 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT4_SHIFT
 (0U)

	)

30614 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT4_MASK
)

	)

30615 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT5_MASK
 (0x3F00U)

	)

30616 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT5_SHIFT
 (8U)

	)

30617 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT5_MASK
)

	)

30618 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT6_MASK
 (0x3F0000U)

	)

30619 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT6_SHIFT
 (16U)

	)

30620 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT6_MASK
)

	)

30621 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT7_MASK
 (0x3F000000U)

	)

30622 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT7_SHIFT
 (24U)

	)

30623 
	#PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_1_LUTOUT7_MASK
)

	)

30626 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT8_MASK
 (0x3FU)

	)

30627 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT8_SHIFT
 (0U)

	)

30628 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT8_MASK
)

	)

30629 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT9_MASK
 (0x3F00U)

	)

30630 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT9_SHIFT
 (8U)

	)

30631 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT9_MASK
)

	)

30632 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT10_MASK
 (0x3F0000U)

	)

30633 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT10_SHIFT
 (16U)

	)

30634 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT10_MASK
)

	)

30635 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT11_MASK
 (0x3F000000U)

	)

30636 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT11_SHIFT
 (24U)

	)

30637 
	#PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_2_LUTOUT11_MASK
)

	)

30640 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT12_MASK
 (0x3FU)

	)

30641 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT12_SHIFT
 (0U)

	)

30642 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT12_MASK
)

	)

30643 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT13_MASK
 (0x3F00U)

	)

30644 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT13_SHIFT
 (8U)

	)

30645 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT13_MASK
)

	)

30646 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT14_MASK
 (0x3F0000U)

	)

30647 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT14_SHIFT
 (16U)

	)

30648 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT14_MASK
)

	)

30649 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT15_MASK
 (0x3F000000U)

	)

30650 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT15_SHIFT
 (24U)

	)

30651 
	#PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_3_LUTOUT15_MASK
)

	)

30654 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT16_MASK
 (0x3FU)

	)

30655 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT16_SHIFT
 (0U)

	)

30656 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT16_MASK
)

	)

30657 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT17_MASK
 (0x3F00U)

	)

30658 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT17_SHIFT
 (8U)

	)

30659 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT17_MASK
)

	)

30660 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT18_MASK
 (0x3F0000U)

	)

30661 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT18_SHIFT
 (16U)

	)

30662 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT18_MASK
)

	)

30663 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT19_MASK
 (0x3F000000U)

	)

30664 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT19_SHIFT
 (24U)

	)

30665 
	#PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_4_LUTOUT19_MASK
)

	)

30668 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT20_MASK
 (0x3FU)

	)

30669 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT20_SHIFT
 (0U)

	)

30670 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT20_MASK
)

	)

30671 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT21_MASK
 (0x3F00U)

	)

30672 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT21_SHIFT
 (8U)

	)

30673 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT21_MASK
)

	)

30674 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT22_MASK
 (0x3F0000U)

	)

30675 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT22_SHIFT
 (16U)

	)

30676 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT22_MASK
)

	)

30677 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT23_MASK
 (0x3F000000U)

	)

30678 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT23_SHIFT
 (24U)

	)

30679 
	#PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_5_LUTOUT23_MASK
)

	)

30682 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT24_MASK
 (0x3FU)

	)

30683 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT24_SHIFT
 (0U)

	)

30684 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT24_MASK
)

	)

30685 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT25_MASK
 (0x3F00U)

	)

30686 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT25_SHIFT
 (8U)

	)

30687 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT25_MASK
)

	)

30688 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT26_MASK
 (0x3F0000U)

	)

30689 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT26_SHIFT
 (16U)

	)

30690 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT26_MASK
)

	)

30691 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT27_MASK
 (0x3F000000U)

	)

30692 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT27_SHIFT
 (24U)

	)

30693 
	#PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_6_LUTOUT27_MASK
)

	)

30696 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT28_MASK
 (0x3FU)

	)

30697 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT28_SHIFT
 (0U)

	)

30698 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT28_MASK
)

	)

30699 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT29_MASK
 (0x3F00U)

	)

30700 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT29_SHIFT
 (8U)

	)

30701 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT29_MASK
)

	)

30702 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT30_MASK
 (0x3F0000U)

	)

30703 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT30_SHIFT
 (16U)

	)

30704 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT30_MASK
)

	)

30705 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT31_MASK
 (0x3F000000U)

	)

30706 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT31_SHIFT
 (24U)

	)

30707 
	#PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT0_7_LUTOUT31_MASK
)

	)

30710 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT0_MASK
 (0x3FU)

	)

30711 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT0_SHIFT
 (0U)

	)

30712 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT0_MASK
)

	)

30713 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT1_MASK
 (0x3F00U)

	)

30714 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT1_SHIFT
 (8U)

	)

30715 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT1_MASK
)

	)

30716 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT2_MASK
 (0x3F0000U)

	)

30717 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT2_SHIFT
 (16U)

	)

30718 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT2_MASK
)

	)

30719 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT3_MASK
 (0x3F000000U)

	)

30720 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT3_SHIFT
 (24U)

	)

30721 
	#PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_0_LUTOUT3_MASK
)

	)

30724 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT4_MASK
 (0x3FU)

	)

30725 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT4_SHIFT
 (0U)

	)

30726 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT4_MASK
)

	)

30727 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT5_MASK
 (0x3F00U)

	)

30728 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT5_SHIFT
 (8U)

	)

30729 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT5_MASK
)

	)

30730 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT6_MASK
 (0x3F0000U)

	)

30731 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT6_SHIFT
 (16U)

	)

30732 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT6_MASK
)

	)

30733 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT7_MASK
 (0x3F000000U)

	)

30734 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT7_SHIFT
 (24U)

	)

30735 
	#PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_1_LUTOUT7_MASK
)

	)

30738 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT8_MASK
 (0x3FU)

	)

30739 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT8_SHIFT
 (0U)

	)

30740 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT8_MASK
)

	)

30741 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT9_MASK
 (0x3F00U)

	)

30742 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT9_SHIFT
 (8U)

	)

30743 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT9_MASK
)

	)

30744 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT10_MASK
 (0x3F0000U)

	)

30745 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT10_SHIFT
 (16U)

	)

30746 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT10_MASK
)

	)

30747 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT11_MASK
 (0x3F000000U)

	)

30748 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT11_SHIFT
 (24U)

	)

30749 
	#PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_2_LUTOUT11_MASK
)

	)

30752 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT12_MASK
 (0x3FU)

	)

30753 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT12_SHIFT
 (0U)

	)

30754 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT12_MASK
)

	)

30755 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT13_MASK
 (0x3F00U)

	)

30756 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT13_SHIFT
 (8U)

	)

30757 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT13_MASK
)

	)

30758 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT14_MASK
 (0x3F0000U)

	)

30759 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT14_SHIFT
 (16U)

	)

30760 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT14_MASK
)

	)

30761 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT15_MASK
 (0x3F000000U)

	)

30762 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT15_SHIFT
 (24U)

	)

30763 
	#PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_3_LUTOUT15_MASK
)

	)

30766 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT16_MASK
 (0x3FU)

	)

30767 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT16_SHIFT
 (0U)

	)

30768 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT16_MASK
)

	)

30769 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT17_MASK
 (0x3F00U)

	)

30770 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT17_SHIFT
 (8U)

	)

30771 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT17_MASK
)

	)

30772 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT18_MASK
 (0x3F0000U)

	)

30773 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT18_SHIFT
 (16U)

	)

30774 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT18_MASK
)

	)

30775 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT19_MASK
 (0x3F000000U)

	)

30776 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT19_SHIFT
 (24U)

	)

30777 
	#PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_4_LUTOUT19_MASK
)

	)

30780 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT20_MASK
 (0x3FU)

	)

30781 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT20_SHIFT
 (0U)

	)

30782 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT20_MASK
)

	)

30783 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT21_MASK
 (0x3F00U)

	)

30784 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT21_SHIFT
 (8U)

	)

30785 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT21_MASK
)

	)

30786 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT22_MASK
 (0x3F0000U)

	)

30787 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT22_SHIFT
 (16U)

	)

30788 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT22_MASK
)

	)

30789 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT23_MASK
 (0x3F000000U)

	)

30790 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT23_SHIFT
 (24U)

	)

30791 
	#PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_5_LUTOUT23_MASK
)

	)

30794 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT24_MASK
 (0x3FU)

	)

30795 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT24_SHIFT
 (0U)

	)

30796 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT24_MASK
)

	)

30797 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT25_MASK
 (0x3F00U)

	)

30798 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT25_SHIFT
 (8U)

	)

30799 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT25_MASK
)

	)

30800 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT26_MASK
 (0x3F0000U)

	)

30801 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT26_SHIFT
 (16U)

	)

30802 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT26_MASK
)

	)

30803 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT27_MASK
 (0x3F000000U)

	)

30804 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT27_SHIFT
 (24U)

	)

30805 
	#PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_6_LUTOUT27_MASK
)

	)

30808 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT28_MASK
 (0x3FU)

	)

30809 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT28_SHIFT
 (0U)

	)

30810 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT28_MASK
)

	)

30811 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT29_MASK
 (0x3F00U)

	)

30812 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT29_SHIFT
 (8U)

	)

30813 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT29_MASK
)

	)

30814 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT30_MASK
 (0x3F0000U)

	)

30815 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT30_SHIFT
 (16U)

	)

30816 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT30_MASK
)

	)

30817 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT31_MASK
 (0x3F000000U)

	)

30818 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT31_SHIFT
 (24U)

	)

30819 
	#PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT1_7_LUTOUT31_MASK
)

	)

30822 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT0_MASK
 (0x3FU)

	)

30823 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT0_SHIFT
 (0U)

	)

30824 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT0_MASK
)

	)

30825 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT1_MASK
 (0x3F00U)

	)

30826 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT1_SHIFT
 (8U)

	)

30827 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT1_MASK
)

	)

30828 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT2_MASK
 (0x3F0000U)

	)

30829 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT2_SHIFT
 (16U)

	)

30830 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT2_MASK
)

	)

30831 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT3_MASK
 (0x3F000000U)

	)

30832 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT3_SHIFT
 (24U)

	)

30833 
	#PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_0_LUTOUT3_MASK
)

	)

30836 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT4_MASK
 (0x3FU)

	)

30837 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT4_SHIFT
 (0U)

	)

30838 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT4_MASK
)

	)

30839 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT5_MASK
 (0x3F00U)

	)

30840 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT5_SHIFT
 (8U)

	)

30841 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT5_MASK
)

	)

30842 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT6_MASK
 (0x3F0000U)

	)

30843 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT6_SHIFT
 (16U)

	)

30844 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT6_MASK
)

	)

30845 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT7_MASK
 (0x3F000000U)

	)

30846 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT7_SHIFT
 (24U)

	)

30847 
	#PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_1_LUTOUT7_MASK
)

	)

30850 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT8_MASK
 (0x3FU)

	)

30851 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT8_SHIFT
 (0U)

	)

30852 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT8_MASK
)

	)

30853 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT9_MASK
 (0x3F00U)

	)

30854 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT9_SHIFT
 (8U)

	)

30855 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT9_MASK
)

	)

30856 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT10_MASK
 (0x3F0000U)

	)

30857 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT10_SHIFT
 (16U)

	)

30858 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT10_MASK
)

	)

30859 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT11_MASK
 (0x3F000000U)

	)

30860 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT11_SHIFT
 (24U)

	)

30861 
	#PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_2_LUTOUT11_MASK
)

	)

30864 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT12_MASK
 (0x3FU)

	)

30865 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT12_SHIFT
 (0U)

	)

30866 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT12_MASK
)

	)

30867 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT13_MASK
 (0x3F00U)

	)

30868 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT13_SHIFT
 (8U)

	)

30869 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT13_MASK
)

	)

30870 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT14_MASK
 (0x3F0000U)

	)

30871 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT14_SHIFT
 (16U)

	)

30872 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT14_MASK
)

	)

30873 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT15_MASK
 (0x3F000000U)

	)

30874 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT15_SHIFT
 (24U)

	)

30875 
	#PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_3_LUTOUT15_MASK
)

	)

30878 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT16_MASK
 (0x3FU)

	)

30879 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT16_SHIFT
 (0U)

	)

30880 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT16_MASK
)

	)

30881 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT17_MASK
 (0x3F00U)

	)

30882 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT17_SHIFT
 (8U)

	)

30883 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT17_MASK
)

	)

30884 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT18_MASK
 (0x3F0000U)

	)

30885 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT18_SHIFT
 (16U)

	)

30886 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT18_MASK
)

	)

30887 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT19_MASK
 (0x3F000000U)

	)

30888 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT19_SHIFT
 (24U)

	)

30889 
	#PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_4_LUTOUT19_MASK
)

	)

30892 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT20_MASK
 (0x3FU)

	)

30893 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT20_SHIFT
 (0U)

	)

30894 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT20_MASK
)

	)

30895 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT21_MASK
 (0x3F00U)

	)

30896 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT21_SHIFT
 (8U)

	)

30897 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT21_MASK
)

	)

30898 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT22_MASK
 (0x3F0000U)

	)

30899 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT22_SHIFT
 (16U)

	)

30900 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT22_MASK
)

	)

30901 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT23_MASK
 (0x3F000000U)

	)

30902 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT23_SHIFT
 (24U)

	)

30903 
	#PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_5_LUTOUT23_MASK
)

	)

30906 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT24_MASK
 (0x3FU)

	)

30907 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT24_SHIFT
 (0U)

	)

30908 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT24_MASK
)

	)

30909 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT25_MASK
 (0x3F00U)

	)

30910 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT25_SHIFT
 (8U)

	)

30911 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT25_MASK
)

	)

30912 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT26_MASK
 (0x3F0000U)

	)

30913 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT26_SHIFT
 (16U)

	)

30914 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT26_MASK
)

	)

30915 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT27_MASK
 (0x3F000000U)

	)

30916 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT27_SHIFT
 (24U)

	)

30917 
	#PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_6_LUTOUT27_MASK
)

	)

30920 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT28_MASK
 (0x3FU)

	)

30921 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT28_SHIFT
 (0U)

	)

30922 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT28_MASK
)

	)

30923 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT29_MASK
 (0x3F00U)

	)

30924 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT29_SHIFT
 (8U)

	)

30925 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT29_MASK
)

	)

30926 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT30_MASK
 (0x3F0000U)

	)

30927 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT30_SHIFT
 (16U)

	)

30928 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT30_MASK
)

	)

30929 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT31_MASK
 (0x3F000000U)

	)

30930 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT31_SHIFT
 (24U)

	)

30931 
	#PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT2_7_LUTOUT31_MASK
)

	)

30934 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT0_MASK
 (0x3FU)

	)

30935 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT0_SHIFT
 (0U)

	)

30936 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT0_MASK
)

	)

30937 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT1_MASK
 (0x3F00U)

	)

30938 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT1_SHIFT
 (8U)

	)

30939 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT1_MASK
)

	)

30940 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT2_MASK
 (0x3F0000U)

	)

30941 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT2_SHIFT
 (16U)

	)

30942 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT2_MASK
)

	)

30943 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT3_MASK
 (0x3F000000U)

	)

30944 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT3_SHIFT
 (24U)

	)

30945 
	#PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_0_LUTOUT3_MASK
)

	)

30948 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT4_MASK
 (0x3FU)

	)

30949 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT4_SHIFT
 (0U)

	)

30950 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT4_MASK
)

	)

30951 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT5_MASK
 (0x3F00U)

	)

30952 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT5_SHIFT
 (8U)

	)

30953 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT5_MASK
)

	)

30954 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT6_MASK
 (0x3F0000U)

	)

30955 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT6_SHIFT
 (16U)

	)

30956 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT6_MASK
)

	)

30957 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT7_MASK
 (0x3F000000U)

	)

30958 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT7_SHIFT
 (24U)

	)

30959 
	#PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_1_LUTOUT7_MASK
)

	)

30962 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT8_MASK
 (0x3FU)

	)

30963 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT8_SHIFT
 (0U)

	)

30964 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT8_MASK
)

	)

30965 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT9_MASK
 (0x3F00U)

	)

30966 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT9_SHIFT
 (8U)

	)

30967 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT9_MASK
)

	)

30968 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT10_MASK
 (0x3F0000U)

	)

30969 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT10_SHIFT
 (16U)

	)

30970 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT10_MASK
)

	)

30971 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT11_MASK
 (0x3F000000U)

	)

30972 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT11_SHIFT
 (24U)

	)

30973 
	#PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_2_LUTOUT11_MASK
)

	)

30976 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT12_MASK
 (0x3FU)

	)

30977 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT12_SHIFT
 (0U)

	)

30978 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT12_MASK
)

	)

30979 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT13_MASK
 (0x3F00U)

	)

30980 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT13_SHIFT
 (8U)

	)

30981 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT13_MASK
)

	)

30982 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT14_MASK
 (0x3F0000U)

	)

30983 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT14_SHIFT
 (16U)

	)

30984 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT14_MASK
)

	)

30985 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT15_MASK
 (0x3F000000U)

	)

30986 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT15_SHIFT
 (24U)

	)

30987 
	#PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_3_LUTOUT15_MASK
)

	)

30990 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT16_MASK
 (0x3FU)

	)

30991 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT16_SHIFT
 (0U)

	)

30992 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT16_MASK
)

	)

30993 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT17_MASK
 (0x3F00U)

	)

30994 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT17_SHIFT
 (8U)

	)

30995 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT17_MASK
)

	)

30996 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT18_MASK
 (0x3F0000U)

	)

30997 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT18_SHIFT
 (16U)

	)

30998 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT18_MASK
)

	)

30999 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT19_MASK
 (0x3F000000U)

	)

31000 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT19_SHIFT
 (24U)

	)

31001 
	#PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_4_LUTOUT19_MASK
)

	)

31004 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT20_MASK
 (0x3FU)

	)

31005 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT20_SHIFT
 (0U)

	)

31006 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT20_MASK
)

	)

31007 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT21_MASK
 (0x3F00U)

	)

31008 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT21_SHIFT
 (8U)

	)

31009 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT21_MASK
)

	)

31010 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT22_MASK
 (0x3F0000U)

	)

31011 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT22_SHIFT
 (16U)

	)

31012 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT22_MASK
)

	)

31013 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT23_MASK
 (0x3F000000U)

	)

31014 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT23_SHIFT
 (24U)

	)

31015 
	#PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_5_LUTOUT23_MASK
)

	)

31018 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT24_MASK
 (0x3FU)

	)

31019 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT24_SHIFT
 (0U)

	)

31020 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT24_MASK
)

	)

31021 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT25_MASK
 (0x3F00U)

	)

31022 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT25_SHIFT
 (8U)

	)

31023 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT25_MASK
)

	)

31024 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT26_MASK
 (0x3F0000U)

	)

31025 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT26_SHIFT
 (16U)

	)

31026 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT26_MASK
)

	)

31027 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT27_MASK
 (0x3F000000U)

	)

31028 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT27_SHIFT
 (24U)

	)

31029 
	#PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_6_LUTOUT27_MASK
)

	)

31032 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT28_MASK
 (0x3FU)

	)

31033 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT28_SHIFT
 (0U)

	)

31034 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT28_MASK
)

	)

31035 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT29_MASK
 (0x3F00U)

	)

31036 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT29_SHIFT
 (8U)

	)

31037 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT29_MASK
)

	)

31038 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT30_MASK
 (0x3F0000U)

	)

31039 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT30_SHIFT
 (16U)

	)

31040 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT30_MASK
)

	)

31041 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT31_MASK
 (0x3F000000U)

	)

31042 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT31_SHIFT
 (24U)

	)

31043 
	#PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X6_OUT3_7_LUTOUT31_MASK
)

	)

31046 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK0_MASK
 (0x1FU)

	)

31047 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK0_SHIFT
 (0U)

	)

31048 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK0_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK0_MASK
)

	)

31049 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK1_MASK
 (0x1F00U)

	)

31050 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK1_SHIFT
 (8U)

	)

31051 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK1_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK1_MASK
)

	)

31052 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK2_MASK
 (0x1F0000U)

	)

31053 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK2_SHIFT
 (16U)

	)

31054 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK2_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK2_MASK
)

	)

31055 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK3_MASK
 (0x1F000000U)

	)

31056 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK3_SHIFT
 (24U)

	)

31057 
	#PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK3_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_MASKS_0_MASK3_MASK
)

	)

31060 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR0_MASK
 (0x3FU)

	)

31061 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR0_SHIFT
 (0U)

	)

31062 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR0_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR0_MASK
)

	)

31063 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR1_MASK
 (0x3F00U)

	)

31064 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR1_SHIFT
 (8U)

	)

31065 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR1_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR1_MASK
)

	)

31066 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR2_MASK
 (0x3F0000U)

	)

31067 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR2_SHIFT
 (16U)

	)

31068 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR2_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR2_MASK
)

	)

31069 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR3_MASK
 (0x3F000000U)

	)

31070 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR3_SHIFT
 (24U)

	)

31071 
	#PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR3_SHIFT
)Ë& 
PXP_WFE_B_STAGE2_5X6_ADDR_0_MUXADDR3_MASK
)

	)

31074 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT0_MASK
 (0x1U)

	)

31075 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT0_SHIFT
 (0U)

	)

31076 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT0_MASK
)

	)

31077 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT1_MASK
 (0x2U)

	)

31078 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT1_SHIFT
 (1U)

	)

31079 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT1_MASK
)

	)

31080 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT2_MASK
 (0x4U)

	)

31081 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT2_SHIFT
 (2U)

	)

31082 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT2_MASK
)

	)

31083 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT3_MASK
 (0x8U)

	)

31084 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT3_SHIFT
 (3U)

	)

31085 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT3_MASK
)

	)

31086 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT4_MASK
 (0x10U)

	)

31087 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT4_SHIFT
 (4U)

	)

31088 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT4_MASK
)

	)

31089 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT5_MASK
 (0x20U)

	)

31090 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT5_SHIFT
 (5U)

	)

31091 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT5_MASK
)

	)

31092 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT6_MASK
 (0x40U)

	)

31093 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT6_SHIFT
 (6U)

	)

31094 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT6_MASK
)

	)

31095 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT7_MASK
 (0x80U)

	)

31096 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT7_SHIFT
 (7U)

	)

31097 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT7_MASK
)

	)

31098 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT8_MASK
 (0x100U)

	)

31099 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT8_SHIFT
 (8U)

	)

31100 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT8_MASK
)

	)

31101 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT9_MASK
 (0x200U)

	)

31102 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT9_SHIFT
 (9U)

	)

31103 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT9_MASK
)

	)

31104 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT10_MASK
 (0x400U)

	)

31105 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT10_SHIFT
 (10U)

	)

31106 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT10_MASK
)

	)

31107 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT11_MASK
 (0x800U)

	)

31108 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT11_SHIFT
 (11U)

	)

31109 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT11_MASK
)

	)

31110 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT12_MASK
 (0x1000U)

	)

31111 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT12_SHIFT
 (12U)

	)

31112 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT12_MASK
)

	)

31113 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT13_MASK
 (0x2000U)

	)

31114 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT13_SHIFT
 (13U)

	)

31115 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT13_MASK
)

	)

31116 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT14_MASK
 (0x4000U)

	)

31117 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT14_SHIFT
 (14U)

	)

31118 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT14_MASK
)

	)

31119 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT15_MASK
 (0x8000U)

	)

31120 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT15_SHIFT
 (15U)

	)

31121 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT15_MASK
)

	)

31122 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT16_MASK
 (0x10000U)

	)

31123 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT16_SHIFT
 (16U)

	)

31124 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT16_MASK
)

	)

31125 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT17_MASK
 (0x20000U)

	)

31126 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT17_SHIFT
 (17U)

	)

31127 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT17_MASK
)

	)

31128 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT18_MASK
 (0x40000U)

	)

31129 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT18_SHIFT
 (18U)

	)

31130 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT18_MASK
)

	)

31131 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT19_MASK
 (0x80000U)

	)

31132 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT19_SHIFT
 (19U)

	)

31133 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT19_MASK
)

	)

31134 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT20_MASK
 (0x100000U)

	)

31135 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT20_SHIFT
 (20U)

	)

31136 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT20_MASK
)

	)

31137 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT21_MASK
 (0x200000U)

	)

31138 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT21_SHIFT
 (21U)

	)

31139 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT21_MASK
)

	)

31140 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT22_MASK
 (0x400000U)

	)

31141 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT22_SHIFT
 (22U)

	)

31142 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT22_MASK
)

	)

31143 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT23_MASK
 (0x800000U)

	)

31144 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT23_SHIFT
 (23U)

	)

31145 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT23_MASK
)

	)

31146 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT24_MASK
 (0x1000000U)

	)

31147 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT24_SHIFT
 (24U)

	)

31148 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT24_MASK
)

	)

31149 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT25_MASK
 (0x2000000U)

	)

31150 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT25_SHIFT
 (25U)

	)

31151 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT25_MASK
)

	)

31152 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT26_MASK
 (0x4000000U)

	)

31153 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT26_SHIFT
 (26U)

	)

31154 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT26_MASK
)

	)

31155 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT27_MASK
 (0x8000000U)

	)

31156 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT27_SHIFT
 (27U)

	)

31157 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT27_MASK
)

	)

31158 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT28_MASK
 (0x10000000U)

	)

31159 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT28_SHIFT
 (28U)

	)

31160 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT28_MASK
)

	)

31161 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT29_MASK
 (0x20000000U)

	)

31162 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT29_SHIFT
 (29U)

	)

31163 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT29_MASK
)

	)

31164 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT30_MASK
 (0x40000000U)

	)

31165 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT30_SHIFT
 (30U)

	)

31166 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT30_MASK
)

	)

31167 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT31_MASK
 (0x80000000U)

	)

31168 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT31_SHIFT
 (31U)

	)

31169 
	#PXP_WFE_B_STG2_5X1_OUT0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT0_LUTOUT31_MASK
)

	)

31172 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT0_MASK
 (0x1U)

	)

31173 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT0_SHIFT
 (0U)

	)

31174 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT0_MASK
)

	)

31175 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT1_MASK
 (0x2U)

	)

31176 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT1_SHIFT
 (1U)

	)

31177 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT1_MASK
)

	)

31178 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT2_MASK
 (0x4U)

	)

31179 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT2_SHIFT
 (2U)

	)

31180 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT2_MASK
)

	)

31181 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT3_MASK
 (0x8U)

	)

31182 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT3_SHIFT
 (3U)

	)

31183 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT3_MASK
)

	)

31184 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT4_MASK
 (0x10U)

	)

31185 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT4_SHIFT
 (4U)

	)

31186 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT4_MASK
)

	)

31187 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT5_MASK
 (0x20U)

	)

31188 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT5_SHIFT
 (5U)

	)

31189 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT5_MASK
)

	)

31190 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT6_MASK
 (0x40U)

	)

31191 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT6_SHIFT
 (6U)

	)

31192 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT6_MASK
)

	)

31193 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT7_MASK
 (0x80U)

	)

31194 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT7_SHIFT
 (7U)

	)

31195 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT7_MASK
)

	)

31196 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT8_MASK
 (0x100U)

	)

31197 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT8_SHIFT
 (8U)

	)

31198 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT8_MASK
)

	)

31199 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT9_MASK
 (0x200U)

	)

31200 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT9_SHIFT
 (9U)

	)

31201 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT9_MASK
)

	)

31202 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT10_MASK
 (0x400U)

	)

31203 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT10_SHIFT
 (10U)

	)

31204 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT10_MASK
)

	)

31205 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT11_MASK
 (0x800U)

	)

31206 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT11_SHIFT
 (11U)

	)

31207 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT11_MASK
)

	)

31208 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT12_MASK
 (0x1000U)

	)

31209 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT12_SHIFT
 (12U)

	)

31210 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT12_MASK
)

	)

31211 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT13_MASK
 (0x2000U)

	)

31212 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT13_SHIFT
 (13U)

	)

31213 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT13_MASK
)

	)

31214 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT14_MASK
 (0x4000U)

	)

31215 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT14_SHIFT
 (14U)

	)

31216 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT14_MASK
)

	)

31217 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT15_MASK
 (0x8000U)

	)

31218 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT15_SHIFT
 (15U)

	)

31219 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT15_MASK
)

	)

31220 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT16_MASK
 (0x10000U)

	)

31221 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT16_SHIFT
 (16U)

	)

31222 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT16_MASK
)

	)

31223 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT17_MASK
 (0x20000U)

	)

31224 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT17_SHIFT
 (17U)

	)

31225 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT17_MASK
)

	)

31226 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT18_MASK
 (0x40000U)

	)

31227 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT18_SHIFT
 (18U)

	)

31228 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT18_MASK
)

	)

31229 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT19_MASK
 (0x80000U)

	)

31230 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT19_SHIFT
 (19U)

	)

31231 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT19_MASK
)

	)

31232 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT20_MASK
 (0x100000U)

	)

31233 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT20_SHIFT
 (20U)

	)

31234 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT20_MASK
)

	)

31235 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT21_MASK
 (0x200000U)

	)

31236 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT21_SHIFT
 (21U)

	)

31237 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT21_MASK
)

	)

31238 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT22_MASK
 (0x400000U)

	)

31239 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT22_SHIFT
 (22U)

	)

31240 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT22_MASK
)

	)

31241 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT23_MASK
 (0x800000U)

	)

31242 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT23_SHIFT
 (23U)

	)

31243 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT23_MASK
)

	)

31244 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT24_MASK
 (0x1000000U)

	)

31245 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT24_SHIFT
 (24U)

	)

31246 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT24_MASK
)

	)

31247 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT25_MASK
 (0x2000000U)

	)

31248 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT25_SHIFT
 (25U)

	)

31249 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT25_MASK
)

	)

31250 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT26_MASK
 (0x4000000U)

	)

31251 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT26_SHIFT
 (26U)

	)

31252 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT26_MASK
)

	)

31253 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT27_MASK
 (0x8000000U)

	)

31254 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT27_SHIFT
 (27U)

	)

31255 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT27_MASK
)

	)

31256 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT28_MASK
 (0x10000000U)

	)

31257 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT28_SHIFT
 (28U)

	)

31258 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT28_MASK
)

	)

31259 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT29_MASK
 (0x20000000U)

	)

31260 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT29_SHIFT
 (29U)

	)

31261 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT29_MASK
)

	)

31262 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT30_MASK
 (0x40000000U)

	)

31263 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT30_SHIFT
 (30U)

	)

31264 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT30_MASK
)

	)

31265 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT31_MASK
 (0x80000000U)

	)

31266 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT31_SHIFT
 (31U)

	)

31267 
	#PXP_WFE_B_STG2_5X1_OUT1_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT1_LUTOUT31_MASK
)

	)

31270 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT0_MASK
 (0x1U)

	)

31271 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT0_SHIFT
 (0U)

	)

31272 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT0_MASK
)

	)

31273 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT1_MASK
 (0x2U)

	)

31274 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT1_SHIFT
 (1U)

	)

31275 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT1_MASK
)

	)

31276 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT2_MASK
 (0x4U)

	)

31277 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT2_SHIFT
 (2U)

	)

31278 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT2_MASK
)

	)

31279 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT3_MASK
 (0x8U)

	)

31280 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT3_SHIFT
 (3U)

	)

31281 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT3_MASK
)

	)

31282 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT4_MASK
 (0x10U)

	)

31283 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT4_SHIFT
 (4U)

	)

31284 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT4_MASK
)

	)

31285 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT5_MASK
 (0x20U)

	)

31286 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT5_SHIFT
 (5U)

	)

31287 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT5_MASK
)

	)

31288 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT6_MASK
 (0x40U)

	)

31289 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT6_SHIFT
 (6U)

	)

31290 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT6_MASK
)

	)

31291 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT7_MASK
 (0x80U)

	)

31292 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT7_SHIFT
 (7U)

	)

31293 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT7_MASK
)

	)

31294 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT8_MASK
 (0x100U)

	)

31295 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT8_SHIFT
 (8U)

	)

31296 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT8_MASK
)

	)

31297 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT9_MASK
 (0x200U)

	)

31298 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT9_SHIFT
 (9U)

	)

31299 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT9_MASK
)

	)

31300 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT10_MASK
 (0x400U)

	)

31301 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT10_SHIFT
 (10U)

	)

31302 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT10_MASK
)

	)

31303 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT11_MASK
 (0x800U)

	)

31304 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT11_SHIFT
 (11U)

	)

31305 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT11_MASK
)

	)

31306 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT12_MASK
 (0x1000U)

	)

31307 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT12_SHIFT
 (12U)

	)

31308 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT12_MASK
)

	)

31309 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT13_MASK
 (0x2000U)

	)

31310 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT13_SHIFT
 (13U)

	)

31311 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT13_MASK
)

	)

31312 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT14_MASK
 (0x4000U)

	)

31313 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT14_SHIFT
 (14U)

	)

31314 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT14_MASK
)

	)

31315 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT15_MASK
 (0x8000U)

	)

31316 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT15_SHIFT
 (15U)

	)

31317 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT15_MASK
)

	)

31318 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT16_MASK
 (0x10000U)

	)

31319 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT16_SHIFT
 (16U)

	)

31320 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT16_MASK
)

	)

31321 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT17_MASK
 (0x20000U)

	)

31322 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT17_SHIFT
 (17U)

	)

31323 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT17_MASK
)

	)

31324 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT18_MASK
 (0x40000U)

	)

31325 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT18_SHIFT
 (18U)

	)

31326 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT18_MASK
)

	)

31327 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT19_MASK
 (0x80000U)

	)

31328 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT19_SHIFT
 (19U)

	)

31329 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT19_MASK
)

	)

31330 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT20_MASK
 (0x100000U)

	)

31331 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT20_SHIFT
 (20U)

	)

31332 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT20_MASK
)

	)

31333 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT21_MASK
 (0x200000U)

	)

31334 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT21_SHIFT
 (21U)

	)

31335 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT21_MASK
)

	)

31336 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT22_MASK
 (0x400000U)

	)

31337 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT22_SHIFT
 (22U)

	)

31338 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT22_MASK
)

	)

31339 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT23_MASK
 (0x800000U)

	)

31340 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT23_SHIFT
 (23U)

	)

31341 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT23_MASK
)

	)

31342 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT24_MASK
 (0x1000000U)

	)

31343 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT24_SHIFT
 (24U)

	)

31344 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT24_MASK
)

	)

31345 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT25_MASK
 (0x2000000U)

	)

31346 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT25_SHIFT
 (25U)

	)

31347 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT25_MASK
)

	)

31348 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT26_MASK
 (0x4000000U)

	)

31349 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT26_SHIFT
 (26U)

	)

31350 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT26_MASK
)

	)

31351 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT27_MASK
 (0x8000000U)

	)

31352 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT27_SHIFT
 (27U)

	)

31353 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT27_MASK
)

	)

31354 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT28_MASK
 (0x10000000U)

	)

31355 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT28_SHIFT
 (28U)

	)

31356 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT28_MASK
)

	)

31357 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT29_MASK
 (0x20000000U)

	)

31358 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT29_SHIFT
 (29U)

	)

31359 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT29_MASK
)

	)

31360 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT30_MASK
 (0x40000000U)

	)

31361 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT30_SHIFT
 (30U)

	)

31362 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT30_MASK
)

	)

31363 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT31_MASK
 (0x80000000U)

	)

31364 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT31_SHIFT
 (31U)

	)

31365 
	#PXP_WFE_B_STG2_5X1_OUT2_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT2_LUTOUT31_MASK
)

	)

31368 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT0_MASK
 (0x1U)

	)

31369 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT0_SHIFT
 (0U)

	)

31370 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT0_MASK
)

	)

31371 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT1_MASK
 (0x2U)

	)

31372 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT1_SHIFT
 (1U)

	)

31373 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT1_MASK
)

	)

31374 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT2_MASK
 (0x4U)

	)

31375 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT2_SHIFT
 (2U)

	)

31376 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT2_MASK
)

	)

31377 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT3_MASK
 (0x8U)

	)

31378 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT3_SHIFT
 (3U)

	)

31379 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT3_MASK
)

	)

31380 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT4_MASK
 (0x10U)

	)

31381 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT4_SHIFT
 (4U)

	)

31382 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT4_MASK
)

	)

31383 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT5_MASK
 (0x20U)

	)

31384 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT5_SHIFT
 (5U)

	)

31385 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT5_MASK
)

	)

31386 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT6_MASK
 (0x40U)

	)

31387 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT6_SHIFT
 (6U)

	)

31388 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT6_MASK
)

	)

31389 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT7_MASK
 (0x80U)

	)

31390 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT7_SHIFT
 (7U)

	)

31391 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT7_MASK
)

	)

31392 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT8_MASK
 (0x100U)

	)

31393 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT8_SHIFT
 (8U)

	)

31394 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT8_MASK
)

	)

31395 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT9_MASK
 (0x200U)

	)

31396 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT9_SHIFT
 (9U)

	)

31397 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT9_MASK
)

	)

31398 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT10_MASK
 (0x400U)

	)

31399 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT10_SHIFT
 (10U)

	)

31400 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT10_MASK
)

	)

31401 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT11_MASK
 (0x800U)

	)

31402 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT11_SHIFT
 (11U)

	)

31403 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT11_MASK
)

	)

31404 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT12_MASK
 (0x1000U)

	)

31405 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT12_SHIFT
 (12U)

	)

31406 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT12_MASK
)

	)

31407 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT13_MASK
 (0x2000U)

	)

31408 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT13_SHIFT
 (13U)

	)

31409 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT13_MASK
)

	)

31410 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT14_MASK
 (0x4000U)

	)

31411 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT14_SHIFT
 (14U)

	)

31412 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT14_MASK
)

	)

31413 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT15_MASK
 (0x8000U)

	)

31414 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT15_SHIFT
 (15U)

	)

31415 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT15_MASK
)

	)

31416 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT16_MASK
 (0x10000U)

	)

31417 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT16_SHIFT
 (16U)

	)

31418 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT16_MASK
)

	)

31419 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT17_MASK
 (0x20000U)

	)

31420 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT17_SHIFT
 (17U)

	)

31421 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT17_MASK
)

	)

31422 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT18_MASK
 (0x40000U)

	)

31423 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT18_SHIFT
 (18U)

	)

31424 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT18_MASK
)

	)

31425 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT19_MASK
 (0x80000U)

	)

31426 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT19_SHIFT
 (19U)

	)

31427 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT19_MASK
)

	)

31428 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT20_MASK
 (0x100000U)

	)

31429 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT20_SHIFT
 (20U)

	)

31430 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT20_MASK
)

	)

31431 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT21_MASK
 (0x200000U)

	)

31432 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT21_SHIFT
 (21U)

	)

31433 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT21_MASK
)

	)

31434 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT22_MASK
 (0x400000U)

	)

31435 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT22_SHIFT
 (22U)

	)

31436 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT22_MASK
)

	)

31437 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT23_MASK
 (0x800000U)

	)

31438 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT23_SHIFT
 (23U)

	)

31439 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT23_MASK
)

	)

31440 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT24_MASK
 (0x1000000U)

	)

31441 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT24_SHIFT
 (24U)

	)

31442 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT24_MASK
)

	)

31443 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT25_MASK
 (0x2000000U)

	)

31444 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT25_SHIFT
 (25U)

	)

31445 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT25_MASK
)

	)

31446 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT26_MASK
 (0x4000000U)

	)

31447 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT26_SHIFT
 (26U)

	)

31448 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT26_MASK
)

	)

31449 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT27_MASK
 (0x8000000U)

	)

31450 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT27_SHIFT
 (27U)

	)

31451 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT27_MASK
)

	)

31452 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT28_MASK
 (0x10000000U)

	)

31453 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT28_SHIFT
 (28U)

	)

31454 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT28_MASK
)

	)

31455 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT29_MASK
 (0x20000000U)

	)

31456 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT29_SHIFT
 (29U)

	)

31457 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT29_MASK
)

	)

31458 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT30_MASK
 (0x40000000U)

	)

31459 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT30_SHIFT
 (30U)

	)

31460 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT30_MASK
)

	)

31461 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT31_MASK
 (0x80000000U)

	)

31462 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT31_SHIFT
 (31U)

	)

31463 
	#PXP_WFE_B_STG2_5X1_OUT3_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_OUT3_LUTOUT31_MASK
)

	)

31466 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK0_MASK
 (0x1FU)

	)

31467 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK0_SHIFT
 (0U)

	)

31468 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_MASKS_MASK0_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_MASKS_MASK0_MASK
)

	)

31469 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK1_MASK
 (0x1F00U)

	)

31470 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK1_SHIFT
 (8U)

	)

31471 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_MASKS_MASK1_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_MASKS_MASK1_MASK
)

	)

31472 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK2_MASK
 (0x1F0000U)

	)

31473 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK2_SHIFT
 (16U)

	)

31474 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_MASKS_MASK2_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_MASKS_MASK2_MASK
)

	)

31475 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK3_MASK
 (0x1F000000U)

	)

31476 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK3_SHIFT
 (24U)

	)

31477 
	#PXP_WFE_B_STG2_5X1_MASKS_MASK3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG2_5X1_MASKS_MASK3_SHIFT
)Ë& 
PXP_WFE_B_STG2_5X1_MASKS_MASK3_MASK
)

	)

31480 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT0_MASK
 (0x1U)

	)

31481 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT0_SHIFT
 (0U)

	)

31482 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT0_MASK
)

	)

31483 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT1_MASK
 (0x2U)

	)

31484 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT1_SHIFT
 (1U)

	)

31485 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT1_MASK
)

	)

31486 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT2_MASK
 (0x4U)

	)

31487 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT2_SHIFT
 (2U)

	)

31488 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT2_MASK
)

	)

31489 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT3_MASK
 (0x8U)

	)

31490 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT3_SHIFT
 (3U)

	)

31491 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT3_MASK
)

	)

31492 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT4_MASK
 (0x10U)

	)

31493 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT4_SHIFT
 (4U)

	)

31494 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT4_MASK
)

	)

31495 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT5_MASK
 (0x20U)

	)

31496 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT5_SHIFT
 (5U)

	)

31497 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT5_MASK
)

	)

31498 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT6_MASK
 (0x40U)

	)

31499 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT6_SHIFT
 (6U)

	)

31500 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT6_MASK
)

	)

31501 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT7_MASK
 (0x80U)

	)

31502 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT7_SHIFT
 (7U)

	)

31503 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT7_MASK
)

	)

31504 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT8_MASK
 (0x100U)

	)

31505 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT8_SHIFT
 (8U)

	)

31506 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT8_MASK
)

	)

31507 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT9_MASK
 (0x200U)

	)

31508 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT9_SHIFT
 (9U)

	)

31509 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT9_MASK
)

	)

31510 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT10_MASK
 (0x400U)

	)

31511 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT10_SHIFT
 (10U)

	)

31512 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT10_MASK
)

	)

31513 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT11_MASK
 (0x800U)

	)

31514 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT11_SHIFT
 (11U)

	)

31515 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT11_MASK
)

	)

31516 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT12_MASK
 (0x1000U)

	)

31517 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT12_SHIFT
 (12U)

	)

31518 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT12_MASK
)

	)

31519 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT13_MASK
 (0x2000U)

	)

31520 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT13_SHIFT
 (13U)

	)

31521 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT13_MASK
)

	)

31522 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT14_MASK
 (0x4000U)

	)

31523 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT14_SHIFT
 (14U)

	)

31524 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT14_MASK
)

	)

31525 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT15_MASK
 (0x8000U)

	)

31526 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT15_SHIFT
 (15U)

	)

31527 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT15_MASK
)

	)

31528 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT16_MASK
 (0x10000U)

	)

31529 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT16_SHIFT
 (16U)

	)

31530 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT16_MASK
)

	)

31531 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT17_MASK
 (0x20000U)

	)

31532 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT17_SHIFT
 (17U)

	)

31533 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT17_MASK
)

	)

31534 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT18_MASK
 (0x40000U)

	)

31535 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT18_SHIFT
 (18U)

	)

31536 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT18_MASK
)

	)

31537 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT19_MASK
 (0x80000U)

	)

31538 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT19_SHIFT
 (19U)

	)

31539 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT19_MASK
)

	)

31540 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT20_MASK
 (0x100000U)

	)

31541 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT20_SHIFT
 (20U)

	)

31542 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT20_MASK
)

	)

31543 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT21_MASK
 (0x200000U)

	)

31544 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT21_SHIFT
 (21U)

	)

31545 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT21_MASK
)

	)

31546 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT22_MASK
 (0x400000U)

	)

31547 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT22_SHIFT
 (22U)

	)

31548 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT22_MASK
)

	)

31549 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT23_MASK
 (0x800000U)

	)

31550 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT23_SHIFT
 (23U)

	)

31551 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT23_MASK
)

	)

31552 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT24_MASK
 (0x1000000U)

	)

31553 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT24_SHIFT
 (24U)

	)

31554 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT24_MASK
)

	)

31555 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT25_MASK
 (0x2000000U)

	)

31556 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT25_SHIFT
 (25U)

	)

31557 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT25_MASK
)

	)

31558 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT26_MASK
 (0x4000000U)

	)

31559 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT26_SHIFT
 (26U)

	)

31560 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT26_MASK
)

	)

31561 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT27_MASK
 (0x8000000U)

	)

31562 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT27_SHIFT
 (27U)

	)

31563 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT27_MASK
)

	)

31564 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT28_MASK
 (0x10000000U)

	)

31565 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT28_SHIFT
 (28U)

	)

31566 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT28_MASK
)

	)

31567 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT29_MASK
 (0x20000000U)

	)

31568 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT29_SHIFT
 (29U)

	)

31569 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT29_MASK
)

	)

31570 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT30_MASK
 (0x40000000U)

	)

31571 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT30_SHIFT
 (30U)

	)

31572 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT30_MASK
)

	)

31573 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT31_MASK
 (0x80000000U)

	)

31574 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT31_SHIFT
 (31U)

	)

31575 
	#PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_0_LUTOUT31_MASK
)

	)

31578 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT32_MASK
 (0x1U)

	)

31579 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT32_SHIFT
 (0U)

	)

31580 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT32_MASK
)

	)

31581 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT33_MASK
 (0x2U)

	)

31582 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT33_SHIFT
 (1U)

	)

31583 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT33_MASK
)

	)

31584 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT34_MASK
 (0x4U)

	)

31585 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT34_SHIFT
 (2U)

	)

31586 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT34_MASK
)

	)

31587 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT35_MASK
 (0x8U)

	)

31588 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT35_SHIFT
 (3U)

	)

31589 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT35_MASK
)

	)

31590 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT36_MASK
 (0x10U)

	)

31591 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT36_SHIFT
 (4U)

	)

31592 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT36_MASK
)

	)

31593 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT37_MASK
 (0x20U)

	)

31594 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT37_SHIFT
 (5U)

	)

31595 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT37_MASK
)

	)

31596 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT38_MASK
 (0x40U)

	)

31597 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT38_SHIFT
 (6U)

	)

31598 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT38_MASK
)

	)

31599 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT39_MASK
 (0x80U)

	)

31600 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT39_SHIFT
 (7U)

	)

31601 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT39_MASK
)

	)

31602 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT40_MASK
 (0x100U)

	)

31603 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT40_SHIFT
 (8U)

	)

31604 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT40_MASK
)

	)

31605 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT41_MASK
 (0x200U)

	)

31606 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT41_SHIFT
 (9U)

	)

31607 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT41_MASK
)

	)

31608 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT42_MASK
 (0x400U)

	)

31609 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT42_SHIFT
 (10U)

	)

31610 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT42_MASK
)

	)

31611 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT43_MASK
 (0x800U)

	)

31612 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT43_SHIFT
 (11U)

	)

31613 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT43_MASK
)

	)

31614 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT44_MASK
 (0x1000U)

	)

31615 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT44_SHIFT
 (12U)

	)

31616 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT44_MASK
)

	)

31617 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT45_MASK
 (0x2000U)

	)

31618 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT45_SHIFT
 (13U)

	)

31619 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT45_MASK
)

	)

31620 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT46_MASK
 (0x4000U)

	)

31621 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT46_SHIFT
 (14U)

	)

31622 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT46_MASK
)

	)

31623 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT47_MASK
 (0x8000U)

	)

31624 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT47_SHIFT
 (15U)

	)

31625 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT47_MASK
)

	)

31626 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT48_MASK
 (0x10000U)

	)

31627 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT48_SHIFT
 (16U)

	)

31628 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT48_MASK
)

	)

31629 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT49_MASK
 (0x20000U)

	)

31630 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT49_SHIFT
 (17U)

	)

31631 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT49_MASK
)

	)

31632 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT50_MASK
 (0x40000U)

	)

31633 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT50_SHIFT
 (18U)

	)

31634 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT50_MASK
)

	)

31635 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT51_MASK
 (0x80000U)

	)

31636 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT51_SHIFT
 (19U)

	)

31637 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT51_MASK
)

	)

31638 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT52_MASK
 (0x100000U)

	)

31639 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT52_SHIFT
 (20U)

	)

31640 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT52_MASK
)

	)

31641 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT53_MASK
 (0x200000U)

	)

31642 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT53_SHIFT
 (21U)

	)

31643 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT53_MASK
)

	)

31644 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT54_MASK
 (0x400000U)

	)

31645 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT54_SHIFT
 (22U)

	)

31646 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT54_MASK
)

	)

31647 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT55_MASK
 (0x800000U)

	)

31648 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT55_SHIFT
 (23U)

	)

31649 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT55_MASK
)

	)

31650 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT56_MASK
 (0x1000000U)

	)

31651 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT56_SHIFT
 (24U)

	)

31652 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT56_MASK
)

	)

31653 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT57_MASK
 (0x2000000U)

	)

31654 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT57_SHIFT
 (25U)

	)

31655 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT57_MASK
)

	)

31656 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT58_MASK
 (0x4000000U)

	)

31657 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT58_SHIFT
 (26U)

	)

31658 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT58_MASK
)

	)

31659 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT59_MASK
 (0x8000000U)

	)

31660 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT59_SHIFT
 (27U)

	)

31661 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT59_MASK
)

	)

31662 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT60_MASK
 (0x10000000U)

	)

31663 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT60_SHIFT
 (28U)

	)

31664 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT60_MASK
)

	)

31665 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT61_MASK
 (0x20000000U)

	)

31666 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT61_SHIFT
 (29U)

	)

31667 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT61_MASK
)

	)

31668 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT62_MASK
 (0x40000000U)

	)

31669 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT62_SHIFT
 (30U)

	)

31670 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT62_MASK
)

	)

31671 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT63_MASK
 (0x80000000U)

	)

31672 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT63_SHIFT
 (31U)

	)

31673 
	#PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_1_LUTOUT63_MASK
)

	)

31676 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT64_MASK
 (0x1U)

	)

31677 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT64_SHIFT
 (0U)

	)

31678 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT64_MASK
)

	)

31679 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT65_MASK
 (0x2U)

	)

31680 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT65_SHIFT
 (1U)

	)

31681 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT65_MASK
)

	)

31682 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT66_MASK
 (0x4U)

	)

31683 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT66_SHIFT
 (2U)

	)

31684 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT66_MASK
)

	)

31685 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT67_MASK
 (0x8U)

	)

31686 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT67_SHIFT
 (3U)

	)

31687 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT67_MASK
)

	)

31688 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT68_MASK
 (0x10U)

	)

31689 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT68_SHIFT
 (4U)

	)

31690 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT68_MASK
)

	)

31691 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT69_MASK
 (0x20U)

	)

31692 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT69_SHIFT
 (5U)

	)

31693 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT69_MASK
)

	)

31694 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT70_MASK
 (0x40U)

	)

31695 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT70_SHIFT
 (6U)

	)

31696 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT70_MASK
)

	)

31697 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT71_MASK
 (0x80U)

	)

31698 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT71_SHIFT
 (7U)

	)

31699 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT71_MASK
)

	)

31700 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT72_MASK
 (0x100U)

	)

31701 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT72_SHIFT
 (8U)

	)

31702 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT72_MASK
)

	)

31703 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT73_MASK
 (0x200U)

	)

31704 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT73_SHIFT
 (9U)

	)

31705 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT73_MASK
)

	)

31706 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT74_MASK
 (0x400U)

	)

31707 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT74_SHIFT
 (10U)

	)

31708 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT74_MASK
)

	)

31709 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT75_MASK
 (0x800U)

	)

31710 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT75_SHIFT
 (11U)

	)

31711 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT75_MASK
)

	)

31712 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT76_MASK
 (0x1000U)

	)

31713 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT76_SHIFT
 (12U)

	)

31714 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT76_MASK
)

	)

31715 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT77_MASK
 (0x2000U)

	)

31716 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT77_SHIFT
 (13U)

	)

31717 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT77_MASK
)

	)

31718 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT78_MASK
 (0x4000U)

	)

31719 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT78_SHIFT
 (14U)

	)

31720 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT78_MASK
)

	)

31721 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT79_MASK
 (0x8000U)

	)

31722 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT79_SHIFT
 (15U)

	)

31723 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT79_MASK
)

	)

31724 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT80_MASK
 (0x10000U)

	)

31725 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT80_SHIFT
 (16U)

	)

31726 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT80_MASK
)

	)

31727 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT81_MASK
 (0x20000U)

	)

31728 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT81_SHIFT
 (17U)

	)

31729 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT81_MASK
)

	)

31730 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT82_MASK
 (0x40000U)

	)

31731 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT82_SHIFT
 (18U)

	)

31732 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT82_MASK
)

	)

31733 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT83_MASK
 (0x80000U)

	)

31734 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT83_SHIFT
 (19U)

	)

31735 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT83_MASK
)

	)

31736 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT84_MASK
 (0x100000U)

	)

31737 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT84_SHIFT
 (20U)

	)

31738 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT84_MASK
)

	)

31739 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT85_MASK
 (0x200000U)

	)

31740 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT85_SHIFT
 (21U)

	)

31741 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT85_MASK
)

	)

31742 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT86_MASK
 (0x400000U)

	)

31743 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT86_SHIFT
 (22U)

	)

31744 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT86_MASK
)

	)

31745 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT87_MASK
 (0x800000U)

	)

31746 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT87_SHIFT
 (23U)

	)

31747 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT87_MASK
)

	)

31748 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT88_MASK
 (0x1000000U)

	)

31749 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT88_SHIFT
 (24U)

	)

31750 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT88_MASK
)

	)

31751 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT89_MASK
 (0x2000000U)

	)

31752 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT89_SHIFT
 (25U)

	)

31753 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT89_MASK
)

	)

31754 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT90_MASK
 (0x4000000U)

	)

31755 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT90_SHIFT
 (26U)

	)

31756 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT90_MASK
)

	)

31757 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT91_MASK
 (0x8000000U)

	)

31758 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT91_SHIFT
 (27U)

	)

31759 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT91_MASK
)

	)

31760 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT92_MASK
 (0x10000000U)

	)

31761 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT92_SHIFT
 (28U)

	)

31762 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT92_MASK
)

	)

31763 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT93_MASK
 (0x20000000U)

	)

31764 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT93_SHIFT
 (29U)

	)

31765 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT93_MASK
)

	)

31766 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT94_MASK
 (0x40000000U)

	)

31767 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT94_SHIFT
 (30U)

	)

31768 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT94_MASK
)

	)

31769 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT95_MASK
 (0x80000000U)

	)

31770 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT95_SHIFT
 (31U)

	)

31771 
	#PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_2_LUTOUT95_MASK
)

	)

31774 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT96_MASK
 (0x1U)

	)

31775 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT96_SHIFT
 (0U)

	)

31776 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT96_MASK
)

	)

31777 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT97_MASK
 (0x2U)

	)

31778 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT97_SHIFT
 (1U)

	)

31779 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT97_MASK
)

	)

31780 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT98_MASK
 (0x4U)

	)

31781 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT98_SHIFT
 (2U)

	)

31782 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT98_MASK
)

	)

31783 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT99_MASK
 (0x8U)

	)

31784 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT99_SHIFT
 (3U)

	)

31785 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT99_MASK
)

	)

31786 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT100_MASK
 (0x10U)

	)

31787 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT100_SHIFT
 (4U)

	)

31788 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT100_MASK
)

	)

31789 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT101_MASK
 (0x20U)

	)

31790 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT101_SHIFT
 (5U)

	)

31791 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT101_MASK
)

	)

31792 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT102_MASK
 (0x40U)

	)

31793 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT102_SHIFT
 (6U)

	)

31794 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT102_MASK
)

	)

31795 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT103_MASK
 (0x80U)

	)

31796 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT103_SHIFT
 (7U)

	)

31797 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT103_MASK
)

	)

31798 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT104_MASK
 (0x100U)

	)

31799 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT104_SHIFT
 (8U)

	)

31800 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT104_MASK
)

	)

31801 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT105_MASK
 (0x200U)

	)

31802 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT105_SHIFT
 (9U)

	)

31803 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT105_MASK
)

	)

31804 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT106_MASK
 (0x400U)

	)

31805 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT106_SHIFT
 (10U)

	)

31806 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT106_MASK
)

	)

31807 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT107_MASK
 (0x800U)

	)

31808 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT107_SHIFT
 (11U)

	)

31809 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT107_MASK
)

	)

31810 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT108_MASK
 (0x1000U)

	)

31811 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT108_SHIFT
 (12U)

	)

31812 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT108_MASK
)

	)

31813 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT109_MASK
 (0x2000U)

	)

31814 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT109_SHIFT
 (13U)

	)

31815 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT109_MASK
)

	)

31816 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT110_MASK
 (0x4000U)

	)

31817 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT110_SHIFT
 (14U)

	)

31818 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT110_MASK
)

	)

31819 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT111_MASK
 (0x8000U)

	)

31820 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT111_SHIFT
 (15U)

	)

31821 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT111_MASK
)

	)

31822 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT112_MASK
 (0x10000U)

	)

31823 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT112_SHIFT
 (16U)

	)

31824 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT112_MASK
)

	)

31825 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT113_MASK
 (0x20000U)

	)

31826 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT113_SHIFT
 (17U)

	)

31827 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT113_MASK
)

	)

31828 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT114_MASK
 (0x40000U)

	)

31829 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT114_SHIFT
 (18U)

	)

31830 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT114_MASK
)

	)

31831 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT115_MASK
 (0x80000U)

	)

31832 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT115_SHIFT
 (19U)

	)

31833 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT115_MASK
)

	)

31834 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT116_MASK
 (0x100000U)

	)

31835 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT116_SHIFT
 (20U)

	)

31836 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT116_MASK
)

	)

31837 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT117_MASK
 (0x200000U)

	)

31838 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT117_SHIFT
 (21U)

	)

31839 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT117_MASK
)

	)

31840 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT118_MASK
 (0x400000U)

	)

31841 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT118_SHIFT
 (22U)

	)

31842 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT118_MASK
)

	)

31843 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT119_MASK
 (0x800000U)

	)

31844 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT119_SHIFT
 (23U)

	)

31845 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT119_MASK
)

	)

31846 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT120_MASK
 (0x1000000U)

	)

31847 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT120_SHIFT
 (24U)

	)

31848 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT120_MASK
)

	)

31849 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT121_MASK
 (0x2000000U)

	)

31850 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT121_SHIFT
 (25U)

	)

31851 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT121_MASK
)

	)

31852 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT122_MASK
 (0x4000000U)

	)

31853 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT122_SHIFT
 (26U)

	)

31854 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT122_MASK
)

	)

31855 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT123_MASK
 (0x8000000U)

	)

31856 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT123_SHIFT
 (27U)

	)

31857 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT123_MASK
)

	)

31858 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT124_MASK
 (0x10000000U)

	)

31859 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT124_SHIFT
 (28U)

	)

31860 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT124_MASK
)

	)

31861 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT125_MASK
 (0x20000000U)

	)

31862 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT125_SHIFT
 (29U)

	)

31863 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT125_MASK
)

	)

31864 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT126_MASK
 (0x40000000U)

	)

31865 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT126_SHIFT
 (30U)

	)

31866 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT126_MASK
)

	)

31867 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT127_MASK
 (0x80000000U)

	)

31868 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT127_SHIFT
 (31U)

	)

31869 
	#PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_3_LUTOUT127_MASK
)

	)

31872 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT128_MASK
 (0x1U)

	)

31873 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT128_SHIFT
 (0U)

	)

31874 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT128_MASK
)

	)

31875 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT129_MASK
 (0x2U)

	)

31876 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT129_SHIFT
 (1U)

	)

31877 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT129_MASK
)

	)

31878 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT130_MASK
 (0x4U)

	)

31879 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT130_SHIFT
 (2U)

	)

31880 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT130_MASK
)

	)

31881 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT131_MASK
 (0x8U)

	)

31882 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT131_SHIFT
 (3U)

	)

31883 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT131_MASK
)

	)

31884 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT132_MASK
 (0x10U)

	)

31885 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT132_SHIFT
 (4U)

	)

31886 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT132_MASK
)

	)

31887 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT133_MASK
 (0x20U)

	)

31888 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT133_SHIFT
 (5U)

	)

31889 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT133_MASK
)

	)

31890 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT134_MASK
 (0x40U)

	)

31891 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT134_SHIFT
 (6U)

	)

31892 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT134_MASK
)

	)

31893 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT135_MASK
 (0x80U)

	)

31894 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT135_SHIFT
 (7U)

	)

31895 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT135_MASK
)

	)

31896 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT136_MASK
 (0x100U)

	)

31897 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT136_SHIFT
 (8U)

	)

31898 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT136_MASK
)

	)

31899 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT137_MASK
 (0x200U)

	)

31900 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT137_SHIFT
 (9U)

	)

31901 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT137_MASK
)

	)

31902 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT138_MASK
 (0x400U)

	)

31903 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT138_SHIFT
 (10U)

	)

31904 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT138_MASK
)

	)

31905 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT139_MASK
 (0x800U)

	)

31906 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT139_SHIFT
 (11U)

	)

31907 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT139_MASK
)

	)

31908 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT140_MASK
 (0x1000U)

	)

31909 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT140_SHIFT
 (12U)

	)

31910 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT140_MASK
)

	)

31911 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT141_MASK
 (0x2000U)

	)

31912 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT141_SHIFT
 (13U)

	)

31913 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT141_MASK
)

	)

31914 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT142_MASK
 (0x4000U)

	)

31915 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT142_SHIFT
 (14U)

	)

31916 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT142_MASK
)

	)

31917 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT143_MASK
 (0x8000U)

	)

31918 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT143_SHIFT
 (15U)

	)

31919 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT143_MASK
)

	)

31920 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT144_MASK
 (0x10000U)

	)

31921 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT144_SHIFT
 (16U)

	)

31922 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT144_MASK
)

	)

31923 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT145_MASK
 (0x20000U)

	)

31924 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT145_SHIFT
 (17U)

	)

31925 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT145_MASK
)

	)

31926 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT146_MASK
 (0x40000U)

	)

31927 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT146_SHIFT
 (18U)

	)

31928 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT146_MASK
)

	)

31929 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT147_MASK
 (0x80000U)

	)

31930 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT147_SHIFT
 (19U)

	)

31931 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT147_MASK
)

	)

31932 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT148_MASK
 (0x100000U)

	)

31933 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT148_SHIFT
 (20U)

	)

31934 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT148_MASK
)

	)

31935 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT149_MASK
 (0x200000U)

	)

31936 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT149_SHIFT
 (21U)

	)

31937 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT149_MASK
)

	)

31938 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT150_MASK
 (0x400000U)

	)

31939 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT150_SHIFT
 (22U)

	)

31940 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT150_MASK
)

	)

31941 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT151_MASK
 (0x800000U)

	)

31942 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT151_SHIFT
 (23U)

	)

31943 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT151_MASK
)

	)

31944 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT152_MASK
 (0x1000000U)

	)

31945 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT152_SHIFT
 (24U)

	)

31946 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT152_MASK
)

	)

31947 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT153_MASK
 (0x2000000U)

	)

31948 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT153_SHIFT
 (25U)

	)

31949 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT153_MASK
)

	)

31950 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT154_MASK
 (0x4000000U)

	)

31951 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT154_SHIFT
 (26U)

	)

31952 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT154_MASK
)

	)

31953 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT155_MASK
 (0x8000000U)

	)

31954 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT155_SHIFT
 (27U)

	)

31955 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT155_MASK
)

	)

31956 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT156_MASK
 (0x10000000U)

	)

31957 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT156_SHIFT
 (28U)

	)

31958 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT156_MASK
)

	)

31959 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT157_MASK
 (0x20000000U)

	)

31960 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT157_SHIFT
 (29U)

	)

31961 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT157_MASK
)

	)

31962 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT158_MASK
 (0x40000000U)

	)

31963 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT158_SHIFT
 (30U)

	)

31964 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT158_MASK
)

	)

31965 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT159_MASK
 (0x80000000U)

	)

31966 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT159_SHIFT
 (31U)

	)

31967 
	#PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_4_LUTOUT159_MASK
)

	)

31970 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT160_MASK
 (0x1U)

	)

31971 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT160_SHIFT
 (0U)

	)

31972 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT160_MASK
)

	)

31973 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT161_MASK
 (0x2U)

	)

31974 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT161_SHIFT
 (1U)

	)

31975 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT161_MASK
)

	)

31976 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT162_MASK
 (0x4U)

	)

31977 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT162_SHIFT
 (2U)

	)

31978 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT162_MASK
)

	)

31979 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT163_MASK
 (0x8U)

	)

31980 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT163_SHIFT
 (3U)

	)

31981 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT163_MASK
)

	)

31982 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT164_MASK
 (0x10U)

	)

31983 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT164_SHIFT
 (4U)

	)

31984 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT164_MASK
)

	)

31985 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT165_MASK
 (0x20U)

	)

31986 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT165_SHIFT
 (5U)

	)

31987 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT165_MASK
)

	)

31988 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT166_MASK
 (0x40U)

	)

31989 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT166_SHIFT
 (6U)

	)

31990 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT166_MASK
)

	)

31991 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT167_MASK
 (0x80U)

	)

31992 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT167_SHIFT
 (7U)

	)

31993 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT167_MASK
)

	)

31994 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT168_MASK
 (0x100U)

	)

31995 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT168_SHIFT
 (8U)

	)

31996 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT168_MASK
)

	)

31997 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT169_MASK
 (0x200U)

	)

31998 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT169_SHIFT
 (9U)

	)

31999 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT169_MASK
)

	)

32000 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT170_MASK
 (0x400U)

	)

32001 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT170_SHIFT
 (10U)

	)

32002 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT170_MASK
)

	)

32003 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT171_MASK
 (0x800U)

	)

32004 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT171_SHIFT
 (11U)

	)

32005 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT171_MASK
)

	)

32006 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT172_MASK
 (0x1000U)

	)

32007 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT172_SHIFT
 (12U)

	)

32008 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT172_MASK
)

	)

32009 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT173_MASK
 (0x2000U)

	)

32010 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT173_SHIFT
 (13U)

	)

32011 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT173_MASK
)

	)

32012 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT174_MASK
 (0x4000U)

	)

32013 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT174_SHIFT
 (14U)

	)

32014 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT174_MASK
)

	)

32015 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT175_MASK
 (0x8000U)

	)

32016 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT175_SHIFT
 (15U)

	)

32017 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT175_MASK
)

	)

32018 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT176_MASK
 (0x10000U)

	)

32019 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT176_SHIFT
 (16U)

	)

32020 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT176_MASK
)

	)

32021 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT177_MASK
 (0x20000U)

	)

32022 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT177_SHIFT
 (17U)

	)

32023 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT177_MASK
)

	)

32024 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT178_MASK
 (0x40000U)

	)

32025 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT178_SHIFT
 (18U)

	)

32026 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT178_MASK
)

	)

32027 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT179_MASK
 (0x80000U)

	)

32028 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT179_SHIFT
 (19U)

	)

32029 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT179_MASK
)

	)

32030 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT180_MASK
 (0x100000U)

	)

32031 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT180_SHIFT
 (20U)

	)

32032 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT180_MASK
)

	)

32033 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT181_MASK
 (0x200000U)

	)

32034 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT181_SHIFT
 (21U)

	)

32035 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT181_MASK
)

	)

32036 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT182_MASK
 (0x400000U)

	)

32037 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT182_SHIFT
 (22U)

	)

32038 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT182_MASK
)

	)

32039 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT183_MASK
 (0x800000U)

	)

32040 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT183_SHIFT
 (23U)

	)

32041 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT183_MASK
)

	)

32042 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT184_MASK
 (0x1000000U)

	)

32043 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT184_SHIFT
 (24U)

	)

32044 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT184_MASK
)

	)

32045 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT185_MASK
 (0x2000000U)

	)

32046 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT185_SHIFT
 (25U)

	)

32047 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT185_MASK
)

	)

32048 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT186_MASK
 (0x4000000U)

	)

32049 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT186_SHIFT
 (26U)

	)

32050 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT186_MASK
)

	)

32051 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT187_MASK
 (0x8000000U)

	)

32052 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT187_SHIFT
 (27U)

	)

32053 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT187_MASK
)

	)

32054 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT188_MASK
 (0x10000000U)

	)

32055 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT188_SHIFT
 (28U)

	)

32056 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT188_MASK
)

	)

32057 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT189_MASK
 (0x20000000U)

	)

32058 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT189_SHIFT
 (29U)

	)

32059 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT189_MASK
)

	)

32060 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT190_MASK
 (0x40000000U)

	)

32061 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT190_SHIFT
 (30U)

	)

32062 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT190_MASK
)

	)

32063 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT191_MASK
 (0x80000000U)

	)

32064 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT191_SHIFT
 (31U)

	)

32065 
	#PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_5_LUTOUT191_MASK
)

	)

32068 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT192_MASK
 (0x1U)

	)

32069 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT192_SHIFT
 (0U)

	)

32070 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT192_MASK
)

	)

32071 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT193_MASK
 (0x2U)

	)

32072 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT193_SHIFT
 (1U)

	)

32073 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT193_MASK
)

	)

32074 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT194_MASK
 (0x4U)

	)

32075 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT194_SHIFT
 (2U)

	)

32076 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT194_MASK
)

	)

32077 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT195_MASK
 (0x8U)

	)

32078 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT195_SHIFT
 (3U)

	)

32079 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT195_MASK
)

	)

32080 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT196_MASK
 (0x10U)

	)

32081 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT196_SHIFT
 (4U)

	)

32082 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT196_MASK
)

	)

32083 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT197_MASK
 (0x20U)

	)

32084 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT197_SHIFT
 (5U)

	)

32085 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT197_MASK
)

	)

32086 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT198_MASK
 (0x40U)

	)

32087 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT198_SHIFT
 (6U)

	)

32088 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT198_MASK
)

	)

32089 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT199_MASK
 (0x80U)

	)

32090 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT199_SHIFT
 (7U)

	)

32091 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT199_MASK
)

	)

32092 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT200_MASK
 (0x100U)

	)

32093 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT200_SHIFT
 (8U)

	)

32094 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT200_MASK
)

	)

32095 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT201_MASK
 (0x200U)

	)

32096 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT201_SHIFT
 (9U)

	)

32097 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT201_MASK
)

	)

32098 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT202_MASK
 (0x400U)

	)

32099 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT202_SHIFT
 (10U)

	)

32100 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT202_MASK
)

	)

32101 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT203_MASK
 (0x800U)

	)

32102 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT203_SHIFT
 (11U)

	)

32103 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT203_MASK
)

	)

32104 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT204_MASK
 (0x1000U)

	)

32105 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT204_SHIFT
 (12U)

	)

32106 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT204_MASK
)

	)

32107 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT205_MASK
 (0x2000U)

	)

32108 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT205_SHIFT
 (13U)

	)

32109 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT205_MASK
)

	)

32110 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT206_MASK
 (0x4000U)

	)

32111 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT206_SHIFT
 (14U)

	)

32112 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT206_MASK
)

	)

32113 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT207_MASK
 (0x8000U)

	)

32114 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT207_SHIFT
 (15U)

	)

32115 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT207_MASK
)

	)

32116 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT208_MASK
 (0x10000U)

	)

32117 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT208_SHIFT
 (16U)

	)

32118 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT208_MASK
)

	)

32119 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT209_MASK
 (0x20000U)

	)

32120 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT209_SHIFT
 (17U)

	)

32121 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT209_MASK
)

	)

32122 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT210_MASK
 (0x40000U)

	)

32123 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT210_SHIFT
 (18U)

	)

32124 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT210_MASK
)

	)

32125 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT211_MASK
 (0x80000U)

	)

32126 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT211_SHIFT
 (19U)

	)

32127 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT211_MASK
)

	)

32128 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT212_MASK
 (0x100000U)

	)

32129 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT212_SHIFT
 (20U)

	)

32130 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT212_MASK
)

	)

32131 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT213_MASK
 (0x200000U)

	)

32132 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT213_SHIFT
 (21U)

	)

32133 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT213_MASK
)

	)

32134 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT214_MASK
 (0x400000U)

	)

32135 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT214_SHIFT
 (22U)

	)

32136 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT214_MASK
)

	)

32137 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT215_MASK
 (0x800000U)

	)

32138 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT215_SHIFT
 (23U)

	)

32139 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT215_MASK
)

	)

32140 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT216_MASK
 (0x1000000U)

	)

32141 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT216_SHIFT
 (24U)

	)

32142 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT216_MASK
)

	)

32143 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT217_MASK
 (0x2000000U)

	)

32144 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT217_SHIFT
 (25U)

	)

32145 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT217_MASK
)

	)

32146 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT218_MASK
 (0x4000000U)

	)

32147 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT218_SHIFT
 (26U)

	)

32148 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT218_MASK
)

	)

32149 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT219_MASK
 (0x8000000U)

	)

32150 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT219_SHIFT
 (27U)

	)

32151 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT219_MASK
)

	)

32152 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT220_MASK
 (0x10000000U)

	)

32153 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT220_SHIFT
 (28U)

	)

32154 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT220_MASK
)

	)

32155 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT221_MASK
 (0x20000000U)

	)

32156 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT221_SHIFT
 (29U)

	)

32157 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT221_MASK
)

	)

32158 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT222_MASK
 (0x40000000U)

	)

32159 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT222_SHIFT
 (30U)

	)

32160 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT222_MASK
)

	)

32161 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT223_MASK
 (0x80000000U)

	)

32162 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT223_SHIFT
 (31U)

	)

32163 
	#PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_6_LUTOUT223_MASK
)

	)

32166 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT224_MASK
 (0x1U)

	)

32167 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT224_SHIFT
 (0U)

	)

32168 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT224_MASK
)

	)

32169 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT225_MASK
 (0x2U)

	)

32170 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT225_SHIFT
 (1U)

	)

32171 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT225_MASK
)

	)

32172 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT226_MASK
 (0x4U)

	)

32173 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT226_SHIFT
 (2U)

	)

32174 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT226_MASK
)

	)

32175 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT227_MASK
 (0x8U)

	)

32176 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT227_SHIFT
 (3U)

	)

32177 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT227_MASK
)

	)

32178 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT228_MASK
 (0x10U)

	)

32179 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT228_SHIFT
 (4U)

	)

32180 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT228_MASK
)

	)

32181 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT229_MASK
 (0x20U)

	)

32182 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT229_SHIFT
 (5U)

	)

32183 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT229_MASK
)

	)

32184 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT230_MASK
 (0x40U)

	)

32185 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT230_SHIFT
 (6U)

	)

32186 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT230_MASK
)

	)

32187 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT231_MASK
 (0x80U)

	)

32188 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT231_SHIFT
 (7U)

	)

32189 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT231_MASK
)

	)

32190 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT232_MASK
 (0x100U)

	)

32191 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT232_SHIFT
 (8U)

	)

32192 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT232_MASK
)

	)

32193 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT233_MASK
 (0x200U)

	)

32194 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT233_SHIFT
 (9U)

	)

32195 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT233_MASK
)

	)

32196 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT234_MASK
 (0x400U)

	)

32197 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT234_SHIFT
 (10U)

	)

32198 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT234_MASK
)

	)

32199 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT235_MASK
 (0x800U)

	)

32200 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT235_SHIFT
 (11U)

	)

32201 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT235_MASK
)

	)

32202 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT236_MASK
 (0x1000U)

	)

32203 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT236_SHIFT
 (12U)

	)

32204 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT236_MASK
)

	)

32205 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT237_MASK
 (0x2000U)

	)

32206 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT237_SHIFT
 (13U)

	)

32207 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT237_MASK
)

	)

32208 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT238_MASK
 (0x4000U)

	)

32209 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT238_SHIFT
 (14U)

	)

32210 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT238_MASK
)

	)

32211 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT239_MASK
 (0x8000U)

	)

32212 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT239_SHIFT
 (15U)

	)

32213 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT239_MASK
)

	)

32214 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT240_MASK
 (0x10000U)

	)

32215 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT240_SHIFT
 (16U)

	)

32216 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT240_MASK
)

	)

32217 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT241_MASK
 (0x20000U)

	)

32218 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT241_SHIFT
 (17U)

	)

32219 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT241_MASK
)

	)

32220 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT242_MASK
 (0x40000U)

	)

32221 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT242_SHIFT
 (18U)

	)

32222 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT242_MASK
)

	)

32223 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT243_MASK
 (0x80000U)

	)

32224 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT243_SHIFT
 (19U)

	)

32225 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT243_MASK
)

	)

32226 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT244_MASK
 (0x100000U)

	)

32227 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT244_SHIFT
 (20U)

	)

32228 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT244_MASK
)

	)

32229 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT245_MASK
 (0x200000U)

	)

32230 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT245_SHIFT
 (21U)

	)

32231 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT245_MASK
)

	)

32232 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT246_MASK
 (0x400000U)

	)

32233 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT246_SHIFT
 (22U)

	)

32234 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT246_MASK
)

	)

32235 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT247_MASK
 (0x800000U)

	)

32236 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT247_SHIFT
 (23U)

	)

32237 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT247_MASK
)

	)

32238 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT248_MASK
 (0x1000000U)

	)

32239 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT248_SHIFT
 (24U)

	)

32240 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT248_MASK
)

	)

32241 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT249_MASK
 (0x2000000U)

	)

32242 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT249_SHIFT
 (25U)

	)

32243 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT249_MASK
)

	)

32244 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT250_MASK
 (0x4000000U)

	)

32245 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT250_SHIFT
 (26U)

	)

32246 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT250_MASK
)

	)

32247 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT251_MASK
 (0x8000000U)

	)

32248 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT251_SHIFT
 (27U)

	)

32249 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT251_MASK
)

	)

32250 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT252_MASK
 (0x10000000U)

	)

32251 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT252_SHIFT
 (28U)

	)

32252 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT252_MASK
)

	)

32253 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT253_MASK
 (0x20000000U)

	)

32254 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT253_SHIFT
 (29U)

	)

32255 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT253_MASK
)

	)

32256 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT254_MASK
 (0x40000000U)

	)

32257 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT254_SHIFT
 (30U)

	)

32258 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT254_MASK
)

	)

32259 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT255_MASK
 (0x80000000U)

	)

32260 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT255_SHIFT
 (31U)

	)

32261 
	#PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT0_7_LUTOUT255_MASK
)

	)

32264 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT0_MASK
 (0x1U)

	)

32265 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT0_SHIFT
 (0U)

	)

32266 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT0_MASK
)

	)

32267 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT1_MASK
 (0x2U)

	)

32268 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT1_SHIFT
 (1U)

	)

32269 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT1_MASK
)

	)

32270 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT2_MASK
 (0x4U)

	)

32271 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT2_SHIFT
 (2U)

	)

32272 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT2_MASK
)

	)

32273 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT3_MASK
 (0x8U)

	)

32274 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT3_SHIFT
 (3U)

	)

32275 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT3_MASK
)

	)

32276 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT4_MASK
 (0x10U)

	)

32277 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT4_SHIFT
 (4U)

	)

32278 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT4_MASK
)

	)

32279 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT5_MASK
 (0x20U)

	)

32280 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT5_SHIFT
 (5U)

	)

32281 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT5_MASK
)

	)

32282 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT6_MASK
 (0x40U)

	)

32283 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT6_SHIFT
 (6U)

	)

32284 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT6_MASK
)

	)

32285 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT7_MASK
 (0x80U)

	)

32286 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT7_SHIFT
 (7U)

	)

32287 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT7_MASK
)

	)

32288 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT8_MASK
 (0x100U)

	)

32289 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT8_SHIFT
 (8U)

	)

32290 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT8_MASK
)

	)

32291 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT9_MASK
 (0x200U)

	)

32292 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT9_SHIFT
 (9U)

	)

32293 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT9_MASK
)

	)

32294 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT10_MASK
 (0x400U)

	)

32295 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT10_SHIFT
 (10U)

	)

32296 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT10_MASK
)

	)

32297 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT11_MASK
 (0x800U)

	)

32298 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT11_SHIFT
 (11U)

	)

32299 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT11_MASK
)

	)

32300 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT12_MASK
 (0x1000U)

	)

32301 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT12_SHIFT
 (12U)

	)

32302 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT12_MASK
)

	)

32303 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT13_MASK
 (0x2000U)

	)

32304 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT13_SHIFT
 (13U)

	)

32305 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT13_MASK
)

	)

32306 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT14_MASK
 (0x4000U)

	)

32307 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT14_SHIFT
 (14U)

	)

32308 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT14_MASK
)

	)

32309 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT15_MASK
 (0x8000U)

	)

32310 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT15_SHIFT
 (15U)

	)

32311 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT15_MASK
)

	)

32312 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT16_MASK
 (0x10000U)

	)

32313 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT16_SHIFT
 (16U)

	)

32314 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT16_MASK
)

	)

32315 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT17_MASK
 (0x20000U)

	)

32316 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT17_SHIFT
 (17U)

	)

32317 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT17_MASK
)

	)

32318 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT18_MASK
 (0x40000U)

	)

32319 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT18_SHIFT
 (18U)

	)

32320 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT18_MASK
)

	)

32321 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT19_MASK
 (0x80000U)

	)

32322 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT19_SHIFT
 (19U)

	)

32323 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT19_MASK
)

	)

32324 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT20_MASK
 (0x100000U)

	)

32325 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT20_SHIFT
 (20U)

	)

32326 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT20_MASK
)

	)

32327 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT21_MASK
 (0x200000U)

	)

32328 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT21_SHIFT
 (21U)

	)

32329 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT21_MASK
)

	)

32330 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT22_MASK
 (0x400000U)

	)

32331 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT22_SHIFT
 (22U)

	)

32332 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT22_MASK
)

	)

32333 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT23_MASK
 (0x800000U)

	)

32334 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT23_SHIFT
 (23U)

	)

32335 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT23_MASK
)

	)

32336 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT24_MASK
 (0x1000000U)

	)

32337 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT24_SHIFT
 (24U)

	)

32338 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT24_MASK
)

	)

32339 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT25_MASK
 (0x2000000U)

	)

32340 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT25_SHIFT
 (25U)

	)

32341 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT25_MASK
)

	)

32342 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT26_MASK
 (0x4000000U)

	)

32343 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT26_SHIFT
 (26U)

	)

32344 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT26_MASK
)

	)

32345 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT27_MASK
 (0x8000000U)

	)

32346 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT27_SHIFT
 (27U)

	)

32347 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT27_MASK
)

	)

32348 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT28_MASK
 (0x10000000U)

	)

32349 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT28_SHIFT
 (28U)

	)

32350 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT28_MASK
)

	)

32351 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT29_MASK
 (0x20000000U)

	)

32352 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT29_SHIFT
 (29U)

	)

32353 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT29_MASK
)

	)

32354 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT30_MASK
 (0x40000000U)

	)

32355 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT30_SHIFT
 (30U)

	)

32356 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT30_MASK
)

	)

32357 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT31_MASK
 (0x80000000U)

	)

32358 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT31_SHIFT
 (31U)

	)

32359 
	#PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_0_LUTOUT31_MASK
)

	)

32362 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT32_MASK
 (0x1U)

	)

32363 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT32_SHIFT
 (0U)

	)

32364 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT32_MASK
)

	)

32365 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT33_MASK
 (0x2U)

	)

32366 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT33_SHIFT
 (1U)

	)

32367 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT33_MASK
)

	)

32368 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT34_MASK
 (0x4U)

	)

32369 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT34_SHIFT
 (2U)

	)

32370 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT34_MASK
)

	)

32371 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT35_MASK
 (0x8U)

	)

32372 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT35_SHIFT
 (3U)

	)

32373 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT35_MASK
)

	)

32374 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT36_MASK
 (0x10U)

	)

32375 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT36_SHIFT
 (4U)

	)

32376 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT36_MASK
)

	)

32377 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT37_MASK
 (0x20U)

	)

32378 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT37_SHIFT
 (5U)

	)

32379 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT37_MASK
)

	)

32380 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT38_MASK
 (0x40U)

	)

32381 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT38_SHIFT
 (6U)

	)

32382 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT38_MASK
)

	)

32383 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT39_MASK
 (0x80U)

	)

32384 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT39_SHIFT
 (7U)

	)

32385 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT39_MASK
)

	)

32386 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT40_MASK
 (0x100U)

	)

32387 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT40_SHIFT
 (8U)

	)

32388 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT40_MASK
)

	)

32389 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT41_MASK
 (0x200U)

	)

32390 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT41_SHIFT
 (9U)

	)

32391 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT41_MASK
)

	)

32392 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT42_MASK
 (0x400U)

	)

32393 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT42_SHIFT
 (10U)

	)

32394 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT42_MASK
)

	)

32395 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT43_MASK
 (0x800U)

	)

32396 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT43_SHIFT
 (11U)

	)

32397 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT43_MASK
)

	)

32398 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT44_MASK
 (0x1000U)

	)

32399 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT44_SHIFT
 (12U)

	)

32400 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT44_MASK
)

	)

32401 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT45_MASK
 (0x2000U)

	)

32402 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT45_SHIFT
 (13U)

	)

32403 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT45_MASK
)

	)

32404 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT46_MASK
 (0x4000U)

	)

32405 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT46_SHIFT
 (14U)

	)

32406 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT46_MASK
)

	)

32407 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT47_MASK
 (0x8000U)

	)

32408 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT47_SHIFT
 (15U)

	)

32409 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT47_MASK
)

	)

32410 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT48_MASK
 (0x10000U)

	)

32411 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT48_SHIFT
 (16U)

	)

32412 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT48_MASK
)

	)

32413 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT49_MASK
 (0x20000U)

	)

32414 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT49_SHIFT
 (17U)

	)

32415 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT49_MASK
)

	)

32416 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT50_MASK
 (0x40000U)

	)

32417 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT50_SHIFT
 (18U)

	)

32418 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT50_MASK
)

	)

32419 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT51_MASK
 (0x80000U)

	)

32420 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT51_SHIFT
 (19U)

	)

32421 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT51_MASK
)

	)

32422 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT52_MASK
 (0x100000U)

	)

32423 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT52_SHIFT
 (20U)

	)

32424 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT52_MASK
)

	)

32425 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT53_MASK
 (0x200000U)

	)

32426 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT53_SHIFT
 (21U)

	)

32427 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT53_MASK
)

	)

32428 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT54_MASK
 (0x400000U)

	)

32429 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT54_SHIFT
 (22U)

	)

32430 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT54_MASK
)

	)

32431 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT55_MASK
 (0x800000U)

	)

32432 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT55_SHIFT
 (23U)

	)

32433 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT55_MASK
)

	)

32434 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT56_MASK
 (0x1000000U)

	)

32435 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT56_SHIFT
 (24U)

	)

32436 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT56_MASK
)

	)

32437 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT57_MASK
 (0x2000000U)

	)

32438 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT57_SHIFT
 (25U)

	)

32439 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT57_MASK
)

	)

32440 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT58_MASK
 (0x4000000U)

	)

32441 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT58_SHIFT
 (26U)

	)

32442 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT58_MASK
)

	)

32443 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT59_MASK
 (0x8000000U)

	)

32444 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT59_SHIFT
 (27U)

	)

32445 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT59_MASK
)

	)

32446 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT60_MASK
 (0x10000000U)

	)

32447 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT60_SHIFT
 (28U)

	)

32448 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT60_MASK
)

	)

32449 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT61_MASK
 (0x20000000U)

	)

32450 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT61_SHIFT
 (29U)

	)

32451 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT61_MASK
)

	)

32452 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT62_MASK
 (0x40000000U)

	)

32453 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT62_SHIFT
 (30U)

	)

32454 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT62_MASK
)

	)

32455 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT63_MASK
 (0x80000000U)

	)

32456 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT63_SHIFT
 (31U)

	)

32457 
	#PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_1_LUTOUT63_MASK
)

	)

32460 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT64_MASK
 (0x1U)

	)

32461 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT64_SHIFT
 (0U)

	)

32462 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT64_MASK
)

	)

32463 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT65_MASK
 (0x2U)

	)

32464 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT65_SHIFT
 (1U)

	)

32465 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT65_MASK
)

	)

32466 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT66_MASK
 (0x4U)

	)

32467 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT66_SHIFT
 (2U)

	)

32468 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT66_MASK
)

	)

32469 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT67_MASK
 (0x8U)

	)

32470 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT67_SHIFT
 (3U)

	)

32471 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT67_MASK
)

	)

32472 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT68_MASK
 (0x10U)

	)

32473 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT68_SHIFT
 (4U)

	)

32474 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT68_MASK
)

	)

32475 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT69_MASK
 (0x20U)

	)

32476 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT69_SHIFT
 (5U)

	)

32477 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT69_MASK
)

	)

32478 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT70_MASK
 (0x40U)

	)

32479 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT70_SHIFT
 (6U)

	)

32480 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT70_MASK
)

	)

32481 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT71_MASK
 (0x80U)

	)

32482 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT71_SHIFT
 (7U)

	)

32483 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT71_MASK
)

	)

32484 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT72_MASK
 (0x100U)

	)

32485 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT72_SHIFT
 (8U)

	)

32486 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT72_MASK
)

	)

32487 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT73_MASK
 (0x200U)

	)

32488 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT73_SHIFT
 (9U)

	)

32489 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT73_MASK
)

	)

32490 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT74_MASK
 (0x400U)

	)

32491 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT74_SHIFT
 (10U)

	)

32492 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT74_MASK
)

	)

32493 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT75_MASK
 (0x800U)

	)

32494 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT75_SHIFT
 (11U)

	)

32495 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT75_MASK
)

	)

32496 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT76_MASK
 (0x1000U)

	)

32497 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT76_SHIFT
 (12U)

	)

32498 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT76_MASK
)

	)

32499 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT77_MASK
 (0x2000U)

	)

32500 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT77_SHIFT
 (13U)

	)

32501 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT77_MASK
)

	)

32502 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT78_MASK
 (0x4000U)

	)

32503 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT78_SHIFT
 (14U)

	)

32504 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT78_MASK
)

	)

32505 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT79_MASK
 (0x8000U)

	)

32506 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT79_SHIFT
 (15U)

	)

32507 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT79_MASK
)

	)

32508 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT80_MASK
 (0x10000U)

	)

32509 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT80_SHIFT
 (16U)

	)

32510 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT80_MASK
)

	)

32511 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT81_MASK
 (0x20000U)

	)

32512 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT81_SHIFT
 (17U)

	)

32513 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT81_MASK
)

	)

32514 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT82_MASK
 (0x40000U)

	)

32515 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT82_SHIFT
 (18U)

	)

32516 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT82_MASK
)

	)

32517 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT83_MASK
 (0x80000U)

	)

32518 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT83_SHIFT
 (19U)

	)

32519 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT83_MASK
)

	)

32520 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT84_MASK
 (0x100000U)

	)

32521 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT84_SHIFT
 (20U)

	)

32522 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT84_MASK
)

	)

32523 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT85_MASK
 (0x200000U)

	)

32524 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT85_SHIFT
 (21U)

	)

32525 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT85_MASK
)

	)

32526 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT86_MASK
 (0x400000U)

	)

32527 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT86_SHIFT
 (22U)

	)

32528 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT86_MASK
)

	)

32529 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT87_MASK
 (0x800000U)

	)

32530 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT87_SHIFT
 (23U)

	)

32531 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT87_MASK
)

	)

32532 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT88_MASK
 (0x1000000U)

	)

32533 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT88_SHIFT
 (24U)

	)

32534 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT88_MASK
)

	)

32535 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT89_MASK
 (0x2000000U)

	)

32536 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT89_SHIFT
 (25U)

	)

32537 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT89_MASK
)

	)

32538 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT90_MASK
 (0x4000000U)

	)

32539 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT90_SHIFT
 (26U)

	)

32540 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT90_MASK
)

	)

32541 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT91_MASK
 (0x8000000U)

	)

32542 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT91_SHIFT
 (27U)

	)

32543 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT91_MASK
)

	)

32544 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT92_MASK
 (0x10000000U)

	)

32545 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT92_SHIFT
 (28U)

	)

32546 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT92_MASK
)

	)

32547 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT93_MASK
 (0x20000000U)

	)

32548 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT93_SHIFT
 (29U)

	)

32549 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT93_MASK
)

	)

32550 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT94_MASK
 (0x40000000U)

	)

32551 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT94_SHIFT
 (30U)

	)

32552 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT94_MASK
)

	)

32553 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT95_MASK
 (0x80000000U)

	)

32554 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT95_SHIFT
 (31U)

	)

32555 
	#PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_2_LUTOUT95_MASK
)

	)

32558 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT96_MASK
 (0x1U)

	)

32559 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT96_SHIFT
 (0U)

	)

32560 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT96_MASK
)

	)

32561 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT97_MASK
 (0x2U)

	)

32562 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT97_SHIFT
 (1U)

	)

32563 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT97_MASK
)

	)

32564 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT98_MASK
 (0x4U)

	)

32565 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT98_SHIFT
 (2U)

	)

32566 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT98_MASK
)

	)

32567 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT99_MASK
 (0x8U)

	)

32568 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT99_SHIFT
 (3U)

	)

32569 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT99_MASK
)

	)

32570 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT100_MASK
 (0x10U)

	)

32571 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT100_SHIFT
 (4U)

	)

32572 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT100_MASK
)

	)

32573 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT101_MASK
 (0x20U)

	)

32574 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT101_SHIFT
 (5U)

	)

32575 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT101_MASK
)

	)

32576 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT102_MASK
 (0x40U)

	)

32577 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT102_SHIFT
 (6U)

	)

32578 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT102_MASK
)

	)

32579 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT103_MASK
 (0x80U)

	)

32580 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT103_SHIFT
 (7U)

	)

32581 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT103_MASK
)

	)

32582 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT104_MASK
 (0x100U)

	)

32583 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT104_SHIFT
 (8U)

	)

32584 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT104_MASK
)

	)

32585 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT105_MASK
 (0x200U)

	)

32586 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT105_SHIFT
 (9U)

	)

32587 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT105_MASK
)

	)

32588 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT106_MASK
 (0x400U)

	)

32589 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT106_SHIFT
 (10U)

	)

32590 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT106_MASK
)

	)

32591 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT107_MASK
 (0x800U)

	)

32592 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT107_SHIFT
 (11U)

	)

32593 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT107_MASK
)

	)

32594 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT108_MASK
 (0x1000U)

	)

32595 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT108_SHIFT
 (12U)

	)

32596 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT108_MASK
)

	)

32597 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT109_MASK
 (0x2000U)

	)

32598 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT109_SHIFT
 (13U)

	)

32599 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT109_MASK
)

	)

32600 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT110_MASK
 (0x4000U)

	)

32601 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT110_SHIFT
 (14U)

	)

32602 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT110_MASK
)

	)

32603 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT111_MASK
 (0x8000U)

	)

32604 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT111_SHIFT
 (15U)

	)

32605 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT111_MASK
)

	)

32606 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT112_MASK
 (0x10000U)

	)

32607 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT112_SHIFT
 (16U)

	)

32608 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT112_MASK
)

	)

32609 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT113_MASK
 (0x20000U)

	)

32610 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT113_SHIFT
 (17U)

	)

32611 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT113_MASK
)

	)

32612 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT114_MASK
 (0x40000U)

	)

32613 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT114_SHIFT
 (18U)

	)

32614 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT114_MASK
)

	)

32615 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT115_MASK
 (0x80000U)

	)

32616 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT115_SHIFT
 (19U)

	)

32617 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT115_MASK
)

	)

32618 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT116_MASK
 (0x100000U)

	)

32619 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT116_SHIFT
 (20U)

	)

32620 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT116_MASK
)

	)

32621 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT117_MASK
 (0x200000U)

	)

32622 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT117_SHIFT
 (21U)

	)

32623 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT117_MASK
)

	)

32624 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT118_MASK
 (0x400000U)

	)

32625 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT118_SHIFT
 (22U)

	)

32626 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT118_MASK
)

	)

32627 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT119_MASK
 (0x800000U)

	)

32628 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT119_SHIFT
 (23U)

	)

32629 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT119_MASK
)

	)

32630 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT120_MASK
 (0x1000000U)

	)

32631 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT120_SHIFT
 (24U)

	)

32632 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT120_MASK
)

	)

32633 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT121_MASK
 (0x2000000U)

	)

32634 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT121_SHIFT
 (25U)

	)

32635 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT121_MASK
)

	)

32636 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT122_MASK
 (0x4000000U)

	)

32637 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT122_SHIFT
 (26U)

	)

32638 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT122_MASK
)

	)

32639 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT123_MASK
 (0x8000000U)

	)

32640 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT123_SHIFT
 (27U)

	)

32641 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT123_MASK
)

	)

32642 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT124_MASK
 (0x10000000U)

	)

32643 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT124_SHIFT
 (28U)

	)

32644 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT124_MASK
)

	)

32645 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT125_MASK
 (0x20000000U)

	)

32646 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT125_SHIFT
 (29U)

	)

32647 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT125_MASK
)

	)

32648 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT126_MASK
 (0x40000000U)

	)

32649 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT126_SHIFT
 (30U)

	)

32650 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT126_MASK
)

	)

32651 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT127_MASK
 (0x80000000U)

	)

32652 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT127_SHIFT
 (31U)

	)

32653 
	#PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_3_LUTOUT127_MASK
)

	)

32656 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT128_MASK
 (0x1U)

	)

32657 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT128_SHIFT
 (0U)

	)

32658 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT128_MASK
)

	)

32659 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT129_MASK
 (0x2U)

	)

32660 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT129_SHIFT
 (1U)

	)

32661 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT129_MASK
)

	)

32662 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT130_MASK
 (0x4U)

	)

32663 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT130_SHIFT
 (2U)

	)

32664 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT130_MASK
)

	)

32665 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT131_MASK
 (0x8U)

	)

32666 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT131_SHIFT
 (3U)

	)

32667 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT131_MASK
)

	)

32668 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT132_MASK
 (0x10U)

	)

32669 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT132_SHIFT
 (4U)

	)

32670 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT132_MASK
)

	)

32671 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT133_MASK
 (0x20U)

	)

32672 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT133_SHIFT
 (5U)

	)

32673 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT133_MASK
)

	)

32674 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT134_MASK
 (0x40U)

	)

32675 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT134_SHIFT
 (6U)

	)

32676 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT134_MASK
)

	)

32677 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT135_MASK
 (0x80U)

	)

32678 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT135_SHIFT
 (7U)

	)

32679 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT135_MASK
)

	)

32680 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT136_MASK
 (0x100U)

	)

32681 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT136_SHIFT
 (8U)

	)

32682 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT136_MASK
)

	)

32683 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT137_MASK
 (0x200U)

	)

32684 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT137_SHIFT
 (9U)

	)

32685 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT137_MASK
)

	)

32686 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT138_MASK
 (0x400U)

	)

32687 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT138_SHIFT
 (10U)

	)

32688 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT138_MASK
)

	)

32689 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT139_MASK
 (0x800U)

	)

32690 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT139_SHIFT
 (11U)

	)

32691 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT139_MASK
)

	)

32692 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT140_MASK
 (0x1000U)

	)

32693 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT140_SHIFT
 (12U)

	)

32694 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT140_MASK
)

	)

32695 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT141_MASK
 (0x2000U)

	)

32696 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT141_SHIFT
 (13U)

	)

32697 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT141_MASK
)

	)

32698 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT142_MASK
 (0x4000U)

	)

32699 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT142_SHIFT
 (14U)

	)

32700 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT142_MASK
)

	)

32701 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT143_MASK
 (0x8000U)

	)

32702 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT143_SHIFT
 (15U)

	)

32703 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT143_MASK
)

	)

32704 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT144_MASK
 (0x10000U)

	)

32705 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT144_SHIFT
 (16U)

	)

32706 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT144_MASK
)

	)

32707 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT145_MASK
 (0x20000U)

	)

32708 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT145_SHIFT
 (17U)

	)

32709 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT145_MASK
)

	)

32710 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT146_MASK
 (0x40000U)

	)

32711 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT146_SHIFT
 (18U)

	)

32712 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT146_MASK
)

	)

32713 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT147_MASK
 (0x80000U)

	)

32714 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT147_SHIFT
 (19U)

	)

32715 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT147_MASK
)

	)

32716 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT148_MASK
 (0x100000U)

	)

32717 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT148_SHIFT
 (20U)

	)

32718 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT148_MASK
)

	)

32719 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT149_MASK
 (0x200000U)

	)

32720 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT149_SHIFT
 (21U)

	)

32721 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT149_MASK
)

	)

32722 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT150_MASK
 (0x400000U)

	)

32723 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT150_SHIFT
 (22U)

	)

32724 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT150_MASK
)

	)

32725 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT151_MASK
 (0x800000U)

	)

32726 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT151_SHIFT
 (23U)

	)

32727 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT151_MASK
)

	)

32728 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT152_MASK
 (0x1000000U)

	)

32729 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT152_SHIFT
 (24U)

	)

32730 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT152_MASK
)

	)

32731 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT153_MASK
 (0x2000000U)

	)

32732 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT153_SHIFT
 (25U)

	)

32733 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT153_MASK
)

	)

32734 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT154_MASK
 (0x4000000U)

	)

32735 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT154_SHIFT
 (26U)

	)

32736 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT154_MASK
)

	)

32737 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT155_MASK
 (0x8000000U)

	)

32738 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT155_SHIFT
 (27U)

	)

32739 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT155_MASK
)

	)

32740 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT156_MASK
 (0x10000000U)

	)

32741 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT156_SHIFT
 (28U)

	)

32742 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT156_MASK
)

	)

32743 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT157_MASK
 (0x20000000U)

	)

32744 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT157_SHIFT
 (29U)

	)

32745 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT157_MASK
)

	)

32746 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT158_MASK
 (0x40000000U)

	)

32747 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT158_SHIFT
 (30U)

	)

32748 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT158_MASK
)

	)

32749 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT159_MASK
 (0x80000000U)

	)

32750 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT159_SHIFT
 (31U)

	)

32751 
	#PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_4_LUTOUT159_MASK
)

	)

32754 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT160_MASK
 (0x1U)

	)

32755 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT160_SHIFT
 (0U)

	)

32756 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT160_MASK
)

	)

32757 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT161_MASK
 (0x2U)

	)

32758 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT161_SHIFT
 (1U)

	)

32759 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT161_MASK
)

	)

32760 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT162_MASK
 (0x4U)

	)

32761 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT162_SHIFT
 (2U)

	)

32762 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT162_MASK
)

	)

32763 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT163_MASK
 (0x8U)

	)

32764 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT163_SHIFT
 (3U)

	)

32765 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT163_MASK
)

	)

32766 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT164_MASK
 (0x10U)

	)

32767 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT164_SHIFT
 (4U)

	)

32768 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT164_MASK
)

	)

32769 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT165_MASK
 (0x20U)

	)

32770 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT165_SHIFT
 (5U)

	)

32771 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT165_MASK
)

	)

32772 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT166_MASK
 (0x40U)

	)

32773 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT166_SHIFT
 (6U)

	)

32774 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT166_MASK
)

	)

32775 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT167_MASK
 (0x80U)

	)

32776 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT167_SHIFT
 (7U)

	)

32777 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT167_MASK
)

	)

32778 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT168_MASK
 (0x100U)

	)

32779 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT168_SHIFT
 (8U)

	)

32780 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT168_MASK
)

	)

32781 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT169_MASK
 (0x200U)

	)

32782 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT169_SHIFT
 (9U)

	)

32783 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT169_MASK
)

	)

32784 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT170_MASK
 (0x400U)

	)

32785 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT170_SHIFT
 (10U)

	)

32786 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT170_MASK
)

	)

32787 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT171_MASK
 (0x800U)

	)

32788 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT171_SHIFT
 (11U)

	)

32789 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT171_MASK
)

	)

32790 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT172_MASK
 (0x1000U)

	)

32791 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT172_SHIFT
 (12U)

	)

32792 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT172_MASK
)

	)

32793 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT173_MASK
 (0x2000U)

	)

32794 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT173_SHIFT
 (13U)

	)

32795 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT173_MASK
)

	)

32796 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT174_MASK
 (0x4000U)

	)

32797 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT174_SHIFT
 (14U)

	)

32798 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT174_MASK
)

	)

32799 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT175_MASK
 (0x8000U)

	)

32800 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT175_SHIFT
 (15U)

	)

32801 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT175_MASK
)

	)

32802 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT176_MASK
 (0x10000U)

	)

32803 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT176_SHIFT
 (16U)

	)

32804 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT176_MASK
)

	)

32805 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT177_MASK
 (0x20000U)

	)

32806 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT177_SHIFT
 (17U)

	)

32807 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT177_MASK
)

	)

32808 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT178_MASK
 (0x40000U)

	)

32809 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT178_SHIFT
 (18U)

	)

32810 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT178_MASK
)

	)

32811 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT179_MASK
 (0x80000U)

	)

32812 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT179_SHIFT
 (19U)

	)

32813 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT179_MASK
)

	)

32814 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT180_MASK
 (0x100000U)

	)

32815 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT180_SHIFT
 (20U)

	)

32816 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT180_MASK
)

	)

32817 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT181_MASK
 (0x200000U)

	)

32818 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT181_SHIFT
 (21U)

	)

32819 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT181_MASK
)

	)

32820 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT182_MASK
 (0x400000U)

	)

32821 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT182_SHIFT
 (22U)

	)

32822 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT182_MASK
)

	)

32823 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT183_MASK
 (0x800000U)

	)

32824 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT183_SHIFT
 (23U)

	)

32825 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT183_MASK
)

	)

32826 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT184_MASK
 (0x1000000U)

	)

32827 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT184_SHIFT
 (24U)

	)

32828 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT184_MASK
)

	)

32829 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT185_MASK
 (0x2000000U)

	)

32830 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT185_SHIFT
 (25U)

	)

32831 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT185_MASK
)

	)

32832 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT186_MASK
 (0x4000000U)

	)

32833 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT186_SHIFT
 (26U)

	)

32834 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT186_MASK
)

	)

32835 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT187_MASK
 (0x8000000U)

	)

32836 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT187_SHIFT
 (27U)

	)

32837 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT187_MASK
)

	)

32838 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT188_MASK
 (0x10000000U)

	)

32839 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT188_SHIFT
 (28U)

	)

32840 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT188_MASK
)

	)

32841 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT189_MASK
 (0x20000000U)

	)

32842 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT189_SHIFT
 (29U)

	)

32843 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT189_MASK
)

	)

32844 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT190_MASK
 (0x40000000U)

	)

32845 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT190_SHIFT
 (30U)

	)

32846 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT190_MASK
)

	)

32847 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT191_MASK
 (0x80000000U)

	)

32848 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT191_SHIFT
 (31U)

	)

32849 
	#PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_5_LUTOUT191_MASK
)

	)

32852 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT192_MASK
 (0x1U)

	)

32853 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT192_SHIFT
 (0U)

	)

32854 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT192_MASK
)

	)

32855 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT193_MASK
 (0x2U)

	)

32856 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT193_SHIFT
 (1U)

	)

32857 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT193_MASK
)

	)

32858 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT194_MASK
 (0x4U)

	)

32859 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT194_SHIFT
 (2U)

	)

32860 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT194_MASK
)

	)

32861 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT195_MASK
 (0x8U)

	)

32862 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT195_SHIFT
 (3U)

	)

32863 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT195_MASK
)

	)

32864 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT196_MASK
 (0x10U)

	)

32865 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT196_SHIFT
 (4U)

	)

32866 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT196_MASK
)

	)

32867 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT197_MASK
 (0x20U)

	)

32868 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT197_SHIFT
 (5U)

	)

32869 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT197_MASK
)

	)

32870 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT198_MASK
 (0x40U)

	)

32871 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT198_SHIFT
 (6U)

	)

32872 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT198_MASK
)

	)

32873 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT199_MASK
 (0x80U)

	)

32874 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT199_SHIFT
 (7U)

	)

32875 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT199_MASK
)

	)

32876 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT200_MASK
 (0x100U)

	)

32877 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT200_SHIFT
 (8U)

	)

32878 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT200_MASK
)

	)

32879 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT201_MASK
 (0x200U)

	)

32880 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT201_SHIFT
 (9U)

	)

32881 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT201_MASK
)

	)

32882 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT202_MASK
 (0x400U)

	)

32883 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT202_SHIFT
 (10U)

	)

32884 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT202_MASK
)

	)

32885 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT203_MASK
 (0x800U)

	)

32886 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT203_SHIFT
 (11U)

	)

32887 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT203_MASK
)

	)

32888 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT204_MASK
 (0x1000U)

	)

32889 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT204_SHIFT
 (12U)

	)

32890 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT204_MASK
)

	)

32891 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT205_MASK
 (0x2000U)

	)

32892 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT205_SHIFT
 (13U)

	)

32893 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT205_MASK
)

	)

32894 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT206_MASK
 (0x4000U)

	)

32895 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT206_SHIFT
 (14U)

	)

32896 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT206_MASK
)

	)

32897 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT207_MASK
 (0x8000U)

	)

32898 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT207_SHIFT
 (15U)

	)

32899 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT207_MASK
)

	)

32900 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT208_MASK
 (0x10000U)

	)

32901 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT208_SHIFT
 (16U)

	)

32902 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT208_MASK
)

	)

32903 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT209_MASK
 (0x20000U)

	)

32904 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT209_SHIFT
 (17U)

	)

32905 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT209_MASK
)

	)

32906 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT210_MASK
 (0x40000U)

	)

32907 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT210_SHIFT
 (18U)

	)

32908 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT210_MASK
)

	)

32909 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT211_MASK
 (0x80000U)

	)

32910 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT211_SHIFT
 (19U)

	)

32911 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT211_MASK
)

	)

32912 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT212_MASK
 (0x100000U)

	)

32913 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT212_SHIFT
 (20U)

	)

32914 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT212_MASK
)

	)

32915 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT213_MASK
 (0x200000U)

	)

32916 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT213_SHIFT
 (21U)

	)

32917 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT213_MASK
)

	)

32918 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT214_MASK
 (0x400000U)

	)

32919 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT214_SHIFT
 (22U)

	)

32920 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT214_MASK
)

	)

32921 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT215_MASK
 (0x800000U)

	)

32922 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT215_SHIFT
 (23U)

	)

32923 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT215_MASK
)

	)

32924 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT216_MASK
 (0x1000000U)

	)

32925 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT216_SHIFT
 (24U)

	)

32926 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT216_MASK
)

	)

32927 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT217_MASK
 (0x2000000U)

	)

32928 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT217_SHIFT
 (25U)

	)

32929 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT217_MASK
)

	)

32930 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT218_MASK
 (0x4000000U)

	)

32931 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT218_SHIFT
 (26U)

	)

32932 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT218_MASK
)

	)

32933 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT219_MASK
 (0x8000000U)

	)

32934 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT219_SHIFT
 (27U)

	)

32935 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT219_MASK
)

	)

32936 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT220_MASK
 (0x10000000U)

	)

32937 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT220_SHIFT
 (28U)

	)

32938 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT220_MASK
)

	)

32939 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT221_MASK
 (0x20000000U)

	)

32940 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT221_SHIFT
 (29U)

	)

32941 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT221_MASK
)

	)

32942 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT222_MASK
 (0x40000000U)

	)

32943 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT222_SHIFT
 (30U)

	)

32944 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT222_MASK
)

	)

32945 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT223_MASK
 (0x80000000U)

	)

32946 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT223_SHIFT
 (31U)

	)

32947 
	#PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_6_LUTOUT223_MASK
)

	)

32950 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT224_MASK
 (0x1U)

	)

32951 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT224_SHIFT
 (0U)

	)

32952 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT224_MASK
)

	)

32953 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT225_MASK
 (0x2U)

	)

32954 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT225_SHIFT
 (1U)

	)

32955 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT225_MASK
)

	)

32956 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT226_MASK
 (0x4U)

	)

32957 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT226_SHIFT
 (2U)

	)

32958 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT226_MASK
)

	)

32959 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT227_MASK
 (0x8U)

	)

32960 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT227_SHIFT
 (3U)

	)

32961 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT227_MASK
)

	)

32962 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT228_MASK
 (0x10U)

	)

32963 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT228_SHIFT
 (4U)

	)

32964 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT228_MASK
)

	)

32965 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT229_MASK
 (0x20U)

	)

32966 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT229_SHIFT
 (5U)

	)

32967 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT229_MASK
)

	)

32968 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT230_MASK
 (0x40U)

	)

32969 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT230_SHIFT
 (6U)

	)

32970 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT230_MASK
)

	)

32971 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT231_MASK
 (0x80U)

	)

32972 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT231_SHIFT
 (7U)

	)

32973 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT231_MASK
)

	)

32974 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT232_MASK
 (0x100U)

	)

32975 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT232_SHIFT
 (8U)

	)

32976 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT232_MASK
)

	)

32977 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT233_MASK
 (0x200U)

	)

32978 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT233_SHIFT
 (9U)

	)

32979 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT233_MASK
)

	)

32980 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT234_MASK
 (0x400U)

	)

32981 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT234_SHIFT
 (10U)

	)

32982 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT234_MASK
)

	)

32983 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT235_MASK
 (0x800U)

	)

32984 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT235_SHIFT
 (11U)

	)

32985 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT235_MASK
)

	)

32986 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT236_MASK
 (0x1000U)

	)

32987 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT236_SHIFT
 (12U)

	)

32988 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT236_MASK
)

	)

32989 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT237_MASK
 (0x2000U)

	)

32990 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT237_SHIFT
 (13U)

	)

32991 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT237_MASK
)

	)

32992 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT238_MASK
 (0x4000U)

	)

32993 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT238_SHIFT
 (14U)

	)

32994 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT238_MASK
)

	)

32995 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT239_MASK
 (0x8000U)

	)

32996 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT239_SHIFT
 (15U)

	)

32997 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT239_MASK
)

	)

32998 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT240_MASK
 (0x10000U)

	)

32999 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT240_SHIFT
 (16U)

	)

33000 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT240_MASK
)

	)

33001 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT241_MASK
 (0x20000U)

	)

33002 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT241_SHIFT
 (17U)

	)

33003 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT241_MASK
)

	)

33004 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT242_MASK
 (0x40000U)

	)

33005 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT242_SHIFT
 (18U)

	)

33006 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT242_MASK
)

	)

33007 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT243_MASK
 (0x80000U)

	)

33008 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT243_SHIFT
 (19U)

	)

33009 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT243_MASK
)

	)

33010 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT244_MASK
 (0x100000U)

	)

33011 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT244_SHIFT
 (20U)

	)

33012 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT244_MASK
)

	)

33013 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT245_MASK
 (0x200000U)

	)

33014 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT245_SHIFT
 (21U)

	)

33015 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT245_MASK
)

	)

33016 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT246_MASK
 (0x400000U)

	)

33017 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT246_SHIFT
 (22U)

	)

33018 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT246_MASK
)

	)

33019 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT247_MASK
 (0x800000U)

	)

33020 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT247_SHIFT
 (23U)

	)

33021 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT247_MASK
)

	)

33022 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT248_MASK
 (0x1000000U)

	)

33023 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT248_SHIFT
 (24U)

	)

33024 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT248_MASK
)

	)

33025 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT249_MASK
 (0x2000000U)

	)

33026 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT249_SHIFT
 (25U)

	)

33027 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT249_MASK
)

	)

33028 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT250_MASK
 (0x4000000U)

	)

33029 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT250_SHIFT
 (26U)

	)

33030 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT250_MASK
)

	)

33031 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT251_MASK
 (0x8000000U)

	)

33032 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT251_SHIFT
 (27U)

	)

33033 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT251_MASK
)

	)

33034 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT252_MASK
 (0x10000000U)

	)

33035 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT252_SHIFT
 (28U)

	)

33036 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT252_MASK
)

	)

33037 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT253_MASK
 (0x20000000U)

	)

33038 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT253_SHIFT
 (29U)

	)

33039 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT253_MASK
)

	)

33040 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT254_MASK
 (0x40000000U)

	)

33041 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT254_SHIFT
 (30U)

	)

33042 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT254_MASK
)

	)

33043 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT255_MASK
 (0x80000000U)

	)

33044 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT255_SHIFT
 (31U)

	)

33045 
	#PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT1_7_LUTOUT255_MASK
)

	)

33048 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT0_MASK
 (0x1U)

	)

33049 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT0_SHIFT
 (0U)

	)

33050 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT0_MASK
)

	)

33051 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT1_MASK
 (0x2U)

	)

33052 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT1_SHIFT
 (1U)

	)

33053 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT1_MASK
)

	)

33054 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT2_MASK
 (0x4U)

	)

33055 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT2_SHIFT
 (2U)

	)

33056 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT2_MASK
)

	)

33057 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT3_MASK
 (0x8U)

	)

33058 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT3_SHIFT
 (3U)

	)

33059 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT3_MASK
)

	)

33060 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT4_MASK
 (0x10U)

	)

33061 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT4_SHIFT
 (4U)

	)

33062 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT4_MASK
)

	)

33063 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT5_MASK
 (0x20U)

	)

33064 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT5_SHIFT
 (5U)

	)

33065 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT5_MASK
)

	)

33066 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT6_MASK
 (0x40U)

	)

33067 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT6_SHIFT
 (6U)

	)

33068 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT6_MASK
)

	)

33069 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT7_MASK
 (0x80U)

	)

33070 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT7_SHIFT
 (7U)

	)

33071 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT7_MASK
)

	)

33072 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT8_MASK
 (0x100U)

	)

33073 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT8_SHIFT
 (8U)

	)

33074 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT8_MASK
)

	)

33075 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT9_MASK
 (0x200U)

	)

33076 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT9_SHIFT
 (9U)

	)

33077 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT9_MASK
)

	)

33078 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT10_MASK
 (0x400U)

	)

33079 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT10_SHIFT
 (10U)

	)

33080 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT10_MASK
)

	)

33081 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT11_MASK
 (0x800U)

	)

33082 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT11_SHIFT
 (11U)

	)

33083 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT11_MASK
)

	)

33084 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT12_MASK
 (0x1000U)

	)

33085 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT12_SHIFT
 (12U)

	)

33086 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT12_MASK
)

	)

33087 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT13_MASK
 (0x2000U)

	)

33088 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT13_SHIFT
 (13U)

	)

33089 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT13_MASK
)

	)

33090 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT14_MASK
 (0x4000U)

	)

33091 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT14_SHIFT
 (14U)

	)

33092 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT14_MASK
)

	)

33093 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT15_MASK
 (0x8000U)

	)

33094 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT15_SHIFT
 (15U)

	)

33095 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT15_MASK
)

	)

33096 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT16_MASK
 (0x10000U)

	)

33097 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT16_SHIFT
 (16U)

	)

33098 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT16_MASK
)

	)

33099 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT17_MASK
 (0x20000U)

	)

33100 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT17_SHIFT
 (17U)

	)

33101 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT17_MASK
)

	)

33102 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT18_MASK
 (0x40000U)

	)

33103 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT18_SHIFT
 (18U)

	)

33104 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT18_MASK
)

	)

33105 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT19_MASK
 (0x80000U)

	)

33106 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT19_SHIFT
 (19U)

	)

33107 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT19_MASK
)

	)

33108 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT20_MASK
 (0x100000U)

	)

33109 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT20_SHIFT
 (20U)

	)

33110 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT20_MASK
)

	)

33111 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT21_MASK
 (0x200000U)

	)

33112 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT21_SHIFT
 (21U)

	)

33113 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT21_MASK
)

	)

33114 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT22_MASK
 (0x400000U)

	)

33115 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT22_SHIFT
 (22U)

	)

33116 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT22_MASK
)

	)

33117 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT23_MASK
 (0x800000U)

	)

33118 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT23_SHIFT
 (23U)

	)

33119 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT23_MASK
)

	)

33120 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT24_MASK
 (0x1000000U)

	)

33121 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT24_SHIFT
 (24U)

	)

33122 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT24_MASK
)

	)

33123 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT25_MASK
 (0x2000000U)

	)

33124 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT25_SHIFT
 (25U)

	)

33125 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT25_MASK
)

	)

33126 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT26_MASK
 (0x4000000U)

	)

33127 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT26_SHIFT
 (26U)

	)

33128 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT26_MASK
)

	)

33129 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT27_MASK
 (0x8000000U)

	)

33130 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT27_SHIFT
 (27U)

	)

33131 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT27_MASK
)

	)

33132 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT28_MASK
 (0x10000000U)

	)

33133 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT28_SHIFT
 (28U)

	)

33134 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT28_MASK
)

	)

33135 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT29_MASK
 (0x20000000U)

	)

33136 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT29_SHIFT
 (29U)

	)

33137 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT29_MASK
)

	)

33138 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT30_MASK
 (0x40000000U)

	)

33139 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT30_SHIFT
 (30U)

	)

33140 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT30_MASK
)

	)

33141 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT31_MASK
 (0x80000000U)

	)

33142 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT31_SHIFT
 (31U)

	)

33143 
	#PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_0_LUTOUT31_MASK
)

	)

33146 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT32_MASK
 (0x1U)

	)

33147 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT32_SHIFT
 (0U)

	)

33148 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT32_MASK
)

	)

33149 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT33_MASK
 (0x2U)

	)

33150 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT33_SHIFT
 (1U)

	)

33151 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT33_MASK
)

	)

33152 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT34_MASK
 (0x4U)

	)

33153 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT34_SHIFT
 (2U)

	)

33154 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT34_MASK
)

	)

33155 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT35_MASK
 (0x8U)

	)

33156 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT35_SHIFT
 (3U)

	)

33157 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT35_MASK
)

	)

33158 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT36_MASK
 (0x10U)

	)

33159 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT36_SHIFT
 (4U)

	)

33160 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT36_MASK
)

	)

33161 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT37_MASK
 (0x20U)

	)

33162 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT37_SHIFT
 (5U)

	)

33163 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT37_MASK
)

	)

33164 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT38_MASK
 (0x40U)

	)

33165 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT38_SHIFT
 (6U)

	)

33166 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT38_MASK
)

	)

33167 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT39_MASK
 (0x80U)

	)

33168 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT39_SHIFT
 (7U)

	)

33169 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT39_MASK
)

	)

33170 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT40_MASK
 (0x100U)

	)

33171 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT40_SHIFT
 (8U)

	)

33172 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT40_MASK
)

	)

33173 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT41_MASK
 (0x200U)

	)

33174 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT41_SHIFT
 (9U)

	)

33175 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT41_MASK
)

	)

33176 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT42_MASK
 (0x400U)

	)

33177 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT42_SHIFT
 (10U)

	)

33178 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT42_MASK
)

	)

33179 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT43_MASK
 (0x800U)

	)

33180 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT43_SHIFT
 (11U)

	)

33181 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT43_MASK
)

	)

33182 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT44_MASK
 (0x1000U)

	)

33183 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT44_SHIFT
 (12U)

	)

33184 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT44_MASK
)

	)

33185 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT45_MASK
 (0x2000U)

	)

33186 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT45_SHIFT
 (13U)

	)

33187 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT45_MASK
)

	)

33188 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT46_MASK
 (0x4000U)

	)

33189 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT46_SHIFT
 (14U)

	)

33190 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT46_MASK
)

	)

33191 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT47_MASK
 (0x8000U)

	)

33192 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT47_SHIFT
 (15U)

	)

33193 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT47_MASK
)

	)

33194 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT48_MASK
 (0x10000U)

	)

33195 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT48_SHIFT
 (16U)

	)

33196 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT48_MASK
)

	)

33197 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT49_MASK
 (0x20000U)

	)

33198 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT49_SHIFT
 (17U)

	)

33199 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT49_MASK
)

	)

33200 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT50_MASK
 (0x40000U)

	)

33201 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT50_SHIFT
 (18U)

	)

33202 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT50_MASK
)

	)

33203 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT51_MASK
 (0x80000U)

	)

33204 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT51_SHIFT
 (19U)

	)

33205 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT51_MASK
)

	)

33206 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT52_MASK
 (0x100000U)

	)

33207 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT52_SHIFT
 (20U)

	)

33208 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT52_MASK
)

	)

33209 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT53_MASK
 (0x200000U)

	)

33210 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT53_SHIFT
 (21U)

	)

33211 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT53_MASK
)

	)

33212 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT54_MASK
 (0x400000U)

	)

33213 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT54_SHIFT
 (22U)

	)

33214 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT54_MASK
)

	)

33215 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT55_MASK
 (0x800000U)

	)

33216 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT55_SHIFT
 (23U)

	)

33217 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT55_MASK
)

	)

33218 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT56_MASK
 (0x1000000U)

	)

33219 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT56_SHIFT
 (24U)

	)

33220 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT56_MASK
)

	)

33221 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT57_MASK
 (0x2000000U)

	)

33222 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT57_SHIFT
 (25U)

	)

33223 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT57_MASK
)

	)

33224 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT58_MASK
 (0x4000000U)

	)

33225 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT58_SHIFT
 (26U)

	)

33226 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT58_MASK
)

	)

33227 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT59_MASK
 (0x8000000U)

	)

33228 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT59_SHIFT
 (27U)

	)

33229 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT59_MASK
)

	)

33230 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT60_MASK
 (0x10000000U)

	)

33231 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT60_SHIFT
 (28U)

	)

33232 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT60_MASK
)

	)

33233 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT61_MASK
 (0x20000000U)

	)

33234 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT61_SHIFT
 (29U)

	)

33235 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT61_MASK
)

	)

33236 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT62_MASK
 (0x40000000U)

	)

33237 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT62_SHIFT
 (30U)

	)

33238 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT62_MASK
)

	)

33239 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT63_MASK
 (0x80000000U)

	)

33240 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT63_SHIFT
 (31U)

	)

33241 
	#PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_1_LUTOUT63_MASK
)

	)

33244 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT64_MASK
 (0x1U)

	)

33245 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT64_SHIFT
 (0U)

	)

33246 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT64_MASK
)

	)

33247 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT65_MASK
 (0x2U)

	)

33248 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT65_SHIFT
 (1U)

	)

33249 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT65_MASK
)

	)

33250 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT66_MASK
 (0x4U)

	)

33251 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT66_SHIFT
 (2U)

	)

33252 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT66_MASK
)

	)

33253 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT67_MASK
 (0x8U)

	)

33254 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT67_SHIFT
 (3U)

	)

33255 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT67_MASK
)

	)

33256 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT68_MASK
 (0x10U)

	)

33257 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT68_SHIFT
 (4U)

	)

33258 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT68_MASK
)

	)

33259 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT69_MASK
 (0x20U)

	)

33260 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT69_SHIFT
 (5U)

	)

33261 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT69_MASK
)

	)

33262 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT70_MASK
 (0x40U)

	)

33263 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT70_SHIFT
 (6U)

	)

33264 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT70_MASK
)

	)

33265 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT71_MASK
 (0x80U)

	)

33266 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT71_SHIFT
 (7U)

	)

33267 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT71_MASK
)

	)

33268 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT72_MASK
 (0x100U)

	)

33269 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT72_SHIFT
 (8U)

	)

33270 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT72_MASK
)

	)

33271 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT73_MASK
 (0x200U)

	)

33272 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT73_SHIFT
 (9U)

	)

33273 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT73_MASK
)

	)

33274 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT74_MASK
 (0x400U)

	)

33275 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT74_SHIFT
 (10U)

	)

33276 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT74_MASK
)

	)

33277 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT75_MASK
 (0x800U)

	)

33278 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT75_SHIFT
 (11U)

	)

33279 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT75_MASK
)

	)

33280 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT76_MASK
 (0x1000U)

	)

33281 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT76_SHIFT
 (12U)

	)

33282 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT76_MASK
)

	)

33283 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT77_MASK
 (0x2000U)

	)

33284 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT77_SHIFT
 (13U)

	)

33285 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT77_MASK
)

	)

33286 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT78_MASK
 (0x4000U)

	)

33287 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT78_SHIFT
 (14U)

	)

33288 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT78_MASK
)

	)

33289 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT79_MASK
 (0x8000U)

	)

33290 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT79_SHIFT
 (15U)

	)

33291 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT79_MASK
)

	)

33292 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT80_MASK
 (0x10000U)

	)

33293 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT80_SHIFT
 (16U)

	)

33294 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT80_MASK
)

	)

33295 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT81_MASK
 (0x20000U)

	)

33296 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT81_SHIFT
 (17U)

	)

33297 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT81_MASK
)

	)

33298 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT82_MASK
 (0x40000U)

	)

33299 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT82_SHIFT
 (18U)

	)

33300 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT82_MASK
)

	)

33301 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT83_MASK
 (0x80000U)

	)

33302 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT83_SHIFT
 (19U)

	)

33303 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT83_MASK
)

	)

33304 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT84_MASK
 (0x100000U)

	)

33305 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT84_SHIFT
 (20U)

	)

33306 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT84_MASK
)

	)

33307 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT85_MASK
 (0x200000U)

	)

33308 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT85_SHIFT
 (21U)

	)

33309 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT85_MASK
)

	)

33310 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT86_MASK
 (0x400000U)

	)

33311 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT86_SHIFT
 (22U)

	)

33312 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT86_MASK
)

	)

33313 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT87_MASK
 (0x800000U)

	)

33314 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT87_SHIFT
 (23U)

	)

33315 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT87_MASK
)

	)

33316 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT88_MASK
 (0x1000000U)

	)

33317 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT88_SHIFT
 (24U)

	)

33318 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT88_MASK
)

	)

33319 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT89_MASK
 (0x2000000U)

	)

33320 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT89_SHIFT
 (25U)

	)

33321 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT89_MASK
)

	)

33322 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT90_MASK
 (0x4000000U)

	)

33323 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT90_SHIFT
 (26U)

	)

33324 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT90_MASK
)

	)

33325 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT91_MASK
 (0x8000000U)

	)

33326 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT91_SHIFT
 (27U)

	)

33327 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT91_MASK
)

	)

33328 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT92_MASK
 (0x10000000U)

	)

33329 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT92_SHIFT
 (28U)

	)

33330 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT92_MASK
)

	)

33331 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT93_MASK
 (0x20000000U)

	)

33332 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT93_SHIFT
 (29U)

	)

33333 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT93_MASK
)

	)

33334 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT94_MASK
 (0x40000000U)

	)

33335 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT94_SHIFT
 (30U)

	)

33336 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT94_MASK
)

	)

33337 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT95_MASK
 (0x80000000U)

	)

33338 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT95_SHIFT
 (31U)

	)

33339 
	#PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_2_LUTOUT95_MASK
)

	)

33342 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT96_MASK
 (0x1U)

	)

33343 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT96_SHIFT
 (0U)

	)

33344 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT96_MASK
)

	)

33345 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT97_MASK
 (0x2U)

	)

33346 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT97_SHIFT
 (1U)

	)

33347 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT97_MASK
)

	)

33348 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT98_MASK
 (0x4U)

	)

33349 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT98_SHIFT
 (2U)

	)

33350 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT98_MASK
)

	)

33351 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT99_MASK
 (0x8U)

	)

33352 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT99_SHIFT
 (3U)

	)

33353 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT99_MASK
)

	)

33354 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT100_MASK
 (0x10U)

	)

33355 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT100_SHIFT
 (4U)

	)

33356 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT100_MASK
)

	)

33357 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT101_MASK
 (0x20U)

	)

33358 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT101_SHIFT
 (5U)

	)

33359 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT101_MASK
)

	)

33360 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT102_MASK
 (0x40U)

	)

33361 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT102_SHIFT
 (6U)

	)

33362 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT102_MASK
)

	)

33363 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT103_MASK
 (0x80U)

	)

33364 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT103_SHIFT
 (7U)

	)

33365 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT103_MASK
)

	)

33366 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT104_MASK
 (0x100U)

	)

33367 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT104_SHIFT
 (8U)

	)

33368 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT104_MASK
)

	)

33369 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT105_MASK
 (0x200U)

	)

33370 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT105_SHIFT
 (9U)

	)

33371 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT105_MASK
)

	)

33372 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT106_MASK
 (0x400U)

	)

33373 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT106_SHIFT
 (10U)

	)

33374 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT106_MASK
)

	)

33375 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT107_MASK
 (0x800U)

	)

33376 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT107_SHIFT
 (11U)

	)

33377 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT107_MASK
)

	)

33378 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT108_MASK
 (0x1000U)

	)

33379 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT108_SHIFT
 (12U)

	)

33380 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT108_MASK
)

	)

33381 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT109_MASK
 (0x2000U)

	)

33382 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT109_SHIFT
 (13U)

	)

33383 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT109_MASK
)

	)

33384 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT110_MASK
 (0x4000U)

	)

33385 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT110_SHIFT
 (14U)

	)

33386 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT110_MASK
)

	)

33387 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT111_MASK
 (0x8000U)

	)

33388 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT111_SHIFT
 (15U)

	)

33389 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT111_MASK
)

	)

33390 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT112_MASK
 (0x10000U)

	)

33391 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT112_SHIFT
 (16U)

	)

33392 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT112_MASK
)

	)

33393 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT113_MASK
 (0x20000U)

	)

33394 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT113_SHIFT
 (17U)

	)

33395 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT113_MASK
)

	)

33396 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT114_MASK
 (0x40000U)

	)

33397 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT114_SHIFT
 (18U)

	)

33398 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT114_MASK
)

	)

33399 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT115_MASK
 (0x80000U)

	)

33400 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT115_SHIFT
 (19U)

	)

33401 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT115_MASK
)

	)

33402 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT116_MASK
 (0x100000U)

	)

33403 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT116_SHIFT
 (20U)

	)

33404 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT116_MASK
)

	)

33405 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT117_MASK
 (0x200000U)

	)

33406 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT117_SHIFT
 (21U)

	)

33407 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT117_MASK
)

	)

33408 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT118_MASK
 (0x400000U)

	)

33409 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT118_SHIFT
 (22U)

	)

33410 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT118_MASK
)

	)

33411 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT119_MASK
 (0x800000U)

	)

33412 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT119_SHIFT
 (23U)

	)

33413 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT119_MASK
)

	)

33414 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT120_MASK
 (0x1000000U)

	)

33415 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT120_SHIFT
 (24U)

	)

33416 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT120_MASK
)

	)

33417 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT121_MASK
 (0x2000000U)

	)

33418 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT121_SHIFT
 (25U)

	)

33419 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT121_MASK
)

	)

33420 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT122_MASK
 (0x4000000U)

	)

33421 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT122_SHIFT
 (26U)

	)

33422 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT122_MASK
)

	)

33423 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT123_MASK
 (0x8000000U)

	)

33424 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT123_SHIFT
 (27U)

	)

33425 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT123_MASK
)

	)

33426 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT124_MASK
 (0x10000000U)

	)

33427 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT124_SHIFT
 (28U)

	)

33428 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT124_MASK
)

	)

33429 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT125_MASK
 (0x20000000U)

	)

33430 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT125_SHIFT
 (29U)

	)

33431 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT125_MASK
)

	)

33432 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT126_MASK
 (0x40000000U)

	)

33433 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT126_SHIFT
 (30U)

	)

33434 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT126_MASK
)

	)

33435 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT127_MASK
 (0x80000000U)

	)

33436 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT127_SHIFT
 (31U)

	)

33437 
	#PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_3_LUTOUT127_MASK
)

	)

33440 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT128_MASK
 (0x1U)

	)

33441 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT128_SHIFT
 (0U)

	)

33442 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT128_MASK
)

	)

33443 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT129_MASK
 (0x2U)

	)

33444 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT129_SHIFT
 (1U)

	)

33445 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT129_MASK
)

	)

33446 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT130_MASK
 (0x4U)

	)

33447 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT130_SHIFT
 (2U)

	)

33448 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT130_MASK
)

	)

33449 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT131_MASK
 (0x8U)

	)

33450 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT131_SHIFT
 (3U)

	)

33451 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT131_MASK
)

	)

33452 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT132_MASK
 (0x10U)

	)

33453 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT132_SHIFT
 (4U)

	)

33454 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT132_MASK
)

	)

33455 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT133_MASK
 (0x20U)

	)

33456 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT133_SHIFT
 (5U)

	)

33457 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT133_MASK
)

	)

33458 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT134_MASK
 (0x40U)

	)

33459 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT134_SHIFT
 (6U)

	)

33460 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT134_MASK
)

	)

33461 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT135_MASK
 (0x80U)

	)

33462 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT135_SHIFT
 (7U)

	)

33463 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT135_MASK
)

	)

33464 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT136_MASK
 (0x100U)

	)

33465 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT136_SHIFT
 (8U)

	)

33466 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT136_MASK
)

	)

33467 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT137_MASK
 (0x200U)

	)

33468 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT137_SHIFT
 (9U)

	)

33469 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT137_MASK
)

	)

33470 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT138_MASK
 (0x400U)

	)

33471 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT138_SHIFT
 (10U)

	)

33472 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT138_MASK
)

	)

33473 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT139_MASK
 (0x800U)

	)

33474 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT139_SHIFT
 (11U)

	)

33475 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT139_MASK
)

	)

33476 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT140_MASK
 (0x1000U)

	)

33477 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT140_SHIFT
 (12U)

	)

33478 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT140_MASK
)

	)

33479 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT141_MASK
 (0x2000U)

	)

33480 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT141_SHIFT
 (13U)

	)

33481 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT141_MASK
)

	)

33482 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT142_MASK
 (0x4000U)

	)

33483 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT142_SHIFT
 (14U)

	)

33484 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT142_MASK
)

	)

33485 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT143_MASK
 (0x8000U)

	)

33486 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT143_SHIFT
 (15U)

	)

33487 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT143_MASK
)

	)

33488 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT144_MASK
 (0x10000U)

	)

33489 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT144_SHIFT
 (16U)

	)

33490 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT144_MASK
)

	)

33491 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT145_MASK
 (0x20000U)

	)

33492 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT145_SHIFT
 (17U)

	)

33493 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT145_MASK
)

	)

33494 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT146_MASK
 (0x40000U)

	)

33495 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT146_SHIFT
 (18U)

	)

33496 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT146_MASK
)

	)

33497 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT147_MASK
 (0x80000U)

	)

33498 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT147_SHIFT
 (19U)

	)

33499 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT147_MASK
)

	)

33500 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT148_MASK
 (0x100000U)

	)

33501 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT148_SHIFT
 (20U)

	)

33502 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT148_MASK
)

	)

33503 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT149_MASK
 (0x200000U)

	)

33504 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT149_SHIFT
 (21U)

	)

33505 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT149_MASK
)

	)

33506 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT150_MASK
 (0x400000U)

	)

33507 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT150_SHIFT
 (22U)

	)

33508 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT150_MASK
)

	)

33509 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT151_MASK
 (0x800000U)

	)

33510 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT151_SHIFT
 (23U)

	)

33511 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT151_MASK
)

	)

33512 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT152_MASK
 (0x1000000U)

	)

33513 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT152_SHIFT
 (24U)

	)

33514 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT152_MASK
)

	)

33515 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT153_MASK
 (0x2000000U)

	)

33516 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT153_SHIFT
 (25U)

	)

33517 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT153_MASK
)

	)

33518 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT154_MASK
 (0x4000000U)

	)

33519 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT154_SHIFT
 (26U)

	)

33520 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT154_MASK
)

	)

33521 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT155_MASK
 (0x8000000U)

	)

33522 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT155_SHIFT
 (27U)

	)

33523 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT155_MASK
)

	)

33524 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT156_MASK
 (0x10000000U)

	)

33525 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT156_SHIFT
 (28U)

	)

33526 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT156_MASK
)

	)

33527 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT157_MASK
 (0x20000000U)

	)

33528 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT157_SHIFT
 (29U)

	)

33529 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT157_MASK
)

	)

33530 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT158_MASK
 (0x40000000U)

	)

33531 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT158_SHIFT
 (30U)

	)

33532 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT158_MASK
)

	)

33533 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT159_MASK
 (0x80000000U)

	)

33534 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT159_SHIFT
 (31U)

	)

33535 
	#PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_4_LUTOUT159_MASK
)

	)

33538 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT160_MASK
 (0x1U)

	)

33539 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT160_SHIFT
 (0U)

	)

33540 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT160_MASK
)

	)

33541 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT161_MASK
 (0x2U)

	)

33542 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT161_SHIFT
 (1U)

	)

33543 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT161_MASK
)

	)

33544 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT162_MASK
 (0x4U)

	)

33545 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT162_SHIFT
 (2U)

	)

33546 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT162_MASK
)

	)

33547 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT163_MASK
 (0x8U)

	)

33548 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT163_SHIFT
 (3U)

	)

33549 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT163_MASK
)

	)

33550 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT164_MASK
 (0x10U)

	)

33551 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT164_SHIFT
 (4U)

	)

33552 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT164_MASK
)

	)

33553 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT165_MASK
 (0x20U)

	)

33554 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT165_SHIFT
 (5U)

	)

33555 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT165_MASK
)

	)

33556 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT166_MASK
 (0x40U)

	)

33557 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT166_SHIFT
 (6U)

	)

33558 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT166_MASK
)

	)

33559 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT167_MASK
 (0x80U)

	)

33560 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT167_SHIFT
 (7U)

	)

33561 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT167_MASK
)

	)

33562 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT168_MASK
 (0x100U)

	)

33563 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT168_SHIFT
 (8U)

	)

33564 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT168_MASK
)

	)

33565 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT169_MASK
 (0x200U)

	)

33566 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT169_SHIFT
 (9U)

	)

33567 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT169_MASK
)

	)

33568 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT170_MASK
 (0x400U)

	)

33569 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT170_SHIFT
 (10U)

	)

33570 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT170_MASK
)

	)

33571 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT171_MASK
 (0x800U)

	)

33572 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT171_SHIFT
 (11U)

	)

33573 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT171_MASK
)

	)

33574 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT172_MASK
 (0x1000U)

	)

33575 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT172_SHIFT
 (12U)

	)

33576 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT172_MASK
)

	)

33577 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT173_MASK
 (0x2000U)

	)

33578 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT173_SHIFT
 (13U)

	)

33579 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT173_MASK
)

	)

33580 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT174_MASK
 (0x4000U)

	)

33581 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT174_SHIFT
 (14U)

	)

33582 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT174_MASK
)

	)

33583 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT175_MASK
 (0x8000U)

	)

33584 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT175_SHIFT
 (15U)

	)

33585 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT175_MASK
)

	)

33586 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT176_MASK
 (0x10000U)

	)

33587 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT176_SHIFT
 (16U)

	)

33588 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT176_MASK
)

	)

33589 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT177_MASK
 (0x20000U)

	)

33590 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT177_SHIFT
 (17U)

	)

33591 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT177_MASK
)

	)

33592 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT178_MASK
 (0x40000U)

	)

33593 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT178_SHIFT
 (18U)

	)

33594 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT178_MASK
)

	)

33595 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT179_MASK
 (0x80000U)

	)

33596 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT179_SHIFT
 (19U)

	)

33597 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT179_MASK
)

	)

33598 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT180_MASK
 (0x100000U)

	)

33599 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT180_SHIFT
 (20U)

	)

33600 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT180_MASK
)

	)

33601 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT181_MASK
 (0x200000U)

	)

33602 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT181_SHIFT
 (21U)

	)

33603 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT181_MASK
)

	)

33604 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT182_MASK
 (0x400000U)

	)

33605 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT182_SHIFT
 (22U)

	)

33606 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT182_MASK
)

	)

33607 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT183_MASK
 (0x800000U)

	)

33608 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT183_SHIFT
 (23U)

	)

33609 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT183_MASK
)

	)

33610 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT184_MASK
 (0x1000000U)

	)

33611 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT184_SHIFT
 (24U)

	)

33612 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT184_MASK
)

	)

33613 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT185_MASK
 (0x2000000U)

	)

33614 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT185_SHIFT
 (25U)

	)

33615 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT185_MASK
)

	)

33616 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT186_MASK
 (0x4000000U)

	)

33617 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT186_SHIFT
 (26U)

	)

33618 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT186_MASK
)

	)

33619 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT187_MASK
 (0x8000000U)

	)

33620 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT187_SHIFT
 (27U)

	)

33621 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT187_MASK
)

	)

33622 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT188_MASK
 (0x10000000U)

	)

33623 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT188_SHIFT
 (28U)

	)

33624 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT188_MASK
)

	)

33625 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT189_MASK
 (0x20000000U)

	)

33626 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT189_SHIFT
 (29U)

	)

33627 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT189_MASK
)

	)

33628 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT190_MASK
 (0x40000000U)

	)

33629 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT190_SHIFT
 (30U)

	)

33630 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT190_MASK
)

	)

33631 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT191_MASK
 (0x80000000U)

	)

33632 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT191_SHIFT
 (31U)

	)

33633 
	#PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_5_LUTOUT191_MASK
)

	)

33636 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT192_MASK
 (0x1U)

	)

33637 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT192_SHIFT
 (0U)

	)

33638 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT192_MASK
)

	)

33639 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT193_MASK
 (0x2U)

	)

33640 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT193_SHIFT
 (1U)

	)

33641 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT193_MASK
)

	)

33642 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT194_MASK
 (0x4U)

	)

33643 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT194_SHIFT
 (2U)

	)

33644 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT194_MASK
)

	)

33645 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT195_MASK
 (0x8U)

	)

33646 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT195_SHIFT
 (3U)

	)

33647 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT195_MASK
)

	)

33648 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT196_MASK
 (0x10U)

	)

33649 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT196_SHIFT
 (4U)

	)

33650 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT196_MASK
)

	)

33651 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT197_MASK
 (0x20U)

	)

33652 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT197_SHIFT
 (5U)

	)

33653 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT197_MASK
)

	)

33654 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT198_MASK
 (0x40U)

	)

33655 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT198_SHIFT
 (6U)

	)

33656 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT198_MASK
)

	)

33657 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT199_MASK
 (0x80U)

	)

33658 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT199_SHIFT
 (7U)

	)

33659 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT199_MASK
)

	)

33660 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT200_MASK
 (0x100U)

	)

33661 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT200_SHIFT
 (8U)

	)

33662 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT200_MASK
)

	)

33663 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT201_MASK
 (0x200U)

	)

33664 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT201_SHIFT
 (9U)

	)

33665 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT201_MASK
)

	)

33666 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT202_MASK
 (0x400U)

	)

33667 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT202_SHIFT
 (10U)

	)

33668 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT202_MASK
)

	)

33669 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT203_MASK
 (0x800U)

	)

33670 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT203_SHIFT
 (11U)

	)

33671 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT203_MASK
)

	)

33672 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT204_MASK
 (0x1000U)

	)

33673 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT204_SHIFT
 (12U)

	)

33674 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT204_MASK
)

	)

33675 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT205_MASK
 (0x2000U)

	)

33676 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT205_SHIFT
 (13U)

	)

33677 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT205_MASK
)

	)

33678 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT206_MASK
 (0x4000U)

	)

33679 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT206_SHIFT
 (14U)

	)

33680 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT206_MASK
)

	)

33681 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT207_MASK
 (0x8000U)

	)

33682 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT207_SHIFT
 (15U)

	)

33683 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT207_MASK
)

	)

33684 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT208_MASK
 (0x10000U)

	)

33685 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT208_SHIFT
 (16U)

	)

33686 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT208_MASK
)

	)

33687 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT209_MASK
 (0x20000U)

	)

33688 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT209_SHIFT
 (17U)

	)

33689 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT209_MASK
)

	)

33690 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT210_MASK
 (0x40000U)

	)

33691 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT210_SHIFT
 (18U)

	)

33692 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT210_MASK
)

	)

33693 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT211_MASK
 (0x80000U)

	)

33694 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT211_SHIFT
 (19U)

	)

33695 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT211_MASK
)

	)

33696 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT212_MASK
 (0x100000U)

	)

33697 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT212_SHIFT
 (20U)

	)

33698 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT212_MASK
)

	)

33699 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT213_MASK
 (0x200000U)

	)

33700 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT213_SHIFT
 (21U)

	)

33701 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT213_MASK
)

	)

33702 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT214_MASK
 (0x400000U)

	)

33703 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT214_SHIFT
 (22U)

	)

33704 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT214_MASK
)

	)

33705 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT215_MASK
 (0x800000U)

	)

33706 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT215_SHIFT
 (23U)

	)

33707 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT215_MASK
)

	)

33708 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT216_MASK
 (0x1000000U)

	)

33709 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT216_SHIFT
 (24U)

	)

33710 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT216_MASK
)

	)

33711 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT217_MASK
 (0x2000000U)

	)

33712 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT217_SHIFT
 (25U)

	)

33713 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT217_MASK
)

	)

33714 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT218_MASK
 (0x4000000U)

	)

33715 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT218_SHIFT
 (26U)

	)

33716 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT218_MASK
)

	)

33717 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT219_MASK
 (0x8000000U)

	)

33718 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT219_SHIFT
 (27U)

	)

33719 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT219_MASK
)

	)

33720 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT220_MASK
 (0x10000000U)

	)

33721 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT220_SHIFT
 (28U)

	)

33722 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT220_MASK
)

	)

33723 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT221_MASK
 (0x20000000U)

	)

33724 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT221_SHIFT
 (29U)

	)

33725 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT221_MASK
)

	)

33726 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT222_MASK
 (0x40000000U)

	)

33727 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT222_SHIFT
 (30U)

	)

33728 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT222_MASK
)

	)

33729 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT223_MASK
 (0x80000000U)

	)

33730 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT223_SHIFT
 (31U)

	)

33731 
	#PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_6_LUTOUT223_MASK
)

	)

33734 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT224_MASK
 (0x1U)

	)

33735 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT224_SHIFT
 (0U)

	)

33736 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT224_MASK
)

	)

33737 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT225_MASK
 (0x2U)

	)

33738 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT225_SHIFT
 (1U)

	)

33739 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT225_MASK
)

	)

33740 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT226_MASK
 (0x4U)

	)

33741 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT226_SHIFT
 (2U)

	)

33742 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT226_MASK
)

	)

33743 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT227_MASK
 (0x8U)

	)

33744 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT227_SHIFT
 (3U)

	)

33745 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT227_MASK
)

	)

33746 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT228_MASK
 (0x10U)

	)

33747 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT228_SHIFT
 (4U)

	)

33748 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT228_MASK
)

	)

33749 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT229_MASK
 (0x20U)

	)

33750 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT229_SHIFT
 (5U)

	)

33751 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT229_MASK
)

	)

33752 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT230_MASK
 (0x40U)

	)

33753 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT230_SHIFT
 (6U)

	)

33754 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT230_MASK
)

	)

33755 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT231_MASK
 (0x80U)

	)

33756 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT231_SHIFT
 (7U)

	)

33757 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT231_MASK
)

	)

33758 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT232_MASK
 (0x100U)

	)

33759 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT232_SHIFT
 (8U)

	)

33760 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT232_MASK
)

	)

33761 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT233_MASK
 (0x200U)

	)

33762 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT233_SHIFT
 (9U)

	)

33763 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT233_MASK
)

	)

33764 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT234_MASK
 (0x400U)

	)

33765 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT234_SHIFT
 (10U)

	)

33766 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT234_MASK
)

	)

33767 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT235_MASK
 (0x800U)

	)

33768 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT235_SHIFT
 (11U)

	)

33769 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT235_MASK
)

	)

33770 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT236_MASK
 (0x1000U)

	)

33771 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT236_SHIFT
 (12U)

	)

33772 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT236_MASK
)

	)

33773 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT237_MASK
 (0x2000U)

	)

33774 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT237_SHIFT
 (13U)

	)

33775 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT237_MASK
)

	)

33776 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT238_MASK
 (0x4000U)

	)

33777 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT238_SHIFT
 (14U)

	)

33778 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT238_MASK
)

	)

33779 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT239_MASK
 (0x8000U)

	)

33780 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT239_SHIFT
 (15U)

	)

33781 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT239_MASK
)

	)

33782 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT240_MASK
 (0x10000U)

	)

33783 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT240_SHIFT
 (16U)

	)

33784 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT240_MASK
)

	)

33785 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT241_MASK
 (0x20000U)

	)

33786 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT241_SHIFT
 (17U)

	)

33787 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT241_MASK
)

	)

33788 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT242_MASK
 (0x40000U)

	)

33789 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT242_SHIFT
 (18U)

	)

33790 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT242_MASK
)

	)

33791 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT243_MASK
 (0x80000U)

	)

33792 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT243_SHIFT
 (19U)

	)

33793 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT243_MASK
)

	)

33794 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT244_MASK
 (0x100000U)

	)

33795 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT244_SHIFT
 (20U)

	)

33796 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT244_MASK
)

	)

33797 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT245_MASK
 (0x200000U)

	)

33798 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT245_SHIFT
 (21U)

	)

33799 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT245_MASK
)

	)

33800 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT246_MASK
 (0x400000U)

	)

33801 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT246_SHIFT
 (22U)

	)

33802 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT246_MASK
)

	)

33803 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT247_MASK
 (0x800000U)

	)

33804 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT247_SHIFT
 (23U)

	)

33805 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT247_MASK
)

	)

33806 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT248_MASK
 (0x1000000U)

	)

33807 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT248_SHIFT
 (24U)

	)

33808 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT248_MASK
)

	)

33809 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT249_MASK
 (0x2000000U)

	)

33810 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT249_SHIFT
 (25U)

	)

33811 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT249_MASK
)

	)

33812 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT250_MASK
 (0x4000000U)

	)

33813 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT250_SHIFT
 (26U)

	)

33814 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT250_MASK
)

	)

33815 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT251_MASK
 (0x8000000U)

	)

33816 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT251_SHIFT
 (27U)

	)

33817 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT251_MASK
)

	)

33818 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT252_MASK
 (0x10000000U)

	)

33819 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT252_SHIFT
 (28U)

	)

33820 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT252_MASK
)

	)

33821 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT253_MASK
 (0x20000000U)

	)

33822 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT253_SHIFT
 (29U)

	)

33823 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT253_MASK
)

	)

33824 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT254_MASK
 (0x40000000U)

	)

33825 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT254_SHIFT
 (30U)

	)

33826 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT254_MASK
)

	)

33827 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT255_MASK
 (0x80000000U)

	)

33828 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT255_SHIFT
 (31U)

	)

33829 
	#PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT2_7_LUTOUT255_MASK
)

	)

33832 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT0_MASK
 (0x1U)

	)

33833 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT0_SHIFT
 (0U)

	)

33834 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT0_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT0_MASK
)

	)

33835 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT1_MASK
 (0x2U)

	)

33836 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT1_SHIFT
 (1U)

	)

33837 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT1_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT1_MASK
)

	)

33838 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT2_MASK
 (0x4U)

	)

33839 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT2_SHIFT
 (2U)

	)

33840 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT2_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT2_MASK
)

	)

33841 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT3_MASK
 (0x8U)

	)

33842 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT3_SHIFT
 (3U)

	)

33843 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT3_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT3_MASK
)

	)

33844 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT4_MASK
 (0x10U)

	)

33845 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT4_SHIFT
 (4U)

	)

33846 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT4_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT4_MASK
)

	)

33847 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT5_MASK
 (0x20U)

	)

33848 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT5_SHIFT
 (5U)

	)

33849 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT5_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT5_MASK
)

	)

33850 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT6_MASK
 (0x40U)

	)

33851 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT6_SHIFT
 (6U)

	)

33852 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT6_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT6_MASK
)

	)

33853 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT7_MASK
 (0x80U)

	)

33854 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT7_SHIFT
 (7U)

	)

33855 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT7_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT7_MASK
)

	)

33856 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT8_MASK
 (0x100U)

	)

33857 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT8_SHIFT
 (8U)

	)

33858 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT8_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT8_MASK
)

	)

33859 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT9_MASK
 (0x200U)

	)

33860 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT9_SHIFT
 (9U)

	)

33861 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT9_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT9_MASK
)

	)

33862 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT10_MASK
 (0x400U)

	)

33863 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT10_SHIFT
 (10U)

	)

33864 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT10_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT10_MASK
)

	)

33865 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT11_MASK
 (0x800U)

	)

33866 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT11_SHIFT
 (11U)

	)

33867 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT11_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT11_MASK
)

	)

33868 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT12_MASK
 (0x1000U)

	)

33869 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT12_SHIFT
 (12U)

	)

33870 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT12_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT12_MASK
)

	)

33871 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT13_MASK
 (0x2000U)

	)

33872 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT13_SHIFT
 (13U)

	)

33873 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT13_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT13_MASK
)

	)

33874 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT14_MASK
 (0x4000U)

	)

33875 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT14_SHIFT
 (14U)

	)

33876 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT14_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT14_MASK
)

	)

33877 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT15_MASK
 (0x8000U)

	)

33878 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT15_SHIFT
 (15U)

	)

33879 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT15_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT15_MASK
)

	)

33880 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT16_MASK
 (0x10000U)

	)

33881 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT16_SHIFT
 (16U)

	)

33882 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT16_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT16_MASK
)

	)

33883 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT17_MASK
 (0x20000U)

	)

33884 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT17_SHIFT
 (17U)

	)

33885 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT17_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT17_MASK
)

	)

33886 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT18_MASK
 (0x40000U)

	)

33887 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT18_SHIFT
 (18U)

	)

33888 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT18_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT18_MASK
)

	)

33889 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT19_MASK
 (0x80000U)

	)

33890 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT19_SHIFT
 (19U)

	)

33891 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT19_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT19_MASK
)

	)

33892 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT20_MASK
 (0x100000U)

	)

33893 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT20_SHIFT
 (20U)

	)

33894 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT20_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT20_MASK
)

	)

33895 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT21_MASK
 (0x200000U)

	)

33896 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT21_SHIFT
 (21U)

	)

33897 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT21_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT21_MASK
)

	)

33898 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT22_MASK
 (0x400000U)

	)

33899 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT22_SHIFT
 (22U)

	)

33900 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT22_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT22_MASK
)

	)

33901 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT23_MASK
 (0x800000U)

	)

33902 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT23_SHIFT
 (23U)

	)

33903 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT23_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT23_MASK
)

	)

33904 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT24_MASK
 (0x1000000U)

	)

33905 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT24_SHIFT
 (24U)

	)

33906 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT24_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT24_MASK
)

	)

33907 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT25_MASK
 (0x2000000U)

	)

33908 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT25_SHIFT
 (25U)

	)

33909 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT25_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT25_MASK
)

	)

33910 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT26_MASK
 (0x4000000U)

	)

33911 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT26_SHIFT
 (26U)

	)

33912 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT26_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT26_MASK
)

	)

33913 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT27_MASK
 (0x8000000U)

	)

33914 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT27_SHIFT
 (27U)

	)

33915 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT27_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT27_MASK
)

	)

33916 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT28_MASK
 (0x10000000U)

	)

33917 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT28_SHIFT
 (28U)

	)

33918 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT28_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT28_MASK
)

	)

33919 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT29_MASK
 (0x20000000U)

	)

33920 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT29_SHIFT
 (29U)

	)

33921 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT29_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT29_MASK
)

	)

33922 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT30_MASK
 (0x40000000U)

	)

33923 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT30_SHIFT
 (30U)

	)

33924 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT30_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT30_MASK
)

	)

33925 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT31_MASK
 (0x80000000U)

	)

33926 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT31_SHIFT
 (31U)

	)

33927 
	#PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT31_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_0_LUTOUT31_MASK
)

	)

33930 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT32_MASK
 (0x1U)

	)

33931 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT32_SHIFT
 (0U)

	)

33932 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT32
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT32_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT32_MASK
)

	)

33933 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT33_MASK
 (0x2U)

	)

33934 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT33_SHIFT
 (1U)

	)

33935 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT33_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT33_MASK
)

	)

33936 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT34_MASK
 (0x4U)

	)

33937 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT34_SHIFT
 (2U)

	)

33938 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT34
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT34_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT34_MASK
)

	)

33939 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT35_MASK
 (0x8U)

	)

33940 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT35_SHIFT
 (3U)

	)

33941 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT35
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT35_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT35_MASK
)

	)

33942 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT36_MASK
 (0x10U)

	)

33943 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT36_SHIFT
 (4U)

	)

33944 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT36
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT36_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT36_MASK
)

	)

33945 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT37_MASK
 (0x20U)

	)

33946 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT37_SHIFT
 (5U)

	)

33947 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT37
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT37_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT37_MASK
)

	)

33948 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT38_MASK
 (0x40U)

	)

33949 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT38_SHIFT
 (6U)

	)

33950 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT38
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT38_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT38_MASK
)

	)

33951 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT39_MASK
 (0x80U)

	)

33952 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT39_SHIFT
 (7U)

	)

33953 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT39
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT39_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT39_MASK
)

	)

33954 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT40_MASK
 (0x100U)

	)

33955 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT40_SHIFT
 (8U)

	)

33956 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT40
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT40_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT40_MASK
)

	)

33957 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT41_MASK
 (0x200U)

	)

33958 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT41_SHIFT
 (9U)

	)

33959 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT41
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT41_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT41_MASK
)

	)

33960 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT42_MASK
 (0x400U)

	)

33961 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT42_SHIFT
 (10U)

	)

33962 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT42
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT42_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT42_MASK
)

	)

33963 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT43_MASK
 (0x800U)

	)

33964 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT43_SHIFT
 (11U)

	)

33965 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT43
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT43_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT43_MASK
)

	)

33966 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT44_MASK
 (0x1000U)

	)

33967 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT44_SHIFT
 (12U)

	)

33968 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT44
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT44_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT44_MASK
)

	)

33969 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT45_MASK
 (0x2000U)

	)

33970 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT45_SHIFT
 (13U)

	)

33971 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT45
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT45_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT45_MASK
)

	)

33972 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT46_MASK
 (0x4000U)

	)

33973 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT46_SHIFT
 (14U)

	)

33974 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT46
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT46_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT46_MASK
)

	)

33975 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT47_MASK
 (0x8000U)

	)

33976 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT47_SHIFT
 (15U)

	)

33977 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT47
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT47_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT47_MASK
)

	)

33978 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT48_MASK
 (0x10000U)

	)

33979 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT48_SHIFT
 (16U)

	)

33980 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT48
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT48_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT48_MASK
)

	)

33981 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT49_MASK
 (0x20000U)

	)

33982 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT49_SHIFT
 (17U)

	)

33983 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT49
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT49_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT49_MASK
)

	)

33984 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT50_MASK
 (0x40000U)

	)

33985 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT50_SHIFT
 (18U)

	)

33986 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT50_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT50_MASK
)

	)

33987 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT51_MASK
 (0x80000U)

	)

33988 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT51_SHIFT
 (19U)

	)

33989 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT51
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT51_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT51_MASK
)

	)

33990 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT52_MASK
 (0x100000U)

	)

33991 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT52_SHIFT
 (20U)

	)

33992 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT52
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT52_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT52_MASK
)

	)

33993 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT53_MASK
 (0x200000U)

	)

33994 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT53_SHIFT
 (21U)

	)

33995 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT53
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT53_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT53_MASK
)

	)

33996 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT54_MASK
 (0x400000U)

	)

33997 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT54_SHIFT
 (22U)

	)

33998 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT54
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT54_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT54_MASK
)

	)

33999 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT55_MASK
 (0x800000U)

	)

34000 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT55_SHIFT
 (23U)

	)

34001 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT55
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT55_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT55_MASK
)

	)

34002 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT56_MASK
 (0x1000000U)

	)

34003 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT56_SHIFT
 (24U)

	)

34004 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT56
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT56_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT56_MASK
)

	)

34005 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT57_MASK
 (0x2000000U)

	)

34006 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT57_SHIFT
 (25U)

	)

34007 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT57
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT57_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT57_MASK
)

	)

34008 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT58_MASK
 (0x4000000U)

	)

34009 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT58_SHIFT
 (26U)

	)

34010 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT58
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT58_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT58_MASK
)

	)

34011 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT59_MASK
 (0x8000000U)

	)

34012 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT59_SHIFT
 (27U)

	)

34013 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT59
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT59_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT59_MASK
)

	)

34014 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT60_MASK
 (0x10000000U)

	)

34015 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT60_SHIFT
 (28U)

	)

34016 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT60
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT60_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT60_MASK
)

	)

34017 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT61_MASK
 (0x20000000U)

	)

34018 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT61_SHIFT
 (29U)

	)

34019 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT61
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT61_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT61_MASK
)

	)

34020 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT62_MASK
 (0x40000000U)

	)

34021 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT62_SHIFT
 (30U)

	)

34022 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT62
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT62_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT62_MASK
)

	)

34023 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT63_MASK
 (0x80000000U)

	)

34024 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT63_SHIFT
 (31U)

	)

34025 
	#PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT63
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT63_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_1_LUTOUT63_MASK
)

	)

34028 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT64_MASK
 (0x1U)

	)

34029 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT64_SHIFT
 (0U)

	)

34030 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT64
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT64_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT64_MASK
)

	)

34031 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT65_MASK
 (0x2U)

	)

34032 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT65_SHIFT
 (1U)

	)

34033 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT65
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT65_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT65_MASK
)

	)

34034 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT66_MASK
 (0x4U)

	)

34035 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT66_SHIFT
 (2U)

	)

34036 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT66
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT66_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT66_MASK
)

	)

34037 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT67_MASK
 (0x8U)

	)

34038 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT67_SHIFT
 (3U)

	)

34039 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT67
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT67_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT67_MASK
)

	)

34040 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT68_MASK
 (0x10U)

	)

34041 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT68_SHIFT
 (4U)

	)

34042 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT68
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT68_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT68_MASK
)

	)

34043 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT69_MASK
 (0x20U)

	)

34044 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT69_SHIFT
 (5U)

	)

34045 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT69
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT69_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT69_MASK
)

	)

34046 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT70_MASK
 (0x40U)

	)

34047 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT70_SHIFT
 (6U)

	)

34048 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT70
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT70_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT70_MASK
)

	)

34049 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT71_MASK
 (0x80U)

	)

34050 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT71_SHIFT
 (7U)

	)

34051 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT71
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT71_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT71_MASK
)

	)

34052 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT72_MASK
 (0x100U)

	)

34053 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT72_SHIFT
 (8U)

	)

34054 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT72
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT72_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT72_MASK
)

	)

34055 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT73_MASK
 (0x200U)

	)

34056 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT73_SHIFT
 (9U)

	)

34057 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT73
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT73_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT73_MASK
)

	)

34058 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT74_MASK
 (0x400U)

	)

34059 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT74_SHIFT
 (10U)

	)

34060 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT74
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT74_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT74_MASK
)

	)

34061 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT75_MASK
 (0x800U)

	)

34062 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT75_SHIFT
 (11U)

	)

34063 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT75
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT75_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT75_MASK
)

	)

34064 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT76_MASK
 (0x1000U)

	)

34065 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT76_SHIFT
 (12U)

	)

34066 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT76
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT76_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT76_MASK
)

	)

34067 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT77_MASK
 (0x2000U)

	)

34068 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT77_SHIFT
 (13U)

	)

34069 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT77
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT77_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT77_MASK
)

	)

34070 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT78_MASK
 (0x4000U)

	)

34071 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT78_SHIFT
 (14U)

	)

34072 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT78
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT78_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT78_MASK
)

	)

34073 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT79_MASK
 (0x8000U)

	)

34074 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT79_SHIFT
 (15U)

	)

34075 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT79
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT79_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT79_MASK
)

	)

34076 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT80_MASK
 (0x10000U)

	)

34077 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT80_SHIFT
 (16U)

	)

34078 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT80
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT80_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT80_MASK
)

	)

34079 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT81_MASK
 (0x20000U)

	)

34080 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT81_SHIFT
 (17U)

	)

34081 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT81
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT81_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT81_MASK
)

	)

34082 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT82_MASK
 (0x40000U)

	)

34083 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT82_SHIFT
 (18U)

	)

34084 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT82
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT82_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT82_MASK
)

	)

34085 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT83_MASK
 (0x80000U)

	)

34086 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT83_SHIFT
 (19U)

	)

34087 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT83
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT83_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT83_MASK
)

	)

34088 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT84_MASK
 (0x100000U)

	)

34089 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT84_SHIFT
 (20U)

	)

34090 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT84
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT84_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT84_MASK
)

	)

34091 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT85_MASK
 (0x200000U)

	)

34092 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT85_SHIFT
 (21U)

	)

34093 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT85
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT85_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT85_MASK
)

	)

34094 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT86_MASK
 (0x400000U)

	)

34095 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT86_SHIFT
 (22U)

	)

34096 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT86
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT86_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT86_MASK
)

	)

34097 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT87_MASK
 (0x800000U)

	)

34098 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT87_SHIFT
 (23U)

	)

34099 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT87
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT87_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT87_MASK
)

	)

34100 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT88_MASK
 (0x1000000U)

	)

34101 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT88_SHIFT
 (24U)

	)

34102 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT88
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT88_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT88_MASK
)

	)

34103 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT89_MASK
 (0x2000000U)

	)

34104 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT89_SHIFT
 (25U)

	)

34105 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT89
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT89_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT89_MASK
)

	)

34106 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT90_MASK
 (0x4000000U)

	)

34107 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT90_SHIFT
 (26U)

	)

34108 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT90
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT90_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT90_MASK
)

	)

34109 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT91_MASK
 (0x8000000U)

	)

34110 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT91_SHIFT
 (27U)

	)

34111 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT91
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT91_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT91_MASK
)

	)

34112 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT92_MASK
 (0x10000000U)

	)

34113 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT92_SHIFT
 (28U)

	)

34114 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT92
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT92_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT92_MASK
)

	)

34115 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT93_MASK
 (0x20000000U)

	)

34116 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT93_SHIFT
 (29U)

	)

34117 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT93
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT93_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT93_MASK
)

	)

34118 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT94_MASK
 (0x40000000U)

	)

34119 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT94_SHIFT
 (30U)

	)

34120 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT94
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT94_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT94_MASK
)

	)

34121 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT95_MASK
 (0x80000000U)

	)

34122 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT95_SHIFT
 (31U)

	)

34123 
	#PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT95
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT95_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_2_LUTOUT95_MASK
)

	)

34126 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT96_MASK
 (0x1U)

	)

34127 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT96_SHIFT
 (0U)

	)

34128 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT96
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT96_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT96_MASK
)

	)

34129 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT97_MASK
 (0x2U)

	)

34130 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT97_SHIFT
 (1U)

	)

34131 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT97
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT97_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT97_MASK
)

	)

34132 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT98_MASK
 (0x4U)

	)

34133 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT98_SHIFT
 (2U)

	)

34134 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT98
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT98_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT98_MASK
)

	)

34135 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT99_MASK
 (0x8U)

	)

34136 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT99_SHIFT
 (3U)

	)

34137 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT99
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT99_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT99_MASK
)

	)

34138 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT100_MASK
 (0x10U)

	)

34139 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT100_SHIFT
 (4U)

	)

34140 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT100
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT100_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT100_MASK
)

	)

34141 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT101_MASK
 (0x20U)

	)

34142 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT101_SHIFT
 (5U)

	)

34143 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT101
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT101_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT101_MASK
)

	)

34144 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT102_MASK
 (0x40U)

	)

34145 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT102_SHIFT
 (6U)

	)

34146 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT102
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT102_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT102_MASK
)

	)

34147 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT103_MASK
 (0x80U)

	)

34148 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT103_SHIFT
 (7U)

	)

34149 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT103
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT103_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT103_MASK
)

	)

34150 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT104_MASK
 (0x100U)

	)

34151 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT104_SHIFT
 (8U)

	)

34152 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT104
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT104_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT104_MASK
)

	)

34153 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT105_MASK
 (0x200U)

	)

34154 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT105_SHIFT
 (9U)

	)

34155 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT105
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT105_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT105_MASK
)

	)

34156 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT106_MASK
 (0x400U)

	)

34157 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT106_SHIFT
 (10U)

	)

34158 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT106
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT106_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT106_MASK
)

	)

34159 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT107_MASK
 (0x800U)

	)

34160 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT107_SHIFT
 (11U)

	)

34161 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT107
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT107_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT107_MASK
)

	)

34162 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT108_MASK
 (0x1000U)

	)

34163 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT108_SHIFT
 (12U)

	)

34164 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT108
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT108_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT108_MASK
)

	)

34165 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT109_MASK
 (0x2000U)

	)

34166 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT109_SHIFT
 (13U)

	)

34167 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT109
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT109_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT109_MASK
)

	)

34168 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT110_MASK
 (0x4000U)

	)

34169 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT110_SHIFT
 (14U)

	)

34170 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT110
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT110_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT110_MASK
)

	)

34171 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT111_MASK
 (0x8000U)

	)

34172 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT111_SHIFT
 (15U)

	)

34173 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT111
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT111_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT111_MASK
)

	)

34174 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT112_MASK
 (0x10000U)

	)

34175 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT112_SHIFT
 (16U)

	)

34176 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT112
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT112_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT112_MASK
)

	)

34177 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT113_MASK
 (0x20000U)

	)

34178 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT113_SHIFT
 (17U)

	)

34179 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT113
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT113_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT113_MASK
)

	)

34180 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT114_MASK
 (0x40000U)

	)

34181 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT114_SHIFT
 (18U)

	)

34182 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT114
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT114_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT114_MASK
)

	)

34183 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT115_MASK
 (0x80000U)

	)

34184 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT115_SHIFT
 (19U)

	)

34185 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT115
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT115_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT115_MASK
)

	)

34186 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT116_MASK
 (0x100000U)

	)

34187 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT116_SHIFT
 (20U)

	)

34188 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT116
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT116_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT116_MASK
)

	)

34189 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT117_MASK
 (0x200000U)

	)

34190 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT117_SHIFT
 (21U)

	)

34191 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT117
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT117_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT117_MASK
)

	)

34192 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT118_MASK
 (0x400000U)

	)

34193 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT118_SHIFT
 (22U)

	)

34194 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT118
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT118_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT118_MASK
)

	)

34195 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT119_MASK
 (0x800000U)

	)

34196 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT119_SHIFT
 (23U)

	)

34197 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT119
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT119_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT119_MASK
)

	)

34198 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT120_MASK
 (0x1000000U)

	)

34199 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT120_SHIFT
 (24U)

	)

34200 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT120
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT120_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT120_MASK
)

	)

34201 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT121_MASK
 (0x2000000U)

	)

34202 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT121_SHIFT
 (25U)

	)

34203 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT121
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT121_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT121_MASK
)

	)

34204 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT122_MASK
 (0x4000000U)

	)

34205 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT122_SHIFT
 (26U)

	)

34206 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT122
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT122_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT122_MASK
)

	)

34207 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT123_MASK
 (0x8000000U)

	)

34208 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT123_SHIFT
 (27U)

	)

34209 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT123
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT123_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT123_MASK
)

	)

34210 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT124_MASK
 (0x10000000U)

	)

34211 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT124_SHIFT
 (28U)

	)

34212 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT124
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT124_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT124_MASK
)

	)

34213 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT125_MASK
 (0x20000000U)

	)

34214 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT125_SHIFT
 (29U)

	)

34215 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT125
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT125_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT125_MASK
)

	)

34216 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT126_MASK
 (0x40000000U)

	)

34217 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT126_SHIFT
 (30U)

	)

34218 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT126
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT126_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT126_MASK
)

	)

34219 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT127_MASK
 (0x80000000U)

	)

34220 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT127_SHIFT
 (31U)

	)

34221 
	#PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT127
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT127_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_3_LUTOUT127_MASK
)

	)

34224 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT128_MASK
 (0x1U)

	)

34225 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT128_SHIFT
 (0U)

	)

34226 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT128
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT128_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT128_MASK
)

	)

34227 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT129_MASK
 (0x2U)

	)

34228 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT129_SHIFT
 (1U)

	)

34229 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT129
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT129_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT129_MASK
)

	)

34230 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT130_MASK
 (0x4U)

	)

34231 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT130_SHIFT
 (2U)

	)

34232 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT130
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT130_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT130_MASK
)

	)

34233 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT131_MASK
 (0x8U)

	)

34234 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT131_SHIFT
 (3U)

	)

34235 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT131
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT131_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT131_MASK
)

	)

34236 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT132_MASK
 (0x10U)

	)

34237 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT132_SHIFT
 (4U)

	)

34238 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT132
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT132_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT132_MASK
)

	)

34239 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT133_MASK
 (0x20U)

	)

34240 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT133_SHIFT
 (5U)

	)

34241 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT133
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT133_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT133_MASK
)

	)

34242 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT134_MASK
 (0x40U)

	)

34243 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT134_SHIFT
 (6U)

	)

34244 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT134
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT134_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT134_MASK
)

	)

34245 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT135_MASK
 (0x80U)

	)

34246 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT135_SHIFT
 (7U)

	)

34247 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT135
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT135_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT135_MASK
)

	)

34248 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT136_MASK
 (0x100U)

	)

34249 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT136_SHIFT
 (8U)

	)

34250 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT136
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT136_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT136_MASK
)

	)

34251 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT137_MASK
 (0x200U)

	)

34252 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT137_SHIFT
 (9U)

	)

34253 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT137
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT137_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT137_MASK
)

	)

34254 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT138_MASK
 (0x400U)

	)

34255 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT138_SHIFT
 (10U)

	)

34256 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT138
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT138_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT138_MASK
)

	)

34257 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT139_MASK
 (0x800U)

	)

34258 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT139_SHIFT
 (11U)

	)

34259 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT139
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT139_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT139_MASK
)

	)

34260 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT140_MASK
 (0x1000U)

	)

34261 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT140_SHIFT
 (12U)

	)

34262 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT140
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT140_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT140_MASK
)

	)

34263 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT141_MASK
 (0x2000U)

	)

34264 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT141_SHIFT
 (13U)

	)

34265 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT141
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT141_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT141_MASK
)

	)

34266 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT142_MASK
 (0x4000U)

	)

34267 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT142_SHIFT
 (14U)

	)

34268 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT142
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT142_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT142_MASK
)

	)

34269 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT143_MASK
 (0x8000U)

	)

34270 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT143_SHIFT
 (15U)

	)

34271 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT143
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT143_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT143_MASK
)

	)

34272 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT144_MASK
 (0x10000U)

	)

34273 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT144_SHIFT
 (16U)

	)

34274 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT144
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT144_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT144_MASK
)

	)

34275 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT145_MASK
 (0x20000U)

	)

34276 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT145_SHIFT
 (17U)

	)

34277 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT145
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT145_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT145_MASK
)

	)

34278 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT146_MASK
 (0x40000U)

	)

34279 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT146_SHIFT
 (18U)

	)

34280 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT146
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT146_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT146_MASK
)

	)

34281 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT147_MASK
 (0x80000U)

	)

34282 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT147_SHIFT
 (19U)

	)

34283 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT147
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT147_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT147_MASK
)

	)

34284 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT148_MASK
 (0x100000U)

	)

34285 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT148_SHIFT
 (20U)

	)

34286 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT148
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT148_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT148_MASK
)

	)

34287 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT149_MASK
 (0x200000U)

	)

34288 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT149_SHIFT
 (21U)

	)

34289 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT149
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT149_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT149_MASK
)

	)

34290 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT150_MASK
 (0x400000U)

	)

34291 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT150_SHIFT
 (22U)

	)

34292 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT150
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT150_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT150_MASK
)

	)

34293 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT151_MASK
 (0x800000U)

	)

34294 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT151_SHIFT
 (23U)

	)

34295 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT151
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT151_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT151_MASK
)

	)

34296 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT152_MASK
 (0x1000000U)

	)

34297 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT152_SHIFT
 (24U)

	)

34298 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT152
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT152_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT152_MASK
)

	)

34299 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT153_MASK
 (0x2000000U)

	)

34300 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT153_SHIFT
 (25U)

	)

34301 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT153
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT153_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT153_MASK
)

	)

34302 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT154_MASK
 (0x4000000U)

	)

34303 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT154_SHIFT
 (26U)

	)

34304 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT154
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT154_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT154_MASK
)

	)

34305 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT155_MASK
 (0x8000000U)

	)

34306 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT155_SHIFT
 (27U)

	)

34307 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT155
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT155_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT155_MASK
)

	)

34308 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT156_MASK
 (0x10000000U)

	)

34309 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT156_SHIFT
 (28U)

	)

34310 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT156
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT156_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT156_MASK
)

	)

34311 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT157_MASK
 (0x20000000U)

	)

34312 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT157_SHIFT
 (29U)

	)

34313 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT157
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT157_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT157_MASK
)

	)

34314 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT158_MASK
 (0x40000000U)

	)

34315 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT158_SHIFT
 (30U)

	)

34316 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT158
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT158_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT158_MASK
)

	)

34317 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT159_MASK
 (0x80000000U)

	)

34318 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT159_SHIFT
 (31U)

	)

34319 
	#PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT159
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT159_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_4_LUTOUT159_MASK
)

	)

34322 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT160_MASK
 (0x1U)

	)

34323 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT160_SHIFT
 (0U)

	)

34324 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT160
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT160_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT160_MASK
)

	)

34325 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT161_MASK
 (0x2U)

	)

34326 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT161_SHIFT
 (1U)

	)

34327 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT161
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT161_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT161_MASK
)

	)

34328 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT162_MASK
 (0x4U)

	)

34329 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT162_SHIFT
 (2U)

	)

34330 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT162
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT162_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT162_MASK
)

	)

34331 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT163_MASK
 (0x8U)

	)

34332 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT163_SHIFT
 (3U)

	)

34333 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT163
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT163_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT163_MASK
)

	)

34334 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT164_MASK
 (0x10U)

	)

34335 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT164_SHIFT
 (4U)

	)

34336 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT164
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT164_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT164_MASK
)

	)

34337 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT165_MASK
 (0x20U)

	)

34338 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT165_SHIFT
 (5U)

	)

34339 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT165
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT165_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT165_MASK
)

	)

34340 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT166_MASK
 (0x40U)

	)

34341 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT166_SHIFT
 (6U)

	)

34342 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT166
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT166_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT166_MASK
)

	)

34343 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT167_MASK
 (0x80U)

	)

34344 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT167_SHIFT
 (7U)

	)

34345 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT167
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT167_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT167_MASK
)

	)

34346 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT168_MASK
 (0x100U)

	)

34347 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT168_SHIFT
 (8U)

	)

34348 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT168
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT168_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT168_MASK
)

	)

34349 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT169_MASK
 (0x200U)

	)

34350 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT169_SHIFT
 (9U)

	)

34351 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT169
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT169_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT169_MASK
)

	)

34352 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT170_MASK
 (0x400U)

	)

34353 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT170_SHIFT
 (10U)

	)

34354 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT170
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT170_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT170_MASK
)

	)

34355 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT171_MASK
 (0x800U)

	)

34356 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT171_SHIFT
 (11U)

	)

34357 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT171
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT171_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT171_MASK
)

	)

34358 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT172_MASK
 (0x1000U)

	)

34359 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT172_SHIFT
 (12U)

	)

34360 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT172
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT172_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT172_MASK
)

	)

34361 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT173_MASK
 (0x2000U)

	)

34362 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT173_SHIFT
 (13U)

	)

34363 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT173
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT173_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT173_MASK
)

	)

34364 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT174_MASK
 (0x4000U)

	)

34365 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT174_SHIFT
 (14U)

	)

34366 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT174
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT174_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT174_MASK
)

	)

34367 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT175_MASK
 (0x8000U)

	)

34368 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT175_SHIFT
 (15U)

	)

34369 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT175
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT175_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT175_MASK
)

	)

34370 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT176_MASK
 (0x10000U)

	)

34371 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT176_SHIFT
 (16U)

	)

34372 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT176
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT176_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT176_MASK
)

	)

34373 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT177_MASK
 (0x20000U)

	)

34374 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT177_SHIFT
 (17U)

	)

34375 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT177
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT177_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT177_MASK
)

	)

34376 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT178_MASK
 (0x40000U)

	)

34377 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT178_SHIFT
 (18U)

	)

34378 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT178
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT178_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT178_MASK
)

	)

34379 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT179_MASK
 (0x80000U)

	)

34380 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT179_SHIFT
 (19U)

	)

34381 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT179
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT179_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT179_MASK
)

	)

34382 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT180_MASK
 (0x100000U)

	)

34383 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT180_SHIFT
 (20U)

	)

34384 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT180
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT180_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT180_MASK
)

	)

34385 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT181_MASK
 (0x200000U)

	)

34386 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT181_SHIFT
 (21U)

	)

34387 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT181
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT181_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT181_MASK
)

	)

34388 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT182_MASK
 (0x400000U)

	)

34389 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT182_SHIFT
 (22U)

	)

34390 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT182
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT182_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT182_MASK
)

	)

34391 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT183_MASK
 (0x800000U)

	)

34392 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT183_SHIFT
 (23U)

	)

34393 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT183
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT183_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT183_MASK
)

	)

34394 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT184_MASK
 (0x1000000U)

	)

34395 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT184_SHIFT
 (24U)

	)

34396 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT184
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT184_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT184_MASK
)

	)

34397 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT185_MASK
 (0x2000000U)

	)

34398 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT185_SHIFT
 (25U)

	)

34399 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT185
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT185_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT185_MASK
)

	)

34400 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT186_MASK
 (0x4000000U)

	)

34401 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT186_SHIFT
 (26U)

	)

34402 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT186
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT186_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT186_MASK
)

	)

34403 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT187_MASK
 (0x8000000U)

	)

34404 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT187_SHIFT
 (27U)

	)

34405 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT187
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT187_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT187_MASK
)

	)

34406 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT188_MASK
 (0x10000000U)

	)

34407 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT188_SHIFT
 (28U)

	)

34408 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT188
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT188_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT188_MASK
)

	)

34409 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT189_MASK
 (0x20000000U)

	)

34410 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT189_SHIFT
 (29U)

	)

34411 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT189
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT189_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT189_MASK
)

	)

34412 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT190_MASK
 (0x40000000U)

	)

34413 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT190_SHIFT
 (30U)

	)

34414 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT190
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT190_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT190_MASK
)

	)

34415 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT191_MASK
 (0x80000000U)

	)

34416 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT191_SHIFT
 (31U)

	)

34417 
	#PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT191
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT191_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_5_LUTOUT191_MASK
)

	)

34420 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT192_MASK
 (0x1U)

	)

34421 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT192_SHIFT
 (0U)

	)

34422 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT192
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT192_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT192_MASK
)

	)

34423 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT193_MASK
 (0x2U)

	)

34424 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT193_SHIFT
 (1U)

	)

34425 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT193
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT193_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT193_MASK
)

	)

34426 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT194_MASK
 (0x4U)

	)

34427 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT194_SHIFT
 (2U)

	)

34428 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT194
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT194_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT194_MASK
)

	)

34429 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT195_MASK
 (0x8U)

	)

34430 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT195_SHIFT
 (3U)

	)

34431 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT195
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT195_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT195_MASK
)

	)

34432 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT196_MASK
 (0x10U)

	)

34433 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT196_SHIFT
 (4U)

	)

34434 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT196
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT196_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT196_MASK
)

	)

34435 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT197_MASK
 (0x20U)

	)

34436 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT197_SHIFT
 (5U)

	)

34437 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT197
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT197_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT197_MASK
)

	)

34438 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT198_MASK
 (0x40U)

	)

34439 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT198_SHIFT
 (6U)

	)

34440 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT198
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT198_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT198_MASK
)

	)

34441 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT199_MASK
 (0x80U)

	)

34442 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT199_SHIFT
 (7U)

	)

34443 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT199
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT199_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT199_MASK
)

	)

34444 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT200_MASK
 (0x100U)

	)

34445 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT200_SHIFT
 (8U)

	)

34446 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT200
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT200_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT200_MASK
)

	)

34447 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT201_MASK
 (0x200U)

	)

34448 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT201_SHIFT
 (9U)

	)

34449 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT201
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT201_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT201_MASK
)

	)

34450 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT202_MASK
 (0x400U)

	)

34451 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT202_SHIFT
 (10U)

	)

34452 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT202
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT202_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT202_MASK
)

	)

34453 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT203_MASK
 (0x800U)

	)

34454 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT203_SHIFT
 (11U)

	)

34455 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT203
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT203_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT203_MASK
)

	)

34456 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT204_MASK
 (0x1000U)

	)

34457 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT204_SHIFT
 (12U)

	)

34458 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT204
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT204_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT204_MASK
)

	)

34459 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT205_MASK
 (0x2000U)

	)

34460 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT205_SHIFT
 (13U)

	)

34461 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT205
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT205_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT205_MASK
)

	)

34462 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT206_MASK
 (0x4000U)

	)

34463 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT206_SHIFT
 (14U)

	)

34464 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT206
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT206_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT206_MASK
)

	)

34465 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT207_MASK
 (0x8000U)

	)

34466 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT207_SHIFT
 (15U)

	)

34467 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT207
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT207_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT207_MASK
)

	)

34468 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT208_MASK
 (0x10000U)

	)

34469 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT208_SHIFT
 (16U)

	)

34470 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT208
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT208_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT208_MASK
)

	)

34471 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT209_MASK
 (0x20000U)

	)

34472 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT209_SHIFT
 (17U)

	)

34473 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT209
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT209_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT209_MASK
)

	)

34474 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT210_MASK
 (0x40000U)

	)

34475 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT210_SHIFT
 (18U)

	)

34476 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT210
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT210_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT210_MASK
)

	)

34477 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT211_MASK
 (0x80000U)

	)

34478 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT211_SHIFT
 (19U)

	)

34479 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT211
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT211_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT211_MASK
)

	)

34480 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT212_MASK
 (0x100000U)

	)

34481 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT212_SHIFT
 (20U)

	)

34482 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT212
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT212_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT212_MASK
)

	)

34483 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT213_MASK
 (0x200000U)

	)

34484 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT213_SHIFT
 (21U)

	)

34485 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT213
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT213_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT213_MASK
)

	)

34486 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT214_MASK
 (0x400000U)

	)

34487 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT214_SHIFT
 (22U)

	)

34488 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT214
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT214_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT214_MASK
)

	)

34489 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT215_MASK
 (0x800000U)

	)

34490 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT215_SHIFT
 (23U)

	)

34491 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT215
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT215_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT215_MASK
)

	)

34492 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT216_MASK
 (0x1000000U)

	)

34493 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT216_SHIFT
 (24U)

	)

34494 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT216
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT216_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT216_MASK
)

	)

34495 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT217_MASK
 (0x2000000U)

	)

34496 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT217_SHIFT
 (25U)

	)

34497 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT217
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT217_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT217_MASK
)

	)

34498 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT218_MASK
 (0x4000000U)

	)

34499 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT218_SHIFT
 (26U)

	)

34500 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT218
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT218_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT218_MASK
)

	)

34501 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT219_MASK
 (0x8000000U)

	)

34502 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT219_SHIFT
 (27U)

	)

34503 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT219
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT219_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT219_MASK
)

	)

34504 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT220_MASK
 (0x10000000U)

	)

34505 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT220_SHIFT
 (28U)

	)

34506 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT220
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT220_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT220_MASK
)

	)

34507 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT221_MASK
 (0x20000000U)

	)

34508 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT221_SHIFT
 (29U)

	)

34509 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT221
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT221_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT221_MASK
)

	)

34510 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT222_MASK
 (0x40000000U)

	)

34511 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT222_SHIFT
 (30U)

	)

34512 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT222
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT222_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT222_MASK
)

	)

34513 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT223_MASK
 (0x80000000U)

	)

34514 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT223_SHIFT
 (31U)

	)

34515 
	#PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT223
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT223_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_6_LUTOUT223_MASK
)

	)

34518 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT224_MASK
 (0x1U)

	)

34519 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT224_SHIFT
 (0U)

	)

34520 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT224
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT224_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT224_MASK
)

	)

34521 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT225_MASK
 (0x2U)

	)

34522 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT225_SHIFT
 (1U)

	)

34523 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT225
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT225_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT225_MASK
)

	)

34524 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT226_MASK
 (0x4U)

	)

34525 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT226_SHIFT
 (2U)

	)

34526 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT226
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT226_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT226_MASK
)

	)

34527 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT227_MASK
 (0x8U)

	)

34528 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT227_SHIFT
 (3U)

	)

34529 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT227
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT227_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT227_MASK
)

	)

34530 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT228_MASK
 (0x10U)

	)

34531 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT228_SHIFT
 (4U)

	)

34532 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT228
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT228_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT228_MASK
)

	)

34533 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT229_MASK
 (0x20U)

	)

34534 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT229_SHIFT
 (5U)

	)

34535 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT229
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT229_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT229_MASK
)

	)

34536 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT230_MASK
 (0x40U)

	)

34537 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT230_SHIFT
 (6U)

	)

34538 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT230
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT230_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT230_MASK
)

	)

34539 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT231_MASK
 (0x80U)

	)

34540 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT231_SHIFT
 (7U)

	)

34541 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT231
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT231_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT231_MASK
)

	)

34542 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT232_MASK
 (0x100U)

	)

34543 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT232_SHIFT
 (8U)

	)

34544 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT232
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT232_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT232_MASK
)

	)

34545 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT233_MASK
 (0x200U)

	)

34546 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT233_SHIFT
 (9U)

	)

34547 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT233
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT233_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT233_MASK
)

	)

34548 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT234_MASK
 (0x400U)

	)

34549 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT234_SHIFT
 (10U)

	)

34550 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT234
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT234_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT234_MASK
)

	)

34551 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT235_MASK
 (0x800U)

	)

34552 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT235_SHIFT
 (11U)

	)

34553 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT235
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT235_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT235_MASK
)

	)

34554 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT236_MASK
 (0x1000U)

	)

34555 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT236_SHIFT
 (12U)

	)

34556 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT236
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT236_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT236_MASK
)

	)

34557 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT237_MASK
 (0x2000U)

	)

34558 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT237_SHIFT
 (13U)

	)

34559 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT237
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT237_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT237_MASK
)

	)

34560 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT238_MASK
 (0x4000U)

	)

34561 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT238_SHIFT
 (14U)

	)

34562 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT238
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT238_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT238_MASK
)

	)

34563 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT239_MASK
 (0x8000U)

	)

34564 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT239_SHIFT
 (15U)

	)

34565 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT239
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT239_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT239_MASK
)

	)

34566 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT240_MASK
 (0x10000U)

	)

34567 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT240_SHIFT
 (16U)

	)

34568 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT240
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT240_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT240_MASK
)

	)

34569 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT241_MASK
 (0x20000U)

	)

34570 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT241_SHIFT
 (17U)

	)

34571 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT241
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT241_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT241_MASK
)

	)

34572 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT242_MASK
 (0x40000U)

	)

34573 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT242_SHIFT
 (18U)

	)

34574 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT242
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT242_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT242_MASK
)

	)

34575 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT243_MASK
 (0x80000U)

	)

34576 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT243_SHIFT
 (19U)

	)

34577 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT243
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT243_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT243_MASK
)

	)

34578 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT244_MASK
 (0x100000U)

	)

34579 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT244_SHIFT
 (20U)

	)

34580 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT244
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT244_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT244_MASK
)

	)

34581 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT245_MASK
 (0x200000U)

	)

34582 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT245_SHIFT
 (21U)

	)

34583 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT245
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT245_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT245_MASK
)

	)

34584 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT246_MASK
 (0x400000U)

	)

34585 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT246_SHIFT
 (22U)

	)

34586 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT246
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT246_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT246_MASK
)

	)

34587 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT247_MASK
 (0x800000U)

	)

34588 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT247_SHIFT
 (23U)

	)

34589 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT247
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT247_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT247_MASK
)

	)

34590 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT248_MASK
 (0x1000000U)

	)

34591 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT248_SHIFT
 (24U)

	)

34592 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT248
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT248_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT248_MASK
)

	)

34593 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT249_MASK
 (0x2000000U)

	)

34594 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT249_SHIFT
 (25U)

	)

34595 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT249
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT249_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT249_MASK
)

	)

34596 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT250_MASK
 (0x4000000U)

	)

34597 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT250_SHIFT
 (26U)

	)

34598 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT250
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT250_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT250_MASK
)

	)

34599 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT251_MASK
 (0x8000000U)

	)

34600 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT251_SHIFT
 (27U)

	)

34601 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT251
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT251_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT251_MASK
)

	)

34602 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT252_MASK
 (0x10000000U)

	)

34603 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT252_SHIFT
 (28U)

	)

34604 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT252
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT252_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT252_MASK
)

	)

34605 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT253_MASK
 (0x20000000U)

	)

34606 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT253_SHIFT
 (29U)

	)

34607 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT253
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT253_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT253_MASK
)

	)

34608 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT254_MASK
 (0x40000000U)

	)

34609 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT254_SHIFT
 (30U)

	)

34610 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT254
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT254_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT254_MASK
)

	)

34611 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT255_MASK
 (0x80000000U)

	)

34612 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT255_SHIFT
 (31U)

	)

34613 
	#PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT255
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT255_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_OUT3_7_LUTOUT255_MASK
)

	)

34616 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK0_MASK
 (0xFFU)

	)

34617 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK0_SHIFT
 (0U)

	)

34618 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_MASKS_MASK0_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_MASKS_MASK0_MASK
)

	)

34619 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK1_MASK
 (0xFF00U)

	)

34620 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK1_SHIFT
 (8U)

	)

34621 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_MASKS_MASK1_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_MASKS_MASK1_MASK
)

	)

34622 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK2_MASK
 (0xFF0000U)

	)

34623 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK2_SHIFT
 (16U)

	)

34624 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_MASKS_MASK2_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_MASKS_MASK2_MASK
)

	)

34625 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK3_MASK
 (0xFF000000U)

	)

34626 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK3_SHIFT
 (24U)

	)

34627 
	#PXP_WFE_B_STG3_F8X1_MASKS_MASK3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_WFE_B_STG3_F8X1_MASKS_MASK3_SHIFT
)Ë& 
PXP_WFE_B_STG3_F8X1_MASKS_MASK3_MASK
)

	)

34630 
	#PXP_ALU_B_CTRL_ENABLE_MASK
 (0x1U)

	)

34631 
	#PXP_ALU_B_CTRL_ENABLE_SHIFT
 (0U)

	)

34632 
	#PXP_ALU_B_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_ENABLE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_ENABLE_MASK
)

	)

34633 
	#PXP_ALU_B_CTRL_START_MASK
 (0x10U)

	)

34634 
	#PXP_ALU_B_CTRL_START_SHIFT
 (4U)

	)

34635 
	#PXP_ALU_B_CTRL_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_START_SHIFT
)Ë& 
PXP_ALU_B_CTRL_START_MASK
)

	)

34636 
	#PXP_ALU_B_CTRL_SW_RESET_MASK
 (0x100U)

	)

34637 
	#PXP_ALU_B_CTRL_SW_RESET_SHIFT
 (8U)

	)

34638 
	#PXP_ALU_B_CTRL_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SW_RESET_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SW_RESET_MASK
)

	)

34639 
	#PXP_ALU_B_CTRL_BYPASS_MASK
 (0x1000U)

	)

34640 
	#PXP_ALU_B_CTRL_BYPASS_SHIFT
 (12U)

	)

34641 
	#PXP_ALU_B_CTRL_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_BYPASS_SHIFT
)Ë& 
PXP_ALU_B_CTRL_BYPASS_MASK
)

	)

34642 
	#PXP_ALU_B_CTRL_DONE_IRQ_FLAG_MASK
 (0x10000U)

	)

34643 
	#PXP_ALU_B_CTRL_DONE_IRQ_FLAG_SHIFT
 (16U)

	)

34644 
	#PXP_ALU_B_CTRL_DONE_IRQ_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_DONE_IRQ_FLAG_SHIFT
)Ë& 
PXP_ALU_B_CTRL_DONE_IRQ_FLAG_MASK
)

	)

34645 
	#PXP_ALU_B_CTRL_DONE_IRQ_EN_MASK
 (0x100000U)

	)

34646 
	#PXP_ALU_B_CTRL_DONE_IRQ_EN_SHIFT
 (20U)

	)

34647 
	#PXP_ALU_B_CTRL_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_ALU_B_CTRL_DONE_IRQ_EN_MASK
)

	)

34648 
	#PXP_ALU_B_CTRL_DONE_MASK
 (0x10000000U)

	)

34649 
	#PXP_ALU_B_CTRL_DONE_SHIFT
 (28U)

	)

34650 
	#PXP_ALU_B_CTRL_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_DONE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_DONE_MASK
)

	)

34653 
	#PXP_ALU_B_CTRL_SET_ENABLE_MASK
 (0x1U)

	)

34654 
	#PXP_ALU_B_CTRL_SET_ENABLE_SHIFT
 (0U)

	)

34655 
	#PXP_ALU_B_CTRL_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_ENABLE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_ENABLE_MASK
)

	)

34656 
	#PXP_ALU_B_CTRL_SET_START_MASK
 (0x10U)

	)

34657 
	#PXP_ALU_B_CTRL_SET_START_SHIFT
 (4U)

	)

34658 
	#PXP_ALU_B_CTRL_SET_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_START_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_START_MASK
)

	)

34659 
	#PXP_ALU_B_CTRL_SET_SW_RESET_MASK
 (0x100U)

	)

34660 
	#PXP_ALU_B_CTRL_SET_SW_RESET_SHIFT
 (8U)

	)

34661 
	#PXP_ALU_B_CTRL_SET_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_SW_RESET_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_SW_RESET_MASK
)

	)

34662 
	#PXP_ALU_B_CTRL_SET_BYPASS_MASK
 (0x1000U)

	)

34663 
	#PXP_ALU_B_CTRL_SET_BYPASS_SHIFT
 (12U)

	)

34664 
	#PXP_ALU_B_CTRL_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_BYPASS_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_BYPASS_MASK
)

	)

34665 
	#PXP_ALU_B_CTRL_SET_DONE_IRQ_FLAG_MASK
 (0x10000U)

	)

34666 
	#PXP_ALU_B_CTRL_SET_DONE_IRQ_FLAG_SHIFT
 (16U)

	)

34667 
	#PXP_ALU_B_CTRL_SET_DONE_IRQ_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_DONE_IRQ_FLAG_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_DONE_IRQ_FLAG_MASK
)

	)

34668 
	#PXP_ALU_B_CTRL_SET_DONE_IRQ_EN_MASK
 (0x100000U)

	)

34669 
	#PXP_ALU_B_CTRL_SET_DONE_IRQ_EN_SHIFT
 (20U)

	)

34670 
	#PXP_ALU_B_CTRL_SET_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_DONE_IRQ_EN_MASK
)

	)

34671 
	#PXP_ALU_B_CTRL_SET_DONE_MASK
 (0x10000000U)

	)

34672 
	#PXP_ALU_B_CTRL_SET_DONE_SHIFT
 (28U)

	)

34673 
	#PXP_ALU_B_CTRL_SET_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_SET_DONE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_SET_DONE_MASK
)

	)

34676 
	#PXP_ALU_B_CTRL_CLR_ENABLE_MASK
 (0x1U)

	)

34677 
	#PXP_ALU_B_CTRL_CLR_ENABLE_SHIFT
 (0U)

	)

34678 
	#PXP_ALU_B_CTRL_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_ENABLE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_ENABLE_MASK
)

	)

34679 
	#PXP_ALU_B_CTRL_CLR_START_MASK
 (0x10U)

	)

34680 
	#PXP_ALU_B_CTRL_CLR_START_SHIFT
 (4U)

	)

34681 
	#PXP_ALU_B_CTRL_CLR_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_START_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_START_MASK
)

	)

34682 
	#PXP_ALU_B_CTRL_CLR_SW_RESET_MASK
 (0x100U)

	)

34683 
	#PXP_ALU_B_CTRL_CLR_SW_RESET_SHIFT
 (8U)

	)

34684 
	#PXP_ALU_B_CTRL_CLR_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_SW_RESET_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_SW_RESET_MASK
)

	)

34685 
	#PXP_ALU_B_CTRL_CLR_BYPASS_MASK
 (0x1000U)

	)

34686 
	#PXP_ALU_B_CTRL_CLR_BYPASS_SHIFT
 (12U)

	)

34687 
	#PXP_ALU_B_CTRL_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_BYPASS_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_BYPASS_MASK
)

	)

34688 
	#PXP_ALU_B_CTRL_CLR_DONE_IRQ_FLAG_MASK
 (0x10000U)

	)

34689 
	#PXP_ALU_B_CTRL_CLR_DONE_IRQ_FLAG_SHIFT
 (16U)

	)

34690 
	#PXP_ALU_B_CTRL_CLR_DONE_IRQ_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_DONE_IRQ_FLAG_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_DONE_IRQ_FLAG_MASK
)

	)

34691 
	#PXP_ALU_B_CTRL_CLR_DONE_IRQ_EN_MASK
 (0x100000U)

	)

34692 
	#PXP_ALU_B_CTRL_CLR_DONE_IRQ_EN_SHIFT
 (20U)

	)

34693 
	#PXP_ALU_B_CTRL_CLR_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_DONE_IRQ_EN_MASK
)

	)

34694 
	#PXP_ALU_B_CTRL_CLR_DONE_MASK
 (0x10000000U)

	)

34695 
	#PXP_ALU_B_CTRL_CLR_DONE_SHIFT
 (28U)

	)

34696 
	#PXP_ALU_B_CTRL_CLR_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_CLR_DONE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_CLR_DONE_MASK
)

	)

34699 
	#PXP_ALU_B_CTRL_TOG_ENABLE_MASK
 (0x1U)

	)

34700 
	#PXP_ALU_B_CTRL_TOG_ENABLE_SHIFT
 (0U)

	)

34701 
	#PXP_ALU_B_CTRL_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_ENABLE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_ENABLE_MASK
)

	)

34702 
	#PXP_ALU_B_CTRL_TOG_START_MASK
 (0x10U)

	)

34703 
	#PXP_ALU_B_CTRL_TOG_START_SHIFT
 (4U)

	)

34704 
	#PXP_ALU_B_CTRL_TOG_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_START_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_START_MASK
)

	)

34705 
	#PXP_ALU_B_CTRL_TOG_SW_RESET_MASK
 (0x100U)

	)

34706 
	#PXP_ALU_B_CTRL_TOG_SW_RESET_SHIFT
 (8U)

	)

34707 
	#PXP_ALU_B_CTRL_TOG_SW_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_SW_RESET_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_SW_RESET_MASK
)

	)

34708 
	#PXP_ALU_B_CTRL_TOG_BYPASS_MASK
 (0x1000U)

	)

34709 
	#PXP_ALU_B_CTRL_TOG_BYPASS_SHIFT
 (12U)

	)

34710 
	#PXP_ALU_B_CTRL_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_BYPASS_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_BYPASS_MASK
)

	)

34711 
	#PXP_ALU_B_CTRL_TOG_DONE_IRQ_FLAG_MASK
 (0x10000U)

	)

34712 
	#PXP_ALU_B_CTRL_TOG_DONE_IRQ_FLAG_SHIFT
 (16U)

	)

34713 
	#PXP_ALU_B_CTRL_TOG_DONE_IRQ_FLAG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_DONE_IRQ_FLAG_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_DONE_IRQ_FLAG_MASK
)

	)

34714 
	#PXP_ALU_B_CTRL_TOG_DONE_IRQ_EN_MASK
 (0x100000U)

	)

34715 
	#PXP_ALU_B_CTRL_TOG_DONE_IRQ_EN_SHIFT
 (20U)

	)

34716 
	#PXP_ALU_B_CTRL_TOG_DONE_IRQ_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_DONE_IRQ_EN_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_DONE_IRQ_EN_MASK
)

	)

34717 
	#PXP_ALU_B_CTRL_TOG_DONE_MASK
 (0x10000000U)

	)

34718 
	#PXP_ALU_B_CTRL_TOG_DONE_SHIFT
 (28U)

	)

34719 
	#PXP_ALU_B_CTRL_TOG_DONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CTRL_TOG_DONE_SHIFT
)Ë& 
PXP_ALU_B_CTRL_TOG_DONE_MASK
)

	)

34722 
	#PXP_ALU_B_BUF_SIZE_BUF_WIDTH_MASK
 (0xFFFU)

	)

34723 
	#PXP_ALU_B_BUF_SIZE_BUF_WIDTH_SHIFT
 (0U)

	)

34724 
	#PXP_ALU_B_BUF_SIZE_BUF_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_BUF_SIZE_BUF_WIDTH_SHIFT
)Ë& 
PXP_ALU_B_BUF_SIZE_BUF_WIDTH_MASK
)

	)

34725 
	#PXP_ALU_B_BUF_SIZE_BUF_HEIGHT_MASK
 (0xFFF0000U)

	)

34726 
	#PXP_ALU_B_BUF_SIZE_BUF_HEIGHT_SHIFT
 (16U)

	)

34727 
	#PXP_ALU_B_BUF_SIZE_BUF_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_BUF_SIZE_BUF_HEIGHT_SHIFT
)Ë& 
PXP_ALU_B_BUF_SIZE_BUF_HEIGHT_MASK
)

	)

34730 
	#PXP_ALU_B_INST_ENTRY_ENTRY_ADDR_MASK
 (0xFFFFU)

	)

34731 
	#PXP_ALU_B_INST_ENTRY_ENTRY_ADDR_SHIFT
 (0U)

	)

34732 
	#PXP_ALU_B_INST_ENTRY_ENTRY_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_INST_ENTRY_ENTRY_ADDR_SHIFT
)Ë& 
PXP_ALU_B_INST_ENTRY_ENTRY_ADDR_MASK
)

	)

34735 
	#PXP_ALU_B_PARAM_PARAM0_MASK
 (0xFFU)

	)

34736 
	#PXP_ALU_B_PARAM_PARAM0_SHIFT
 (0U)

	)

34737 
	#PXP_ALU_B_PARAM_PARAM0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_PARAM_PARAM0_SHIFT
)Ë& 
PXP_ALU_B_PARAM_PARAM0_MASK
)

	)

34738 
	#PXP_ALU_B_PARAM_PARAM1_MASK
 (0xFF00U)

	)

34739 
	#PXP_ALU_B_PARAM_PARAM1_SHIFT
 (8U)

	)

34740 
	#PXP_ALU_B_PARAM_PARAM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_PARAM_PARAM1_SHIFT
)Ë& 
PXP_ALU_B_PARAM_PARAM1_MASK
)

	)

34743 
	#PXP_ALU_B_CONFIG_BUF_ADDR_MASK
 (0xFFFFFFFFU)

	)

34744 
	#PXP_ALU_B_CONFIG_BUF_ADDR_SHIFT
 (0U)

	)

34745 
	#PXP_ALU_B_CONFIG_BUF_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_CONFIG_BUF_ADDR_SHIFT
)Ë& 
PXP_ALU_B_CONFIG_BUF_ADDR_MASK
)

	)

34748 
	#PXP_ALU_B_LUT_CONFIG_EN_MASK
 (0x1U)

	)

34749 
	#PXP_ALU_B_LUT_CONFIG_EN_SHIFT
 (0U)

	)

34750 
	#PXP_ALU_B_LUT_CONFIG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_EN_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_EN_MASK
)

	)

34751 
	#PXP_ALU_B_LUT_CONFIG_MODE_MASK
 (0x30U)

	)

34752 
	#PXP_ALU_B_LUT_CONFIG_MODE_SHIFT
 (4U)

	)

34753 
	#PXP_ALU_B_LUT_CONFIG_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_MODE_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_MODE_MASK
)

	)

34756 
	#PXP_ALU_B_LUT_CONFIG_SET_EN_MASK
 (0x1U)

	)

34757 
	#PXP_ALU_B_LUT_CONFIG_SET_EN_SHIFT
 (0U)

	)

34758 
	#PXP_ALU_B_LUT_CONFIG_SET_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_SET_EN_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_SET_EN_MASK
)

	)

34759 
	#PXP_ALU_B_LUT_CONFIG_SET_MODE_MASK
 (0x30U)

	)

34760 
	#PXP_ALU_B_LUT_CONFIG_SET_MODE_SHIFT
 (4U)

	)

34761 
	#PXP_ALU_B_LUT_CONFIG_SET_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_SET_MODE_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_SET_MODE_MASK
)

	)

34764 
	#PXP_ALU_B_LUT_CONFIG_CLR_EN_MASK
 (0x1U)

	)

34765 
	#PXP_ALU_B_LUT_CONFIG_CLR_EN_SHIFT
 (0U)

	)

34766 
	#PXP_ALU_B_LUT_CONFIG_CLR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_CLR_EN_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_CLR_EN_MASK
)

	)

34767 
	#PXP_ALU_B_LUT_CONFIG_CLR_MODE_MASK
 (0x30U)

	)

34768 
	#PXP_ALU_B_LUT_CONFIG_CLR_MODE_SHIFT
 (4U)

	)

34769 
	#PXP_ALU_B_LUT_CONFIG_CLR_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_CLR_MODE_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_CLR_MODE_MASK
)

	)

34772 
	#PXP_ALU_B_LUT_CONFIG_TOG_EN_MASK
 (0x1U)

	)

34773 
	#PXP_ALU_B_LUT_CONFIG_TOG_EN_SHIFT
 (0U)

	)

34774 
	#PXP_ALU_B_LUT_CONFIG_TOG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_TOG_EN_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_TOG_EN_MASK
)

	)

34775 
	#PXP_ALU_B_LUT_CONFIG_TOG_MODE_MASK
 (0x30U)

	)

34776 
	#PXP_ALU_B_LUT_CONFIG_TOG_MODE_SHIFT
 (4U)

	)

34777 
	#PXP_ALU_B_LUT_CONFIG_TOG_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_CONFIG_TOG_MODE_SHIFT
)Ë& 
PXP_ALU_B_LUT_CONFIG_TOG_MODE_MASK
)

	)

34780 
	#PXP_ALU_B_LUT_DATA0_LUT_DATA_L_MASK
 (0xFFFFFFFFU)

	)

34781 
	#PXP_ALU_B_LUT_DATA0_LUT_DATA_L_SHIFT
 (0U)

	)

34782 
	#PXP_ALU_B_LUT_DATA0_LUT_DATA_L
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_DATA0_LUT_DATA_L_SHIFT
)Ë& 
PXP_ALU_B_LUT_DATA0_LUT_DATA_L_MASK
)

	)

34785 
	#PXP_ALU_B_LUT_DATA1_LUT_DATA_H_MASK
 (0xFFFFFFFFU)

	)

34786 
	#PXP_ALU_B_LUT_DATA1_LUT_DATA_H_SHIFT
 (0U)

	)

34787 
	#PXP_ALU_B_LUT_DATA1_LUT_DATA_H
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_LUT_DATA1_LUT_DATA_H_SHIFT
)Ë& 
PXP_ALU_B_LUT_DATA1_LUT_DATA_H_MASK
)

	)

34790 
	#PXP_ALU_B_DBG_DEBUG_VALUE_MASK
 (0xFFFFFFU)

	)

34791 
	#PXP_ALU_B_DBG_DEBUG_VALUE_SHIFT
 (0U)

	)

34792 
	#PXP_ALU_B_DBG_DEBUG_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_DBG_DEBUG_VALUE_SHIFT
)Ë& 
PXP_ALU_B_DBG_DEBUG_VALUE_MASK
)

	)

34793 
	#PXP_ALU_B_DBG_DEBUG_SEL_MASK
 (0xFF000000U)

	)

34794 
	#PXP_ALU_B_DBG_DEBUG_SEL_SHIFT
 (24U)

	)

34795 
	#PXP_ALU_B_DBG_DEBUG_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_ALU_B_DBG_DEBUG_SEL_SHIFT
)Ë& 
PXP_ALU_B_DBG_DEBUG_SEL_MASK
)

	)

34798 
	#PXP_HIST_A_CTRL_ENABLE_MASK
 (0x1U)

	)

34799 
	#PXP_HIST_A_CTRL_ENABLE_SHIFT
 (0U)

	)

34800 
	#PXP_HIST_A_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_CTRL_ENABLE_SHIFT
)Ë& 
PXP_HIST_A_CTRL_ENABLE_MASK
)

	)

34801 
	#PXP_HIST_A_CTRL_CLEAR_MASK
 (0x10U)

	)

34802 
	#PXP_HIST_A_CTRL_CLEAR_SHIFT
 (4U)

	)

34803 
	#PXP_HIST_A_CTRL_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_CTRL_CLEAR_SHIFT
)Ë& 
PXP_HIST_A_CTRL_CLEAR_MASK
)

	)

34804 
	#PXP_HIST_A_CTRL_STATUS_MASK
 (0x1F00U)

	)

34805 
	#PXP_HIST_A_CTRL_STATUS_SHIFT
 (8U)

	)

34806 
	#PXP_HIST_A_CTRL_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_CTRL_STATUS_SHIFT
)Ë& 
PXP_HIST_A_CTRL_STATUS_MASK
)

	)

34807 
	#PXP_HIST_A_CTRL_PIXEL_OFFSET_MASK
 (0x7F0000U)

	)

34808 
	#PXP_HIST_A_CTRL_PIXEL_OFFSET_SHIFT
 (16U)

	)

34809 
	#PXP_HIST_A_CTRL_PIXEL_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_CTRL_PIXEL_OFFSET_SHIFT
)Ë& 
PXP_HIST_A_CTRL_PIXEL_OFFSET_MASK
)

	)

34810 
	#PXP_HIST_A_CTRL_PIXEL_WIDTH_MASK
 (0x7000000U)

	)

34811 
	#PXP_HIST_A_CTRL_PIXEL_WIDTH_SHIFT
 (24U)

	)

34812 
	#PXP_HIST_A_CTRL_PIXEL_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_CTRL_PIXEL_WIDTH_SHIFT
)Ë& 
PXP_HIST_A_CTRL_PIXEL_WIDTH_MASK
)

	)

34815 
	#PXP_HIST_A_MASK_MASK_EN_MASK
 (0x1U)

	)

34816 
	#PXP_HIST_A_MASK_MASK_EN_SHIFT
 (0U)

	)

34817 
	#PXP_HIST_A_MASK_MASK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_MASK_MASK_EN_SHIFT
)Ë& 
PXP_HIST_A_MASK_MASK_EN_MASK
)

	)

34818 
	#PXP_HIST_A_MASK_MASK_MODE_MASK
 (0x30U)

	)

34819 
	#PXP_HIST_A_MASK_MASK_MODE_SHIFT
 (4U)

	)

34820 
	#PXP_HIST_A_MASK_MASK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_MASK_MASK_MODE_SHIFT
)Ë& 
PXP_HIST_A_MASK_MASK_MODE_MASK
)

	)

34821 
	#PXP_HIST_A_MASK_MASK_OFFSET_MASK
 (0x1FC0U)

	)

34822 
	#PXP_HIST_A_MASK_MASK_OFFSET_SHIFT
 (6U)

	)

34823 
	#PXP_HIST_A_MASK_MASK_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_MASK_MASK_OFFSET_SHIFT
)Ë& 
PXP_HIST_A_MASK_MASK_OFFSET_MASK
)

	)

34824 
	#PXP_HIST_A_MASK_MASK_WIDTH_MASK
 (0xE000U)

	)

34825 
	#PXP_HIST_A_MASK_MASK_WIDTH_SHIFT
 (13U)

	)

34826 
	#PXP_HIST_A_MASK_MASK_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_MASK_MASK_WIDTH_SHIFT
)Ë& 
PXP_HIST_A_MASK_MASK_WIDTH_MASK
)

	)

34827 
	#PXP_HIST_A_MASK_MASK_VALUE0_MASK
 (0xFF0000U)

	)

34828 
	#PXP_HIST_A_MASK_MASK_VALUE0_SHIFT
 (16U)

	)

34829 
	#PXP_HIST_A_MASK_MASK_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_MASK_MASK_VALUE0_SHIFT
)Ë& 
PXP_HIST_A_MASK_MASK_VALUE0_MASK
)

	)

34830 
	#PXP_HIST_A_MASK_MASK_VALUE1_MASK
 (0xFF000000U)

	)

34831 
	#PXP_HIST_A_MASK_MASK_VALUE1_SHIFT
 (24U)

	)

34832 
	#PXP_HIST_A_MASK_MASK_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_MASK_MASK_VALUE1_SHIFT
)Ë& 
PXP_HIST_A_MASK_MASK_VALUE1_MASK
)

	)

34835 
	#PXP_HIST_A_BUF_SIZE_WIDTH_MASK
 (0xFFFU)

	)

34836 
	#PXP_HIST_A_BUF_SIZE_WIDTH_SHIFT
 (0U)

	)

34837 
	#PXP_HIST_A_BUF_SIZE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_BUF_SIZE_WIDTH_SHIFT
)Ë& 
PXP_HIST_A_BUF_SIZE_WIDTH_MASK
)

	)

34838 
	#PXP_HIST_A_BUF_SIZE_HEIGHT_MASK
 (0xFFF0000U)

	)

34839 
	#PXP_HIST_A_BUF_SIZE_HEIGHT_SHIFT
 (16U)

	)

34840 
	#PXP_HIST_A_BUF_SIZE_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_BUF_SIZE_HEIGHT_SHIFT
)Ë& 
PXP_HIST_A_BUF_SIZE_HEIGHT_MASK
)

	)

34843 
	#PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_MASK
 (0xFFFFFFU)

	)

34844 
	#PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT
 (0U)

	)

34845 
	#PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT
)Ë& 
PXP_HIST_A_TOTAL_PIXEL_TOTAL_PIXEL_MASK
)

	)

34848 
	#PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_MASK
 (0xFFFU)

	)

34849 
	#PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT
 (0U)

	)

34850 
	#PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT
)Ë& 
PXP_HIST_A_ACTIVE_AREA_X_MIN_X_OFFSET_MASK
)

	)

34851 
	#PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_MASK
 (0xFFF0000U)

	)

34852 
	#PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT
 (16U)

	)

34853 
	#PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT
)Ë& 
PXP_HIST_A_ACTIVE_AREA_X_MAX_X_OFFSET_MASK
)

	)

34856 
	#PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK
 (0xFFFU)

	)

34857 
	#PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT
 (0U)

	)

34858 
	#PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT
)Ë& 
PXP_HIST_A_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK
)

	)

34859 
	#PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK
 (0xFFF0000U)

	)

34860 
	#PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT
 (16U)

	)

34861 
	#PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT
)Ë& 
PXP_HIST_A_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK
)

	)

34864 
	#PXP_HIST_A_RAW_STAT0_STAT0_MASK
 (0xFFFFFFFFU)

	)

34865 
	#PXP_HIST_A_RAW_STAT0_STAT0_SHIFT
 (0U)

	)

34866 
	#PXP_HIST_A_RAW_STAT0_STAT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_RAW_STAT0_STAT0_SHIFT
)Ë& 
PXP_HIST_A_RAW_STAT0_STAT0_MASK
)

	)

34869 
	#PXP_HIST_A_RAW_STAT1_STAT1_MASK
 (0xFFFFFFFFU)

	)

34870 
	#PXP_HIST_A_RAW_STAT1_STAT1_SHIFT
 (0U)

	)

34871 
	#PXP_HIST_A_RAW_STAT1_STAT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_A_RAW_STAT1_STAT1_SHIFT
)Ë& 
PXP_HIST_A_RAW_STAT1_STAT1_MASK
)

	)

34874 
	#PXP_HIST_B_CTRL_ENABLE_MASK
 (0x1U)

	)

34875 
	#PXP_HIST_B_CTRL_ENABLE_SHIFT
 (0U)

	)

34876 
	#PXP_HIST_B_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_CTRL_ENABLE_SHIFT
)Ë& 
PXP_HIST_B_CTRL_ENABLE_MASK
)

	)

34877 
	#PXP_HIST_B_CTRL_CLEAR_MASK
 (0x10U)

	)

34878 
	#PXP_HIST_B_CTRL_CLEAR_SHIFT
 (4U)

	)

34879 
	#PXP_HIST_B_CTRL_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_CTRL_CLEAR_SHIFT
)Ë& 
PXP_HIST_B_CTRL_CLEAR_MASK
)

	)

34880 
	#PXP_HIST_B_CTRL_STATUS_MASK
 (0x1F00U)

	)

34881 
	#PXP_HIST_B_CTRL_STATUS_SHIFT
 (8U)

	)

34882 
	#PXP_HIST_B_CTRL_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_CTRL_STATUS_SHIFT
)Ë& 
PXP_HIST_B_CTRL_STATUS_MASK
)

	)

34883 
	#PXP_HIST_B_CTRL_PIXEL_OFFSET_MASK
 (0x7F0000U)

	)

34884 
	#PXP_HIST_B_CTRL_PIXEL_OFFSET_SHIFT
 (16U)

	)

34885 
	#PXP_HIST_B_CTRL_PIXEL_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_CTRL_PIXEL_OFFSET_SHIFT
)Ë& 
PXP_HIST_B_CTRL_PIXEL_OFFSET_MASK
)

	)

34886 
	#PXP_HIST_B_CTRL_PIXEL_WIDTH_MASK
 (0x7000000U)

	)

34887 
	#PXP_HIST_B_CTRL_PIXEL_WIDTH_SHIFT
 (24U)

	)

34888 
	#PXP_HIST_B_CTRL_PIXEL_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_CTRL_PIXEL_WIDTH_SHIFT
)Ë& 
PXP_HIST_B_CTRL_PIXEL_WIDTH_MASK
)

	)

34891 
	#PXP_HIST_B_MASK_MASK_EN_MASK
 (0x1U)

	)

34892 
	#PXP_HIST_B_MASK_MASK_EN_SHIFT
 (0U)

	)

34893 
	#PXP_HIST_B_MASK_MASK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_MASK_MASK_EN_SHIFT
)Ë& 
PXP_HIST_B_MASK_MASK_EN_MASK
)

	)

34894 
	#PXP_HIST_B_MASK_MASK_MODE_MASK
 (0x30U)

	)

34895 
	#PXP_HIST_B_MASK_MASK_MODE_SHIFT
 (4U)

	)

34896 
	#PXP_HIST_B_MASK_MASK_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_MASK_MASK_MODE_SHIFT
)Ë& 
PXP_HIST_B_MASK_MASK_MODE_MASK
)

	)

34897 
	#PXP_HIST_B_MASK_MASK_OFFSET_MASK
 (0x1FC0U)

	)

34898 
	#PXP_HIST_B_MASK_MASK_OFFSET_SHIFT
 (6U)

	)

34899 
	#PXP_HIST_B_MASK_MASK_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_MASK_MASK_OFFSET_SHIFT
)Ë& 
PXP_HIST_B_MASK_MASK_OFFSET_MASK
)

	)

34900 
	#PXP_HIST_B_MASK_MASK_WIDTH_MASK
 (0xE000U)

	)

34901 
	#PXP_HIST_B_MASK_MASK_WIDTH_SHIFT
 (13U)

	)

34902 
	#PXP_HIST_B_MASK_MASK_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_MASK_MASK_WIDTH_SHIFT
)Ë& 
PXP_HIST_B_MASK_MASK_WIDTH_MASK
)

	)

34903 
	#PXP_HIST_B_MASK_MASK_VALUE0_MASK
 (0xFF0000U)

	)

34904 
	#PXP_HIST_B_MASK_MASK_VALUE0_SHIFT
 (16U)

	)

34905 
	#PXP_HIST_B_MASK_MASK_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_MASK_MASK_VALUE0_SHIFT
)Ë& 
PXP_HIST_B_MASK_MASK_VALUE0_MASK
)

	)

34906 
	#PXP_HIST_B_MASK_MASK_VALUE1_MASK
 (0xFF000000U)

	)

34907 
	#PXP_HIST_B_MASK_MASK_VALUE1_SHIFT
 (24U)

	)

34908 
	#PXP_HIST_B_MASK_MASK_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_MASK_MASK_VALUE1_SHIFT
)Ë& 
PXP_HIST_B_MASK_MASK_VALUE1_MASK
)

	)

34911 
	#PXP_HIST_B_BUF_SIZE_WIDTH_MASK
 (0xFFFU)

	)

34912 
	#PXP_HIST_B_BUF_SIZE_WIDTH_SHIFT
 (0U)

	)

34913 
	#PXP_HIST_B_BUF_SIZE_WIDTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_BUF_SIZE_WIDTH_SHIFT
)Ë& 
PXP_HIST_B_BUF_SIZE_WIDTH_MASK
)

	)

34914 
	#PXP_HIST_B_BUF_SIZE_HEIGHT_MASK
 (0xFFF0000U)

	)

34915 
	#PXP_HIST_B_BUF_SIZE_HEIGHT_SHIFT
 (16U)

	)

34916 
	#PXP_HIST_B_BUF_SIZE_HEIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_BUF_SIZE_HEIGHT_SHIFT
)Ë& 
PXP_HIST_B_BUF_SIZE_HEIGHT_MASK
)

	)

34919 
	#PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_MASK
 (0xFFFFFFU)

	)

34920 
	#PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT
 (0U)

	)

34921 
	#PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_SHIFT
)Ë& 
PXP_HIST_B_TOTAL_PIXEL_TOTAL_PIXEL_MASK
)

	)

34924 
	#PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_MASK
 (0xFFFU)

	)

34925 
	#PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT
 (0U)

	)

34926 
	#PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_SHIFT
)Ë& 
PXP_HIST_B_ACTIVE_AREA_X_MIN_X_OFFSET_MASK
)

	)

34927 
	#PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_MASK
 (0xFFF0000U)

	)

34928 
	#PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT
 (16U)

	)

34929 
	#PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_SHIFT
)Ë& 
PXP_HIST_B_ACTIVE_AREA_X_MAX_X_OFFSET_MASK
)

	)

34932 
	#PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK
 (0xFFFU)

	)

34933 
	#PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT
 (0U)

	)

34934 
	#PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_SHIFT
)Ë& 
PXP_HIST_B_ACTIVE_AREA_Y_MIN_Y_OFFSET_MASK
)

	)

34935 
	#PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK
 (0xFFF0000U)

	)

34936 
	#PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT
 (16U)

	)

34937 
	#PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_SHIFT
)Ë& 
PXP_HIST_B_ACTIVE_AREA_Y_MAX_Y_OFFSET_MASK
)

	)

34940 
	#PXP_HIST_B_RAW_STAT0_STAT0_MASK
 (0xFFFFFFFFU)

	)

34941 
	#PXP_HIST_B_RAW_STAT0_STAT0_SHIFT
 (0U)

	)

34942 
	#PXP_HIST_B_RAW_STAT0_STAT0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_RAW_STAT0_STAT0_SHIFT
)Ë& 
PXP_HIST_B_RAW_STAT0_STAT0_MASK
)

	)

34945 
	#PXP_HIST_B_RAW_STAT1_STAT1_MASK
 (0xFFFFFFFFU)

	)

34946 
	#PXP_HIST_B_RAW_STAT1_STAT1_SHIFT
 (0U)

	)

34947 
	#PXP_HIST_B_RAW_STAT1_STAT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST_B_RAW_STAT1_STAT1_SHIFT
)Ë& 
PXP_HIST_B_RAW_STAT1_STAT1_MASK
)

	)

34950 
	#PXP_HIST2_PARAM_VALUE0_MASK
 (0x3FU)

	)

34951 
	#PXP_HIST2_PARAM_VALUE0_SHIFT
 (0U)

	)

34952 
	#PXP_HIST2_PARAM_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST2_PARAM_VALUE0_SHIFT
)Ë& 
PXP_HIST2_PARAM_VALUE0_MASK
)

	)

34953 
	#PXP_HIST2_PARAM_VALUE1_MASK
 (0x3F00U)

	)

34954 
	#PXP_HIST2_PARAM_VALUE1_SHIFT
 (8U)

	)

34955 
	#PXP_HIST2_PARAM_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST2_PARAM_VALUE1_SHIFT
)Ë& 
PXP_HIST2_PARAM_VALUE1_MASK
)

	)

34958 
	#PXP_HIST4_PARAM_VALUE0_MASK
 (0x3FU)

	)

34959 
	#PXP_HIST4_PARAM_VALUE0_SHIFT
 (0U)

	)

34960 
	#PXP_HIST4_PARAM_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST4_PARAM_VALUE0_SHIFT
)Ë& 
PXP_HIST4_PARAM_VALUE0_MASK
)

	)

34961 
	#PXP_HIST4_PARAM_VALUE1_MASK
 (0x3F00U)

	)

34962 
	#PXP_HIST4_PARAM_VALUE1_SHIFT
 (8U)

	)

34963 
	#PXP_HIST4_PARAM_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST4_PARAM_VALUE1_SHIFT
)Ë& 
PXP_HIST4_PARAM_VALUE1_MASK
)

	)

34964 
	#PXP_HIST4_PARAM_VALUE2_MASK
 (0x3F0000U)

	)

34965 
	#PXP_HIST4_PARAM_VALUE2_SHIFT
 (16U)

	)

34966 
	#PXP_HIST4_PARAM_VALUE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST4_PARAM_VALUE2_SHIFT
)Ë& 
PXP_HIST4_PARAM_VALUE2_MASK
)

	)

34967 
	#PXP_HIST4_PARAM_VALUE3_MASK
 (0x3F000000U)

	)

34968 
	#PXP_HIST4_PARAM_VALUE3_SHIFT
 (24U)

	)

34969 
	#PXP_HIST4_PARAM_VALUE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST4_PARAM_VALUE3_SHIFT
)Ë& 
PXP_HIST4_PARAM_VALUE3_MASK
)

	)

34972 
	#PXP_HIST8_PARAM0_VALUE0_MASK
 (0x3FU)

	)

34973 
	#PXP_HIST8_PARAM0_VALUE0_SHIFT
 (0U)

	)

34974 
	#PXP_HIST8_PARAM0_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM0_VALUE0_SHIFT
)Ë& 
PXP_HIST8_PARAM0_VALUE0_MASK
)

	)

34975 
	#PXP_HIST8_PARAM0_VALUE1_MASK
 (0x3F00U)

	)

34976 
	#PXP_HIST8_PARAM0_VALUE1_SHIFT
 (8U)

	)

34977 
	#PXP_HIST8_PARAM0_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM0_VALUE1_SHIFT
)Ë& 
PXP_HIST8_PARAM0_VALUE1_MASK
)

	)

34978 
	#PXP_HIST8_PARAM0_VALUE2_MASK
 (0x3F0000U)

	)

34979 
	#PXP_HIST8_PARAM0_VALUE2_SHIFT
 (16U)

	)

34980 
	#PXP_HIST8_PARAM0_VALUE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM0_VALUE2_SHIFT
)Ë& 
PXP_HIST8_PARAM0_VALUE2_MASK
)

	)

34981 
	#PXP_HIST8_PARAM0_VALUE3_MASK
 (0x3F000000U)

	)

34982 
	#PXP_HIST8_PARAM0_VALUE3_SHIFT
 (24U)

	)

34983 
	#PXP_HIST8_PARAM0_VALUE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM0_VALUE3_SHIFT
)Ë& 
PXP_HIST8_PARAM0_VALUE3_MASK
)

	)

34986 
	#PXP_HIST8_PARAM1_VALUE4_MASK
 (0x3FU)

	)

34987 
	#PXP_HIST8_PARAM1_VALUE4_SHIFT
 (0U)

	)

34988 
	#PXP_HIST8_PARAM1_VALUE4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM1_VALUE4_SHIFT
)Ë& 
PXP_HIST8_PARAM1_VALUE4_MASK
)

	)

34989 
	#PXP_HIST8_PARAM1_VALUE5_MASK
 (0x3F00U)

	)

34990 
	#PXP_HIST8_PARAM1_VALUE5_SHIFT
 (8U)

	)

34991 
	#PXP_HIST8_PARAM1_VALUE5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM1_VALUE5_SHIFT
)Ë& 
PXP_HIST8_PARAM1_VALUE5_MASK
)

	)

34992 
	#PXP_HIST8_PARAM1_VALUE6_MASK
 (0x3F0000U)

	)

34993 
	#PXP_HIST8_PARAM1_VALUE6_SHIFT
 (16U)

	)

34994 
	#PXP_HIST8_PARAM1_VALUE6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM1_VALUE6_SHIFT
)Ë& 
PXP_HIST8_PARAM1_VALUE6_MASK
)

	)

34995 
	#PXP_HIST8_PARAM1_VALUE7_MASK
 (0x3F000000U)

	)

34996 
	#PXP_HIST8_PARAM1_VALUE7_SHIFT
 (24U)

	)

34997 
	#PXP_HIST8_PARAM1_VALUE7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST8_PARAM1_VALUE7_SHIFT
)Ë& 
PXP_HIST8_PARAM1_VALUE7_MASK
)

	)

35000 
	#PXP_HIST16_PARAM0_VALUE0_MASK
 (0x3FU)

	)

35001 
	#PXP_HIST16_PARAM0_VALUE0_SHIFT
 (0U)

	)

35002 
	#PXP_HIST16_PARAM0_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM0_VALUE0_SHIFT
)Ë& 
PXP_HIST16_PARAM0_VALUE0_MASK
)

	)

35003 
	#PXP_HIST16_PARAM0_VALUE1_MASK
 (0x3F00U)

	)

35004 
	#PXP_HIST16_PARAM0_VALUE1_SHIFT
 (8U)

	)

35005 
	#PXP_HIST16_PARAM0_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM0_VALUE1_SHIFT
)Ë& 
PXP_HIST16_PARAM0_VALUE1_MASK
)

	)

35006 
	#PXP_HIST16_PARAM0_VALUE2_MASK
 (0x3F0000U)

	)

35007 
	#PXP_HIST16_PARAM0_VALUE2_SHIFT
 (16U)

	)

35008 
	#PXP_HIST16_PARAM0_VALUE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM0_VALUE2_SHIFT
)Ë& 
PXP_HIST16_PARAM0_VALUE2_MASK
)

	)

35009 
	#PXP_HIST16_PARAM0_VALUE3_MASK
 (0x3F000000U)

	)

35010 
	#PXP_HIST16_PARAM0_VALUE3_SHIFT
 (24U)

	)

35011 
	#PXP_HIST16_PARAM0_VALUE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM0_VALUE3_SHIFT
)Ë& 
PXP_HIST16_PARAM0_VALUE3_MASK
)

	)

35014 
	#PXP_HIST16_PARAM1_VALUE4_MASK
 (0x3FU)

	)

35015 
	#PXP_HIST16_PARAM1_VALUE4_SHIFT
 (0U)

	)

35016 
	#PXP_HIST16_PARAM1_VALUE4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM1_VALUE4_SHIFT
)Ë& 
PXP_HIST16_PARAM1_VALUE4_MASK
)

	)

35017 
	#PXP_HIST16_PARAM1_VALUE5_MASK
 (0x3F00U)

	)

35018 
	#PXP_HIST16_PARAM1_VALUE5_SHIFT
 (8U)

	)

35019 
	#PXP_HIST16_PARAM1_VALUE5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM1_VALUE5_SHIFT
)Ë& 
PXP_HIST16_PARAM1_VALUE5_MASK
)

	)

35020 
	#PXP_HIST16_PARAM1_VALUE6_MASK
 (0x3F0000U)

	)

35021 
	#PXP_HIST16_PARAM1_VALUE6_SHIFT
 (16U)

	)

35022 
	#PXP_HIST16_PARAM1_VALUE6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM1_VALUE6_SHIFT
)Ë& 
PXP_HIST16_PARAM1_VALUE6_MASK
)

	)

35023 
	#PXP_HIST16_PARAM1_VALUE7_MASK
 (0x3F000000U)

	)

35024 
	#PXP_HIST16_PARAM1_VALUE7_SHIFT
 (24U)

	)

35025 
	#PXP_HIST16_PARAM1_VALUE7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM1_VALUE7_SHIFT
)Ë& 
PXP_HIST16_PARAM1_VALUE7_MASK
)

	)

35028 
	#PXP_HIST16_PARAM2_VALUE8_MASK
 (0x3FU)

	)

35029 
	#PXP_HIST16_PARAM2_VALUE8_SHIFT
 (0U)

	)

35030 
	#PXP_HIST16_PARAM2_VALUE8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM2_VALUE8_SHIFT
)Ë& 
PXP_HIST16_PARAM2_VALUE8_MASK
)

	)

35031 
	#PXP_HIST16_PARAM2_VALUE9_MASK
 (0x3F00U)

	)

35032 
	#PXP_HIST16_PARAM2_VALUE9_SHIFT
 (8U)

	)

35033 
	#PXP_HIST16_PARAM2_VALUE9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM2_VALUE9_SHIFT
)Ë& 
PXP_HIST16_PARAM2_VALUE9_MASK
)

	)

35034 
	#PXP_HIST16_PARAM2_VALUE10_MASK
 (0x3F0000U)

	)

35035 
	#PXP_HIST16_PARAM2_VALUE10_SHIFT
 (16U)

	)

35036 
	#PXP_HIST16_PARAM2_VALUE10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM2_VALUE10_SHIFT
)Ë& 
PXP_HIST16_PARAM2_VALUE10_MASK
)

	)

35037 
	#PXP_HIST16_PARAM2_VALUE11_MASK
 (0x3F000000U)

	)

35038 
	#PXP_HIST16_PARAM2_VALUE11_SHIFT
 (24U)

	)

35039 
	#PXP_HIST16_PARAM2_VALUE11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM2_VALUE11_SHIFT
)Ë& 
PXP_HIST16_PARAM2_VALUE11_MASK
)

	)

35042 
	#PXP_HIST16_PARAM3_VALUE12_MASK
 (0x3FU)

	)

35043 
	#PXP_HIST16_PARAM3_VALUE12_SHIFT
 (0U)

	)

35044 
	#PXP_HIST16_PARAM3_VALUE12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM3_VALUE12_SHIFT
)Ë& 
PXP_HIST16_PARAM3_VALUE12_MASK
)

	)

35045 
	#PXP_HIST16_PARAM3_VALUE13_MASK
 (0x3F00U)

	)

35046 
	#PXP_HIST16_PARAM3_VALUE13_SHIFT
 (8U)

	)

35047 
	#PXP_HIST16_PARAM3_VALUE13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM3_VALUE13_SHIFT
)Ë& 
PXP_HIST16_PARAM3_VALUE13_MASK
)

	)

35048 
	#PXP_HIST16_PARAM3_VALUE14_MASK
 (0x3F0000U)

	)

35049 
	#PXP_HIST16_PARAM3_VALUE14_SHIFT
 (16U)

	)

35050 
	#PXP_HIST16_PARAM3_VALUE14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM3_VALUE14_SHIFT
)Ë& 
PXP_HIST16_PARAM3_VALUE14_MASK
)

	)

35051 
	#PXP_HIST16_PARAM3_VALUE15_MASK
 (0x3F000000U)

	)

35052 
	#PXP_HIST16_PARAM3_VALUE15_SHIFT
 (24U)

	)

35053 
	#PXP_HIST16_PARAM3_VALUE15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST16_PARAM3_VALUE15_SHIFT
)Ë& 
PXP_HIST16_PARAM3_VALUE15_MASK
)

	)

35056 
	#PXP_HIST32_PARAM0_VALUE0_MASK
 (0x3FU)

	)

35057 
	#PXP_HIST32_PARAM0_VALUE0_SHIFT
 (0U)

	)

35058 
	#PXP_HIST32_PARAM0_VALUE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM0_VALUE0_SHIFT
)Ë& 
PXP_HIST32_PARAM0_VALUE0_MASK
)

	)

35059 
	#PXP_HIST32_PARAM0_VALUE1_MASK
 (0x3F00U)

	)

35060 
	#PXP_HIST32_PARAM0_VALUE1_SHIFT
 (8U)

	)

35061 
	#PXP_HIST32_PARAM0_VALUE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM0_VALUE1_SHIFT
)Ë& 
PXP_HIST32_PARAM0_VALUE1_MASK
)

	)

35062 
	#PXP_HIST32_PARAM0_VALUE2_MASK
 (0x3F0000U)

	)

35063 
	#PXP_HIST32_PARAM0_VALUE2_SHIFT
 (16U)

	)

35064 
	#PXP_HIST32_PARAM0_VALUE2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM0_VALUE2_SHIFT
)Ë& 
PXP_HIST32_PARAM0_VALUE2_MASK
)

	)

35065 
	#PXP_HIST32_PARAM0_VALUE3_MASK
 (0x3F000000U)

	)

35066 
	#PXP_HIST32_PARAM0_VALUE3_SHIFT
 (24U)

	)

35067 
	#PXP_HIST32_PARAM0_VALUE3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM0_VALUE3_SHIFT
)Ë& 
PXP_HIST32_PARAM0_VALUE3_MASK
)

	)

35070 
	#PXP_HIST32_PARAM1_VALUE4_MASK
 (0x3FU)

	)

35071 
	#PXP_HIST32_PARAM1_VALUE4_SHIFT
 (0U)

	)

35072 
	#PXP_HIST32_PARAM1_VALUE4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM1_VALUE4_SHIFT
)Ë& 
PXP_HIST32_PARAM1_VALUE4_MASK
)

	)

35073 
	#PXP_HIST32_PARAM1_VALUE5_MASK
 (0x3F00U)

	)

35074 
	#PXP_HIST32_PARAM1_VALUE5_SHIFT
 (8U)

	)

35075 
	#PXP_HIST32_PARAM1_VALUE5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM1_VALUE5_SHIFT
)Ë& 
PXP_HIST32_PARAM1_VALUE5_MASK
)

	)

35076 
	#PXP_HIST32_PARAM1_VALUE6_MASK
 (0x3F0000U)

	)

35077 
	#PXP_HIST32_PARAM1_VALUE6_SHIFT
 (16U)

	)

35078 
	#PXP_HIST32_PARAM1_VALUE6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM1_VALUE6_SHIFT
)Ë& 
PXP_HIST32_PARAM1_VALUE6_MASK
)

	)

35079 
	#PXP_HIST32_PARAM1_VALUE7_MASK
 (0x3F000000U)

	)

35080 
	#PXP_HIST32_PARAM1_VALUE7_SHIFT
 (24U)

	)

35081 
	#PXP_HIST32_PARAM1_VALUE7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM1_VALUE7_SHIFT
)Ë& 
PXP_HIST32_PARAM1_VALUE7_MASK
)

	)

35084 
	#PXP_HIST32_PARAM2_VALUE8_MASK
 (0x3FU)

	)

35085 
	#PXP_HIST32_PARAM2_VALUE8_SHIFT
 (0U)

	)

35086 
	#PXP_HIST32_PARAM2_VALUE8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM2_VALUE8_SHIFT
)Ë& 
PXP_HIST32_PARAM2_VALUE8_MASK
)

	)

35087 
	#PXP_HIST32_PARAM2_VALUE9_MASK
 (0x3F00U)

	)

35088 
	#PXP_HIST32_PARAM2_VALUE9_SHIFT
 (8U)

	)

35089 
	#PXP_HIST32_PARAM2_VALUE9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM2_VALUE9_SHIFT
)Ë& 
PXP_HIST32_PARAM2_VALUE9_MASK
)

	)

35090 
	#PXP_HIST32_PARAM2_VALUE10_MASK
 (0x3F0000U)

	)

35091 
	#PXP_HIST32_PARAM2_VALUE10_SHIFT
 (16U)

	)

35092 
	#PXP_HIST32_PARAM2_VALUE10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM2_VALUE10_SHIFT
)Ë& 
PXP_HIST32_PARAM2_VALUE10_MASK
)

	)

35093 
	#PXP_HIST32_PARAM2_VALUE11_MASK
 (0x3F000000U)

	)

35094 
	#PXP_HIST32_PARAM2_VALUE11_SHIFT
 (24U)

	)

35095 
	#PXP_HIST32_PARAM2_VALUE11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM2_VALUE11_SHIFT
)Ë& 
PXP_HIST32_PARAM2_VALUE11_MASK
)

	)

35098 
	#PXP_HIST32_PARAM3_VALUE12_MASK
 (0x3FU)

	)

35099 
	#PXP_HIST32_PARAM3_VALUE12_SHIFT
 (0U)

	)

35100 
	#PXP_HIST32_PARAM3_VALUE12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM3_VALUE12_SHIFT
)Ë& 
PXP_HIST32_PARAM3_VALUE12_MASK
)

	)

35101 
	#PXP_HIST32_PARAM3_VALUE13_MASK
 (0x3F00U)

	)

35102 
	#PXP_HIST32_PARAM3_VALUE13_SHIFT
 (8U)

	)

35103 
	#PXP_HIST32_PARAM3_VALUE13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM3_VALUE13_SHIFT
)Ë& 
PXP_HIST32_PARAM3_VALUE13_MASK
)

	)

35104 
	#PXP_HIST32_PARAM3_VALUE14_MASK
 (0x3F0000U)

	)

35105 
	#PXP_HIST32_PARAM3_VALUE14_SHIFT
 (16U)

	)

35106 
	#PXP_HIST32_PARAM3_VALUE14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM3_VALUE14_SHIFT
)Ë& 
PXP_HIST32_PARAM3_VALUE14_MASK
)

	)

35107 
	#PXP_HIST32_PARAM3_VALUE15_MASK
 (0x3F000000U)

	)

35108 
	#PXP_HIST32_PARAM3_VALUE15_SHIFT
 (24U)

	)

35109 
	#PXP_HIST32_PARAM3_VALUE15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM3_VALUE15_SHIFT
)Ë& 
PXP_HIST32_PARAM3_VALUE15_MASK
)

	)

35112 
	#PXP_HIST32_PARAM4_VALUE16_MASK
 (0x3FU)

	)

35113 
	#PXP_HIST32_PARAM4_VALUE16_SHIFT
 (0U)

	)

35114 
	#PXP_HIST32_PARAM4_VALUE16
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM4_VALUE16_SHIFT
)Ë& 
PXP_HIST32_PARAM4_VALUE16_MASK
)

	)

35115 
	#PXP_HIST32_PARAM4_VALUE17_MASK
 (0x3F00U)

	)

35116 
	#PXP_HIST32_PARAM4_VALUE17_SHIFT
 (8U)

	)

35117 
	#PXP_HIST32_PARAM4_VALUE17
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM4_VALUE17_SHIFT
)Ë& 
PXP_HIST32_PARAM4_VALUE17_MASK
)

	)

35118 
	#PXP_HIST32_PARAM4_VALUE18_MASK
 (0x3F0000U)

	)

35119 
	#PXP_HIST32_PARAM4_VALUE18_SHIFT
 (16U)

	)

35120 
	#PXP_HIST32_PARAM4_VALUE18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM4_VALUE18_SHIFT
)Ë& 
PXP_HIST32_PARAM4_VALUE18_MASK
)

	)

35121 
	#PXP_HIST32_PARAM4_VALUE19_MASK
 (0x3F000000U)

	)

35122 
	#PXP_HIST32_PARAM4_VALUE19_SHIFT
 (24U)

	)

35123 
	#PXP_HIST32_PARAM4_VALUE19
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM4_VALUE19_SHIFT
)Ë& 
PXP_HIST32_PARAM4_VALUE19_MASK
)

	)

35126 
	#PXP_HIST32_PARAM5_VALUE20_MASK
 (0x3FU)

	)

35127 
	#PXP_HIST32_PARAM5_VALUE20_SHIFT
 (0U)

	)

35128 
	#PXP_HIST32_PARAM5_VALUE20
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM5_VALUE20_SHIFT
)Ë& 
PXP_HIST32_PARAM5_VALUE20_MASK
)

	)

35129 
	#PXP_HIST32_PARAM5_VALUE21_MASK
 (0x3F00U)

	)

35130 
	#PXP_HIST32_PARAM5_VALUE21_SHIFT
 (8U)

	)

35131 
	#PXP_HIST32_PARAM5_VALUE21
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM5_VALUE21_SHIFT
)Ë& 
PXP_HIST32_PARAM5_VALUE21_MASK
)

	)

35132 
	#PXP_HIST32_PARAM5_VALUE22_MASK
 (0x3F0000U)

	)

35133 
	#PXP_HIST32_PARAM5_VALUE22_SHIFT
 (16U)

	)

35134 
	#PXP_HIST32_PARAM5_VALUE22
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM5_VALUE22_SHIFT
)Ë& 
PXP_HIST32_PARAM5_VALUE22_MASK
)

	)

35135 
	#PXP_HIST32_PARAM5_VALUE23_MASK
 (0x3F000000U)

	)

35136 
	#PXP_HIST32_PARAM5_VALUE23_SHIFT
 (24U)

	)

35137 
	#PXP_HIST32_PARAM5_VALUE23
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM5_VALUE23_SHIFT
)Ë& 
PXP_HIST32_PARAM5_VALUE23_MASK
)

	)

35140 
	#PXP_HIST32_PARAM6_VALUE24_MASK
 (0x3FU)

	)

35141 
	#PXP_HIST32_PARAM6_VALUE24_SHIFT
 (0U)

	)

35142 
	#PXP_HIST32_PARAM6_VALUE24
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM6_VALUE24_SHIFT
)Ë& 
PXP_HIST32_PARAM6_VALUE24_MASK
)

	)

35143 
	#PXP_HIST32_PARAM6_VALUE25_MASK
 (0x3F00U)

	)

35144 
	#PXP_HIST32_PARAM6_VALUE25_SHIFT
 (8U)

	)

35145 
	#PXP_HIST32_PARAM6_VALUE25
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM6_VALUE25_SHIFT
)Ë& 
PXP_HIST32_PARAM6_VALUE25_MASK
)

	)

35146 
	#PXP_HIST32_PARAM6_VALUE26_MASK
 (0x3F0000U)

	)

35147 
	#PXP_HIST32_PARAM6_VALUE26_SHIFT
 (16U)

	)

35148 
	#PXP_HIST32_PARAM6_VALUE26
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM6_VALUE26_SHIFT
)Ë& 
PXP_HIST32_PARAM6_VALUE26_MASK
)

	)

35149 
	#PXP_HIST32_PARAM6_VALUE27_MASK
 (0x3F000000U)

	)

35150 
	#PXP_HIST32_PARAM6_VALUE27_SHIFT
 (24U)

	)

35151 
	#PXP_HIST32_PARAM6_VALUE27
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM6_VALUE27_SHIFT
)Ë& 
PXP_HIST32_PARAM6_VALUE27_MASK
)

	)

35154 
	#PXP_HIST32_PARAM7_VALUE28_MASK
 (0x3FU)

	)

35155 
	#PXP_HIST32_PARAM7_VALUE28_SHIFT
 (0U)

	)

35156 
	#PXP_HIST32_PARAM7_VALUE28
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM7_VALUE28_SHIFT
)Ë& 
PXP_HIST32_PARAM7_VALUE28_MASK
)

	)

35157 
	#PXP_HIST32_PARAM7_VALUE29_MASK
 (0x3F00U)

	)

35158 
	#PXP_HIST32_PARAM7_VALUE29_SHIFT
 (8U)

	)

35159 
	#PXP_HIST32_PARAM7_VALUE29
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM7_VALUE29_SHIFT
)Ë& 
PXP_HIST32_PARAM7_VALUE29_MASK
)

	)

35160 
	#PXP_HIST32_PARAM7_VALUE30_MASK
 (0x3F0000U)

	)

35161 
	#PXP_HIST32_PARAM7_VALUE30_SHIFT
 (16U)

	)

35162 
	#PXP_HIST32_PARAM7_VALUE30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM7_VALUE30_SHIFT
)Ë& 
PXP_HIST32_PARAM7_VALUE30_MASK
)

	)

35163 
	#PXP_HIST32_PARAM7_VALUE31_MASK
 (0x3F000000U)

	)

35164 
	#PXP_HIST32_PARAM7_VALUE31_SHIFT
 (24U)

	)

35165 
	#PXP_HIST32_PARAM7_VALUE31
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HIST32_PARAM7_VALUE31_SHIFT
)Ë& 
PXP_HIST32_PARAM7_VALUE31_MASK
)

	)

35168 
	#PXP_HANDSHAKE_READY_MUX0_HSK0_MASK
 (0xFU)

	)

35169 
	#PXP_HANDSHAKE_READY_MUX0_HSK0_SHIFT
 (0U)

	)

35170 
	#PXP_HANDSHAKE_READY_MUX0_HSK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK0_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK0_MASK
)

	)

35171 
	#PXP_HANDSHAKE_READY_MUX0_HSK1_MASK
 (0xF0U)

	)

35172 
	#PXP_HANDSHAKE_READY_MUX0_HSK1_SHIFT
 (4U)

	)

35173 
	#PXP_HANDSHAKE_READY_MUX0_HSK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK1_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK1_MASK
)

	)

35174 
	#PXP_HANDSHAKE_READY_MUX0_HSK2_MASK
 (0xF00U)

	)

35175 
	#PXP_HANDSHAKE_READY_MUX0_HSK2_SHIFT
 (8U)

	)

35176 
	#PXP_HANDSHAKE_READY_MUX0_HSK2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK2_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK2_MASK
)

	)

35177 
	#PXP_HANDSHAKE_READY_MUX0_HSK3_MASK
 (0xF000U)

	)

35178 
	#PXP_HANDSHAKE_READY_MUX0_HSK3_SHIFT
 (12U)

	)

35179 
	#PXP_HANDSHAKE_READY_MUX0_HSK3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK3_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK3_MASK
)

	)

35180 
	#PXP_HANDSHAKE_READY_MUX0_HSK4_MASK
 (0xF0000U)

	)

35181 
	#PXP_HANDSHAKE_READY_MUX0_HSK4_SHIFT
 (16U)

	)

35182 
	#PXP_HANDSHAKE_READY_MUX0_HSK4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK4_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK4_MASK
)

	)

35183 
	#PXP_HANDSHAKE_READY_MUX0_HSK5_MASK
 (0xF00000U)

	)

35184 
	#PXP_HANDSHAKE_READY_MUX0_HSK5_SHIFT
 (20U)

	)

35185 
	#PXP_HANDSHAKE_READY_MUX0_HSK5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK5_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK5_MASK
)

	)

35186 
	#PXP_HANDSHAKE_READY_MUX0_HSK6_MASK
 (0xF000000U)

	)

35187 
	#PXP_HANDSHAKE_READY_MUX0_HSK6_SHIFT
 (24U)

	)

35188 
	#PXP_HANDSHAKE_READY_MUX0_HSK6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK6_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK6_MASK
)

	)

35189 
	#PXP_HANDSHAKE_READY_MUX0_HSK7_MASK
 (0xF0000000U)

	)

35190 
	#PXP_HANDSHAKE_READY_MUX0_HSK7_SHIFT
 (28U)

	)

35191 
	#PXP_HANDSHAKE_READY_MUX0_HSK7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX0_HSK7_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX0_HSK7_MASK
)

	)

35194 
	#PXP_HANDSHAKE_READY_MUX1_HSK8_MASK
 (0xFU)

	)

35195 
	#PXP_HANDSHAKE_READY_MUX1_HSK8_SHIFT
 (0U)

	)

35196 
	#PXP_HANDSHAKE_READY_MUX1_HSK8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK8_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK8_MASK
)

	)

35197 
	#PXP_HANDSHAKE_READY_MUX1_HSK9_MASK
 (0xF0U)

	)

35198 
	#PXP_HANDSHAKE_READY_MUX1_HSK9_SHIFT
 (4U)

	)

35199 
	#PXP_HANDSHAKE_READY_MUX1_HSK9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK9_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK9_MASK
)

	)

35200 
	#PXP_HANDSHAKE_READY_MUX1_HSK10_MASK
 (0xF00U)

	)

35201 
	#PXP_HANDSHAKE_READY_MUX1_HSK10_SHIFT
 (8U)

	)

35202 
	#PXP_HANDSHAKE_READY_MUX1_HSK10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK10_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK10_MASK
)

	)

35203 
	#PXP_HANDSHAKE_READY_MUX1_HSK11_MASK
 (0xF000U)

	)

35204 
	#PXP_HANDSHAKE_READY_MUX1_HSK11_SHIFT
 (12U)

	)

35205 
	#PXP_HANDSHAKE_READY_MUX1_HSK11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK11_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK11_MASK
)

	)

35206 
	#PXP_HANDSHAKE_READY_MUX1_HSK12_MASK
 (0xF0000U)

	)

35207 
	#PXP_HANDSHAKE_READY_MUX1_HSK12_SHIFT
 (16U)

	)

35208 
	#PXP_HANDSHAKE_READY_MUX1_HSK12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK12_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK12_MASK
)

	)

35209 
	#PXP_HANDSHAKE_READY_MUX1_HSK13_MASK
 (0xF00000U)

	)

35210 
	#PXP_HANDSHAKE_READY_MUX1_HSK13_SHIFT
 (20U)

	)

35211 
	#PXP_HANDSHAKE_READY_MUX1_HSK13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK13_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK13_MASK
)

	)

35212 
	#PXP_HANDSHAKE_READY_MUX1_HSK14_MASK
 (0xF000000U)

	)

35213 
	#PXP_HANDSHAKE_READY_MUX1_HSK14_SHIFT
 (24U)

	)

35214 
	#PXP_HANDSHAKE_READY_MUX1_HSK14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK14_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK14_MASK
)

	)

35215 
	#PXP_HANDSHAKE_READY_MUX1_HSK15_MASK
 (0xF0000000U)

	)

35216 
	#PXP_HANDSHAKE_READY_MUX1_HSK15_SHIFT
 (28U)

	)

35217 
	#PXP_HANDSHAKE_READY_MUX1_HSK15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_READY_MUX1_HSK15_SHIFT
)Ë& 
PXP_HANDSHAKE_READY_MUX1_HSK15_MASK
)

	)

35220 
	#PXP_HANDSHAKE_DONE_MUX0_HSK0_MASK
 (0xFU)

	)

35221 
	#PXP_HANDSHAKE_DONE_MUX0_HSK0_SHIFT
 (0U)

	)

35222 
	#PXP_HANDSHAKE_DONE_MUX0_HSK0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK0_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK0_MASK
)

	)

35223 
	#PXP_HANDSHAKE_DONE_MUX0_HSK1_MASK
 (0xF0U)

	)

35224 
	#PXP_HANDSHAKE_DONE_MUX0_HSK1_SHIFT
 (4U)

	)

35225 
	#PXP_HANDSHAKE_DONE_MUX0_HSK1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK1_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK1_MASK
)

	)

35226 
	#PXP_HANDSHAKE_DONE_MUX0_HSK2_MASK
 (0xF00U)

	)

35227 
	#PXP_HANDSHAKE_DONE_MUX0_HSK2_SHIFT
 (8U)

	)

35228 
	#PXP_HANDSHAKE_DONE_MUX0_HSK2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK2_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK2_MASK
)

	)

35229 
	#PXP_HANDSHAKE_DONE_MUX0_HSK3_MASK
 (0xF000U)

	)

35230 
	#PXP_HANDSHAKE_DONE_MUX0_HSK3_SHIFT
 (12U)

	)

35231 
	#PXP_HANDSHAKE_DONE_MUX0_HSK3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK3_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK3_MASK
)

	)

35232 
	#PXP_HANDSHAKE_DONE_MUX0_HSK4_MASK
 (0xF0000U)

	)

35233 
	#PXP_HANDSHAKE_DONE_MUX0_HSK4_SHIFT
 (16U)

	)

35234 
	#PXP_HANDSHAKE_DONE_MUX0_HSK4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK4_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK4_MASK
)

	)

35235 
	#PXP_HANDSHAKE_DONE_MUX0_HSK5_MASK
 (0xF00000U)

	)

35236 
	#PXP_HANDSHAKE_DONE_MUX0_HSK5_SHIFT
 (20U)

	)

35237 
	#PXP_HANDSHAKE_DONE_MUX0_HSK5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK5_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK5_MASK
)

	)

35238 
	#PXP_HANDSHAKE_DONE_MUX0_HSK6_MASK
 (0xF000000U)

	)

35239 
	#PXP_HANDSHAKE_DONE_MUX0_HSK6_SHIFT
 (24U)

	)

35240 
	#PXP_HANDSHAKE_DONE_MUX0_HSK6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK6_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK6_MASK
)

	)

35241 
	#PXP_HANDSHAKE_DONE_MUX0_HSK7_MASK
 (0xF0000000U)

	)

35242 
	#PXP_HANDSHAKE_DONE_MUX0_HSK7_SHIFT
 (28U)

	)

35243 
	#PXP_HANDSHAKE_DONE_MUX0_HSK7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX0_HSK7_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX0_HSK7_MASK
)

	)

35246 
	#PXP_HANDSHAKE_DONE_MUX1_HSK8_MASK
 (0xFU)

	)

35247 
	#PXP_HANDSHAKE_DONE_MUX1_HSK8_SHIFT
 (0U)

	)

35248 
	#PXP_HANDSHAKE_DONE_MUX1_HSK8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK8_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK8_MASK
)

	)

35249 
	#PXP_HANDSHAKE_DONE_MUX1_HSK9_MASK
 (0xF0U)

	)

35250 
	#PXP_HANDSHAKE_DONE_MUX1_HSK9_SHIFT
 (4U)

	)

35251 
	#PXP_HANDSHAKE_DONE_MUX1_HSK9
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK9_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK9_MASK
)

	)

35252 
	#PXP_HANDSHAKE_DONE_MUX1_HSK10_MASK
 (0xF00U)

	)

35253 
	#PXP_HANDSHAKE_DONE_MUX1_HSK10_SHIFT
 (8U)

	)

35254 
	#PXP_HANDSHAKE_DONE_MUX1_HSK10
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK10_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK10_MASK
)

	)

35255 
	#PXP_HANDSHAKE_DONE_MUX1_HSK11_MASK
 (0xF000U)

	)

35256 
	#PXP_HANDSHAKE_DONE_MUX1_HSK11_SHIFT
 (12U)

	)

35257 
	#PXP_HANDSHAKE_DONE_MUX1_HSK11
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK11_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK11_MASK
)

	)

35258 
	#PXP_HANDSHAKE_DONE_MUX1_HSK12_MASK
 (0xF0000U)

	)

35259 
	#PXP_HANDSHAKE_DONE_MUX1_HSK12_SHIFT
 (16U)

	)

35260 
	#PXP_HANDSHAKE_DONE_MUX1_HSK12
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK12_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK12_MASK
)

	)

35261 
	#PXP_HANDSHAKE_DONE_MUX1_HSK13_MASK
 (0xF00000U)

	)

35262 
	#PXP_HANDSHAKE_DONE_MUX1_HSK13_SHIFT
 (20U)

	)

35263 
	#PXP_HANDSHAKE_DONE_MUX1_HSK13
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK13_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK13_MASK
)

	)

35264 
	#PXP_HANDSHAKE_DONE_MUX1_HSK14_MASK
 (0xF000000U)

	)

35265 
	#PXP_HANDSHAKE_DONE_MUX1_HSK14_SHIFT
 (24U)

	)

35266 
	#PXP_HANDSHAKE_DONE_MUX1_HSK14
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK14_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK14_MASK
)

	)

35267 
	#PXP_HANDSHAKE_DONE_MUX1_HSK15_MASK
 (0xF0000000U)

	)

35268 
	#PXP_HANDSHAKE_DONE_MUX1_HSK15_SHIFT
 (28U)

	)

35269 
	#PXP_HANDSHAKE_DONE_MUX1_HSK15
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
PXP_HANDSHAKE_DONE_MUX1_HSK15_SHIFT
)Ë& 
PXP_HANDSHAKE_DONE_MUX1_HSK15_MASK
)

	)

35279 
	#PXP_BASE
 (0x21CC000u)

	)

35281 
	#PXP
 ((
PXP_Ty≥
 *)
PXP_BASE
)

	)

35283 
	#PXP_BASE_ADDRS
 { 
PXP_BASE
 }

	)

35285 
	#PXP_BASE_PTRS
 { 
PXP
 }

	)

35287 
	#PXP_IRQ0_IRQS
 { 
PXP_IRQ0_IRQn
 }

	)

35288 
	#PXP_IRQ1_IRQS
 { 
PXP_IRQ1_IRQn
 }

	)

35306 
__IO
 
uöt32_t
 
	mMCR
;

35307 
uöt8_t
 
	mRESERVED_0
[4];

35308 
__IO
 
uöt32_t
 
	mIPCR
;

35309 
__IO
 
uöt32_t
 
	mFLSHCR
;

35310 
__IO
 
uöt32_t
 
	mBUF0CR
;

35311 
__IO
 
uöt32_t
 
	mBUF1CR
;

35312 
__IO
 
uöt32_t
 
	mBUF2CR
;

35313 
__IO
 
uöt32_t
 
	mBUF3CR
;

35314 
__IO
 
uöt32_t
 
	mBFGENCR
;

35315 
uöt8_t
 
	mRESERVED_1
[12];

35316 
__IO
 
uöt32_t
 
	mBUF0IND
;

35317 
__IO
 
uöt32_t
 
	mBUF1IND
;

35318 
__IO
 
uöt32_t
 
	mBUF2IND
;

35319 
uöt8_t
 
	mRESERVED_2
[196];

35320 
__IO
 
uöt32_t
 
	mSFAR
;

35321 
uöt8_t
 
	mRESERVED_3
[4];

35322 
__IO
 
uöt32_t
 
	mSMPR
;

35323 
__I
 
uöt32_t
 
	mRBSR
;

35324 
__IO
 
uöt32_t
 
	mRBCT
;

35325 
uöt8_t
 
	mRESERVED_4
[60];

35326 
__I
 
uöt32_t
 
	mTBSR
;

35327 
__IO
 
uöt32_t
 
	mTBDR
;

35328 
uöt8_t
 
	mRESERVED_5
[4];

35329 
__I
 
uöt32_t
 
	mSR
;

35330 
__IO
 
uöt32_t
 
	mFR
;

35331 
__IO
 
uöt32_t
 
	mRSER
;

35332 
__I
 
uöt32_t
 
	mSPNDST
;

35333 
__IO
 
uöt32_t
 
	mSPTRCLR
;

35334 
uöt8_t
 
	mRESERVED_6
[16];

35335 
__IO
 
uöt32_t
 
	mSFA1AD
;

35336 
__IO
 
uöt32_t
 
	mSFA2AD
;

35337 
__IO
 
uöt32_t
 
	mSFB1AD
;

35338 
__IO
 
uöt32_t
 
	mSFB2AD
;

35339 
uöt8_t
 
	mRESERVED_7
[112];

35340 
__IO
 
uöt32_t
 
	mRBDR
[32];

35341 
uöt8_t
 
	mRESERVED_8
[128];

35342 
__IO
 
uöt32_t
 
	mLUTKEY
;

35343 
__IO
 
uöt32_t
 
	mLCKCR
;

35344 
uöt8_t
 
	mRESERVED_9
[8];

35345 
__IO
 
uöt32_t
 
	mLUT
[64];

35346 } 
	tQuadSPI_Ty≥
;

35358 
	#QuadSPI_MCR_SWRSTSD_MASK
 (0x1U)

	)

35359 
	#QuadSPI_MCR_SWRSTSD_SHIFT
 (0U)

	)

35360 
	#QuadSPI_MCR_SWRSTSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_SWRSTSD_SHIFT
)Ë& 
QuadSPI_MCR_SWRSTSD_MASK
)

	)

35361 
	#QuadSPI_MCR_SWRSTHD_MASK
 (0x2U)

	)

35362 
	#QuadSPI_MCR_SWRSTHD_SHIFT
 (1U)

	)

35363 
	#QuadSPI_MCR_SWRSTHD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_SWRSTHD_SHIFT
)Ë& 
QuadSPI_MCR_SWRSTHD_MASK
)

	)

35364 
	#QuadSPI_MCR_END_CFG_MASK
 (0xCU)

	)

35365 
	#QuadSPI_MCR_END_CFG_SHIFT
 (2U)

	)

35366 
	#QuadSPI_MCR_END_CFG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_END_CFG_SHIFT
)Ë& 
QuadSPI_MCR_END_CFG_MASK
)

	)

35367 
	#QuadSPI_MCR_DQS_EN_MASK
 (0x40U)

	)

35368 
	#QuadSPI_MCR_DQS_EN_SHIFT
 (6U)

	)

35369 
	#QuadSPI_MCR_DQS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_DQS_EN_SHIFT
)Ë& 
QuadSPI_MCR_DQS_EN_MASK
)

	)

35370 
	#QuadSPI_MCR_DDR_EN_MASK
 (0x80U)

	)

35371 
	#QuadSPI_MCR_DDR_EN_SHIFT
 (7U)

	)

35372 
	#QuadSPI_MCR_DDR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_DDR_EN_SHIFT
)Ë& 
QuadSPI_MCR_DDR_EN_MASK
)

	)

35373 
	#QuadSPI_MCR_CLR_RXF_MASK
 (0x400U)

	)

35374 
	#QuadSPI_MCR_CLR_RXF_SHIFT
 (10U)

	)

35375 
	#QuadSPI_MCR_CLR_RXF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_CLR_RXF_SHIFT
)Ë& 
QuadSPI_MCR_CLR_RXF_MASK
)

	)

35376 
	#QuadSPI_MCR_CLR_TXF_MASK
 (0x800U)

	)

35377 
	#QuadSPI_MCR_CLR_TXF_SHIFT
 (11U)

	)

35378 
	#QuadSPI_MCR_CLR_TXF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_CLR_TXF_SHIFT
)Ë& 
QuadSPI_MCR_CLR_TXF_MASK
)

	)

35379 
	#QuadSPI_MCR_MDIS_MASK
 (0x4000U)

	)

35380 
	#QuadSPI_MCR_MDIS_SHIFT
 (14U)

	)

35381 
	#QuadSPI_MCR_MDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_MDIS_SHIFT
)Ë& 
QuadSPI_MCR_MDIS_MASK
)

	)

35382 
	#QuadSPI_MCR_DQS_LOOPBACK_EN_MASK
 (0x1000000U)

	)

35383 
	#QuadSPI_MCR_DQS_LOOPBACK_EN_SHIFT
 (24U)

	)

35384 
	#QuadSPI_MCR_DQS_LOOPBACK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_DQS_LOOPBACK_EN_SHIFT
)Ë& 
QuadSPI_MCR_DQS_LOOPBACK_EN_MASK
)

	)

35385 
	#QuadSPI_MCR_DQS_PHASE_EN_MASK
 (0x40000000U)

	)

35386 
	#QuadSPI_MCR_DQS_PHASE_EN_SHIFT
 (30U)

	)

35387 
	#QuadSPI_MCR_DQS_PHASE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_MCR_DQS_PHASE_EN_SHIFT
)Ë& 
QuadSPI_MCR_DQS_PHASE_EN_MASK
)

	)

35390 
	#QuadSPI_IPCR_IDATSZ_MASK
 (0xFFFFU)

	)

35391 
	#QuadSPI_IPCR_IDATSZ_SHIFT
 (0U)

	)

35392 
	#QuadSPI_IPCR_IDATSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_IPCR_IDATSZ_SHIFT
)Ë& 
QuadSPI_IPCR_IDATSZ_MASK
)

	)

35393 
	#QuadSPI_IPCR_PAR_EN_MASK
 (0x10000U)

	)

35394 
	#QuadSPI_IPCR_PAR_EN_SHIFT
 (16U)

	)

35395 
	#QuadSPI_IPCR_PAR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_IPCR_PAR_EN_SHIFT
)Ë& 
QuadSPI_IPCR_PAR_EN_MASK
)

	)

35396 
	#QuadSPI_IPCR_SEQID_MASK
 (0xF000000U)

	)

35397 
	#QuadSPI_IPCR_SEQID_SHIFT
 (24U)

	)

35398 
	#QuadSPI_IPCR_SEQID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_IPCR_SEQID_SHIFT
)Ë& 
QuadSPI_IPCR_SEQID_MASK
)

	)

35401 
	#QuadSPI_FLSHCR_TCSS_MASK
 (0xFU)

	)

35402 
	#QuadSPI_FLSHCR_TCSS_SHIFT
 (0U)

	)

35403 
	#QuadSPI_FLSHCR_TCSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FLSHCR_TCSS_SHIFT
)Ë& 
QuadSPI_FLSHCR_TCSS_MASK
)

	)

35404 
	#QuadSPI_FLSHCR_TCSH_MASK
 (0xF00U)

	)

35405 
	#QuadSPI_FLSHCR_TCSH_SHIFT
 (8U)

	)

35406 
	#QuadSPI_FLSHCR_TCSH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FLSHCR_TCSH_SHIFT
)Ë& 
QuadSPI_FLSHCR_TCSH_MASK
)

	)

35409 
	#QuadSPI_BUF0CR_MSTRID_MASK
 (0xFU)

	)

35410 
	#QuadSPI_BUF0CR_MSTRID_SHIFT
 (0U)

	)

35411 
	#QuadSPI_BUF0CR_MSTRID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF0CR_MSTRID_SHIFT
)Ë& 
QuadSPI_BUF0CR_MSTRID_MASK
)

	)

35412 
	#QuadSPI_BUF0CR_ADATSZ_MASK
 (0xFF00U)

	)

35413 
	#QuadSPI_BUF0CR_ADATSZ_SHIFT
 (8U)

	)

35414 
	#QuadSPI_BUF0CR_ADATSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF0CR_ADATSZ_SHIFT
)Ë& 
QuadSPI_BUF0CR_ADATSZ_MASK
)

	)

35415 
	#QuadSPI_BUF0CR_HP_EN_MASK
 (0x80000000U)

	)

35416 
	#QuadSPI_BUF0CR_HP_EN_SHIFT
 (31U)

	)

35417 
	#QuadSPI_BUF0CR_HP_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF0CR_HP_EN_SHIFT
)Ë& 
QuadSPI_BUF0CR_HP_EN_MASK
)

	)

35420 
	#QuadSPI_BUF1CR_MSTRID_MASK
 (0xFU)

	)

35421 
	#QuadSPI_BUF1CR_MSTRID_SHIFT
 (0U)

	)

35422 
	#QuadSPI_BUF1CR_MSTRID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF1CR_MSTRID_SHIFT
)Ë& 
QuadSPI_BUF1CR_MSTRID_MASK
)

	)

35423 
	#QuadSPI_BUF1CR_ADATSZ_MASK
 (0xFF00U)

	)

35424 
	#QuadSPI_BUF1CR_ADATSZ_SHIFT
 (8U)

	)

35425 
	#QuadSPI_BUF1CR_ADATSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF1CR_ADATSZ_SHIFT
)Ë& 
QuadSPI_BUF1CR_ADATSZ_MASK
)

	)

35428 
	#QuadSPI_BUF2CR_MSTRID_MASK
 (0xFU)

	)

35429 
	#QuadSPI_BUF2CR_MSTRID_SHIFT
 (0U)

	)

35430 
	#QuadSPI_BUF2CR_MSTRID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF2CR_MSTRID_SHIFT
)Ë& 
QuadSPI_BUF2CR_MSTRID_MASK
)

	)

35431 
	#QuadSPI_BUF2CR_ADATSZ_MASK
 (0xFF00U)

	)

35432 
	#QuadSPI_BUF2CR_ADATSZ_SHIFT
 (8U)

	)

35433 
	#QuadSPI_BUF2CR_ADATSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF2CR_ADATSZ_SHIFT
)Ë& 
QuadSPI_BUF2CR_ADATSZ_MASK
)

	)

35436 
	#QuadSPI_BUF3CR_MSTRID_MASK
 (0xFU)

	)

35437 
	#QuadSPI_BUF3CR_MSTRID_SHIFT
 (0U)

	)

35438 
	#QuadSPI_BUF3CR_MSTRID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF3CR_MSTRID_SHIFT
)Ë& 
QuadSPI_BUF3CR_MSTRID_MASK
)

	)

35439 
	#QuadSPI_BUF3CR_ADATSZ_MASK
 (0xFF00U)

	)

35440 
	#QuadSPI_BUF3CR_ADATSZ_SHIFT
 (8U)

	)

35441 
	#QuadSPI_BUF3CR_ADATSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF3CR_ADATSZ_SHIFT
)Ë& 
QuadSPI_BUF3CR_ADATSZ_MASK
)

	)

35442 
	#QuadSPI_BUF3CR_ALLMST_MASK
 (0x80000000U)

	)

35443 
	#QuadSPI_BUF3CR_ALLMST_SHIFT
 (31U)

	)

35444 
	#QuadSPI_BUF3CR_ALLMST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF3CR_ALLMST_SHIFT
)Ë& 
QuadSPI_BUF3CR_ALLMST_MASK
)

	)

35447 
	#QuadSPI_BFGENCR_SEQID_MASK
 (0xF000U)

	)

35448 
	#QuadSPI_BFGENCR_SEQID_SHIFT
 (12U)

	)

35449 
	#QuadSPI_BFGENCR_SEQID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BFGENCR_SEQID_SHIFT
)Ë& 
QuadSPI_BFGENCR_SEQID_MASK
)

	)

35450 
	#QuadSPI_BFGENCR_PAR_EN_MASK
 (0x10000U)

	)

35451 
	#QuadSPI_BFGENCR_PAR_EN_SHIFT
 (16U)

	)

35452 
	#QuadSPI_BFGENCR_PAR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BFGENCR_PAR_EN_SHIFT
)Ë& 
QuadSPI_BFGENCR_PAR_EN_MASK
)

	)

35455 
	#QuadSPI_BUF0IND_TPINDX0_MASK
 (0xFFFFFFF8U)

	)

35456 
	#QuadSPI_BUF0IND_TPINDX0_SHIFT
 (3U)

	)

35457 
	#QuadSPI_BUF0IND_TPINDX0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF0IND_TPINDX0_SHIFT
)Ë& 
QuadSPI_BUF0IND_TPINDX0_MASK
)

	)

35460 
	#QuadSPI_BUF1IND_TPINDX1_MASK
 (0xFFFFFFF8U)

	)

35461 
	#QuadSPI_BUF1IND_TPINDX1_SHIFT
 (3U)

	)

35462 
	#QuadSPI_BUF1IND_TPINDX1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF1IND_TPINDX1_SHIFT
)Ë& 
QuadSPI_BUF1IND_TPINDX1_MASK
)

	)

35465 
	#QuadSPI_BUF2IND_TPINDX2_MASK
 (0xFFFFFFF8U)

	)

35466 
	#QuadSPI_BUF2IND_TPINDX2_SHIFT
 (3U)

	)

35467 
	#QuadSPI_BUF2IND_TPINDX2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_BUF2IND_TPINDX2_SHIFT
)Ë& 
QuadSPI_BUF2IND_TPINDX2_MASK
)

	)

35470 
	#QuadSPI_SFAR_SFADR_MASK
 (0xFFFFFFFFU)

	)

35471 
	#QuadSPI_SFAR_SFADR_SHIFT
 (0U)

	)

35472 
	#QuadSPI_SFAR_SFADR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SFAR_SFADR_SHIFT
)Ë& 
QuadSPI_SFAR_SFADR_MASK
)

	)

35475 
	#QuadSPI_SMPR_SDRSMP_MASK
 (0x60U)

	)

35476 
	#QuadSPI_SMPR_SDRSMP_SHIFT
 (5U)

	)

35477 
	#QuadSPI_SMPR_SDRSMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SMPR_SDRSMP_SHIFT
)Ë& 
QuadSPI_SMPR_SDRSMP_MASK
)

	)

35478 
	#QuadSPI_SMPR_DDRSMP_MASK
 (0x70000U)

	)

35479 
	#QuadSPI_SMPR_DDRSMP_SHIFT
 (16U)

	)

35480 
	#QuadSPI_SMPR_DDRSMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SMPR_DDRSMP_SHIFT
)Ë& 
QuadSPI_SMPR_DDRSMP_MASK
)

	)

35483 
	#QuadSPI_RBSR_RDBFL_MASK
 (0x3F00U)

	)

35484 
	#QuadSPI_RBSR_RDBFL_SHIFT
 (8U)

	)

35485 
	#QuadSPI_RBSR_RDBFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RBSR_RDBFL_SHIFT
)Ë& 
QuadSPI_RBSR_RDBFL_MASK
)

	)

35486 
	#QuadSPI_RBSR_RDCTR_MASK
 (0xFFFF0000U)

	)

35487 
	#QuadSPI_RBSR_RDCTR_SHIFT
 (16U)

	)

35488 
	#QuadSPI_RBSR_RDCTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RBSR_RDCTR_SHIFT
)Ë& 
QuadSPI_RBSR_RDCTR_MASK
)

	)

35491 
	#QuadSPI_RBCT_WMRK_MASK
 (0x1FU)

	)

35492 
	#QuadSPI_RBCT_WMRK_SHIFT
 (0U)

	)

35493 
	#QuadSPI_RBCT_WMRK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RBCT_WMRK_SHIFT
)Ë& 
QuadSPI_RBCT_WMRK_MASK
)

	)

35494 
	#QuadSPI_RBCT_RXBRD_MASK
 (0x100U)

	)

35495 
	#QuadSPI_RBCT_RXBRD_SHIFT
 (8U)

	)

35496 
	#QuadSPI_RBCT_RXBRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RBCT_RXBRD_SHIFT
)Ë& 
QuadSPI_RBCT_RXBRD_MASK
)

	)

35499 
	#QuadSPI_TBSR_TRBFL_MASK
 (0x1F00U)

	)

35500 
	#QuadSPI_TBSR_TRBFL_SHIFT
 (8U)

	)

35501 
	#QuadSPI_TBSR_TRBFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_TBSR_TRBFL_SHIFT
)Ë& 
QuadSPI_TBSR_TRBFL_MASK
)

	)

35502 
	#QuadSPI_TBSR_TRCTR_MASK
 (0xFFFF0000U)

	)

35503 
	#QuadSPI_TBSR_TRCTR_SHIFT
 (16U)

	)

35504 
	#QuadSPI_TBSR_TRCTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_TBSR_TRCTR_SHIFT
)Ë& 
QuadSPI_TBSR_TRCTR_MASK
)

	)

35507 
	#QuadSPI_TBDR_TXDATA_MASK
 (0xFFFFFFFFU)

	)

35508 
	#QuadSPI_TBDR_TXDATA_SHIFT
 (0U)

	)

35509 
	#QuadSPI_TBDR_TXDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_TBDR_TXDATA_SHIFT
)Ë& 
QuadSPI_TBDR_TXDATA_MASK
)

	)

35512 
	#QuadSPI_SR_BUSY_MASK
 (0x1U)

	)

35513 
	#QuadSPI_SR_BUSY_SHIFT
 (0U)

	)

35514 
	#QuadSPI_SR_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_BUSY_SHIFT
)Ë& 
QuadSPI_SR_BUSY_MASK
)

	)

35515 
	#QuadSPI_SR_IP_ACC_MASK
 (0x2U)

	)

35516 
	#QuadSPI_SR_IP_ACC_SHIFT
 (1U)

	)

35517 
	#QuadSPI_SR_IP_ACC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_IP_ACC_SHIFT
)Ë& 
QuadSPI_SR_IP_ACC_MASK
)

	)

35518 
	#QuadSPI_SR_AHB_ACC_MASK
 (0x4U)

	)

35519 
	#QuadSPI_SR_AHB_ACC_SHIFT
 (2U)

	)

35520 
	#QuadSPI_SR_AHB_ACC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB_ACC_SHIFT
)Ë& 
QuadSPI_SR_AHB_ACC_MASK
)

	)

35521 
	#QuadSPI_SR_AHBGNT_MASK
 (0x20U)

	)

35522 
	#QuadSPI_SR_AHBGNT_SHIFT
 (5U)

	)

35523 
	#QuadSPI_SR_AHBGNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHBGNT_SHIFT
)Ë& 
QuadSPI_SR_AHBGNT_MASK
)

	)

35524 
	#QuadSPI_SR_AHBTRN_MASK
 (0x40U)

	)

35525 
	#QuadSPI_SR_AHBTRN_SHIFT
 (6U)

	)

35526 
	#QuadSPI_SR_AHBTRN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHBTRN_SHIFT
)Ë& 
QuadSPI_SR_AHBTRN_MASK
)

	)

35527 
	#QuadSPI_SR_AHB0NE_MASK
 (0x80U)

	)

35528 
	#QuadSPI_SR_AHB0NE_SHIFT
 (7U)

	)

35529 
	#QuadSPI_SR_AHB0NE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB0NE_SHIFT
)Ë& 
QuadSPI_SR_AHB0NE_MASK
)

	)

35530 
	#QuadSPI_SR_AHB1NE_MASK
 (0x100U)

	)

35531 
	#QuadSPI_SR_AHB1NE_SHIFT
 (8U)

	)

35532 
	#QuadSPI_SR_AHB1NE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB1NE_SHIFT
)Ë& 
QuadSPI_SR_AHB1NE_MASK
)

	)

35533 
	#QuadSPI_SR_AHB2NE_MASK
 (0x200U)

	)

35534 
	#QuadSPI_SR_AHB2NE_SHIFT
 (9U)

	)

35535 
	#QuadSPI_SR_AHB2NE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB2NE_SHIFT
)Ë& 
QuadSPI_SR_AHB2NE_MASK
)

	)

35536 
	#QuadSPI_SR_AHB3NE_MASK
 (0x400U)

	)

35537 
	#QuadSPI_SR_AHB3NE_SHIFT
 (10U)

	)

35538 
	#QuadSPI_SR_AHB3NE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB3NE_SHIFT
)Ë& 
QuadSPI_SR_AHB3NE_MASK
)

	)

35539 
	#QuadSPI_SR_AHB0FUL_MASK
 (0x800U)

	)

35540 
	#QuadSPI_SR_AHB0FUL_SHIFT
 (11U)

	)

35541 
	#QuadSPI_SR_AHB0FUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB0FUL_SHIFT
)Ë& 
QuadSPI_SR_AHB0FUL_MASK
)

	)

35542 
	#QuadSPI_SR_AHB1FUL_MASK
 (0x1000U)

	)

35543 
	#QuadSPI_SR_AHB1FUL_SHIFT
 (12U)

	)

35544 
	#QuadSPI_SR_AHB1FUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB1FUL_SHIFT
)Ë& 
QuadSPI_SR_AHB1FUL_MASK
)

	)

35545 
	#QuadSPI_SR_AHB2FUL_MASK
 (0x2000U)

	)

35546 
	#QuadSPI_SR_AHB2FUL_SHIFT
 (13U)

	)

35547 
	#QuadSPI_SR_AHB2FUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB2FUL_SHIFT
)Ë& 
QuadSPI_SR_AHB2FUL_MASK
)

	)

35548 
	#QuadSPI_SR_AHB3FUL_MASK
 (0x4000U)

	)

35549 
	#QuadSPI_SR_AHB3FUL_SHIFT
 (14U)

	)

35550 
	#QuadSPI_SR_AHB3FUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_AHB3FUL_SHIFT
)Ë& 
QuadSPI_SR_AHB3FUL_MASK
)

	)

35551 
	#QuadSPI_SR_RXWE_MASK
 (0x10000U)

	)

35552 
	#QuadSPI_SR_RXWE_SHIFT
 (16U)

	)

35553 
	#QuadSPI_SR_RXWE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_RXWE_SHIFT
)Ë& 
QuadSPI_SR_RXWE_MASK
)

	)

35554 
	#QuadSPI_SR_RXFULL_MASK
 (0x80000U)

	)

35555 
	#QuadSPI_SR_RXFULL_SHIFT
 (19U)

	)

35556 
	#QuadSPI_SR_RXFULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_RXFULL_SHIFT
)Ë& 
QuadSPI_SR_RXFULL_MASK
)

	)

35557 
	#QuadSPI_SR_RXDMA_MASK
 (0x800000U)

	)

35558 
	#QuadSPI_SR_RXDMA_SHIFT
 (23U)

	)

35559 
	#QuadSPI_SR_RXDMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_RXDMA_SHIFT
)Ë& 
QuadSPI_SR_RXDMA_MASK
)

	)

35560 
	#QuadSPI_SR_TXEDA_MASK
 (0x1000000U)

	)

35561 
	#QuadSPI_SR_TXEDA_SHIFT
 (24U)

	)

35562 
	#QuadSPI_SR_TXEDA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_TXEDA_SHIFT
)Ë& 
QuadSPI_SR_TXEDA_MASK
)

	)

35563 
	#QuadSPI_SR_TXFULL_MASK
 (0x8000000U)

	)

35564 
	#QuadSPI_SR_TXFULL_SHIFT
 (27U)

	)

35565 
	#QuadSPI_SR_TXFULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_TXFULL_SHIFT
)Ë& 
QuadSPI_SR_TXFULL_MASK
)

	)

35566 
	#QuadSPI_SR_DLPSMP_MASK
 (0xE0000000U)

	)

35567 
	#QuadSPI_SR_DLPSMP_SHIFT
 (29U)

	)

35568 
	#QuadSPI_SR_DLPSMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SR_DLPSMP_SHIFT
)Ë& 
QuadSPI_SR_DLPSMP_MASK
)

	)

35571 
	#QuadSPI_FR_TFF_MASK
 (0x1U)

	)

35572 
	#QuadSPI_FR_TFF_SHIFT
 (0U)

	)

35573 
	#QuadSPI_FR_TFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_TFF_SHIFT
)Ë& 
QuadSPI_FR_TFF_MASK
)

	)

35574 
	#QuadSPI_FR_IPGEF_MASK
 (0x10U)

	)

35575 
	#QuadSPI_FR_IPGEF_SHIFT
 (4U)

	)

35576 
	#QuadSPI_FR_IPGEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_IPGEF_SHIFT
)Ë& 
QuadSPI_FR_IPGEF_MASK
)

	)

35577 
	#QuadSPI_FR_IPIEF_MASK
 (0x40U)

	)

35578 
	#QuadSPI_FR_IPIEF_SHIFT
 (6U)

	)

35579 
	#QuadSPI_FR_IPIEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_IPIEF_SHIFT
)Ë& 
QuadSPI_FR_IPIEF_MASK
)

	)

35580 
	#QuadSPI_FR_IPAEF_MASK
 (0x80U)

	)

35581 
	#QuadSPI_FR_IPAEF_SHIFT
 (7U)

	)

35582 
	#QuadSPI_FR_IPAEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_IPAEF_SHIFT
)Ë& 
QuadSPI_FR_IPAEF_MASK
)

	)

35583 
	#QuadSPI_FR_IUEF_MASK
 (0x800U)

	)

35584 
	#QuadSPI_FR_IUEF_SHIFT
 (11U)

	)

35585 
	#QuadSPI_FR_IUEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_IUEF_SHIFT
)Ë& 
QuadSPI_FR_IUEF_MASK
)

	)

35586 
	#QuadSPI_FR_ABOF_MASK
 (0x1000U)

	)

35587 
	#QuadSPI_FR_ABOF_SHIFT
 (12U)

	)

35588 
	#QuadSPI_FR_ABOF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_ABOF_SHIFT
)Ë& 
QuadSPI_FR_ABOF_MASK
)

	)

35589 
	#QuadSPI_FR_ABSEF_MASK
 (0x8000U)

	)

35590 
	#QuadSPI_FR_ABSEF_SHIFT
 (15U)

	)

35591 
	#QuadSPI_FR_ABSEF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_ABSEF_SHIFT
)Ë& 
QuadSPI_FR_ABSEF_MASK
)

	)

35592 
	#QuadSPI_FR_RBDF_MASK
 (0x10000U)

	)

35593 
	#QuadSPI_FR_RBDF_SHIFT
 (16U)

	)

35594 
	#QuadSPI_FR_RBDF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_RBDF_SHIFT
)Ë& 
QuadSPI_FR_RBDF_MASK
)

	)

35595 
	#QuadSPI_FR_RBOF_MASK
 (0x20000U)

	)

35596 
	#QuadSPI_FR_RBOF_SHIFT
 (17U)

	)

35597 
	#QuadSPI_FR_RBOF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_RBOF_SHIFT
)Ë& 
QuadSPI_FR_RBOF_MASK
)

	)

35598 
	#QuadSPI_FR_ILLINE_MASK
 (0x800000U)

	)

35599 
	#QuadSPI_FR_ILLINE_SHIFT
 (23U)

	)

35600 
	#QuadSPI_FR_ILLINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_ILLINE_SHIFT
)Ë& 
QuadSPI_FR_ILLINE_MASK
)

	)

35601 
	#QuadSPI_FR_TBUF_MASK
 (0x4000000U)

	)

35602 
	#QuadSPI_FR_TBUF_SHIFT
 (26U)

	)

35603 
	#QuadSPI_FR_TBUF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_TBUF_SHIFT
)Ë& 
QuadSPI_FR_TBUF_MASK
)

	)

35604 
	#QuadSPI_FR_TBFF_MASK
 (0x8000000U)

	)

35605 
	#QuadSPI_FR_TBFF_SHIFT
 (27U)

	)

35606 
	#QuadSPI_FR_TBFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_TBFF_SHIFT
)Ë& 
QuadSPI_FR_TBFF_MASK
)

	)

35607 
	#QuadSPI_FR_DLPFF_MASK
 (0x80000000U)

	)

35608 
	#QuadSPI_FR_DLPFF_SHIFT
 (31U)

	)

35609 
	#QuadSPI_FR_DLPFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_FR_DLPFF_SHIFT
)Ë& 
QuadSPI_FR_DLPFF_MASK
)

	)

35612 
	#QuadSPI_RSER_TFIE_MASK
 (0x1U)

	)

35613 
	#QuadSPI_RSER_TFIE_SHIFT
 (0U)

	)

35614 
	#QuadSPI_RSER_TFIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_TFIE_SHIFT
)Ë& 
QuadSPI_RSER_TFIE_MASK
)

	)

35615 
	#QuadSPI_RSER_IPGEIE_MASK
 (0x10U)

	)

35616 
	#QuadSPI_RSER_IPGEIE_SHIFT
 (4U)

	)

35617 
	#QuadSPI_RSER_IPGEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_IPGEIE_SHIFT
)Ë& 
QuadSPI_RSER_IPGEIE_MASK
)

	)

35618 
	#QuadSPI_RSER_IPIEIE_MASK
 (0x40U)

	)

35619 
	#QuadSPI_RSER_IPIEIE_SHIFT
 (6U)

	)

35620 
	#QuadSPI_RSER_IPIEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_IPIEIE_SHIFT
)Ë& 
QuadSPI_RSER_IPIEIE_MASK
)

	)

35621 
	#QuadSPI_RSER_IPAEIE_MASK
 (0x80U)

	)

35622 
	#QuadSPI_RSER_IPAEIE_SHIFT
 (7U)

	)

35623 
	#QuadSPI_RSER_IPAEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_IPAEIE_SHIFT
)Ë& 
QuadSPI_RSER_IPAEIE_MASK
)

	)

35624 
	#QuadSPI_RSER_IUEIE_MASK
 (0x800U)

	)

35625 
	#QuadSPI_RSER_IUEIE_SHIFT
 (11U)

	)

35626 
	#QuadSPI_RSER_IUEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_IUEIE_SHIFT
)Ë& 
QuadSPI_RSER_IUEIE_MASK
)

	)

35627 
	#QuadSPI_RSER_ABOIE_MASK
 (0x1000U)

	)

35628 
	#QuadSPI_RSER_ABOIE_SHIFT
 (12U)

	)

35629 
	#QuadSPI_RSER_ABOIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_ABOIE_SHIFT
)Ë& 
QuadSPI_RSER_ABOIE_MASK
)

	)

35630 
	#QuadSPI_RSER_ABSEIE_MASK
 (0x8000U)

	)

35631 
	#QuadSPI_RSER_ABSEIE_SHIFT
 (15U)

	)

35632 
	#QuadSPI_RSER_ABSEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_ABSEIE_SHIFT
)Ë& 
QuadSPI_RSER_ABSEIE_MASK
)

	)

35633 
	#QuadSPI_RSER_RBDIE_MASK
 (0x10000U)

	)

35634 
	#QuadSPI_RSER_RBDIE_SHIFT
 (16U)

	)

35635 
	#QuadSPI_RSER_RBDIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_RBDIE_SHIFT
)Ë& 
QuadSPI_RSER_RBDIE_MASK
)

	)

35636 
	#QuadSPI_RSER_RBOIE_MASK
 (0x20000U)

	)

35637 
	#QuadSPI_RSER_RBOIE_SHIFT
 (17U)

	)

35638 
	#QuadSPI_RSER_RBOIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_RBOIE_SHIFT
)Ë& 
QuadSPI_RSER_RBOIE_MASK
)

	)

35639 
	#QuadSPI_RSER_RBDDE_MASK
 (0x200000U)

	)

35640 
	#QuadSPI_RSER_RBDDE_SHIFT
 (21U)

	)

35641 
	#QuadSPI_RSER_RBDDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_RBDDE_SHIFT
)Ë& 
QuadSPI_RSER_RBDDE_MASK
)

	)

35642 
	#QuadSPI_RSER_ILLINIE_MASK
 (0x800000U)

	)

35643 
	#QuadSPI_RSER_ILLINIE_SHIFT
 (23U)

	)

35644 
	#QuadSPI_RSER_ILLINIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_ILLINIE_SHIFT
)Ë& 
QuadSPI_RSER_ILLINIE_MASK
)

	)

35645 
	#QuadSPI_RSER_TBUIE_MASK
 (0x4000000U)

	)

35646 
	#QuadSPI_RSER_TBUIE_SHIFT
 (26U)

	)

35647 
	#QuadSPI_RSER_TBUIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_TBUIE_SHIFT
)Ë& 
QuadSPI_RSER_TBUIE_MASK
)

	)

35648 
	#QuadSPI_RSER_TBFIE_MASK
 (0x8000000U)

	)

35649 
	#QuadSPI_RSER_TBFIE_SHIFT
 (27U)

	)

35650 
	#QuadSPI_RSER_TBFIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_TBFIE_SHIFT
)Ë& 
QuadSPI_RSER_TBFIE_MASK
)

	)

35651 
	#QuadSPI_RSER_DLPFIE_MASK
 (0x80000000U)

	)

35652 
	#QuadSPI_RSER_DLPFIE_SHIFT
 (31U)

	)

35653 
	#QuadSPI_RSER_DLPFIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RSER_DLPFIE_SHIFT
)Ë& 
QuadSPI_RSER_DLPFIE_MASK
)

	)

35656 
	#QuadSPI_SPNDST_SUSPND_MASK
 (0x1U)

	)

35657 
	#QuadSPI_SPNDST_SUSPND_SHIFT
 (0U)

	)

35658 
	#QuadSPI_SPNDST_SUSPND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SPNDST_SUSPND_SHIFT
)Ë& 
QuadSPI_SPNDST_SUSPND_MASK
)

	)

35659 
	#QuadSPI_SPNDST_SPDBUF_MASK
 (0xC0U)

	)

35660 
	#QuadSPI_SPNDST_SPDBUF_SHIFT
 (6U)

	)

35661 
	#QuadSPI_SPNDST_SPDBUF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SPNDST_SPDBUF_SHIFT
)Ë& 
QuadSPI_SPNDST_SPDBUF_MASK
)

	)

35662 
	#QuadSPI_SPNDST_DATLFT_MASK
 (0xFE00U)

	)

35663 
	#QuadSPI_SPNDST_DATLFT_SHIFT
 (9U)

	)

35664 
	#QuadSPI_SPNDST_DATLFT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SPNDST_DATLFT_SHIFT
)Ë& 
QuadSPI_SPNDST_DATLFT_MASK
)

	)

35667 
	#QuadSPI_SPTRCLR_BFPTRC_MASK
 (0x1U)

	)

35668 
	#QuadSPI_SPTRCLR_BFPTRC_SHIFT
 (0U)

	)

35669 
	#QuadSPI_SPTRCLR_BFPTRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SPTRCLR_BFPTRC_SHIFT
)Ë& 
QuadSPI_SPTRCLR_BFPTRC_MASK
)

	)

35670 
	#QuadSPI_SPTRCLR_IPPTRC_MASK
 (0x100U)

	)

35671 
	#QuadSPI_SPTRCLR_IPPTRC_SHIFT
 (8U)

	)

35672 
	#QuadSPI_SPTRCLR_IPPTRC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SPTRCLR_IPPTRC_SHIFT
)Ë& 
QuadSPI_SPTRCLR_IPPTRC_MASK
)

	)

35675 
	#QuadSPI_SFA1AD_TPADA1_MASK
 (0xFFFFFC00U)

	)

35676 
	#QuadSPI_SFA1AD_TPADA1_SHIFT
 (10U)

	)

35677 
	#QuadSPI_SFA1AD_TPADA1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SFA1AD_TPADA1_SHIFT
)Ë& 
QuadSPI_SFA1AD_TPADA1_MASK
)

	)

35680 
	#QuadSPI_SFA2AD_TPADA2_MASK
 (0xFFFFFC00U)

	)

35681 
	#QuadSPI_SFA2AD_TPADA2_SHIFT
 (10U)

	)

35682 
	#QuadSPI_SFA2AD_TPADA2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SFA2AD_TPADA2_SHIFT
)Ë& 
QuadSPI_SFA2AD_TPADA2_MASK
)

	)

35685 
	#QuadSPI_SFB1AD_TPADB1_MASK
 (0xFFFFFC00U)

	)

35686 
	#QuadSPI_SFB1AD_TPADB1_SHIFT
 (10U)

	)

35687 
	#QuadSPI_SFB1AD_TPADB1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SFB1AD_TPADB1_SHIFT
)Ë& 
QuadSPI_SFB1AD_TPADB1_MASK
)

	)

35690 
	#QuadSPI_SFB2AD_TPADB2_MASK
 (0xFFFFFC00U)

	)

35691 
	#QuadSPI_SFB2AD_TPADB2_SHIFT
 (10U)

	)

35692 
	#QuadSPI_SFB2AD_TPADB2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_SFB2AD_TPADB2_SHIFT
)Ë& 
QuadSPI_SFB2AD_TPADB2_MASK
)

	)

35695 
	#QuadSPI_RBDR_RXDATA_MASK
 (0xFFFFFFFFU)

	)

35696 
	#QuadSPI_RBDR_RXDATA_SHIFT
 (0U)

	)

35697 
	#QuadSPI_RBDR_RXDATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_RBDR_RXDATA_SHIFT
)Ë& 
QuadSPI_RBDR_RXDATA_MASK
)

	)

35700 
	#QuadSPI_RBDR_COUNT
 (32U)

	)

35703 
	#QuadSPI_LUTKEY_KEY_MASK
 (0xFFFFFFFFU)

	)

35704 
	#QuadSPI_LUTKEY_KEY_SHIFT
 (0U)

	)

35705 
	#QuadSPI_LUTKEY_KEY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUTKEY_KEY_SHIFT
)Ë& 
QuadSPI_LUTKEY_KEY_MASK
)

	)

35708 
	#QuadSPI_LCKCR_LOCK_MASK
 (0x1U)

	)

35709 
	#QuadSPI_LCKCR_LOCK_SHIFT
 (0U)

	)

35710 
	#QuadSPI_LCKCR_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LCKCR_LOCK_SHIFT
)Ë& 
QuadSPI_LCKCR_LOCK_MASK
)

	)

35711 
	#QuadSPI_LCKCR_UNLOCK_MASK
 (0x2U)

	)

35712 
	#QuadSPI_LCKCR_UNLOCK_SHIFT
 (1U)

	)

35713 
	#QuadSPI_LCKCR_UNLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LCKCR_UNLOCK_SHIFT
)Ë& 
QuadSPI_LCKCR_UNLOCK_MASK
)

	)

35716 
	#QuadSPI_LUT_OPRND0_MASK
 (0xFFU)

	)

35717 
	#QuadSPI_LUT_OPRND0_SHIFT
 (0U)

	)

35718 
	#QuadSPI_LUT_OPRND0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUT_OPRND0_SHIFT
)Ë& 
QuadSPI_LUT_OPRND0_MASK
)

	)

35719 
	#QuadSPI_LUT_PAD0_MASK
 (0x300U)

	)

35720 
	#QuadSPI_LUT_PAD0_SHIFT
 (8U)

	)

35721 
	#QuadSPI_LUT_PAD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUT_PAD0_SHIFT
)Ë& 
QuadSPI_LUT_PAD0_MASK
)

	)

35722 
	#QuadSPI_LUT_INSTR0_MASK
 (0xFC00U)

	)

35723 
	#QuadSPI_LUT_INSTR0_SHIFT
 (10U)

	)

35724 
	#QuadSPI_LUT_INSTR0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUT_INSTR0_SHIFT
)Ë& 
QuadSPI_LUT_INSTR0_MASK
)

	)

35725 
	#QuadSPI_LUT_OPRND1_MASK
 (0xFF0000U)

	)

35726 
	#QuadSPI_LUT_OPRND1_SHIFT
 (16U)

	)

35727 
	#QuadSPI_LUT_OPRND1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUT_OPRND1_SHIFT
)Ë& 
QuadSPI_LUT_OPRND1_MASK
)

	)

35728 
	#QuadSPI_LUT_PAD1_MASK
 (0x3000000U)

	)

35729 
	#QuadSPI_LUT_PAD1_SHIFT
 (24U)

	)

35730 
	#QuadSPI_LUT_PAD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUT_PAD1_SHIFT
)Ë& 
QuadSPI_LUT_PAD1_MASK
)

	)

35731 
	#QuadSPI_LUT_INSTR1_MASK
 (0xFC000000U)

	)

35732 
	#QuadSPI_LUT_INSTR1_SHIFT
 (26U)

	)

35733 
	#QuadSPI_LUT_INSTR1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
QuadSPI_LUT_INSTR1_SHIFT
)Ë& 
QuadSPI_LUT_INSTR1_MASK
)

	)

35736 
	#QuadSPI_LUT_COUNT
 (64U)

	)

35746 
	#QuadSPI_BASE
 (0x21E0000u)

	)

35748 
	#QuadSPI
 ((
QuadSPI_Ty≥
 *)
QuadSPI_BASE
)

	)

35750 
	#QuadSPI_BASE_ADDRS
 { 
QuadSPI_BASE
 }

	)

35752 
	#QuadSPI_BASE_PTRS
 { 
QuadSPI
 }

	)

35754 
	#QuadSPI_IRQS
 { 
QSPI_IRQn
 }

	)

35772 
__I
 
uöt32_t
 
	mVER
;

35773 
__IO
 
uöt32_t
 
	mCMD
;

35774 
__IO
 
uöt32_t
 
	mCR
;

35775 
__I
 
uöt32_t
 
	mSR
;

35776 
__I
 
uöt32_t
 
	mESR
;

35777 
__I
 
uöt32_t
 
	mOUT
;

35778 } 
	tRNG_Ty≥
;

35790 
	#RNG_VER_MINOR_MASK
 (0xFFU)

	)

35791 
	#RNG_VER_MINOR_SHIFT
 (0U)

	)

35792 
	#RNG_VER_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_VER_MINOR_SHIFT
)Ë& 
RNG_VER_MINOR_MASK
)

	)

35793 
	#RNG_VER_MAJOR_MASK
 (0xFF00U)

	)

35794 
	#RNG_VER_MAJOR_SHIFT
 (8U)

	)

35795 
	#RNG_VER_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_VER_MAJOR_SHIFT
)Ë& 
RNG_VER_MAJOR_MASK
)

	)

35796 
	#RNG_VER_TYPE_MASK
 (0xF0000000U)

	)

35797 
	#RNG_VER_TYPE_SHIFT
 (28U)

	)

35798 
	#RNG_VER_TYPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_VER_TYPE_SHIFT
)Ë& 
RNG_VER_TYPE_MASK
)

	)

35801 
	#RNG_CMD_ST_MASK
 (0x1U)

	)

35802 
	#RNG_CMD_ST_SHIFT
 (0U)

	)

35803 
	#RNG_CMD_ST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CMD_ST_SHIFT
)Ë& 
RNG_CMD_ST_MASK
)

	)

35804 
	#RNG_CMD_GS_MASK
 (0x2U)

	)

35805 
	#RNG_CMD_GS_SHIFT
 (1U)

	)

35806 
	#RNG_CMD_GS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CMD_GS_SHIFT
)Ë& 
RNG_CMD_GS_MASK
)

	)

35807 
	#RNG_CMD_CI_MASK
 (0x10U)

	)

35808 
	#RNG_CMD_CI_SHIFT
 (4U)

	)

35809 
	#RNG_CMD_CI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CMD_CI_SHIFT
)Ë& 
RNG_CMD_CI_MASK
)

	)

35810 
	#RNG_CMD_CE_MASK
 (0x20U)

	)

35811 
	#RNG_CMD_CE_SHIFT
 (5U)

	)

35812 
	#RNG_CMD_CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CMD_CE_SHIFT
)Ë& 
RNG_CMD_CE_MASK
)

	)

35813 
	#RNG_CMD_SR_MASK
 (0x40U)

	)

35814 
	#RNG_CMD_SR_SHIFT
 (6U)

	)

35815 
	#RNG_CMD_SR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CMD_SR_SHIFT
)Ë& 
RNG_CMD_SR_MASK
)

	)

35818 
	#RNG_CR_FUFMOD_MASK
 (0x3U)

	)

35819 
	#RNG_CR_FUFMOD_SHIFT
 (0U)

	)

35820 
	#RNG_CR_FUFMOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CR_FUFMOD_SHIFT
)Ë& 
RNG_CR_FUFMOD_MASK
)

	)

35821 
	#RNG_CR_AR_MASK
 (0x10U)

	)

35822 
	#RNG_CR_AR_SHIFT
 (4U)

	)

35823 
	#RNG_CR_AR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CR_AR_SHIFT
)Ë& 
RNG_CR_AR_MASK
)

	)

35824 
	#RNG_CR_MASKDONE_MASK
 (0x20U)

	)

35825 
	#RNG_CR_MASKDONE_SHIFT
 (5U)

	)

35826 
	#RNG_CR_MASKDONE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CR_MASKDONE_SHIFT
)Ë& 
RNG_CR_MASKDONE_MASK
)

	)

35827 
	#RNG_CR_MASKERR_MASK
 (0x40U)

	)

35828 
	#RNG_CR_MASKERR_SHIFT
 (6U)

	)

35829 
	#RNG_CR_MASKERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_CR_MASKERR_SHIFT
)Ë& 
RNG_CR_MASKERR_MASK
)

	)

35832 
	#RNG_SR_BUSY_MASK
 (0x2U)

	)

35833 
	#RNG_SR_BUSY_SHIFT
 (1U)

	)

35834 
	#RNG_SR_BUSY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_BUSY_SHIFT
)Ë& 
RNG_SR_BUSY_MASK
)

	)

35835 
	#RNG_SR_SLP_MASK
 (0x4U)

	)

35836 
	#RNG_SR_SLP_SHIFT
 (2U)

	)

35837 
	#RNG_SR_SLP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_SLP_SHIFT
)Ë& 
RNG_SR_SLP_MASK
)

	)

35838 
	#RNG_SR_RS_MASK
 (0x8U)

	)

35839 
	#RNG_SR_RS_SHIFT
 (3U)

	)

35840 
	#RNG_SR_RS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_RS_SHIFT
)Ë& 
RNG_SR_RS_MASK
)

	)

35841 
	#RNG_SR_STDN_MASK
 (0x10U)

	)

35842 
	#RNG_SR_STDN_SHIFT
 (4U)

	)

35843 
	#RNG_SR_STDN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_STDN_SHIFT
)Ë& 
RNG_SR_STDN_MASK
)

	)

35844 
	#RNG_SR_SDN_MASK
 (0x20U)

	)

35845 
	#RNG_SR_SDN_SHIFT
 (5U)

	)

35846 
	#RNG_SR_SDN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_SDN_SHIFT
)Ë& 
RNG_SR_SDN_MASK
)

	)

35847 
	#RNG_SR_NSDN_MASK
 (0x40U)

	)

35848 
	#RNG_SR_NSDN_SHIFT
 (6U)

	)

35849 
	#RNG_SR_NSDN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_NSDN_SHIFT
)Ë& 
RNG_SR_NSDN_MASK
)

	)

35850 
	#RNG_SR_FIFO_LVL_MASK
 (0xF00U)

	)

35851 
	#RNG_SR_FIFO_LVL_SHIFT
 (8U)

	)

35852 
	#RNG_SR_FIFO_LVL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_FIFO_LVL_SHIFT
)Ë& 
RNG_SR_FIFO_LVL_MASK
)

	)

35853 
	#RNG_SR_FIFO_SIZE_MASK
 (0xF000U)

	)

35854 
	#RNG_SR_FIFO_SIZE_SHIFT
 (12U)

	)

35855 
	#RNG_SR_FIFO_SIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_FIFO_SIZE_SHIFT
)Ë& 
RNG_SR_FIFO_SIZE_MASK
)

	)

35856 
	#RNG_SR_ERR_MASK
 (0x10000U)

	)

35857 
	#RNG_SR_ERR_SHIFT
 (16U)

	)

35858 
	#RNG_SR_ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_ERR_SHIFT
)Ë& 
RNG_SR_ERR_MASK
)

	)

35859 
	#RNG_SR_ST_PF_MASK
 (0xE00000U)

	)

35860 
	#RNG_SR_ST_PF_SHIFT
 (21U)

	)

35861 
	#RNG_SR_ST_PF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_ST_PF_SHIFT
)Ë& 
RNG_SR_ST_PF_MASK
)

	)

35862 
	#RNG_SR_STATPF_MASK
 (0xFF000000U)

	)

35863 
	#RNG_SR_STATPF_SHIFT
 (24U)

	)

35864 
	#RNG_SR_STATPF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_SR_STATPF_SHIFT
)Ë& 
RNG_SR_STATPF_MASK
)

	)

35867 
	#RNG_ESR_LFE_MASK
 (0x1U)

	)

35868 
	#RNG_ESR_LFE_SHIFT
 (0U)

	)

35869 
	#RNG_ESR_LFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_ESR_LFE_SHIFT
)Ë& 
RNG_ESR_LFE_MASK
)

	)

35870 
	#RNG_ESR_OSCE_MASK
 (0x2U)

	)

35871 
	#RNG_ESR_OSCE_SHIFT
 (1U)

	)

35872 
	#RNG_ESR_OSCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_ESR_OSCE_SHIFT
)Ë& 
RNG_ESR_OSCE_MASK
)

	)

35873 
	#RNG_ESR_STE_MASK
 (0x4U)

	)

35874 
	#RNG_ESR_STE_SHIFT
 (2U)

	)

35875 
	#RNG_ESR_STE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_ESR_STE_SHIFT
)Ë& 
RNG_ESR_STE_MASK
)

	)

35876 
	#RNG_ESR_SATE_MASK
 (0x8U)

	)

35877 
	#RNG_ESR_SATE_SHIFT
 (3U)

	)

35878 
	#RNG_ESR_SATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_ESR_SATE_SHIFT
)Ë& 
RNG_ESR_SATE_MASK
)

	)

35879 
	#RNG_ESR_FUFE_MASK
 (0x10U)

	)

35880 
	#RNG_ESR_FUFE_SHIFT
 (4U)

	)

35881 
	#RNG_ESR_FUFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_ESR_FUFE_SHIFT
)Ë& 
RNG_ESR_FUFE_MASK
)

	)

35884 
	#RNG_OUT_RANDOUT_MASK
 (0xFFFFFFFFU)

	)

35885 
	#RNG_OUT_RANDOUT_SHIFT
 (0U)

	)

35886 
	#RNG_OUT_RANDOUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
RNG_OUT_RANDOUT_SHIFT
)Ë& 
RNG_OUT_RANDOUT_MASK
)

	)

35896 
	#RNG_BASE
 (0x2284000u)

	)

35898 
	#RNG
 ((
RNG_Ty≥
 *)
RNG_BASE
)

	)

35900 
	#RNG_BASE_ADDRS
 { 
RNG_BASE
 }

	)

35902 
	#RNG_BASE_PTRS
 { 
RNG
 }

	)

35920 
uöt8_t
 
	mRESERVED_0
[212];

35921 
__IO
 
uöt32_t
 
	mROMPATCHD
[8];

35922 
__IO
 
uöt32_t
 
	mROMPATCHCNTL
;

35923 
__I
 
uöt32_t
 
	mROMPATCHENH
;

35924 
__IO
 
uöt32_t
 
	mROMPATCHENL
;

35925 
__IO
 
uöt32_t
 
	mROMPATCHA
[16];

35926 
uöt8_t
 
	mRESERVED_1
[200];

35927 
__IO
 
uöt32_t
 
	mROMPATCHSR
;

35928 } 
	tROMC_Ty≥
;

35940 
	#ROMC_ROMPATCHD_DATAX_MASK
 (0xFFFFFFFFU)

	)

35941 
	#ROMC_ROMPATCHD_DATAX_SHIFT
 (0U)

	)

35942 
	#ROMC_ROMPATCHD_DATAX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHD_DATAX_SHIFT
)Ë& 
ROMC_ROMPATCHD_DATAX_MASK
)

	)

35945 
	#ROMC_ROMPATCHD_COUNT
 (8U)

	)

35948 
	#ROMC_ROMPATCHCNTL_DATAFIX_MASK
 (0xFFU)

	)

35949 
	#ROMC_ROMPATCHCNTL_DATAFIX_SHIFT
 (0U)

	)

35950 
	#ROMC_ROMPATCHCNTL_DATAFIX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHCNTL_DATAFIX_SHIFT
)Ë& 
ROMC_ROMPATCHCNTL_DATAFIX_MASK
)

	)

35951 
	#ROMC_ROMPATCHCNTL_DIS_MASK
 (0x20000000U)

	)

35952 
	#ROMC_ROMPATCHCNTL_DIS_SHIFT
 (29U)

	)

35953 
	#ROMC_ROMPATCHCNTL_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHCNTL_DIS_SHIFT
)Ë& 
ROMC_ROMPATCHCNTL_DIS_MASK
)

	)

35956 
	#ROMC_ROMPATCHENL_ENABLE_MASK
 (0xFFFFU)

	)

35957 
	#ROMC_ROMPATCHENL_ENABLE_SHIFT
 (0U)

	)

35958 
	#ROMC_ROMPATCHENL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHENL_ENABLE_SHIFT
)Ë& 
ROMC_ROMPATCHENL_ENABLE_MASK
)

	)

35961 
	#ROMC_ROMPATCHA_THUMBX_MASK
 (0x1U)

	)

35962 
	#ROMC_ROMPATCHA_THUMBX_SHIFT
 (0U)

	)

35963 
	#ROMC_ROMPATCHA_THUMBX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHA_THUMBX_SHIFT
)Ë& 
ROMC_ROMPATCHA_THUMBX_MASK
)

	)

35964 
	#ROMC_ROMPATCHA_ADDRX_MASK
 (0x7FFFFEU)

	)

35965 
	#ROMC_ROMPATCHA_ADDRX_SHIFT
 (1U)

	)

35966 
	#ROMC_ROMPATCHA_ADDRX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHA_ADDRX_SHIFT
)Ë& 
ROMC_ROMPATCHA_ADDRX_MASK
)

	)

35969 
	#ROMC_ROMPATCHA_COUNT
 (16U)

	)

35972 
	#ROMC_ROMPATCHSR_SOURCE_MASK
 (0x3FU)

	)

35973 
	#ROMC_ROMPATCHSR_SOURCE_SHIFT
 (0U)

	)

35974 
	#ROMC_ROMPATCHSR_SOURCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHSR_SOURCE_SHIFT
)Ë& 
ROMC_ROMPATCHSR_SOURCE_MASK
)

	)

35975 
	#ROMC_ROMPATCHSR_SW_MASK
 (0x20000U)

	)

35976 
	#ROMC_ROMPATCHSR_SW_SHIFT
 (17U)

	)

35977 
	#ROMC_ROMPATCHSR_SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
ROMC_ROMPATCHSR_SW_SHIFT
)Ë& 
ROMC_ROMPATCHSR_SW_MASK
)

	)

35987 
	#ROMC_BASE
 (0x21AC000u)

	)

35989 
	#ROMC
 ((
ROMC_Ty≥
 *)
ROMC_BASE
)

	)

35991 
	#ROMC_BASE_ADDRS
 { 
ROMC_BASE
 }

	)

35993 
	#ROMC_BASE_PTRS
 { 
ROMC
 }

	)

36011 
__IO
 
uöt32_t
 
	mMC0PTR
;

36012 
__IO
 
uöt32_t
 
	mINTR
;

36013 
__IO
 
uöt32_t
 
	mSTOP_STAT
;

36014 
__IO
 
uöt32_t
 
	mHSTART
;

36015 
__IO
 
uöt32_t
 
	mEVTOVR
;

36016 
__IO
 
uöt32_t
 
	mDSPOVR
;

36017 
__IO
 
uöt32_t
 
	mHOSTOVR
;

36018 
__IO
 
uöt32_t
 
	mEVTPEND
;

36019 
uöt8_t
 
	mRESERVED_0
[4];

36020 
__I
 
uöt32_t
 
	mRESET
;

36021 
__I
 
uöt32_t
 
	mEVTERR
;

36022 
__IO
 
uöt32_t
 
	mINTRMASK
;

36023 
__I
 
uöt32_t
 
	mPSW
;

36024 
__I
 
uöt32_t
 
	mEVTERRDBG
;

36025 
__IO
 
uöt32_t
 
	mCONFIG
;

36026 
__IO
 
uöt32_t
 
	mSDMA_LOCK
;

36027 
__IO
 
uöt32_t
 
	mONCE_ENB
;

36028 
__IO
 
uöt32_t
 
	mONCE_DATA
;

36029 
__IO
 
uöt32_t
 
	mONCE_INSTR
;

36030 
__I
 
uöt32_t
 
	mONCE_STAT
;

36031 
__IO
 
uöt32_t
 
	mONCE_CMD
;

36032 
uöt8_t
 
	mRESERVED_1
[4];

36033 
__IO
 
uöt32_t
 
	mILLINSTADDR
;

36034 
__IO
 
uöt32_t
 
	mCHN0ADDR
;

36035 
__I
 
uöt32_t
 
	mEVT_MIRROR
;

36036 
__I
 
uöt32_t
 
	mEVT_MIRROR2
;

36037 
uöt8_t
 
	mRESERVED_2
[8];

36038 
__IO
 
uöt32_t
 
	mXTRIG_CONF1
;

36039 
__IO
 
uöt32_t
 
	mXTRIG_CONF2
;

36040 
uöt8_t
 
	mRESERVED_3
[136];

36041 
__IO
 
uöt32_t
 
	mSDMA_CHNPRI
[32];

36042 
uöt8_t
 
	mRESERVED_4
[128];

36043 
__IO
 
uöt32_t
 
	mCHNENBL
[48];

36044 } 
	tSDMAARM_Ty≥
;

36056 
	#SDMAARM_MC0PTR_MC0PTR_MASK
 (0xFFFFFFFFU)

	)

36057 
	#SDMAARM_MC0PTR_MC0PTR_SHIFT
 (0U)

	)

36058 
	#SDMAARM_MC0PTR_MC0PTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_MC0PTR_MC0PTR_SHIFT
)Ë& 
SDMAARM_MC0PTR_MC0PTR_MASK
)

	)

36061 
	#SDMAARM_INTR_HI_MASK
 (0xFFFFFFFFU)

	)

36062 
	#SDMAARM_INTR_HI_SHIFT
 (0U)

	)

36063 
	#SDMAARM_INTR_HI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_INTR_HI_SHIFT
)Ë& 
SDMAARM_INTR_HI_MASK
)

	)

36066 
	#SDMAARM_STOP_STAT_HE_MASK
 (0xFFFFFFFFU)

	)

36067 
	#SDMAARM_STOP_STAT_HE_SHIFT
 (0U)

	)

36068 
	#SDMAARM_STOP_STAT_HE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_STOP_STAT_HE_SHIFT
)Ë& 
SDMAARM_STOP_STAT_HE_MASK
)

	)

36071 
	#SDMAARM_HSTART_HSTART_HE_MASK
 (0xFFFFFFFFU)

	)

36072 
	#SDMAARM_HSTART_HSTART_HE_SHIFT
 (0U)

	)

36073 
	#SDMAARM_HSTART_HSTART_HE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_HSTART_HSTART_HE_SHIFT
)Ë& 
SDMAARM_HSTART_HSTART_HE_MASK
)

	)

36076 
	#SDMAARM_EVTOVR_EO_MASK
 (0xFFFFFFFFU)

	)

36077 
	#SDMAARM_EVTOVR_EO_SHIFT
 (0U)

	)

36078 
	#SDMAARM_EVTOVR_EO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_EVTOVR_EO_SHIFT
)Ë& 
SDMAARM_EVTOVR_EO_MASK
)

	)

36081 
	#SDMAARM_DSPOVR_DO_MASK
 (0xFFFFFFFFU)

	)

36082 
	#SDMAARM_DSPOVR_DO_SHIFT
 (0U)

	)

36083 
	#SDMAARM_DSPOVR_DO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_DSPOVR_DO_SHIFT
)Ë& 
SDMAARM_DSPOVR_DO_MASK
)

	)

36086 
	#SDMAARM_HOSTOVR_HO_MASK
 (0xFFFFFFFFU)

	)

36087 
	#SDMAARM_HOSTOVR_HO_SHIFT
 (0U)

	)

36088 
	#SDMAARM_HOSTOVR_HO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_HOSTOVR_HO_SHIFT
)Ë& 
SDMAARM_HOSTOVR_HO_MASK
)

	)

36091 
	#SDMAARM_EVTPEND_EP_MASK
 (0xFFFFFFFFU)

	)

36092 
	#SDMAARM_EVTPEND_EP_SHIFT
 (0U)

	)

36093 
	#SDMAARM_EVTPEND_EP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_EVTPEND_EP_SHIFT
)Ë& 
SDMAARM_EVTPEND_EP_MASK
)

	)

36096 
	#SDMAARM_RESET_RESET_MASK
 (0x1U)

	)

36097 
	#SDMAARM_RESET_RESET_SHIFT
 (0U)

	)

36098 
	#SDMAARM_RESET_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_RESET_RESET_SHIFT
)Ë& 
SDMAARM_RESET_RESET_MASK
)

	)

36099 
	#SDMAARM_RESET_RESCHED_MASK
 (0x2U)

	)

36100 
	#SDMAARM_RESET_RESCHED_SHIFT
 (1U)

	)

36101 
	#SDMAARM_RESET_RESCHED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_RESET_RESCHED_SHIFT
)Ë& 
SDMAARM_RESET_RESCHED_MASK
)

	)

36104 
	#SDMAARM_EVTERR_CHNERR_MASK
 (0xFFFFFFFFU)

	)

36105 
	#SDMAARM_EVTERR_CHNERR_SHIFT
 (0U)

	)

36106 
	#SDMAARM_EVTERR_CHNERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_EVTERR_CHNERR_SHIFT
)Ë& 
SDMAARM_EVTERR_CHNERR_MASK
)

	)

36109 
	#SDMAARM_INTRMASK_HIMASK_MASK
 (0xFFFFFFFFU)

	)

36110 
	#SDMAARM_INTRMASK_HIMASK_SHIFT
 (0U)

	)

36111 
	#SDMAARM_INTRMASK_HIMASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_INTRMASK_HIMASK_SHIFT
)Ë& 
SDMAARM_INTRMASK_HIMASK_MASK
)

	)

36114 
	#SDMAARM_PSW_CCR_MASK
 (0xFU)

	)

36115 
	#SDMAARM_PSW_CCR_SHIFT
 (0U)

	)

36116 
	#SDMAARM_PSW_CCR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_PSW_CCR_SHIFT
)Ë& 
SDMAARM_PSW_CCR_MASK
)

	)

36117 
	#SDMAARM_PSW_CCP_MASK
 (0xF0U)

	)

36118 
	#SDMAARM_PSW_CCP_SHIFT
 (4U)

	)

36119 
	#SDMAARM_PSW_CCP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_PSW_CCP_SHIFT
)Ë& 
SDMAARM_PSW_CCP_MASK
)

	)

36120 
	#SDMAARM_PSW_NCR_MASK
 (0x1F00U)

	)

36121 
	#SDMAARM_PSW_NCR_SHIFT
 (8U)

	)

36122 
	#SDMAARM_PSW_NCR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_PSW_NCR_SHIFT
)Ë& 
SDMAARM_PSW_NCR_MASK
)

	)

36123 
	#SDMAARM_PSW_NCP_MASK
 (0xE000U)

	)

36124 
	#SDMAARM_PSW_NCP_SHIFT
 (13U)

	)

36125 
	#SDMAARM_PSW_NCP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_PSW_NCP_SHIFT
)Ë& 
SDMAARM_PSW_NCP_MASK
)

	)

36128 
	#SDMAARM_EVTERRDBG_CHNERR_MASK
 (0xFFFFFFFFU)

	)

36129 
	#SDMAARM_EVTERRDBG_CHNERR_SHIFT
 (0U)

	)

36130 
	#SDMAARM_EVTERRDBG_CHNERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_EVTERRDBG_CHNERR_SHIFT
)Ë& 
SDMAARM_EVTERRDBG_CHNERR_MASK
)

	)

36133 
	#SDMAARM_CONFIG_CSM_MASK
 (0x3U)

	)

36134 
	#SDMAARM_CONFIG_CSM_SHIFT
 (0U)

	)

36135 
	#SDMAARM_CONFIG_CSM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CONFIG_CSM_SHIFT
)Ë& 
SDMAARM_CONFIG_CSM_MASK
)

	)

36136 
	#SDMAARM_CONFIG_ACR_MASK
 (0x10U)

	)

36137 
	#SDMAARM_CONFIG_ACR_SHIFT
 (4U)

	)

36138 
	#SDMAARM_CONFIG_ACR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CONFIG_ACR_SHIFT
)Ë& 
SDMAARM_CONFIG_ACR_MASK
)

	)

36139 
	#SDMAARM_CONFIG_RTDOBS_MASK
 (0x800U)

	)

36140 
	#SDMAARM_CONFIG_RTDOBS_SHIFT
 (11U)

	)

36141 
	#SDMAARM_CONFIG_RTDOBS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CONFIG_RTDOBS_SHIFT
)Ë& 
SDMAARM_CONFIG_RTDOBS_MASK
)

	)

36142 
	#SDMAARM_CONFIG_DSPDMA_MASK
 (0x1000U)

	)

36143 
	#SDMAARM_CONFIG_DSPDMA_SHIFT
 (12U)

	)

36144 
	#SDMAARM_CONFIG_DSPDMA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CONFIG_DSPDMA_SHIFT
)Ë& 
SDMAARM_CONFIG_DSPDMA_MASK
)

	)

36147 
	#SDMAARM_SDMA_LOCK_LOCK_MASK
 (0x1U)

	)

36148 
	#SDMAARM_SDMA_LOCK_LOCK_SHIFT
 (0U)

	)

36149 
	#SDMAARM_SDMA_LOCK_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_SDMA_LOCK_LOCK_SHIFT
)Ë& 
SDMAARM_SDMA_LOCK_LOCK_MASK
)

	)

36150 
	#SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_MASK
 (0x2U)

	)

36151 
	#SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_SHIFT
 (1U)

	)

36152 
	#SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_SHIFT
)Ë& 
SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_MASK
)

	)

36155 
	#SDMAARM_ONCE_ENB_ENB_MASK
 (0x1U)

	)

36156 
	#SDMAARM_ONCE_ENB_ENB_SHIFT
 (0U)

	)

36157 
	#SDMAARM_ONCE_ENB_ENB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_ENB_ENB_SHIFT
)Ë& 
SDMAARM_ONCE_ENB_ENB_MASK
)

	)

36160 
	#SDMAARM_ONCE_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

36161 
	#SDMAARM_ONCE_DATA_DATA_SHIFT
 (0U)

	)

36162 
	#SDMAARM_ONCE_DATA_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_DATA_DATA_SHIFT
)Ë& 
SDMAARM_ONCE_DATA_DATA_MASK
)

	)

36165 
	#SDMAARM_ONCE_INSTR_INSTR_MASK
 (0xFFFFU)

	)

36166 
	#SDMAARM_ONCE_INSTR_INSTR_SHIFT
 (0U)

	)

36167 
	#SDMAARM_ONCE_INSTR_INSTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_INSTR_INSTR_SHIFT
)Ë& 
SDMAARM_ONCE_INSTR_INSTR_MASK
)

	)

36170 
	#SDMAARM_ONCE_STAT_ECDR_MASK
 (0x7U)

	)

36171 
	#SDMAARM_ONCE_STAT_ECDR_SHIFT
 (0U)

	)

36172 
	#SDMAARM_ONCE_STAT_ECDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_ECDR_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_ECDR_MASK
)

	)

36173 
	#SDMAARM_ONCE_STAT_MST_MASK
 (0x80U)

	)

36174 
	#SDMAARM_ONCE_STAT_MST_SHIFT
 (7U)

	)

36175 
	#SDMAARM_ONCE_STAT_MST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_MST_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_MST_MASK
)

	)

36176 
	#SDMAARM_ONCE_STAT_SWB_MASK
 (0x100U)

	)

36177 
	#SDMAARM_ONCE_STAT_SWB_SHIFT
 (8U)

	)

36178 
	#SDMAARM_ONCE_STAT_SWB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_SWB_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_SWB_MASK
)

	)

36179 
	#SDMAARM_ONCE_STAT_ODR_MASK
 (0x200U)

	)

36180 
	#SDMAARM_ONCE_STAT_ODR_SHIFT
 (9U)

	)

36181 
	#SDMAARM_ONCE_STAT_ODR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_ODR_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_ODR_MASK
)

	)

36182 
	#SDMAARM_ONCE_STAT_EDR_MASK
 (0x400U)

	)

36183 
	#SDMAARM_ONCE_STAT_EDR_SHIFT
 (10U)

	)

36184 
	#SDMAARM_ONCE_STAT_EDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_EDR_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_EDR_MASK
)

	)

36185 
	#SDMAARM_ONCE_STAT_RCV_MASK
 (0x800U)

	)

36186 
	#SDMAARM_ONCE_STAT_RCV_SHIFT
 (11U)

	)

36187 
	#SDMAARM_ONCE_STAT_RCV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_RCV_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_RCV_MASK
)

	)

36188 
	#SDMAARM_ONCE_STAT_PST_MASK
 (0xF000U)

	)

36189 
	#SDMAARM_ONCE_STAT_PST_SHIFT
 (12U)

	)

36190 
	#SDMAARM_ONCE_STAT_PST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_STAT_PST_SHIFT
)Ë& 
SDMAARM_ONCE_STAT_PST_MASK
)

	)

36193 
	#SDMAARM_ONCE_CMD_CMD_MASK
 (0xFU)

	)

36194 
	#SDMAARM_ONCE_CMD_CMD_SHIFT
 (0U)

	)

36195 
	#SDMAARM_ONCE_CMD_CMD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ONCE_CMD_CMD_SHIFT
)Ë& 
SDMAARM_ONCE_CMD_CMD_MASK
)

	)

36198 
	#SDMAARM_ILLINSTADDR_ILLINSTADDR_MASK
 (0x3FFFU)

	)

36199 
	#SDMAARM_ILLINSTADDR_ILLINSTADDR_SHIFT
 (0U)

	)

36200 
	#SDMAARM_ILLINSTADDR_ILLINSTADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_ILLINSTADDR_ILLINSTADDR_SHIFT
)Ë& 
SDMAARM_ILLINSTADDR_ILLINSTADDR_MASK
)

	)

36203 
	#SDMAARM_CHN0ADDR_CHN0ADDR_MASK
 (0x3FFFU)

	)

36204 
	#SDMAARM_CHN0ADDR_CHN0ADDR_SHIFT
 (0U)

	)

36205 
	#SDMAARM_CHN0ADDR_CHN0ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CHN0ADDR_CHN0ADDR_SHIFT
)Ë& 
SDMAARM_CHN0ADDR_CHN0ADDR_MASK
)

	)

36206 
	#SDMAARM_CHN0ADDR_SMSZ_MASK
 (0x4000U)

	)

36207 
	#SDMAARM_CHN0ADDR_SMSZ_SHIFT
 (14U)

	)

36208 
	#SDMAARM_CHN0ADDR_SMSZ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CHN0ADDR_SMSZ_SHIFT
)Ë& 
SDMAARM_CHN0ADDR_SMSZ_MASK
)

	)

36211 
	#SDMAARM_EVT_MIRROR_EVENTS_MASK
 (0xFFFFFFFFU)

	)

36212 
	#SDMAARM_EVT_MIRROR_EVENTS_SHIFT
 (0U)

	)

36213 
	#SDMAARM_EVT_MIRROR_EVENTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_EVT_MIRROR_EVENTS_SHIFT
)Ë& 
SDMAARM_EVT_MIRROR_EVENTS_MASK
)

	)

36216 
	#SDMAARM_EVT_MIRROR2_EVENTS_MASK
 (0xFFFFU)

	)

36217 
	#SDMAARM_EVT_MIRROR2_EVENTS_SHIFT
 (0U)

	)

36218 
	#SDMAARM_EVT_MIRROR2_EVENTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_EVT_MIRROR2_EVENTS_SHIFT
)Ë& 
SDMAARM_EVT_MIRROR2_EVENTS_MASK
)

	)

36221 
	#SDMAARM_XTRIG_CONF1_NUM0_MASK
 (0x3FU)

	)

36222 
	#SDMAARM_XTRIG_CONF1_NUM0_SHIFT
 (0U)

	)

36223 
	#SDMAARM_XTRIG_CONF1_NUM0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_NUM0_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_NUM0_MASK
)

	)

36224 
	#SDMAARM_XTRIG_CONF1_CNF0_MASK
 (0x40U)

	)

36225 
	#SDMAARM_XTRIG_CONF1_CNF0_SHIFT
 (6U)

	)

36226 
	#SDMAARM_XTRIG_CONF1_CNF0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_CNF0_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_CNF0_MASK
)

	)

36227 
	#SDMAARM_XTRIG_CONF1_NUM1_MASK
 (0x3F00U)

	)

36228 
	#SDMAARM_XTRIG_CONF1_NUM1_SHIFT
 (8U)

	)

36229 
	#SDMAARM_XTRIG_CONF1_NUM1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_NUM1_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_NUM1_MASK
)

	)

36230 
	#SDMAARM_XTRIG_CONF1_CNF1_MASK
 (0x4000U)

	)

36231 
	#SDMAARM_XTRIG_CONF1_CNF1_SHIFT
 (14U)

	)

36232 
	#SDMAARM_XTRIG_CONF1_CNF1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_CNF1_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_CNF1_MASK
)

	)

36233 
	#SDMAARM_XTRIG_CONF1_NUM2_MASK
 (0x3F0000U)

	)

36234 
	#SDMAARM_XTRIG_CONF1_NUM2_SHIFT
 (16U)

	)

36235 
	#SDMAARM_XTRIG_CONF1_NUM2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_NUM2_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_NUM2_MASK
)

	)

36236 
	#SDMAARM_XTRIG_CONF1_CNF2_MASK
 (0x400000U)

	)

36237 
	#SDMAARM_XTRIG_CONF1_CNF2_SHIFT
 (22U)

	)

36238 
	#SDMAARM_XTRIG_CONF1_CNF2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_CNF2_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_CNF2_MASK
)

	)

36239 
	#SDMAARM_XTRIG_CONF1_NUM3_MASK
 (0x3F000000U)

	)

36240 
	#SDMAARM_XTRIG_CONF1_NUM3_SHIFT
 (24U)

	)

36241 
	#SDMAARM_XTRIG_CONF1_NUM3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_NUM3_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_NUM3_MASK
)

	)

36242 
	#SDMAARM_XTRIG_CONF1_CNF3_MASK
 (0x40000000U)

	)

36243 
	#SDMAARM_XTRIG_CONF1_CNF3_SHIFT
 (30U)

	)

36244 
	#SDMAARM_XTRIG_CONF1_CNF3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF1_CNF3_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF1_CNF3_MASK
)

	)

36247 
	#SDMAARM_XTRIG_CONF2_NUM4_MASK
 (0x3FU)

	)

36248 
	#SDMAARM_XTRIG_CONF2_NUM4_SHIFT
 (0U)

	)

36249 
	#SDMAARM_XTRIG_CONF2_NUM4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_NUM4_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_NUM4_MASK
)

	)

36250 
	#SDMAARM_XTRIG_CONF2_CNF4_MASK
 (0x40U)

	)

36251 
	#SDMAARM_XTRIG_CONF2_CNF4_SHIFT
 (6U)

	)

36252 
	#SDMAARM_XTRIG_CONF2_CNF4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_CNF4_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_CNF4_MASK
)

	)

36253 
	#SDMAARM_XTRIG_CONF2_NUM5_MASK
 (0x3F00U)

	)

36254 
	#SDMAARM_XTRIG_CONF2_NUM5_SHIFT
 (8U)

	)

36255 
	#SDMAARM_XTRIG_CONF2_NUM5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_NUM5_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_NUM5_MASK
)

	)

36256 
	#SDMAARM_XTRIG_CONF2_CNF5_MASK
 (0x4000U)

	)

36257 
	#SDMAARM_XTRIG_CONF2_CNF5_SHIFT
 (14U)

	)

36258 
	#SDMAARM_XTRIG_CONF2_CNF5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_CNF5_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_CNF5_MASK
)

	)

36259 
	#SDMAARM_XTRIG_CONF2_NUM6_MASK
 (0x3F0000U)

	)

36260 
	#SDMAARM_XTRIG_CONF2_NUM6_SHIFT
 (16U)

	)

36261 
	#SDMAARM_XTRIG_CONF2_NUM6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_NUM6_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_NUM6_MASK
)

	)

36262 
	#SDMAARM_XTRIG_CONF2_CNF6_MASK
 (0x400000U)

	)

36263 
	#SDMAARM_XTRIG_CONF2_CNF6_SHIFT
 (22U)

	)

36264 
	#SDMAARM_XTRIG_CONF2_CNF6
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_CNF6_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_CNF6_MASK
)

	)

36265 
	#SDMAARM_XTRIG_CONF2_NUM7_MASK
 (0x3F000000U)

	)

36266 
	#SDMAARM_XTRIG_CONF2_NUM7_SHIFT
 (24U)

	)

36267 
	#SDMAARM_XTRIG_CONF2_NUM7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_NUM7_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_NUM7_MASK
)

	)

36268 
	#SDMAARM_XTRIG_CONF2_CNF7_MASK
 (0x40000000U)

	)

36269 
	#SDMAARM_XTRIG_CONF2_CNF7_SHIFT
 (30U)

	)

36270 
	#SDMAARM_XTRIG_CONF2_CNF7
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_XTRIG_CONF2_CNF7_SHIFT
)Ë& 
SDMAARM_XTRIG_CONF2_CNF7_MASK
)

	)

36273 
	#SDMAARM_SDMA_CHNPRI_CHNPRIn_MASK
 (0x7U)

	)

36274 
	#SDMAARM_SDMA_CHNPRI_CHNPRIn_SHIFT
 (0U)

	)

36275 
	#SDMAARM_SDMA_CHNPRI_CHNPRIn
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_SDMA_CHNPRI_CHNPRIn_SHIFT
)Ë& 
SDMAARM_SDMA_CHNPRI_CHNPRIn_MASK
)

	)

36278 
	#SDMAARM_SDMA_CHNPRI_COUNT
 (32U)

	)

36281 
	#SDMAARM_CHNENBL_ENBLn_MASK
 (0xFFFFFFFFU)

	)

36282 
	#SDMAARM_CHNENBL_ENBLn_SHIFT
 (0U)

	)

36283 
	#SDMAARM_CHNENBL_ENBLn
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SDMAARM_CHNENBL_ENBLn_SHIFT
)Ë& 
SDMAARM_CHNENBL_ENBLn_MASK
)

	)

36286 
	#SDMAARM_CHNENBL_COUNT
 (48U)

	)

36296 
	#SDMAARM_BASE
 (0x20EC000u)

	)

36298 
	#SDMAARM
 ((
SDMAARM_Ty≥
 *)
SDMAARM_BASE
)

	)

36300 
	#SDMAARM_BASE_ADDRS
 { 
SDMAARM_BASE
 }

	)

36302 
	#SDMAARM_BASE_PTRS
 { 
SDMAARM
 }

	)

36304 
	#SDMAARM_IRQS
 { 
SDMA_IRQn
 }

	)

36323 
__IO
 
uöt32_t
 
	mHPLR
;

36324 
__IO
 
uöt32_t
 
	mHPCOMR
;

36325 
__IO
 
uöt32_t
 
	mHPCR
;

36326 
__IO
 
uöt32_t
 
	mHPSICR
;

36327 
__IO
 
uöt32_t
 
	mHPSVCR
;

36328 
__IO
 
uöt32_t
 
	mHPSR
;

36329 
__IO
 
uöt32_t
 
	mHPSVSR
;

36330 
__IO
 
uöt32_t
 
	mHPHACIVR
;

36331 
__IO
 
uöt32_t
 
	mHPHACR
;

36332 
__IO
 
uöt32_t
 
	mHPRTCMR
;

36333 
__IO
 
uöt32_t
 
	mHPRTCLR
;

36334 
__IO
 
uöt32_t
 
	mHPTAMR
;

36335 
__IO
 
uöt32_t
 
	mHPTALR
;

36336 
__IO
 
uöt32_t
 
	mLPLR
;

36337 
__IO
 
uöt32_t
 
	mLPCR
;

36338 
__IO
 
uöt32_t
 
	mLPMKCR
;

36339 
__IO
 
uöt32_t
 
	mLPSVCR
;

36340 
__IO
 
uöt32_t
 
	mLPTGFCR
;

36341 
__IO
 
uöt32_t
 
	mLPTDCR
;

36342 
__IO
 
uöt32_t
 
	mLPSR
;

36343 
__IO
 
uöt32_t
 
	mLPSRTCMR
;

36344 
__IO
 
uöt32_t
 
	mLPSRTCLR
;

36345 
__IO
 
uöt32_t
 
	mLPTAR
;

36346 
__IO
 
uöt32_t
 
	mLPSMCMR
;

36347 
__IO
 
uöt32_t
 
	mLPSMCLR
;

36348 }
	tSNVS_Ty≥
;

36361 
	#SNVS_HPLR_MC_SL_MASK
 (0x10U)

	)

36362 
	#SNVS_HPLR_MC_SL_SHIFT
 (4U)

	)

36363 
	#SNVS_HPLR_MC_SL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPLR_MC_SL_SHIFT
)Ë& 
SNVS_HPLR_MC_SL_MASK
)

	)

36364 
	#SNVS_HPLR_GPR_SL_MASK
 (0x20U)

	)

36365 
	#SNVS_HPLR_GPR_SL_SHIFT
 (5U)

	)

36366 
	#SNVS_HPLR_GPR_SL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPLR_GPR_SL_SHIFT
)Ë& 
SNVS_HPLR_GPR_SL_MASK
)

	)

36369 
	#SNVS_HPCOMR_LP_SWR_MASK
 (0x10U)

	)

36370 
	#SNVS_HPCOMR_LP_SWR_SHIFT
 (4U)

	)

36371 
	#SNVS_HPCOMR_LP_SWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCOMR_LP_SWR_SHIFT
)Ë& 
SNVS_HPCOMR_LP_SWR_MASK
)

	)

36372 
	#SNVS_HPCOMR_LP_SWR_DIS_MASK
 (0x20U)

	)

36373 
	#SNVS_HPCOMR_LP_SWR_DIS_SHIFT
 (5U)

	)

36374 
	#SNVS_HPCOMR_LP_SWR_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCOMR_LP_SWR_DIS_SHIFT
)Ë& 
SNVS_HPCOMR_LP_SWR_DIS_MASK
)

	)

36375 
	#SNVS_HPCOMR_NPSWA_EN_MASK
 (0x80000000U)

	)

36376 
	#SNVS_HPCOMR_NPSWA_EN_SHIFT
 (31U)

	)

36377 
	#SNVS_HPCOMR_NPSWA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCOMR_NPSWA_EN_SHIFT
)Ë& 
SNVS_HPCOMR_NPSWA_EN_MASK
)

	)

36380 
	#SNVS_HPCR_RTC_EN_MASK
 (0x1U)

	)

36381 
	#SNVS_HPCR_RTC_EN_SHIFT
 (0U)

	)

36382 
	#SNVS_HPCR_RTC_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_RTC_EN_SHIFT
)Ë& 
SNVS_HPCR_RTC_EN_MASK
)

	)

36383 
	#SNVS_HPCR_HPTA_EN_MASK
 (0x2U)

	)

36384 
	#SNVS_HPCR_HPTA_EN_SHIFT
 (1U)

	)

36385 
	#SNVS_HPCR_HPTA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_HPTA_EN_SHIFT
)Ë& 
SNVS_HPCR_HPTA_EN_MASK
)

	)

36386 
	#SNVS_HPCR_PI_EN_MASK
 (0x8U)

	)

36387 
	#SNVS_HPCR_PI_EN_SHIFT
 (3U)

	)

36388 
	#SNVS_HPCR_PI_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_PI_EN_SHIFT
)Ë& 
SNVS_HPCR_PI_EN_MASK
)

	)

36389 
	#SNVS_HPCR_PI_FREQ_MASK
 (0xF0U)

	)

36390 
	#SNVS_HPCR_PI_FREQ_SHIFT
 (4U)

	)

36391 
	#SNVS_HPCR_PI_FREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_PI_FREQ_SHIFT
)Ë& 
SNVS_HPCR_PI_FREQ_MASK
)

	)

36392 
	#SNVS_HPCR_HPCALB_EN_MASK
 (0x100U)

	)

36393 
	#SNVS_HPCR_HPCALB_EN_SHIFT
 (8U)

	)

36394 
	#SNVS_HPCR_HPCALB_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_HPCALB_EN_SHIFT
)Ë& 
SNVS_HPCR_HPCALB_EN_MASK
)

	)

36395 
	#SNVS_HPCR_HPCALB_VAL_MASK
 (0x7C00U)

	)

36396 
	#SNVS_HPCR_HPCALB_VAL_SHIFT
 (10U)

	)

36397 
	#SNVS_HPCR_HPCALB_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_HPCALB_VAL_SHIFT
)Ë& 
SNVS_HPCR_HPCALB_VAL_MASK
)

	)

36398 
	#SNVS_HPCR_BTN_CONFIG_MASK
 (0x7000000U)

	)

36399 
	#SNVS_HPCR_BTN_CONFIG_SHIFT
 (24U)

	)

36400 
	#SNVS_HPCR_BTN_CONFIG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_BTN_CONFIG_SHIFT
)Ë& 
SNVS_HPCR_BTN_CONFIG_MASK
)

	)

36401 
	#SNVS_HPCR_BTN_MASK_MASK
 (0x8000000U)

	)

36402 
	#SNVS_HPCR_BTN_MASK_SHIFT
 (27U)

	)

36403 
	#SNVS_HPCR_BTN_MASK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPCR_BTN_MASK_SHIFT
)Ë& 
SNVS_HPCR_BTN_MASK_MASK
)

	)

36406 
	#SNVS_HPSR_BTN_MASK
 (0x40U)

	)

36407 
	#SNVS_HPSR_BTN_SHIFT
 (6U)

	)

36408 
	#SNVS_HPSR_BTN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPSR_BTN_SHIFT
)Ë& 
SNVS_HPSR_BTN_MASK
)

	)

36409 
	#SNVS_HPSR_BI_MASK
 (0x80U)

	)

36410 
	#SNVS_HPSR_BI_SHIFT
 (7U)

	)

36411 
	#SNVS_HPSR_BI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPSR_BI_SHIFT
)Ë& 
SNVS_HPSR_BI_MASK
)

	)

36414 
	#SNVS_HPRTCMR_RTC_MASK
 (0xFFFFFFFFU)

	)

36415 
	#SNVS_HPRTCMR_RTC_SHIFT
 (0U)

	)

36416 
	#SNVS_HPRTCMR_RTC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPRTCMR_RTC_SHIFT
)Ë& 
SNVS_HPRTCMR_RTC_MASK
)

	)

36419 
	#SNVS_HPRTCLR_RTC_MASK
 (0xFFFFFFFFU)

	)

36420 
	#SNVS_HPRTCLR_RTC_SHIFT
 (0U)

	)

36421 
	#SNVS_HPRTCLR_RTC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPRTCLR_RTC_SHIFT
)Ë& 
SNVS_HPRTCLR_RTC_MASK
)

	)

36424 
	#SNVS_HPTAMR_HPTA_MASK
 (0x7FFFU)

	)

36425 
	#SNVS_HPTAMR_HPTA_SHIFT
 (0U)

	)

36426 
	#SNVS_HPTAMR_HPTA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPTAMR_HPTA_SHIFT
)Ë& 
SNVS_HPTAMR_HPTA_MASK
)

	)

36429 
	#SNVS_HPTALR_HPTA_MASK
 (0xFFFFFFFFU)

	)

36430 
	#SNVS_HPTALR_HPTA_SHIFT
 (0U)

	)

36431 
	#SNVS_HPTALR_HPTA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPTALR_HPTA_SHIFT
)Ë& 
SNVS_HPTALR_HPTA_MASK
)

	)

36434 
	#SNVS_LPLR_MC_HL_MASK
 (0x10U)

	)

36435 
	#SNVS_LPLR_MC_HL_SHIFT
 (4U)

	)

36436 
	#SNVS_LPLR_MC_HL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPLR_MC_HL_SHIFT
)Ë& 
SNVS_LPLR_MC_HL_MASK
)

	)

36437 
	#SNVS_LPLR_GPR_HL_MASK
 (0x20U)

	)

36438 
	#SNVS_LPLR_GPR_HL_SHIFT
 (5U)

	)

36439 
	#SNVS_LPLR_GPR_HL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPLR_GPR_HL_SHIFT
)Ë& 
SNVS_LPLR_GPR_HL_MASK
)

	)

36442 
	#SNVS_LPCR_MC_ENV_MASK
 (0x4U)

	)

36443 
	#SNVS_LPCR_MC_ENV_SHIFT
 (2U)

	)

36444 
	#SNVS_LPCR_MC_ENV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_MC_ENV_SHIFT
)Ë& 
SNVS_LPCR_MC_ENV_MASK
)

	)

36445 
	#SNVS_LPCR_DP_EN_MASK
 (0x20U)

	)

36446 
	#SNVS_LPCR_DP_EN_SHIFT
 (5U)

	)

36447 
	#SNVS_LPCR_DP_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_DP_EN_SHIFT
)Ë& 
SNVS_LPCR_DP_EN_MASK
)

	)

36448 
	#SNVS_LPCR_TOP_MASK
 (0x40U)

	)

36449 
	#SNVS_LPCR_TOP_SHIFT
 (6U)

	)

36450 
	#SNVS_LPCR_TOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_TOP_SHIFT
)Ë& 
SNVS_LPCR_TOP_MASK
)

	)

36451 
	#SNVS_LPCR_PWR_GLITCH_EN_MASK
 (0x80U)

	)

36452 
	#SNVS_LPCR_PWR_GLITCH_EN_SHIFT
 (7U)

	)

36453 
	#SNVS_LPCR_PWR_GLITCH_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_PWR_GLITCH_EN_SHIFT
)Ë& 
SNVS_LPCR_PWR_GLITCH_EN_MASK
)

	)

36454 
	#SNVS_LPCR_BTN_PRESS_TIME_MASK
 (0x30000U)

	)

36455 
	#SNVS_LPCR_BTN_PRESS_TIME_SHIFT
 (16U)

	)

36456 
	#SNVS_LPCR_BTN_PRESS_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_BTN_PRESS_TIME_SHIFT
)Ë& 
SNVS_LPCR_BTN_PRESS_TIME_MASK
)

	)

36457 
	#SNVS_LPCR_DEBOUNCE_MASK
 (0xC0000U)

	)

36458 
	#SNVS_LPCR_DEBOUNCE_SHIFT
 (18U)

	)

36459 
	#SNVS_LPCR_DEBOUNCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_DEBOUNCE_SHIFT
)Ë& 
SNVS_LPCR_DEBOUNCE_MASK
)

	)

36460 
	#SNVS_LPCR_ON_TIME_MASK
 (0x300000U)

	)

36461 
	#SNVS_LPCR_ON_TIME_SHIFT
 (20U)

	)

36462 
	#SNVS_LPCR_ON_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_ON_TIME_SHIFT
)Ë& 
SNVS_LPCR_ON_TIME_MASK
)

	)

36463 
	#SNVS_LPCR_PK_EN_MASK
 (0x400000U)

	)

36464 
	#SNVS_LPCR_PK_EN_SHIFT
 (22U)

	)

36465 
	#SNVS_LPCR_PK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_PK_EN_SHIFT
)Ë& 
SNVS_LPCR_PK_EN_MASK
)

	)

36466 
	#SNVS_LPCR_PK_OVERRIDE_MASK
 (0x800000U)

	)

36467 
	#SNVS_LPCR_PK_OVERRIDE_SHIFT
 (23U)

	)

36468 
	#SNVS_LPCR_PK_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPCR_PK_OVERRIDE_SHIFT
)Ë& 
SNVS_LPCR_PK_OVERRIDE_MASK
)

	)

36471 
	#SNVS_LPSR_MCR_MASK
 (0x4U)

	)

36472 
	#SNVS_LPSR_MCR_SHIFT
 (2U)

	)

36473 
	#SNVS_LPSR_MCR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPSR_MCR_SHIFT
)Ë& 
SNVS_LPSR_MCR_MASK
)

	)

36474 
	#SNVS_LPSR_EO_MASK
 (0x20000U)

	)

36475 
	#SNVS_LPSR_EO_SHIFT
 (17U)

	)

36476 
	#SNVS_LPSR_EO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPSR_EO_SHIFT
)Ë& 
SNVS_LPSR_EO_MASK
)

	)

36477 
	#SNVS_LPSR_SPO_MASK
 (0x40000U)

	)

36478 
	#SNVS_LPSR_SPO_SHIFT
 (18U)

	)

36479 
	#SNVS_LPSR_SPO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPSR_SPO_SHIFT
)Ë& 
SNVS_LPSR_SPO_MASK
)

	)

36482 
	#SNVS_LPSMCMR_MON_COUNTER_MASK
 (0xFFFFU)

	)

36483 
	#SNVS_LPSMCMR_MON_COUNTER_SHIFT
 (0U)

	)

36484 
	#SNVS_LPSMCMR_MON_COUNTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPSMCMR_MON_COUNTER_SHIFT
)Ë& 
SNVS_LPSMCMR_MON_COUNTER_MASK
)

	)

36485 
	#SNVS_LPSMCMR_MC_ERA_BITS_MASK
 (0xFFFF0000U)

	)

36486 
	#SNVS_LPSMCMR_MC_ERA_BITS_SHIFT
 (16U)

	)

36487 
	#SNVS_LPSMCMR_MC_ERA_BITS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPSMCMR_MC_ERA_BITS_SHIFT
)Ë& 
SNVS_LPSMCMR_MC_ERA_BITS_MASK
)

	)

36490 
	#SNVS_LPSMCLR_MON_COUNTER_MASK
 (0xFFFFFFFFU)

	)

36491 
	#SNVS_LPSMCLR_MON_COUNTER_SHIFT
 (0U)

	)

36492 
	#SNVS_LPSMCLR_MON_COUNTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPSMCLR_MON_COUNTER_SHIFT
)Ë& 
SNVS_LPSMCLR_MON_COUNTER_MASK
)

	)

36495 
	#SNVS_LPGPR_GPR_MASK
 (0xFFFFFFFFU)

	)

36496 
	#SNVS_LPGPR_GPR_SHIFT
 (0U)

	)

36497 
	#SNVS_LPGPR_GPR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_LPGPR_GPR_SHIFT
)Ë& 
SNVS_LPGPR_GPR_MASK
)

	)

36500 
	#SNVS_HPVIDR1_MINOR_REV_MASK
 (0xFFU)

	)

36501 
	#SNVS_HPVIDR1_MINOR_REV_SHIFT
 (0U)

	)

36502 
	#SNVS_HPVIDR1_MINOR_REV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR1_MINOR_REV_SHIFT
)Ë& 
SNVS_HPVIDR1_MINOR_REV_MASK
)

	)

36503 
	#SNVS_HPVIDR1_MAJOR_REV_MASK
 (0xFF00U)

	)

36504 
	#SNVS_HPVIDR1_MAJOR_REV_SHIFT
 (8U)

	)

36505 
	#SNVS_HPVIDR1_MAJOR_REV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR1_MAJOR_REV_SHIFT
)Ë& 
SNVS_HPVIDR1_MAJOR_REV_MASK
)

	)

36506 
	#SNVS_HPVIDR1_IP_ID_MASK
 (0xFFFF0000U)

	)

36507 
	#SNVS_HPVIDR1_IP_ID_SHIFT
 (16U)

	)

36508 
	#SNVS_HPVIDR1_IP_ID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR1_IP_ID_SHIFT
)Ë& 
SNVS_HPVIDR1_IP_ID_MASK
)

	)

36511 
	#SNVS_HPVIDR2_CONFIG_OPT_MASK
 (0xFFU)

	)

36512 
	#SNVS_HPVIDR2_CONFIG_OPT_SHIFT
 (0U)

	)

36513 
	#SNVS_HPVIDR2_CONFIG_OPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR2_CONFIG_OPT_SHIFT
)Ë& 
SNVS_HPVIDR2_CONFIG_OPT_MASK
)

	)

36514 
	#SNVS_HPVIDR2_ECO_REV_MASK
 (0xFF00U)

	)

36515 
	#SNVS_HPVIDR2_ECO_REV_SHIFT
 (8U)

	)

36516 
	#SNVS_HPVIDR2_ECO_REV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR2_ECO_REV_SHIFT
)Ë& 
SNVS_HPVIDR2_ECO_REV_MASK
)

	)

36517 
	#SNVS_HPVIDR2_INTG_OPT_MASK
 (0xFF0000U)

	)

36518 
	#SNVS_HPVIDR2_INTG_OPT_SHIFT
 (16U)

	)

36519 
	#SNVS_HPVIDR2_INTG_OPT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR2_INTG_OPT_SHIFT
)Ë& 
SNVS_HPVIDR2_INTG_OPT_MASK
)

	)

36520 
	#SNVS_HPVIDR2_IP_ERA_MASK
 (0xFF000000U)

	)

36521 
	#SNVS_HPVIDR2_IP_ERA_SHIFT
 (24U)

	)

36522 
	#SNVS_HPVIDR2_IP_ERA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SNVS_HPVIDR2_IP_ERA_SHIFT
)Ë& 
SNVS_HPVIDR2_IP_ERA_MASK
)

	)

36532 
	#SNVS_BASE
 (0x20CC000u)

	)

36534 
	#SNVS
 ((
SNVS_Ty≥
 *)
SNVS_BASE
)

	)

36536 
	#SNVS_BASE_ADDRS
 { 
SNVS_BASE
 }

	)

36538 
	#SNVS_BASE_PTRS
 { 
SNVS
 }

	)

36540 
	#SNVS_IRQS
 { 
SNVS_IRQn
 }

	)

36541 
	#SNVS_CONSOLIDATED_IRQS
 { 
SNVS_C⁄sﬁid©ed_IRQn
 }

	)

36542 
	#SNVS_SECURITY_IRQS
 { 
SNVS_Securôy_IRQn
 }

	)

36560 
__IO
 
uöt32_t
 
	mPRR
[32];

36561 } 
	tSPBA_Ty≥
;

36573 
	#SPBA_PRR_RARA_MASK
 (0x1U)

	)

36574 
	#SPBA_PRR_RARA_SHIFT
 (0U)

	)

36575 
	#SPBA_PRR_RARA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPBA_PRR_RARA_SHIFT
)Ë& 
SPBA_PRR_RARA_MASK
)

	)

36576 
	#SPBA_PRR_RARB_MASK
 (0x2U)

	)

36577 
	#SPBA_PRR_RARB_SHIFT
 (1U)

	)

36578 
	#SPBA_PRR_RARB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPBA_PRR_RARB_SHIFT
)Ë& 
SPBA_PRR_RARB_MASK
)

	)

36579 
	#SPBA_PRR_RARC_MASK
 (0x4U)

	)

36580 
	#SPBA_PRR_RARC_SHIFT
 (2U)

	)

36581 
	#SPBA_PRR_RARC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPBA_PRR_RARC_SHIFT
)Ë& 
SPBA_PRR_RARC_MASK
)

	)

36582 
	#SPBA_PRR_ROI_MASK
 (0x30000U)

	)

36583 
	#SPBA_PRR_ROI_SHIFT
 (16U)

	)

36584 
	#SPBA_PRR_ROI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPBA_PRR_ROI_SHIFT
)Ë& 
SPBA_PRR_ROI_MASK
)

	)

36585 
	#SPBA_PRR_RMO_MASK
 (0xC0000000U)

	)

36586 
	#SPBA_PRR_RMO_SHIFT
 (30U)

	)

36587 
	#SPBA_PRR_RMO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPBA_PRR_RMO_SHIFT
)Ë& 
SPBA_PRR_RMO_MASK
)

	)

36590 
	#SPBA_PRR_COUNT
 (32U)

	)

36600 
	#SPBA_BASE
 (0x203C000u)

	)

36602 
	#SPBA
 ((
SPBA_Ty≥
 *)
SPBA_BASE
)

	)

36604 
	#SPBA_BASE_ADDRS
 { 
SPBA_BASE
 }

	)

36606 
	#SPBA_BASE_PTRS
 { 
SPBA
 }

	)

36624 
__IO
 
uöt32_t
 
	mSCR
;

36625 
__IO
 
uöt32_t
 
	mSRCD
;

36626 
__IO
 
uöt32_t
 
	mSRPC
;

36627 
__IO
 
uöt32_t
 
	mSIE
;

36629 
__IO
 
uöt32_t
 
	mSIC
;

36630 
__I
 
uöt32_t
 
	mSIS
;

36632 
__I
 
uöt32_t
 
	mSRL
;

36633 
__I
 
uöt32_t
 
	mSRR
;

36634 
__I
 
uöt32_t
 
	mSRCSH
;

36635 
__I
 
uöt32_t
 
	mSRCSL
;

36636 
__I
 
uöt32_t
 
	mSRU
;

36637 
__I
 
uöt32_t
 
	mSRQ
;

36638 
__IO
 
uöt32_t
 
	mSTL
;

36639 
__IO
 
uöt32_t
 
	mSTR
;

36640 
__IO
 
uöt32_t
 
	mSTCSCH
;

36641 
__IO
 
uöt32_t
 
	mSTCSCL
;

36642 
uöt8_t
 
	mRESERVED_0
[8];

36643 
__I
 
uöt32_t
 
	mSRFM
;

36644 
uöt8_t
 
	mRESERVED_1
[8];

36645 
__IO
 
uöt32_t
 
	mSTC
;

36646 } 
	tSPDIF_Ty≥
;

36658 
	#SPDIF_SCR_USRC_SEL_MASK
 (0x3U)

	)

36659 
	#SPDIF_SCR_USRC_SEL_SHIFT
 (0U)

	)

36660 
	#SPDIF_SCR_USRC_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_USRC_SEL_SHIFT
)Ë& 
SPDIF_SCR_USRC_SEL_MASK
)

	)

36661 
	#SPDIF_SCR_TXSEL_MASK
 (0x1CU)

	)

36662 
	#SPDIF_SCR_TXSEL_SHIFT
 (2U)

	)

36663 
	#SPDIF_SCR_TXSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_TXSEL_SHIFT
)Ë& 
SPDIF_SCR_TXSEL_MASK
)

	)

36664 
	#SPDIF_SCR_VALCTRL_MASK
 (0x20U)

	)

36665 
	#SPDIF_SCR_VALCTRL_SHIFT
 (5U)

	)

36666 
	#SPDIF_SCR_VALCTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_VALCTRL_SHIFT
)Ë& 
SPDIF_SCR_VALCTRL_MASK
)

	)

36667 
	#SPDIF_SCR_DMA_TX_EN_MASK
 (0x100U)

	)

36668 
	#SPDIF_SCR_DMA_TX_EN_SHIFT
 (8U)

	)

36669 
	#SPDIF_SCR_DMA_TX_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_DMA_TX_EN_SHIFT
)Ë& 
SPDIF_SCR_DMA_TX_EN_MASK
)

	)

36670 
	#SPDIF_SCR_DMA_RX_EN_MASK
 (0x200U)

	)

36671 
	#SPDIF_SCR_DMA_RX_EN_SHIFT
 (9U)

	)

36672 
	#SPDIF_SCR_DMA_RX_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_DMA_RX_EN_SHIFT
)Ë& 
SPDIF_SCR_DMA_RX_EN_MASK
)

	)

36673 
	#SPDIF_SCR_TXFIFO_CTRL_MASK
 (0xC00U)

	)

36674 
	#SPDIF_SCR_TXFIFO_CTRL_SHIFT
 (10U)

	)

36675 
	#SPDIF_SCR_TXFIFO_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_TXFIFO_CTRL_SHIFT
)Ë& 
SPDIF_SCR_TXFIFO_CTRL_MASK
)

	)

36676 
	#SPDIF_SCR_SOFT_RESET_MASK
 (0x1000U)

	)

36677 
	#SPDIF_SCR_SOFT_RESET_SHIFT
 (12U)

	)

36678 
	#SPDIF_SCR_SOFT_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_SOFT_RESET_SHIFT
)Ë& 
SPDIF_SCR_SOFT_RESET_MASK
)

	)

36679 
	#SPDIF_SCR_LOW_POWER_MASK
 (0x2000U)

	)

36680 
	#SPDIF_SCR_LOW_POWER_SHIFT
 (13U)

	)

36681 
	#SPDIF_SCR_LOW_POWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_LOW_POWER_SHIFT
)Ë& 
SPDIF_SCR_LOW_POWER_MASK
)

	)

36682 
	#SPDIF_SCR_TXFIFOEMPTY_SEL_MASK
 (0x18000U)

	)

36683 
	#SPDIF_SCR_TXFIFOEMPTY_SEL_SHIFT
 (15U)

	)

36684 
	#SPDIF_SCR_TXFIFOEMPTY_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_TXFIFOEMPTY_SEL_SHIFT
)Ë& 
SPDIF_SCR_TXFIFOEMPTY_SEL_MASK
)

	)

36685 
	#SPDIF_SCR_TXAUTOSYNC_MASK
 (0x20000U)

	)

36686 
	#SPDIF_SCR_TXAUTOSYNC_SHIFT
 (17U)

	)

36687 
	#SPDIF_SCR_TXAUTOSYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_TXAUTOSYNC_SHIFT
)Ë& 
SPDIF_SCR_TXAUTOSYNC_MASK
)

	)

36688 
	#SPDIF_SCR_RXAUTOSYNC_MASK
 (0x40000U)

	)

36689 
	#SPDIF_SCR_RXAUTOSYNC_SHIFT
 (18U)

	)

36690 
	#SPDIF_SCR_RXAUTOSYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_RXAUTOSYNC_SHIFT
)Ë& 
SPDIF_SCR_RXAUTOSYNC_MASK
)

	)

36691 
	#SPDIF_SCR_RXFIFOFULL_SEL_MASK
 (0x180000U)

	)

36692 
	#SPDIF_SCR_RXFIFOFULL_SEL_SHIFT
 (19U)

	)

36693 
	#SPDIF_SCR_RXFIFOFULL_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_RXFIFOFULL_SEL_SHIFT
)Ë& 
SPDIF_SCR_RXFIFOFULL_SEL_MASK
)

	)

36694 
	#SPDIF_SCR_RXFIFO_RST_MASK
 (0x200000U)

	)

36695 
	#SPDIF_SCR_RXFIFO_RST_SHIFT
 (21U)

	)

36696 
	#SPDIF_SCR_RXFIFO_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_RXFIFO_RST_SHIFT
)Ë& 
SPDIF_SCR_RXFIFO_RST_MASK
)

	)

36697 
	#SPDIF_SCR_RXFIFO_OFF_ON_MASK
 (0x400000U)

	)

36698 
	#SPDIF_SCR_RXFIFO_OFF_ON_SHIFT
 (22U)

	)

36699 
	#SPDIF_SCR_RXFIFO_OFF_ON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_RXFIFO_OFF_ON_SHIFT
)Ë& 
SPDIF_SCR_RXFIFO_OFF_ON_MASK
)

	)

36700 
	#SPDIF_SCR_RXFIFO_CTRL_MASK
 (0x800000U)

	)

36701 
	#SPDIF_SCR_RXFIFO_CTRL_SHIFT
 (23U)

	)

36702 
	#SPDIF_SCR_RXFIFO_CTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SCR_RXFIFO_CTRL_SHIFT
)Ë& 
SPDIF_SCR_RXFIFO_CTRL_MASK
)

	)

36705 
	#SPDIF_SRCD_USYNCMODE_MASK
 (0x2U)

	)

36706 
	#SPDIF_SRCD_USYNCMODE_SHIFT
 (1U)

	)

36707 
	#SPDIF_SRCD_USYNCMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRCD_USYNCMODE_SHIFT
)Ë& 
SPDIF_SRCD_USYNCMODE_MASK
)

	)

36710 
	#SPDIF_SRPC_GAINSEL_MASK
 (0x38U)

	)

36711 
	#SPDIF_SRPC_GAINSEL_SHIFT
 (3U)

	)

36712 
	#SPDIF_SRPC_GAINSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRPC_GAINSEL_SHIFT
)Ë& 
SPDIF_SRPC_GAINSEL_MASK
)

	)

36713 
	#SPDIF_SRPC_LOCK_MASK
 (0x40U)

	)

36714 
	#SPDIF_SRPC_LOCK_SHIFT
 (6U)

	)

36715 
	#SPDIF_SRPC_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRPC_LOCK_SHIFT
)Ë& 
SPDIF_SRPC_LOCK_MASK
)

	)

36716 
	#SPDIF_SRPC_CLKSRC_SEL_MASK
 (0x780U)

	)

36717 
	#SPDIF_SRPC_CLKSRC_SEL_SHIFT
 (7U)

	)

36718 
	#SPDIF_SRPC_CLKSRC_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRPC_CLKSRC_SEL_SHIFT
)Ë& 
SPDIF_SRPC_CLKSRC_SEL_MASK
)

	)

36721 
	#SPDIF_SIE_RXFIFOFUL_MASK
 (0x1U)

	)

36722 
	#SPDIF_SIE_RXFIFOFUL_SHIFT
 (0U)

	)

36723 
	#SPDIF_SIE_RXFIFOFUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_RXFIFOFUL_SHIFT
)Ë& 
SPDIF_SIE_RXFIFOFUL_MASK
)

	)

36724 
	#SPDIF_SIE_TXEM_MASK
 (0x2U)

	)

36725 
	#SPDIF_SIE_TXEM_SHIFT
 (1U)

	)

36726 
	#SPDIF_SIE_TXEM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_TXEM_SHIFT
)Ë& 
SPDIF_SIE_TXEM_MASK
)

	)

36727 
	#SPDIF_SIE_LOCKLOSS_MASK
 (0x4U)

	)

36728 
	#SPDIF_SIE_LOCKLOSS_SHIFT
 (2U)

	)

36729 
	#SPDIF_SIE_LOCKLOSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_LOCKLOSS_SHIFT
)Ë& 
SPDIF_SIE_LOCKLOSS_MASK
)

	)

36730 
	#SPDIF_SIE_RXFIFORESYN_MASK
 (0x8U)

	)

36731 
	#SPDIF_SIE_RXFIFORESYN_SHIFT
 (3U)

	)

36732 
	#SPDIF_SIE_RXFIFORESYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_RXFIFORESYN_SHIFT
)Ë& 
SPDIF_SIE_RXFIFORESYN_MASK
)

	)

36733 
	#SPDIF_SIE_RXFIFOUNOV_MASK
 (0x10U)

	)

36734 
	#SPDIF_SIE_RXFIFOUNOV_SHIFT
 (4U)

	)

36735 
	#SPDIF_SIE_RXFIFOUNOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_RXFIFOUNOV_SHIFT
)Ë& 
SPDIF_SIE_RXFIFOUNOV_MASK
)

	)

36736 
	#SPDIF_SIE_UQERR_MASK
 (0x20U)

	)

36737 
	#SPDIF_SIE_UQERR_SHIFT
 (5U)

	)

36738 
	#SPDIF_SIE_UQERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_UQERR_SHIFT
)Ë& 
SPDIF_SIE_UQERR_MASK
)

	)

36739 
	#SPDIF_SIE_UQSYNC_MASK
 (0x40U)

	)

36740 
	#SPDIF_SIE_UQSYNC_SHIFT
 (6U)

	)

36741 
	#SPDIF_SIE_UQSYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_UQSYNC_SHIFT
)Ë& 
SPDIF_SIE_UQSYNC_MASK
)

	)

36742 
	#SPDIF_SIE_QRXOV_MASK
 (0x80U)

	)

36743 
	#SPDIF_SIE_QRXOV_SHIFT
 (7U)

	)

36744 
	#SPDIF_SIE_QRXOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_QRXOV_SHIFT
)Ë& 
SPDIF_SIE_QRXOV_MASK
)

	)

36745 
	#SPDIF_SIE_QRXFUL_MASK
 (0x100U)

	)

36746 
	#SPDIF_SIE_QRXFUL_SHIFT
 (8U)

	)

36747 
	#SPDIF_SIE_QRXFUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_QRXFUL_SHIFT
)Ë& 
SPDIF_SIE_QRXFUL_MASK
)

	)

36748 
	#SPDIF_SIE_URXOV_MASK
 (0x200U)

	)

36749 
	#SPDIF_SIE_URXOV_SHIFT
 (9U)

	)

36750 
	#SPDIF_SIE_URXOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_URXOV_SHIFT
)Ë& 
SPDIF_SIE_URXOV_MASK
)

	)

36751 
	#SPDIF_SIE_URXFUL_MASK
 (0x400U)

	)

36752 
	#SPDIF_SIE_URXFUL_SHIFT
 (10U)

	)

36753 
	#SPDIF_SIE_URXFUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_URXFUL_SHIFT
)Ë& 
SPDIF_SIE_URXFUL_MASK
)

	)

36754 
	#SPDIF_SIE_BITERR_MASK
 (0x4000U)

	)

36755 
	#SPDIF_SIE_BITERR_SHIFT
 (14U)

	)

36756 
	#SPDIF_SIE_BITERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_BITERR_SHIFT
)Ë& 
SPDIF_SIE_BITERR_MASK
)

	)

36757 
	#SPDIF_SIE_SYMERR_MASK
 (0x8000U)

	)

36758 
	#SPDIF_SIE_SYMERR_SHIFT
 (15U)

	)

36759 
	#SPDIF_SIE_SYMERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_SYMERR_SHIFT
)Ë& 
SPDIF_SIE_SYMERR_MASK
)

	)

36760 
	#SPDIF_SIE_VALNOGOOD_MASK
 (0x10000U)

	)

36761 
	#SPDIF_SIE_VALNOGOOD_SHIFT
 (16U)

	)

36762 
	#SPDIF_SIE_VALNOGOOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_VALNOGOOD_SHIFT
)Ë& 
SPDIF_SIE_VALNOGOOD_MASK
)

	)

36763 
	#SPDIF_SIE_CNEW_MASK
 (0x20000U)

	)

36764 
	#SPDIF_SIE_CNEW_SHIFT
 (17U)

	)

36765 
	#SPDIF_SIE_CNEW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_CNEW_SHIFT
)Ë& 
SPDIF_SIE_CNEW_MASK
)

	)

36766 
	#SPDIF_SIE_TXRESYN_MASK
 (0x40000U)

	)

36767 
	#SPDIF_SIE_TXRESYN_SHIFT
 (18U)

	)

36768 
	#SPDIF_SIE_TXRESYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_TXRESYN_SHIFT
)Ë& 
SPDIF_SIE_TXRESYN_MASK
)

	)

36769 
	#SPDIF_SIE_TXUNOV_MASK
 (0x80000U)

	)

36770 
	#SPDIF_SIE_TXUNOV_SHIFT
 (19U)

	)

36771 
	#SPDIF_SIE_TXUNOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_TXUNOV_SHIFT
)Ë& 
SPDIF_SIE_TXUNOV_MASK
)

	)

36772 
	#SPDIF_SIE_LOCK_MASK
 (0x100000U)

	)

36773 
	#SPDIF_SIE_LOCK_SHIFT
 (20U)

	)

36774 
	#SPDIF_SIE_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIE_LOCK_SHIFT
)Ë& 
SPDIF_SIE_LOCK_MASK
)

	)

36777 
	#SPDIF_SIC_LOCKLOSS_MASK
 (0x4U)

	)

36778 
	#SPDIF_SIC_LOCKLOSS_SHIFT
 (2U)

	)

36779 
	#SPDIF_SIC_LOCKLOSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_LOCKLOSS_SHIFT
)Ë& 
SPDIF_SIC_LOCKLOSS_MASK
)

	)

36780 
	#SPDIF_SIC_RXFIFORESYN_MASK
 (0x8U)

	)

36781 
	#SPDIF_SIC_RXFIFORESYN_SHIFT
 (3U)

	)

36782 
	#SPDIF_SIC_RXFIFORESYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_RXFIFORESYN_SHIFT
)Ë& 
SPDIF_SIC_RXFIFORESYN_MASK
)

	)

36783 
	#SPDIF_SIC_RXFIFOUNOV_MASK
 (0x10U)

	)

36784 
	#SPDIF_SIC_RXFIFOUNOV_SHIFT
 (4U)

	)

36785 
	#SPDIF_SIC_RXFIFOUNOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_RXFIFOUNOV_SHIFT
)Ë& 
SPDIF_SIC_RXFIFOUNOV_MASK
)

	)

36786 
	#SPDIF_SIC_UQERR_MASK
 (0x20U)

	)

36787 
	#SPDIF_SIC_UQERR_SHIFT
 (5U)

	)

36788 
	#SPDIF_SIC_UQERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_UQERR_SHIFT
)Ë& 
SPDIF_SIC_UQERR_MASK
)

	)

36789 
	#SPDIF_SIC_UQSYNC_MASK
 (0x40U)

	)

36790 
	#SPDIF_SIC_UQSYNC_SHIFT
 (6U)

	)

36791 
	#SPDIF_SIC_UQSYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_UQSYNC_SHIFT
)Ë& 
SPDIF_SIC_UQSYNC_MASK
)

	)

36792 
	#SPDIF_SIC_QRXOV_MASK
 (0x80U)

	)

36793 
	#SPDIF_SIC_QRXOV_SHIFT
 (7U)

	)

36794 
	#SPDIF_SIC_QRXOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_QRXOV_SHIFT
)Ë& 
SPDIF_SIC_QRXOV_MASK
)

	)

36795 
	#SPDIF_SIC_URXOV_MASK
 (0x200U)

	)

36796 
	#SPDIF_SIC_URXOV_SHIFT
 (9U)

	)

36797 
	#SPDIF_SIC_URXOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_URXOV_SHIFT
)Ë& 
SPDIF_SIC_URXOV_MASK
)

	)

36798 
	#SPDIF_SIC_BITERR_MASK
 (0x4000U)

	)

36799 
	#SPDIF_SIC_BITERR_SHIFT
 (14U)

	)

36800 
	#SPDIF_SIC_BITERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_BITERR_SHIFT
)Ë& 
SPDIF_SIC_BITERR_MASK
)

	)

36801 
	#SPDIF_SIC_SYMERR_MASK
 (0x8000U)

	)

36802 
	#SPDIF_SIC_SYMERR_SHIFT
 (15U)

	)

36803 
	#SPDIF_SIC_SYMERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_SYMERR_SHIFT
)Ë& 
SPDIF_SIC_SYMERR_MASK
)

	)

36804 
	#SPDIF_SIC_VALNOGOOD_MASK
 (0x10000U)

	)

36805 
	#SPDIF_SIC_VALNOGOOD_SHIFT
 (16U)

	)

36806 
	#SPDIF_SIC_VALNOGOOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_VALNOGOOD_SHIFT
)Ë& 
SPDIF_SIC_VALNOGOOD_MASK
)

	)

36807 
	#SPDIF_SIC_CNEW_MASK
 (0x20000U)

	)

36808 
	#SPDIF_SIC_CNEW_SHIFT
 (17U)

	)

36809 
	#SPDIF_SIC_CNEW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_CNEW_SHIFT
)Ë& 
SPDIF_SIC_CNEW_MASK
)

	)

36810 
	#SPDIF_SIC_TXRESYN_MASK
 (0x40000U)

	)

36811 
	#SPDIF_SIC_TXRESYN_SHIFT
 (18U)

	)

36812 
	#SPDIF_SIC_TXRESYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_TXRESYN_SHIFT
)Ë& 
SPDIF_SIC_TXRESYN_MASK
)

	)

36813 
	#SPDIF_SIC_TXUNOV_MASK
 (0x80000U)

	)

36814 
	#SPDIF_SIC_TXUNOV_SHIFT
 (19U)

	)

36815 
	#SPDIF_SIC_TXUNOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_TXUNOV_SHIFT
)Ë& 
SPDIF_SIC_TXUNOV_MASK
)

	)

36816 
	#SPDIF_SIC_LOCK_MASK
 (0x100000U)

	)

36817 
	#SPDIF_SIC_LOCK_SHIFT
 (20U)

	)

36818 
	#SPDIF_SIC_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIC_LOCK_SHIFT
)Ë& 
SPDIF_SIC_LOCK_MASK
)

	)

36821 
	#SPDIF_SIS_RXFIFOFUL_MASK
 (0x1U)

	)

36822 
	#SPDIF_SIS_RXFIFOFUL_SHIFT
 (0U)

	)

36823 
	#SPDIF_SIS_RXFIFOFUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_RXFIFOFUL_SHIFT
)Ë& 
SPDIF_SIS_RXFIFOFUL_MASK
)

	)

36824 
	#SPDIF_SIS_TXEM_MASK
 (0x2U)

	)

36825 
	#SPDIF_SIS_TXEM_SHIFT
 (1U)

	)

36826 
	#SPDIF_SIS_TXEM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_TXEM_SHIFT
)Ë& 
SPDIF_SIS_TXEM_MASK
)

	)

36827 
	#SPDIF_SIS_LOCKLOSS_MASK
 (0x4U)

	)

36828 
	#SPDIF_SIS_LOCKLOSS_SHIFT
 (2U)

	)

36829 
	#SPDIF_SIS_LOCKLOSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_LOCKLOSS_SHIFT
)Ë& 
SPDIF_SIS_LOCKLOSS_MASK
)

	)

36830 
	#SPDIF_SIS_RXFIFORESYN_MASK
 (0x8U)

	)

36831 
	#SPDIF_SIS_RXFIFORESYN_SHIFT
 (3U)

	)

36832 
	#SPDIF_SIS_RXFIFORESYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_RXFIFORESYN_SHIFT
)Ë& 
SPDIF_SIS_RXFIFORESYN_MASK
)

	)

36833 
	#SPDIF_SIS_RXFIFOUNOV_MASK
 (0x10U)

	)

36834 
	#SPDIF_SIS_RXFIFOUNOV_SHIFT
 (4U)

	)

36835 
	#SPDIF_SIS_RXFIFOUNOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_RXFIFOUNOV_SHIFT
)Ë& 
SPDIF_SIS_RXFIFOUNOV_MASK
)

	)

36836 
	#SPDIF_SIS_UQERR_MASK
 (0x20U)

	)

36837 
	#SPDIF_SIS_UQERR_SHIFT
 (5U)

	)

36838 
	#SPDIF_SIS_UQERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_UQERR_SHIFT
)Ë& 
SPDIF_SIS_UQERR_MASK
)

	)

36839 
	#SPDIF_SIS_UQSYNC_MASK
 (0x40U)

	)

36840 
	#SPDIF_SIS_UQSYNC_SHIFT
 (6U)

	)

36841 
	#SPDIF_SIS_UQSYNC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_UQSYNC_SHIFT
)Ë& 
SPDIF_SIS_UQSYNC_MASK
)

	)

36842 
	#SPDIF_SIS_QRXOV_MASK
 (0x80U)

	)

36843 
	#SPDIF_SIS_QRXOV_SHIFT
 (7U)

	)

36844 
	#SPDIF_SIS_QRXOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_QRXOV_SHIFT
)Ë& 
SPDIF_SIS_QRXOV_MASK
)

	)

36845 
	#SPDIF_SIS_QRXFUL_MASK
 (0x100U)

	)

36846 
	#SPDIF_SIS_QRXFUL_SHIFT
 (8U)

	)

36847 
	#SPDIF_SIS_QRXFUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_QRXFUL_SHIFT
)Ë& 
SPDIF_SIS_QRXFUL_MASK
)

	)

36848 
	#SPDIF_SIS_URXOV_MASK
 (0x200U)

	)

36849 
	#SPDIF_SIS_URXOV_SHIFT
 (9U)

	)

36850 
	#SPDIF_SIS_URXOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_URXOV_SHIFT
)Ë& 
SPDIF_SIS_URXOV_MASK
)

	)

36851 
	#SPDIF_SIS_URXFUL_MASK
 (0x400U)

	)

36852 
	#SPDIF_SIS_URXFUL_SHIFT
 (10U)

	)

36853 
	#SPDIF_SIS_URXFUL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_URXFUL_SHIFT
)Ë& 
SPDIF_SIS_URXFUL_MASK
)

	)

36854 
	#SPDIF_SIS_BITERR_MASK
 (0x4000U)

	)

36855 
	#SPDIF_SIS_BITERR_SHIFT
 (14U)

	)

36856 
	#SPDIF_SIS_BITERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_BITERR_SHIFT
)Ë& 
SPDIF_SIS_BITERR_MASK
)

	)

36857 
	#SPDIF_SIS_SYMERR_MASK
 (0x8000U)

	)

36858 
	#SPDIF_SIS_SYMERR_SHIFT
 (15U)

	)

36859 
	#SPDIF_SIS_SYMERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_SYMERR_SHIFT
)Ë& 
SPDIF_SIS_SYMERR_MASK
)

	)

36860 
	#SPDIF_SIS_VALNOGOOD_MASK
 (0x10000U)

	)

36861 
	#SPDIF_SIS_VALNOGOOD_SHIFT
 (16U)

	)

36862 
	#SPDIF_SIS_VALNOGOOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_VALNOGOOD_SHIFT
)Ë& 
SPDIF_SIS_VALNOGOOD_MASK
)

	)

36863 
	#SPDIF_SIS_CNEW_MASK
 (0x20000U)

	)

36864 
	#SPDIF_SIS_CNEW_SHIFT
 (17U)

	)

36865 
	#SPDIF_SIS_CNEW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_CNEW_SHIFT
)Ë& 
SPDIF_SIS_CNEW_MASK
)

	)

36866 
	#SPDIF_SIS_TXRESYN_MASK
 (0x40000U)

	)

36867 
	#SPDIF_SIS_TXRESYN_SHIFT
 (18U)

	)

36868 
	#SPDIF_SIS_TXRESYN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_TXRESYN_SHIFT
)Ë& 
SPDIF_SIS_TXRESYN_MASK
)

	)

36869 
	#SPDIF_SIS_TXUNOV_MASK
 (0x80000U)

	)

36870 
	#SPDIF_SIS_TXUNOV_SHIFT
 (19U)

	)

36871 
	#SPDIF_SIS_TXUNOV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_TXUNOV_SHIFT
)Ë& 
SPDIF_SIS_TXUNOV_MASK
)

	)

36872 
	#SPDIF_SIS_LOCK_MASK
 (0x100000U)

	)

36873 
	#SPDIF_SIS_LOCK_SHIFT
 (20U)

	)

36874 
	#SPDIF_SIS_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SIS_LOCK_SHIFT
)Ë& 
SPDIF_SIS_LOCK_MASK
)

	)

36877 
	#SPDIF_SRL_RXDATALEFT_MASK
 (0xFFFFFFU)

	)

36878 
	#SPDIF_SRL_RXDATALEFT_SHIFT
 (0U)

	)

36879 
	#SPDIF_SRL_RXDATALEFT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRL_RXDATALEFT_SHIFT
)Ë& 
SPDIF_SRL_RXDATALEFT_MASK
)

	)

36882 
	#SPDIF_SRR_RXDATARIGHT_MASK
 (0xFFFFFFU)

	)

36883 
	#SPDIF_SRR_RXDATARIGHT_SHIFT
 (0U)

	)

36884 
	#SPDIF_SRR_RXDATARIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRR_RXDATARIGHT_SHIFT
)Ë& 
SPDIF_SRR_RXDATARIGHT_MASK
)

	)

36887 
	#SPDIF_SRCSH_RXCCHANNEL_H_MASK
 (0xFFFFFFU)

	)

36888 
	#SPDIF_SRCSH_RXCCHANNEL_H_SHIFT
 (0U)

	)

36889 
	#SPDIF_SRCSH_RXCCHANNEL_H
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRCSH_RXCCHANNEL_H_SHIFT
)Ë& 
SPDIF_SRCSH_RXCCHANNEL_H_MASK
)

	)

36892 
	#SPDIF_SRCSL_RXCCHANNEL_L_MASK
 (0xFFFFFFU)

	)

36893 
	#SPDIF_SRCSL_RXCCHANNEL_L_SHIFT
 (0U)

	)

36894 
	#SPDIF_SRCSL_RXCCHANNEL_L
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRCSL_RXCCHANNEL_L_SHIFT
)Ë& 
SPDIF_SRCSL_RXCCHANNEL_L_MASK
)

	)

36897 
	#SPDIF_SRU_RXUCHANNEL_MASK
 (0xFFFFFFU)

	)

36898 
	#SPDIF_SRU_RXUCHANNEL_SHIFT
 (0U)

	)

36899 
	#SPDIF_SRU_RXUCHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRU_RXUCHANNEL_SHIFT
)Ë& 
SPDIF_SRU_RXUCHANNEL_MASK
)

	)

36902 
	#SPDIF_SRQ_RXQCHANNEL_MASK
 (0xFFFFFFU)

	)

36903 
	#SPDIF_SRQ_RXQCHANNEL_SHIFT
 (0U)

	)

36904 
	#SPDIF_SRQ_RXQCHANNEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRQ_RXQCHANNEL_SHIFT
)Ë& 
SPDIF_SRQ_RXQCHANNEL_MASK
)

	)

36907 
	#SPDIF_STL_TXDATALEFT_MASK
 (0xFFFFFFU)

	)

36908 
	#SPDIF_STL_TXDATALEFT_SHIFT
 (0U)

	)

36909 
	#SPDIF_STL_TXDATALEFT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STL_TXDATALEFT_SHIFT
)Ë& 
SPDIF_STL_TXDATALEFT_MASK
)

	)

36912 
	#SPDIF_STR_TXDATARIGHT_MASK
 (0xFFFFFFU)

	)

36913 
	#SPDIF_STR_TXDATARIGHT_SHIFT
 (0U)

	)

36914 
	#SPDIF_STR_TXDATARIGHT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STR_TXDATARIGHT_SHIFT
)Ë& 
SPDIF_STR_TXDATARIGHT_MASK
)

	)

36917 
	#SPDIF_STCSCH_TXCCHANNELCONS_H_MASK
 (0xFFFFFFU)

	)

36918 
	#SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT
 (0U)

	)

36919 
	#SPDIF_STCSCH_TXCCHANNELCONS_H
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT
)Ë& 
SPDIF_STCSCH_TXCCHANNELCONS_H_MASK
)

	)

36922 
	#SPDIF_STCSCL_TXCCHANNELCONS_L_MASK
 (0xFFFFFFU)

	)

36923 
	#SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT
 (0U)

	)

36924 
	#SPDIF_STCSCL_TXCCHANNELCONS_L
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT
)Ë& 
SPDIF_STCSCL_TXCCHANNELCONS_L_MASK
)

	)

36927 
	#SPDIF_SRFM_FREQMEAS_MASK
 (0xFFFFFFU)

	)

36928 
	#SPDIF_SRFM_FREQMEAS_SHIFT
 (0U)

	)

36929 
	#SPDIF_SRFM_FREQMEAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_SRFM_FREQMEAS_SHIFT
)Ë& 
SPDIF_SRFM_FREQMEAS_MASK
)

	)

36932 
	#SPDIF_STC_TXCLK_DF_MASK
 (0x7FU)

	)

36933 
	#SPDIF_STC_TXCLK_DF_SHIFT
 (0U)

	)

36934 
	#SPDIF_STC_TXCLK_DF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STC_TXCLK_DF_SHIFT
)Ë& 
SPDIF_STC_TXCLK_DF_MASK
)

	)

36935 
	#SPDIF_STC_TX_ALL_CLK_EN_MASK
 (0x80U)

	)

36936 
	#SPDIF_STC_TX_ALL_CLK_EN_SHIFT
 (7U)

	)

36937 
	#SPDIF_STC_TX_ALL_CLK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STC_TX_ALL_CLK_EN_SHIFT
)Ë& 
SPDIF_STC_TX_ALL_CLK_EN_MASK
)

	)

36938 
	#SPDIF_STC_TXCLK_SOURCE_MASK
 (0x700U)

	)

36939 
	#SPDIF_STC_TXCLK_SOURCE_SHIFT
 (8U)

	)

36940 
	#SPDIF_STC_TXCLK_SOURCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STC_TXCLK_SOURCE_SHIFT
)Ë& 
SPDIF_STC_TXCLK_SOURCE_MASK
)

	)

36941 
	#SPDIF_STC_SYSCLK_DF_MASK
 (0xFF800U)

	)

36942 
	#SPDIF_STC_SYSCLK_DF_SHIFT
 (11U)

	)

36943 
	#SPDIF_STC_SYSCLK_DF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SPDIF_STC_SYSCLK_DF_SHIFT
)Ë& 
SPDIF_STC_SYSCLK_DF_MASK
)

	)

36953 
	#SPDIF_BASE
 (0x2004000u)

	)

36955 
	#SPDIF
 ((
SPDIF_Ty≥
 *)
SPDIF_BASE
)

	)

36957 
	#SPDIF_BASE_ADDRS
 { 
SPDIF_BASE
 }

	)

36959 
	#SPDIF_BASE_PTRS
 { 
SPDIF
 }

	)

36961 
	#SPDIF_IRQS
 { 
SPDIF_IRQn
 }

	)

36979 
__IO
 
uöt32_t
 
	mSCR
;

36980 
__I
 
uöt32_t
 
	mSBMR1
;

36981 
__IO
 
uöt32_t
 
	mSRSR
;

36982 
uöt8_t
 
	mRESERVED_0
[8];

36983 
__I
 
uöt32_t
 
	mSISR
;

36984 
uöt8_t
 
	mRESERVED_1
[4];

36985 
__I
 
uöt32_t
 
	mSBMR2
;

36986 
__IO
 
uöt32_t
 
	mGPR
[10];

36987 } 
	tSRC_Ty≥
;

36999 
	#SRC_SCR_WARM_RESET_ENABLE_MASK
 (0x1U)

	)

37000 
	#SRC_SCR_WARM_RESET_ENABLE_SHIFT
 (0U)

	)

37001 
	#SRC_SCR_WARM_RESET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_WARM_RESET_ENABLE_SHIFT
)Ë& 
SRC_SCR_WARM_RESET_ENABLE_MASK
)

	)

37002 
	#SRC_SCR_WARM_RST_BYPASS_COUNT_MASK
 (0x60U)

	)

37003 
	#SRC_SCR_WARM_RST_BYPASS_COUNT_SHIFT
 (5U)

	)

37004 
	#SRC_SCR_WARM_RST_BYPASS_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_WARM_RST_BYPASS_COUNT_SHIFT
)Ë& 
SRC_SCR_WARM_RST_BYPASS_COUNT_MASK
)

	)

37005 
	#SRC_SCR_MASK_WDOG_RST_MASK
 (0x780U)

	)

37006 
	#SRC_SCR_MASK_WDOG_RST_SHIFT
 (7U)

	)

37007 
	#SRC_SCR_MASK_WDOG_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_MASK_WDOG_RST_SHIFT
)Ë& 
SRC_SCR_MASK_WDOG_RST_MASK
)

	)

37008 
	#SRC_SCR_EIM_RST_MASK
 (0x800U)

	)

37009 
	#SRC_SCR_EIM_RST_SHIFT
 (11U)

	)

37010 
	#SRC_SCR_EIM_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_EIM_RST_SHIFT
)Ë& 
SRC_SCR_EIM_RST_MASK
)

	)

37011 
	#SRC_SCR_CORE0_RST_MASK
 (0x2000U)

	)

37012 
	#SRC_SCR_CORE0_RST_SHIFT
 (13U)

	)

37013 
	#SRC_SCR_CORE0_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_CORE0_RST_SHIFT
)Ë& 
SRC_SCR_CORE0_RST_MASK
)

	)

37014 
	#SRC_SCR_CORE0_DBG_RST_MASK
 (0x20000U)

	)

37015 
	#SRC_SCR_CORE0_DBG_RST_SHIFT
 (17U)

	)

37016 
	#SRC_SCR_CORE0_DBG_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_CORE0_DBG_RST_SHIFT
)Ë& 
SRC_SCR_CORE0_DBG_RST_MASK
)

	)

37017 
	#SRC_SCR_CORES_DBG_RST_MASK
 (0x200000U)

	)

37018 
	#SRC_SCR_CORES_DBG_RST_SHIFT
 (21U)

	)

37019 
	#SRC_SCR_CORES_DBG_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_CORES_DBG_RST_SHIFT
)Ë& 
SRC_SCR_CORES_DBG_RST_MASK
)

	)

37020 
	#SRC_SCR_WDOG3_RST_OPTN_MASK
 (0x1000000U)

	)

37021 
	#SRC_SCR_WDOG3_RST_OPTN_SHIFT
 (24U)

	)

37022 
	#SRC_SCR_WDOG3_RST_OPTN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_WDOG3_RST_OPTN_SHIFT
)Ë& 
SRC_SCR_WDOG3_RST_OPTN_MASK
)

	)

37023 
	#SRC_SCR_DBG_RST_MSK_PG_MASK
 (0x2000000U)

	)

37024 
	#SRC_SCR_DBG_RST_MSK_PG_SHIFT
 (25U)

	)

37025 
	#SRC_SCR_DBG_RST_MSK_PG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_DBG_RST_MSK_PG_SHIFT
)Ë& 
SRC_SCR_DBG_RST_MSK_PG_MASK
)

	)

37026 
	#SRC_SCR_MIX_RST_STRCH_MASK
 (0xC000000U)

	)

37027 
	#SRC_SCR_MIX_RST_STRCH_SHIFT
 (26U)

	)

37028 
	#SRC_SCR_MIX_RST_STRCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_MIX_RST_STRCH_SHIFT
)Ë& 
SRC_SCR_MIX_RST_STRCH_MASK
)

	)

37029 
	#SRC_SCR_MASK_WDOG3_RST_MASK
 (0xF0000000U)

	)

37030 
	#SRC_SCR_MASK_WDOG3_RST_SHIFT
 (28U)

	)

37031 
	#SRC_SCR_MASK_WDOG3_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SCR_MASK_WDOG3_RST_SHIFT
)Ë& 
SRC_SCR_MASK_WDOG3_RST_MASK
)

	)

37034 
	#SRC_SBMR1_BOOT_CFG1_MASK
 (0xFFU)

	)

37035 
	#SRC_SBMR1_BOOT_CFG1_SHIFT
 (0U)

	)

37036 
	#SRC_SBMR1_BOOT_CFG1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR1_BOOT_CFG1_SHIFT
)Ë& 
SRC_SBMR1_BOOT_CFG1_MASK
)

	)

37037 
	#SRC_SBMR1_BOOT_CFG2_MASK
 (0xFF00U)

	)

37038 
	#SRC_SBMR1_BOOT_CFG2_SHIFT
 (8U)

	)

37039 
	#SRC_SBMR1_BOOT_CFG2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR1_BOOT_CFG2_SHIFT
)Ë& 
SRC_SBMR1_BOOT_CFG2_MASK
)

	)

37040 
	#SRC_SBMR1_BOOT_CFG3_MASK
 (0xFF0000U)

	)

37041 
	#SRC_SBMR1_BOOT_CFG3_SHIFT
 (16U)

	)

37042 
	#SRC_SBMR1_BOOT_CFG3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR1_BOOT_CFG3_SHIFT
)Ë& 
SRC_SBMR1_BOOT_CFG3_MASK
)

	)

37043 
	#SRC_SBMR1_BOOT_CFG4_MASK
 (0xFF000000U)

	)

37044 
	#SRC_SBMR1_BOOT_CFG4_SHIFT
 (24U)

	)

37045 
	#SRC_SBMR1_BOOT_CFG4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR1_BOOT_CFG4_SHIFT
)Ë& 
SRC_SBMR1_BOOT_CFG4_MASK
)

	)

37048 
	#SRC_SRSR_IPP_RESET_B_MASK
 (0x1U)

	)

37049 
	#SRC_SRSR_IPP_RESET_B_SHIFT
 (0U)

	)

37050 
	#SRC_SRSR_IPP_RESET_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_IPP_RESET_B_SHIFT
)Ë& 
SRC_SRSR_IPP_RESET_B_MASK
)

	)

37051 
	#SRC_SRSR_CSU_RESET_B_MASK
 (0x4U)

	)

37052 
	#SRC_SRSR_CSU_RESET_B_SHIFT
 (2U)

	)

37053 
	#SRC_SRSR_CSU_RESET_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_CSU_RESET_B_SHIFT
)Ë& 
SRC_SRSR_CSU_RESET_B_MASK
)

	)

37054 
	#SRC_SRSR_IPP_USER_RESET_B_MASK
 (0x8U)

	)

37055 
	#SRC_SRSR_IPP_USER_RESET_B_SHIFT
 (3U)

	)

37056 
	#SRC_SRSR_IPP_USER_RESET_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_IPP_USER_RESET_B_SHIFT
)Ë& 
SRC_SRSR_IPP_USER_RESET_B_MASK
)

	)

37057 
	#SRC_SRSR_WDOG_RST_B_MASK
 (0x10U)

	)

37058 
	#SRC_SRSR_WDOG_RST_B_SHIFT
 (4U)

	)

37059 
	#SRC_SRSR_WDOG_RST_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_WDOG_RST_B_SHIFT
)Ë& 
SRC_SRSR_WDOG_RST_B_MASK
)

	)

37060 
	#SRC_SRSR_JTAG_RST_B_MASK
 (0x20U)

	)

37061 
	#SRC_SRSR_JTAG_RST_B_SHIFT
 (5U)

	)

37062 
	#SRC_SRSR_JTAG_RST_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_JTAG_RST_B_SHIFT
)Ë& 
SRC_SRSR_JTAG_RST_B_MASK
)

	)

37063 
	#SRC_SRSR_JTAG_SW_RST_MASK
 (0x40U)

	)

37064 
	#SRC_SRSR_JTAG_SW_RST_SHIFT
 (6U)

	)

37065 
	#SRC_SRSR_JTAG_SW_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_JTAG_SW_RST_SHIFT
)Ë& 
SRC_SRSR_JTAG_SW_RST_MASK
)

	)

37066 
	#SRC_SRSR_WDOG3_RST_B_MASK
 (0x80U)

	)

37067 
	#SRC_SRSR_WDOG3_RST_B_SHIFT
 (7U)

	)

37068 
	#SRC_SRSR_WDOG3_RST_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_WDOG3_RST_B_SHIFT
)Ë& 
SRC_SRSR_WDOG3_RST_B_MASK
)

	)

37069 
	#SRC_SRSR_TEMPSENSE_RST_B_MASK
 (0x100U)

	)

37070 
	#SRC_SRSR_TEMPSENSE_RST_B_SHIFT
 (8U)

	)

37071 
	#SRC_SRSR_TEMPSENSE_RST_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_TEMPSENSE_RST_B_SHIFT
)Ë& 
SRC_SRSR_TEMPSENSE_RST_B_MASK
)

	)

37072 
	#SRC_SRSR_WARM_BOOT_MASK
 (0x10000U)

	)

37073 
	#SRC_SRSR_WARM_BOOT_SHIFT
 (16U)

	)

37074 
	#SRC_SRSR_WARM_BOOT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SRSR_WARM_BOOT_SHIFT
)Ë& 
SRC_SRSR_WARM_BOOT_MASK
)

	)

37077 
	#SRC_SISR_CORE0_WDOG_RST_REQ_MASK
 (0x20U)

	)

37078 
	#SRC_SISR_CORE0_WDOG_RST_REQ_SHIFT
 (5U)

	)

37079 
	#SRC_SISR_CORE0_WDOG_RST_REQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SISR_CORE0_WDOG_RST_REQ_SHIFT
)Ë& 
SRC_SISR_CORE0_WDOG_RST_REQ_MASK
)

	)

37082 
	#SRC_SBMR2_SEC_CONFIG_MASK
 (0x3U)

	)

37083 
	#SRC_SBMR2_SEC_CONFIG_SHIFT
 (0U)

	)

37084 
	#SRC_SBMR2_SEC_CONFIG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR2_SEC_CONFIG_SHIFT
)Ë& 
SRC_SBMR2_SEC_CONFIG_MASK
)

	)

37085 
	#SRC_SBMR2_DIR_BT_DIS_MASK
 (0x8U)

	)

37086 
	#SRC_SBMR2_DIR_BT_DIS_SHIFT
 (3U)

	)

37087 
	#SRC_SBMR2_DIR_BT_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR2_DIR_BT_DIS_SHIFT
)Ë& 
SRC_SBMR2_DIR_BT_DIS_MASK
)

	)

37088 
	#SRC_SBMR2_BT_FUSE_SEL_MASK
 (0x10U)

	)

37089 
	#SRC_SBMR2_BT_FUSE_SEL_SHIFT
 (4U)

	)

37090 
	#SRC_SBMR2_BT_FUSE_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR2_BT_FUSE_SEL_SHIFT
)Ë& 
SRC_SBMR2_BT_FUSE_SEL_MASK
)

	)

37091 
	#SRC_SBMR2_BMOD_MASK
 (0x3000000U)

	)

37092 
	#SRC_SBMR2_BMOD_SHIFT
 (24U)

	)

37093 
	#SRC_SBMR2_BMOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_SBMR2_BMOD_SHIFT
)Ë& 
SRC_SBMR2_BMOD_MASK
)

	)

37096 
	#SRC_GPR_PERSISTENT_ENTRY0_MASK
 (0xFFFFFFFFU)

	)

37097 
	#SRC_GPR_PERSISTENT_ENTRY0_SHIFT
 (0U)

	)

37098 
	#SRC_GPR_PERSISTENT_ENTRY0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_GPR_PERSISTENT_ENTRY0_SHIFT
)Ë& 
SRC_GPR_PERSISTENT_ENTRY0_MASK
)

	)

37099 
	#SRC_GPR_PERSISTENT_ARG0_MASK
 (0xFFFFFFFFU)

	)

37100 
	#SRC_GPR_PERSISTENT_ARG0_SHIFT
 (0U)

	)

37101 
	#SRC_GPR_PERSISTENT_ARG0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
SRC_GPR_PERSISTENT_ARG0_SHIFT
)Ë& 
SRC_GPR_PERSISTENT_ARG0_MASK
)

	)

37104 
	#SRC_GPR_COUNT
 (10U)

	)

37114 
	#SRC_BASE
 (0x20D8000u)

	)

37116 
	#SRC
 ((
SRC_Ty≥
 *)
SRC_BASE
)

	)

37118 
	#SRC_BASE_ADDRS
 { 
SRC_BASE
 }

	)

37120 
	#SRC_BASE_PTRS
 { 
SRC
 }

	)

37122 
	#SRC_IRQS
 { 
SRC_IRQn
 }

	)

37123 
	#SRC_COMBINED_IRQS
 { 
SRC_Comböed_IRQn
 }

	)

37125 
	#SRC_SCR_WRE_MASK
 
SRC_SCR_WARM_RESET_ENABLE_MASK


	)

37126 
	#SRC_SCR_WRE_SHIFT
 
SRC_SCR_WARM_RESET_ENABLE_SHIFT


	)

37127 
	#SRC_SCR_WRE
(
x
Ë
	`SRC_SCR_WARM_RESET_ENABLE
(x)

	)

37128 
	#SRC_SCR_WRBC_MASK
 
SRC_SCR_WARM_RST_BYPASS_COUNT_MASK


	)

37129 
	#SRC_SCR_WRBC_SHIFT
 
SRC_SCR_WARM_RST_BYPASS_COUNT_SHIFT


	)

37130 
	#SRC_SCR_WRBC
(
x
Ë
	`SRC_SCR_WARM_RST_BYPASS_COUNT
(x)

	)

37131 
	#SRC_SCR_MWDR_MASK
 
SRC_SCR_MASK_WDOG_RST_MASK


	)

37132 
	#SRC_SCR_MWDR_SHIFT
 
SRC_SCR_MASK_WDOG_RST_SHIFT


	)

37133 
	#SRC_SCR_MWDR
(
x
Ë
	`SRC_SCR_MASK_WDOG_RST
(x)

	)

37134 
	#SRC_SRSR_WDOG_MASK
 
SRC_SRSR_WDOG_RST_B_MASK


	)

37135 
	#SRC_SRSR_WDOG_SHIFT
 
SRC_SRSR_WDOG_RST_B_SHIFT


	)

37136 
	#SRC_SRSR_WDOG
(
x
Ë
	`SRC_SRSR_WDOG_RST_B
(x)

	)

37137 
	#SRC_SRSR_JTAG_MASK
 
SRC_SRSR_JTAG_RST_B_MASK


	)

37138 
	#SRC_SRSR_JTAG_SHIFT
 
SRC_SRSR_JTAG_RST_B_SHIFT


	)

37139 
	#SRC_SRSR_JTAG
(
x
Ë
	`SRC_SRSR_JTAG_RST_B
(x)

	)

37140 
	#SRC_SRSR_SJC_MASK
 
SRC_SRSR_JTAG_SW_RST_MASK


	)

37141 
	#SRC_SRSR_SJC_SHIFT
 
SRC_SRSR_JTAG_SW_RST_SHIFT


	)

37142 
	#SRC_SRSR_SJC
(
x
Ë
	`SRC_SRSR_JTAG_SW_RST
(x)

	)

37143 
	#SRC_SRSR_TSR_MASK
 
SRC_SRSR_TEMPSENSE_RST_B_MASK


	)

37144 
	#SRC_SRSR_TSR_SHIFT
 
SRC_SRSR_TEMPSENSE_RST_B_SHIFT


	)

37145 
	#SRC_SRSR_TSR
(
x
Ë
	`SRC_SRSR_TEMPSENSE_RST_B
(x)

	)

37146 
	#SRC_SRSR_WBI_MASK
 
SRC_SRSR_WARM_BOOT_MASK


	)

37147 
	#SRC_SRSR_WBI_SHIFT
 
SRC_SRSR_WARM_BOOT_SHIFT


	)

37148 
	#SRC_SRSR_WBI
(
x
Ë
	`SRC_SRSR_WARM_BOOT
(x)

	)

37150 
	#SRC_SRSR_W1C_BITS_MASK
 (
SRC_SRSR_WDOG3_RST_B_MASK
 \

	)

37151 | 
	gSRC_SRSR_JTAG_SW_RST_MASK
 \

37152 | 
	gSRC_SRSR_JTAG_RST_B_MASK
 \

37153 | 
	gSRC_SRSR_WDOG_RST_B_MASK
 \

37154 | 
	gSRC_SRSR_IPP_USER_RESET_B_MASK
 \

37155 | 
	gSRC_SRSR_CSU_RESET_B_MASK
 \

37156 | 
	gSRC_SRSR_IPP_RESET_B_MASK
)

37175 
__IO
 
uöt32_t
 
	mTEMPSENSE0
;

37176 
__IO
 
uöt32_t
 
	mTEMPSENSE0_SET
;

37177 
__IO
 
uöt32_t
 
	mTEMPSENSE0_CLR
;

37178 
__IO
 
uöt32_t
 
	mTEMPSENSE0_TOG
;

37179 
__IO
 
uöt32_t
 
	mTEMPSENSE1
;

37180 
__IO
 
uöt32_t
 
	mTEMPSENSE1_SET
;

37181 
__IO
 
uöt32_t
 
	mTEMPSENSE1_CLR
;

37182 
__IO
 
uöt32_t
 
	mTEMPSENSE1_TOG
;

37183 
uöt8_t
 
	mRESERVED_0
[240];

37184 
__IO
 
uöt32_t
 
	mTEMPSENSE2
;

37185 
__IO
 
uöt32_t
 
	mTEMPSENSE2_SET
;

37186 
__IO
 
uöt32_t
 
	mTEMPSENSE2_CLR
;

37187 
__IO
 
uöt32_t
 
	mTEMPSENSE2_TOG
;

37188 } 
	tTEMPMON_Ty≥
;

37200 
	#TEMPMON_TEMPSENSE0_POWER_DOWN_MASK
 (0x1U)

	)

37201 
	#TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT
 (0U)

	)

37202 
	#TEMPMON_TEMPSENSE0_POWER_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_POWER_DOWN_MASK
)

	)

37203 
	#TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK
 (0x2U)

	)

37204 
	#TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT
 (1U)

	)

37205 
	#TEMPMON_TEMPSENSE0_MEASURE_TEMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK
)

	)

37206 
	#TEMPMON_TEMPSENSE0_FINISHED_MASK
 (0x4U)

	)

37207 
	#TEMPMON_TEMPSENSE0_FINISHED_SHIFT
 (2U)

	)

37208 
	#TEMPMON_TEMPSENSE0_FINISHED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_FINISHED_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_FINISHED_MASK
)

	)

37209 
	#TEMPMON_TEMPSENSE0_TEMP_CNT_MASK
 (0xFFF00U)

	)

37210 
	#TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT
 (8U)

	)

37211 
	#TEMPMON_TEMPSENSE0_TEMP_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_TEMP_CNT_MASK
)

	)

37212 
	#TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK
 (0xFFF00000U)

	)

37213 
	#TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT
 (20U)

	)

37214 
	#TEMPMON_TEMPSENSE0_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK
)

	)

37217 
	#TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK
 (0x1U)

	)

37218 
	#TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT
 (0U)

	)

37219 
	#TEMPMON_TEMPSENSE0_SET_POWER_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK
)

	)

37220 
	#TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK
 (0x2U)

	)

37221 
	#TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT
 (1U)

	)

37222 
	#TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK
)

	)

37223 
	#TEMPMON_TEMPSENSE0_SET_FINISHED_MASK
 (0x4U)

	)

37224 
	#TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT
 (2U)

	)

37225 
	#TEMPMON_TEMPSENSE0_SET_FINISHED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_SET_FINISHED_MASK
)

	)

37226 
	#TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK
 (0xFFF00U)

	)

37227 
	#TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT
 (8U)

	)

37228 
	#TEMPMON_TEMPSENSE0_SET_TEMP_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK
)

	)

37229 
	#TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK
 (0xFFF00000U)

	)

37230 
	#TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT
 (20U)

	)

37231 
	#TEMPMON_TEMPSENSE0_SET_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK
)

	)

37234 
	#TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK
 (0x1U)

	)

37235 
	#TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT
 (0U)

	)

37236 
	#TEMPMON_TEMPSENSE0_CLR_POWER_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK
)

	)

37237 
	#TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK
 (0x2U)

	)

37238 
	#TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT
 (1U)

	)

37239 
	#TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK
)

	)

37240 
	#TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK
 (0x4U)

	)

37241 
	#TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT
 (2U)

	)

37242 
	#TEMPMON_TEMPSENSE0_CLR_FINISHED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK
)

	)

37243 
	#TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK
 (0xFFF00U)

	)

37244 
	#TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT
 (8U)

	)

37245 
	#TEMPMON_TEMPSENSE0_CLR_TEMP_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK
)

	)

37246 
	#TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK
 (0xFFF00000U)

	)

37247 
	#TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT
 (20U)

	)

37248 
	#TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK
)

	)

37251 
	#TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK
 (0x1U)

	)

37252 
	#TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT
 (0U)

	)

37253 
	#TEMPMON_TEMPSENSE0_TOG_POWER_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK
)

	)

37254 
	#TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK
 (0x2U)

	)

37255 
	#TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT
 (1U)

	)

37256 
	#TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK
)

	)

37257 
	#TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK
 (0x4U)

	)

37258 
	#TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT
 (2U)

	)

37259 
	#TEMPMON_TEMPSENSE0_TOG_FINISHED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK
)

	)

37260 
	#TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK
 (0xFFF00U)

	)

37261 
	#TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT
 (8U)

	)

37262 
	#TEMPMON_TEMPSENSE0_TOG_TEMP_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK
)

	)

37263 
	#TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK
 (0xFFF00000U)

	)

37264 
	#TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT
 (20U)

	)

37265 
	#TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK
)

	)

37268 
	#TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK
 (0xFFFFU)

	)

37269 
	#TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT
 (0U)

	)

37270 
	#TEMPMON_TEMPSENSE1_MEASURE_FREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT
)Ë& 
TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK
)

	)

37273 
	#TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK
 (0xFFFFU)

	)

37274 
	#TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT
 (0U)

	)

37275 
	#TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT
)Ë& 
TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK
)

	)

37278 
	#TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK
 (0xFFFFU)

	)

37279 
	#TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT
 (0U)

	)

37280 
	#TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT
)Ë& 
TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK
)

	)

37283 
	#TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK
 (0xFFFFU)

	)

37284 
	#TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT
 (0U)

	)

37285 
	#TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT
)Ë& 
TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK
)

	)

37288 
	#TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK
 (0xFFFU)

	)

37289 
	#TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT
 (0U)

	)

37290 
	#TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK
)

	)

37291 
	#TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK
 (0xFFF0000U)

	)

37292 
	#TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT
 (16U)

	)

37293 
	#TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK
)

	)

37296 
	#TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK
 (0xFFFU)

	)

37297 
	#TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT
 (0U)

	)

37298 
	#TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK
)

	)

37299 
	#TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK
 (0xFFF0000U)

	)

37300 
	#TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT
 (16U)

	)

37301 
	#TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK
)

	)

37304 
	#TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK
 (0xFFFU)

	)

37305 
	#TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT
 (0U)

	)

37306 
	#TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK
)

	)

37307 
	#TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK
 (0xFFF0000U)

	)

37308 
	#TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT
 (16U)

	)

37309 
	#TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK
)

	)

37312 
	#TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK
 (0xFFFU)

	)

37313 
	#TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT
 (0U)

	)

37314 
	#TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK
)

	)

37315 
	#TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK
 (0xFFF0000U)

	)

37316 
	#TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT
 (16U)

	)

37317 
	#TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT
)Ë& 
TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK
)

	)

37327 
	#TEMPMON_BASE
 (0x20C8180u)

	)

37329 
	#TEMPMON
 ((
TEMPMON_Ty≥
 *)
TEMPMON_BASE
)

	)

37331 
	#TEMPMON_BASE_ADDRS
 { 
TEMPMON_BASE
 }

	)

37333 
	#TEMPMON_BASE_PTRS
 { 
TEMPMON
 }

	)

37335 
	#TEMPMON_IRQS
 { 
TEMPMON_IRQn
 }

	)

37353 
__IO
 
uöt32_t
 
	mBASIC_SETTING
;

37354 
uöt8_t
 
	mRESERVED_0
[12];

37355 
__IO
 
uöt32_t
 
	mPS_INPUT_BUFFER_ADDR
;

37356 
uöt8_t
 
	mRESERVED_1
[12];

37357 
__IO
 
uöt32_t
 
	mFLOW_CONTROL
;

37358 
uöt8_t
 
	mRESERVED_2
[12];

37359 
__I
 
uöt32_t
 
	mMEASEURE_VALUE
;

37360 
uöt8_t
 
	mRESERVED_3
[12];

37361 
__IO
 
uöt32_t
 
	mINT_EN
;

37362 
uöt8_t
 
	mRESERVED_4
[12];

37363 
__IO
 
uöt32_t
 
	mINT_SIG_EN
;

37364 
uöt8_t
 
	mRESERVED_5
[12];

37365 
__IO
 
uöt32_t
 
	mINT_STATUS
;

37366 
uöt8_t
 
	mRESERVED_6
[12];

37367 
__IO
 
uöt32_t
 
	mDEBUG_MODE
;

37368 
uöt8_t
 
	mRESERVED_7
[12];

37369 
__IO
 
uöt32_t
 
	mDEBUG_MODE2
;

37370 } 
	tTSC_Ty≥
;

37382 
	#TSC_BASIC_SETTING_AUTO_MEASURE_MASK
 (0x1U)

	)

37383 
	#TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT
 (0U)

	)

37384 
	#TSC_BASIC_SETTING_AUTO_MEASURE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT
)Ë& 
TSC_BASIC_SETTING_AUTO_MEASURE_MASK
)

	)

37385 
	#TSC_BASIC_SETTING__4_5_WIRE_MASK
 (0x10U)

	)

37386 
	#TSC_BASIC_SETTING__4_5_WIRE_SHIFT
 (4U)

	)

37387 
	#TSC_BASIC_SETTING__4_5_WIRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_BASIC_SETTING__4_5_WIRE_SHIFT
)Ë& 
TSC_BASIC_SETTING__4_5_WIRE_MASK
)

	)

37388 
	#TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK
 (0xFFFFFF00U)

	)

37389 
	#TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT
 (8U)

	)

37390 
	#TSC_BASIC_SETTING_MEASURE_DELAY_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT
)Ë& 
TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK
)

	)

37393 
	#TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_MASK
 (0xFFFFFFFFU)

	)

37394 
	#TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_SHIFT
 (0U)

	)

37395 
	#TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_SHIFT
)Ë& 
TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_MASK
)

	)

37398 
	#TSC_FLOW_CONTROL_SW_RST_MASK
 (0x1U)

	)

37399 
	#TSC_FLOW_CONTROL_SW_RST_SHIFT
 (0U)

	)

37400 
	#TSC_FLOW_CONTROL_SW_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_FLOW_CONTROL_SW_RST_SHIFT
)Ë& 
TSC_FLOW_CONTROL_SW_RST_MASK
)

	)

37401 
	#TSC_FLOW_CONTROL_START_MEASURE_MASK
 (0x10U)

	)

37402 
	#TSC_FLOW_CONTROL_START_MEASURE_SHIFT
 (4U)

	)

37403 
	#TSC_FLOW_CONTROL_START_MEASURE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_FLOW_CONTROL_START_MEASURE_SHIFT
)Ë& 
TSC_FLOW_CONTROL_START_MEASURE_MASK
)

	)

37404 
	#TSC_FLOW_CONTROL_DROP_MEASURE_MASK
 (0x100U)

	)

37405 
	#TSC_FLOW_CONTROL_DROP_MEASURE_SHIFT
 (8U)

	)

37406 
	#TSC_FLOW_CONTROL_DROP_MEASURE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_FLOW_CONTROL_DROP_MEASURE_SHIFT
)Ë& 
TSC_FLOW_CONTROL_DROP_MEASURE_MASK
)

	)

37407 
	#TSC_FLOW_CONTROL_START_SENSE_MASK
 (0x1000U)

	)

37408 
	#TSC_FLOW_CONTROL_START_SENSE_SHIFT
 (12U)

	)

37409 
	#TSC_FLOW_CONTROL_START_SENSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_FLOW_CONTROL_START_SENSE_SHIFT
)Ë& 
TSC_FLOW_CONTROL_START_SENSE_MASK
)

	)

37410 
	#TSC_FLOW_CONTROL_DISABLE_MASK
 (0x10000U)

	)

37411 
	#TSC_FLOW_CONTROL_DISABLE_SHIFT
 (16U)

	)

37412 
	#TSC_FLOW_CONTROL_DISABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_FLOW_CONTROL_DISABLE_SHIFT
)Ë& 
TSC_FLOW_CONTROL_DISABLE_MASK
)

	)

37415 
	#TSC_MEASEURE_VALUE_Y_VALUE_MASK
 (0xFFFU)

	)

37416 
	#TSC_MEASEURE_VALUE_Y_VALUE_SHIFT
 (0U)

	)

37417 
	#TSC_MEASEURE_VALUE_Y_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_MEASEURE_VALUE_Y_VALUE_SHIFT
)Ë& 
TSC_MEASEURE_VALUE_Y_VALUE_MASK
)

	)

37418 
	#TSC_MEASEURE_VALUE_X_VALUE_MASK
 (0xFFF0000U)

	)

37419 
	#TSC_MEASEURE_VALUE_X_VALUE_SHIFT
 (16U)

	)

37420 
	#TSC_MEASEURE_VALUE_X_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_MEASEURE_VALUE_X_VALUE_SHIFT
)Ë& 
TSC_MEASEURE_VALUE_X_VALUE_MASK
)

	)

37423 
	#TSC_INT_EN_MEASURE_INT_EN_MASK
 (0x1U)

	)

37424 
	#TSC_INT_EN_MEASURE_INT_EN_SHIFT
 (0U)

	)

37425 
	#TSC_INT_EN_MEASURE_INT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_EN_MEASURE_INT_EN_SHIFT
)Ë& 
TSC_INT_EN_MEASURE_INT_EN_MASK
)

	)

37426 
	#TSC_INT_EN_DETECT_INT_EN_MASK
 (0x10U)

	)

37427 
	#TSC_INT_EN_DETECT_INT_EN_SHIFT
 (4U)

	)

37428 
	#TSC_INT_EN_DETECT_INT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_EN_DETECT_INT_EN_SHIFT
)Ë& 
TSC_INT_EN_DETECT_INT_EN_MASK
)

	)

37429 
	#TSC_INT_EN_IDLE_SW_INT_EN_MASK
 (0x1000U)

	)

37430 
	#TSC_INT_EN_IDLE_SW_INT_EN_SHIFT
 (12U)

	)

37431 
	#TSC_INT_EN_IDLE_SW_INT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_EN_IDLE_SW_INT_EN_SHIFT
)Ë& 
TSC_INT_EN_IDLE_SW_INT_EN_MASK
)

	)

37434 
	#TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK
 (0x1U)

	)

37435 
	#TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT
 (0U)

	)

37436 
	#TSC_INT_SIG_EN_MEASURE_SIG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT
)Ë& 
TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK
)

	)

37437 
	#TSC_INT_SIG_EN_DETECT_SIG_EN_MASK
 (0x10U)

	)

37438 
	#TSC_INT_SIG_EN_DETECT_SIG_EN_SHIFT
 (4U)

	)

37439 
	#TSC_INT_SIG_EN_DETECT_SIG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_SIG_EN_DETECT_SIG_EN_SHIFT
)Ë& 
TSC_INT_SIG_EN_DETECT_SIG_EN_MASK
)

	)

37440 
	#TSC_INT_SIG_EN_VALID_SIG_EN_MASK
 (0x100U)

	)

37441 
	#TSC_INT_SIG_EN_VALID_SIG_EN_SHIFT
 (8U)

	)

37442 
	#TSC_INT_SIG_EN_VALID_SIG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_SIG_EN_VALID_SIG_EN_SHIFT
)Ë& 
TSC_INT_SIG_EN_VALID_SIG_EN_MASK
)

	)

37443 
	#TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK
 (0x1000U)

	)

37444 
	#TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT
 (12U)

	)

37445 
	#TSC_INT_SIG_EN_IDLE_SW_SIG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT
)Ë& 
TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK
)

	)

37448 
	#TSC_INT_STATUS_MEASURE_MASK
 (0x1U)

	)

37449 
	#TSC_INT_STATUS_MEASURE_SHIFT
 (0U)

	)

37450 
	#TSC_INT_STATUS_MEASURE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_STATUS_MEASURE_SHIFT
)Ë& 
TSC_INT_STATUS_MEASURE_MASK
)

	)

37451 
	#TSC_INT_STATUS_DETECT_MASK
 (0x10U)

	)

37452 
	#TSC_INT_STATUS_DETECT_SHIFT
 (4U)

	)

37453 
	#TSC_INT_STATUS_DETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_STATUS_DETECT_SHIFT
)Ë& 
TSC_INT_STATUS_DETECT_MASK
)

	)

37454 
	#TSC_INT_STATUS_VALID_MASK
 (0x100U)

	)

37455 
	#TSC_INT_STATUS_VALID_SHIFT
 (8U)

	)

37456 
	#TSC_INT_STATUS_VALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_STATUS_VALID_SHIFT
)Ë& 
TSC_INT_STATUS_VALID_MASK
)

	)

37457 
	#TSC_INT_STATUS_IDLE_SW_MASK
 (0x1000U)

	)

37458 
	#TSC_INT_STATUS_IDLE_SW_SHIFT
 (12U)

	)

37459 
	#TSC_INT_STATUS_IDLE_SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_INT_STATUS_IDLE_SW_SHIFT
)Ë& 
TSC_INT_STATUS_IDLE_SW_MASK
)

	)

37462 
	#TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK
 (0xFFFU)

	)

37463 
	#TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT
 (0U)

	)

37464 
	#TSC_DEBUG_MODE_ADC_CONV_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT
)Ë& 
TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK
)

	)

37465 
	#TSC_DEBUG_MODE_ADC_COCO_MASK
 (0x1000U)

	)

37466 
	#TSC_DEBUG_MODE_ADC_COCO_SHIFT
 (12U)

	)

37467 
	#TSC_DEBUG_MODE_ADC_COCO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_ADC_COCO_SHIFT
)Ë& 
TSC_DEBUG_MODE_ADC_COCO_MASK
)

	)

37468 
	#TSC_DEBUG_MODE_EXT_HWTS_MASK
 (0x1F0000U)

	)

37469 
	#TSC_DEBUG_MODE_EXT_HWTS_SHIFT
 (16U)

	)

37470 
	#TSC_DEBUG_MODE_EXT_HWTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_EXT_HWTS_SHIFT
)Ë& 
TSC_DEBUG_MODE_EXT_HWTS_MASK
)

	)

37471 
	#TSC_DEBUG_MODE_TRIGGER_MASK
 (0x1000000U)

	)

37472 
	#TSC_DEBUG_MODE_TRIGGER_SHIFT
 (24U)

	)

37473 
	#TSC_DEBUG_MODE_TRIGGER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_TRIGGER_SHIFT
)Ë& 
TSC_DEBUG_MODE_TRIGGER_MASK
)

	)

37474 
	#TSC_DEBUG_MODE_ADC_COCO_CLEAR_MASK
 (0x2000000U)

	)

37475 
	#TSC_DEBUG_MODE_ADC_COCO_CLEAR_SHIFT
 (25U)

	)

37476 
	#TSC_DEBUG_MODE_ADC_COCO_CLEAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_ADC_COCO_CLEAR_SHIFT
)Ë& 
TSC_DEBUG_MODE_ADC_COCO_CLEAR_MASK
)

	)

37477 
	#TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_MASK
 (0x4000000U)

	)

37478 
	#TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_SHIFT
 (26U)

	)

37479 
	#TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_SHIFT
)Ë& 
TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_MASK
)

	)

37480 
	#TSC_DEBUG_MODE_DEBUG_EN_MASK
 (0x10000000U)

	)

37481 
	#TSC_DEBUG_MODE_DEBUG_EN_SHIFT
 (28U)

	)

37482 
	#TSC_DEBUG_MODE_DEBUG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE_DEBUG_EN_SHIFT
)Ë& 
TSC_DEBUG_MODE_DEBUG_EN_MASK
)

	)

37485 
	#TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK
 (0x1U)

	)

37486 
	#TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT
 (0U)

	)

37487 
	#TSC_DEBUG_MODE2_XPUL_PULL_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT
)Ë& 
TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK
)

	)

37488 
	#TSC_DEBUG_MODE2_XPUL_PULL_UP_MASK
 (0x2U)

	)

37489 
	#TSC_DEBUG_MODE2_XPUL_PULL_UP_SHIFT
 (1U)

	)

37490 
	#TSC_DEBUG_MODE2_XPUL_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_XPUL_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_XPUL_PULL_UP_MASK
)

	)

37491 
	#TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_MASK
 (0x4U)

	)

37492 
	#TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_SHIFT
 (2U)

	)

37493 
	#TSC_DEBUG_MODE2_XPUL_200K_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_MASK
)

	)

37494 
	#TSC_DEBUG_MODE2_XNUR_PULL_DOWN_MASK
 (0x8U)

	)

37495 
	#TSC_DEBUG_MODE2_XNUR_PULL_DOWN_SHIFT
 (3U)

	)

37496 
	#TSC_DEBUG_MODE2_XNUR_PULL_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_XNUR_PULL_DOWN_SHIFT
)Ë& 
TSC_DEBUG_MODE2_XNUR_PULL_DOWN_MASK
)

	)

37497 
	#TSC_DEBUG_MODE2_XNUR_PULL_UP_MASK
 (0x10U)

	)

37498 
	#TSC_DEBUG_MODE2_XNUR_PULL_UP_SHIFT
 (4U)

	)

37499 
	#TSC_DEBUG_MODE2_XNUR_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_XNUR_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_XNUR_PULL_UP_MASK
)

	)

37500 
	#TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_MASK
 (0x20U)

	)

37501 
	#TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_SHIFT
 (5U)

	)

37502 
	#TSC_DEBUG_MODE2_XNUR_200K_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_MASK
)

	)

37503 
	#TSC_DEBUG_MODE2_YPLL_PULL_DOWN_MASK
 (0x40U)

	)

37504 
	#TSC_DEBUG_MODE2_YPLL_PULL_DOWN_SHIFT
 (6U)

	)

37505 
	#TSC_DEBUG_MODE2_YPLL_PULL_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_YPLL_PULL_DOWN_SHIFT
)Ë& 
TSC_DEBUG_MODE2_YPLL_PULL_DOWN_MASK
)

	)

37506 
	#TSC_DEBUG_MODE2_YPLL_PULL_UP_MASK
 (0x80U)

	)

37507 
	#TSC_DEBUG_MODE2_YPLL_PULL_UP_SHIFT
 (7U)

	)

37508 
	#TSC_DEBUG_MODE2_YPLL_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_YPLL_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_YPLL_PULL_UP_MASK
)

	)

37509 
	#TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_MASK
 (0x100U)

	)

37510 
	#TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_SHIFT
 (8U)

	)

37511 
	#TSC_DEBUG_MODE2_YPLL_200K_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_MASK
)

	)

37512 
	#TSC_DEBUG_MODE2_YNLR_PULL_DOWN_MASK
 (0x200U)

	)

37513 
	#TSC_DEBUG_MODE2_YNLR_PULL_DOWN_SHIFT
 (9U)

	)

37514 
	#TSC_DEBUG_MODE2_YNLR_PULL_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_YNLR_PULL_DOWN_SHIFT
)Ë& 
TSC_DEBUG_MODE2_YNLR_PULL_DOWN_MASK
)

	)

37515 
	#TSC_DEBUG_MODE2_YNLR_PULL_UP_MASK
 (0x400U)

	)

37516 
	#TSC_DEBUG_MODE2_YNLR_PULL_UP_SHIFT
 (10U)

	)

37517 
	#TSC_DEBUG_MODE2_YNLR_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_YNLR_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_YNLR_PULL_UP_MASK
)

	)

37518 
	#TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_MASK
 (0x800U)

	)

37519 
	#TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_SHIFT
 (11U)

	)

37520 
	#TSC_DEBUG_MODE2_YNLR_200K_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_MASK
)

	)

37521 
	#TSC_DEBUG_MODE2_WIPER_PULL_DOWN_MASK
 (0x1000U)

	)

37522 
	#TSC_DEBUG_MODE2_WIPER_PULL_DOWN_SHIFT
 (12U)

	)

37523 
	#TSC_DEBUG_MODE2_WIPER_PULL_DOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_WIPER_PULL_DOWN_SHIFT
)Ë& 
TSC_DEBUG_MODE2_WIPER_PULL_DOWN_MASK
)

	)

37524 
	#TSC_DEBUG_MODE2_WIPER_PULL_UP_MASK
 (0x2000U)

	)

37525 
	#TSC_DEBUG_MODE2_WIPER_PULL_UP_SHIFT
 (13U)

	)

37526 
	#TSC_DEBUG_MODE2_WIPER_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_WIPER_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_WIPER_PULL_UP_MASK
)

	)

37527 
	#TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_MASK
 (0x4000U)

	)

37528 
	#TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_SHIFT
 (14U)

	)

37529 
	#TSC_DEBUG_MODE2_WIPER_200K_PULL_UP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_SHIFT
)Ë& 
TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_MASK
)

	)

37530 
	#TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_MASK
 (0x10000U)

	)

37531 
	#TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_SHIFT
 (16U)

	)

37532 
	#TSC_DEBUG_MODE2_DETECT_FOUR_WIRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_SHIFT
)Ë& 
TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_MASK
)

	)

37533 
	#TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_MASK
 (0x20000U)

	)

37534 
	#TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_SHIFT
 (17U)

	)

37535 
	#TSC_DEBUG_MODE2_DETECT_FIVE_WIRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_SHIFT
)Ë& 
TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_MASK
)

	)

37536 
	#TSC_DEBUG_MODE2_STATE_MACHINE_MASK
 (0x700000U)

	)

37537 
	#TSC_DEBUG_MODE2_STATE_MACHINE_SHIFT
 (20U)

	)

37538 
	#TSC_DEBUG_MODE2_STATE_MACHINE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_STATE_MACHINE_SHIFT
)Ë& 
TSC_DEBUG_MODE2_STATE_MACHINE_MASK
)

	)

37539 
	#TSC_DEBUG_MODE2_INTERMEDIATE_MASK
 (0x800000U)

	)

37540 
	#TSC_DEBUG_MODE2_INTERMEDIATE_SHIFT
 (23U)

	)

37541 
	#TSC_DEBUG_MODE2_INTERMEDIATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_INTERMEDIATE_SHIFT
)Ë& 
TSC_DEBUG_MODE2_INTERMEDIATE_MASK
)

	)

37542 
	#TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_MASK
 (0x1000000U)

	)

37543 
	#TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_SHIFT
 (24U)

	)

37544 
	#TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_SHIFT
)Ë& 
TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_MASK
)

	)

37545 
	#TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_MASK
 (0x10000000U)

	)

37546 
	#TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_SHIFT
 (28U)

	)

37547 
	#TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_SHIFT
)Ë& 
TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_MASK
)

	)

37548 
	#TSC_DEBUG_MODE2_DE_GLITCH_MASK
 (0x60000000U)

	)

37549 
	#TSC_DEBUG_MODE2_DE_GLITCH_SHIFT
 (29U)

	)

37550 
	#TSC_DEBUG_MODE2_DE_GLITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
TSC_DEBUG_MODE2_DE_GLITCH_SHIFT
)Ë& 
TSC_DEBUG_MODE2_DE_GLITCH_MASK
)

	)

37560 
	#TSC_BASE
 (0x2040000u)

	)

37562 
	#TSC
 ((
TSC_Ty≥
 *)
TSC_BASE
)

	)

37564 
	#TSC_BASE_ADDRS
 { 
TSC_BASE
 }

	)

37566 
	#TSC_BASE_PTRS
 { 
TSC
 }

	)

37568 
	#TSC_IRQS
 { 
TSC_IRQn
 }

	)

37586 
__I
 
uöt32_t
 
	mURXD
;

37587 
uöt8_t
 
	mRESERVED_0
[60];

37588 
__IO
 
uöt32_t
 
	mUTXD
;

37589 
uöt8_t
 
	mRESERVED_1
[60];

37590 
__IO
 
uöt32_t
 
	mUCR1
;

37591 
__IO
 
uöt32_t
 
	mUCR2
;

37592 
__IO
 
uöt32_t
 
	mUCR3
;

37593 
__IO
 
uöt32_t
 
	mUCR4
;

37594 
__IO
 
uöt32_t
 
	mUFCR
;

37595 
__IO
 
uöt32_t
 
	mUSR1
;

37596 
__IO
 
uöt32_t
 
	mUSR2
;

37597 
__IO
 
uöt32_t
 
	mUESC
;

37598 
__IO
 
uöt32_t
 
	mUTIM
;

37599 
__IO
 
uöt32_t
 
	mUBIR
;

37600 
__IO
 
uöt32_t
 
	mUBMR
;

37601 
__I
 
uöt32_t
 
	mUBRC
;

37602 
__IO
 
uöt32_t
 
	mONEMS
;

37603 
__IO
 
uöt32_t
 
	mUTS
;

37604 
__IO
 
uöt32_t
 
	mUMCR
;

37605 } 
	tUART_Ty≥
;

37617 
	#UART_URXD_RX_DATA_MASK
 (0xFFU)

	)

37618 
	#UART_URXD_RX_DATA_SHIFT
 (0U)

	)

37619 
	#UART_URXD_RX_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_RX_DATA_SHIFT
)Ë& 
UART_URXD_RX_DATA_MASK
)

	)

37620 
	#UART_URXD_PRERR_MASK
 (0x400U)

	)

37621 
	#UART_URXD_PRERR_SHIFT
 (10U)

	)

37622 
	#UART_URXD_PRERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_PRERR_SHIFT
)Ë& 
UART_URXD_PRERR_MASK
)

	)

37623 
	#UART_URXD_BRK_MASK
 (0x800U)

	)

37624 
	#UART_URXD_BRK_SHIFT
 (11U)

	)

37625 
	#UART_URXD_BRK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_BRK_SHIFT
)Ë& 
UART_URXD_BRK_MASK
)

	)

37626 
	#UART_URXD_FRMERR_MASK
 (0x1000U)

	)

37627 
	#UART_URXD_FRMERR_SHIFT
 (12U)

	)

37628 
	#UART_URXD_FRMERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_FRMERR_SHIFT
)Ë& 
UART_URXD_FRMERR_MASK
)

	)

37629 
	#UART_URXD_OVRRUN_MASK
 (0x2000U)

	)

37630 
	#UART_URXD_OVRRUN_SHIFT
 (13U)

	)

37631 
	#UART_URXD_OVRRUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_OVRRUN_SHIFT
)Ë& 
UART_URXD_OVRRUN_MASK
)

	)

37632 
	#UART_URXD_ERR_MASK
 (0x4000U)

	)

37633 
	#UART_URXD_ERR_SHIFT
 (14U)

	)

37634 
	#UART_URXD_ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_ERR_SHIFT
)Ë& 
UART_URXD_ERR_MASK
)

	)

37635 
	#UART_URXD_CHARRDY_MASK
 (0x8000U)

	)

37636 
	#UART_URXD_CHARRDY_SHIFT
 (15U)

	)

37637 
	#UART_URXD_CHARRDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_URXD_CHARRDY_SHIFT
)Ë& 
UART_URXD_CHARRDY_MASK
)

	)

37640 
	#UART_UTXD_TX_DATA_MASK
 (0xFFU)

	)

37641 
	#UART_UTXD_TX_DATA_SHIFT
 (0U)

	)

37642 
	#UART_UTXD_TX_DATA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTXD_TX_DATA_SHIFT
)Ë& 
UART_UTXD_TX_DATA_MASK
)

	)

37645 
	#UART_UCR1_UARTEN_MASK
 (0x1U)

	)

37646 
	#UART_UCR1_UARTEN_SHIFT
 (0U)

	)

37647 
	#UART_UCR1_UARTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_UARTEN_SHIFT
)Ë& 
UART_UCR1_UARTEN_MASK
)

	)

37648 
	#UART_UCR1_DOZE_MASK
 (0x2U)

	)

37649 
	#UART_UCR1_DOZE_SHIFT
 (1U)

	)

37650 
	#UART_UCR1_DOZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_DOZE_SHIFT
)Ë& 
UART_UCR1_DOZE_MASK
)

	)

37651 
	#UART_UCR1_ATDMAEN_MASK
 (0x4U)

	)

37652 
	#UART_UCR1_ATDMAEN_SHIFT
 (2U)

	)

37653 
	#UART_UCR1_ATDMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_ATDMAEN_SHIFT
)Ë& 
UART_UCR1_ATDMAEN_MASK
)

	)

37654 
	#UART_UCR1_TXDMAEN_MASK
 (0x8U)

	)

37655 
	#UART_UCR1_TXDMAEN_SHIFT
 (3U)

	)

37656 
	#UART_UCR1_TXDMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_TXDMAEN_SHIFT
)Ë& 
UART_UCR1_TXDMAEN_MASK
)

	)

37657 
	#UART_UCR1_SNDBRK_MASK
 (0x10U)

	)

37658 
	#UART_UCR1_SNDBRK_SHIFT
 (4U)

	)

37659 
	#UART_UCR1_SNDBRK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_SNDBRK_SHIFT
)Ë& 
UART_UCR1_SNDBRK_MASK
)

	)

37660 
	#UART_UCR1_RTSDEN_MASK
 (0x20U)

	)

37661 
	#UART_UCR1_RTSDEN_SHIFT
 (5U)

	)

37662 
	#UART_UCR1_RTSDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_RTSDEN_SHIFT
)Ë& 
UART_UCR1_RTSDEN_MASK
)

	)

37663 
	#UART_UCR1_TXMPTYEN_MASK
 (0x40U)

	)

37664 
	#UART_UCR1_TXMPTYEN_SHIFT
 (6U)

	)

37665 
	#UART_UCR1_TXMPTYEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_TXMPTYEN_SHIFT
)Ë& 
UART_UCR1_TXMPTYEN_MASK
)

	)

37666 
	#UART_UCR1_IREN_MASK
 (0x80U)

	)

37667 
	#UART_UCR1_IREN_SHIFT
 (7U)

	)

37668 
	#UART_UCR1_IREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_IREN_SHIFT
)Ë& 
UART_UCR1_IREN_MASK
)

	)

37669 
	#UART_UCR1_RXDMAEN_MASK
 (0x100U)

	)

37670 
	#UART_UCR1_RXDMAEN_SHIFT
 (8U)

	)

37671 
	#UART_UCR1_RXDMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_RXDMAEN_SHIFT
)Ë& 
UART_UCR1_RXDMAEN_MASK
)

	)

37672 
	#UART_UCR1_RRDYEN_MASK
 (0x200U)

	)

37673 
	#UART_UCR1_RRDYEN_SHIFT
 (9U)

	)

37674 
	#UART_UCR1_RRDYEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_RRDYEN_SHIFT
)Ë& 
UART_UCR1_RRDYEN_MASK
)

	)

37675 
	#UART_UCR1_ICD_MASK
 (0xC00U)

	)

37676 
	#UART_UCR1_ICD_SHIFT
 (10U)

	)

37677 
	#UART_UCR1_ICD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_ICD_SHIFT
)Ë& 
UART_UCR1_ICD_MASK
)

	)

37678 
	#UART_UCR1_IDEN_MASK
 (0x1000U)

	)

37679 
	#UART_UCR1_IDEN_SHIFT
 (12U)

	)

37680 
	#UART_UCR1_IDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_IDEN_SHIFT
)Ë& 
UART_UCR1_IDEN_MASK
)

	)

37681 
	#UART_UCR1_TRDYEN_MASK
 (0x2000U)

	)

37682 
	#UART_UCR1_TRDYEN_SHIFT
 (13U)

	)

37683 
	#UART_UCR1_TRDYEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_TRDYEN_SHIFT
)Ë& 
UART_UCR1_TRDYEN_MASK
)

	)

37684 
	#UART_UCR1_ADBR_MASK
 (0x4000U)

	)

37685 
	#UART_UCR1_ADBR_SHIFT
 (14U)

	)

37686 
	#UART_UCR1_ADBR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_ADBR_SHIFT
)Ë& 
UART_UCR1_ADBR_MASK
)

	)

37687 
	#UART_UCR1_ADEN_MASK
 (0x8000U)

	)

37688 
	#UART_UCR1_ADEN_SHIFT
 (15U)

	)

37689 
	#UART_UCR1_ADEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR1_ADEN_SHIFT
)Ë& 
UART_UCR1_ADEN_MASK
)

	)

37692 
	#UART_UCR2_SRST_MASK
 (0x1U)

	)

37693 
	#UART_UCR2_SRST_SHIFT
 (0U)

	)

37694 
	#UART_UCR2_SRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_SRST_SHIFT
)Ë& 
UART_UCR2_SRST_MASK
)

	)

37695 
	#UART_UCR2_RXEN_MASK
 (0x2U)

	)

37696 
	#UART_UCR2_RXEN_SHIFT
 (1U)

	)

37697 
	#UART_UCR2_RXEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_RXEN_SHIFT
)Ë& 
UART_UCR2_RXEN_MASK
)

	)

37698 
	#UART_UCR2_TXEN_MASK
 (0x4U)

	)

37699 
	#UART_UCR2_TXEN_SHIFT
 (2U)

	)

37700 
	#UART_UCR2_TXEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_TXEN_SHIFT
)Ë& 
UART_UCR2_TXEN_MASK
)

	)

37701 
	#UART_UCR2_ATEN_MASK
 (0x8U)

	)

37702 
	#UART_UCR2_ATEN_SHIFT
 (3U)

	)

37703 
	#UART_UCR2_ATEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_ATEN_SHIFT
)Ë& 
UART_UCR2_ATEN_MASK
)

	)

37704 
	#UART_UCR2_RTSEN_MASK
 (0x10U)

	)

37705 
	#UART_UCR2_RTSEN_SHIFT
 (4U)

	)

37706 
	#UART_UCR2_RTSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_RTSEN_SHIFT
)Ë& 
UART_UCR2_RTSEN_MASK
)

	)

37707 
	#UART_UCR2_WS_MASK
 (0x20U)

	)

37708 
	#UART_UCR2_WS_SHIFT
 (5U)

	)

37709 
	#UART_UCR2_WS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_WS_SHIFT
)Ë& 
UART_UCR2_WS_MASK
)

	)

37710 
	#UART_UCR2_STPB_MASK
 (0x40U)

	)

37711 
	#UART_UCR2_STPB_SHIFT
 (6U)

	)

37712 
	#UART_UCR2_STPB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_STPB_SHIFT
)Ë& 
UART_UCR2_STPB_MASK
)

	)

37713 
	#UART_UCR2_PROE_MASK
 (0x80U)

	)

37714 
	#UART_UCR2_PROE_SHIFT
 (7U)

	)

37715 
	#UART_UCR2_PROE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_PROE_SHIFT
)Ë& 
UART_UCR2_PROE_MASK
)

	)

37716 
	#UART_UCR2_PREN_MASK
 (0x100U)

	)

37717 
	#UART_UCR2_PREN_SHIFT
 (8U)

	)

37718 
	#UART_UCR2_PREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_PREN_SHIFT
)Ë& 
UART_UCR2_PREN_MASK
)

	)

37719 
	#UART_UCR2_RTEC_MASK
 (0x600U)

	)

37720 
	#UART_UCR2_RTEC_SHIFT
 (9U)

	)

37721 
	#UART_UCR2_RTEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_RTEC_SHIFT
)Ë& 
UART_UCR2_RTEC_MASK
)

	)

37722 
	#UART_UCR2_ESCEN_MASK
 (0x800U)

	)

37723 
	#UART_UCR2_ESCEN_SHIFT
 (11U)

	)

37724 
	#UART_UCR2_ESCEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_ESCEN_SHIFT
)Ë& 
UART_UCR2_ESCEN_MASK
)

	)

37725 
	#UART_UCR2_CTS_MASK
 (0x1000U)

	)

37726 
	#UART_UCR2_CTS_SHIFT
 (12U)

	)

37727 
	#UART_UCR2_CTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_CTS_SHIFT
)Ë& 
UART_UCR2_CTS_MASK
)

	)

37728 
	#UART_UCR2_CTSC_MASK
 (0x2000U)

	)

37729 
	#UART_UCR2_CTSC_SHIFT
 (13U)

	)

37730 
	#UART_UCR2_CTSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_CTSC_SHIFT
)Ë& 
UART_UCR2_CTSC_MASK
)

	)

37731 
	#UART_UCR2_IRTS_MASK
 (0x4000U)

	)

37732 
	#UART_UCR2_IRTS_SHIFT
 (14U)

	)

37733 
	#UART_UCR2_IRTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_IRTS_SHIFT
)Ë& 
UART_UCR2_IRTS_MASK
)

	)

37734 
	#UART_UCR2_ESCI_MASK
 (0x8000U)

	)

37735 
	#UART_UCR2_ESCI_SHIFT
 (15U)

	)

37736 
	#UART_UCR2_ESCI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR2_ESCI_SHIFT
)Ë& 
UART_UCR2_ESCI_MASK
)

	)

37739 
	#UART_UCR3_ACIEN_MASK
 (0x1U)

	)

37740 
	#UART_UCR3_ACIEN_SHIFT
 (0U)

	)

37741 
	#UART_UCR3_ACIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_ACIEN_SHIFT
)Ë& 
UART_UCR3_ACIEN_MASK
)

	)

37742 
	#UART_UCR3_INVT_MASK
 (0x2U)

	)

37743 
	#UART_UCR3_INVT_SHIFT
 (1U)

	)

37744 
	#UART_UCR3_INVT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_INVT_SHIFT
)Ë& 
UART_UCR3_INVT_MASK
)

	)

37745 
	#UART_UCR3_RXDMUXSEL_MASK
 (0x4U)

	)

37746 
	#UART_UCR3_RXDMUXSEL_SHIFT
 (2U)

	)

37747 
	#UART_UCR3_RXDMUXSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_RXDMUXSEL_SHIFT
)Ë& 
UART_UCR3_RXDMUXSEL_MASK
)

	)

37748 
	#UART_UCR3_DTRDEN_MASK
 (0x8U)

	)

37749 
	#UART_UCR3_DTRDEN_SHIFT
 (3U)

	)

37750 
	#UART_UCR3_DTRDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_DTRDEN_SHIFT
)Ë& 
UART_UCR3_DTRDEN_MASK
)

	)

37751 
	#UART_UCR3_AWAKEN_MASK
 (0x10U)

	)

37752 
	#UART_UCR3_AWAKEN_SHIFT
 (4U)

	)

37753 
	#UART_UCR3_AWAKEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_AWAKEN_SHIFT
)Ë& 
UART_UCR3_AWAKEN_MASK
)

	)

37754 
	#UART_UCR3_AIRINTEN_MASK
 (0x20U)

	)

37755 
	#UART_UCR3_AIRINTEN_SHIFT
 (5U)

	)

37756 
	#UART_UCR3_AIRINTEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_AIRINTEN_SHIFT
)Ë& 
UART_UCR3_AIRINTEN_MASK
)

	)

37757 
	#UART_UCR3_RXDSEN_MASK
 (0x40U)

	)

37758 
	#UART_UCR3_RXDSEN_SHIFT
 (6U)

	)

37759 
	#UART_UCR3_RXDSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_RXDSEN_SHIFT
)Ë& 
UART_UCR3_RXDSEN_MASK
)

	)

37760 
	#UART_UCR3_ADNIMP_MASK
 (0x80U)

	)

37761 
	#UART_UCR3_ADNIMP_SHIFT
 (7U)

	)

37762 
	#UART_UCR3_ADNIMP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_ADNIMP_SHIFT
)Ë& 
UART_UCR3_ADNIMP_MASK
)

	)

37763 
	#UART_UCR3_RI_MASK
 (0x100U)

	)

37764 
	#UART_UCR3_RI_SHIFT
 (8U)

	)

37765 
	#UART_UCR3_RI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_RI_SHIFT
)Ë& 
UART_UCR3_RI_MASK
)

	)

37766 
	#UART_UCR3_DCD_MASK
 (0x200U)

	)

37767 
	#UART_UCR3_DCD_SHIFT
 (9U)

	)

37768 
	#UART_UCR3_DCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_DCD_SHIFT
)Ë& 
UART_UCR3_DCD_MASK
)

	)

37769 
	#UART_UCR3_DSR_MASK
 (0x400U)

	)

37770 
	#UART_UCR3_DSR_SHIFT
 (10U)

	)

37771 
	#UART_UCR3_DSR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_DSR_SHIFT
)Ë& 
UART_UCR3_DSR_MASK
)

	)

37772 
	#UART_UCR3_FRAERREN_MASK
 (0x800U)

	)

37773 
	#UART_UCR3_FRAERREN_SHIFT
 (11U)

	)

37774 
	#UART_UCR3_FRAERREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_FRAERREN_SHIFT
)Ë& 
UART_UCR3_FRAERREN_MASK
)

	)

37775 
	#UART_UCR3_PARERREN_MASK
 (0x1000U)

	)

37776 
	#UART_UCR3_PARERREN_SHIFT
 (12U)

	)

37777 
	#UART_UCR3_PARERREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_PARERREN_SHIFT
)Ë& 
UART_UCR3_PARERREN_MASK
)

	)

37778 
	#UART_UCR3_DTREN_MASK
 (0x2000U)

	)

37779 
	#UART_UCR3_DTREN_SHIFT
 (13U)

	)

37780 
	#UART_UCR3_DTREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_DTREN_SHIFT
)Ë& 
UART_UCR3_DTREN_MASK
)

	)

37781 
	#UART_UCR3_DPEC_MASK
 (0xC000U)

	)

37782 
	#UART_UCR3_DPEC_SHIFT
 (14U)

	)

37783 
	#UART_UCR3_DPEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR3_DPEC_SHIFT
)Ë& 
UART_UCR3_DPEC_MASK
)

	)

37786 
	#UART_UCR4_DREN_MASK
 (0x1U)

	)

37787 
	#UART_UCR4_DREN_SHIFT
 (0U)

	)

37788 
	#UART_UCR4_DREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_DREN_SHIFT
)Ë& 
UART_UCR4_DREN_MASK
)

	)

37789 
	#UART_UCR4_OREN_MASK
 (0x2U)

	)

37790 
	#UART_UCR4_OREN_SHIFT
 (1U)

	)

37791 
	#UART_UCR4_OREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_OREN_SHIFT
)Ë& 
UART_UCR4_OREN_MASK
)

	)

37792 
	#UART_UCR4_BKEN_MASK
 (0x4U)

	)

37793 
	#UART_UCR4_BKEN_SHIFT
 (2U)

	)

37794 
	#UART_UCR4_BKEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_BKEN_SHIFT
)Ë& 
UART_UCR4_BKEN_MASK
)

	)

37795 
	#UART_UCR4_TCEN_MASK
 (0x8U)

	)

37796 
	#UART_UCR4_TCEN_SHIFT
 (3U)

	)

37797 
	#UART_UCR4_TCEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_TCEN_SHIFT
)Ë& 
UART_UCR4_TCEN_MASK
)

	)

37798 
	#UART_UCR4_LPBYP_MASK
 (0x10U)

	)

37799 
	#UART_UCR4_LPBYP_SHIFT
 (4U)

	)

37800 
	#UART_UCR4_LPBYP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_LPBYP_SHIFT
)Ë& 
UART_UCR4_LPBYP_MASK
)

	)

37801 
	#UART_UCR4_IRSC_MASK
 (0x20U)

	)

37802 
	#UART_UCR4_IRSC_SHIFT
 (5U)

	)

37803 
	#UART_UCR4_IRSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_IRSC_SHIFT
)Ë& 
UART_UCR4_IRSC_MASK
)

	)

37804 
	#UART_UCR4_IDDMAEN_MASK
 (0x40U)

	)

37805 
	#UART_UCR4_IDDMAEN_SHIFT
 (6U)

	)

37806 
	#UART_UCR4_IDDMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_IDDMAEN_SHIFT
)Ë& 
UART_UCR4_IDDMAEN_MASK
)

	)

37807 
	#UART_UCR4_WKEN_MASK
 (0x80U)

	)

37808 
	#UART_UCR4_WKEN_SHIFT
 (7U)

	)

37809 
	#UART_UCR4_WKEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_WKEN_SHIFT
)Ë& 
UART_UCR4_WKEN_MASK
)

	)

37810 
	#UART_UCR4_ENIRI_MASK
 (0x100U)

	)

37811 
	#UART_UCR4_ENIRI_SHIFT
 (8U)

	)

37812 
	#UART_UCR4_ENIRI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_ENIRI_SHIFT
)Ë& 
UART_UCR4_ENIRI_MASK
)

	)

37813 
	#UART_UCR4_INVR_MASK
 (0x200U)

	)

37814 
	#UART_UCR4_INVR_SHIFT
 (9U)

	)

37815 
	#UART_UCR4_INVR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_INVR_SHIFT
)Ë& 
UART_UCR4_INVR_MASK
)

	)

37816 
	#UART_UCR4_CTSTL_MASK
 (0xFC00U)

	)

37817 
	#UART_UCR4_CTSTL_SHIFT
 (10U)

	)

37818 
	#UART_UCR4_CTSTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UCR4_CTSTL_SHIFT
)Ë& 
UART_UCR4_CTSTL_MASK
)

	)

37821 
	#UART_UFCR_RXTL_MASK
 (0x3FU)

	)

37822 
	#UART_UFCR_RXTL_SHIFT
 (0U)

	)

37823 
	#UART_UFCR_RXTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UFCR_RXTL_SHIFT
)Ë& 
UART_UFCR_RXTL_MASK
)

	)

37824 
	#UART_UFCR_DCEDTE_MASK
 (0x40U)

	)

37825 
	#UART_UFCR_DCEDTE_SHIFT
 (6U)

	)

37826 
	#UART_UFCR_DCEDTE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UFCR_DCEDTE_SHIFT
)Ë& 
UART_UFCR_DCEDTE_MASK
)

	)

37827 
	#UART_UFCR_RFDIV_MASK
 (0x380U)

	)

37828 
	#UART_UFCR_RFDIV_SHIFT
 (7U)

	)

37829 
	#UART_UFCR_RFDIV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UFCR_RFDIV_SHIFT
)Ë& 
UART_UFCR_RFDIV_MASK
)

	)

37830 
	#UART_UFCR_TXTL_MASK
 (0xFC00U)

	)

37831 
	#UART_UFCR_TXTL_SHIFT
 (10U)

	)

37832 
	#UART_UFCR_TXTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UFCR_TXTL_SHIFT
)Ë& 
UART_UFCR_TXTL_MASK
)

	)

37835 
	#UART_USR1_SAD_MASK
 (0x8U)

	)

37836 
	#UART_USR1_SAD_SHIFT
 (3U)

	)

37837 
	#UART_USR1_SAD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_SAD_SHIFT
)Ë& 
UART_USR1_SAD_MASK
)

	)

37838 
	#UART_USR1_AWAKE_MASK
 (0x10U)

	)

37839 
	#UART_USR1_AWAKE_SHIFT
 (4U)

	)

37840 
	#UART_USR1_AWAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_AWAKE_SHIFT
)Ë& 
UART_USR1_AWAKE_MASK
)

	)

37841 
	#UART_USR1_AIRINT_MASK
 (0x20U)

	)

37842 
	#UART_USR1_AIRINT_SHIFT
 (5U)

	)

37843 
	#UART_USR1_AIRINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_AIRINT_SHIFT
)Ë& 
UART_USR1_AIRINT_MASK
)

	)

37844 
	#UART_USR1_RXDS_MASK
 (0x40U)

	)

37845 
	#UART_USR1_RXDS_SHIFT
 (6U)

	)

37846 
	#UART_USR1_RXDS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_RXDS_SHIFT
)Ë& 
UART_USR1_RXDS_MASK
)

	)

37847 
	#UART_USR1_DTRD_MASK
 (0x80U)

	)

37848 
	#UART_USR1_DTRD_SHIFT
 (7U)

	)

37849 
	#UART_USR1_DTRD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_DTRD_SHIFT
)Ë& 
UART_USR1_DTRD_MASK
)

	)

37850 
	#UART_USR1_AGTIM_MASK
 (0x100U)

	)

37851 
	#UART_USR1_AGTIM_SHIFT
 (8U)

	)

37852 
	#UART_USR1_AGTIM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_AGTIM_SHIFT
)Ë& 
UART_USR1_AGTIM_MASK
)

	)

37853 
	#UART_USR1_RRDY_MASK
 (0x200U)

	)

37854 
	#UART_USR1_RRDY_SHIFT
 (9U)

	)

37855 
	#UART_USR1_RRDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_RRDY_SHIFT
)Ë& 
UART_USR1_RRDY_MASK
)

	)

37856 
	#UART_USR1_FRAMERR_MASK
 (0x400U)

	)

37857 
	#UART_USR1_FRAMERR_SHIFT
 (10U)

	)

37858 
	#UART_USR1_FRAMERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_FRAMERR_SHIFT
)Ë& 
UART_USR1_FRAMERR_MASK
)

	)

37859 
	#UART_USR1_ESCF_MASK
 (0x800U)

	)

37860 
	#UART_USR1_ESCF_SHIFT
 (11U)

	)

37861 
	#UART_USR1_ESCF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_ESCF_SHIFT
)Ë& 
UART_USR1_ESCF_MASK
)

	)

37862 
	#UART_USR1_RTSD_MASK
 (0x1000U)

	)

37863 
	#UART_USR1_RTSD_SHIFT
 (12U)

	)

37864 
	#UART_USR1_RTSD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_RTSD_SHIFT
)Ë& 
UART_USR1_RTSD_MASK
)

	)

37865 
	#UART_USR1_TRDY_MASK
 (0x2000U)

	)

37866 
	#UART_USR1_TRDY_SHIFT
 (13U)

	)

37867 
	#UART_USR1_TRDY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_TRDY_SHIFT
)Ë& 
UART_USR1_TRDY_MASK
)

	)

37868 
	#UART_USR1_RTSS_MASK
 (0x4000U)

	)

37869 
	#UART_USR1_RTSS_SHIFT
 (14U)

	)

37870 
	#UART_USR1_RTSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_RTSS_SHIFT
)Ë& 
UART_USR1_RTSS_MASK
)

	)

37871 
	#UART_USR1_PARITYERR_MASK
 (0x8000U)

	)

37872 
	#UART_USR1_PARITYERR_SHIFT
 (15U)

	)

37873 
	#UART_USR1_PARITYERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR1_PARITYERR_SHIFT
)Ë& 
UART_USR1_PARITYERR_MASK
)

	)

37876 
	#UART_USR2_RDR_MASK
 (0x1U)

	)

37877 
	#UART_USR2_RDR_SHIFT
 (0U)

	)

37878 
	#UART_USR2_RDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_RDR_SHIFT
)Ë& 
UART_USR2_RDR_MASK
)

	)

37879 
	#UART_USR2_ORE_MASK
 (0x2U)

	)

37880 
	#UART_USR2_ORE_SHIFT
 (1U)

	)

37881 
	#UART_USR2_ORE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_ORE_SHIFT
)Ë& 
UART_USR2_ORE_MASK
)

	)

37882 
	#UART_USR2_BRCD_MASK
 (0x4U)

	)

37883 
	#UART_USR2_BRCD_SHIFT
 (2U)

	)

37884 
	#UART_USR2_BRCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_BRCD_SHIFT
)Ë& 
UART_USR2_BRCD_MASK
)

	)

37885 
	#UART_USR2_TXDC_MASK
 (0x8U)

	)

37886 
	#UART_USR2_TXDC_SHIFT
 (3U)

	)

37887 
	#UART_USR2_TXDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_TXDC_SHIFT
)Ë& 
UART_USR2_TXDC_MASK
)

	)

37888 
	#UART_USR2_RTSF_MASK
 (0x10U)

	)

37889 
	#UART_USR2_RTSF_SHIFT
 (4U)

	)

37890 
	#UART_USR2_RTSF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_RTSF_SHIFT
)Ë& 
UART_USR2_RTSF_MASK
)

	)

37891 
	#UART_USR2_DCDIN_MASK
 (0x20U)

	)

37892 
	#UART_USR2_DCDIN_SHIFT
 (5U)

	)

37893 
	#UART_USR2_DCDIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_DCDIN_SHIFT
)Ë& 
UART_USR2_DCDIN_MASK
)

	)

37894 
	#UART_USR2_DCDDELT_MASK
 (0x40U)

	)

37895 
	#UART_USR2_DCDDELT_SHIFT
 (6U)

	)

37896 
	#UART_USR2_DCDDELT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_DCDDELT_SHIFT
)Ë& 
UART_USR2_DCDDELT_MASK
)

	)

37897 
	#UART_USR2_WAKE_MASK
 (0x80U)

	)

37898 
	#UART_USR2_WAKE_SHIFT
 (7U)

	)

37899 
	#UART_USR2_WAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_WAKE_SHIFT
)Ë& 
UART_USR2_WAKE_MASK
)

	)

37900 
	#UART_USR2_IRINT_MASK
 (0x100U)

	)

37901 
	#UART_USR2_IRINT_SHIFT
 (8U)

	)

37902 
	#UART_USR2_IRINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_IRINT_SHIFT
)Ë& 
UART_USR2_IRINT_MASK
)

	)

37903 
	#UART_USR2_RIIN_MASK
 (0x200U)

	)

37904 
	#UART_USR2_RIIN_SHIFT
 (9U)

	)

37905 
	#UART_USR2_RIIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_RIIN_SHIFT
)Ë& 
UART_USR2_RIIN_MASK
)

	)

37906 
	#UART_USR2_RIDELT_MASK
 (0x400U)

	)

37907 
	#UART_USR2_RIDELT_SHIFT
 (10U)

	)

37908 
	#UART_USR2_RIDELT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_RIDELT_SHIFT
)Ë& 
UART_USR2_RIDELT_MASK
)

	)

37909 
	#UART_USR2_ACST_MASK
 (0x800U)

	)

37910 
	#UART_USR2_ACST_SHIFT
 (11U)

	)

37911 
	#UART_USR2_ACST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_ACST_SHIFT
)Ë& 
UART_USR2_ACST_MASK
)

	)

37912 
	#UART_USR2_IDLE_MASK
 (0x1000U)

	)

37913 
	#UART_USR2_IDLE_SHIFT
 (12U)

	)

37914 
	#UART_USR2_IDLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_IDLE_SHIFT
)Ë& 
UART_USR2_IDLE_MASK
)

	)

37915 
	#UART_USR2_DTRF_MASK
 (0x2000U)

	)

37916 
	#UART_USR2_DTRF_SHIFT
 (13U)

	)

37917 
	#UART_USR2_DTRF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_DTRF_SHIFT
)Ë& 
UART_USR2_DTRF_MASK
)

	)

37918 
	#UART_USR2_TXFE_MASK
 (0x4000U)

	)

37919 
	#UART_USR2_TXFE_SHIFT
 (14U)

	)

37920 
	#UART_USR2_TXFE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_TXFE_SHIFT
)Ë& 
UART_USR2_TXFE_MASK
)

	)

37921 
	#UART_USR2_ADET_MASK
 (0x8000U)

	)

37922 
	#UART_USR2_ADET_SHIFT
 (15U)

	)

37923 
	#UART_USR2_ADET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_USR2_ADET_SHIFT
)Ë& 
UART_USR2_ADET_MASK
)

	)

37926 
	#UART_UESC_ESC_CHAR_MASK
 (0xFFU)

	)

37927 
	#UART_UESC_ESC_CHAR_SHIFT
 (0U)

	)

37928 
	#UART_UESC_ESC_CHAR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UESC_ESC_CHAR_SHIFT
)Ë& 
UART_UESC_ESC_CHAR_MASK
)

	)

37931 
	#UART_UTIM_TIM_MASK
 (0xFFFU)

	)

37932 
	#UART_UTIM_TIM_SHIFT
 (0U)

	)

37933 
	#UART_UTIM_TIM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTIM_TIM_SHIFT
)Ë& 
UART_UTIM_TIM_MASK
)

	)

37936 
	#UART_UBIR_INC_MASK
 (0xFFFFU)

	)

37937 
	#UART_UBIR_INC_SHIFT
 (0U)

	)

37938 
	#UART_UBIR_INC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UBIR_INC_SHIFT
)Ë& 
UART_UBIR_INC_MASK
)

	)

37941 
	#UART_UBMR_MOD_MASK
 (0xFFFFU)

	)

37942 
	#UART_UBMR_MOD_SHIFT
 (0U)

	)

37943 
	#UART_UBMR_MOD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UBMR_MOD_SHIFT
)Ë& 
UART_UBMR_MOD_MASK
)

	)

37946 
	#UART_UBRC_BCNT_MASK
 (0xFFFFU)

	)

37947 
	#UART_UBRC_BCNT_SHIFT
 (0U)

	)

37948 
	#UART_UBRC_BCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UBRC_BCNT_SHIFT
)Ë& 
UART_UBRC_BCNT_MASK
)

	)

37951 
	#UART_ONEMS_ONEMS_MASK
 (0xFFFFFFU)

	)

37952 
	#UART_ONEMS_ONEMS_SHIFT
 (0U)

	)

37953 
	#UART_ONEMS_ONEMS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_ONEMS_ONEMS_SHIFT
)Ë& 
UART_ONEMS_ONEMS_MASK
)

	)

37956 
	#UART_UTS_SOFTRST_MASK
 (0x1U)

	)

37957 
	#UART_UTS_SOFTRST_SHIFT
 (0U)

	)

37958 
	#UART_UTS_SOFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_SOFTRST_SHIFT
)Ë& 
UART_UTS_SOFTRST_MASK
)

	)

37959 
	#UART_UTS_RXFULL_MASK
 (0x8U)

	)

37960 
	#UART_UTS_RXFULL_SHIFT
 (3U)

	)

37961 
	#UART_UTS_RXFULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_RXFULL_SHIFT
)Ë& 
UART_UTS_RXFULL_MASK
)

	)

37962 
	#UART_UTS_TXFULL_MASK
 (0x10U)

	)

37963 
	#UART_UTS_TXFULL_SHIFT
 (4U)

	)

37964 
	#UART_UTS_TXFULL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_TXFULL_SHIFT
)Ë& 
UART_UTS_TXFULL_MASK
)

	)

37965 
	#UART_UTS_RXEMPTY_MASK
 (0x20U)

	)

37966 
	#UART_UTS_RXEMPTY_SHIFT
 (5U)

	)

37967 
	#UART_UTS_RXEMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_RXEMPTY_SHIFT
)Ë& 
UART_UTS_RXEMPTY_MASK
)

	)

37968 
	#UART_UTS_TXEMPTY_MASK
 (0x40U)

	)

37969 
	#UART_UTS_TXEMPTY_SHIFT
 (6U)

	)

37970 
	#UART_UTS_TXEMPTY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_TXEMPTY_SHIFT
)Ë& 
UART_UTS_TXEMPTY_MASK
)

	)

37971 
	#UART_UTS_RXDBG_MASK
 (0x200U)

	)

37972 
	#UART_UTS_RXDBG_SHIFT
 (9U)

	)

37973 
	#UART_UTS_RXDBG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_RXDBG_SHIFT
)Ë& 
UART_UTS_RXDBG_MASK
)

	)

37974 
	#UART_UTS_LOOPIR_MASK
 (0x400U)

	)

37975 
	#UART_UTS_LOOPIR_SHIFT
 (10U)

	)

37976 
	#UART_UTS_LOOPIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_LOOPIR_SHIFT
)Ë& 
UART_UTS_LOOPIR_MASK
)

	)

37977 
	#UART_UTS_DBGEN_MASK
 (0x800U)

	)

37978 
	#UART_UTS_DBGEN_SHIFT
 (11U)

	)

37979 
	#UART_UTS_DBGEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_DBGEN_SHIFT
)Ë& 
UART_UTS_DBGEN_MASK
)

	)

37980 
	#UART_UTS_LOOP_MASK
 (0x1000U)

	)

37981 
	#UART_UTS_LOOP_SHIFT
 (12U)

	)

37982 
	#UART_UTS_LOOP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_LOOP_SHIFT
)Ë& 
UART_UTS_LOOP_MASK
)

	)

37983 
	#UART_UTS_FRCPERR_MASK
 (0x2000U)

	)

37984 
	#UART_UTS_FRCPERR_SHIFT
 (13U)

	)

37985 
	#UART_UTS_FRCPERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UTS_FRCPERR_SHIFT
)Ë& 
UART_UTS_FRCPERR_MASK
)

	)

37988 
	#UART_UMCR_MDEN_MASK
 (0x1U)

	)

37989 
	#UART_UMCR_MDEN_SHIFT
 (0U)

	)

37990 
	#UART_UMCR_MDEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UMCR_MDEN_SHIFT
)Ë& 
UART_UMCR_MDEN_MASK
)

	)

37991 
	#UART_UMCR_SLAM_MASK
 (0x2U)

	)

37992 
	#UART_UMCR_SLAM_SHIFT
 (1U)

	)

37993 
	#UART_UMCR_SLAM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UMCR_SLAM_SHIFT
)Ë& 
UART_UMCR_SLAM_MASK
)

	)

37994 
	#UART_UMCR_TXB8_MASK
 (0x4U)

	)

37995 
	#UART_UMCR_TXB8_SHIFT
 (2U)

	)

37996 
	#UART_UMCR_TXB8
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UMCR_TXB8_SHIFT
)Ë& 
UART_UMCR_TXB8_MASK
)

	)

37997 
	#UART_UMCR_SADEN_MASK
 (0x8U)

	)

37998 
	#UART_UMCR_SADEN_SHIFT
 (3U)

	)

37999 
	#UART_UMCR_SADEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UMCR_SADEN_SHIFT
)Ë& 
UART_UMCR_SADEN_MASK
)

	)

38000 
	#UART_UMCR_SLADDR_MASK
 (0xFF00U)

	)

38001 
	#UART_UMCR_SLADDR_SHIFT
 (8U)

	)

38002 
	#UART_UMCR_SLADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
UART_UMCR_SLADDR_SHIFT
)Ë& 
UART_UMCR_SLADDR_MASK
)

	)

38012 
	#UART1_BASE
 (0x2020000u)

	)

38014 
	#UART1
 ((
UART_Ty≥
 *)
UART1_BASE
)

	)

38016 
	#UART2_BASE
 (0x21E8000u)

	)

38018 
	#UART2
 ((
UART_Ty≥
 *)
UART2_BASE
)

	)

38020 
	#UART3_BASE
 (0x21EC000u)

	)

38022 
	#UART3
 ((
UART_Ty≥
 *)
UART3_BASE
)

	)

38024 
	#UART4_BASE
 (0x21F0000u)

	)

38026 
	#UART4
 ((
UART_Ty≥
 *)
UART4_BASE
)

	)

38028 
	#UART5_BASE
 (0x21F4000u)

	)

38030 
	#UART5
 ((
UART_Ty≥
 *)
UART5_BASE
)

	)

38032 
	#UART6_BASE
 (0x21FC000u)

	)

38034 
	#UART6
 ((
UART_Ty≥
 *)
UART6_BASE
)

	)

38036 
	#UART7_BASE
 (0x2018000u)

	)

38038 
	#UART7
 ((
UART_Ty≥
 *)
UART7_BASE
)

	)

38040 
	#UART8_BASE
 (0x2288000u)

	)

38042 
	#UART8
 ((
UART_Ty≥
 *)
UART8_BASE
)

	)

38044 
	#UART_BASE_ADDRS
 { 0u, 
UART1_BASE
, 
UART2_BASE
, 
UART3_BASE
, 
UART4_BASE
, 
UART5_BASE
, 
UART6_BASE
, 
UART7_BASE
, 
UART8_BASE
 }

	)

38046 
	#UART_BASE_PTRS
 { (
UART_Ty≥
 *)0u, 
UART1
, 
UART2
, 
UART3
, 
UART4
, 
UART5
, 
UART6
, 
UART7
, 
UART8
 }

	)

38048 
	#UART_IRQS
 { 
NŸAvaû_IRQn
, 
UART1_IRQn
, 
UART2_IRQn
, 
UART3_IRQn
, 
UART4_IRQn
, 
UART5_IRQn
, 
UART6_IRQn
, 
UART7_IRQn
, 
UART8_IRQn
 }

	)

38066 
__I
 
uöt32_t
 
	mID
;

38067 
__I
 
uöt32_t
 
	mHWGENERAL
;

38068 
__I
 
uöt32_t
 
	mHWHOST
;

38069 
__I
 
uöt32_t
 
	mHWDEVICE
;

38070 
__I
 
uöt32_t
 
	mHWTXBUF
;

38071 
__I
 
uöt32_t
 
	mHWRXBUF
;

38072 
uöt8_t
 
	mRESERVED_0
[104];

38073 
__IO
 
uöt32_t
 
	mGPTIMER0LD
;

38074 
__IO
 
uöt32_t
 
	mGPTIMER0CTRL
;

38075 
__IO
 
uöt32_t
 
	mGPTIMER1LD
;

38076 
__IO
 
uöt32_t
 
	mGPTIMER1CTRL
;

38077 
__IO
 
uöt32_t
 
	mSBUSCFG
;

38078 
uöt8_t
 
	mRESERVED_1
[108];

38079 
__I
 
uöt8_t
 
	mCAPLENGTH
;

38080 
uöt8_t
 
	mRESERVED_2
[1];

38081 
__I
 
uöt16_t
 
	mHCIVERSION
;

38082 
__I
 
uöt32_t
 
	mHCSPARAMS
;

38083 
__I
 
uöt32_t
 
	mHCCPARAMS
;

38084 
uöt8_t
 
	mRESERVED_3
[20];

38085 
__I
 
uöt16_t
 
	mDCIVERSION
;

38086 
uöt8_t
 
	mRESERVED_4
[2];

38087 
__I
 
uöt32_t
 
	mDCCPARAMS
;

38088 
uöt8_t
 
	mRESERVED_5
[24];

38089 
__IO
 
uöt32_t
 
	mUSBCMD
;

38090 
__IO
 
uöt32_t
 
	mUSBSTS
;

38091 
__IO
 
uöt32_t
 
	mUSBINTR
;

38092 
__IO
 
uöt32_t
 
	mFRINDEX
;

38093 
uöt8_t
 
	mRESERVED_6
[4];

38095 
__IO
 
uöt32_t
 
	mDEVICEADDR
;

38096 
__IO
 
uöt32_t
 
	mPERIODICLISTBASE
;

38099 
__IO
 
uöt32_t
 
	mASYNCLISTADDR
;

38100 
__IO
 
uöt32_t
 
	mENDPTLISTADDR
;

38102 
uöt8_t
 
	mRESERVED_7
[4];

38103 
__IO
 
uöt32_t
 
	mBURSTSIZE
;

38104 
__IO
 
uöt32_t
 
	mTXFILLTUNING
;

38105 
uöt8_t
 
	mRESERVED_8
[16];

38106 
__IO
 
uöt32_t
 
	mENDPTNAK
;

38107 
__IO
 
uöt32_t
 
	mENDPTNAKEN
;

38108 
__I
 
uöt32_t
 
	mCONFIGFLAG
;

38109 
__IO
 
uöt32_t
 
	mPORTSC1
;

38110 
uöt8_t
 
	mRESERVED_9
[28];

38111 
__IO
 
uöt32_t
 
	mOTGSC
;

38112 
__IO
 
uöt32_t
 
	mUSBMODE
;

38113 
__IO
 
uöt32_t
 
	mENDPTSETUPSTAT
;

38114 
__IO
 
uöt32_t
 
	mENDPTPRIME
;

38115 
__IO
 
uöt32_t
 
	mENDPTFLUSH
;

38116 
__I
 
uöt32_t
 
	mENDPTSTAT
;

38117 
__IO
 
uöt32_t
 
	mENDPTCOMPLETE
;

38118 
__IO
 
uöt32_t
 
	mENDPTCTRL0
;

38119 
__IO
 
uöt32_t
 
	mENDPTCTRL
[7];

38120 } 
	tUSB_Ty≥
;

38132 
	#USB_ID_ID_MASK
 (0x3FU)

	)

38133 
	#USB_ID_ID_SHIFT
 (0U)

	)

38134 
	#USB_ID_ID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ID_ID_SHIFT
)Ë& 
USB_ID_ID_MASK
)

	)

38135 
	#USB_ID_NID_MASK
 (0x3F00U)

	)

38136 
	#USB_ID_NID_SHIFT
 (8U)

	)

38137 
	#USB_ID_NID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ID_NID_SHIFT
)Ë& 
USB_ID_NID_MASK
)

	)

38138 
	#USB_ID_REVISION_MASK
 (0xFF0000U)

	)

38139 
	#USB_ID_REVISION_SHIFT
 (16U)

	)

38140 
	#USB_ID_REVISION
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ID_REVISION_SHIFT
)Ë& 
USB_ID_REVISION_MASK
)

	)

38143 
	#USB_HWGENERAL_PHYW_MASK
 (0x30U)

	)

38144 
	#USB_HWGENERAL_PHYW_SHIFT
 (4U)

	)

38145 
	#USB_HWGENERAL_PHYW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWGENERAL_PHYW_SHIFT
)Ë& 
USB_HWGENERAL_PHYW_MASK
)

	)

38146 
	#USB_HWGENERAL_PHYM_MASK
 (0x1C0U)

	)

38147 
	#USB_HWGENERAL_PHYM_SHIFT
 (6U)

	)

38148 
	#USB_HWGENERAL_PHYM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWGENERAL_PHYM_SHIFT
)Ë& 
USB_HWGENERAL_PHYM_MASK
)

	)

38149 
	#USB_HWGENERAL_SM_MASK
 (0x600U)

	)

38150 
	#USB_HWGENERAL_SM_SHIFT
 (9U)

	)

38151 
	#USB_HWGENERAL_SM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWGENERAL_SM_SHIFT
)Ë& 
USB_HWGENERAL_SM_MASK
)

	)

38154 
	#USB_HWHOST_HC_MASK
 (0x1U)

	)

38155 
	#USB_HWHOST_HC_SHIFT
 (0U)

	)

38156 
	#USB_HWHOST_HC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWHOST_HC_SHIFT
)Ë& 
USB_HWHOST_HC_MASK
)

	)

38157 
	#USB_HWHOST_NPORT_MASK
 (0xEU)

	)

38158 
	#USB_HWHOST_NPORT_SHIFT
 (1U)

	)

38159 
	#USB_HWHOST_NPORT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWHOST_NPORT_SHIFT
)Ë& 
USB_HWHOST_NPORT_MASK
)

	)

38162 
	#USB_HWDEVICE_DC_MASK
 (0x1U)

	)

38163 
	#USB_HWDEVICE_DC_SHIFT
 (0U)

	)

38164 
	#USB_HWDEVICE_DC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWDEVICE_DC_SHIFT
)Ë& 
USB_HWDEVICE_DC_MASK
)

	)

38165 
	#USB_HWDEVICE_DEVEP_MASK
 (0x3EU)

	)

38166 
	#USB_HWDEVICE_DEVEP_SHIFT
 (1U)

	)

38167 
	#USB_HWDEVICE_DEVEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWDEVICE_DEVEP_SHIFT
)Ë& 
USB_HWDEVICE_DEVEP_MASK
)

	)

38170 
	#USB_HWTXBUF_TXBURST_MASK
 (0xFFU)

	)

38171 
	#USB_HWTXBUF_TXBURST_SHIFT
 (0U)

	)

38172 
	#USB_HWTXBUF_TXBURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWTXBUF_TXBURST_SHIFT
)Ë& 
USB_HWTXBUF_TXBURST_MASK
)

	)

38173 
	#USB_HWTXBUF_TXCHANADD_MASK
 (0xFF0000U)

	)

38174 
	#USB_HWTXBUF_TXCHANADD_SHIFT
 (16U)

	)

38175 
	#USB_HWTXBUF_TXCHANADD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWTXBUF_TXCHANADD_SHIFT
)Ë& 
USB_HWTXBUF_TXCHANADD_MASK
)

	)

38178 
	#USB_HWRXBUF_RXBURST_MASK
 (0xFFU)

	)

38179 
	#USB_HWRXBUF_RXBURST_SHIFT
 (0U)

	)

38180 
	#USB_HWRXBUF_RXBURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWRXBUF_RXBURST_SHIFT
)Ë& 
USB_HWRXBUF_RXBURST_MASK
)

	)

38181 
	#USB_HWRXBUF_RXADD_MASK
 (0xFF00U)

	)

38182 
	#USB_HWRXBUF_RXADD_SHIFT
 (8U)

	)

38183 
	#USB_HWRXBUF_RXADD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HWRXBUF_RXADD_SHIFT
)Ë& 
USB_HWRXBUF_RXADD_MASK
)

	)

38186 
	#USB_GPTIMER0LD_GPTLD_MASK
 (0xFFFFFFU)

	)

38187 
	#USB_GPTIMER0LD_GPTLD_SHIFT
 (0U)

	)

38188 
	#USB_GPTIMER0LD_GPTLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER0LD_GPTLD_SHIFT
)Ë& 
USB_GPTIMER0LD_GPTLD_MASK
)

	)

38191 
	#USB_GPTIMER0CTRL_GPTCNT_MASK
 (0xFFFFFFU)

	)

38192 
	#USB_GPTIMER0CTRL_GPTCNT_SHIFT
 (0U)

	)

38193 
	#USB_GPTIMER0CTRL_GPTCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER0CTRL_GPTCNT_SHIFT
)Ë& 
USB_GPTIMER0CTRL_GPTCNT_MASK
)

	)

38194 
	#USB_GPTIMER0CTRL_GPTMODE_MASK
 (0x1000000U)

	)

38195 
	#USB_GPTIMER0CTRL_GPTMODE_SHIFT
 (24U)

	)

38196 
	#USB_GPTIMER0CTRL_GPTMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER0CTRL_GPTMODE_SHIFT
)Ë& 
USB_GPTIMER0CTRL_GPTMODE_MASK
)

	)

38197 
	#USB_GPTIMER0CTRL_GPTRST_MASK
 (0x40000000U)

	)

38198 
	#USB_GPTIMER0CTRL_GPTRST_SHIFT
 (30U)

	)

38199 
	#USB_GPTIMER0CTRL_GPTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER0CTRL_GPTRST_SHIFT
)Ë& 
USB_GPTIMER0CTRL_GPTRST_MASK
)

	)

38200 
	#USB_GPTIMER0CTRL_GPTRUN_MASK
 (0x80000000U)

	)

38201 
	#USB_GPTIMER0CTRL_GPTRUN_SHIFT
 (31U)

	)

38202 
	#USB_GPTIMER0CTRL_GPTRUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER0CTRL_GPTRUN_SHIFT
)Ë& 
USB_GPTIMER0CTRL_GPTRUN_MASK
)

	)

38205 
	#USB_GPTIMER1LD_GPTLD_MASK
 (0xFFFFFFU)

	)

38206 
	#USB_GPTIMER1LD_GPTLD_SHIFT
 (0U)

	)

38207 
	#USB_GPTIMER1LD_GPTLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER1LD_GPTLD_SHIFT
)Ë& 
USB_GPTIMER1LD_GPTLD_MASK
)

	)

38210 
	#USB_GPTIMER1CTRL_GPTCNT_MASK
 (0xFFFFFFU)

	)

38211 
	#USB_GPTIMER1CTRL_GPTCNT_SHIFT
 (0U)

	)

38212 
	#USB_GPTIMER1CTRL_GPTCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER1CTRL_GPTCNT_SHIFT
)Ë& 
USB_GPTIMER1CTRL_GPTCNT_MASK
)

	)

38213 
	#USB_GPTIMER1CTRL_GPTMODE_MASK
 (0x1000000U)

	)

38214 
	#USB_GPTIMER1CTRL_GPTMODE_SHIFT
 (24U)

	)

38215 
	#USB_GPTIMER1CTRL_GPTMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER1CTRL_GPTMODE_SHIFT
)Ë& 
USB_GPTIMER1CTRL_GPTMODE_MASK
)

	)

38216 
	#USB_GPTIMER1CTRL_GPTRST_MASK
 (0x40000000U)

	)

38217 
	#USB_GPTIMER1CTRL_GPTRST_SHIFT
 (30U)

	)

38218 
	#USB_GPTIMER1CTRL_GPTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER1CTRL_GPTRST_SHIFT
)Ë& 
USB_GPTIMER1CTRL_GPTRST_MASK
)

	)

38219 
	#USB_GPTIMER1CTRL_GPTRUN_MASK
 (0x80000000U)

	)

38220 
	#USB_GPTIMER1CTRL_GPTRUN_SHIFT
 (31U)

	)

38221 
	#USB_GPTIMER1CTRL_GPTRUN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_GPTIMER1CTRL_GPTRUN_SHIFT
)Ë& 
USB_GPTIMER1CTRL_GPTRUN_MASK
)

	)

38224 
	#USB_SBUSCFG_AHBBRST_MASK
 (0x7U)

	)

38225 
	#USB_SBUSCFG_AHBBRST_SHIFT
 (0U)

	)

38226 
	#USB_SBUSCFG_AHBBRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_SBUSCFG_AHBBRST_SHIFT
)Ë& 
USB_SBUSCFG_AHBBRST_MASK
)

	)

38229 
	#USB_CAPLENGTH_CAPLENGTH_MASK
 (0xFFU)

	)

38230 
	#USB_CAPLENGTH_CAPLENGTH_SHIFT
 (0U)

	)

38231 
	#USB_CAPLENGTH_CAPLENGTH
(
x
Ë(((
uöt8_t
)(((uöt8_t)(x)Ë<< 
USB_CAPLENGTH_CAPLENGTH_SHIFT
)Ë& 
USB_CAPLENGTH_CAPLENGTH_MASK
)

	)

38234 
	#USB_HCIVERSION_HCIVERSION_MASK
 (0xFFFFU)

	)

38235 
	#USB_HCIVERSION_HCIVERSION_SHIFT
 (0U)

	)

38236 
	#USB_HCIVERSION_HCIVERSION
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
USB_HCIVERSION_HCIVERSION_SHIFT
)Ë& 
USB_HCIVERSION_HCIVERSION_MASK
)

	)

38239 
	#USB_HCSPARAMS_N_PORTS_MASK
 (0xFU)

	)

38240 
	#USB_HCSPARAMS_N_PORTS_SHIFT
 (0U)

	)

38241 
	#USB_HCSPARAMS_N_PORTS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_N_PORTS_SHIFT
)Ë& 
USB_HCSPARAMS_N_PORTS_MASK
)

	)

38242 
	#USB_HCSPARAMS_PPC_MASK
 (0x10U)

	)

38243 
	#USB_HCSPARAMS_PPC_SHIFT
 (4U)

	)

38244 
	#USB_HCSPARAMS_PPC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_PPC_SHIFT
)Ë& 
USB_HCSPARAMS_PPC_MASK
)

	)

38245 
	#USB_HCSPARAMS_N_PCC_MASK
 (0xF00U)

	)

38246 
	#USB_HCSPARAMS_N_PCC_SHIFT
 (8U)

	)

38247 
	#USB_HCSPARAMS_N_PCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_N_PCC_SHIFT
)Ë& 
USB_HCSPARAMS_N_PCC_MASK
)

	)

38248 
	#USB_HCSPARAMS_N_CC_MASK
 (0xF000U)

	)

38249 
	#USB_HCSPARAMS_N_CC_SHIFT
 (12U)

	)

38250 
	#USB_HCSPARAMS_N_CC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_N_CC_SHIFT
)Ë& 
USB_HCSPARAMS_N_CC_MASK
)

	)

38251 
	#USB_HCSPARAMS_PI_MASK
 (0x10000U)

	)

38252 
	#USB_HCSPARAMS_PI_SHIFT
 (16U)

	)

38253 
	#USB_HCSPARAMS_PI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_PI_SHIFT
)Ë& 
USB_HCSPARAMS_PI_MASK
)

	)

38254 
	#USB_HCSPARAMS_N_PTT_MASK
 (0xF00000U)

	)

38255 
	#USB_HCSPARAMS_N_PTT_SHIFT
 (20U)

	)

38256 
	#USB_HCSPARAMS_N_PTT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_N_PTT_SHIFT
)Ë& 
USB_HCSPARAMS_N_PTT_MASK
)

	)

38257 
	#USB_HCSPARAMS_N_TT_MASK
 (0xF000000U)

	)

38258 
	#USB_HCSPARAMS_N_TT_SHIFT
 (24U)

	)

38259 
	#USB_HCSPARAMS_N_TT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCSPARAMS_N_TT_SHIFT
)Ë& 
USB_HCSPARAMS_N_TT_MASK
)

	)

38262 
	#USB_HCCPARAMS_ADC_MASK
 (0x1U)

	)

38263 
	#USB_HCCPARAMS_ADC_SHIFT
 (0U)

	)

38264 
	#USB_HCCPARAMS_ADC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCCPARAMS_ADC_SHIFT
)Ë& 
USB_HCCPARAMS_ADC_MASK
)

	)

38265 
	#USB_HCCPARAMS_PFL_MASK
 (0x2U)

	)

38266 
	#USB_HCCPARAMS_PFL_SHIFT
 (1U)

	)

38267 
	#USB_HCCPARAMS_PFL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCCPARAMS_PFL_SHIFT
)Ë& 
USB_HCCPARAMS_PFL_MASK
)

	)

38268 
	#USB_HCCPARAMS_ASP_MASK
 (0x4U)

	)

38269 
	#USB_HCCPARAMS_ASP_SHIFT
 (2U)

	)

38270 
	#USB_HCCPARAMS_ASP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCCPARAMS_ASP_SHIFT
)Ë& 
USB_HCCPARAMS_ASP_MASK
)

	)

38271 
	#USB_HCCPARAMS_IST_MASK
 (0xF0U)

	)

38272 
	#USB_HCCPARAMS_IST_SHIFT
 (4U)

	)

38273 
	#USB_HCCPARAMS_IST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCCPARAMS_IST_SHIFT
)Ë& 
USB_HCCPARAMS_IST_MASK
)

	)

38274 
	#USB_HCCPARAMS_EECP_MASK
 (0xFF00U)

	)

38275 
	#USB_HCCPARAMS_EECP_SHIFT
 (8U)

	)

38276 
	#USB_HCCPARAMS_EECP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_HCCPARAMS_EECP_SHIFT
)Ë& 
USB_HCCPARAMS_EECP_MASK
)

	)

38279 
	#USB_DCIVERSION_DCIVERSION_MASK
 (0xFFFFU)

	)

38280 
	#USB_DCIVERSION_DCIVERSION_SHIFT
 (0U)

	)

38281 
	#USB_DCIVERSION_DCIVERSION
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
USB_DCIVERSION_DCIVERSION_SHIFT
)Ë& 
USB_DCIVERSION_DCIVERSION_MASK
)

	)

38284 
	#USB_DCCPARAMS_DEN_MASK
 (0x1FU)

	)

38285 
	#USB_DCCPARAMS_DEN_SHIFT
 (0U)

	)

38286 
	#USB_DCCPARAMS_DEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_DCCPARAMS_DEN_SHIFT
)Ë& 
USB_DCCPARAMS_DEN_MASK
)

	)

38287 
	#USB_DCCPARAMS_DC_MASK
 (0x80U)

	)

38288 
	#USB_DCCPARAMS_DC_SHIFT
 (7U)

	)

38289 
	#USB_DCCPARAMS_DC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_DCCPARAMS_DC_SHIFT
)Ë& 
USB_DCCPARAMS_DC_MASK
)

	)

38290 
	#USB_DCCPARAMS_HC_MASK
 (0x100U)

	)

38291 
	#USB_DCCPARAMS_HC_SHIFT
 (8U)

	)

38292 
	#USB_DCCPARAMS_HC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_DCCPARAMS_HC_SHIFT
)Ë& 
USB_DCCPARAMS_HC_MASK
)

	)

38295 
	#USB_USBCMD_RS_MASK
 (0x1U)

	)

38296 
	#USB_USBCMD_RS_SHIFT
 (0U)

	)

38297 
	#USB_USBCMD_RS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_RS_SHIFT
)Ë& 
USB_USBCMD_RS_MASK
)

	)

38298 
	#USB_USBCMD_RST_MASK
 (0x2U)

	)

38299 
	#USB_USBCMD_RST_SHIFT
 (1U)

	)

38300 
	#USB_USBCMD_RST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_RST_SHIFT
)Ë& 
USB_USBCMD_RST_MASK
)

	)

38301 
	#USB_USBCMD_FS_1_MASK
 (0xCU)

	)

38302 
	#USB_USBCMD_FS_1_SHIFT
 (2U)

	)

38303 
	#USB_USBCMD_FS_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_FS_1_SHIFT
)Ë& 
USB_USBCMD_FS_1_MASK
)

	)

38304 
	#USB_USBCMD_PSE_MASK
 (0x10U)

	)

38305 
	#USB_USBCMD_PSE_SHIFT
 (4U)

	)

38306 
	#USB_USBCMD_PSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_PSE_SHIFT
)Ë& 
USB_USBCMD_PSE_MASK
)

	)

38307 
	#USB_USBCMD_ASE_MASK
 (0x20U)

	)

38308 
	#USB_USBCMD_ASE_SHIFT
 (5U)

	)

38309 
	#USB_USBCMD_ASE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_ASE_SHIFT
)Ë& 
USB_USBCMD_ASE_MASK
)

	)

38310 
	#USB_USBCMD_IAA_MASK
 (0x40U)

	)

38311 
	#USB_USBCMD_IAA_SHIFT
 (6U)

	)

38312 
	#USB_USBCMD_IAA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_IAA_SHIFT
)Ë& 
USB_USBCMD_IAA_MASK
)

	)

38313 
	#USB_USBCMD_ASP_MASK
 (0x300U)

	)

38314 
	#USB_USBCMD_ASP_SHIFT
 (8U)

	)

38315 
	#USB_USBCMD_ASP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_ASP_SHIFT
)Ë& 
USB_USBCMD_ASP_MASK
)

	)

38316 
	#USB_USBCMD_ASPE_MASK
 (0x800U)

	)

38317 
	#USB_USBCMD_ASPE_SHIFT
 (11U)

	)

38318 
	#USB_USBCMD_ASPE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_ASPE_SHIFT
)Ë& 
USB_USBCMD_ASPE_MASK
)

	)

38319 
	#USB_USBCMD_ATDTW_MASK
 (0x1000U)

	)

38320 
	#USB_USBCMD_ATDTW_SHIFT
 (12U)

	)

38321 
	#USB_USBCMD_ATDTW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_ATDTW_SHIFT
)Ë& 
USB_USBCMD_ATDTW_MASK
)

	)

38322 
	#USB_USBCMD_SUTW_MASK
 (0x2000U)

	)

38323 
	#USB_USBCMD_SUTW_SHIFT
 (13U)

	)

38324 
	#USB_USBCMD_SUTW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_SUTW_SHIFT
)Ë& 
USB_USBCMD_SUTW_MASK
)

	)

38325 
	#USB_USBCMD_FS_2_MASK
 (0x8000U)

	)

38326 
	#USB_USBCMD_FS_2_SHIFT
 (15U)

	)

38327 
	#USB_USBCMD_FS_2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_FS_2_SHIFT
)Ë& 
USB_USBCMD_FS_2_MASK
)

	)

38328 
	#USB_USBCMD_ITC_MASK
 (0xFF0000U)

	)

38329 
	#USB_USBCMD_ITC_SHIFT
 (16U)

	)

38330 
	#USB_USBCMD_ITC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBCMD_ITC_SHIFT
)Ë& 
USB_USBCMD_ITC_MASK
)

	)

38333 
	#USB_USBSTS_UI_MASK
 (0x1U)

	)

38334 
	#USB_USBSTS_UI_SHIFT
 (0U)

	)

38335 
	#USB_USBSTS_UI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_UI_SHIFT
)Ë& 
USB_USBSTS_UI_MASK
)

	)

38336 
	#USB_USBSTS_UEI_MASK
 (0x2U)

	)

38337 
	#USB_USBSTS_UEI_SHIFT
 (1U)

	)

38338 
	#USB_USBSTS_UEI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_UEI_SHIFT
)Ë& 
USB_USBSTS_UEI_MASK
)

	)

38339 
	#USB_USBSTS_PCI_MASK
 (0x4U)

	)

38340 
	#USB_USBSTS_PCI_SHIFT
 (2U)

	)

38341 
	#USB_USBSTS_PCI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_PCI_SHIFT
)Ë& 
USB_USBSTS_PCI_MASK
)

	)

38342 
	#USB_USBSTS_FRI_MASK
 (0x8U)

	)

38343 
	#USB_USBSTS_FRI_SHIFT
 (3U)

	)

38344 
	#USB_USBSTS_FRI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_FRI_SHIFT
)Ë& 
USB_USBSTS_FRI_MASK
)

	)

38345 
	#USB_USBSTS_SEI_MASK
 (0x10U)

	)

38346 
	#USB_USBSTS_SEI_SHIFT
 (4U)

	)

38347 
	#USB_USBSTS_SEI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_SEI_SHIFT
)Ë& 
USB_USBSTS_SEI_MASK
)

	)

38348 
	#USB_USBSTS_AAI_MASK
 (0x20U)

	)

38349 
	#USB_USBSTS_AAI_SHIFT
 (5U)

	)

38350 
	#USB_USBSTS_AAI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_AAI_SHIFT
)Ë& 
USB_USBSTS_AAI_MASK
)

	)

38351 
	#USB_USBSTS_URI_MASK
 (0x40U)

	)

38352 
	#USB_USBSTS_URI_SHIFT
 (6U)

	)

38353 
	#USB_USBSTS_URI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_URI_SHIFT
)Ë& 
USB_USBSTS_URI_MASK
)

	)

38354 
	#USB_USBSTS_SRI_MASK
 (0x80U)

	)

38355 
	#USB_USBSTS_SRI_SHIFT
 (7U)

	)

38356 
	#USB_USBSTS_SRI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_SRI_SHIFT
)Ë& 
USB_USBSTS_SRI_MASK
)

	)

38357 
	#USB_USBSTS_SLI_MASK
 (0x100U)

	)

38358 
	#USB_USBSTS_SLI_SHIFT
 (8U)

	)

38359 
	#USB_USBSTS_SLI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_SLI_SHIFT
)Ë& 
USB_USBSTS_SLI_MASK
)

	)

38360 
	#USB_USBSTS_ULPII_MASK
 (0x400U)

	)

38361 
	#USB_USBSTS_ULPII_SHIFT
 (10U)

	)

38362 
	#USB_USBSTS_ULPII
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_ULPII_SHIFT
)Ë& 
USB_USBSTS_ULPII_MASK
)

	)

38363 
	#USB_USBSTS_HCH_MASK
 (0x1000U)

	)

38364 
	#USB_USBSTS_HCH_SHIFT
 (12U)

	)

38365 
	#USB_USBSTS_HCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_HCH_SHIFT
)Ë& 
USB_USBSTS_HCH_MASK
)

	)

38366 
	#USB_USBSTS_RCL_MASK
 (0x2000U)

	)

38367 
	#USB_USBSTS_RCL_SHIFT
 (13U)

	)

38368 
	#USB_USBSTS_RCL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_RCL_SHIFT
)Ë& 
USB_USBSTS_RCL_MASK
)

	)

38369 
	#USB_USBSTS_PS_MASK
 (0x4000U)

	)

38370 
	#USB_USBSTS_PS_SHIFT
 (14U)

	)

38371 
	#USB_USBSTS_PS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_PS_SHIFT
)Ë& 
USB_USBSTS_PS_MASK
)

	)

38372 
	#USB_USBSTS_AS_MASK
 (0x8000U)

	)

38373 
	#USB_USBSTS_AS_SHIFT
 (15U)

	)

38374 
	#USB_USBSTS_AS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_AS_SHIFT
)Ë& 
USB_USBSTS_AS_MASK
)

	)

38375 
	#USB_USBSTS_NAKI_MASK
 (0x10000U)

	)

38376 
	#USB_USBSTS_NAKI_SHIFT
 (16U)

	)

38377 
	#USB_USBSTS_NAKI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_NAKI_SHIFT
)Ë& 
USB_USBSTS_NAKI_MASK
)

	)

38378 
	#USB_USBSTS_TI0_MASK
 (0x1000000U)

	)

38379 
	#USB_USBSTS_TI0_SHIFT
 (24U)

	)

38380 
	#USB_USBSTS_TI0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_TI0_SHIFT
)Ë& 
USB_USBSTS_TI0_MASK
)

	)

38381 
	#USB_USBSTS_TI1_MASK
 (0x2000000U)

	)

38382 
	#USB_USBSTS_TI1_SHIFT
 (25U)

	)

38383 
	#USB_USBSTS_TI1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBSTS_TI1_SHIFT
)Ë& 
USB_USBSTS_TI1_MASK
)

	)

38386 
	#USB_USBINTR_UE_MASK
 (0x1U)

	)

38387 
	#USB_USBINTR_UE_SHIFT
 (0U)

	)

38388 
	#USB_USBINTR_UE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_UE_SHIFT
)Ë& 
USB_USBINTR_UE_MASK
)

	)

38389 
	#USB_USBINTR_UEE_MASK
 (0x2U)

	)

38390 
	#USB_USBINTR_UEE_SHIFT
 (1U)

	)

38391 
	#USB_USBINTR_UEE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_UEE_SHIFT
)Ë& 
USB_USBINTR_UEE_MASK
)

	)

38392 
	#USB_USBINTR_PCE_MASK
 (0x4U)

	)

38393 
	#USB_USBINTR_PCE_SHIFT
 (2U)

	)

38394 
	#USB_USBINTR_PCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_PCE_SHIFT
)Ë& 
USB_USBINTR_PCE_MASK
)

	)

38395 
	#USB_USBINTR_FRE_MASK
 (0x8U)

	)

38396 
	#USB_USBINTR_FRE_SHIFT
 (3U)

	)

38397 
	#USB_USBINTR_FRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_FRE_SHIFT
)Ë& 
USB_USBINTR_FRE_MASK
)

	)

38398 
	#USB_USBINTR_SEE_MASK
 (0x10U)

	)

38399 
	#USB_USBINTR_SEE_SHIFT
 (4U)

	)

38400 
	#USB_USBINTR_SEE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_SEE_SHIFT
)Ë& 
USB_USBINTR_SEE_MASK
)

	)

38401 
	#USB_USBINTR_AAE_MASK
 (0x20U)

	)

38402 
	#USB_USBINTR_AAE_SHIFT
 (5U)

	)

38403 
	#USB_USBINTR_AAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_AAE_SHIFT
)Ë& 
USB_USBINTR_AAE_MASK
)

	)

38404 
	#USB_USBINTR_URE_MASK
 (0x40U)

	)

38405 
	#USB_USBINTR_URE_SHIFT
 (6U)

	)

38406 
	#USB_USBINTR_URE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_URE_SHIFT
)Ë& 
USB_USBINTR_URE_MASK
)

	)

38407 
	#USB_USBINTR_SRE_MASK
 (0x80U)

	)

38408 
	#USB_USBINTR_SRE_SHIFT
 (7U)

	)

38409 
	#USB_USBINTR_SRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_SRE_SHIFT
)Ë& 
USB_USBINTR_SRE_MASK
)

	)

38410 
	#USB_USBINTR_SLE_MASK
 (0x100U)

	)

38411 
	#USB_USBINTR_SLE_SHIFT
 (8U)

	)

38412 
	#USB_USBINTR_SLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_SLE_SHIFT
)Ë& 
USB_USBINTR_SLE_MASK
)

	)

38413 
	#USB_USBINTR_ULPIE_MASK
 (0x400U)

	)

38414 
	#USB_USBINTR_ULPIE_SHIFT
 (10U)

	)

38415 
	#USB_USBINTR_ULPIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_ULPIE_SHIFT
)Ë& 
USB_USBINTR_ULPIE_MASK
)

	)

38416 
	#USB_USBINTR_NAKE_MASK
 (0x10000U)

	)

38417 
	#USB_USBINTR_NAKE_SHIFT
 (16U)

	)

38418 
	#USB_USBINTR_NAKE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_NAKE_SHIFT
)Ë& 
USB_USBINTR_NAKE_MASK
)

	)

38419 
	#USB_USBINTR_UAIE_MASK
 (0x40000U)

	)

38420 
	#USB_USBINTR_UAIE_SHIFT
 (18U)

	)

38421 
	#USB_USBINTR_UAIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_UAIE_SHIFT
)Ë& 
USB_USBINTR_UAIE_MASK
)

	)

38422 
	#USB_USBINTR_UPIE_MASK
 (0x80000U)

	)

38423 
	#USB_USBINTR_UPIE_SHIFT
 (19U)

	)

38424 
	#USB_USBINTR_UPIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_UPIE_SHIFT
)Ë& 
USB_USBINTR_UPIE_MASK
)

	)

38425 
	#USB_USBINTR_TIE0_MASK
 (0x1000000U)

	)

38426 
	#USB_USBINTR_TIE0_SHIFT
 (24U)

	)

38427 
	#USB_USBINTR_TIE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_TIE0_SHIFT
)Ë& 
USB_USBINTR_TIE0_MASK
)

	)

38428 
	#USB_USBINTR_TIE1_MASK
 (0x2000000U)

	)

38429 
	#USB_USBINTR_TIE1_SHIFT
 (25U)

	)

38430 
	#USB_USBINTR_TIE1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBINTR_TIE1_SHIFT
)Ë& 
USB_USBINTR_TIE1_MASK
)

	)

38433 
	#USB_FRINDEX_FRINDEX_MASK
 (0x3FFFU)

	)

38434 
	#USB_FRINDEX_FRINDEX_SHIFT
 (0U)

	)

38435 
	#USB_FRINDEX_FRINDEX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_FRINDEX_FRINDEX_SHIFT
)Ë& 
USB_FRINDEX_FRINDEX_MASK
)

	)

38438 
	#USB_DEVICEADDR_USBADRA_MASK
 (0x1000000U)

	)

38439 
	#USB_DEVICEADDR_USBADRA_SHIFT
 (24U)

	)

38440 
	#USB_DEVICEADDR_USBADRA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_DEVICEADDR_USBADRA_SHIFT
)Ë& 
USB_DEVICEADDR_USBADRA_MASK
)

	)

38441 
	#USB_DEVICEADDR_USBADR_MASK
 (0xFE000000U)

	)

38442 
	#USB_DEVICEADDR_USBADR_SHIFT
 (25U)

	)

38443 
	#USB_DEVICEADDR_USBADR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_DEVICEADDR_USBADR_SHIFT
)Ë& 
USB_DEVICEADDR_USBADR_MASK
)

	)

38446 
	#USB_PERIODICLISTBASE_BASEADR_MASK
 (0xFFFFF000U)

	)

38447 
	#USB_PERIODICLISTBASE_BASEADR_SHIFT
 (12U)

	)

38448 
	#USB_PERIODICLISTBASE_BASEADR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PERIODICLISTBASE_BASEADR_SHIFT
)Ë& 
USB_PERIODICLISTBASE_BASEADR_MASK
)

	)

38451 
	#USB_ASYNCLISTADDR_ASYBASE_MASK
 (0xFFFFFFE0U)

	)

38452 
	#USB_ASYNCLISTADDR_ASYBASE_SHIFT
 (5U)

	)

38453 
	#USB_ASYNCLISTADDR_ASYBASE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ASYNCLISTADDR_ASYBASE_SHIFT
)Ë& 
USB_ASYNCLISTADDR_ASYBASE_MASK
)

	)

38456 
	#USB_ENDPTLISTADDR_EPBASE_MASK
 (0xFFFFF800U)

	)

38457 
	#USB_ENDPTLISTADDR_EPBASE_SHIFT
 (11U)

	)

38458 
	#USB_ENDPTLISTADDR_EPBASE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTLISTADDR_EPBASE_SHIFT
)Ë& 
USB_ENDPTLISTADDR_EPBASE_MASK
)

	)

38461 
	#USB_BURSTSIZE_RXPBURST_MASK
 (0xFFU)

	)

38462 
	#USB_BURSTSIZE_RXPBURST_SHIFT
 (0U)

	)

38463 
	#USB_BURSTSIZE_RXPBURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_BURSTSIZE_RXPBURST_SHIFT
)Ë& 
USB_BURSTSIZE_RXPBURST_MASK
)

	)

38464 
	#USB_BURSTSIZE_TXPBURST_MASK
 (0x1FF00U)

	)

38465 
	#USB_BURSTSIZE_TXPBURST_SHIFT
 (8U)

	)

38466 
	#USB_BURSTSIZE_TXPBURST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_BURSTSIZE_TXPBURST_SHIFT
)Ë& 
USB_BURSTSIZE_TXPBURST_MASK
)

	)

38469 
	#USB_TXFILLTUNING_TXSCHOH_MASK
 (0xFFU)

	)

38470 
	#USB_TXFILLTUNING_TXSCHOH_SHIFT
 (0U)

	)

38471 
	#USB_TXFILLTUNING_TXSCHOH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_TXFILLTUNING_TXSCHOH_SHIFT
)Ë& 
USB_TXFILLTUNING_TXSCHOH_MASK
)

	)

38472 
	#USB_TXFILLTUNING_TXSCHHEALTH_MASK
 (0x1F00U)

	)

38473 
	#USB_TXFILLTUNING_TXSCHHEALTH_SHIFT
 (8U)

	)

38474 
	#USB_TXFILLTUNING_TXSCHHEALTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_TXFILLTUNING_TXSCHHEALTH_SHIFT
)Ë& 
USB_TXFILLTUNING_TXSCHHEALTH_MASK
)

	)

38475 
	#USB_TXFILLTUNING_TXFIFOTHRES_MASK
 (0x3F0000U)

	)

38476 
	#USB_TXFILLTUNING_TXFIFOTHRES_SHIFT
 (16U)

	)

38477 
	#USB_TXFILLTUNING_TXFIFOTHRES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_TXFILLTUNING_TXFIFOTHRES_SHIFT
)Ë& 
USB_TXFILLTUNING_TXFIFOTHRES_MASK
)

	)

38480 
	#USB_ENDPTNAK_EPRN_MASK
 (0xFFU)

	)

38481 
	#USB_ENDPTNAK_EPRN_SHIFT
 (0U)

	)

38482 
	#USB_ENDPTNAK_EPRN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTNAK_EPRN_SHIFT
)Ë& 
USB_ENDPTNAK_EPRN_MASK
)

	)

38483 
	#USB_ENDPTNAK_EPTN_MASK
 (0xFF0000U)

	)

38484 
	#USB_ENDPTNAK_EPTN_SHIFT
 (16U)

	)

38485 
	#USB_ENDPTNAK_EPTN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTNAK_EPTN_SHIFT
)Ë& 
USB_ENDPTNAK_EPTN_MASK
)

	)

38488 
	#USB_ENDPTNAKEN_EPRNE_MASK
 (0xFFU)

	)

38489 
	#USB_ENDPTNAKEN_EPRNE_SHIFT
 (0U)

	)

38490 
	#USB_ENDPTNAKEN_EPRNE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTNAKEN_EPRNE_SHIFT
)Ë& 
USB_ENDPTNAKEN_EPRNE_MASK
)

	)

38491 
	#USB_ENDPTNAKEN_EPTNE_MASK
 (0xFF0000U)

	)

38492 
	#USB_ENDPTNAKEN_EPTNE_SHIFT
 (16U)

	)

38493 
	#USB_ENDPTNAKEN_EPTNE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTNAKEN_EPTNE_SHIFT
)Ë& 
USB_ENDPTNAKEN_EPTNE_MASK
)

	)

38496 
	#USB_CONFIGFLAG_CF_MASK
 (0x1U)

	)

38497 
	#USB_CONFIGFLAG_CF_SHIFT
 (0U)

	)

38498 
	#USB_CONFIGFLAG_CF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_CONFIGFLAG_CF_SHIFT
)Ë& 
USB_CONFIGFLAG_CF_MASK
)

	)

38501 
	#USB_PORTSC1_CCS_MASK
 (0x1U)

	)

38502 
	#USB_PORTSC1_CCS_SHIFT
 (0U)

	)

38503 
	#USB_PORTSC1_CCS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_CCS_SHIFT
)Ë& 
USB_PORTSC1_CCS_MASK
)

	)

38504 
	#USB_PORTSC1_CSC_MASK
 (0x2U)

	)

38505 
	#USB_PORTSC1_CSC_SHIFT
 (1U)

	)

38506 
	#USB_PORTSC1_CSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_CSC_SHIFT
)Ë& 
USB_PORTSC1_CSC_MASK
)

	)

38507 
	#USB_PORTSC1_PE_MASK
 (0x4U)

	)

38508 
	#USB_PORTSC1_PE_SHIFT
 (2U)

	)

38509 
	#USB_PORTSC1_PE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PE_SHIFT
)Ë& 
USB_PORTSC1_PE_MASK
)

	)

38510 
	#USB_PORTSC1_PEC_MASK
 (0x8U)

	)

38511 
	#USB_PORTSC1_PEC_SHIFT
 (3U)

	)

38512 
	#USB_PORTSC1_PEC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PEC_SHIFT
)Ë& 
USB_PORTSC1_PEC_MASK
)

	)

38513 
	#USB_PORTSC1_OCA_MASK
 (0x10U)

	)

38514 
	#USB_PORTSC1_OCA_SHIFT
 (4U)

	)

38515 
	#USB_PORTSC1_OCA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_OCA_SHIFT
)Ë& 
USB_PORTSC1_OCA_MASK
)

	)

38516 
	#USB_PORTSC1_OCC_MASK
 (0x20U)

	)

38517 
	#USB_PORTSC1_OCC_SHIFT
 (5U)

	)

38518 
	#USB_PORTSC1_OCC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_OCC_SHIFT
)Ë& 
USB_PORTSC1_OCC_MASK
)

	)

38519 
	#USB_PORTSC1_FPR_MASK
 (0x40U)

	)

38520 
	#USB_PORTSC1_FPR_SHIFT
 (6U)

	)

38521 
	#USB_PORTSC1_FPR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_FPR_SHIFT
)Ë& 
USB_PORTSC1_FPR_MASK
)

	)

38522 
	#USB_PORTSC1_SUSP_MASK
 (0x80U)

	)

38523 
	#USB_PORTSC1_SUSP_SHIFT
 (7U)

	)

38524 
	#USB_PORTSC1_SUSP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_SUSP_SHIFT
)Ë& 
USB_PORTSC1_SUSP_MASK
)

	)

38525 
	#USB_PORTSC1_PR_MASK
 (0x100U)

	)

38526 
	#USB_PORTSC1_PR_SHIFT
 (8U)

	)

38527 
	#USB_PORTSC1_PR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PR_SHIFT
)Ë& 
USB_PORTSC1_PR_MASK
)

	)

38528 
	#USB_PORTSC1_HSP_MASK
 (0x200U)

	)

38529 
	#USB_PORTSC1_HSP_SHIFT
 (9U)

	)

38530 
	#USB_PORTSC1_HSP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_HSP_SHIFT
)Ë& 
USB_PORTSC1_HSP_MASK
)

	)

38531 
	#USB_PORTSC1_LS_MASK
 (0xC00U)

	)

38532 
	#USB_PORTSC1_LS_SHIFT
 (10U)

	)

38533 
	#USB_PORTSC1_LS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_LS_SHIFT
)Ë& 
USB_PORTSC1_LS_MASK
)

	)

38534 
	#USB_PORTSC1_PP_MASK
 (0x1000U)

	)

38535 
	#USB_PORTSC1_PP_SHIFT
 (12U)

	)

38536 
	#USB_PORTSC1_PP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PP_SHIFT
)Ë& 
USB_PORTSC1_PP_MASK
)

	)

38537 
	#USB_PORTSC1_PO_MASK
 (0x2000U)

	)

38538 
	#USB_PORTSC1_PO_SHIFT
 (13U)

	)

38539 
	#USB_PORTSC1_PO
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PO_SHIFT
)Ë& 
USB_PORTSC1_PO_MASK
)

	)

38540 
	#USB_PORTSC1_PIC_MASK
 (0xC000U)

	)

38541 
	#USB_PORTSC1_PIC_SHIFT
 (14U)

	)

38542 
	#USB_PORTSC1_PIC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PIC_SHIFT
)Ë& 
USB_PORTSC1_PIC_MASK
)

	)

38543 
	#USB_PORTSC1_PTC_MASK
 (0xF0000U)

	)

38544 
	#USB_PORTSC1_PTC_SHIFT
 (16U)

	)

38545 
	#USB_PORTSC1_PTC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PTC_SHIFT
)Ë& 
USB_PORTSC1_PTC_MASK
)

	)

38546 
	#USB_PORTSC1_WKCN_MASK
 (0x100000U)

	)

38547 
	#USB_PORTSC1_WKCN_SHIFT
 (20U)

	)

38548 
	#USB_PORTSC1_WKCN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_WKCN_SHIFT
)Ë& 
USB_PORTSC1_WKCN_MASK
)

	)

38549 
	#USB_PORTSC1_WKDC_MASK
 (0x200000U)

	)

38550 
	#USB_PORTSC1_WKDC_SHIFT
 (21U)

	)

38551 
	#USB_PORTSC1_WKDC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_WKDC_SHIFT
)Ë& 
USB_PORTSC1_WKDC_MASK
)

	)

38552 
	#USB_PORTSC1_WKOC_MASK
 (0x400000U)

	)

38553 
	#USB_PORTSC1_WKOC_SHIFT
 (22U)

	)

38554 
	#USB_PORTSC1_WKOC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_WKOC_SHIFT
)Ë& 
USB_PORTSC1_WKOC_MASK
)

	)

38555 
	#USB_PORTSC1_PHCD_MASK
 (0x800000U)

	)

38556 
	#USB_PORTSC1_PHCD_SHIFT
 (23U)

	)

38557 
	#USB_PORTSC1_PHCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PHCD_SHIFT
)Ë& 
USB_PORTSC1_PHCD_MASK
)

	)

38558 
	#USB_PORTSC1_PFSC_MASK
 (0x1000000U)

	)

38559 
	#USB_PORTSC1_PFSC_SHIFT
 (24U)

	)

38560 
	#USB_PORTSC1_PFSC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PFSC_SHIFT
)Ë& 
USB_PORTSC1_PFSC_MASK
)

	)

38561 
	#USB_PORTSC1_PTS_2_MASK
 (0x2000000U)

	)

38562 
	#USB_PORTSC1_PTS_2_SHIFT
 (25U)

	)

38563 
	#USB_PORTSC1_PTS_2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PTS_2_SHIFT
)Ë& 
USB_PORTSC1_PTS_2_MASK
)

	)

38564 
	#USB_PORTSC1_PSPD_MASK
 (0xC000000U)

	)

38565 
	#USB_PORTSC1_PSPD_SHIFT
 (26U)

	)

38566 
	#USB_PORTSC1_PSPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PSPD_SHIFT
)Ë& 
USB_PORTSC1_PSPD_MASK
)

	)

38567 
	#USB_PORTSC1_PTW_MASK
 (0x10000000U)

	)

38568 
	#USB_PORTSC1_PTW_SHIFT
 (28U)

	)

38569 
	#USB_PORTSC1_PTW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PTW_SHIFT
)Ë& 
USB_PORTSC1_PTW_MASK
)

	)

38570 
	#USB_PORTSC1_STS_MASK
 (0x20000000U)

	)

38571 
	#USB_PORTSC1_STS_SHIFT
 (29U)

	)

38572 
	#USB_PORTSC1_STS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_STS_SHIFT
)Ë& 
USB_PORTSC1_STS_MASK
)

	)

38573 
	#USB_PORTSC1_PTS_1_MASK
 (0xC0000000U)

	)

38574 
	#USB_PORTSC1_PTS_1_SHIFT
 (30U)

	)

38575 
	#USB_PORTSC1_PTS_1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_PORTSC1_PTS_1_SHIFT
)Ë& 
USB_PORTSC1_PTS_1_MASK
)

	)

38578 
	#USB_OTGSC_VD_MASK
 (0x1U)

	)

38579 
	#USB_OTGSC_VD_SHIFT
 (0U)

	)

38580 
	#USB_OTGSC_VD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_VD_SHIFT
)Ë& 
USB_OTGSC_VD_MASK
)

	)

38581 
	#USB_OTGSC_VC_MASK
 (0x2U)

	)

38582 
	#USB_OTGSC_VC_SHIFT
 (1U)

	)

38583 
	#USB_OTGSC_VC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_VC_SHIFT
)Ë& 
USB_OTGSC_VC_MASK
)

	)

38584 
	#USB_OTGSC_OT_MASK
 (0x8U)

	)

38585 
	#USB_OTGSC_OT_SHIFT
 (3U)

	)

38586 
	#USB_OTGSC_OT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_OT_SHIFT
)Ë& 
USB_OTGSC_OT_MASK
)

	)

38587 
	#USB_OTGSC_DP_MASK
 (0x10U)

	)

38588 
	#USB_OTGSC_DP_SHIFT
 (4U)

	)

38589 
	#USB_OTGSC_DP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_DP_SHIFT
)Ë& 
USB_OTGSC_DP_MASK
)

	)

38590 
	#USB_OTGSC_IDPU_MASK
 (0x20U)

	)

38591 
	#USB_OTGSC_IDPU_SHIFT
 (5U)

	)

38592 
	#USB_OTGSC_IDPU
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_IDPU_SHIFT
)Ë& 
USB_OTGSC_IDPU_MASK
)

	)

38593 
	#USB_OTGSC_ID_MASK
 (0x100U)

	)

38594 
	#USB_OTGSC_ID_SHIFT
 (8U)

	)

38595 
	#USB_OTGSC_ID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_ID_SHIFT
)Ë& 
USB_OTGSC_ID_MASK
)

	)

38596 
	#USB_OTGSC_AVV_MASK
 (0x200U)

	)

38597 
	#USB_OTGSC_AVV_SHIFT
 (9U)

	)

38598 
	#USB_OTGSC_AVV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_AVV_SHIFT
)Ë& 
USB_OTGSC_AVV_MASK
)

	)

38599 
	#USB_OTGSC_ASV_MASK
 (0x400U)

	)

38600 
	#USB_OTGSC_ASV_SHIFT
 (10U)

	)

38601 
	#USB_OTGSC_ASV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_ASV_SHIFT
)Ë& 
USB_OTGSC_ASV_MASK
)

	)

38602 
	#USB_OTGSC_BSV_MASK
 (0x800U)

	)

38603 
	#USB_OTGSC_BSV_SHIFT
 (11U)

	)

38604 
	#USB_OTGSC_BSV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_BSV_SHIFT
)Ë& 
USB_OTGSC_BSV_MASK
)

	)

38605 
	#USB_OTGSC_BSE_MASK
 (0x1000U)

	)

38606 
	#USB_OTGSC_BSE_SHIFT
 (12U)

	)

38607 
	#USB_OTGSC_BSE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_BSE_SHIFT
)Ë& 
USB_OTGSC_BSE_MASK
)

	)

38608 
	#USB_OTGSC_TOG_1MS_MASK
 (0x2000U)

	)

38609 
	#USB_OTGSC_TOG_1MS_SHIFT
 (13U)

	)

38610 
	#USB_OTGSC_TOG_1MS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_TOG_1MS_SHIFT
)Ë& 
USB_OTGSC_TOG_1MS_MASK
)

	)

38611 
	#USB_OTGSC_DPS_MASK
 (0x4000U)

	)

38612 
	#USB_OTGSC_DPS_SHIFT
 (14U)

	)

38613 
	#USB_OTGSC_DPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_DPS_SHIFT
)Ë& 
USB_OTGSC_DPS_MASK
)

	)

38614 
	#USB_OTGSC_IDIS_MASK
 (0x10000U)

	)

38615 
	#USB_OTGSC_IDIS_SHIFT
 (16U)

	)

38616 
	#USB_OTGSC_IDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_IDIS_SHIFT
)Ë& 
USB_OTGSC_IDIS_MASK
)

	)

38617 
	#USB_OTGSC_AVVIS_MASK
 (0x20000U)

	)

38618 
	#USB_OTGSC_AVVIS_SHIFT
 (17U)

	)

38619 
	#USB_OTGSC_AVVIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_AVVIS_SHIFT
)Ë& 
USB_OTGSC_AVVIS_MASK
)

	)

38620 
	#USB_OTGSC_ASVIS_MASK
 (0x40000U)

	)

38621 
	#USB_OTGSC_ASVIS_SHIFT
 (18U)

	)

38622 
	#USB_OTGSC_ASVIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_ASVIS_SHIFT
)Ë& 
USB_OTGSC_ASVIS_MASK
)

	)

38623 
	#USB_OTGSC_BSVIS_MASK
 (0x80000U)

	)

38624 
	#USB_OTGSC_BSVIS_SHIFT
 (19U)

	)

38625 
	#USB_OTGSC_BSVIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_BSVIS_SHIFT
)Ë& 
USB_OTGSC_BSVIS_MASK
)

	)

38626 
	#USB_OTGSC_BSEIS_MASK
 (0x100000U)

	)

38627 
	#USB_OTGSC_BSEIS_SHIFT
 (20U)

	)

38628 
	#USB_OTGSC_BSEIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_BSEIS_SHIFT
)Ë& 
USB_OTGSC_BSEIS_MASK
)

	)

38629 
	#USB_OTGSC_STATUS_1MS_MASK
 (0x200000U)

	)

38630 
	#USB_OTGSC_STATUS_1MS_SHIFT
 (21U)

	)

38631 
	#USB_OTGSC_STATUS_1MS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_STATUS_1MS_SHIFT
)Ë& 
USB_OTGSC_STATUS_1MS_MASK
)

	)

38632 
	#USB_OTGSC_DPIS_MASK
 (0x400000U)

	)

38633 
	#USB_OTGSC_DPIS_SHIFT
 (22U)

	)

38634 
	#USB_OTGSC_DPIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_DPIS_SHIFT
)Ë& 
USB_OTGSC_DPIS_MASK
)

	)

38635 
	#USB_OTGSC_IDIE_MASK
 (0x1000000U)

	)

38636 
	#USB_OTGSC_IDIE_SHIFT
 (24U)

	)

38637 
	#USB_OTGSC_IDIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_IDIE_SHIFT
)Ë& 
USB_OTGSC_IDIE_MASK
)

	)

38638 
	#USB_OTGSC_AVVIE_MASK
 (0x2000000U)

	)

38639 
	#USB_OTGSC_AVVIE_SHIFT
 (25U)

	)

38640 
	#USB_OTGSC_AVVIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_AVVIE_SHIFT
)Ë& 
USB_OTGSC_AVVIE_MASK
)

	)

38641 
	#USB_OTGSC_ASVIE_MASK
 (0x4000000U)

	)

38642 
	#USB_OTGSC_ASVIE_SHIFT
 (26U)

	)

38643 
	#USB_OTGSC_ASVIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_ASVIE_SHIFT
)Ë& 
USB_OTGSC_ASVIE_MASK
)

	)

38644 
	#USB_OTGSC_BSVIE_MASK
 (0x8000000U)

	)

38645 
	#USB_OTGSC_BSVIE_SHIFT
 (27U)

	)

38646 
	#USB_OTGSC_BSVIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_BSVIE_SHIFT
)Ë& 
USB_OTGSC_BSVIE_MASK
)

	)

38647 
	#USB_OTGSC_BSEIE_MASK
 (0x10000000U)

	)

38648 
	#USB_OTGSC_BSEIE_SHIFT
 (28U)

	)

38649 
	#USB_OTGSC_BSEIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_BSEIE_SHIFT
)Ë& 
USB_OTGSC_BSEIE_MASK
)

	)

38650 
	#USB_OTGSC_EN_1MS_MASK
 (0x20000000U)

	)

38651 
	#USB_OTGSC_EN_1MS_SHIFT
 (29U)

	)

38652 
	#USB_OTGSC_EN_1MS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_EN_1MS_SHIFT
)Ë& 
USB_OTGSC_EN_1MS_MASK
)

	)

38653 
	#USB_OTGSC_DPIE_MASK
 (0x40000000U)

	)

38654 
	#USB_OTGSC_DPIE_SHIFT
 (30U)

	)

38655 
	#USB_OTGSC_DPIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_OTGSC_DPIE_SHIFT
)Ë& 
USB_OTGSC_DPIE_MASK
)

	)

38658 
	#USB_USBMODE_CM_MASK
 (0x3U)

	)

38659 
	#USB_USBMODE_CM_SHIFT
 (0U)

	)

38660 
	#USB_USBMODE_CM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBMODE_CM_SHIFT
)Ë& 
USB_USBMODE_CM_MASK
)

	)

38661 
	#USB_USBMODE_ES_MASK
 (0x4U)

	)

38662 
	#USB_USBMODE_ES_SHIFT
 (2U)

	)

38663 
	#USB_USBMODE_ES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBMODE_ES_SHIFT
)Ë& 
USB_USBMODE_ES_MASK
)

	)

38664 
	#USB_USBMODE_SLOM_MASK
 (0x8U)

	)

38665 
	#USB_USBMODE_SLOM_SHIFT
 (3U)

	)

38666 
	#USB_USBMODE_SLOM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBMODE_SLOM_SHIFT
)Ë& 
USB_USBMODE_SLOM_MASK
)

	)

38667 
	#USB_USBMODE_SDIS_MASK
 (0x10U)

	)

38668 
	#USB_USBMODE_SDIS_SHIFT
 (4U)

	)

38669 
	#USB_USBMODE_SDIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_USBMODE_SDIS_SHIFT
)Ë& 
USB_USBMODE_SDIS_MASK
)

	)

38672 
	#USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
 (0xFFFFU)

	)

38673 
	#USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
 (0U)

	)

38674 
	#USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
)Ë& 
USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
)

	)

38677 
	#USB_ENDPTPRIME_PERB_MASK
 (0xFFU)

	)

38678 
	#USB_ENDPTPRIME_PERB_SHIFT
 (0U)

	)

38679 
	#USB_ENDPTPRIME_PERB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTPRIME_PERB_SHIFT
)Ë& 
USB_ENDPTPRIME_PERB_MASK
)

	)

38680 
	#USB_ENDPTPRIME_PETB_MASK
 (0xFF0000U)

	)

38681 
	#USB_ENDPTPRIME_PETB_SHIFT
 (16U)

	)

38682 
	#USB_ENDPTPRIME_PETB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTPRIME_PETB_SHIFT
)Ë& 
USB_ENDPTPRIME_PETB_MASK
)

	)

38685 
	#USB_ENDPTFLUSH_FERB_MASK
 (0xFFU)

	)

38686 
	#USB_ENDPTFLUSH_FERB_SHIFT
 (0U)

	)

38687 
	#USB_ENDPTFLUSH_FERB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTFLUSH_FERB_SHIFT
)Ë& 
USB_ENDPTFLUSH_FERB_MASK
)

	)

38688 
	#USB_ENDPTFLUSH_FETB_MASK
 (0xFF0000U)

	)

38689 
	#USB_ENDPTFLUSH_FETB_SHIFT
 (16U)

	)

38690 
	#USB_ENDPTFLUSH_FETB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTFLUSH_FETB_SHIFT
)Ë& 
USB_ENDPTFLUSH_FETB_MASK
)

	)

38693 
	#USB_ENDPTSTAT_ERBR_MASK
 (0xFFU)

	)

38694 
	#USB_ENDPTSTAT_ERBR_SHIFT
 (0U)

	)

38695 
	#USB_ENDPTSTAT_ERBR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTSTAT_ERBR_SHIFT
)Ë& 
USB_ENDPTSTAT_ERBR_MASK
)

	)

38696 
	#USB_ENDPTSTAT_ETBR_MASK
 (0xFF0000U)

	)

38697 
	#USB_ENDPTSTAT_ETBR_SHIFT
 (16U)

	)

38698 
	#USB_ENDPTSTAT_ETBR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTSTAT_ETBR_SHIFT
)Ë& 
USB_ENDPTSTAT_ETBR_MASK
)

	)

38701 
	#USB_ENDPTCOMPLETE_ERCE_MASK
 (0xFFU)

	)

38702 
	#USB_ENDPTCOMPLETE_ERCE_SHIFT
 (0U)

	)

38703 
	#USB_ENDPTCOMPLETE_ERCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCOMPLETE_ERCE_SHIFT
)Ë& 
USB_ENDPTCOMPLETE_ERCE_MASK
)

	)

38704 
	#USB_ENDPTCOMPLETE_ETCE_MASK
 (0xFF0000U)

	)

38705 
	#USB_ENDPTCOMPLETE_ETCE_SHIFT
 (16U)

	)

38706 
	#USB_ENDPTCOMPLETE_ETCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCOMPLETE_ETCE_SHIFT
)Ë& 
USB_ENDPTCOMPLETE_ETCE_MASK
)

	)

38709 
	#USB_ENDPTCTRL0_RXS_MASK
 (0x1U)

	)

38710 
	#USB_ENDPTCTRL0_RXS_SHIFT
 (0U)

	)

38711 
	#USB_ENDPTCTRL0_RXS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL0_RXS_SHIFT
)Ë& 
USB_ENDPTCTRL0_RXS_MASK
)

	)

38712 
	#USB_ENDPTCTRL0_RXT_MASK
 (0xCU)

	)

38713 
	#USB_ENDPTCTRL0_RXT_SHIFT
 (2U)

	)

38714 
	#USB_ENDPTCTRL0_RXT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL0_RXT_SHIFT
)Ë& 
USB_ENDPTCTRL0_RXT_MASK
)

	)

38715 
	#USB_ENDPTCTRL0_RXE_MASK
 (0x80U)

	)

38716 
	#USB_ENDPTCTRL0_RXE_SHIFT
 (7U)

	)

38717 
	#USB_ENDPTCTRL0_RXE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL0_RXE_SHIFT
)Ë& 
USB_ENDPTCTRL0_RXE_MASK
)

	)

38718 
	#USB_ENDPTCTRL0_TXS_MASK
 (0x10000U)

	)

38719 
	#USB_ENDPTCTRL0_TXS_SHIFT
 (16U)

	)

38720 
	#USB_ENDPTCTRL0_TXS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL0_TXS_SHIFT
)Ë& 
USB_ENDPTCTRL0_TXS_MASK
)

	)

38721 
	#USB_ENDPTCTRL0_TXT_MASK
 (0xC0000U)

	)

38722 
	#USB_ENDPTCTRL0_TXT_SHIFT
 (18U)

	)

38723 
	#USB_ENDPTCTRL0_TXT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL0_TXT_SHIFT
)Ë& 
USB_ENDPTCTRL0_TXT_MASK
)

	)

38724 
	#USB_ENDPTCTRL0_TXE_MASK
 (0x800000U)

	)

38725 
	#USB_ENDPTCTRL0_TXE_SHIFT
 (23U)

	)

38726 
	#USB_ENDPTCTRL0_TXE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL0_TXE_SHIFT
)Ë& 
USB_ENDPTCTRL0_TXE_MASK
)

	)

38729 
	#USB_ENDPTCTRL_RXS_MASK
 (0x1U)

	)

38730 
	#USB_ENDPTCTRL_RXS_SHIFT
 (0U)

	)

38731 
	#USB_ENDPTCTRL_RXS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_RXS_SHIFT
)Ë& 
USB_ENDPTCTRL_RXS_MASK
)

	)

38732 
	#USB_ENDPTCTRL_RXD_MASK
 (0x2U)

	)

38733 
	#USB_ENDPTCTRL_RXD_SHIFT
 (1U)

	)

38734 
	#USB_ENDPTCTRL_RXD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_RXD_SHIFT
)Ë& 
USB_ENDPTCTRL_RXD_MASK
)

	)

38735 
	#USB_ENDPTCTRL_RXT_MASK
 (0xCU)

	)

38736 
	#USB_ENDPTCTRL_RXT_SHIFT
 (2U)

	)

38737 
	#USB_ENDPTCTRL_RXT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_RXT_SHIFT
)Ë& 
USB_ENDPTCTRL_RXT_MASK
)

	)

38738 
	#USB_ENDPTCTRL_RXI_MASK
 (0x20U)

	)

38739 
	#USB_ENDPTCTRL_RXI_SHIFT
 (5U)

	)

38740 
	#USB_ENDPTCTRL_RXI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_RXI_SHIFT
)Ë& 
USB_ENDPTCTRL_RXI_MASK
)

	)

38741 
	#USB_ENDPTCTRL_RXR_MASK
 (0x40U)

	)

38742 
	#USB_ENDPTCTRL_RXR_SHIFT
 (6U)

	)

38743 
	#USB_ENDPTCTRL_RXR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_RXR_SHIFT
)Ë& 
USB_ENDPTCTRL_RXR_MASK
)

	)

38744 
	#USB_ENDPTCTRL_RXE_MASK
 (0x80U)

	)

38745 
	#USB_ENDPTCTRL_RXE_SHIFT
 (7U)

	)

38746 
	#USB_ENDPTCTRL_RXE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_RXE_SHIFT
)Ë& 
USB_ENDPTCTRL_RXE_MASK
)

	)

38747 
	#USB_ENDPTCTRL_TXS_MASK
 (0x10000U)

	)

38748 
	#USB_ENDPTCTRL_TXS_SHIFT
 (16U)

	)

38749 
	#USB_ENDPTCTRL_TXS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_TXS_SHIFT
)Ë& 
USB_ENDPTCTRL_TXS_MASK
)

	)

38750 
	#USB_ENDPTCTRL_TXD_MASK
 (0x20000U)

	)

38751 
	#USB_ENDPTCTRL_TXD_SHIFT
 (17U)

	)

38752 
	#USB_ENDPTCTRL_TXD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_TXD_SHIFT
)Ë& 
USB_ENDPTCTRL_TXD_MASK
)

	)

38753 
	#USB_ENDPTCTRL_TXT_MASK
 (0xC0000U)

	)

38754 
	#USB_ENDPTCTRL_TXT_SHIFT
 (18U)

	)

38755 
	#USB_ENDPTCTRL_TXT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_TXT_SHIFT
)Ë& 
USB_ENDPTCTRL_TXT_MASK
)

	)

38756 
	#USB_ENDPTCTRL_TXI_MASK
 (0x200000U)

	)

38757 
	#USB_ENDPTCTRL_TXI_SHIFT
 (21U)

	)

38758 
	#USB_ENDPTCTRL_TXI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_TXI_SHIFT
)Ë& 
USB_ENDPTCTRL_TXI_MASK
)

	)

38759 
	#USB_ENDPTCTRL_TXR_MASK
 (0x400000U)

	)

38760 
	#USB_ENDPTCTRL_TXR_SHIFT
 (22U)

	)

38761 
	#USB_ENDPTCTRL_TXR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_TXR_SHIFT
)Ë& 
USB_ENDPTCTRL_TXR_MASK
)

	)

38762 
	#USB_ENDPTCTRL_TXE_MASK
 (0x800000U)

	)

38763 
	#USB_ENDPTCTRL_TXE_SHIFT
 (23U)

	)

38764 
	#USB_ENDPTCTRL_TXE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ENDPTCTRL_TXE_SHIFT
)Ë& 
USB_ENDPTCTRL_TXE_MASK
)

	)

38767 
	#USB_ENDPTCTRL_COUNT
 (7U)

	)

38777 
	#USB1_BASE
 (0x2184000u)

	)

38779 
	#USB1
 ((
USB_Ty≥
 *)
USB1_BASE
)

	)

38781 
	#USB2_BASE
 (0x2184200u)

	)

38783 
	#USB2
 ((
USB_Ty≥
 *)
USB2_BASE
)

	)

38785 
	#USB_BASE_ADDRS
 { 0u, 
USB1_BASE
, 
USB2_BASE
 }

	)

38787 
	#USB_BASE_PTRS
 { (
USB_Ty≥
 *)0u, 
USB1
, 
USB2
 }

	)

38789 
	#USB_IRQS
 { 
NŸAvaû_IRQn
, 
USB_OTG1_IRQn
, 
USB_OTG2_IRQn
 }

	)

38791 
	#GPTIMER0CTL
 
GPTIMER0CTRL


	)

38792 
	#GPTIMER1CTL
 
GPTIMER1CTRL


	)

38793 
	#USB_SBUSCFG
 
SBUSCFG


	)

38794 
	#EPLISTADDR
 
ENDPTLISTADDR


	)

38795 
	#EPSETUPSR
 
ENDPTSETUPSTAT


	)

38796 
	#EPPRIME
 
ENDPTPRIME


	)

38797 
	#EPFLUSH
 
ENDPTFLUSH


	)

38798 
	#EPSR
 
ENDPTSTAT


	)

38799 
	#EPCOMPLETE
 
ENDPTCOMPLETE


	)

38800 
	#EPCR
 
ENDPTCTRL


	)

38801 
	#EPCR0
 
ENDPTCTRL0


	)

38802 
	#USBHS_ID_ID_MASK
 
USB_ID_ID_MASK


	)

38803 
	#USBHS_ID_ID_SHIFT
 
USB_ID_ID_SHIFT


	)

38804 
	#USBHS_ID_ID
(
x
Ë
	`USB_ID_ID
(x)

	)

38805 
	#USBHS_ID_NID_MASK
 
USB_ID_NID_MASK


	)

38806 
	#USBHS_ID_NID_SHIFT
 
USB_ID_NID_SHIFT


	)

38807 
	#USBHS_ID_NID
(
x
Ë
	`USB_ID_NID
(x)

	)

38808 
	#USBHS_ID_REVISION_MASK
 
USB_ID_REVISION_MASK


	)

38809 
	#USBHS_ID_REVISION_SHIFT
 
USB_ID_REVISION_SHIFT


	)

38810 
	#USBHS_ID_REVISION
(
x
Ë
	`USB_ID_REVISION
(x)

	)

38811 
	#USBHS_HWGENERAL_PHYW_MASK
 
USB_HWGENERAL_PHYW_MASK


	)

38812 
	#USBHS_HWGENERAL_PHYW_SHIFT
 
USB_HWGENERAL_PHYW_SHIFT


	)

38813 
	#USBHS_HWGENERAL_PHYW
(
x
Ë
	`USB_HWGENERAL_PHYW
(x)

	)

38814 
	#USBHS_HWGENERAL_PHYM_MASK
 
USB_HWGENERAL_PHYM_MASK


	)

38815 
	#USBHS_HWGENERAL_PHYM_SHIFT
 
USB_HWGENERAL_PHYM_SHIFT


	)

38816 
	#USBHS_HWGENERAL_PHYM
(
x
Ë
	`USB_HWGENERAL_PHYM
(x)

	)

38817 
	#USBHS_HWGENERAL_SM_MASK
 
USB_HWGENERAL_SM_MASK


	)

38818 
	#USBHS_HWGENERAL_SM_SHIFT
 
USB_HWGENERAL_SM_SHIFT


	)

38819 
	#USBHS_HWGENERAL_SM
(
x
Ë
	`USB_HWGENERAL_SM
(x)

	)

38820 
	#USBHS_HWHOST_HC_MASK
 
USB_HWHOST_HC_MASK


	)

38821 
	#USBHS_HWHOST_HC_SHIFT
 
USB_HWHOST_HC_SHIFT


	)

38822 
	#USBHS_HWHOST_HC
(
x
Ë
	`USB_HWHOST_HC
(x)

	)

38823 
	#USBHS_HWHOST_NPORT_MASK
 
USB_HWHOST_NPORT_MASK


	)

38824 
	#USBHS_HWHOST_NPORT_SHIFT
 
USB_HWHOST_NPORT_SHIFT


	)

38825 
	#USBHS_HWHOST_NPORT
(
x
Ë
	`USB_HWHOST_NPORT
(x)

	)

38826 
	#USBHS_HWDEVICE_DC_MASK
 
USB_HWDEVICE_DC_MASK


	)

38827 
	#USBHS_HWDEVICE_DC_SHIFT
 
USB_HWDEVICE_DC_SHIFT


	)

38828 
	#USBHS_HWDEVICE_DC
(
x
Ë
	`USB_HWDEVICE_DC
(x)

	)

38829 
	#USBHS_HWDEVICE_DEVEP_MASK
 
USB_HWDEVICE_DEVEP_MASK


	)

38830 
	#USBHS_HWDEVICE_DEVEP_SHIFT
 
USB_HWDEVICE_DEVEP_SHIFT


	)

38831 
	#USBHS_HWDEVICE_DEVEP
(
x
Ë
	`USB_HWDEVICE_DEVEP
(x)

	)

38832 
	#USBHS_HWTXBUF_TXBURST_MASK
 
USB_HWTXBUF_TXBURST_MASK


	)

38833 
	#USBHS_HWTXBUF_TXBURST_SHIFT
 
USB_HWTXBUF_TXBURST_SHIFT


	)

38834 
	#USBHS_HWTXBUF_TXBURST
(
x
Ë
	`USB_HWTXBUF_TXBURST
(x)

	)

38835 
	#USBHS_HWTXBUF_TXCHANADD_MASK
 
USB_HWTXBUF_TXCHANADD_MASK


	)

38836 
	#USBHS_HWTXBUF_TXCHANADD_SHIFT
 
USB_HWTXBUF_TXCHANADD_SHIFT


	)

38837 
	#USBHS_HWTXBUF_TXCHANADD
(
x
Ë
	`USB_HWTXBUF_TXCHANADD
(x)

	)

38838 
	#USBHS_HWRXBUF_RXBURST_MASK
 
USB_HWRXBUF_RXBURST_MASK


	)

38839 
	#USBHS_HWRXBUF_RXBURST_SHIFT
 
USB_HWRXBUF_RXBURST_SHIFT


	)

38840 
	#USBHS_HWRXBUF_RXBURST
(
x
Ë
	`USB_HWRXBUF_RXBURST
(x)

	)

38841 
	#USBHS_HWRXBUF_RXADD_MASK
 
USB_HWRXBUF_RXADD_MASK


	)

38842 
	#USBHS_HWRXBUF_RXADD_SHIFT
 
USB_HWRXBUF_RXADD_SHIFT


	)

38843 
	#USBHS_HWRXBUF_RXADD
(
x
Ë
	`USB_HWRXBUF_RXADD
(x)

	)

38844 
	#USBHS_GPTIMER0LD_GPTLD_MASK
 
USB_GPTIMER0LD_GPTLD_MASK


	)

38845 
	#USBHS_GPTIMER0LD_GPTLD_SHIFT
 
USB_GPTIMER0LD_GPTLD_SHIFT


	)

38846 
	#USBHS_GPTIMER0LD_GPTLD
(
x
Ë
	`USB_GPTIMER0LD_GPTLD
(x)

	)

38847 
	#USBHS_GPTIMER0CTL_GPTCNT_MASK
 
USB_GPTIMER0CTRL_GPTCNT_MASK


	)

38848 
	#USBHS_GPTIMER0CTL_GPTCNT_SHIFT
 
USB_GPTIMER0CTRL_GPTCNT_SHIFT


	)

38849 
	#USBHS_GPTIMER0CTL_GPTCNT
(
x
Ë
	`USB_GPTIMER0CTRL_GPTCNT
(x)

	)

38850 
	#USBHS_GPTIMER0CTL_MODE_MASK
 
USB_GPTIMER0CTRL_GPTMODE_MASK


	)

38851 
	#USBHS_GPTIMER0CTL_MODE_SHIFT
 
USB_GPTIMER0CTRL_GPTMODE_SHIFT


	)

38852 
	#USBHS_GPTIMER0CTL_MODE
(
x
Ë
	`USB_GPTIMER0CTRL_GPTMODE
(x)

	)

38853 
	#USBHS_GPTIMER0CTL_RST_MASK
 
USB_GPTIMER0CTRL_GPTRST_MASK


	)

38854 
	#USBHS_GPTIMER0CTL_RST_SHIFT
 
USB_GPTIMER0CTRL_GPTRST_SHIFT


	)

38855 
	#USBHS_GPTIMER0CTL_RST
(
x
Ë
	`USB_GPTIMER0CTRL_GPTRST
(x)

	)

38856 
	#USBHS_GPTIMER0CTL_RUN_MASK
 
USB_GPTIMER0CTRL_GPTRUN_MASK


	)

38857 
	#USBHS_GPTIMER0CTL_RUN_SHIFT
 
USB_GPTIMER0CTRL_GPTRUN_SHIFT


	)

38858 
	#USBHS_GPTIMER0CTL_RUN
(
x
Ë
	`USB_GPTIMER0CTRL_GPTRUN
(x)

	)

38859 
	#USBHS_GPTIMER1LD_GPTLD_MASK
 
USB_GPTIMER1LD_GPTLD_MASK


	)

38860 
	#USBHS_GPTIMER1LD_GPTLD_SHIFT
 
USB_GPTIMER1LD_GPTLD_SHIFT


	)

38861 
	#USBHS_GPTIMER1LD_GPTLD
(
x
Ë
	`USB_GPTIMER1LD_GPTLD
(x)

	)

38862 
	#USBHS_GPTIMER1CTL_GPTCNT_MASK
 
USB_GPTIMER1CTRL_GPTCNT_MASK


	)

38863 
	#USBHS_GPTIMER1CTL_GPTCNT_SHIFT
 
USB_GPTIMER1CTRL_GPTCNT_SHIFT


	)

38864 
	#USBHS_GPTIMER1CTL_GPTCNT
(
x
Ë
	`USB_GPTIMER1CTRL_GPTCNT
(x)

	)

38865 
	#USBHS_GPTIMER1CTL_MODE_MASK
 
USB_GPTIMER1CTRL_GPTMODE_MASK


	)

38866 
	#USBHS_GPTIMER1CTL_MODE_SHIFT
 
USB_GPTIMER1CTRL_GPTMODE_SHIFT


	)

38867 
	#USBHS_GPTIMER1CTL_MODE
(
x
Ë
	`USB_GPTIMER1CTRL_GPTMODE
(x)

	)

38868 
	#USBHS_GPTIMER1CTL_RST_MASK
 
USB_GPTIMER1CTRL_GPTRST_MASK


	)

38869 
	#USBHS_GPTIMER1CTL_RST_SHIFT
 
USB_GPTIMER1CTRL_GPTRST_SHIFT


	)

38870 
	#USBHS_GPTIMER1CTL_RST
(
x
Ë
	`USB_GPTIMER1CTRL_GPTRST
(x)

	)

38871 
	#USBHS_GPTIMER1CTL_RUN_MASK
 
USB_GPTIMER1CTRL_GPTRUN_MASK


	)

38872 
	#USBHS_GPTIMER1CTL_RUN_SHIFT
 
USB_GPTIMER1CTRL_GPTRUN_SHIFT


	)

38873 
	#USBHS_GPTIMER1CTL_RUN
(
x
Ë
	`USB_GPTIMER1CTRL_GPTRUN
(x)

	)

38874 
	#USBHS_USB_SBUSCFG_BURSTMODE_MASK
 
USB_SBUSCFG_AHBBRST_MASK


	)

38875 
	#USBHS_USB_SBUSCFG_BURSTMODE_SHIFT
 
USB_SBUSCFG_AHBBRST_SHIFT


	)

38876 
	#USBHS_USB_SBUSCFG_BURSTMODE
(
x
Ë
	`USB_SBUSCFG_AHBBRST
(x)

	)

38877 
	#USBHS_HCIVERSION_CAPLENGTH
(
x
Ë
	`USB_HCIVERSION_CAPLENGTH
(x)

	)

38878 
	#USBHS_HCIVERSION_HCIVERSION_MASK
 
USB_HCIVERSION_HCIVERSION_MASK


	)

38879 
	#USBHS_HCIVERSION_HCIVERSION_SHIFT
 
USB_HCIVERSION_HCIVERSION_SHIFT


	)

38880 
	#USBHS_HCIVERSION_HCIVERSION
(
x
Ë
	`USB_HCIVERSION_HCIVERSION
(x)

	)

38881 
	#USBHS_HCSPARAMS_N_PORTS_MASK
 
USB_HCSPARAMS_N_PORTS_MASK


	)

38882 
	#USBHS_HCSPARAMS_N_PORTS_SHIFT
 
USB_HCSPARAMS_N_PORTS_SHIFT


	)

38883 
	#USBHS_HCSPARAMS_N_PORTS
(
x
Ë
	`USB_HCSPARAMS_N_PORTS
(x)

	)

38884 
	#USBHS_HCSPARAMS_PPC_MASK
 
USB_HCSPARAMS_PPC_MASK


	)

38885 
	#USBHS_HCSPARAMS_PPC_SHIFT
 
USB_HCSPARAMS_PPC_SHIFT


	)

38886 
	#USBHS_HCSPARAMS_PPC
(
x
Ë
	`USB_HCSPARAMS_PPC
(x)

	)

38887 
	#USBHS_HCSPARAMS_N_PCC_MASK
 
USB_HCSPARAMS_N_PCC_MASK


	)

38888 
	#USBHS_HCSPARAMS_N_PCC_SHIFT
 
USB_HCSPARAMS_N_PCC_SHIFT


	)

38889 
	#USBHS_HCSPARAMS_N_PCC
(
x
Ë
	`USB_HCSPARAMS_N_PCC
(x)

	)

38890 
	#USBHS_HCSPARAMS_N_CC_MASK
 
USB_HCSPARAMS_N_CC_MASK


	)

38891 
	#USBHS_HCSPARAMS_N_CC_SHIFT
 
USB_HCSPARAMS_N_CC_SHIFT


	)

38892 
	#USBHS_HCSPARAMS_N_CC
(
x
Ë
	`USB_HCSPARAMS_N_CC
(x)

	)

38893 
	#USBHS_HCSPARAMS_PI_MASK
 
USB_HCSPARAMS_PI_MASK


	)

38894 
	#USBHS_HCSPARAMS_PI_SHIFT
 
USB_HCSPARAMS_PI_SHIFT


	)

38895 
	#USBHS_HCSPARAMS_PI
(
x
Ë
	`USB_HCSPARAMS_PI
(x)

	)

38896 
	#USBHS_HCSPARAMS_N_PTT_MASK
 
USB_HCSPARAMS_N_PTT_MASK


	)

38897 
	#USBHS_HCSPARAMS_N_PTT_SHIFT
 
USB_HCSPARAMS_N_PTT_SHIFT


	)

38898 
	#USBHS_HCSPARAMS_N_PTT
(
x
Ë
	`USB_HCSPARAMS_N_PTT
(x)

	)

38899 
	#USBHS_HCSPARAMS_N_TT_MASK
 
USB_HCSPARAMS_N_TT_MASK


	)

38900 
	#USBHS_HCSPARAMS_N_TT_SHIFT
 
USB_HCSPARAMS_N_TT_SHIFT


	)

38901 
	#USBHS_HCSPARAMS_N_TT
(
x
Ë
	`USB_HCSPARAMS_N_TT
(x)

	)

38902 
	#USBHS_HCCPARAMS_ADC_MASK
 
USB_HCCPARAMS_ADC_MASK


	)

38903 
	#USBHS_HCCPARAMS_ADC_SHIFT
 
USB_HCCPARAMS_ADC_SHIFT


	)

38904 
	#USBHS_HCCPARAMS_ADC
(
x
Ë
	`USB_HCCPARAMS_ADC
(x)

	)

38905 
	#USBHS_HCCPARAMS_PFL_MASK
 
USB_HCCPARAMS_PFL_MASK


	)

38906 
	#USBHS_HCCPARAMS_PFL_SHIFT
 
USB_HCCPARAMS_PFL_SHIFT


	)

38907 
	#USBHS_HCCPARAMS_PFL
(
x
Ë
	`USB_HCCPARAMS_PFL
(x)

	)

38908 
	#USBHS_HCCPARAMS_ASP_MASK
 
USB_HCCPARAMS_ASP_MASK


	)

38909 
	#USBHS_HCCPARAMS_ASP_SHIFT
 
USB_HCCPARAMS_ASP_SHIFT


	)

38910 
	#USBHS_HCCPARAMS_ASP
(
x
Ë
	`USB_HCCPARAMS_ASP
(x)

	)

38911 
	#USBHS_HCCPARAMS_IST_MASK
 
USB_HCCPARAMS_IST_MASK


	)

38912 
	#USBHS_HCCPARAMS_IST_SHIFT
 
USB_HCCPARAMS_IST_SHIFT


	)

38913 
	#USBHS_HCCPARAMS_IST
(
x
Ë
	`USB_HCCPARAMS_IST
(x)

	)

38914 
	#USBHS_HCCPARAMS_EECP_MASK
 
USB_HCCPARAMS_EECP_MASK


	)

38915 
	#USBHS_HCCPARAMS_EECP_SHIFT
 
USB_HCCPARAMS_EECP_SHIFT


	)

38916 
	#USBHS_HCCPARAMS_EECP
(
x
Ë
	`USB_HCCPARAMS_EECP
(x)

	)

38917 
	#USBHS_DCIVERSION_DCIVERSION_MASK
 
USB_DCIVERSION_DCIVERSION_MASK


	)

38918 
	#USBHS_DCIVERSION_DCIVERSION_SHIFT
 
USB_DCIVERSION_DCIVERSION_SHIFT


	)

38919 
	#USBHS_DCIVERSION_DCIVERSION
(
x
Ë
	`USB_DCIVERSION_DCIVERSION
(x)

	)

38920 
	#USBHS_DCCPARAMS_DEN_MASK
 
USB_DCCPARAMS_DEN_MASK


	)

38921 
	#USBHS_DCCPARAMS_DEN_SHIFT
 
USB_DCCPARAMS_DEN_SHIFT


	)

38922 
	#USBHS_DCCPARAMS_DEN
(
x
Ë
	`USB_DCCPARAMS_DEN
(x)

	)

38923 
	#USBHS_DCCPARAMS_DC_MASK
 
USB_DCCPARAMS_DC_MASK


	)

38924 
	#USBHS_DCCPARAMS_DC_SHIFT
 
USB_DCCPARAMS_DC_SHIFT


	)

38925 
	#USBHS_DCCPARAMS_DC
(
x
Ë
	`USB_DCCPARAMS_DC
(x)

	)

38926 
	#USBHS_DCCPARAMS_HC_MASK
 
USB_DCCPARAMS_HC_MASK


	)

38927 
	#USBHS_DCCPARAMS_HC_SHIFT
 
USB_DCCPARAMS_HC_SHIFT


	)

38928 
	#USBHS_DCCPARAMS_HC
(
x
Ë
	`USB_DCCPARAMS_HC
(x)

	)

38929 
	#USBHS_USBCMD_RS_MASK
 
USB_USBCMD_RS_MASK


	)

38930 
	#USBHS_USBCMD_RS_SHIFT
 
USB_USBCMD_RS_SHIFT


	)

38931 
	#USBHS_USBCMD_RS
(
x
Ë
	`USB_USBCMD_RS
(x)

	)

38932 
	#USBHS_USBCMD_RST_MASK
 
USB_USBCMD_RST_MASK


	)

38933 
	#USBHS_USBCMD_RST_SHIFT
 
USB_USBCMD_RST_SHIFT


	)

38934 
	#USBHS_USBCMD_RST
(
x
Ë
	`USB_USBCMD_RST
(x)

	)

38935 
	#USBHS_USBCMD_FS_MASK
 
USB_USBCMD_FS_1_MASK


	)

38936 
	#USBHS_USBCMD_FS_SHIFT
 
USB_USBCMD_FS_1_SHIFT


	)

38937 
	#USBHS_USBCMD_FS
(
x
Ë
	`USB_USBCMD_FS_1
(x)

	)

38938 
	#USBHS_USBCMD_PSE_MASK
 
USB_USBCMD_PSE_MASK


	)

38939 
	#USBHS_USBCMD_PSE_SHIFT
 
USB_USBCMD_PSE_SHIFT


	)

38940 
	#USBHS_USBCMD_PSE
(
x
Ë
	`USB_USBCMD_PSE
(x)

	)

38941 
	#USBHS_USBCMD_ASE_MASK
 
USB_USBCMD_ASE_MASK


	)

38942 
	#USBHS_USBCMD_ASE_SHIFT
 
USB_USBCMD_ASE_SHIFT


	)

38943 
	#USBHS_USBCMD_ASE
(
x
Ë
	`USB_USBCMD_ASE
(x)

	)

38944 
	#USBHS_USBCMD_IAA_MASK
 
USB_USBCMD_IAA_MASK


	)

38945 
	#USBHS_USBCMD_IAA_SHIFT
 
USB_USBCMD_IAA_SHIFT


	)

38946 
	#USBHS_USBCMD_IAA
(
x
Ë
	`USB_USBCMD_IAA
(x)

	)

38947 
	#USBHS_USBCMD_ASP_MASK
 
USB_USBCMD_ASP_MASK


	)

38948 
	#USBHS_USBCMD_ASP_SHIFT
 
USB_USBCMD_ASP_SHIFT


	)

38949 
	#USBHS_USBCMD_ASP
(
x
Ë
	`USB_USBCMD_ASP
(x)

	)

38950 
	#USBHS_USBCMD_ASPE_MASK
 
USB_USBCMD_ASPE_MASK


	)

38951 
	#USBHS_USBCMD_ASPE_SHIFT
 
USB_USBCMD_ASPE_SHIFT


	)

38952 
	#USBHS_USBCMD_ASPE
(
x
Ë
	`USB_USBCMD_ASPE
(x)

	)

38953 
	#USBHS_USBCMD_ATDTW_MASK
 
USB_USBCMD_ATDTW_MASK


	)

38954 
	#USBHS_USBCMD_ATDTW_SHIFT
 
USB_USBCMD_ATDTW_SHIFT


	)

38955 
	#USBHS_USBCMD_ATDTW
(
x
Ë
	`USB_USBCMD_ATDTW
(x)

	)

38956 
	#USBHS_USBCMD_SUTW_MASK
 
USB_USBCMD_SUTW_MASK


	)

38957 
	#USBHS_USBCMD_SUTW_SHIFT
 
USB_USBCMD_SUTW_SHIFT


	)

38958 
	#USBHS_USBCMD_SUTW
(
x
Ë
	`USB_USBCMD_SUTW
(x)

	)

38959 
	#USBHS_USBCMD_FS2_MASK
 
USB_USBCMD_FS_2_MASK


	)

38960 
	#USBHS_USBCMD_FS2_SHIFT
 
USB_USBCMD_FS_2_SHIFT


	)

38961 
	#USBHS_USBCMD_FS2
(
x
Ë
	`USB_USBCMD_FS_2
(x)

	)

38962 
	#USBHS_USBCMD_ITC_MASK
 
USB_USBCMD_ITC_MASK


	)

38963 
	#USBHS_USBCMD_ITC_SHIFT
 
USB_USBCMD_ITC_SHIFT


	)

38964 
	#USBHS_USBCMD_ITC
(
x
Ë
	`USB_USBCMD_ITC
(x)

	)

38965 
	#USBHS_USBSTS_UI_MASK
 
USB_USBSTS_UI_MASK


	)

38966 
	#USBHS_USBSTS_UI_SHIFT
 
USB_USBSTS_UI_SHIFT


	)

38967 
	#USBHS_USBSTS_UI
(
x
Ë
	`USB_USBSTS_UI
(x)

	)

38968 
	#USBHS_USBSTS_UEI_MASK
 
USB_USBSTS_UEI_MASK


	)

38969 
	#USBHS_USBSTS_UEI_SHIFT
 
USB_USBSTS_UEI_SHIFT


	)

38970 
	#USBHS_USBSTS_UEI
(
x
Ë
	`USB_USBSTS_UEI
(x)

	)

38971 
	#USBHS_USBSTS_PCI_MASK
 
USB_USBSTS_PCI_MASK


	)

38972 
	#USBHS_USBSTS_PCI_SHIFT
 
USB_USBSTS_PCI_SHIFT


	)

38973 
	#USBHS_USBSTS_PCI
(
x
Ë
	`USB_USBSTS_PCI
(x)

	)

38974 
	#USBHS_USBSTS_FRI_MASK
 
USB_USBSTS_FRI_MASK


	)

38975 
	#USBHS_USBSTS_FRI_SHIFT
 
USB_USBSTS_FRI_SHIFT


	)

38976 
	#USBHS_USBSTS_FRI
(
x
Ë
	`USB_USBSTS_FRI
(x)

	)

38977 
	#USBHS_USBSTS_SEI_MASK
 
USB_USBSTS_SEI_MASK


	)

38978 
	#USBHS_USBSTS_SEI_SHIFT
 
USB_USBSTS_SEI_SHIFT


	)

38979 
	#USBHS_USBSTS_SEI
(
x
Ë
	`USB_USBSTS_SEI
(x)

	)

38980 
	#USBHS_USBSTS_AAI_MASK
 
USB_USBSTS_AAI_MASK


	)

38981 
	#USBHS_USBSTS_AAI_SHIFT
 
USB_USBSTS_AAI_SHIFT


	)

38982 
	#USBHS_USBSTS_AAI
(
x
Ë
	`USB_USBSTS_AAI
(x)

	)

38983 
	#USBHS_USBSTS_URI_MASK
 
USB_USBSTS_URI_MASK


	)

38984 
	#USBHS_USBSTS_URI_SHIFT
 
USB_USBSTS_URI_SHIFT


	)

38985 
	#USBHS_USBSTS_URI
(
x
Ë
	`USB_USBSTS_URI
(x)

	)

38986 
	#USBHS_USBSTS_SRI_MASK
 
USB_USBSTS_SRI_MASK


	)

38987 
	#USBHS_USBSTS_SRI_SHIFT
 
USB_USBSTS_SRI_SHIFT


	)

38988 
	#USBHS_USBSTS_SRI
(
x
Ë
	`USB_USBSTS_SRI
(x)

	)

38989 
	#USBHS_USBSTS_SLI_MASK
 
USB_USBSTS_SLI_MASK


	)

38990 
	#USBHS_USBSTS_SLI_SHIFT
 
USB_USBSTS_SLI_SHIFT


	)

38991 
	#USBHS_USBSTS_SLI
(
x
Ë
	`USB_USBSTS_SLI
(x)

	)

38992 
	#USBHS_USBSTS_ULPII_MASK
 
USB_USBSTS_ULPII_MASK


	)

38993 
	#USBHS_USBSTS_ULPII_SHIFT
 
USB_USBSTS_ULPII_SHIFT


	)

38994 
	#USBHS_USBSTS_ULPII
(
x
Ë
	`USB_USBSTS_ULPII
(x)

	)

38995 
	#USBHS_USBSTS_HCH_MASK
 
USB_USBSTS_HCH_MASK


	)

38996 
	#USBHS_USBSTS_HCH_SHIFT
 
USB_USBSTS_HCH_SHIFT


	)

38997 
	#USBHS_USBSTS_HCH
(
x
Ë
	`USB_USBSTS_HCH
(x)

	)

38998 
	#USBHS_USBSTS_RCL_MASK
 
USB_USBSTS_RCL_MASK


	)

38999 
	#USBHS_USBSTS_RCL_SHIFT
 
USB_USBSTS_RCL_SHIFT


	)

39000 
	#USBHS_USBSTS_RCL
(
x
Ë
	`USB_USBSTS_RCL
(x)

	)

39001 
	#USBHS_USBSTS_PS_MASK
 
USB_USBSTS_PS_MASK


	)

39002 
	#USBHS_USBSTS_PS_SHIFT
 
USB_USBSTS_PS_SHIFT


	)

39003 
	#USBHS_USBSTS_PS
(
x
Ë
	`USB_USBSTS_PS
(x)

	)

39004 
	#USBHS_USBSTS_AS_MASK
 
USB_USBSTS_AS_MASK


	)

39005 
	#USBHS_USBSTS_AS_SHIFT
 
USB_USBSTS_AS_SHIFT


	)

39006 
	#USBHS_USBSTS_AS
(
x
Ë
	`USB_USBSTS_AS
(x)

	)

39007 
	#USBHS_USBSTS_NAKI_MASK
 
USB_USBSTS_NAKI_MASK


	)

39008 
	#USBHS_USBSTS_NAKI_SHIFT
 
USB_USBSTS_NAKI_SHIFT


	)

39009 
	#USBHS_USBSTS_NAKI
(
x
Ë
	`USB_USBSTS_NAKI
(x)

	)

39010 
	#USBHS_USBSTS_TI0_MASK
 
USB_USBSTS_TI0_MASK


	)

39011 
	#USBHS_USBSTS_TI0_SHIFT
 
USB_USBSTS_TI0_SHIFT


	)

39012 
	#USBHS_USBSTS_TI0
(
x
Ë
	`USB_USBSTS_TI0
(x)

	)

39013 
	#USBHS_USBSTS_TI1_MASK
 
USB_USBSTS_TI1_MASK


	)

39014 
	#USBHS_USBSTS_TI1_SHIFT
 
USB_USBSTS_TI1_SHIFT


	)

39015 
	#USBHS_USBSTS_TI1
(
x
Ë
	`USB_USBSTS_TI1
(x)

	)

39016 
	#USBHS_USBINTR_UE_MASK
 
USB_USBINTR_UE_MASK


	)

39017 
	#USBHS_USBINTR_UE_SHIFT
 
USB_USBINTR_UE_SHIFT


	)

39018 
	#USBHS_USBINTR_UE
(
x
Ë
	`USB_USBINTR_UE
(x)

	)

39019 
	#USBHS_USBINTR_UEE_MASK
 
USB_USBINTR_UEE_MASK


	)

39020 
	#USBHS_USBINTR_UEE_SHIFT
 
USB_USBINTR_UEE_SHIFT


	)

39021 
	#USBHS_USBINTR_UEE
(
x
Ë
	`USB_USBINTR_UEE
(x)

	)

39022 
	#USBHS_USBINTR_PCE_MASK
 
USB_USBINTR_PCE_MASK


	)

39023 
	#USBHS_USBINTR_PCE_SHIFT
 
USB_USBINTR_PCE_SHIFT


	)

39024 
	#USBHS_USBINTR_PCE
(
x
Ë
	`USB_USBINTR_PCE
(x)

	)

39025 
	#USBHS_USBINTR_FRE_MASK
 
USB_USBINTR_FRE_MASK


	)

39026 
	#USBHS_USBINTR_FRE_SHIFT
 
USB_USBINTR_FRE_SHIFT


	)

39027 
	#USBHS_USBINTR_FRE
(
x
Ë
	`USB_USBINTR_FRE
(x)

	)

39028 
	#USBHS_USBINTR_SEE_MASK
 
USB_USBINTR_SEE_MASK


	)

39029 
	#USBHS_USBINTR_SEE_SHIFT
 
USB_USBINTR_SEE_SHIFT


	)

39030 
	#USBHS_USBINTR_SEE
(
x
Ë
	`USB_USBINTR_SEE
(x)

	)

39031 
	#USBHS_USBINTR_AAE_MASK
 
USB_USBINTR_AAE_MASK


	)

39032 
	#USBHS_USBINTR_AAE_SHIFT
 
USB_USBINTR_AAE_SHIFT


	)

39033 
	#USBHS_USBINTR_AAE
(
x
Ë
	`USB_USBINTR_AAE
(x)

	)

39034 
	#USBHS_USBINTR_URE_MASK
 
USB_USBINTR_URE_MASK


	)

39035 
	#USBHS_USBINTR_URE_SHIFT
 
USB_USBINTR_URE_SHIFT


	)

39036 
	#USBHS_USBINTR_URE
(
x
Ë
	`USB_USBINTR_URE
(x)

	)

39037 
	#USBHS_USBINTR_SRE_MASK
 
USB_USBINTR_SRE_MASK


	)

39038 
	#USBHS_USBINTR_SRE_SHIFT
 
USB_USBINTR_SRE_SHIFT


	)

39039 
	#USBHS_USBINTR_SRE
(
x
Ë
	`USB_USBINTR_SRE
(x)

	)

39040 
	#USBHS_USBINTR_SLE_MASK
 
USB_USBINTR_SLE_MASK


	)

39041 
	#USBHS_USBINTR_SLE_SHIFT
 
USB_USBINTR_SLE_SHIFT


	)

39042 
	#USBHS_USBINTR_SLE
(
x
Ë
	`USB_USBINTR_SLE
(x)

	)

39043 
	#USBHS_USBINTR_ULPIE_MASK
 
USB_USBINTR_ULPIE_MASK


	)

39044 
	#USBHS_USBINTR_ULPIE_SHIFT
 
USB_USBINTR_ULPIE_SHIFT


	)

39045 
	#USBHS_USBINTR_ULPIE
(
x
Ë
	`USB_USBINTR_ULPIE
(x)

	)

39046 
	#USBHS_USBINTR_NAKE_MASK
 
USB_USBINTR_NAKE_MASK


	)

39047 
	#USBHS_USBINTR_NAKE_SHIFT
 
USB_USBINTR_NAKE_SHIFT


	)

39048 
	#USBHS_USBINTR_NAKE
(
x
Ë
	`USB_USBINTR_NAKE
(x)

	)

39049 
	#USBHS_USBINTR_UAIE_MASK
 
USB_USBINTR_UAIE_MASK


	)

39050 
	#USBHS_USBINTR_UAIE_SHIFT
 
USB_USBINTR_UAIE_SHIFT


	)

39051 
	#USBHS_USBINTR_UAIE
(
x
Ë
	`USB_USBINTR_UAIE
(x)

	)

39052 
	#USBHS_USBINTR_UPIE_MASK
 
USB_USBINTR_UPIE_MASK


	)

39053 
	#USBHS_USBINTR_UPIE_SHIFT
 
USB_USBINTR_UPIE_SHIFT


	)

39054 
	#USBHS_USBINTR_UPIE
(
x
Ë
	`USB_USBINTR_UPIE
(x)

	)

39055 
	#USBHS_USBINTR_TIE0_MASK
 
USB_USBINTR_TIE0_MASK


	)

39056 
	#USBHS_USBINTR_TIE0_SHIFT
 
USB_USBINTR_TIE0_SHIFT


	)

39057 
	#USBHS_USBINTR_TIE0
(
x
Ë
	`USB_USBINTR_TIE0
(x)

	)

39058 
	#USBHS_USBINTR_TIE1_MASK
 
USB_USBINTR_TIE1_MASK


	)

39059 
	#USBHS_USBINTR_TIE1_SHIFT
 
USB_USBINTR_TIE1_SHIFT


	)

39060 
	#USBHS_USBINTR_TIE1
(
x
Ë
	`USB_USBINTR_TIE1
(x)

	)

39061 
	#USBHS_FRINDEX_FRINDEX_MASK
 
USB_FRINDEX_FRINDEX_MASK


	)

39062 
	#USBHS_FRINDEX_FRINDEX_SHIFT
 
USB_FRINDEX_FRINDEX_SHIFT


	)

39063 
	#USBHS_FRINDEX_FRINDEX
(
x
Ë
	`USB_FRINDEX_FRINDEX
(x)

	)

39064 
	#USBHS_DEVICEADDR_USBADRA_MASK
 
USB_DEVICEADDR_USBADRA_MASK


	)

39065 
	#USBHS_DEVICEADDR_USBADRA_SHIFT
 
USB_DEVICEADDR_USBADRA_SHIFT


	)

39066 
	#USBHS_DEVICEADDR_USBADRA
(
x
Ë
	`USB_DEVICEADDR_USBADRA
(x)

	)

39067 
	#USBHS_DEVICEADDR_USBADR_MASK
 
USB_DEVICEADDR_USBADR_MASK


	)

39068 
	#USBHS_DEVICEADDR_USBADR_SHIFT
 
USB_DEVICEADDR_USBADR_SHIFT


	)

39069 
	#USBHS_DEVICEADDR_USBADR
(
x
Ë
	`USB_DEVICEADDR_USBADR
(x)

	)

39070 
	#USBHS_PERIODICLISTBASE_PERBASE_MASK
 
USB_PERIODICLISTBASE_BASEADR_MASK


	)

39071 
	#USBHS_PERIODICLISTBASE_PERBASE_SHIFT
 
USB_PERIODICLISTBASE_BASEADR_SHIFT


	)

39072 
	#USBHS_PERIODICLISTBASE_PERBASE
(
x
Ë
	`USB_PERIODICLISTBASE_BASEADR
(x)

	)

39073 
	#USBHS_ASYNCLISTADDR_ASYBASE_MASK
 
USB_ASYNCLISTADDR_ASYBASE_MASK


	)

39074 
	#USBHS_ASYNCLISTADDR_ASYBASE_SHIFT
 
USB_ASYNCLISTADDR_ASYBASE_SHIFT


	)

39075 
	#USBHS_ASYNCLISTADDR_ASYBASE
(
x
Ë
	`USB_ASYNCLISTADDR_ASYBASE
(x)

	)

39076 
	#USBHS_EPLISTADDR_EPBASE_MASK
 
USB_ENDPTLISTADDR_EPBASE_MASK


	)

39077 
	#USBHS_EPLISTADDR_EPBASE_SHIFT
 
USB_ENDPTLISTADDR_EPBASE_SHIFT


	)

39078 
	#USBHS_EPLISTADDR_EPBASE
(
x
Ë
	`USB_ENDPTLISTADDR_EPBASE
(x)

	)

39079 
	#USBHS_BURSTSIZE_RXPBURST_MASK
 
USB_BURSTSIZE_RXPBURST_MASK


	)

39080 
	#USBHS_BURSTSIZE_RXPBURST_SHIFT
 
USB_BURSTSIZE_RXPBURST_SHIFT


	)

39081 
	#USBHS_BURSTSIZE_RXPBURST
(
x
Ë
	`USB_BURSTSIZE_RXPBURST
(x)

	)

39082 
	#USBHS_BURSTSIZE_TXPBURST_MASK
 
USB_BURSTSIZE_TXPBURST_MASK


	)

39083 
	#USBHS_BURSTSIZE_TXPBURST_SHIFT
 
USB_BURSTSIZE_TXPBURST_SHIFT


	)

39084 
	#USBHS_BURSTSIZE_TXPBURST
(
x
Ë
	`USB_BURSTSIZE_TXPBURST
(x)

	)

39085 
	#USBHS_TXFILLTUNING_TXSCHOH_MASK
 
USB_TXFILLTUNING_TXSCHOH_MASK


	)

39086 
	#USBHS_TXFILLTUNING_TXSCHOH_SHIFT
 
USB_TXFILLTUNING_TXSCHOH_SHIFT


	)

39087 
	#USBHS_TXFILLTUNING_TXSCHOH
(
x
Ë
	`USB_TXFILLTUNING_TXSCHOH
(x)

	)

39088 
	#USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
 
USB_TXFILLTUNING_TXSCHHEALTH_MASK


	)

39089 
	#USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT
 
USB_TXFILLTUNING_TXSCHHEALTH_SHIFT


	)

39090 
	#USBHS_TXFILLTUNING_TXSCHHEALTH
(
x
Ë
	`USB_TXFILLTUNING_TXSCHHEALTH
(x)

	)

39091 
	#USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
 
USB_TXFILLTUNING_TXFIFOTHRES_MASK


	)

39092 
	#USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT
 
USB_TXFILLTUNING_TXFIFOTHRES_SHIFT


	)

39093 
	#USBHS_TXFILLTUNING_TXFIFOTHRES
(
x
Ë
	`USB_TXFILLTUNING_TXFIFOTHRES
(x)

	)

39094 
	#USBHS_ENDPTNAK_EPRN_MASK
 
USB_ENDPTNAK_EPRN_MASK


	)

39095 
	#USBHS_ENDPTNAK_EPRN_SHIFT
 
USB_ENDPTNAK_EPRN_SHIFT


	)

39096 
	#USBHS_ENDPTNAK_EPRN
(
x
Ë
	`USB_ENDPTNAK_EPRN
(x)

	)

39097 
	#USBHS_ENDPTNAK_EPTN_MASK
 
USB_ENDPTNAK_EPTN_MASK


	)

39098 
	#USBHS_ENDPTNAK_EPTN_SHIFT
 
USB_ENDPTNAK_EPTN_SHIFT


	)

39099 
	#USBHS_ENDPTNAK_EPTN
(
x
Ë
	`USB_ENDPTNAK_EPTN
(x)

	)

39100 
	#USBHS_ENDPTNAKEN_EPRNE_MASK
 
USB_ENDPTNAKEN_EPRNE_MASK


	)

39101 
	#USBHS_ENDPTNAKEN_EPRNE_SHIFT
 
USB_ENDPTNAKEN_EPRNE_SHIFT


	)

39102 
	#USBHS_ENDPTNAKEN_EPRNE
(
x
Ë
	`USB_ENDPTNAKEN_EPRNE
(x)

	)

39103 
	#USBHS_ENDPTNAKEN_EPTNE_MASK
 
USB_ENDPTNAKEN_EPTNE_MASK


	)

39104 
	#USBHS_ENDPTNAKEN_EPTNE_SHIFT
 
USB_ENDPTNAKEN_EPTNE_SHIFT


	)

39105 
	#USBHS_ENDPTNAKEN_EPTNE
(
x
Ë
	`USB_ENDPTNAKEN_EPTNE
(x)

	)

39106 
	#USBHS_CONFIGFLAG_CF_MASK
 
USB_CONFIGFLAG_CF_MASK


	)

39107 
	#USBHS_CONFIGFLAG_CF_SHIFT
 
USB_CONFIGFLAG_CF_SHIFT


	)

39108 
	#USBHS_CONFIGFLAG_CF
(
x
Ë
	`USB_CONFIGFLAG_CF
(x)

	)

39109 
	#USBHS_PORTSC1_CCS_MASK
 
USB_PORTSC1_CCS_MASK


	)

39110 
	#USBHS_PORTSC1_CCS_SHIFT
 
USB_PORTSC1_CCS_SHIFT


	)

39111 
	#USBHS_PORTSC1_CCS
(
x
Ë
	`USB_PORTSC1_CCS
(x)

	)

39112 
	#USBHS_PORTSC1_CSC_MASK
 
USB_PORTSC1_CSC_MASK


	)

39113 
	#USBHS_PORTSC1_CSC_SHIFT
 
USB_PORTSC1_CSC_SHIFT


	)

39114 
	#USBHS_PORTSC1_CSC
(
x
Ë
	`USB_PORTSC1_CSC
(x)

	)

39115 
	#USBHS_PORTSC1_PE_MASK
 
USB_PORTSC1_PE_MASK


	)

39116 
	#USBHS_PORTSC1_PE_SHIFT
 
USB_PORTSC1_PE_SHIFT


	)

39117 
	#USBHS_PORTSC1_PE
(
x
Ë
	`USB_PORTSC1_PE
(x)

	)

39118 
	#USBHS_PORTSC1_PEC_MASK
 
USB_PORTSC1_PEC_MASK


	)

39119 
	#USBHS_PORTSC1_PEC_SHIFT
 
USB_PORTSC1_PEC_SHIFT


	)

39120 
	#USBHS_PORTSC1_PEC
(
x
Ë
	`USB_PORTSC1_PEC
(x)

	)

39121 
	#USBHS_PORTSC1_OCA_MASK
 
USB_PORTSC1_OCA_MASK


	)

39122 
	#USBHS_PORTSC1_OCA_SHIFT
 
USB_PORTSC1_OCA_SHIFT


	)

39123 
	#USBHS_PORTSC1_OCA
(
x
Ë
	`USB_PORTSC1_OCA
(x)

	)

39124 
	#USBHS_PORTSC1_OCC_MASK
 
USB_PORTSC1_OCC_MASK


	)

39125 
	#USBHS_PORTSC1_OCC_SHIFT
 
USB_PORTSC1_OCC_SHIFT


	)

39126 
	#USBHS_PORTSC1_OCC
(
x
Ë
	`USB_PORTSC1_OCC
(x)

	)

39127 
	#USBHS_PORTSC1_FPR_MASK
 
USB_PORTSC1_FPR_MASK


	)

39128 
	#USBHS_PORTSC1_FPR_SHIFT
 
USB_PORTSC1_FPR_SHIFT


	)

39129 
	#USBHS_PORTSC1_FPR
(
x
Ë
	`USB_PORTSC1_FPR
(x)

	)

39130 
	#USBHS_PORTSC1_SUSP_MASK
 
USB_PORTSC1_SUSP_MASK


	)

39131 
	#USBHS_PORTSC1_SUSP_SHIFT
 
USB_PORTSC1_SUSP_SHIFT


	)

39132 
	#USBHS_PORTSC1_SUSP
(
x
Ë
	`USB_PORTSC1_SUSP
(x)

	)

39133 
	#USBHS_PORTSC1_PR_MASK
 
USB_PORTSC1_PR_MASK


	)

39134 
	#USBHS_PORTSC1_PR_SHIFT
 
USB_PORTSC1_PR_SHIFT


	)

39135 
	#USBHS_PORTSC1_PR
(
x
Ë
	`USB_PORTSC1_PR
(x)

	)

39136 
	#USBHS_PORTSC1_HSP_MASK
 
USB_PORTSC1_HSP_MASK


	)

39137 
	#USBHS_PORTSC1_HSP_SHIFT
 
USB_PORTSC1_HSP_SHIFT


	)

39138 
	#USBHS_PORTSC1_HSP
(
x
Ë
	`USB_PORTSC1_HSP
(x)

	)

39139 
	#USBHS_PORTSC1_LS_MASK
 
USB_PORTSC1_LS_MASK


	)

39140 
	#USBHS_PORTSC1_LS_SHIFT
 
USB_PORTSC1_LS_SHIFT


	)

39141 
	#USBHS_PORTSC1_LS
(
x
Ë
	`USB_PORTSC1_LS
(x)

	)

39142 
	#USBHS_PORTSC1_PP_MASK
 
USB_PORTSC1_PP_MASK


	)

39143 
	#USBHS_PORTSC1_PP_SHIFT
 
USB_PORTSC1_PP_SHIFT


	)

39144 
	#USBHS_PORTSC1_PP
(
x
Ë
	`USB_PORTSC1_PP
(x)

	)

39145 
	#USBHS_PORTSC1_PO_MASK
 
USB_PORTSC1_PO_MASK


	)

39146 
	#USBHS_PORTSC1_PO_SHIFT
 
USB_PORTSC1_PO_SHIFT


	)

39147 
	#USBHS_PORTSC1_PO
(
x
Ë
	`USB_PORTSC1_PO
(x)

	)

39148 
	#USBHS_PORTSC1_PIC_MASK
 
USB_PORTSC1_PIC_MASK


	)

39149 
	#USBHS_PORTSC1_PIC_SHIFT
 
USB_PORTSC1_PIC_SHIFT


	)

39150 
	#USBHS_PORTSC1_PIC
(
x
Ë
	`USB_PORTSC1_PIC
(x)

	)

39151 
	#USBHS_PORTSC1_PTC_MASK
 
USB_PORTSC1_PTC_MASK


	)

39152 
	#USBHS_PORTSC1_PTC_SHIFT
 
USB_PORTSC1_PTC_SHIFT


	)

39153 
	#USBHS_PORTSC1_PTC
(
x
Ë
	`USB_PORTSC1_PTC
(x)

	)

39154 
	#USBHS_PORTSC1_WKCN_MASK
 
USB_PORTSC1_WKCN_MASK


	)

39155 
	#USBHS_PORTSC1_WKCN_SHIFT
 
USB_PORTSC1_WKCN_SHIFT


	)

39156 
	#USBHS_PORTSC1_WKCN
(
x
Ë
	`USB_PORTSC1_WKCN
(x)

	)

39157 
	#USBHS_PORTSC1_WKDS_MASK
 
USB_PORTSC1_WKDC_MASK


	)

39158 
	#USBHS_PORTSC1_WKDS_SHIFT
 
USB_PORTSC1_WKDC_SHIFT


	)

39159 
	#USBHS_PORTSC1_WKDS
(
x
Ë
	`USB_PORTSC1_WKDC
(x)

	)

39160 
	#USBHS_PORTSC1_WKOC_MASK
 
USB_PORTSC1_WKOC_MASK


	)

39161 
	#USBHS_PORTSC1_WKOC_SHIFT
 
USB_PORTSC1_WKOC_SHIFT


	)

39162 
	#USBHS_PORTSC1_WKOC
(
x
Ë
	`USB_PORTSC1_WKOC
(x)

	)

39163 
	#USBHS_PORTSC1_PHCD_MASK
 
USB_PORTSC1_PHCD_MASK


	)

39164 
	#USBHS_PORTSC1_PHCD_SHIFT
 
USB_PORTSC1_PHCD_SHIFT


	)

39165 
	#USBHS_PORTSC1_PHCD
(
x
Ë
	`USB_PORTSC1_PHCD
(x)

	)

39166 
	#USBHS_PORTSC1_PFSC_MASK
 
USB_PORTSC1_PFSC_MASK


	)

39167 
	#USBHS_PORTSC1_PFSC_SHIFT
 
USB_PORTSC1_PFSC_SHIFT


	)

39168 
	#USBHS_PORTSC1_PFSC
(
x
Ë
	`USB_PORTSC1_PFSC
(x)

	)

39169 
	#USBHS_PORTSC1_PTS2_MASK
 
USB_PORTSC1_PTS_2_MASK


	)

39170 
	#USBHS_PORTSC1_PTS2_SHIFT
 
USB_PORTSC1_PTS_2_SHIFT


	)

39171 
	#USBHS_PORTSC1_PTS2
(
x
Ë
	`USB_PORTSC1_PTS_2
(x)

	)

39172 
	#USBHS_PORTSC1_PSPD_MASK
 
USB_PORTSC1_PSPD_MASK


	)

39173 
	#USBHS_PORTSC1_PSPD_SHIFT
 
USB_PORTSC1_PSPD_SHIFT


	)

39174 
	#USBHS_PORTSC1_PSPD
(
x
Ë
	`USB_PORTSC1_PSPD
(x)

	)

39175 
	#USBHS_PORTSC1_PTW_MASK
 
USB_PORTSC1_PTW_MASK


	)

39176 
	#USBHS_PORTSC1_PTW_SHIFT
 
USB_PORTSC1_PTW_SHIFT


	)

39177 
	#USBHS_PORTSC1_PTW
(
x
Ë
	`USB_PORTSC1_PTW
(x)

	)

39178 
	#USBHS_PORTSC1_STS_MASK
 
USB_PORTSC1_STS_MASK


	)

39179 
	#USBHS_PORTSC1_STS_SHIFT
 
USB_PORTSC1_STS_SHIFT


	)

39180 
	#USBHS_PORTSC1_STS
(
x
Ë
	`USB_PORTSC1_STS
(x)

	)

39181 
	#USBHS_PORTSC1_PTS_MASK
 
USB_PORTSC1_PTS_1_MASK


	)

39182 
	#USBHS_PORTSC1_PTS_SHIFT
 
USB_PORTSC1_PTS_1_SHIFT


	)

39183 
	#USBHS_PORTSC1_PTS
(
x
Ë
	`USB_PORTSC1_PTS_1
(x)

	)

39184 
	#USBHS_OTGSC_VD_MASK
 
USB_OTGSC_VD_MASK


	)

39185 
	#USBHS_OTGSC_VD_SHIFT
 
USB_OTGSC_VD_SHIFT


	)

39186 
	#USBHS_OTGSC_VD
(
x
Ë
	`USB_OTGSC_VD
(x)

	)

39187 
	#USBHS_OTGSC_VC_MASK
 
USB_OTGSC_VC_MASK


	)

39188 
	#USBHS_OTGSC_VC_SHIFT
 
USB_OTGSC_VC_SHIFT


	)

39189 
	#USBHS_OTGSC_VC
(
x
Ë
	`USB_OTGSC_VC
(x)

	)

39190 
	#USBHS_OTGSC_OT_MASK
 
USB_OTGSC_OT_MASK


	)

39191 
	#USBHS_OTGSC_OT_SHIFT
 
USB_OTGSC_OT_SHIFT


	)

39192 
	#USBHS_OTGSC_OT
(
x
Ë
	`USB_OTGSC_OT
(x)

	)

39193 
	#USBHS_OTGSC_DP_MASK
 
USB_OTGSC_DP_MASK


	)

39194 
	#USBHS_OTGSC_DP_SHIFT
 
USB_OTGSC_DP_SHIFT


	)

39195 
	#USBHS_OTGSC_DP
(
x
Ë
	`USB_OTGSC_DP
(x)

	)

39196 
	#USBHS_OTGSC_IDPU_MASK
 
USB_OTGSC_IDPU_MASK


	)

39197 
	#USBHS_OTGSC_IDPU_SHIFT
 
USB_OTGSC_IDPU_SHIFT


	)

39198 
	#USBHS_OTGSC_IDPU
(
x
Ë
	`USB_OTGSC_IDPU
(x)

	)

39199 
	#USBHS_OTGSC_ID_MASK
 
USB_OTGSC_ID_MASK


	)

39200 
	#USBHS_OTGSC_ID_SHIFT
 
USB_OTGSC_ID_SHIFT


	)

39201 
	#USBHS_OTGSC_ID
(
x
Ë
	`USB_OTGSC_ID
(x)

	)

39202 
	#USBHS_OTGSC_AVV_MASK
 
USB_OTGSC_AVV_MASK


	)

39203 
	#USBHS_OTGSC_AVV_SHIFT
 
USB_OTGSC_AVV_SHIFT


	)

39204 
	#USBHS_OTGSC_AVV
(
x
Ë
	`USB_OTGSC_AVV
(x)

	)

39205 
	#USBHS_OTGSC_ASV_MASK
 
USB_OTGSC_ASV_MASK


	)

39206 
	#USBHS_OTGSC_ASV_SHIFT
 
USB_OTGSC_ASV_SHIFT


	)

39207 
	#USBHS_OTGSC_ASV
(
x
Ë
	`USB_OTGSC_ASV
(x)

	)

39208 
	#USBHS_OTGSC_BSV_MASK
 
USB_OTGSC_BSV_MASK


	)

39209 
	#USBHS_OTGSC_BSV_SHIFT
 
USB_OTGSC_BSV_SHIFT


	)

39210 
	#USBHS_OTGSC_BSV
(
x
Ë
	`USB_OTGSC_BSV
(x)

	)

39211 
	#USBHS_OTGSC_BSE_MASK
 
USB_OTGSC_BSE_MASK


	)

39212 
	#USBHS_OTGSC_BSE_SHIFT
 
USB_OTGSC_BSE_SHIFT


	)

39213 
	#USBHS_OTGSC_BSE
(
x
Ë
	`USB_OTGSC_BSE
(x)

	)

39214 
	#USBHS_OTGSC_MST_MASK
 
USB_OTGSC_TOG_1MS_MASK


	)

39215 
	#USBHS_OTGSC_MST_SHIFT
 
USB_OTGSC_TOG_1MS_SHIFT


	)

39216 
	#USBHS_OTGSC_MST
(
x
Ë
	`USB_OTGSC_TOG_1MS
(x)

	)

39217 
	#USBHS_OTGSC_DPS_MASK
 
USB_OTGSC_DPS_MASK


	)

39218 
	#USBHS_OTGSC_DPS_SHIFT
 
USB_OTGSC_DPS_SHIFT


	)

39219 
	#USBHS_OTGSC_DPS
(
x
Ë
	`USB_OTGSC_DPS
(x)

	)

39220 
	#USBHS_OTGSC_IDIS_MASK
 
USB_OTGSC_IDIS_MASK


	)

39221 
	#USBHS_OTGSC_IDIS_SHIFT
 
USB_OTGSC_IDIS_SHIFT


	)

39222 
	#USBHS_OTGSC_IDIS
(
x
Ë
	`USB_OTGSC_IDIS
(x)

	)

39223 
	#USBHS_OTGSC_AVVIS_MASK
 
USB_OTGSC_AVVIS_MASK


	)

39224 
	#USBHS_OTGSC_AVVIS_SHIFT
 
USB_OTGSC_AVVIS_SHIFT


	)

39225 
	#USBHS_OTGSC_AVVIS
(
x
Ë
	`USB_OTGSC_AVVIS
(x)

	)

39226 
	#USBHS_OTGSC_ASVIS_MASK
 
USB_OTGSC_ASVIS_MASK


	)

39227 
	#USBHS_OTGSC_ASVIS_SHIFT
 
USB_OTGSC_ASVIS_SHIFT


	)

39228 
	#USBHS_OTGSC_ASVIS
(
x
Ë
	`USB_OTGSC_ASVIS
(x)

	)

39229 
	#USBHS_OTGSC_BSVIS_MASK
 
USB_OTGSC_BSVIS_MASK


	)

39230 
	#USBHS_OTGSC_BSVIS_SHIFT
 
USB_OTGSC_BSVIS_SHIFT


	)

39231 
	#USBHS_OTGSC_BSVIS
(
x
Ë
	`USB_OTGSC_BSVIS
(x)

	)

39232 
	#USBHS_OTGSC_BSEIS_MASK
 
USB_OTGSC_BSEIS_MASK


	)

39233 
	#USBHS_OTGSC_BSEIS_SHIFT
 
USB_OTGSC_BSEIS_SHIFT


	)

39234 
	#USBHS_OTGSC_BSEIS
(
x
Ë
	`USB_OTGSC_BSEIS
(x)

	)

39235 
	#USBHS_OTGSC_MSS_MASK
 
USB_OTGSC_STATUS_1MS_MASK


	)

39236 
	#USBHS_OTGSC_MSS_SHIFT
 
USB_OTGSC_STATUS_1MS_SHIFT


	)

39237 
	#USBHS_OTGSC_MSS
(
x
Ë
	`USB_OTGSC_STATUS_1MS
(x)

	)

39238 
	#USBHS_OTGSC_DPIS_MASK
 
USB_OTGSC_DPIS_MASK


	)

39239 
	#USBHS_OTGSC_DPIS_SHIFT
 
USB_OTGSC_DPIS_SHIFT


	)

39240 
	#USBHS_OTGSC_DPIS
(
x
Ë
	`USB_OTGSC_DPIS
(x)

	)

39241 
	#USBHS_OTGSC_IDIE_MASK
 
USB_OTGSC_IDIE_MASK


	)

39242 
	#USBHS_OTGSC_IDIE_SHIFT
 
USB_OTGSC_IDIE_SHIFT


	)

39243 
	#USBHS_OTGSC_IDIE
(
x
Ë
	`USB_OTGSC_IDIE
(x)

	)

39244 
	#USBHS_OTGSC_AVVIE_MASK
 
USB_OTGSC_AVVIE_MASK


	)

39245 
	#USBHS_OTGSC_AVVIE_SHIFT
 
USB_OTGSC_AVVIE_SHIFT


	)

39246 
	#USBHS_OTGSC_AVVIE
(
x
Ë
	`USB_OTGSC_AVVIE
(x)

	)

39247 
	#USBHS_OTGSC_ASVIE_MASK
 
USB_OTGSC_ASVIE_MASK


	)

39248 
	#USBHS_OTGSC_ASVIE_SHIFT
 
USB_OTGSC_ASVIE_SHIFT


	)

39249 
	#USBHS_OTGSC_ASVIE
(
x
Ë
	`USB_OTGSC_ASVIE
(x)

	)

39250 
	#USBHS_OTGSC_BSVIE_MASK
 
USB_OTGSC_BSVIE_MASK


	)

39251 
	#USBHS_OTGSC_BSVIE_SHIFT
 
USB_OTGSC_BSVIE_SHIFT


	)

39252 
	#USBHS_OTGSC_BSVIE
(
x
Ë
	`USB_OTGSC_BSVIE
(x)

	)

39253 
	#USBHS_OTGSC_BSEIE_MASK
 
USB_OTGSC_BSEIE_MASK


	)

39254 
	#USBHS_OTGSC_BSEIE_SHIFT
 
USB_OTGSC_BSEIE_SHIFT


	)

39255 
	#USBHS_OTGSC_BSEIE
(
x
Ë
	`USB_OTGSC_BSEIE
(x)

	)

39256 
	#USBHS_OTGSC_MSE_MASK
 
USB_OTGSC_EN_1MS_MASK


	)

39257 
	#USBHS_OTGSC_MSE_SHIFT
 
USB_OTGSC_EN_1MS_SHIFT


	)

39258 
	#USBHS_OTGSC_MSE
(
x
Ë
	`USB_OTGSC_EN_1MS
(x)

	)

39259 
	#USBHS_OTGSC_DPIE_MASK
 
USB_OTGSC_DPIE_MASK


	)

39260 
	#USBHS_OTGSC_DPIE_SHIFT
 
USB_OTGSC_DPIE_SHIFT


	)

39261 
	#USBHS_OTGSC_DPIE
(
x
Ë
	`USB_OTGSC_DPIE
(x)

	)

39262 
	#USBHS_USBMODE_CM_MASK
 
USB_USBMODE_CM_MASK


	)

39263 
	#USBHS_USBMODE_CM_SHIFT
 
USB_USBMODE_CM_SHIFT


	)

39264 
	#USBHS_USBMODE_CM
(
x
Ë
	`USB_USBMODE_CM
(x)

	)

39265 
	#USBHS_USBMODE_ES_MASK
 
USB_USBMODE_ES_MASK


	)

39266 
	#USBHS_USBMODE_ES_SHIFT
 
USB_USBMODE_ES_SHIFT


	)

39267 
	#USBHS_USBMODE_ES
(
x
Ë
	`USB_USBMODE_ES
(x)

	)

39268 
	#USBHS_USBMODE_SLOM_MASK
 
USB_USBMODE_SLOM_MASK


	)

39269 
	#USBHS_USBMODE_SLOM_SHIFT
 
USB_USBMODE_SLOM_SHIFT


	)

39270 
	#USBHS_USBMODE_SLOM
(
x
Ë
	`USB_USBMODE_SLOM
(x)

	)

39271 
	#USBHS_USBMODE_SDIS_MASK
 
USB_USBMODE_SDIS_MASK


	)

39272 
	#USBHS_USBMODE_SDIS_SHIFT
 
USB_USBMODE_SDIS_SHIFT


	)

39273 
	#USBHS_USBMODE_SDIS
(
x
Ë
	`USB_USBMODE_SDIS
(x)

	)

39274 
	#USBHS_EPSETUPSR_EPSETUPSTAT_MASK
 
USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK


	)

39275 
	#USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT
 
USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT


	)

39276 
	#USBHS_EPSETUPSR_EPSETUPSTAT
(
x
Ë
	`USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT
(x)

	)

39277 
	#USBHS_EPPRIME_PERB_MASK
 
USB_ENDPTPRIME_PERB_MASK


	)

39278 
	#USBHS_EPPRIME_PERB_SHIFT
 
USB_ENDPTPRIME_PERB_SHIFT


	)

39279 
	#USBHS_EPPRIME_PERB
(
x
Ë
	`USB_ENDPTPRIME_PERB
(x)

	)

39280 
	#USBHS_EPPRIME_PETB_MASK
 
USB_ENDPTPRIME_PETB_MASK


	)

39281 
	#USBHS_EPPRIME_PETB_SHIFT
 
USB_ENDPTPRIME_PETB_SHIFT


	)

39282 
	#USBHS_EPPRIME_PETB
(
x
Ë
	`USB_ENDPTPRIME_PETB
(x)

	)

39283 
	#USBHS_EPFLUSH_FERB_MASK
 
USB_ENDPTFLUSH_FERB_MASK


	)

39284 
	#USBHS_EPFLUSH_FERB_SHIFT
 
USB_ENDPTFLUSH_FERB_SHIFT


	)

39285 
	#USBHS_EPFLUSH_FERB
(
x
Ë
	`USB_ENDPTFLUSH_FERB
(x)

	)

39286 
	#USBHS_EPFLUSH_FETB_MASK
 
USB_ENDPTFLUSH_FETB_MASK


	)

39287 
	#USBHS_EPFLUSH_FETB_SHIFT
 
USB_ENDPTFLUSH_FETB_SHIFT


	)

39288 
	#USBHS_EPFLUSH_FETB
(
x
Ë
	`USB_ENDPTFLUSH_FETB
(x)

	)

39289 
	#USBHS_EPSR_ERBR_MASK
 
USB_ENDPTSTAT_ERBR_MASK


	)

39290 
	#USBHS_EPSR_ERBR_SHIFT
 
USB_ENDPTSTAT_ERBR_SHIFT


	)

39291 
	#USBHS_EPSR_ERBR
(
x
Ë
	`USB_ENDPTSTAT_ERBR
(x)

	)

39292 
	#USBHS_EPSR_ETBR_MASK
 
USB_ENDPTSTAT_ETBR_MASK


	)

39293 
	#USBHS_EPSR_ETBR_SHIFT
 
USB_ENDPTSTAT_ETBR_SHIFT


	)

39294 
	#USBHS_EPSR_ETBR
(
x
Ë
	`USB_ENDPTSTAT_ETBR
(x)

	)

39295 
	#USBHS_EPCOMPLETE_ERCE_MASK
 
USB_ENDPTCOMPLETE_ERCE_MASK


	)

39296 
	#USBHS_EPCOMPLETE_ERCE_SHIFT
 
USB_ENDPTCOMPLETE_ERCE_SHIFT


	)

39297 
	#USBHS_EPCOMPLETE_ERCE
(
x
Ë
	`USB_ENDPTCOMPLETE_ERCE
(x)

	)

39298 
	#USBHS_EPCOMPLETE_ETCE_MASK
 
USB_ENDPTCOMPLETE_ETCE_MASK


	)

39299 
	#USBHS_EPCOMPLETE_ETCE_SHIFT
 
USB_ENDPTCOMPLETE_ETCE_SHIFT


	)

39300 
	#USBHS_EPCOMPLETE_ETCE
(
x
Ë
	`USB_ENDPTCOMPLETE_ETCE
(x)

	)

39301 
	#USBHS_EPCR0_RXS_MASK
 
USB_ENDPTCTRL0_RXS_MASK


	)

39302 
	#USBHS_EPCR0_RXS_SHIFT
 
USB_ENDPTCTRL0_RXS_SHIFT


	)

39303 
	#USBHS_EPCR0_RXS
(
x
Ë
	`USB_ENDPTCTRL0_RXS
(x)

	)

39304 
	#USBHS_EPCR0_RXT_MASK
 
USB_ENDPTCTRL0_RXT_MASK


	)

39305 
	#USBHS_EPCR0_RXT_SHIFT
 
USB_ENDPTCTRL0_RXT_SHIFT


	)

39306 
	#USBHS_EPCR0_RXT
(
x
Ë
	`USB_ENDPTCTRL0_RXT
(x)

	)

39307 
	#USBHS_EPCR0_RXE_MASK
 
USB_ENDPTCTRL0_RXE_MASK


	)

39308 
	#USBHS_EPCR0_RXE_SHIFT
 
USB_ENDPTCTRL0_RXE_SHIFT


	)

39309 
	#USBHS_EPCR0_RXE
(
x
Ë
	`USB_ENDPTCTRL0_RXE
(x)

	)

39310 
	#USBHS_EPCR0_TXS_MASK
 
USB_ENDPTCTRL0_TXS_MASK


	)

39311 
	#USBHS_EPCR0_TXS_SHIFT
 
USB_ENDPTCTRL0_TXS_SHIFT


	)

39312 
	#USBHS_EPCR0_TXS
(
x
Ë
	`USB_ENDPTCTRL0_TXS
(x)

	)

39313 
	#USBHS_EPCR0_TXT_MASK
 
USB_ENDPTCTRL0_TXT_MASK


	)

39314 
	#USBHS_EPCR0_TXT_SHIFT
 
USB_ENDPTCTRL0_TXT_SHIFT


	)

39315 
	#USBHS_EPCR0_TXT
(
x
Ë
	`USB_ENDPTCTRL0_TXT
(x)

	)

39316 
	#USBHS_EPCR0_TXE_MASK
 
USB_ENDPTCTRL0_TXE_MASK


	)

39317 
	#USBHS_EPCR0_TXE_SHIFT
 
USB_ENDPTCTRL0_TXE_SHIFT


	)

39318 
	#USBHS_EPCR0_TXE
(
x
Ë
	`USB_ENDPTCTRL0_TXE
(x)

	)

39319 
	#USBHS_EPCR_RXS_MASK
 
USB_ENDPTCTRL_RXS_MASK


	)

39320 
	#USBHS_EPCR_RXS_SHIFT
 
USB_ENDPTCTRL_RXS_SHIFT


	)

39321 
	#USBHS_EPCR_RXS
(
x
Ë
	`USB_ENDPTCTRL_RXS
(x)

	)

39322 
	#USBHS_EPCR_RXD_MASK
 
USB_ENDPTCTRL_RXD_MASK


	)

39323 
	#USBHS_EPCR_RXD_SHIFT
 
USB_ENDPTCTRL_RXD_SHIFT


	)

39324 
	#USBHS_EPCR_RXD
(
x
Ë
	`USB_ENDPTCTRL_RXD
(x)

	)

39325 
	#USBHS_EPCR_RXT_MASK
 
USB_ENDPTCTRL_RXT_MASK


	)

39326 
	#USBHS_EPCR_RXT_SHIFT
 
USB_ENDPTCTRL_RXT_SHIFT


	)

39327 
	#USBHS_EPCR_RXT
(
x
Ë
	`USB_ENDPTCTRL_RXT
(x)

	)

39328 
	#USBHS_EPCR_RXI_MASK
 
USB_ENDPTCTRL_RXI_MASK


	)

39329 
	#USBHS_EPCR_RXI_SHIFT
 
USB_ENDPTCTRL_RXI_SHIFT


	)

39330 
	#USBHS_EPCR_RXI
(
x
Ë
	`USB_ENDPTCTRL_RXI
(x)

	)

39331 
	#USBHS_EPCR_RXR_MASK
 
USB_ENDPTCTRL_RXR_MASK


	)

39332 
	#USBHS_EPCR_RXR_SHIFT
 
USB_ENDPTCTRL_RXR_SHIFT


	)

39333 
	#USBHS_EPCR_RXR
(
x
Ë
	`USB_ENDPTCTRL_RXR
(x)

	)

39334 
	#USBHS_EPCR_RXE_MASK
 
USB_ENDPTCTRL_RXE_MASK


	)

39335 
	#USBHS_EPCR_RXE_SHIFT
 
USB_ENDPTCTRL_RXE_SHIFT


	)

39336 
	#USBHS_EPCR_RXE
(
x
Ë
	`USB_ENDPTCTRL_RXE
(x)

	)

39337 
	#USBHS_EPCR_TXS_MASK
 
USB_ENDPTCTRL_TXS_MASK


	)

39338 
	#USBHS_EPCR_TXS_SHIFT
 
USB_ENDPTCTRL_TXS_SHIFT


	)

39339 
	#USBHS_EPCR_TXS
(
x
Ë
	`USB_ENDPTCTRL_TXS
(x)

	)

39340 
	#USBHS_EPCR_TXD_MASK
 
USB_ENDPTCTRL_TXD_MASK


	)

39341 
	#USBHS_EPCR_TXD_SHIFT
 
USB_ENDPTCTRL_TXD_SHIFT


	)

39342 
	#USBHS_EPCR_TXD
(
x
Ë
	`USB_ENDPTCTRL_TXD
(x)

	)

39343 
	#USBHS_EPCR_TXT_MASK
 
USB_ENDPTCTRL_TXT_MASK


	)

39344 
	#USBHS_EPCR_TXT_SHIFT
 
USB_ENDPTCTRL_TXT_SHIFT


	)

39345 
	#USBHS_EPCR_TXT
(
x
Ë
	`USB_ENDPTCTRL_TXT
(x)

	)

39346 
	#USBHS_EPCR_TXI_MASK
 
USB_ENDPTCTRL_TXI_MASK


	)

39347 
	#USBHS_EPCR_TXI_SHIFT
 
USB_ENDPTCTRL_TXI_SHIFT


	)

39348 
	#USBHS_EPCR_TXI
(
x
Ë
	`USB_ENDPTCTRL_TXI
(x)

	)

39349 
	#USBHS_EPCR_TXR_MASK
 
USB_ENDPTCTRL_TXR_MASK


	)

39350 
	#USBHS_EPCR_TXR_SHIFT
 
USB_ENDPTCTRL_TXR_SHIFT


	)

39351 
	#USBHS_EPCR_TXR
(
x
Ë
	`USB_ENDPTCTRL_TXR
(x)

	)

39352 
	#USBHS_EPCR_TXE_MASK
 
USB_ENDPTCTRL_TXE_MASK


	)

39353 
	#USBHS_EPCR_TXE_SHIFT
 
USB_ENDPTCTRL_TXE_SHIFT


	)

39354 
	#USBHS_EPCR_TXE
(
x
Ë
	`USB_ENDPTCTRL_TXE
(x)

	)

39355 
	#USBHS_EPCR_COUNT
 
USB_ENDPTCTRL_COUNT


	)

39356 
	#USBHS_Ty≥
 
USB_Ty≥


	)

39357 
	#USBHS_BASE_ADDRS
 { 
USB1_BASE
, 
USB2_BASE
 }

	)

39358 
	#USBHS_IRQS
 { 
USB_OTG1_IRQn
, 
USB_OTG2_IRQn
 }

	)

39377 
__IO
 
uöt32_t
 
	mUSB_OTGn_CTRL
;

39378 
uöt8_t
 
	mRESERVED_0
[20];

39379 
__IO
 
uöt32_t
 
	mUSB_OTGn_PHY_CTRL_0
;

39380 } 
	tUSBNC_Ty≥
;

39392 
	#USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK
 (0x80U)

	)

39393 
	#USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT
 (7U)

	)

39394 
	#USBNC_USB_OTGn_CTRL_OVER_CUR_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK
)

	)

39395 
	#USBNC_USB_OTGn_CTRL_OVER_CUR_POL_MASK
 (0x100U)

	)

39396 
	#USBNC_USB_OTGn_CTRL_OVER_CUR_POL_SHIFT
 (8U)

	)

39397 
	#USBNC_USB_OTGn_CTRL_OVER_CUR_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_OVER_CUR_POL_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_OVER_CUR_POL_MASK
)

	)

39398 
	#USBNC_USB_OTGn_CTRL_PWR_POL_MASK
 (0x200U)

	)

39399 
	#USBNC_USB_OTGn_CTRL_PWR_POL_SHIFT
 (9U)

	)

39400 
	#USBNC_USB_OTGn_CTRL_PWR_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_PWR_POL_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_PWR_POL_MASK
)

	)

39401 
	#USBNC_USB_OTGn_CTRL_WIE_MASK
 (0x400U)

	)

39402 
	#USBNC_USB_OTGn_CTRL_WIE_SHIFT
 (10U)

	)

39403 
	#USBNC_USB_OTGn_CTRL_WIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WIE_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WIE_MASK
)

	)

39404 
	#USBNC_USB_OTGn_CTRL_WKUP_SW_EN_MASK
 (0x4000U)

	)

39405 
	#USBNC_USB_OTGn_CTRL_WKUP_SW_EN_SHIFT
 (14U)

	)

39406 
	#USBNC_USB_OTGn_CTRL_WKUP_SW_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WKUP_SW_EN_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WKUP_SW_EN_MASK
)

	)

39407 
	#USBNC_USB_OTGn_CTRL_WKUP_SW_MASK
 (0x8000U)

	)

39408 
	#USBNC_USB_OTGn_CTRL_WKUP_SW_SHIFT
 (15U)

	)

39409 
	#USBNC_USB_OTGn_CTRL_WKUP_SW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WKUP_SW_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WKUP_SW_MASK
)

	)

39410 
	#USBNC_USB_OTGn_CTRL_WKUP_ID_EN_MASK
 (0x10000U)

	)

39411 
	#USBNC_USB_OTGn_CTRL_WKUP_ID_EN_SHIFT
 (16U)

	)

39412 
	#USBNC_USB_OTGn_CTRL_WKUP_ID_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WKUP_ID_EN_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WKUP_ID_EN_MASK
)

	)

39413 
	#USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_MASK
 (0x20000U)

	)

39414 
	#USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_SHIFT
 (17U)

	)

39415 
	#USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_MASK
)

	)

39416 
	#USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_MASK
 (0x20000000U)

	)

39417 
	#USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_SHIFT
 (29U)

	)

39418 
	#USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_MASK
)

	)

39419 
	#USBNC_USB_OTGn_CTRL_WIR_MASK
 (0x80000000U)

	)

39420 
	#USBNC_USB_OTGn_CTRL_WIR_SHIFT
 (31U)

	)

39421 
	#USBNC_USB_OTGn_CTRL_WIR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_CTRL_WIR_SHIFT
)Ë& 
USBNC_USB_OTGn_CTRL_WIR_MASK
)

	)

39424 
	#USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK
 (0x80000000U)

	)

39425 
	#USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT
 (31U)

	)

39426 
	#USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT
)Ë& 
USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK
)

	)

39436 
	#USBNC1_BASE
 (0x2184800u)

	)

39438 
	#USBNC1
 ((
USBNC_Ty≥
 *)
USBNC1_BASE
)

	)

39440 
	#USBNC2_BASE
 (0x2184804u)

	)

39442 
	#USBNC2
 ((
USBNC_Ty≥
 *)
USBNC2_BASE
)

	)

39444 
	#USBNC_BASE_ADDRS
 { 0u, 
USBNC1_BASE
, 
USBNC2_BASE
 }

	)

39446 
	#USBNC_BASE_PTRS
 { (
USBNC_Ty≥
 *)0u, 
USBNC1
, 
USBNC2
 }

	)

39464 
__IO
 
uöt32_t
 
	mPWD
;

39465 
__IO
 
uöt32_t
 
	mPWD_SET
;

39466 
__IO
 
uöt32_t
 
	mPWD_CLR
;

39467 
__IO
 
uöt32_t
 
	mPWD_TOG
;

39468 
__IO
 
uöt32_t
 
	mTX
;

39469 
__IO
 
uöt32_t
 
	mTX_SET
;

39470 
__IO
 
uöt32_t
 
	mTX_CLR
;

39471 
__IO
 
uöt32_t
 
	mTX_TOG
;

39472 
__IO
 
uöt32_t
 
	mRX
;

39473 
__IO
 
uöt32_t
 
	mRX_SET
;

39474 
__IO
 
uöt32_t
 
	mRX_CLR
;

39475 
__IO
 
uöt32_t
 
	mRX_TOG
;

39476 
__IO
 
uöt32_t
 
	mCTRL
;

39477 
__IO
 
uöt32_t
 
	mCTRL_SET
;

39478 
__IO
 
uöt32_t
 
	mCTRL_CLR
;

39479 
__IO
 
uöt32_t
 
	mCTRL_TOG
;

39480 
__IO
 
uöt32_t
 
	mSTATUS
;

39481 
uöt8_t
 
	mRESERVED_0
[12];

39482 
__IO
 
uöt32_t
 
	mDEBUGr
;

39483 
__IO
 
uöt32_t
 
	mDEBUG_SET
;

39484 
__IO
 
uöt32_t
 
	mDEBUG_CLR
;

39485 
__IO
 
uöt32_t
 
	mDEBUG_TOG
;

39486 
__I
 
uöt32_t
 
	mDEBUG0_STATUS
;

39487 
uöt8_t
 
	mRESERVED_1
[12];

39488 
__IO
 
uöt32_t
 
	mDEBUG1
;

39489 
__IO
 
uöt32_t
 
	mDEBUG1_SET
;

39490 
__IO
 
uöt32_t
 
	mDEBUG1_CLR
;

39491 
__IO
 
uöt32_t
 
	mDEBUG1_TOG
;

39492 
__I
 
uöt32_t
 
	mVERSION
;

39493 } 
	tUSBPHY_Ty≥
;

39505 
	#USBPHY_PWD_RSVD0_MASK
 (0x3FFU)

	)

39506 
	#USBPHY_PWD_RSVD0_SHIFT
 (0U)

	)

39507 
	#USBPHY_PWD_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RSVD0_SHIFT
)Ë& 
USBPHY_PWD_RSVD0_MASK
)

	)

39508 
	#USBPHY_PWD_TXPWDFS_MASK
 (0x400U)

	)

39509 
	#USBPHY_PWD_TXPWDFS_SHIFT
 (10U)

	)

39510 
	#USBPHY_PWD_TXPWDFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TXPWDFS_SHIFT
)Ë& 
USBPHY_PWD_TXPWDFS_MASK
)

	)

39511 
	#USBPHY_PWD_TXPWDIBIAS_MASK
 (0x800U)

	)

39512 
	#USBPHY_PWD_TXPWDIBIAS_SHIFT
 (11U)

	)

39513 
	#USBPHY_PWD_TXPWDIBIAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TXPWDIBIAS_SHIFT
)Ë& 
USBPHY_PWD_TXPWDIBIAS_MASK
)

	)

39514 
	#USBPHY_PWD_TXPWDV2I_MASK
 (0x1000U)

	)

39515 
	#USBPHY_PWD_TXPWDV2I_SHIFT
 (12U)

	)

39516 
	#USBPHY_PWD_TXPWDV2I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TXPWDV2I_SHIFT
)Ë& 
USBPHY_PWD_TXPWDV2I_MASK
)

	)

39517 
	#USBPHY_PWD_RSVD1_MASK
 (0x1E000U)

	)

39518 
	#USBPHY_PWD_RSVD1_SHIFT
 (13U)

	)

39519 
	#USBPHY_PWD_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RSVD1_SHIFT
)Ë& 
USBPHY_PWD_RSVD1_MASK
)

	)

39520 
	#USBPHY_PWD_RXPWDENV_MASK
 (0x20000U)

	)

39521 
	#USBPHY_PWD_RXPWDENV_SHIFT
 (17U)

	)

39522 
	#USBPHY_PWD_RXPWDENV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RXPWDENV_SHIFT
)Ë& 
USBPHY_PWD_RXPWDENV_MASK
)

	)

39523 
	#USBPHY_PWD_RXPWD1PT1_MASK
 (0x40000U)

	)

39524 
	#USBPHY_PWD_RXPWD1PT1_SHIFT
 (18U)

	)

39525 
	#USBPHY_PWD_RXPWD1PT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RXPWD1PT1_SHIFT
)Ë& 
USBPHY_PWD_RXPWD1PT1_MASK
)

	)

39526 
	#USBPHY_PWD_RXPWDDIFF_MASK
 (0x80000U)

	)

39527 
	#USBPHY_PWD_RXPWDDIFF_SHIFT
 (19U)

	)

39528 
	#USBPHY_PWD_RXPWDDIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RXPWDDIFF_SHIFT
)Ë& 
USBPHY_PWD_RXPWDDIFF_MASK
)

	)

39529 
	#USBPHY_PWD_RXPWDRX_MASK
 (0x100000U)

	)

39530 
	#USBPHY_PWD_RXPWDRX_SHIFT
 (20U)

	)

39531 
	#USBPHY_PWD_RXPWDRX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RXPWDRX_SHIFT
)Ë& 
USBPHY_PWD_RXPWDRX_MASK
)

	)

39532 
	#USBPHY_PWD_RSVD2_MASK
 (0xFFE00000U)

	)

39533 
	#USBPHY_PWD_RSVD2_SHIFT
 (21U)

	)

39534 
	#USBPHY_PWD_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_RSVD2_SHIFT
)Ë& 
USBPHY_PWD_RSVD2_MASK
)

	)

39537 
	#USBPHY_PWD_SET_RSVD0_MASK
 (0x3FFU)

	)

39538 
	#USBPHY_PWD_SET_RSVD0_SHIFT
 (0U)

	)

39539 
	#USBPHY_PWD_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RSVD0_SHIFT
)Ë& 
USBPHY_PWD_SET_RSVD0_MASK
)

	)

39540 
	#USBPHY_PWD_SET_TXPWDFS_MASK
 (0x400U)

	)

39541 
	#USBPHY_PWD_SET_TXPWDFS_SHIFT
 (10U)

	)

39542 
	#USBPHY_PWD_SET_TXPWDFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_TXPWDFS_SHIFT
)Ë& 
USBPHY_PWD_SET_TXPWDFS_MASK
)

	)

39543 
	#USBPHY_PWD_SET_TXPWDIBIAS_MASK
 (0x800U)

	)

39544 
	#USBPHY_PWD_SET_TXPWDIBIAS_SHIFT
 (11U)

	)

39545 
	#USBPHY_PWD_SET_TXPWDIBIAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_TXPWDIBIAS_SHIFT
)Ë& 
USBPHY_PWD_SET_TXPWDIBIAS_MASK
)

	)

39546 
	#USBPHY_PWD_SET_TXPWDV2I_MASK
 (0x1000U)

	)

39547 
	#USBPHY_PWD_SET_TXPWDV2I_SHIFT
 (12U)

	)

39548 
	#USBPHY_PWD_SET_TXPWDV2I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_TXPWDV2I_SHIFT
)Ë& 
USBPHY_PWD_SET_TXPWDV2I_MASK
)

	)

39549 
	#USBPHY_PWD_SET_RSVD1_MASK
 (0x1E000U)

	)

39550 
	#USBPHY_PWD_SET_RSVD1_SHIFT
 (13U)

	)

39551 
	#USBPHY_PWD_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RSVD1_SHIFT
)Ë& 
USBPHY_PWD_SET_RSVD1_MASK
)

	)

39552 
	#USBPHY_PWD_SET_RXPWDENV_MASK
 (0x20000U)

	)

39553 
	#USBPHY_PWD_SET_RXPWDENV_SHIFT
 (17U)

	)

39554 
	#USBPHY_PWD_SET_RXPWDENV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RXPWDENV_SHIFT
)Ë& 
USBPHY_PWD_SET_RXPWDENV_MASK
)

	)

39555 
	#USBPHY_PWD_SET_RXPWD1PT1_MASK
 (0x40000U)

	)

39556 
	#USBPHY_PWD_SET_RXPWD1PT1_SHIFT
 (18U)

	)

39557 
	#USBPHY_PWD_SET_RXPWD1PT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RXPWD1PT1_SHIFT
)Ë& 
USBPHY_PWD_SET_RXPWD1PT1_MASK
)

	)

39558 
	#USBPHY_PWD_SET_RXPWDDIFF_MASK
 (0x80000U)

	)

39559 
	#USBPHY_PWD_SET_RXPWDDIFF_SHIFT
 (19U)

	)

39560 
	#USBPHY_PWD_SET_RXPWDDIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RXPWDDIFF_SHIFT
)Ë& 
USBPHY_PWD_SET_RXPWDDIFF_MASK
)

	)

39561 
	#USBPHY_PWD_SET_RXPWDRX_MASK
 (0x100000U)

	)

39562 
	#USBPHY_PWD_SET_RXPWDRX_SHIFT
 (20U)

	)

39563 
	#USBPHY_PWD_SET_RXPWDRX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RXPWDRX_SHIFT
)Ë& 
USBPHY_PWD_SET_RXPWDRX_MASK
)

	)

39564 
	#USBPHY_PWD_SET_RSVD2_MASK
 (0xFFE00000U)

	)

39565 
	#USBPHY_PWD_SET_RSVD2_SHIFT
 (21U)

	)

39566 
	#USBPHY_PWD_SET_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_SET_RSVD2_SHIFT
)Ë& 
USBPHY_PWD_SET_RSVD2_MASK
)

	)

39569 
	#USBPHY_PWD_CLR_RSVD0_MASK
 (0x3FFU)

	)

39570 
	#USBPHY_PWD_CLR_RSVD0_SHIFT
 (0U)

	)

39571 
	#USBPHY_PWD_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RSVD0_SHIFT
)Ë& 
USBPHY_PWD_CLR_RSVD0_MASK
)

	)

39572 
	#USBPHY_PWD_CLR_TXPWDFS_MASK
 (0x400U)

	)

39573 
	#USBPHY_PWD_CLR_TXPWDFS_SHIFT
 (10U)

	)

39574 
	#USBPHY_PWD_CLR_TXPWDFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_TXPWDFS_SHIFT
)Ë& 
USBPHY_PWD_CLR_TXPWDFS_MASK
)

	)

39575 
	#USBPHY_PWD_CLR_TXPWDIBIAS_MASK
 (0x800U)

	)

39576 
	#USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT
 (11U)

	)

39577 
	#USBPHY_PWD_CLR_TXPWDIBIAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT
)Ë& 
USBPHY_PWD_CLR_TXPWDIBIAS_MASK
)

	)

39578 
	#USBPHY_PWD_CLR_TXPWDV2I_MASK
 (0x1000U)

	)

39579 
	#USBPHY_PWD_CLR_TXPWDV2I_SHIFT
 (12U)

	)

39580 
	#USBPHY_PWD_CLR_TXPWDV2I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_TXPWDV2I_SHIFT
)Ë& 
USBPHY_PWD_CLR_TXPWDV2I_MASK
)

	)

39581 
	#USBPHY_PWD_CLR_RSVD1_MASK
 (0x1E000U)

	)

39582 
	#USBPHY_PWD_CLR_RSVD1_SHIFT
 (13U)

	)

39583 
	#USBPHY_PWD_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RSVD1_SHIFT
)Ë& 
USBPHY_PWD_CLR_RSVD1_MASK
)

	)

39584 
	#USBPHY_PWD_CLR_RXPWDENV_MASK
 (0x20000U)

	)

39585 
	#USBPHY_PWD_CLR_RXPWDENV_SHIFT
 (17U)

	)

39586 
	#USBPHY_PWD_CLR_RXPWDENV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RXPWDENV_SHIFT
)Ë& 
USBPHY_PWD_CLR_RXPWDENV_MASK
)

	)

39587 
	#USBPHY_PWD_CLR_RXPWD1PT1_MASK
 (0x40000U)

	)

39588 
	#USBPHY_PWD_CLR_RXPWD1PT1_SHIFT
 (18U)

	)

39589 
	#USBPHY_PWD_CLR_RXPWD1PT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RXPWD1PT1_SHIFT
)Ë& 
USBPHY_PWD_CLR_RXPWD1PT1_MASK
)

	)

39590 
	#USBPHY_PWD_CLR_RXPWDDIFF_MASK
 (0x80000U)

	)

39591 
	#USBPHY_PWD_CLR_RXPWDDIFF_SHIFT
 (19U)

	)

39592 
	#USBPHY_PWD_CLR_RXPWDDIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RXPWDDIFF_SHIFT
)Ë& 
USBPHY_PWD_CLR_RXPWDDIFF_MASK
)

	)

39593 
	#USBPHY_PWD_CLR_RXPWDRX_MASK
 (0x100000U)

	)

39594 
	#USBPHY_PWD_CLR_RXPWDRX_SHIFT
 (20U)

	)

39595 
	#USBPHY_PWD_CLR_RXPWDRX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RXPWDRX_SHIFT
)Ë& 
USBPHY_PWD_CLR_RXPWDRX_MASK
)

	)

39596 
	#USBPHY_PWD_CLR_RSVD2_MASK
 (0xFFE00000U)

	)

39597 
	#USBPHY_PWD_CLR_RSVD2_SHIFT
 (21U)

	)

39598 
	#USBPHY_PWD_CLR_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_CLR_RSVD2_SHIFT
)Ë& 
USBPHY_PWD_CLR_RSVD2_MASK
)

	)

39601 
	#USBPHY_PWD_TOG_RSVD0_MASK
 (0x3FFU)

	)

39602 
	#USBPHY_PWD_TOG_RSVD0_SHIFT
 (0U)

	)

39603 
	#USBPHY_PWD_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RSVD0_SHIFT
)Ë& 
USBPHY_PWD_TOG_RSVD0_MASK
)

	)

39604 
	#USBPHY_PWD_TOG_TXPWDFS_MASK
 (0x400U)

	)

39605 
	#USBPHY_PWD_TOG_TXPWDFS_SHIFT
 (10U)

	)

39606 
	#USBPHY_PWD_TOG_TXPWDFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_TXPWDFS_SHIFT
)Ë& 
USBPHY_PWD_TOG_TXPWDFS_MASK
)

	)

39607 
	#USBPHY_PWD_TOG_TXPWDIBIAS_MASK
 (0x800U)

	)

39608 
	#USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT
 (11U)

	)

39609 
	#USBPHY_PWD_TOG_TXPWDIBIAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT
)Ë& 
USBPHY_PWD_TOG_TXPWDIBIAS_MASK
)

	)

39610 
	#USBPHY_PWD_TOG_TXPWDV2I_MASK
 (0x1000U)

	)

39611 
	#USBPHY_PWD_TOG_TXPWDV2I_SHIFT
 (12U)

	)

39612 
	#USBPHY_PWD_TOG_TXPWDV2I
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_TXPWDV2I_SHIFT
)Ë& 
USBPHY_PWD_TOG_TXPWDV2I_MASK
)

	)

39613 
	#USBPHY_PWD_TOG_RSVD1_MASK
 (0x1E000U)

	)

39614 
	#USBPHY_PWD_TOG_RSVD1_SHIFT
 (13U)

	)

39615 
	#USBPHY_PWD_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RSVD1_SHIFT
)Ë& 
USBPHY_PWD_TOG_RSVD1_MASK
)

	)

39616 
	#USBPHY_PWD_TOG_RXPWDENV_MASK
 (0x20000U)

	)

39617 
	#USBPHY_PWD_TOG_RXPWDENV_SHIFT
 (17U)

	)

39618 
	#USBPHY_PWD_TOG_RXPWDENV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RXPWDENV_SHIFT
)Ë& 
USBPHY_PWD_TOG_RXPWDENV_MASK
)

	)

39619 
	#USBPHY_PWD_TOG_RXPWD1PT1_MASK
 (0x40000U)

	)

39620 
	#USBPHY_PWD_TOG_RXPWD1PT1_SHIFT
 (18U)

	)

39621 
	#USBPHY_PWD_TOG_RXPWD1PT1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RXPWD1PT1_SHIFT
)Ë& 
USBPHY_PWD_TOG_RXPWD1PT1_MASK
)

	)

39622 
	#USBPHY_PWD_TOG_RXPWDDIFF_MASK
 (0x80000U)

	)

39623 
	#USBPHY_PWD_TOG_RXPWDDIFF_SHIFT
 (19U)

	)

39624 
	#USBPHY_PWD_TOG_RXPWDDIFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RXPWDDIFF_SHIFT
)Ë& 
USBPHY_PWD_TOG_RXPWDDIFF_MASK
)

	)

39625 
	#USBPHY_PWD_TOG_RXPWDRX_MASK
 (0x100000U)

	)

39626 
	#USBPHY_PWD_TOG_RXPWDRX_SHIFT
 (20U)

	)

39627 
	#USBPHY_PWD_TOG_RXPWDRX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RXPWDRX_SHIFT
)Ë& 
USBPHY_PWD_TOG_RXPWDRX_MASK
)

	)

39628 
	#USBPHY_PWD_TOG_RSVD2_MASK
 (0xFFE00000U)

	)

39629 
	#USBPHY_PWD_TOG_RSVD2_SHIFT
 (21U)

	)

39630 
	#USBPHY_PWD_TOG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_PWD_TOG_RSVD2_SHIFT
)Ë& 
USBPHY_PWD_TOG_RSVD2_MASK
)

	)

39633 
	#USBPHY_TX_D_CAL_MASK
 (0xFU)

	)

39634 
	#USBPHY_TX_D_CAL_SHIFT
 (0U)

	)

39635 
	#USBPHY_TX_D_CAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_D_CAL_SHIFT
)Ë& 
USBPHY_TX_D_CAL_MASK
)

	)

39636 
	#USBPHY_TX_RSVD0_MASK
 (0xF0U)

	)

39637 
	#USBPHY_TX_RSVD0_SHIFT
 (4U)

	)

39638 
	#USBPHY_TX_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_RSVD0_SHIFT
)Ë& 
USBPHY_TX_RSVD0_MASK
)

	)

39639 
	#USBPHY_TX_TXCAL45DN_MASK
 (0xF00U)

	)

39640 
	#USBPHY_TX_TXCAL45DN_SHIFT
 (8U)

	)

39641 
	#USBPHY_TX_TXCAL45DN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TXCAL45DN_SHIFT
)Ë& 
USBPHY_TX_TXCAL45DN_MASK
)

	)

39642 
	#USBPHY_TX_RSVD1_MASK
 (0xF000U)

	)

39643 
	#USBPHY_TX_RSVD1_SHIFT
 (12U)

	)

39644 
	#USBPHY_TX_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_RSVD1_SHIFT
)Ë& 
USBPHY_TX_RSVD1_MASK
)

	)

39645 
	#USBPHY_TX_TXCAL45DP_MASK
 (0xF0000U)

	)

39646 
	#USBPHY_TX_TXCAL45DP_SHIFT
 (16U)

	)

39647 
	#USBPHY_TX_TXCAL45DP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TXCAL45DP_SHIFT
)Ë& 
USBPHY_TX_TXCAL45DP_MASK
)

	)

39648 
	#USBPHY_TX_RSVD2_MASK
 (0x3F00000U)

	)

39649 
	#USBPHY_TX_RSVD2_SHIFT
 (20U)

	)

39650 
	#USBPHY_TX_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_RSVD2_SHIFT
)Ë& 
USBPHY_TX_RSVD2_MASK
)

	)

39651 
	#USBPHY_TX_USBPHY_TX_EDGECTRL_MASK
 (0x1C000000U)

	)

39652 
	#USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT
 (26U)

	)

39653 
	#USBPHY_TX_USBPHY_TX_EDGECTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT
)Ë& 
USBPHY_TX_USBPHY_TX_EDGECTRL_MASK
)

	)

39654 
	#USBPHY_TX_RSVD5_MASK
 (0xE0000000U)

	)

39655 
	#USBPHY_TX_RSVD5_SHIFT
 (29U)

	)

39656 
	#USBPHY_TX_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_RSVD5_SHIFT
)Ë& 
USBPHY_TX_RSVD5_MASK
)

	)

39659 
	#USBPHY_TX_SET_D_CAL_MASK
 (0xFU)

	)

39660 
	#USBPHY_TX_SET_D_CAL_SHIFT
 (0U)

	)

39661 
	#USBPHY_TX_SET_D_CAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_D_CAL_SHIFT
)Ë& 
USBPHY_TX_SET_D_CAL_MASK
)

	)

39662 
	#USBPHY_TX_SET_RSVD0_MASK
 (0xF0U)

	)

39663 
	#USBPHY_TX_SET_RSVD0_SHIFT
 (4U)

	)

39664 
	#USBPHY_TX_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_RSVD0_SHIFT
)Ë& 
USBPHY_TX_SET_RSVD0_MASK
)

	)

39665 
	#USBPHY_TX_SET_TXCAL45DN_MASK
 (0xF00U)

	)

39666 
	#USBPHY_TX_SET_TXCAL45DN_SHIFT
 (8U)

	)

39667 
	#USBPHY_TX_SET_TXCAL45DN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_TXCAL45DN_SHIFT
)Ë& 
USBPHY_TX_SET_TXCAL45DN_MASK
)

	)

39668 
	#USBPHY_TX_SET_RSVD1_MASK
 (0xF000U)

	)

39669 
	#USBPHY_TX_SET_RSVD1_SHIFT
 (12U)

	)

39670 
	#USBPHY_TX_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_RSVD1_SHIFT
)Ë& 
USBPHY_TX_SET_RSVD1_MASK
)

	)

39671 
	#USBPHY_TX_SET_TXCAL45DP_MASK
 (0xF0000U)

	)

39672 
	#USBPHY_TX_SET_TXCAL45DP_SHIFT
 (16U)

	)

39673 
	#USBPHY_TX_SET_TXCAL45DP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_TXCAL45DP_SHIFT
)Ë& 
USBPHY_TX_SET_TXCAL45DP_MASK
)

	)

39674 
	#USBPHY_TX_SET_RSVD2_MASK
 (0x3F00000U)

	)

39675 
	#USBPHY_TX_SET_RSVD2_SHIFT
 (20U)

	)

39676 
	#USBPHY_TX_SET_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_RSVD2_SHIFT
)Ë& 
USBPHY_TX_SET_RSVD2_MASK
)

	)

39677 
	#USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK
 (0x1C000000U)

	)

39678 
	#USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT
 (26U)

	)

39679 
	#USBPHY_TX_SET_USBPHY_TX_EDGECTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT
)Ë& 
USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK
)

	)

39680 
	#USBPHY_TX_SET_RSVD5_MASK
 (0xE0000000U)

	)

39681 
	#USBPHY_TX_SET_RSVD5_SHIFT
 (29U)

	)

39682 
	#USBPHY_TX_SET_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_SET_RSVD5_SHIFT
)Ë& 
USBPHY_TX_SET_RSVD5_MASK
)

	)

39685 
	#USBPHY_TX_CLR_D_CAL_MASK
 (0xFU)

	)

39686 
	#USBPHY_TX_CLR_D_CAL_SHIFT
 (0U)

	)

39687 
	#USBPHY_TX_CLR_D_CAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_D_CAL_SHIFT
)Ë& 
USBPHY_TX_CLR_D_CAL_MASK
)

	)

39688 
	#USBPHY_TX_CLR_RSVD0_MASK
 (0xF0U)

	)

39689 
	#USBPHY_TX_CLR_RSVD0_SHIFT
 (4U)

	)

39690 
	#USBPHY_TX_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_RSVD0_SHIFT
)Ë& 
USBPHY_TX_CLR_RSVD0_MASK
)

	)

39691 
	#USBPHY_TX_CLR_TXCAL45DN_MASK
 (0xF00U)

	)

39692 
	#USBPHY_TX_CLR_TXCAL45DN_SHIFT
 (8U)

	)

39693 
	#USBPHY_TX_CLR_TXCAL45DN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_TXCAL45DN_SHIFT
)Ë& 
USBPHY_TX_CLR_TXCAL45DN_MASK
)

	)

39694 
	#USBPHY_TX_CLR_RSVD1_MASK
 (0xF000U)

	)

39695 
	#USBPHY_TX_CLR_RSVD1_SHIFT
 (12U)

	)

39696 
	#USBPHY_TX_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_RSVD1_SHIFT
)Ë& 
USBPHY_TX_CLR_RSVD1_MASK
)

	)

39697 
	#USBPHY_TX_CLR_TXCAL45DP_MASK
 (0xF0000U)

	)

39698 
	#USBPHY_TX_CLR_TXCAL45DP_SHIFT
 (16U)

	)

39699 
	#USBPHY_TX_CLR_TXCAL45DP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_TXCAL45DP_SHIFT
)Ë& 
USBPHY_TX_CLR_TXCAL45DP_MASK
)

	)

39700 
	#USBPHY_TX_CLR_RSVD2_MASK
 (0x3F00000U)

	)

39701 
	#USBPHY_TX_CLR_RSVD2_SHIFT
 (20U)

	)

39702 
	#USBPHY_TX_CLR_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_RSVD2_SHIFT
)Ë& 
USBPHY_TX_CLR_RSVD2_MASK
)

	)

39703 
	#USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK
 (0x1C000000U)

	)

39704 
	#USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT
 (26U)

	)

39705 
	#USBPHY_TX_CLR_USBPHY_TX_EDGECTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT
)Ë& 
USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK
)

	)

39706 
	#USBPHY_TX_CLR_RSVD5_MASK
 (0xE0000000U)

	)

39707 
	#USBPHY_TX_CLR_RSVD5_SHIFT
 (29U)

	)

39708 
	#USBPHY_TX_CLR_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_CLR_RSVD5_SHIFT
)Ë& 
USBPHY_TX_CLR_RSVD5_MASK
)

	)

39711 
	#USBPHY_TX_TOG_D_CAL_MASK
 (0xFU)

	)

39712 
	#USBPHY_TX_TOG_D_CAL_SHIFT
 (0U)

	)

39713 
	#USBPHY_TX_TOG_D_CAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_D_CAL_SHIFT
)Ë& 
USBPHY_TX_TOG_D_CAL_MASK
)

	)

39714 
	#USBPHY_TX_TOG_RSVD0_MASK
 (0xF0U)

	)

39715 
	#USBPHY_TX_TOG_RSVD0_SHIFT
 (4U)

	)

39716 
	#USBPHY_TX_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_RSVD0_SHIFT
)Ë& 
USBPHY_TX_TOG_RSVD0_MASK
)

	)

39717 
	#USBPHY_TX_TOG_TXCAL45DN_MASK
 (0xF00U)

	)

39718 
	#USBPHY_TX_TOG_TXCAL45DN_SHIFT
 (8U)

	)

39719 
	#USBPHY_TX_TOG_TXCAL45DN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_TXCAL45DN_SHIFT
)Ë& 
USBPHY_TX_TOG_TXCAL45DN_MASK
)

	)

39720 
	#USBPHY_TX_TOG_RSVD1_MASK
 (0xF000U)

	)

39721 
	#USBPHY_TX_TOG_RSVD1_SHIFT
 (12U)

	)

39722 
	#USBPHY_TX_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_RSVD1_SHIFT
)Ë& 
USBPHY_TX_TOG_RSVD1_MASK
)

	)

39723 
	#USBPHY_TX_TOG_TXCAL45DP_MASK
 (0xF0000U)

	)

39724 
	#USBPHY_TX_TOG_TXCAL45DP_SHIFT
 (16U)

	)

39725 
	#USBPHY_TX_TOG_TXCAL45DP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_TXCAL45DP_SHIFT
)Ë& 
USBPHY_TX_TOG_TXCAL45DP_MASK
)

	)

39726 
	#USBPHY_TX_TOG_RSVD2_MASK
 (0x3F00000U)

	)

39727 
	#USBPHY_TX_TOG_RSVD2_SHIFT
 (20U)

	)

39728 
	#USBPHY_TX_TOG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_RSVD2_SHIFT
)Ë& 
USBPHY_TX_TOG_RSVD2_MASK
)

	)

39729 
	#USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK
 (0x1C000000U)

	)

39730 
	#USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT
 (26U)

	)

39731 
	#USBPHY_TX_TOG_USBPHY_TX_EDGECTRL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT
)Ë& 
USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK
)

	)

39732 
	#USBPHY_TX_TOG_RSVD5_MASK
 (0xE0000000U)

	)

39733 
	#USBPHY_TX_TOG_RSVD5_SHIFT
 (29U)

	)

39734 
	#USBPHY_TX_TOG_RSVD5
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_TX_TOG_RSVD5_SHIFT
)Ë& 
USBPHY_TX_TOG_RSVD5_MASK
)

	)

39737 
	#USBPHY_RX_ENVADJ_MASK
 (0x7U)

	)

39738 
	#USBPHY_RX_ENVADJ_SHIFT
 (0U)

	)

39739 
	#USBPHY_RX_ENVADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_ENVADJ_SHIFT
)Ë& 
USBPHY_RX_ENVADJ_MASK
)

	)

39740 
	#USBPHY_RX_RSVD0_MASK
 (0x8U)

	)

39741 
	#USBPHY_RX_RSVD0_SHIFT
 (3U)

	)

39742 
	#USBPHY_RX_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_RSVD0_SHIFT
)Ë& 
USBPHY_RX_RSVD0_MASK
)

	)

39743 
	#USBPHY_RX_DISCONADJ_MASK
 (0x70U)

	)

39744 
	#USBPHY_RX_DISCONADJ_SHIFT
 (4U)

	)

39745 
	#USBPHY_RX_DISCONADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_DISCONADJ_SHIFT
)Ë& 
USBPHY_RX_DISCONADJ_MASK
)

	)

39746 
	#USBPHY_RX_RSVD1_MASK
 (0x3FFF80U)

	)

39747 
	#USBPHY_RX_RSVD1_SHIFT
 (7U)

	)

39748 
	#USBPHY_RX_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_RSVD1_SHIFT
)Ë& 
USBPHY_RX_RSVD1_MASK
)

	)

39749 
	#USBPHY_RX_RXDBYPASS_MASK
 (0x400000U)

	)

39750 
	#USBPHY_RX_RXDBYPASS_SHIFT
 (22U)

	)

39751 
	#USBPHY_RX_RXDBYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_RXDBYPASS_SHIFT
)Ë& 
USBPHY_RX_RXDBYPASS_MASK
)

	)

39752 
	#USBPHY_RX_RSVD2_MASK
 (0xFF800000U)

	)

39753 
	#USBPHY_RX_RSVD2_SHIFT
 (23U)

	)

39754 
	#USBPHY_RX_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_RSVD2_SHIFT
)Ë& 
USBPHY_RX_RSVD2_MASK
)

	)

39757 
	#USBPHY_RX_SET_ENVADJ_MASK
 (0x7U)

	)

39758 
	#USBPHY_RX_SET_ENVADJ_SHIFT
 (0U)

	)

39759 
	#USBPHY_RX_SET_ENVADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_SET_ENVADJ_SHIFT
)Ë& 
USBPHY_RX_SET_ENVADJ_MASK
)

	)

39760 
	#USBPHY_RX_SET_RSVD0_MASK
 (0x8U)

	)

39761 
	#USBPHY_RX_SET_RSVD0_SHIFT
 (3U)

	)

39762 
	#USBPHY_RX_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_SET_RSVD0_SHIFT
)Ë& 
USBPHY_RX_SET_RSVD0_MASK
)

	)

39763 
	#USBPHY_RX_SET_DISCONADJ_MASK
 (0x70U)

	)

39764 
	#USBPHY_RX_SET_DISCONADJ_SHIFT
 (4U)

	)

39765 
	#USBPHY_RX_SET_DISCONADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_SET_DISCONADJ_SHIFT
)Ë& 
USBPHY_RX_SET_DISCONADJ_MASK
)

	)

39766 
	#USBPHY_RX_SET_RSVD1_MASK
 (0x3FFF80U)

	)

39767 
	#USBPHY_RX_SET_RSVD1_SHIFT
 (7U)

	)

39768 
	#USBPHY_RX_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_SET_RSVD1_SHIFT
)Ë& 
USBPHY_RX_SET_RSVD1_MASK
)

	)

39769 
	#USBPHY_RX_SET_RXDBYPASS_MASK
 (0x400000U)

	)

39770 
	#USBPHY_RX_SET_RXDBYPASS_SHIFT
 (22U)

	)

39771 
	#USBPHY_RX_SET_RXDBYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_SET_RXDBYPASS_SHIFT
)Ë& 
USBPHY_RX_SET_RXDBYPASS_MASK
)

	)

39772 
	#USBPHY_RX_SET_RSVD2_MASK
 (0xFF800000U)

	)

39773 
	#USBPHY_RX_SET_RSVD2_SHIFT
 (23U)

	)

39774 
	#USBPHY_RX_SET_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_SET_RSVD2_SHIFT
)Ë& 
USBPHY_RX_SET_RSVD2_MASK
)

	)

39777 
	#USBPHY_RX_CLR_ENVADJ_MASK
 (0x7U)

	)

39778 
	#USBPHY_RX_CLR_ENVADJ_SHIFT
 (0U)

	)

39779 
	#USBPHY_RX_CLR_ENVADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_CLR_ENVADJ_SHIFT
)Ë& 
USBPHY_RX_CLR_ENVADJ_MASK
)

	)

39780 
	#USBPHY_RX_CLR_RSVD0_MASK
 (0x8U)

	)

39781 
	#USBPHY_RX_CLR_RSVD0_SHIFT
 (3U)

	)

39782 
	#USBPHY_RX_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_CLR_RSVD0_SHIFT
)Ë& 
USBPHY_RX_CLR_RSVD0_MASK
)

	)

39783 
	#USBPHY_RX_CLR_DISCONADJ_MASK
 (0x70U)

	)

39784 
	#USBPHY_RX_CLR_DISCONADJ_SHIFT
 (4U)

	)

39785 
	#USBPHY_RX_CLR_DISCONADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_CLR_DISCONADJ_SHIFT
)Ë& 
USBPHY_RX_CLR_DISCONADJ_MASK
)

	)

39786 
	#USBPHY_RX_CLR_RSVD1_MASK
 (0x3FFF80U)

	)

39787 
	#USBPHY_RX_CLR_RSVD1_SHIFT
 (7U)

	)

39788 
	#USBPHY_RX_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_CLR_RSVD1_SHIFT
)Ë& 
USBPHY_RX_CLR_RSVD1_MASK
)

	)

39789 
	#USBPHY_RX_CLR_RXDBYPASS_MASK
 (0x400000U)

	)

39790 
	#USBPHY_RX_CLR_RXDBYPASS_SHIFT
 (22U)

	)

39791 
	#USBPHY_RX_CLR_RXDBYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_CLR_RXDBYPASS_SHIFT
)Ë& 
USBPHY_RX_CLR_RXDBYPASS_MASK
)

	)

39792 
	#USBPHY_RX_CLR_RSVD2_MASK
 (0xFF800000U)

	)

39793 
	#USBPHY_RX_CLR_RSVD2_SHIFT
 (23U)

	)

39794 
	#USBPHY_RX_CLR_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_CLR_RSVD2_SHIFT
)Ë& 
USBPHY_RX_CLR_RSVD2_MASK
)

	)

39797 
	#USBPHY_RX_TOG_ENVADJ_MASK
 (0x7U)

	)

39798 
	#USBPHY_RX_TOG_ENVADJ_SHIFT
 (0U)

	)

39799 
	#USBPHY_RX_TOG_ENVADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_TOG_ENVADJ_SHIFT
)Ë& 
USBPHY_RX_TOG_ENVADJ_MASK
)

	)

39800 
	#USBPHY_RX_TOG_RSVD0_MASK
 (0x8U)

	)

39801 
	#USBPHY_RX_TOG_RSVD0_SHIFT
 (3U)

	)

39802 
	#USBPHY_RX_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_TOG_RSVD0_SHIFT
)Ë& 
USBPHY_RX_TOG_RSVD0_MASK
)

	)

39803 
	#USBPHY_RX_TOG_DISCONADJ_MASK
 (0x70U)

	)

39804 
	#USBPHY_RX_TOG_DISCONADJ_SHIFT
 (4U)

	)

39805 
	#USBPHY_RX_TOG_DISCONADJ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_TOG_DISCONADJ_SHIFT
)Ë& 
USBPHY_RX_TOG_DISCONADJ_MASK
)

	)

39806 
	#USBPHY_RX_TOG_RSVD1_MASK
 (0x3FFF80U)

	)

39807 
	#USBPHY_RX_TOG_RSVD1_SHIFT
 (7U)

	)

39808 
	#USBPHY_RX_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_TOG_RSVD1_SHIFT
)Ë& 
USBPHY_RX_TOG_RSVD1_MASK
)

	)

39809 
	#USBPHY_RX_TOG_RXDBYPASS_MASK
 (0x400000U)

	)

39810 
	#USBPHY_RX_TOG_RXDBYPASS_SHIFT
 (22U)

	)

39811 
	#USBPHY_RX_TOG_RXDBYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_TOG_RXDBYPASS_SHIFT
)Ë& 
USBPHY_RX_TOG_RXDBYPASS_MASK
)

	)

39812 
	#USBPHY_RX_TOG_RSVD2_MASK
 (0xFF800000U)

	)

39813 
	#USBPHY_RX_TOG_RSVD2_SHIFT
 (23U)

	)

39814 
	#USBPHY_RX_TOG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_RX_TOG_RSVD2_SHIFT
)Ë& 
USBPHY_RX_TOG_RSVD2_MASK
)

	)

39817 
	#USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK
 (0x1U)

	)

39818 
	#USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT
 (0U)

	)

39819 
	#USBPHY_CTRL_ENOTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK
)

	)

39820 
	#USBPHY_CTRL_ENHOSTDISCONDETECT_MASK
 (0x2U)

	)

39821 
	#USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT
 (1U)

	)

39822 
	#USBPHY_CTRL_ENHOSTDISCONDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT
)Ë& 
USBPHY_CTRL_ENHOSTDISCONDETECT_MASK
)

	)

39823 
	#USBPHY_CTRL_ENIRQHOSTDISCON_MASK
 (0x4U)

	)

39824 
	#USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT
 (2U)

	)

39825 
	#USBPHY_CTRL_ENIRQHOSTDISCON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT
)Ë& 
USBPHY_CTRL_ENIRQHOSTDISCON_MASK
)

	)

39826 
	#USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK
 (0x8U)

	)

39827 
	#USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT
 (3U)

	)

39828 
	#USBPHY_CTRL_HOSTDISCONDETECT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK
)

	)

39829 
	#USBPHY_CTRL_ENDEVPLUGINDETECT_MASK
 (0x10U)

	)

39830 
	#USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT
 (4U)

	)

39831 
	#USBPHY_CTRL_ENDEVPLUGINDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT
)Ë& 
USBPHY_CTRL_ENDEVPLUGINDETECT_MASK
)

	)

39832 
	#USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK
 (0x20U)

	)

39833 
	#USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT
 (5U)

	)

39834 
	#USBPHY_CTRL_DEVPLUGIN_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT
)Ë& 
USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK
)

	)

39835 
	#USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK
 (0x40U)

	)

39836 
	#USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT
 (6U)

	)

39837 
	#USBPHY_CTRL_OTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK
)

	)

39838 
	#USBPHY_CTRL_ENOTGIDDETECT_MASK
 (0x80U)

	)

39839 
	#USBPHY_CTRL_ENOTGIDDETECT_SHIFT
 (7U)

	)

39840 
	#USBPHY_CTRL_ENOTGIDDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENOTGIDDETECT_SHIFT
)Ë& 
USBPHY_CTRL_ENOTGIDDETECT_MASK
)

	)

39841 
	#USBPHY_CTRL_RESUMEIRQSTICKY_MASK
 (0x100U)

	)

39842 
	#USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT
 (8U)

	)

39843 
	#USBPHY_CTRL_RESUMEIRQSTICKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT
)Ë& 
USBPHY_CTRL_RESUMEIRQSTICKY_MASK
)

	)

39844 
	#USBPHY_CTRL_ENIRQRESUMEDETECT_MASK
 (0x200U)

	)

39845 
	#USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT
 (9U)

	)

39846 
	#USBPHY_CTRL_ENIRQRESUMEDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT
)Ë& 
USBPHY_CTRL_ENIRQRESUMEDETECT_MASK
)

	)

39847 
	#USBPHY_CTRL_RESUME_IRQ_MASK
 (0x400U)

	)

39848 
	#USBPHY_CTRL_RESUME_IRQ_SHIFT
 (10U)

	)

39849 
	#USBPHY_CTRL_RESUME_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_RESUME_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_RESUME_IRQ_MASK
)

	)

39850 
	#USBPHY_CTRL_ENIRQDEVPLUGIN_MASK
 (0x800U)

	)

39851 
	#USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT
 (11U)

	)

39852 
	#USBPHY_CTRL_ENIRQDEVPLUGIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT
)Ë& 
USBPHY_CTRL_ENIRQDEVPLUGIN_MASK
)

	)

39853 
	#USBPHY_CTRL_DEVPLUGIN_IRQ_MASK
 (0x1000U)

	)

39854 
	#USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT
 (12U)

	)

39855 
	#USBPHY_CTRL_DEVPLUGIN_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_DEVPLUGIN_IRQ_MASK
)

	)

39856 
	#USBPHY_CTRL_DATA_ON_LRADC_MASK
 (0x2000U)

	)

39857 
	#USBPHY_CTRL_DATA_ON_LRADC_SHIFT
 (13U)

	)

39858 
	#USBPHY_CTRL_DATA_ON_LRADC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_DATA_ON_LRADC_SHIFT
)Ë& 
USBPHY_CTRL_DATA_ON_LRADC_MASK
)

	)

39859 
	#USBPHY_CTRL_ENUTMILEVEL2_MASK
 (0x4000U)

	)

39860 
	#USBPHY_CTRL_ENUTMILEVEL2_SHIFT
 (14U)

	)

39861 
	#USBPHY_CTRL_ENUTMILEVEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENUTMILEVEL2_SHIFT
)Ë& 
USBPHY_CTRL_ENUTMILEVEL2_MASK
)

	)

39862 
	#USBPHY_CTRL_ENUTMILEVEL3_MASK
 (0x8000U)

	)

39863 
	#USBPHY_CTRL_ENUTMILEVEL3_SHIFT
 (15U)

	)

39864 
	#USBPHY_CTRL_ENUTMILEVEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENUTMILEVEL3_SHIFT
)Ë& 
USBPHY_CTRL_ENUTMILEVEL3_MASK
)

	)

39865 
	#USBPHY_CTRL_ENIRQWAKEUP_MASK
 (0x10000U)

	)

39866 
	#USBPHY_CTRL_ENIRQWAKEUP_SHIFT
 (16U)

	)

39867 
	#USBPHY_CTRL_ENIRQWAKEUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENIRQWAKEUP_SHIFT
)Ë& 
USBPHY_CTRL_ENIRQWAKEUP_MASK
)

	)

39868 
	#USBPHY_CTRL_WAKEUP_IRQ_MASK
 (0x20000U)

	)

39869 
	#USBPHY_CTRL_WAKEUP_IRQ_SHIFT
 (17U)

	)

39870 
	#USBPHY_CTRL_WAKEUP_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_WAKEUP_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_WAKEUP_IRQ_MASK
)

	)

39871 
	#USBPHY_CTRL_ENAUTO_PWRON_PLL_MASK
 (0x40000U)

	)

39872 
	#USBPHY_CTRL_ENAUTO_PWRON_PLL_SHIFT
 (18U)

	)

39873 
	#USBPHY_CTRL_ENAUTO_PWRON_PLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENAUTO_PWRON_PLL_SHIFT
)Ë& 
USBPHY_CTRL_ENAUTO_PWRON_PLL_MASK
)

	)

39874 
	#USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK
 (0x80000U)

	)

39875 
	#USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT
 (19U)

	)

39876 
	#USBPHY_CTRL_ENAUTOCLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK
)

	)

39877 
	#USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK
 (0x100000U)

	)

39878 
	#USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT
 (20U)

	)

39879 
	#USBPHY_CTRL_ENAUTOCLR_PHY_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT
)Ë& 
USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK
)

	)

39880 
	#USBPHY_CTRL_ENDPDMCHG_WKUP_MASK
 (0x200000U)

	)

39881 
	#USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT
 (21U)

	)

39882 
	#USBPHY_CTRL_ENDPDMCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_ENDPDMCHG_WKUP_MASK
)

	)

39883 
	#USBPHY_CTRL_ENIDCHG_WKUP_MASK
 (0x400000U)

	)

39884 
	#USBPHY_CTRL_ENIDCHG_WKUP_SHIFT
 (22U)

	)

39885 
	#USBPHY_CTRL_ENIDCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENIDCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_ENIDCHG_WKUP_MASK
)

	)

39886 
	#USBPHY_CTRL_ENVBUSCHG_WKUP_MASK
 (0x800000U)

	)

39887 
	#USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT
 (23U)

	)

39888 
	#USBPHY_CTRL_ENVBUSCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_ENVBUSCHG_WKUP_MASK
)

	)

39889 
	#USBPHY_CTRL_FSDLL_RST_EN_MASK
 (0x1000000U)

	)

39890 
	#USBPHY_CTRL_FSDLL_RST_EN_SHIFT
 (24U)

	)

39891 
	#USBPHY_CTRL_FSDLL_RST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_FSDLL_RST_EN_SHIFT
)Ë& 
USBPHY_CTRL_FSDLL_RST_EN_MASK
)

	)

39892 
	#USBPHY_CTRL_RSVD1_MASK
 (0x6000000U)

	)

39893 
	#USBPHY_CTRL_RSVD1_SHIFT
 (25U)

	)

39894 
	#USBPHY_CTRL_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_RSVD1_SHIFT
)Ë& 
USBPHY_CTRL_RSVD1_MASK
)

	)

39895 
	#USBPHY_CTRL_OTG_ID_VALUE_MASK
 (0x8000000U)

	)

39896 
	#USBPHY_CTRL_OTG_ID_VALUE_SHIFT
 (27U)

	)

39897 
	#USBPHY_CTRL_OTG_ID_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_OTG_ID_VALUE_SHIFT
)Ë& 
USBPHY_CTRL_OTG_ID_VALUE_MASK
)

	)

39898 
	#USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK
 (0x10000000U)

	)

39899 
	#USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT
 (28U)

	)

39900 
	#USBPHY_CTRL_HOST_FORCE_LS_SE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT
)Ë& 
USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK
)

	)

39901 
	#USBPHY_CTRL_UTMI_SUSPENDM_MASK
 (0x20000000U)

	)

39902 
	#USBPHY_CTRL_UTMI_SUSPENDM_SHIFT
 (29U)

	)

39903 
	#USBPHY_CTRL_UTMI_SUSPENDM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_UTMI_SUSPENDM_SHIFT
)Ë& 
USBPHY_CTRL_UTMI_SUSPENDM_MASK
)

	)

39904 
	#USBPHY_CTRL_CLKGATE_MASK
 (0x40000000U)

	)

39905 
	#USBPHY_CTRL_CLKGATE_SHIFT
 (30U)

	)

39906 
	#USBPHY_CTRL_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_CLKGATE_MASK
)

	)

39907 
	#USBPHY_CTRL_SFTRST_MASK
 (0x80000000U)

	)

39908 
	#USBPHY_CTRL_SFTRST_SHIFT
 (31U)

	)

39909 
	#USBPHY_CTRL_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SFTRST_SHIFT
)Ë& 
USBPHY_CTRL_SFTRST_MASK
)

	)

39912 
	#USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK
 (0x1U)

	)

39913 
	#USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT
 (0U)

	)

39914 
	#USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK
)

	)

39915 
	#USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK
 (0x2U)

	)

39916 
	#USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT
 (1U)

	)

39917 
	#USBPHY_CTRL_SET_ENHOSTDISCONDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK
)

	)

39918 
	#USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK
 (0x4U)

	)

39919 
	#USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT
 (2U)

	)

39920 
	#USBPHY_CTRL_SET_ENIRQHOSTDISCON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK
)

	)

39921 
	#USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK
 (0x8U)

	)

39922 
	#USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT
 (3U)

	)

39923 
	#USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK
)

	)

39924 
	#USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK
 (0x10U)

	)

39925 
	#USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT
 (4U)

	)

39926 
	#USBPHY_CTRL_SET_ENDEVPLUGINDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK
)

	)

39927 
	#USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK
 (0x20U)

	)

39928 
	#USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT
 (5U)

	)

39929 
	#USBPHY_CTRL_SET_DEVPLUGIN_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT
)Ë& 
USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK
)

	)

39930 
	#USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK
 (0x40U)

	)

39931 
	#USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT
 (6U)

	)

39932 
	#USBPHY_CTRL_SET_OTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK
)

	)

39933 
	#USBPHY_CTRL_SET_ENOTGIDDETECT_MASK
 (0x80U)

	)

39934 
	#USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT
 (7U)

	)

39935 
	#USBPHY_CTRL_SET_ENOTGIDDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENOTGIDDETECT_MASK
)

	)

39936 
	#USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK
 (0x100U)

	)

39937 
	#USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT
 (8U)

	)

39938 
	#USBPHY_CTRL_SET_RESUMEIRQSTICKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT
)Ë& 
USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK
)

	)

39939 
	#USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK
 (0x200U)

	)

39940 
	#USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT
 (9U)

	)

39941 
	#USBPHY_CTRL_SET_ENIRQRESUMEDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK
)

	)

39942 
	#USBPHY_CTRL_SET_RESUME_IRQ_MASK
 (0x400U)

	)

39943 
	#USBPHY_CTRL_SET_RESUME_IRQ_SHIFT
 (10U)

	)

39944 
	#USBPHY_CTRL_SET_RESUME_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_RESUME_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_SET_RESUME_IRQ_MASK
)

	)

39945 
	#USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK
 (0x800U)

	)

39946 
	#USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT
 (11U)

	)

39947 
	#USBPHY_CTRL_SET_ENIRQDEVPLUGIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK
)

	)

39948 
	#USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK
 (0x1000U)

	)

39949 
	#USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT
 (12U)

	)

39950 
	#USBPHY_CTRL_SET_DEVPLUGIN_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK
)

	)

39951 
	#USBPHY_CTRL_SET_DATA_ON_LRADC_MASK
 (0x2000U)

	)

39952 
	#USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT
 (13U)

	)

39953 
	#USBPHY_CTRL_SET_DATA_ON_LRADC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT
)Ë& 
USBPHY_CTRL_SET_DATA_ON_LRADC_MASK
)

	)

39954 
	#USBPHY_CTRL_SET_ENUTMILEVEL2_MASK
 (0x4000U)

	)

39955 
	#USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT
 (14U)

	)

39956 
	#USBPHY_CTRL_SET_ENUTMILEVEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENUTMILEVEL2_MASK
)

	)

39957 
	#USBPHY_CTRL_SET_ENUTMILEVEL3_MASK
 (0x8000U)

	)

39958 
	#USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT
 (15U)

	)

39959 
	#USBPHY_CTRL_SET_ENUTMILEVEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENUTMILEVEL3_MASK
)

	)

39960 
	#USBPHY_CTRL_SET_ENIRQWAKEUP_MASK
 (0x10000U)

	)

39961 
	#USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT
 (16U)

	)

39962 
	#USBPHY_CTRL_SET_ENIRQWAKEUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENIRQWAKEUP_MASK
)

	)

39963 
	#USBPHY_CTRL_SET_WAKEUP_IRQ_MASK
 (0x20000U)

	)

39964 
	#USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT
 (17U)

	)

39965 
	#USBPHY_CTRL_SET_WAKEUP_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_SET_WAKEUP_IRQ_MASK
)

	)

39966 
	#USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_MASK
 (0x40000U)

	)

39967 
	#USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_SHIFT
 (18U)

	)

39968 
	#USBPHY_CTRL_SET_ENAUTO_PWRON_PLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_MASK
)

	)

39969 
	#USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK
 (0x80000U)

	)

39970 
	#USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT
 (19U)

	)

39971 
	#USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK
)

	)

39972 
	#USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK
 (0x100000U)

	)

39973 
	#USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT
 (20U)

	)

39974 
	#USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK
)

	)

39975 
	#USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK
 (0x200000U)

	)

39976 
	#USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT
 (21U)

	)

39977 
	#USBPHY_CTRL_SET_ENDPDMCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK
)

	)

39978 
	#USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK
 (0x400000U)

	)

39979 
	#USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT
 (22U)

	)

39980 
	#USBPHY_CTRL_SET_ENIDCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK
)

	)

39981 
	#USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK
 (0x800000U)

	)

39982 
	#USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT
 (23U)

	)

39983 
	#USBPHY_CTRL_SET_ENVBUSCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK
)

	)

39984 
	#USBPHY_CTRL_SET_FSDLL_RST_EN_MASK
 (0x1000000U)

	)

39985 
	#USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT
 (24U)

	)

39986 
	#USBPHY_CTRL_SET_FSDLL_RST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT
)Ë& 
USBPHY_CTRL_SET_FSDLL_RST_EN_MASK
)

	)

39987 
	#USBPHY_CTRL_SET_RSVD1_MASK
 (0x6000000U)

	)

39988 
	#USBPHY_CTRL_SET_RSVD1_SHIFT
 (25U)

	)

39989 
	#USBPHY_CTRL_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_RSVD1_SHIFT
)Ë& 
USBPHY_CTRL_SET_RSVD1_MASK
)

	)

39990 
	#USBPHY_CTRL_SET_OTG_ID_VALUE_MASK
 (0x8000000U)

	)

39991 
	#USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT
 (27U)

	)

39992 
	#USBPHY_CTRL_SET_OTG_ID_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT
)Ë& 
USBPHY_CTRL_SET_OTG_ID_VALUE_MASK
)

	)

39993 
	#USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK
 (0x10000000U)

	)

39994 
	#USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT
 (28U)

	)

39995 
	#USBPHY_CTRL_SET_HOST_FORCE_LS_SE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT
)Ë& 
USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK
)

	)

39996 
	#USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK
 (0x20000000U)

	)

39997 
	#USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT
 (29U)

	)

39998 
	#USBPHY_CTRL_SET_UTMI_SUSPENDM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT
)Ë& 
USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK
)

	)

39999 
	#USBPHY_CTRL_SET_CLKGATE_MASK
 (0x40000000U)

	)

40000 
	#USBPHY_CTRL_SET_CLKGATE_SHIFT
 (30U)

	)

40001 
	#USBPHY_CTRL_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_SET_CLKGATE_MASK
)

	)

40002 
	#USBPHY_CTRL_SET_SFTRST_MASK
 (0x80000000U)

	)

40003 
	#USBPHY_CTRL_SET_SFTRST_SHIFT
 (31U)

	)

40004 
	#USBPHY_CTRL_SET_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_SET_SFTRST_SHIFT
)Ë& 
USBPHY_CTRL_SET_SFTRST_MASK
)

	)

40007 
	#USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK
 (0x1U)

	)

40008 
	#USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT
 (0U)

	)

40009 
	#USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK
)

	)

40010 
	#USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK
 (0x2U)

	)

40011 
	#USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT
 (1U)

	)

40012 
	#USBPHY_CTRL_CLR_ENHOSTDISCONDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK
)

	)

40013 
	#USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK
 (0x4U)

	)

40014 
	#USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT
 (2U)

	)

40015 
	#USBPHY_CTRL_CLR_ENIRQHOSTDISCON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK
)

	)

40016 
	#USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK
 (0x8U)

	)

40017 
	#USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT
 (3U)

	)

40018 
	#USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK
)

	)

40019 
	#USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK
 (0x10U)

	)

40020 
	#USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT
 (4U)

	)

40021 
	#USBPHY_CTRL_CLR_ENDEVPLUGINDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK
)

	)

40022 
	#USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK
 (0x20U)

	)

40023 
	#USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT
 (5U)

	)

40024 
	#USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT
)Ë& 
USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK
)

	)

40025 
	#USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK
 (0x40U)

	)

40026 
	#USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT
 (6U)

	)

40027 
	#USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK
)

	)

40028 
	#USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK
 (0x80U)

	)

40029 
	#USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT
 (7U)

	)

40030 
	#USBPHY_CTRL_CLR_ENOTGIDDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK
)

	)

40031 
	#USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK
 (0x100U)

	)

40032 
	#USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT
 (8U)

	)

40033 
	#USBPHY_CTRL_CLR_RESUMEIRQSTICKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT
)Ë& 
USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK
)

	)

40034 
	#USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK
 (0x200U)

	)

40035 
	#USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT
 (9U)

	)

40036 
	#USBPHY_CTRL_CLR_ENIRQRESUMEDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK
)

	)

40037 
	#USBPHY_CTRL_CLR_RESUME_IRQ_MASK
 (0x400U)

	)

40038 
	#USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT
 (10U)

	)

40039 
	#USBPHY_CTRL_CLR_RESUME_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_CLR_RESUME_IRQ_MASK
)

	)

40040 
	#USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK
 (0x800U)

	)

40041 
	#USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT
 (11U)

	)

40042 
	#USBPHY_CTRL_CLR_ENIRQDEVPLUGIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK
)

	)

40043 
	#USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK
 (0x1000U)

	)

40044 
	#USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT
 (12U)

	)

40045 
	#USBPHY_CTRL_CLR_DEVPLUGIN_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK
)

	)

40046 
	#USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK
 (0x2000U)

	)

40047 
	#USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT
 (13U)

	)

40048 
	#USBPHY_CTRL_CLR_DATA_ON_LRADC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT
)Ë& 
USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK
)

	)

40049 
	#USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK
 (0x4000U)

	)

40050 
	#USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT
 (14U)

	)

40051 
	#USBPHY_CTRL_CLR_ENUTMILEVEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK
)

	)

40052 
	#USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK
 (0x8000U)

	)

40053 
	#USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT
 (15U)

	)

40054 
	#USBPHY_CTRL_CLR_ENUTMILEVEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK
)

	)

40055 
	#USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK
 (0x10000U)

	)

40056 
	#USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT
 (16U)

	)

40057 
	#USBPHY_CTRL_CLR_ENIRQWAKEUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK
)

	)

40058 
	#USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK
 (0x20000U)

	)

40059 
	#USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT
 (17U)

	)

40060 
	#USBPHY_CTRL_CLR_WAKEUP_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK
)

	)

40061 
	#USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_MASK
 (0x40000U)

	)

40062 
	#USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_SHIFT
 (18U)

	)

40063 
	#USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_MASK
)

	)

40064 
	#USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK
 (0x80000U)

	)

40065 
	#USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT
 (19U)

	)

40066 
	#USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK
)

	)

40067 
	#USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK
 (0x100000U)

	)

40068 
	#USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT
 (20U)

	)

40069 
	#USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK
)

	)

40070 
	#USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK
 (0x200000U)

	)

40071 
	#USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT
 (21U)

	)

40072 
	#USBPHY_CTRL_CLR_ENDPDMCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK
)

	)

40073 
	#USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK
 (0x400000U)

	)

40074 
	#USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT
 (22U)

	)

40075 
	#USBPHY_CTRL_CLR_ENIDCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK
)

	)

40076 
	#USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK
 (0x800000U)

	)

40077 
	#USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT
 (23U)

	)

40078 
	#USBPHY_CTRL_CLR_ENVBUSCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK
)

	)

40079 
	#USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK
 (0x1000000U)

	)

40080 
	#USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT
 (24U)

	)

40081 
	#USBPHY_CTRL_CLR_FSDLL_RST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT
)Ë& 
USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK
)

	)

40082 
	#USBPHY_CTRL_CLR_RSVD1_MASK
 (0x6000000U)

	)

40083 
	#USBPHY_CTRL_CLR_RSVD1_SHIFT
 (25U)

	)

40084 
	#USBPHY_CTRL_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_RSVD1_SHIFT
)Ë& 
USBPHY_CTRL_CLR_RSVD1_MASK
)

	)

40085 
	#USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK
 (0x8000000U)

	)

40086 
	#USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT
 (27U)

	)

40087 
	#USBPHY_CTRL_CLR_OTG_ID_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT
)Ë& 
USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK
)

	)

40088 
	#USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK
 (0x10000000U)

	)

40089 
	#USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT
 (28U)

	)

40090 
	#USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT
)Ë& 
USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK
)

	)

40091 
	#USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK
 (0x20000000U)

	)

40092 
	#USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT
 (29U)

	)

40093 
	#USBPHY_CTRL_CLR_UTMI_SUSPENDM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT
)Ë& 
USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK
)

	)

40094 
	#USBPHY_CTRL_CLR_CLKGATE_MASK
 (0x40000000U)

	)

40095 
	#USBPHY_CTRL_CLR_CLKGATE_SHIFT
 (30U)

	)

40096 
	#USBPHY_CTRL_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_CLR_CLKGATE_MASK
)

	)

40097 
	#USBPHY_CTRL_CLR_SFTRST_MASK
 (0x80000000U)

	)

40098 
	#USBPHY_CTRL_CLR_SFTRST_SHIFT
 (31U)

	)

40099 
	#USBPHY_CTRL_CLR_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_CLR_SFTRST_SHIFT
)Ë& 
USBPHY_CTRL_CLR_SFTRST_MASK
)

	)

40102 
	#USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK
 (0x1U)

	)

40103 
	#USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT
 (0U)

	)

40104 
	#USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK
)

	)

40105 
	#USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK
 (0x2U)

	)

40106 
	#USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT
 (1U)

	)

40107 
	#USBPHY_CTRL_TOG_ENHOSTDISCONDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK
)

	)

40108 
	#USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK
 (0x4U)

	)

40109 
	#USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT
 (2U)

	)

40110 
	#USBPHY_CTRL_TOG_ENIRQHOSTDISCON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK
)

	)

40111 
	#USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK
 (0x8U)

	)

40112 
	#USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT
 (3U)

	)

40113 
	#USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK
)

	)

40114 
	#USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK
 (0x10U)

	)

40115 
	#USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT
 (4U)

	)

40116 
	#USBPHY_CTRL_TOG_ENDEVPLUGINDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK
)

	)

40117 
	#USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK
 (0x20U)

	)

40118 
	#USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT
 (5U)

	)

40119 
	#USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT
)Ë& 
USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK
)

	)

40120 
	#USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK
 (0x40U)

	)

40121 
	#USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT
 (6U)

	)

40122 
	#USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK
)

	)

40123 
	#USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK
 (0x80U)

	)

40124 
	#USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT
 (7U)

	)

40125 
	#USBPHY_CTRL_TOG_ENOTGIDDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK
)

	)

40126 
	#USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK
 (0x100U)

	)

40127 
	#USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT
 (8U)

	)

40128 
	#USBPHY_CTRL_TOG_RESUMEIRQSTICKY
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT
)Ë& 
USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK
)

	)

40129 
	#USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK
 (0x200U)

	)

40130 
	#USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT
 (9U)

	)

40131 
	#USBPHY_CTRL_TOG_ENIRQRESUMEDETECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK
)

	)

40132 
	#USBPHY_CTRL_TOG_RESUME_IRQ_MASK
 (0x400U)

	)

40133 
	#USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT
 (10U)

	)

40134 
	#USBPHY_CTRL_TOG_RESUME_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_TOG_RESUME_IRQ_MASK
)

	)

40135 
	#USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK
 (0x800U)

	)

40136 
	#USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT
 (11U)

	)

40137 
	#USBPHY_CTRL_TOG_ENIRQDEVPLUGIN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK
)

	)

40138 
	#USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK
 (0x1000U)

	)

40139 
	#USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT
 (12U)

	)

40140 
	#USBPHY_CTRL_TOG_DEVPLUGIN_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK
)

	)

40141 
	#USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK
 (0x2000U)

	)

40142 
	#USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT
 (13U)

	)

40143 
	#USBPHY_CTRL_TOG_DATA_ON_LRADC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT
)Ë& 
USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK
)

	)

40144 
	#USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK
 (0x4000U)

	)

40145 
	#USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT
 (14U)

	)

40146 
	#USBPHY_CTRL_TOG_ENUTMILEVEL2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK
)

	)

40147 
	#USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK
 (0x8000U)

	)

40148 
	#USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT
 (15U)

	)

40149 
	#USBPHY_CTRL_TOG_ENUTMILEVEL3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK
)

	)

40150 
	#USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK
 (0x10000U)

	)

40151 
	#USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT
 (16U)

	)

40152 
	#USBPHY_CTRL_TOG_ENIRQWAKEUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK
)

	)

40153 
	#USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK
 (0x20000U)

	)

40154 
	#USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT
 (17U)

	)

40155 
	#USBPHY_CTRL_TOG_WAKEUP_IRQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT
)Ë& 
USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK
)

	)

40156 
	#USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_MASK
 (0x40000U)

	)

40157 
	#USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_SHIFT
 (18U)

	)

40158 
	#USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_MASK
)

	)

40159 
	#USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK
 (0x80000U)

	)

40160 
	#USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT
 (19U)

	)

40161 
	#USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK
)

	)

40162 
	#USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK
 (0x100000U)

	)

40163 
	#USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT
 (20U)

	)

40164 
	#USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK
)

	)

40165 
	#USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK
 (0x200000U)

	)

40166 
	#USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT
 (21U)

	)

40167 
	#USBPHY_CTRL_TOG_ENDPDMCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK
)

	)

40168 
	#USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK
 (0x400000U)

	)

40169 
	#USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT
 (22U)

	)

40170 
	#USBPHY_CTRL_TOG_ENIDCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK
)

	)

40171 
	#USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK
 (0x800000U)

	)

40172 
	#USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT
 (23U)

	)

40173 
	#USBPHY_CTRL_TOG_ENVBUSCHG_WKUP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT
)Ë& 
USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK
)

	)

40174 
	#USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK
 (0x1000000U)

	)

40175 
	#USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT
 (24U)

	)

40176 
	#USBPHY_CTRL_TOG_FSDLL_RST_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT
)Ë& 
USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK
)

	)

40177 
	#USBPHY_CTRL_TOG_RSVD1_MASK
 (0x6000000U)

	)

40178 
	#USBPHY_CTRL_TOG_RSVD1_SHIFT
 (25U)

	)

40179 
	#USBPHY_CTRL_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_RSVD1_SHIFT
)Ë& 
USBPHY_CTRL_TOG_RSVD1_MASK
)

	)

40180 
	#USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK
 (0x8000000U)

	)

40181 
	#USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT
 (27U)

	)

40182 
	#USBPHY_CTRL_TOG_OTG_ID_VALUE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT
)Ë& 
USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK
)

	)

40183 
	#USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK
 (0x10000000U)

	)

40184 
	#USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT
 (28U)

	)

40185 
	#USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT
)Ë& 
USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK
)

	)

40186 
	#USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK
 (0x20000000U)

	)

40187 
	#USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT
 (29U)

	)

40188 
	#USBPHY_CTRL_TOG_UTMI_SUSPENDM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT
)Ë& 
USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK
)

	)

40189 
	#USBPHY_CTRL_TOG_CLKGATE_MASK
 (0x40000000U)

	)

40190 
	#USBPHY_CTRL_TOG_CLKGATE_SHIFT
 (30U)

	)

40191 
	#USBPHY_CTRL_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_CLKGATE_SHIFT
)Ë& 
USBPHY_CTRL_TOG_CLKGATE_MASK
)

	)

40192 
	#USBPHY_CTRL_TOG_SFTRST_MASK
 (0x80000000U)

	)

40193 
	#USBPHY_CTRL_TOG_SFTRST_SHIFT
 (31U)

	)

40194 
	#USBPHY_CTRL_TOG_SFTRST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_CTRL_TOG_SFTRST_SHIFT
)Ë& 
USBPHY_CTRL_TOG_SFTRST_MASK
)

	)

40197 
	#USBPHY_STATUS_RSVD0_MASK
 (0x7U)

	)

40198 
	#USBPHY_STATUS_RSVD0_SHIFT
 (0U)

	)

40199 
	#USBPHY_STATUS_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_RSVD0_SHIFT
)Ë& 
USBPHY_STATUS_RSVD0_MASK
)

	)

40200 
	#USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK
 (0x8U)

	)

40201 
	#USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT
 (3U)

	)

40202 
	#USBPHY_STATUS_HOSTDISCONDETECT_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT
)Ë& 
USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK
)

	)

40203 
	#USBPHY_STATUS_RSVD1_MASK
 (0x30U)

	)

40204 
	#USBPHY_STATUS_RSVD1_SHIFT
 (4U)

	)

40205 
	#USBPHY_STATUS_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_RSVD1_SHIFT
)Ë& 
USBPHY_STATUS_RSVD1_MASK
)

	)

40206 
	#USBPHY_STATUS_DEVPLUGIN_STATUS_MASK
 (0x40U)

	)

40207 
	#USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT
 (6U)

	)

40208 
	#USBPHY_STATUS_DEVPLUGIN_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT
)Ë& 
USBPHY_STATUS_DEVPLUGIN_STATUS_MASK
)

	)

40209 
	#USBPHY_STATUS_RSVD2_MASK
 (0x80U)

	)

40210 
	#USBPHY_STATUS_RSVD2_SHIFT
 (7U)

	)

40211 
	#USBPHY_STATUS_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_RSVD2_SHIFT
)Ë& 
USBPHY_STATUS_RSVD2_MASK
)

	)

40212 
	#USBPHY_STATUS_OTGID_STATUS_MASK
 (0x100U)

	)

40213 
	#USBPHY_STATUS_OTGID_STATUS_SHIFT
 (8U)

	)

40214 
	#USBPHY_STATUS_OTGID_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_OTGID_STATUS_SHIFT
)Ë& 
USBPHY_STATUS_OTGID_STATUS_MASK
)

	)

40215 
	#USBPHY_STATUS_RSVD3_MASK
 (0x200U)

	)

40216 
	#USBPHY_STATUS_RSVD3_SHIFT
 (9U)

	)

40217 
	#USBPHY_STATUS_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_RSVD3_SHIFT
)Ë& 
USBPHY_STATUS_RSVD3_MASK
)

	)

40218 
	#USBPHY_STATUS_RESUME_STATUS_MASK
 (0x400U)

	)

40219 
	#USBPHY_STATUS_RESUME_STATUS_SHIFT
 (10U)

	)

40220 
	#USBPHY_STATUS_RESUME_STATUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_RESUME_STATUS_SHIFT
)Ë& 
USBPHY_STATUS_RESUME_STATUS_MASK
)

	)

40221 
	#USBPHY_STATUS_RSVD4_MASK
 (0xFFFFF800U)

	)

40222 
	#USBPHY_STATUS_RSVD4_SHIFT
 (11U)

	)

40223 
	#USBPHY_STATUS_RSVD4
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_STATUS_RSVD4_SHIFT
)Ë& 
USBPHY_STATUS_RSVD4_MASK
)

	)

40226 
	#USBPHY_DEBUG_OTGIDPIOLOCK_MASK
 (0x1U)

	)

40227 
	#USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT
 (0U)

	)

40228 
	#USBPHY_DEBUG_OTGIDPIOLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT
)Ë& 
USBPHY_DEBUG_OTGIDPIOLOCK_MASK
)

	)

40229 
	#USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK
 (0x2U)

	)

40230 
	#USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT
 (1U)

	)

40231 
	#USBPHY_DEBUG_DEBUG_INTERFACE_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT
)Ë& 
USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK
)

	)

40232 
	#USBPHY_DEBUG_HSTPULLDOWN_MASK
 (0xCU)

	)

40233 
	#USBPHY_DEBUG_HSTPULLDOWN_SHIFT
 (2U)

	)

40234 
	#USBPHY_DEBUG_HSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_HSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_HSTPULLDOWN_MASK
)

	)

40235 
	#USBPHY_DEBUG_ENHSTPULLDOWN_MASK
 (0x30U)

	)

40236 
	#USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT
 (4U)

	)

40237 
	#USBPHY_DEBUG_ENHSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_ENHSTPULLDOWN_MASK
)

	)

40238 
	#USBPHY_DEBUG_RSVD0_MASK
 (0xC0U)

	)

40239 
	#USBPHY_DEBUG_RSVD0_SHIFT
 (6U)

	)

40240 
	#USBPHY_DEBUG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG_RSVD0_MASK
)

	)

40241 
	#USBPHY_DEBUG_TX2RXCOUNT_MASK
 (0xF00U)

	)

40242 
	#USBPHY_DEBUG_TX2RXCOUNT_SHIFT
 (8U)

	)

40243 
	#USBPHY_DEBUG_TX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_TX2RXCOUNT_MASK
)

	)

40244 
	#USBPHY_DEBUG_ENTX2RXCOUNT_MASK
 (0x1000U)

	)

40245 
	#USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT
 (12U)

	)

40246 
	#USBPHY_DEBUG_ENTX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_ENTX2RXCOUNT_MASK
)

	)

40247 
	#USBPHY_DEBUG_RSVD1_MASK
 (0xE000U)

	)

40248 
	#USBPHY_DEBUG_RSVD1_SHIFT
 (13U)

	)

40249 
	#USBPHY_DEBUG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG_RSVD1_MASK
)

	)

40250 
	#USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK
 (0x1F0000U)

	)

40251 
	#USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT
 (16U)

	)

40252 
	#USBPHY_DEBUG_SQUELCHRESETCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK
)

	)

40253 
	#USBPHY_DEBUG_RSVD2_MASK
 (0xE00000U)

	)

40254 
	#USBPHY_DEBUG_RSVD2_SHIFT
 (21U)

	)

40255 
	#USBPHY_DEBUG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_RSVD2_SHIFT
)Ë& 
USBPHY_DEBUG_RSVD2_MASK
)

	)

40256 
	#USBPHY_DEBUG_ENSQUELCHRESET_MASK
 (0x1000000U)

	)

40257 
	#USBPHY_DEBUG_ENSQUELCHRESET_SHIFT
 (24U)

	)

40258 
	#USBPHY_DEBUG_ENSQUELCHRESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_ENSQUELCHRESET_SHIFT
)Ë& 
USBPHY_DEBUG_ENSQUELCHRESET_MASK
)

	)

40259 
	#USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK
 (0x1E000000U)

	)

40260 
	#USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT
 (25U)

	)

40261 
	#USBPHY_DEBUG_SQUELCHRESETLENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT
)Ë& 
USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK
)

	)

40262 
	#USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK
 (0x20000000U)

	)

40263 
	#USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT
 (29U)

	)

40264 
	#USBPHY_DEBUG_HOST_RESUME_DEBUG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT
)Ë& 
USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK
)

	)

40265 
	#USBPHY_DEBUG_CLKGATE_MASK
 (0x40000000U)

	)

40266 
	#USBPHY_DEBUG_CLKGATE_SHIFT
 (30U)

	)

40267 
	#USBPHY_DEBUG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLKGATE_SHIFT
)Ë& 
USBPHY_DEBUG_CLKGATE_MASK
)

	)

40268 
	#USBPHY_DEBUG_RSVD3_MASK
 (0x80000000U)

	)

40269 
	#USBPHY_DEBUG_RSVD3_SHIFT
 (31U)

	)

40270 
	#USBPHY_DEBUG_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_RSVD3_SHIFT
)Ë& 
USBPHY_DEBUG_RSVD3_MASK
)

	)

40273 
	#USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK
 (0x1U)

	)

40274 
	#USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT
 (0U)

	)

40275 
	#USBPHY_DEBUG_SET_OTGIDPIOLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT
)Ë& 
USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK
)

	)

40276 
	#USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK
 (0x2U)

	)

40277 
	#USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT
 (1U)

	)

40278 
	#USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT
)Ë& 
USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK
)

	)

40279 
	#USBPHY_DEBUG_SET_HSTPULLDOWN_MASK
 (0xCU)

	)

40280 
	#USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT
 (2U)

	)

40281 
	#USBPHY_DEBUG_SET_HSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_SET_HSTPULLDOWN_MASK
)

	)

40282 
	#USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK
 (0x30U)

	)

40283 
	#USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT
 (4U)

	)

40284 
	#USBPHY_DEBUG_SET_ENHSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK
)

	)

40285 
	#USBPHY_DEBUG_SET_RSVD0_MASK
 (0xC0U)

	)

40286 
	#USBPHY_DEBUG_SET_RSVD0_SHIFT
 (6U)

	)

40287 
	#USBPHY_DEBUG_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG_SET_RSVD0_MASK
)

	)

40288 
	#USBPHY_DEBUG_SET_TX2RXCOUNT_MASK
 (0xF00U)

	)

40289 
	#USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT
 (8U)

	)

40290 
	#USBPHY_DEBUG_SET_TX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_SET_TX2RXCOUNT_MASK
)

	)

40291 
	#USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK
 (0x1000U)

	)

40292 
	#USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT
 (12U)

	)

40293 
	#USBPHY_DEBUG_SET_ENTX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK
)

	)

40294 
	#USBPHY_DEBUG_SET_RSVD1_MASK
 (0xE000U)

	)

40295 
	#USBPHY_DEBUG_SET_RSVD1_SHIFT
 (13U)

	)

40296 
	#USBPHY_DEBUG_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG_SET_RSVD1_MASK
)

	)

40297 
	#USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK
 (0x1F0000U)

	)

40298 
	#USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT
 (16U)

	)

40299 
	#USBPHY_DEBUG_SET_SQUELCHRESETCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK
)

	)

40300 
	#USBPHY_DEBUG_SET_RSVD2_MASK
 (0xE00000U)

	)

40301 
	#USBPHY_DEBUG_SET_RSVD2_SHIFT
 (21U)

	)

40302 
	#USBPHY_DEBUG_SET_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_RSVD2_SHIFT
)Ë& 
USBPHY_DEBUG_SET_RSVD2_MASK
)

	)

40303 
	#USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK
 (0x1000000U)

	)

40304 
	#USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT
 (24U)

	)

40305 
	#USBPHY_DEBUG_SET_ENSQUELCHRESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT
)Ë& 
USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK
)

	)

40306 
	#USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK
 (0x1E000000U)

	)

40307 
	#USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT
 (25U)

	)

40308 
	#USBPHY_DEBUG_SET_SQUELCHRESETLENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT
)Ë& 
USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK
)

	)

40309 
	#USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK
 (0x20000000U)

	)

40310 
	#USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT
 (29U)

	)

40311 
	#USBPHY_DEBUG_SET_HOST_RESUME_DEBUG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT
)Ë& 
USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK
)

	)

40312 
	#USBPHY_DEBUG_SET_CLKGATE_MASK
 (0x40000000U)

	)

40313 
	#USBPHY_DEBUG_SET_CLKGATE_SHIFT
 (30U)

	)

40314 
	#USBPHY_DEBUG_SET_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_CLKGATE_SHIFT
)Ë& 
USBPHY_DEBUG_SET_CLKGATE_MASK
)

	)

40315 
	#USBPHY_DEBUG_SET_RSVD3_MASK
 (0x80000000U)

	)

40316 
	#USBPHY_DEBUG_SET_RSVD3_SHIFT
 (31U)

	)

40317 
	#USBPHY_DEBUG_SET_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_SET_RSVD3_SHIFT
)Ë& 
USBPHY_DEBUG_SET_RSVD3_MASK
)

	)

40320 
	#USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK
 (0x1U)

	)

40321 
	#USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT
 (0U)

	)

40322 
	#USBPHY_DEBUG_CLR_OTGIDPIOLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK
)

	)

40323 
	#USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK
 (0x2U)

	)

40324 
	#USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT
 (1U)

	)

40325 
	#USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK
)

	)

40326 
	#USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK
 (0xCU)

	)

40327 
	#USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT
 (2U)

	)

40328 
	#USBPHY_DEBUG_CLR_HSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK
)

	)

40329 
	#USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK
 (0x30U)

	)

40330 
	#USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT
 (4U)

	)

40331 
	#USBPHY_DEBUG_CLR_ENHSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK
)

	)

40332 
	#USBPHY_DEBUG_CLR_RSVD0_MASK
 (0xC0U)

	)

40333 
	#USBPHY_DEBUG_CLR_RSVD0_SHIFT
 (6U)

	)

40334 
	#USBPHY_DEBUG_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_RSVD0_MASK
)

	)

40335 
	#USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK
 (0xF00U)

	)

40336 
	#USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT
 (8U)

	)

40337 
	#USBPHY_DEBUG_CLR_TX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK
)

	)

40338 
	#USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK
 (0x1000U)

	)

40339 
	#USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT
 (12U)

	)

40340 
	#USBPHY_DEBUG_CLR_ENTX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK
)

	)

40341 
	#USBPHY_DEBUG_CLR_RSVD1_MASK
 (0xE000U)

	)

40342 
	#USBPHY_DEBUG_CLR_RSVD1_SHIFT
 (13U)

	)

40343 
	#USBPHY_DEBUG_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_RSVD1_MASK
)

	)

40344 
	#USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK
 (0x1F0000U)

	)

40345 
	#USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT
 (16U)

	)

40346 
	#USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK
)

	)

40347 
	#USBPHY_DEBUG_CLR_RSVD2_MASK
 (0xE00000U)

	)

40348 
	#USBPHY_DEBUG_CLR_RSVD2_SHIFT
 (21U)

	)

40349 
	#USBPHY_DEBUG_CLR_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_RSVD2_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_RSVD2_MASK
)

	)

40350 
	#USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK
 (0x1000000U)

	)

40351 
	#USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT
 (24U)

	)

40352 
	#USBPHY_DEBUG_CLR_ENSQUELCHRESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK
)

	)

40353 
	#USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK
 (0x1E000000U)

	)

40354 
	#USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT
 (25U)

	)

40355 
	#USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK
)

	)

40356 
	#USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK
 (0x20000000U)

	)

40357 
	#USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT
 (29U)

	)

40358 
	#USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK
)

	)

40359 
	#USBPHY_DEBUG_CLR_CLKGATE_MASK
 (0x40000000U)

	)

40360 
	#USBPHY_DEBUG_CLR_CLKGATE_SHIFT
 (30U)

	)

40361 
	#USBPHY_DEBUG_CLR_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_CLKGATE_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_CLKGATE_MASK
)

	)

40362 
	#USBPHY_DEBUG_CLR_RSVD3_MASK
 (0x80000000U)

	)

40363 
	#USBPHY_DEBUG_CLR_RSVD3_SHIFT
 (31U)

	)

40364 
	#USBPHY_DEBUG_CLR_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_CLR_RSVD3_SHIFT
)Ë& 
USBPHY_DEBUG_CLR_RSVD3_MASK
)

	)

40367 
	#USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK
 (0x1U)

	)

40368 
	#USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT
 (0U)

	)

40369 
	#USBPHY_DEBUG_TOG_OTGIDPIOLOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK
)

	)

40370 
	#USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK
 (0x2U)

	)

40371 
	#USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT
 (1U)

	)

40372 
	#USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK
)

	)

40373 
	#USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK
 (0xCU)

	)

40374 
	#USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT
 (2U)

	)

40375 
	#USBPHY_DEBUG_TOG_HSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK
)

	)

40376 
	#USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK
 (0x30U)

	)

40377 
	#USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT
 (4U)

	)

40378 
	#USBPHY_DEBUG_TOG_ENHSTPULLDOWN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK
)

	)

40379 
	#USBPHY_DEBUG_TOG_RSVD0_MASK
 (0xC0U)

	)

40380 
	#USBPHY_DEBUG_TOG_RSVD0_SHIFT
 (6U)

	)

40381 
	#USBPHY_DEBUG_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_RSVD0_MASK
)

	)

40382 
	#USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK
 (0xF00U)

	)

40383 
	#USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT
 (8U)

	)

40384 
	#USBPHY_DEBUG_TOG_TX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK
)

	)

40385 
	#USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK
 (0x1000U)

	)

40386 
	#USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT
 (12U)

	)

40387 
	#USBPHY_DEBUG_TOG_ENTX2RXCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK
)

	)

40388 
	#USBPHY_DEBUG_TOG_RSVD1_MASK
 (0xE000U)

	)

40389 
	#USBPHY_DEBUG_TOG_RSVD1_SHIFT
 (13U)

	)

40390 
	#USBPHY_DEBUG_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_RSVD1_MASK
)

	)

40391 
	#USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK
 (0x1F0000U)

	)

40392 
	#USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT
 (16U)

	)

40393 
	#USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK
)

	)

40394 
	#USBPHY_DEBUG_TOG_RSVD2_MASK
 (0xE00000U)

	)

40395 
	#USBPHY_DEBUG_TOG_RSVD2_SHIFT
 (21U)

	)

40396 
	#USBPHY_DEBUG_TOG_RSVD2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_RSVD2_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_RSVD2_MASK
)

	)

40397 
	#USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK
 (0x1000000U)

	)

40398 
	#USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT
 (24U)

	)

40399 
	#USBPHY_DEBUG_TOG_ENSQUELCHRESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK
)

	)

40400 
	#USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK
 (0x1E000000U)

	)

40401 
	#USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT
 (25U)

	)

40402 
	#USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK
)

	)

40403 
	#USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK
 (0x20000000U)

	)

40404 
	#USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT
 (29U)

	)

40405 
	#USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK
)

	)

40406 
	#USBPHY_DEBUG_TOG_CLKGATE_MASK
 (0x40000000U)

	)

40407 
	#USBPHY_DEBUG_TOG_CLKGATE_SHIFT
 (30U)

	)

40408 
	#USBPHY_DEBUG_TOG_CLKGATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_CLKGATE_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_CLKGATE_MASK
)

	)

40409 
	#USBPHY_DEBUG_TOG_RSVD3_MASK
 (0x80000000U)

	)

40410 
	#USBPHY_DEBUG_TOG_RSVD3_SHIFT
 (31U)

	)

40411 
	#USBPHY_DEBUG_TOG_RSVD3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG_TOG_RSVD3_SHIFT
)Ë& 
USBPHY_DEBUG_TOG_RSVD3_MASK
)

	)

40414 
	#USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK
 (0xFFFFU)

	)

40415 
	#USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT
 (0U)

	)

40416 
	#USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT
)Ë& 
USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK
)

	)

40417 
	#USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK
 (0x3FF0000U)

	)

40418 
	#USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT
 (16U)

	)

40419 
	#USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT
)Ë& 
USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK
)

	)

40420 
	#USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK
 (0xFC000000U)

	)

40421 
	#USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT
 (26U)

	)

40422 
	#USBPHY_DEBUG0_STATUS_SQUELCH_COUNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT
)Ë& 
USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK
)

	)

40425 
	#USBPHY_DEBUG1_RSVD0_MASK
 (0x1FFFU)

	)

40426 
	#USBPHY_DEBUG1_RSVD0_SHIFT
 (0U)

	)

40427 
	#USBPHY_DEBUG1_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG1_RSVD0_MASK
)

	)

40428 
	#USBPHY_DEBUG1_ENTAILADJVD_MASK
 (0x6000U)

	)

40429 
	#USBPHY_DEBUG1_ENTAILADJVD_SHIFT
 (13U)

	)

40430 
	#USBPHY_DEBUG1_ENTAILADJVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_ENTAILADJVD_SHIFT
)Ë& 
USBPHY_DEBUG1_ENTAILADJVD_MASK
)

	)

40431 
	#USBPHY_DEBUG1_RSVD1_MASK
 (0xFFFF8000U)

	)

40432 
	#USBPHY_DEBUG1_RSVD1_SHIFT
 (15U)

	)

40433 
	#USBPHY_DEBUG1_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG1_RSVD1_MASK
)

	)

40436 
	#USBPHY_DEBUG1_SET_RSVD0_MASK
 (0x1FFFU)

	)

40437 
	#USBPHY_DEBUG1_SET_RSVD0_SHIFT
 (0U)

	)

40438 
	#USBPHY_DEBUG1_SET_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_SET_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG1_SET_RSVD0_MASK
)

	)

40439 
	#USBPHY_DEBUG1_SET_ENTAILADJVD_MASK
 (0x6000U)

	)

40440 
	#USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT
 (13U)

	)

40441 
	#USBPHY_DEBUG1_SET_ENTAILADJVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT
)Ë& 
USBPHY_DEBUG1_SET_ENTAILADJVD_MASK
)

	)

40442 
	#USBPHY_DEBUG1_SET_RSVD1_MASK
 (0xFFFF8000U)

	)

40443 
	#USBPHY_DEBUG1_SET_RSVD1_SHIFT
 (15U)

	)

40444 
	#USBPHY_DEBUG1_SET_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_SET_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG1_SET_RSVD1_MASK
)

	)

40447 
	#USBPHY_DEBUG1_CLR_RSVD0_MASK
 (0x1FFFU)

	)

40448 
	#USBPHY_DEBUG1_CLR_RSVD0_SHIFT
 (0U)

	)

40449 
	#USBPHY_DEBUG1_CLR_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_CLR_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG1_CLR_RSVD0_MASK
)

	)

40450 
	#USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK
 (0x6000U)

	)

40451 
	#USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT
 (13U)

	)

40452 
	#USBPHY_DEBUG1_CLR_ENTAILADJVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT
)Ë& 
USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK
)

	)

40453 
	#USBPHY_DEBUG1_CLR_RSVD1_MASK
 (0xFFFF8000U)

	)

40454 
	#USBPHY_DEBUG1_CLR_RSVD1_SHIFT
 (15U)

	)

40455 
	#USBPHY_DEBUG1_CLR_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_CLR_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG1_CLR_RSVD1_MASK
)

	)

40458 
	#USBPHY_DEBUG1_TOG_RSVD0_MASK
 (0x1FFFU)

	)

40459 
	#USBPHY_DEBUG1_TOG_RSVD0_SHIFT
 (0U)

	)

40460 
	#USBPHY_DEBUG1_TOG_RSVD0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_TOG_RSVD0_SHIFT
)Ë& 
USBPHY_DEBUG1_TOG_RSVD0_MASK
)

	)

40461 
	#USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK
 (0x6000U)

	)

40462 
	#USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT
 (13U)

	)

40463 
	#USBPHY_DEBUG1_TOG_ENTAILADJVD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT
)Ë& 
USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK
)

	)

40464 
	#USBPHY_DEBUG1_TOG_RSVD1_MASK
 (0xFFFF8000U)

	)

40465 
	#USBPHY_DEBUG1_TOG_RSVD1_SHIFT
 (15U)

	)

40466 
	#USBPHY_DEBUG1_TOG_RSVD1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_DEBUG1_TOG_RSVD1_SHIFT
)Ë& 
USBPHY_DEBUG1_TOG_RSVD1_MASK
)

	)

40469 
	#USBPHY_VERSION_STEP_MASK
 (0xFFFFU)

	)

40470 
	#USBPHY_VERSION_STEP_SHIFT
 (0U)

	)

40471 
	#USBPHY_VERSION_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_VERSION_STEP_SHIFT
)Ë& 
USBPHY_VERSION_STEP_MASK
)

	)

40472 
	#USBPHY_VERSION_MINOR_MASK
 (0xFF0000U)

	)

40473 
	#USBPHY_VERSION_MINOR_SHIFT
 (16U)

	)

40474 
	#USBPHY_VERSION_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_VERSION_MINOR_SHIFT
)Ë& 
USBPHY_VERSION_MINOR_MASK
)

	)

40475 
	#USBPHY_VERSION_MAJOR_MASK
 (0xFF000000U)

	)

40476 
	#USBPHY_VERSION_MAJOR_SHIFT
 (24U)

	)

40477 
	#USBPHY_VERSION_MAJOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USBPHY_VERSION_MAJOR_SHIFT
)Ë& 
USBPHY_VERSION_MAJOR_MASK
)

	)

40487 
	#USBPHY1_BASE
 (0x20C9000u)

	)

40489 
	#USBPHY1
 ((
USBPHY_Ty≥
 *)
USBPHY1_BASE
)

	)

40491 
	#USBPHY2_BASE
 (0x20CA000u)

	)

40493 
	#USBPHY2
 ((
USBPHY_Ty≥
 *)
USBPHY2_BASE
)

	)

40495 
	#USBPHY_BASE_ADDRS
 { 0u, 
USBPHY1_BASE
, 
USBPHY2_BASE
 }

	)

40497 
	#USBPHY_BASE_PTRS
 { (
USBPHY_Ty≥
 *)0u, 
USBPHY1
, 
USBPHY2
 }

	)

40499 
	#USBPHY_IRQS
 { 
NŸAvaû_IRQn
, 
USB_PHY1_IRQn
, 
USB_PHY2_IRQn
 }

	)

40501 
	#USBPHY_CTRL_ENDEVPLUGINDET_MASK
 
USBPHY_CTRL_ENDEVPLUGINDETECT_MASK


	)

40502 
	#USBPHY_CTRL_ENDEVPLUGINDET_SHIFT
 
USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT


	)

40503 
	#USBPHY_CTRL_ENDEVPLUGINDET
(
x
Ë
	`USBPHY_CTRL_ENDEVPLUGINDETECT
(x)

	)

40504 
	#USBPHY_TX_TXCAL45DM_MASK
 
USBPHY_TX_TXCAL45DN_MASK


	)

40505 
	#USBPHY_TX_TXCAL45DM_SHIFT
 
USBPHY_TX_TXCAL45DN_SHIFT


	)

40506 
	#USBPHY_TX_TXCAL45DM
(
x
Ë
	`USBPHY_TX_TXCAL45DN
(x)

	)

40526 
__IO
 
uöt32_t
 
	mVBUS_DETECT
;

40527 
__IO
 
uöt32_t
 
	mVBUS_DETECT_SET
;

40528 
__IO
 
uöt32_t
 
	mVBUS_DETECT_CLR
;

40529 
__IO
 
uöt32_t
 
	mVBUS_DETECT_TOG
;

40530 
__IO
 
uöt32_t
 
	mCHRG_DETECT
;

40531 
__IO
 
uöt32_t
 
	mCHRG_DETECT_SET
;

40532 
__IO
 
uöt32_t
 
	mCHRG_DETECT_CLR
;

40533 
__IO
 
uöt32_t
 
	mCHRG_DETECT_TOG
;

40534 
__I
 
uöt32_t
 
	mVBUS_DETECT_STAT
;

40535 
uöt8_t
 
	mRESERVED_0
[12];

40536 
__I
 
uöt32_t
 
	mCHRG_DETECT_STAT
;

40537 
uöt8_t
 
	mRESERVED_1
[28];

40538 
__IO
 
uöt32_t
 
	mMISC
;

40539 
__IO
 
uöt32_t
 
	mMISC_SET
;

40540 
__IO
 
uöt32_t
 
	mMISC_CLR
;

40541 
__IO
 
uöt32_t
 
	mMISC_TOG
;

40542 } 
	mINSTANCE
[2];

40543 
__I
 
uöt32_t
 
	mDIGPROG
;

40544 } 
	tUSB_ANALOG_Ty≥
;

40556 
	#USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK
 (0x7U)

	)

40557 
	#USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT
 (0U)

	)

40558 
	#USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK
)

	)

40559 
	#USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK
 (0x100000U)

	)

40560 
	#USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT
 (20U)

	)

40561 
	#USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK
)

	)

40562 
	#USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_MASK
 (0x4000000U)

	)

40563 
	#USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_SHIFT
 (26U)

	)

40564 
	#USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_MASK
)

	)

40565 
	#USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK
 (0x8000000U)

	)

40566 
	#USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT
 (27U)

	)

40567 
	#USB_ANALOG_VBUS_DETECT_CHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK
)

	)

40570 
	#USB_ANALOG_VBUS_DETECT_COUNT
 (2U)

	)

40573 
	#USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK
 (0x7U)

	)

40574 
	#USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT
 (0U)

	)

40575 
	#USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK
)

	)

40576 
	#USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK
 (0x100000U)

	)

40577 
	#USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT
 (20U)

	)

40578 
	#USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK
)

	)

40579 
	#USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK
 (0x4000000U)

	)

40580 
	#USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT
 (26U)

	)

40581 
	#USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK
)

	)

40582 
	#USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK
 (0x8000000U)

	)

40583 
	#USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT
 (27U)

	)

40584 
	#USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK
)

	)

40587 
	#USB_ANALOG_VBUS_DETECT_SET_COUNT
 (2U)

	)

40590 
	#USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK
 (0x7U)

	)

40591 
	#USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT
 (0U)

	)

40592 
	#USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK
)

	)

40593 
	#USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK
 (0x100000U)

	)

40594 
	#USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT
 (20U)

	)

40595 
	#USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK
)

	)

40596 
	#USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK
 (0x4000000U)

	)

40597 
	#USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT
 (26U)

	)

40598 
	#USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK
)

	)

40599 
	#USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK
 (0x8000000U)

	)

40600 
	#USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT
 (27U)

	)

40601 
	#USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK
)

	)

40604 
	#USB_ANALOG_VBUS_DETECT_CLR_COUNT
 (2U)

	)

40607 
	#USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK
 (0x7U)

	)

40608 
	#USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT
 (0U)

	)

40609 
	#USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK
)

	)

40610 
	#USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK
 (0x100000U)

	)

40611 
	#USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT
 (20U)

	)

40612 
	#USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK
)

	)

40613 
	#USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK
 (0x4000000U)

	)

40614 
	#USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT
 (26U)

	)

40615 
	#USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK
)

	)

40616 
	#USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK
 (0x8000000U)

	)

40617 
	#USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT
 (27U)

	)

40618 
	#USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK
)

	)

40621 
	#USB_ANALOG_VBUS_DETECT_TOG_COUNT
 (2U)

	)

40624 
	#USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK
 (0x40000U)

	)

40625 
	#USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT
 (18U)

	)

40626 
	#USB_ANALOG_CHRG_DETECT_CHK_CONTACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK
)

	)

40627 
	#USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_MASK
 (0x80000U)

	)

40628 
	#USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_SHIFT
 (19U)

	)

40629 
	#USB_ANALOG_CHRG_DETECT_CHK_CHRG_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_MASK
)

	)

40630 
	#USB_ANALOG_CHRG_DETECT_EN_B_MASK
 (0x100000U)

	)

40631 
	#USB_ANALOG_CHRG_DETECT_EN_B_SHIFT
 (20U)

	)

40632 
	#USB_ANALOG_CHRG_DETECT_EN_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_EN_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_EN_B_MASK
)

	)

40635 
	#USB_ANALOG_CHRG_DETECT_COUNT
 (2U)

	)

40638 
	#USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK
 (0x40000U)

	)

40639 
	#USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT
 (18U)

	)

40640 
	#USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK
)

	)

40641 
	#USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_MASK
 (0x80000U)

	)

40642 
	#USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT
 (19U)

	)

40643 
	#USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_MASK
)

	)

40644 
	#USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK
 (0x100000U)

	)

40645 
	#USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT
 (20U)

	)

40646 
	#USB_ANALOG_CHRG_DETECT_SET_EN_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK
)

	)

40649 
	#USB_ANALOG_CHRG_DETECT_SET_COUNT
 (2U)

	)

40652 
	#USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK
 (0x40000U)

	)

40653 
	#USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT
 (18U)

	)

40654 
	#USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK
)

	)

40655 
	#USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_MASK
 (0x80000U)

	)

40656 
	#USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT
 (19U)

	)

40657 
	#USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_MASK
)

	)

40658 
	#USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK
 (0x100000U)

	)

40659 
	#USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT
 (20U)

	)

40660 
	#USB_ANALOG_CHRG_DETECT_CLR_EN_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK
)

	)

40663 
	#USB_ANALOG_CHRG_DETECT_CLR_COUNT
 (2U)

	)

40666 
	#USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK
 (0x40000U)

	)

40667 
	#USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT
 (18U)

	)

40668 
	#USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK
)

	)

40669 
	#USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_MASK
 (0x80000U)

	)

40670 
	#USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT
 (19U)

	)

40671 
	#USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_MASK
)

	)

40672 
	#USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK
 (0x100000U)

	)

40673 
	#USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT
 (20U)

	)

40674 
	#USB_ANALOG_CHRG_DETECT_TOG_EN_B
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK
)

	)

40677 
	#USB_ANALOG_CHRG_DETECT_TOG_COUNT
 (2U)

	)

40680 
	#USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK
 (0x1U)

	)

40681 
	#USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT
 (0U)

	)

40682 
	#USB_ANALOG_VBUS_DETECT_STAT_SESSEND
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK
)

	)

40683 
	#USB_ANALOG_VBUS_DETECT_STAT_BVALID_MASK
 (0x2U)

	)

40684 
	#USB_ANALOG_VBUS_DETECT_STAT_BVALID_SHIFT
 (1U)

	)

40685 
	#USB_ANALOG_VBUS_DETECT_STAT_BVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_STAT_BVALID_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_STAT_BVALID_MASK
)

	)

40686 
	#USB_ANALOG_VBUS_DETECT_STAT_AVALID_MASK
 (0x4U)

	)

40687 
	#USB_ANALOG_VBUS_DETECT_STAT_AVALID_SHIFT
 (2U)

	)

40688 
	#USB_ANALOG_VBUS_DETECT_STAT_AVALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_STAT_AVALID_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_STAT_AVALID_MASK
)

	)

40689 
	#USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK
 (0x8U)

	)

40690 
	#USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT
 (3U)

	)

40691 
	#USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT
)Ë& 
USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK
)

	)

40694 
	#USB_ANALOG_VBUS_DETECT_STAT_COUNT
 (2U)

	)

40697 
	#USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK
 (0x1U)

	)

40698 
	#USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT
 (0U)

	)

40699 
	#USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK
)

	)

40700 
	#USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_MASK
 (0x2U)

	)

40701 
	#USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT
 (1U)

	)

40702 
	#USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_MASK
)

	)

40703 
	#USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_MASK
 (0x4U)

	)

40704 
	#USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_SHIFT
 (2U)

	)

40705 
	#USB_ANALOG_CHRG_DETECT_STAT_DM_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_MASK
)

	)

40706 
	#USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK
 (0x8U)

	)

40707 
	#USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT
 (3U)

	)

40708 
	#USB_ANALOG_CHRG_DETECT_STAT_DP_STATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT
)Ë& 
USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK
)

	)

40711 
	#USB_ANALOG_CHRG_DETECT_STAT_COUNT
 (2U)

	)

40714 
	#USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK
 (0x1U)

	)

40715 
	#USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT
 (0U)

	)

40716 
	#USB_ANALOG_MISC_HS_USE_EXTERNAL_R
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT
)Ë& 
USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK
)

	)

40717 
	#USB_ANALOG_MISC_EN_DEGLITCH_MASK
 (0x2U)

	)

40718 
	#USB_ANALOG_MISC_EN_DEGLITCH_SHIFT
 (1U)

	)

40719 
	#USB_ANALOG_MISC_EN_DEGLITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_EN_DEGLITCH_SHIFT
)Ë& 
USB_ANALOG_MISC_EN_DEGLITCH_MASK
)

	)

40720 
	#USB_ANALOG_MISC_EN_CLK_UTMI_MASK
 (0x40000000U)

	)

40721 
	#USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT
 (30U)

	)

40722 
	#USB_ANALOG_MISC_EN_CLK_UTMI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT
)Ë& 
USB_ANALOG_MISC_EN_CLK_UTMI_MASK
)

	)

40725 
	#USB_ANALOG_MISC_COUNT
 (2U)

	)

40728 
	#USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK
 (0x1U)

	)

40729 
	#USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT
 (0U)

	)

40730 
	#USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT
)Ë& 
USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK
)

	)

40731 
	#USB_ANALOG_MISC_SET_EN_DEGLITCH_MASK
 (0x2U)

	)

40732 
	#USB_ANALOG_MISC_SET_EN_DEGLITCH_SHIFT
 (1U)

	)

40733 
	#USB_ANALOG_MISC_SET_EN_DEGLITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_SET_EN_DEGLITCH_SHIFT
)Ë& 
USB_ANALOG_MISC_SET_EN_DEGLITCH_MASK
)

	)

40734 
	#USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK
 (0x40000000U)

	)

40735 
	#USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT
 (30U)

	)

40736 
	#USB_ANALOG_MISC_SET_EN_CLK_UTMI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT
)Ë& 
USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK
)

	)

40739 
	#USB_ANALOG_MISC_SET_COUNT
 (2U)

	)

40742 
	#USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK
 (0x1U)

	)

40743 
	#USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT
 (0U)

	)

40744 
	#USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT
)Ë& 
USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK
)

	)

40745 
	#USB_ANALOG_MISC_CLR_EN_DEGLITCH_MASK
 (0x2U)

	)

40746 
	#USB_ANALOG_MISC_CLR_EN_DEGLITCH_SHIFT
 (1U)

	)

40747 
	#USB_ANALOG_MISC_CLR_EN_DEGLITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_CLR_EN_DEGLITCH_SHIFT
)Ë& 
USB_ANALOG_MISC_CLR_EN_DEGLITCH_MASK
)

	)

40748 
	#USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK
 (0x40000000U)

	)

40749 
	#USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT
 (30U)

	)

40750 
	#USB_ANALOG_MISC_CLR_EN_CLK_UTMI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT
)Ë& 
USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK
)

	)

40753 
	#USB_ANALOG_MISC_CLR_COUNT
 (2U)

	)

40756 
	#USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK
 (0x1U)

	)

40757 
	#USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT
 (0U)

	)

40758 
	#USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT
)Ë& 
USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK
)

	)

40759 
	#USB_ANALOG_MISC_TOG_EN_DEGLITCH_MASK
 (0x2U)

	)

40760 
	#USB_ANALOG_MISC_TOG_EN_DEGLITCH_SHIFT
 (1U)

	)

40761 
	#USB_ANALOG_MISC_TOG_EN_DEGLITCH
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_TOG_EN_DEGLITCH_SHIFT
)Ë& 
USB_ANALOG_MISC_TOG_EN_DEGLITCH_MASK
)

	)

40762 
	#USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK
 (0x40000000U)

	)

40763 
	#USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT
 (30U)

	)

40764 
	#USB_ANALOG_MISC_TOG_EN_CLK_UTMI
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT
)Ë& 
USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK
)

	)

40767 
	#USB_ANALOG_MISC_TOG_COUNT
 (2U)

	)

40770 
	#USB_ANALOG_DIGPROG_MINOR_MASK
 (0xFFU)

	)

40771 
	#USB_ANALOG_DIGPROG_MINOR_SHIFT
 (0U)

	)

40772 
	#USB_ANALOG_DIGPROG_MINOR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_DIGPROG_MINOR_SHIFT
)Ë& 
USB_ANALOG_DIGPROG_MINOR_MASK
)

	)

40773 
	#USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK
 (0xFF00U)

	)

40774 
	#USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT
 (8U)

	)

40775 
	#USB_ANALOG_DIGPROG_MAJOR_LOWER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT
)Ë& 
USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK
)

	)

40776 
	#USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK
 (0xFF0000U)

	)

40777 
	#USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT
 (16U)

	)

40778 
	#USB_ANALOG_DIGPROG_MAJOR_UPPER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT
)Ë& 
USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK
)

	)

40788 
	#USB_ANALOG_BASE
 (0x20C81A0u)

	)

40790 
	#USB_ANALOG
 ((
USB_ANALOG_Ty≥
 *)
USB_ANALOG_BASE
)

	)

40792 
	#USB_ANALOG_BASE_ADDRS
 { 
USB_ANALOG_BASE
 }

	)

40794 
	#USB_ANALOG_BASE_PTRS
 { 
USB_ANALOG
 }

	)

40812 
__IO
 
uöt32_t
 
	mDS_ADDR
;

40813 
__IO
 
uöt32_t
 
	mBLK_ATT
;

40814 
__IO
 
uöt32_t
 
	mCMD_ARG
;

40815 
__IO
 
uöt32_t
 
	mCMD_XFR_TYP
;

40816 
__I
 
uöt32_t
 
	mCMD_RSP0
;

40817 
__I
 
uöt32_t
 
	mCMD_RSP1
;

40818 
__I
 
uöt32_t
 
	mCMD_RSP2
;

40819 
__I
 
uöt32_t
 
	mCMD_RSP3
;

40820 
__IO
 
uöt32_t
 
	mDATA_BUFF_ACC_PORT
;

40821 
__I
 
uöt32_t
 
	mPRES_STATE
;

40822 
__IO
 
uöt32_t
 
	mPROT_CTRL
;

40823 
__IO
 
uöt32_t
 
	mSYS_CTRL
;

40824 
__IO
 
uöt32_t
 
	mINT_STATUS
;

40825 
__IO
 
uöt32_t
 
	mINT_STATUS_EN
;

40826 
__IO
 
uöt32_t
 
	mINT_SIGNAL_EN
;

40827 
__IO
 
uöt32_t
 
	mAUTOCMD12_ERR_STATUS
;

40828 
__IO
 
uöt32_t
 
	mHOST_CTRL_CAP
;

40829 
__IO
 
uöt32_t
 
	mWTMK_LVL
;

40830 
__IO
 
uöt32_t
 
	mMIX_CTRL
;

40831 
uöt8_t
 
	mRESERVED_0
[4];

40832 
__IO
 
uöt32_t
 
	mFORCE_EVENT
;

40833 
__I
 
uöt32_t
 
	mADMA_ERR_STATUS
;

40834 
__IO
 
uöt32_t
 
	mADMA_SYS_ADDR
;

40835 
uöt8_t
 
	mRESERVED_1
[4];

40836 
__IO
 
uöt32_t
 
	mDLL_CTRL
;

40837 
__I
 
uöt32_t
 
	mDLL_STATUS
;

40838 
__IO
 
uöt32_t
 
	mCLK_TUNE_CTRL_STATUS
;

40839 
uöt8_t
 
	mRESERVED_2
[84];

40840 
__IO
 
uöt32_t
 
	mVEND_SPEC
;

40841 
__IO
 
uöt32_t
 
	mMMC_BOOT
;

40842 
__IO
 
uöt32_t
 
	mVEND_SPEC2
;

40843 
__IO
 
uöt32_t
 
	mTUNING_CTRL
;

40844 } 
	tUSDHC_Ty≥
;

40856 
	#USDHC_DS_ADDR_DS_ADDR_MASK
 (0xFFFFFFFFU)

	)

40857 
	#USDHC_DS_ADDR_DS_ADDR_SHIFT
 (0U)

	)

40858 
	#USDHC_DS_ADDR_DS_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DS_ADDR_DS_ADDR_SHIFT
)Ë& 
USDHC_DS_ADDR_DS_ADDR_MASK
)

	)

40861 
	#USDHC_BLK_ATT_BLKSIZE_MASK
 (0x1FFFU)

	)

40862 
	#USDHC_BLK_ATT_BLKSIZE_SHIFT
 (0U)

	)

40863 
	#USDHC_BLK_ATT_BLKSIZE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_BLK_ATT_BLKSIZE_SHIFT
)Ë& 
USDHC_BLK_ATT_BLKSIZE_MASK
)

	)

40864 
	#USDHC_BLK_ATT_BLKCNT_MASK
 (0xFFFF0000U)

	)

40865 
	#USDHC_BLK_ATT_BLKCNT_SHIFT
 (16U)

	)

40866 
	#USDHC_BLK_ATT_BLKCNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_BLK_ATT_BLKCNT_SHIFT
)Ë& 
USDHC_BLK_ATT_BLKCNT_MASK
)

	)

40869 
	#USDHC_CMD_ARG_CMDARG_MASK
 (0xFFFFFFFFU)

	)

40870 
	#USDHC_CMD_ARG_CMDARG_SHIFT
 (0U)

	)

40871 
	#USDHC_CMD_ARG_CMDARG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_ARG_CMDARG_SHIFT
)Ë& 
USDHC_CMD_ARG_CMDARG_MASK
)

	)

40874 
	#USDHC_CMD_XFR_TYP_RSPTYP_MASK
 (0x30000U)

	)

40875 
	#USDHC_CMD_XFR_TYP_RSPTYP_SHIFT
 (16U)

	)

40876 
	#USDHC_CMD_XFR_TYP_RSPTYP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_XFR_TYP_RSPTYP_SHIFT
)Ë& 
USDHC_CMD_XFR_TYP_RSPTYP_MASK
)

	)

40877 
	#USDHC_CMD_XFR_TYP_CCCEN_MASK
 (0x80000U)

	)

40878 
	#USDHC_CMD_XFR_TYP_CCCEN_SHIFT
 (19U)

	)

40879 
	#USDHC_CMD_XFR_TYP_CCCEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_XFR_TYP_CCCEN_SHIFT
)Ë& 
USDHC_CMD_XFR_TYP_CCCEN_MASK
)

	)

40880 
	#USDHC_CMD_XFR_TYP_CICEN_MASK
 (0x100000U)

	)

40881 
	#USDHC_CMD_XFR_TYP_CICEN_SHIFT
 (20U)

	)

40882 
	#USDHC_CMD_XFR_TYP_CICEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_XFR_TYP_CICEN_SHIFT
)Ë& 
USDHC_CMD_XFR_TYP_CICEN_MASK
)

	)

40883 
	#USDHC_CMD_XFR_TYP_DPSEL_MASK
 (0x200000U)

	)

40884 
	#USDHC_CMD_XFR_TYP_DPSEL_SHIFT
 (21U)

	)

40885 
	#USDHC_CMD_XFR_TYP_DPSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_XFR_TYP_DPSEL_SHIFT
)Ë& 
USDHC_CMD_XFR_TYP_DPSEL_MASK
)

	)

40886 
	#USDHC_CMD_XFR_TYP_CMDTYP_MASK
 (0xC00000U)

	)

40887 
	#USDHC_CMD_XFR_TYP_CMDTYP_SHIFT
 (22U)

	)

40888 
	#USDHC_CMD_XFR_TYP_CMDTYP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_XFR_TYP_CMDTYP_SHIFT
)Ë& 
USDHC_CMD_XFR_TYP_CMDTYP_MASK
)

	)

40889 
	#USDHC_CMD_XFR_TYP_CMDINX_MASK
 (0x3F000000U)

	)

40890 
	#USDHC_CMD_XFR_TYP_CMDINX_SHIFT
 (24U)

	)

40891 
	#USDHC_CMD_XFR_TYP_CMDINX
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_XFR_TYP_CMDINX_SHIFT
)Ë& 
USDHC_CMD_XFR_TYP_CMDINX_MASK
)

	)

40894 
	#USDHC_CMD_RSP0_CMDRSP0_MASK
 (0xFFFFFFFFU)

	)

40895 
	#USDHC_CMD_RSP0_CMDRSP0_SHIFT
 (0U)

	)

40896 
	#USDHC_CMD_RSP0_CMDRSP0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_RSP0_CMDRSP0_SHIFT
)Ë& 
USDHC_CMD_RSP0_CMDRSP0_MASK
)

	)

40899 
	#USDHC_CMD_RSP1_CMDRSP1_MASK
 (0xFFFFFFFFU)

	)

40900 
	#USDHC_CMD_RSP1_CMDRSP1_SHIFT
 (0U)

	)

40901 
	#USDHC_CMD_RSP1_CMDRSP1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_RSP1_CMDRSP1_SHIFT
)Ë& 
USDHC_CMD_RSP1_CMDRSP1_MASK
)

	)

40904 
	#USDHC_CMD_RSP2_CMDRSP2_MASK
 (0xFFFFFFFFU)

	)

40905 
	#USDHC_CMD_RSP2_CMDRSP2_SHIFT
 (0U)

	)

40906 
	#USDHC_CMD_RSP2_CMDRSP2
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_RSP2_CMDRSP2_SHIFT
)Ë& 
USDHC_CMD_RSP2_CMDRSP2_MASK
)

	)

40909 
	#USDHC_CMD_RSP3_CMDRSP3_MASK
 (0xFFFFFFFFU)

	)

40910 
	#USDHC_CMD_RSP3_CMDRSP3_SHIFT
 (0U)

	)

40911 
	#USDHC_CMD_RSP3_CMDRSP3
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CMD_RSP3_CMDRSP3_SHIFT
)Ë& 
USDHC_CMD_RSP3_CMDRSP3_MASK
)

	)

40914 
	#USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK
 (0xFFFFFFFFU)

	)

40915 
	#USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT
 (0U)

	)

40916 
	#USDHC_DATA_BUFF_ACC_PORT_DATCONT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT
)Ë& 
USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK
)

	)

40919 
	#USDHC_PRES_STATE_CIHB_MASK
 (0x1U)

	)

40920 
	#USDHC_PRES_STATE_CIHB_SHIFT
 (0U)

	)

40921 
	#USDHC_PRES_STATE_CIHB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_CIHB_SHIFT
)Ë& 
USDHC_PRES_STATE_CIHB_MASK
)

	)

40922 
	#USDHC_PRES_STATE_CDIHB_MASK
 (0x2U)

	)

40923 
	#USDHC_PRES_STATE_CDIHB_SHIFT
 (1U)

	)

40924 
	#USDHC_PRES_STATE_CDIHB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_CDIHB_SHIFT
)Ë& 
USDHC_PRES_STATE_CDIHB_MASK
)

	)

40925 
	#USDHC_PRES_STATE_DLA_MASK
 (0x4U)

	)

40926 
	#USDHC_PRES_STATE_DLA_SHIFT
 (2U)

	)

40927 
	#USDHC_PRES_STATE_DLA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_DLA_SHIFT
)Ë& 
USDHC_PRES_STATE_DLA_MASK
)

	)

40928 
	#USDHC_PRES_STATE_SDSTB_MASK
 (0x8U)

	)

40929 
	#USDHC_PRES_STATE_SDSTB_SHIFT
 (3U)

	)

40930 
	#USDHC_PRES_STATE_SDSTB
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_SDSTB_SHIFT
)Ë& 
USDHC_PRES_STATE_SDSTB_MASK
)

	)

40931 
	#USDHC_PRES_STATE_IPGOFF_MASK
 (0x10U)

	)

40932 
	#USDHC_PRES_STATE_IPGOFF_SHIFT
 (4U)

	)

40933 
	#USDHC_PRES_STATE_IPGOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_IPGOFF_SHIFT
)Ë& 
USDHC_PRES_STATE_IPGOFF_MASK
)

	)

40934 
	#USDHC_PRES_STATE_HCKOFF_MASK
 (0x20U)

	)

40935 
	#USDHC_PRES_STATE_HCKOFF_SHIFT
 (5U)

	)

40936 
	#USDHC_PRES_STATE_HCKOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_HCKOFF_SHIFT
)Ë& 
USDHC_PRES_STATE_HCKOFF_MASK
)

	)

40937 
	#USDHC_PRES_STATE_PEROFF_MASK
 (0x40U)

	)

40938 
	#USDHC_PRES_STATE_PEROFF_SHIFT
 (6U)

	)

40939 
	#USDHC_PRES_STATE_PEROFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_PEROFF_SHIFT
)Ë& 
USDHC_PRES_STATE_PEROFF_MASK
)

	)

40940 
	#USDHC_PRES_STATE_SDOFF_MASK
 (0x80U)

	)

40941 
	#USDHC_PRES_STATE_SDOFF_SHIFT
 (7U)

	)

40942 
	#USDHC_PRES_STATE_SDOFF
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_SDOFF_SHIFT
)Ë& 
USDHC_PRES_STATE_SDOFF_MASK
)

	)

40943 
	#USDHC_PRES_STATE_WTA_MASK
 (0x100U)

	)

40944 
	#USDHC_PRES_STATE_WTA_SHIFT
 (8U)

	)

40945 
	#USDHC_PRES_STATE_WTA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_WTA_SHIFT
)Ë& 
USDHC_PRES_STATE_WTA_MASK
)

	)

40946 
	#USDHC_PRES_STATE_RTA_MASK
 (0x200U)

	)

40947 
	#USDHC_PRES_STATE_RTA_SHIFT
 (9U)

	)

40948 
	#USDHC_PRES_STATE_RTA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_RTA_SHIFT
)Ë& 
USDHC_PRES_STATE_RTA_MASK
)

	)

40949 
	#USDHC_PRES_STATE_BWEN_MASK
 (0x400U)

	)

40950 
	#USDHC_PRES_STATE_BWEN_SHIFT
 (10U)

	)

40951 
	#USDHC_PRES_STATE_BWEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_BWEN_SHIFT
)Ë& 
USDHC_PRES_STATE_BWEN_MASK
)

	)

40952 
	#USDHC_PRES_STATE_BREN_MASK
 (0x800U)

	)

40953 
	#USDHC_PRES_STATE_BREN_SHIFT
 (11U)

	)

40954 
	#USDHC_PRES_STATE_BREN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_BREN_SHIFT
)Ë& 
USDHC_PRES_STATE_BREN_MASK
)

	)

40955 
	#USDHC_PRES_STATE_RTR_MASK
 (0x1000U)

	)

40956 
	#USDHC_PRES_STATE_RTR_SHIFT
 (12U)

	)

40957 
	#USDHC_PRES_STATE_RTR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_RTR_SHIFT
)Ë& 
USDHC_PRES_STATE_RTR_MASK
)

	)

40958 
	#USDHC_PRES_STATE_TSCD_MASK
 (0x8000U)

	)

40959 
	#USDHC_PRES_STATE_TSCD_SHIFT
 (15U)

	)

40960 
	#USDHC_PRES_STATE_TSCD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_TSCD_SHIFT
)Ë& 
USDHC_PRES_STATE_TSCD_MASK
)

	)

40961 
	#USDHC_PRES_STATE_CINST_MASK
 (0x10000U)

	)

40962 
	#USDHC_PRES_STATE_CINST_SHIFT
 (16U)

	)

40963 
	#USDHC_PRES_STATE_CINST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_CINST_SHIFT
)Ë& 
USDHC_PRES_STATE_CINST_MASK
)

	)

40964 
	#USDHC_PRES_STATE_CDPL_MASK
 (0x40000U)

	)

40965 
	#USDHC_PRES_STATE_CDPL_SHIFT
 (18U)

	)

40966 
	#USDHC_PRES_STATE_CDPL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_CDPL_SHIFT
)Ë& 
USDHC_PRES_STATE_CDPL_MASK
)

	)

40967 
	#USDHC_PRES_STATE_WPSPL_MASK
 (0x80000U)

	)

40968 
	#USDHC_PRES_STATE_WPSPL_SHIFT
 (19U)

	)

40969 
	#USDHC_PRES_STATE_WPSPL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_WPSPL_SHIFT
)Ë& 
USDHC_PRES_STATE_WPSPL_MASK
)

	)

40970 
	#USDHC_PRES_STATE_CLSL_MASK
 (0x800000U)

	)

40971 
	#USDHC_PRES_STATE_CLSL_SHIFT
 (23U)

	)

40972 
	#USDHC_PRES_STATE_CLSL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_CLSL_SHIFT
)Ë& 
USDHC_PRES_STATE_CLSL_MASK
)

	)

40973 
	#USDHC_PRES_STATE_DLSL_MASK
 (0xFF000000U)

	)

40974 
	#USDHC_PRES_STATE_DLSL_SHIFT
 (24U)

	)

40975 
	#USDHC_PRES_STATE_DLSL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PRES_STATE_DLSL_SHIFT
)Ë& 
USDHC_PRES_STATE_DLSL_MASK
)

	)

40978 
	#USDHC_PROT_CTRL_LCTL_MASK
 (0x1U)

	)

40979 
	#USDHC_PROT_CTRL_LCTL_SHIFT
 (0U)

	)

40980 
	#USDHC_PROT_CTRL_LCTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_LCTL_SHIFT
)Ë& 
USDHC_PROT_CTRL_LCTL_MASK
)

	)

40981 
	#USDHC_PROT_CTRL_DTW_MASK
 (0x6U)

	)

40982 
	#USDHC_PROT_CTRL_DTW_SHIFT
 (1U)

	)

40983 
	#USDHC_PROT_CTRL_DTW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_DTW_SHIFT
)Ë& 
USDHC_PROT_CTRL_DTW_MASK
)

	)

40984 
	#USDHC_PROT_CTRL_D3CD_MASK
 (0x8U)

	)

40985 
	#USDHC_PROT_CTRL_D3CD_SHIFT
 (3U)

	)

40986 
	#USDHC_PROT_CTRL_D3CD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_D3CD_SHIFT
)Ë& 
USDHC_PROT_CTRL_D3CD_MASK
)

	)

40987 
	#USDHC_PROT_CTRL_EMODE_MASK
 (0x30U)

	)

40988 
	#USDHC_PROT_CTRL_EMODE_SHIFT
 (4U)

	)

40989 
	#USDHC_PROT_CTRL_EMODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_EMODE_SHIFT
)Ë& 
USDHC_PROT_CTRL_EMODE_MASK
)

	)

40990 
	#USDHC_PROT_CTRL_CDTL_MASK
 (0x40U)

	)

40991 
	#USDHC_PROT_CTRL_CDTL_SHIFT
 (6U)

	)

40992 
	#USDHC_PROT_CTRL_CDTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_CDTL_SHIFT
)Ë& 
USDHC_PROT_CTRL_CDTL_MASK
)

	)

40993 
	#USDHC_PROT_CTRL_CDSS_MASK
 (0x80U)

	)

40994 
	#USDHC_PROT_CTRL_CDSS_SHIFT
 (7U)

	)

40995 
	#USDHC_PROT_CTRL_CDSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_CDSS_SHIFT
)Ë& 
USDHC_PROT_CTRL_CDSS_MASK
)

	)

40996 
	#USDHC_PROT_CTRL_DMASEL_MASK
 (0x300U)

	)

40997 
	#USDHC_PROT_CTRL_DMASEL_SHIFT
 (8U)

	)

40998 
	#USDHC_PROT_CTRL_DMASEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_DMASEL_SHIFT
)Ë& 
USDHC_PROT_CTRL_DMASEL_MASK
)

	)

40999 
	#USDHC_PROT_CTRL_SABGREQ_MASK
 (0x10000U)

	)

41000 
	#USDHC_PROT_CTRL_SABGREQ_SHIFT
 (16U)

	)

41001 
	#USDHC_PROT_CTRL_SABGREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_SABGREQ_SHIFT
)Ë& 
USDHC_PROT_CTRL_SABGREQ_MASK
)

	)

41002 
	#USDHC_PROT_CTRL_CREQ_MASK
 (0x20000U)

	)

41003 
	#USDHC_PROT_CTRL_CREQ_SHIFT
 (17U)

	)

41004 
	#USDHC_PROT_CTRL_CREQ
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_CREQ_SHIFT
)Ë& 
USDHC_PROT_CTRL_CREQ_MASK
)

	)

41005 
	#USDHC_PROT_CTRL_RWCTL_MASK
 (0x40000U)

	)

41006 
	#USDHC_PROT_CTRL_RWCTL_SHIFT
 (18U)

	)

41007 
	#USDHC_PROT_CTRL_RWCTL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_RWCTL_SHIFT
)Ë& 
USDHC_PROT_CTRL_RWCTL_MASK
)

	)

41008 
	#USDHC_PROT_CTRL_IABG_MASK
 (0x80000U)

	)

41009 
	#USDHC_PROT_CTRL_IABG_SHIFT
 (19U)

	)

41010 
	#USDHC_PROT_CTRL_IABG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_IABG_SHIFT
)Ë& 
USDHC_PROT_CTRL_IABG_MASK
)

	)

41011 
	#USDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK
 (0x100000U)

	)

41012 
	#USDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT
 (20U)

	)

41013 
	#USDHC_PROT_CTRL_RD_DONE_NO_8CLK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT
)Ë& 
USDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK
)

	)

41014 
	#USDHC_PROT_CTRL_WECINT_MASK
 (0x1000000U)

	)

41015 
	#USDHC_PROT_CTRL_WECINT_SHIFT
 (24U)

	)

41016 
	#USDHC_PROT_CTRL_WECINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_WECINT_SHIFT
)Ë& 
USDHC_PROT_CTRL_WECINT_MASK
)

	)

41017 
	#USDHC_PROT_CTRL_WECINS_MASK
 (0x2000000U)

	)

41018 
	#USDHC_PROT_CTRL_WECINS_SHIFT
 (25U)

	)

41019 
	#USDHC_PROT_CTRL_WECINS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_WECINS_SHIFT
)Ë& 
USDHC_PROT_CTRL_WECINS_MASK
)

	)

41020 
	#USDHC_PROT_CTRL_WECRM_MASK
 (0x4000000U)

	)

41021 
	#USDHC_PROT_CTRL_WECRM_SHIFT
 (26U)

	)

41022 
	#USDHC_PROT_CTRL_WECRM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_WECRM_SHIFT
)Ë& 
USDHC_PROT_CTRL_WECRM_MASK
)

	)

41023 
	#USDHC_PROT_CTRL_BURST_LEN_EN_MASK
 (0x38000000U)

	)

41024 
	#USDHC_PROT_CTRL_BURST_LEN_EN_SHIFT
 (27U)

	)

41025 
	#USDHC_PROT_CTRL_BURST_LEN_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_BURST_LEN_EN_SHIFT
)Ë& 
USDHC_PROT_CTRL_BURST_LEN_EN_MASK
)

	)

41026 
	#USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK
 (0x40000000U)

	)

41027 
	#USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT
 (30U)

	)

41028 
	#USDHC_PROT_CTRL_NON_EXACT_BLK_RD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT
)Ë& 
USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK
)

	)

41031 
	#USDHC_SYS_CTRL_DVS_MASK
 (0xF0U)

	)

41032 
	#USDHC_SYS_CTRL_DVS_SHIFT
 (4U)

	)

41033 
	#USDHC_SYS_CTRL_DVS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_DVS_SHIFT
)Ë& 
USDHC_SYS_CTRL_DVS_MASK
)

	)

41034 
	#USDHC_SYS_CTRL_SDCLKFS_MASK
 (0xFF00U)

	)

41035 
	#USDHC_SYS_CTRL_SDCLKFS_SHIFT
 (8U)

	)

41036 
	#USDHC_SYS_CTRL_SDCLKFS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_SDCLKFS_SHIFT
)Ë& 
USDHC_SYS_CTRL_SDCLKFS_MASK
)

	)

41037 
	#USDHC_SYS_CTRL_DTOCV_MASK
 (0xF0000U)

	)

41038 
	#USDHC_SYS_CTRL_DTOCV_SHIFT
 (16U)

	)

41039 
	#USDHC_SYS_CTRL_DTOCV
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_DTOCV_SHIFT
)Ë& 
USDHC_SYS_CTRL_DTOCV_MASK
)

	)

41040 
	#USDHC_SYS_CTRL_IPP_RST_N_MASK
 (0x800000U)

	)

41041 
	#USDHC_SYS_CTRL_IPP_RST_N_SHIFT
 (23U)

	)

41042 
	#USDHC_SYS_CTRL_IPP_RST_N
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_IPP_RST_N_SHIFT
)Ë& 
USDHC_SYS_CTRL_IPP_RST_N_MASK
)

	)

41043 
	#USDHC_SYS_CTRL_RSTA_MASK
 (0x1000000U)

	)

41044 
	#USDHC_SYS_CTRL_RSTA_SHIFT
 (24U)

	)

41045 
	#USDHC_SYS_CTRL_RSTA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_RSTA_SHIFT
)Ë& 
USDHC_SYS_CTRL_RSTA_MASK
)

	)

41046 
	#USDHC_SYS_CTRL_RSTC_MASK
 (0x2000000U)

	)

41047 
	#USDHC_SYS_CTRL_RSTC_SHIFT
 (25U)

	)

41048 
	#USDHC_SYS_CTRL_RSTC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_RSTC_SHIFT
)Ë& 
USDHC_SYS_CTRL_RSTC_MASK
)

	)

41049 
	#USDHC_SYS_CTRL_RSTD_MASK
 (0x4000000U)

	)

41050 
	#USDHC_SYS_CTRL_RSTD_SHIFT
 (26U)

	)

41051 
	#USDHC_SYS_CTRL_RSTD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_RSTD_SHIFT
)Ë& 
USDHC_SYS_CTRL_RSTD_MASK
)

	)

41052 
	#USDHC_SYS_CTRL_INITA_MASK
 (0x8000000U)

	)

41053 
	#USDHC_SYS_CTRL_INITA_SHIFT
 (27U)

	)

41054 
	#USDHC_SYS_CTRL_INITA
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_INITA_SHIFT
)Ë& 
USDHC_SYS_CTRL_INITA_MASK
)

	)

41055 
	#USDHC_SYS_CTRL_RSTT_MASK
 (0x10000000U)

	)

41056 
	#USDHC_SYS_CTRL_RSTT_SHIFT
 (28U)

	)

41057 
	#USDHC_SYS_CTRL_RSTT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_SYS_CTRL_RSTT_SHIFT
)Ë& 
USDHC_SYS_CTRL_RSTT_MASK
)

	)

41060 
	#USDHC_INT_STATUS_CC_MASK
 (0x1U)

	)

41061 
	#USDHC_INT_STATUS_CC_SHIFT
 (0U)

	)

41062 
	#USDHC_INT_STATUS_CC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CC_SHIFT
)Ë& 
USDHC_INT_STATUS_CC_MASK
)

	)

41063 
	#USDHC_INT_STATUS_TC_MASK
 (0x2U)

	)

41064 
	#USDHC_INT_STATUS_TC_SHIFT
 (1U)

	)

41065 
	#USDHC_INT_STATUS_TC
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_TC_SHIFT
)Ë& 
USDHC_INT_STATUS_TC_MASK
)

	)

41066 
	#USDHC_INT_STATUS_BGE_MASK
 (0x4U)

	)

41067 
	#USDHC_INT_STATUS_BGE_SHIFT
 (2U)

	)

41068 
	#USDHC_INT_STATUS_BGE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_BGE_SHIFT
)Ë& 
USDHC_INT_STATUS_BGE_MASK
)

	)

41069 
	#USDHC_INT_STATUS_DINT_MASK
 (0x8U)

	)

41070 
	#USDHC_INT_STATUS_DINT_SHIFT
 (3U)

	)

41071 
	#USDHC_INT_STATUS_DINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_DINT_SHIFT
)Ë& 
USDHC_INT_STATUS_DINT_MASK
)

	)

41072 
	#USDHC_INT_STATUS_BWR_MASK
 (0x10U)

	)

41073 
	#USDHC_INT_STATUS_BWR_SHIFT
 (4U)

	)

41074 
	#USDHC_INT_STATUS_BWR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_BWR_SHIFT
)Ë& 
USDHC_INT_STATUS_BWR_MASK
)

	)

41075 
	#USDHC_INT_STATUS_BRR_MASK
 (0x20U)

	)

41076 
	#USDHC_INT_STATUS_BRR_SHIFT
 (5U)

	)

41077 
	#USDHC_INT_STATUS_BRR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_BRR_SHIFT
)Ë& 
USDHC_INT_STATUS_BRR_MASK
)

	)

41078 
	#USDHC_INT_STATUS_CINS_MASK
 (0x40U)

	)

41079 
	#USDHC_INT_STATUS_CINS_SHIFT
 (6U)

	)

41080 
	#USDHC_INT_STATUS_CINS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CINS_SHIFT
)Ë& 
USDHC_INT_STATUS_CINS_MASK
)

	)

41081 
	#USDHC_INT_STATUS_CRM_MASK
 (0x80U)

	)

41082 
	#USDHC_INT_STATUS_CRM_SHIFT
 (7U)

	)

41083 
	#USDHC_INT_STATUS_CRM
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CRM_SHIFT
)Ë& 
USDHC_INT_STATUS_CRM_MASK
)

	)

41084 
	#USDHC_INT_STATUS_CINT_MASK
 (0x100U)

	)

41085 
	#USDHC_INT_STATUS_CINT_SHIFT
 (8U)

	)

41086 
	#USDHC_INT_STATUS_CINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CINT_SHIFT
)Ë& 
USDHC_INT_STATUS_CINT_MASK
)

	)

41087 
	#USDHC_INT_STATUS_RTE_MASK
 (0x1000U)

	)

41088 
	#USDHC_INT_STATUS_RTE_SHIFT
 (12U)

	)

41089 
	#USDHC_INT_STATUS_RTE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_RTE_SHIFT
)Ë& 
USDHC_INT_STATUS_RTE_MASK
)

	)

41090 
	#USDHC_INT_STATUS_TP_MASK
 (0x4000U)

	)

41091 
	#USDHC_INT_STATUS_TP_SHIFT
 (14U)

	)

41092 
	#USDHC_INT_STATUS_TP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_TP_SHIFT
)Ë& 
USDHC_INT_STATUS_TP_MASK
)

	)

41093 
	#USDHC_INT_STATUS_CTOE_MASK
 (0x10000U)

	)

41094 
	#USDHC_INT_STATUS_CTOE_SHIFT
 (16U)

	)

41095 
	#USDHC_INT_STATUS_CTOE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CTOE_SHIFT
)Ë& 
USDHC_INT_STATUS_CTOE_MASK
)

	)

41096 
	#USDHC_INT_STATUS_CCE_MASK
 (0x20000U)

	)

41097 
	#USDHC_INT_STATUS_CCE_SHIFT
 (17U)

	)

41098 
	#USDHC_INT_STATUS_CCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CCE_SHIFT
)Ë& 
USDHC_INT_STATUS_CCE_MASK
)

	)

41099 
	#USDHC_INT_STATUS_CEBE_MASK
 (0x40000U)

	)

41100 
	#USDHC_INT_STATUS_CEBE_SHIFT
 (18U)

	)

41101 
	#USDHC_INT_STATUS_CEBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CEBE_SHIFT
)Ë& 
USDHC_INT_STATUS_CEBE_MASK
)

	)

41102 
	#USDHC_INT_STATUS_CIE_MASK
 (0x80000U)

	)

41103 
	#USDHC_INT_STATUS_CIE_SHIFT
 (19U)

	)

41104 
	#USDHC_INT_STATUS_CIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_CIE_SHIFT
)Ë& 
USDHC_INT_STATUS_CIE_MASK
)

	)

41105 
	#USDHC_INT_STATUS_DTOE_MASK
 (0x100000U)

	)

41106 
	#USDHC_INT_STATUS_DTOE_SHIFT
 (20U)

	)

41107 
	#USDHC_INT_STATUS_DTOE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_DTOE_SHIFT
)Ë& 
USDHC_INT_STATUS_DTOE_MASK
)

	)

41108 
	#USDHC_INT_STATUS_DCE_MASK
 (0x200000U)

	)

41109 
	#USDHC_INT_STATUS_DCE_SHIFT
 (21U)

	)

41110 
	#USDHC_INT_STATUS_DCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_DCE_SHIFT
)Ë& 
USDHC_INT_STATUS_DCE_MASK
)

	)

41111 
	#USDHC_INT_STATUS_DEBE_MASK
 (0x400000U)

	)

41112 
	#USDHC_INT_STATUS_DEBE_SHIFT
 (22U)

	)

41113 
	#USDHC_INT_STATUS_DEBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_DEBE_SHIFT
)Ë& 
USDHC_INT_STATUS_DEBE_MASK
)

	)

41114 
	#USDHC_INT_STATUS_AC12E_MASK
 (0x1000000U)

	)

41115 
	#USDHC_INT_STATUS_AC12E_SHIFT
 (24U)

	)

41116 
	#USDHC_INT_STATUS_AC12E
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_AC12E_SHIFT
)Ë& 
USDHC_INT_STATUS_AC12E_MASK
)

	)

41117 
	#USDHC_INT_STATUS_TNE_MASK
 (0x4000000U)

	)

41118 
	#USDHC_INT_STATUS_TNE_SHIFT
 (26U)

	)

41119 
	#USDHC_INT_STATUS_TNE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_TNE_SHIFT
)Ë& 
USDHC_INT_STATUS_TNE_MASK
)

	)

41120 
	#USDHC_INT_STATUS_DMAE_MASK
 (0x10000000U)

	)

41121 
	#USDHC_INT_STATUS_DMAE_SHIFT
 (28U)

	)

41122 
	#USDHC_INT_STATUS_DMAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_DMAE_SHIFT
)Ë& 
USDHC_INT_STATUS_DMAE_MASK
)

	)

41125 
	#USDHC_INT_STATUS_EN_CCSEN_MASK
 (0x1U)

	)

41126 
	#USDHC_INT_STATUS_EN_CCSEN_SHIFT
 (0U)

	)

41127 
	#USDHC_INT_STATUS_EN_CCSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CCSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CCSEN_MASK
)

	)

41128 
	#USDHC_INT_STATUS_EN_TCSEN_MASK
 (0x2U)

	)

41129 
	#USDHC_INT_STATUS_EN_TCSEN_SHIFT
 (1U)

	)

41130 
	#USDHC_INT_STATUS_EN_TCSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_TCSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_TCSEN_MASK
)

	)

41131 
	#USDHC_INT_STATUS_EN_BGESEN_MASK
 (0x4U)

	)

41132 
	#USDHC_INT_STATUS_EN_BGESEN_SHIFT
 (2U)

	)

41133 
	#USDHC_INT_STATUS_EN_BGESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_BGESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_BGESEN_MASK
)

	)

41134 
	#USDHC_INT_STATUS_EN_DINTSEN_MASK
 (0x8U)

	)

41135 
	#USDHC_INT_STATUS_EN_DINTSEN_SHIFT
 (3U)

	)

41136 
	#USDHC_INT_STATUS_EN_DINTSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_DINTSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_DINTSEN_MASK
)

	)

41137 
	#USDHC_INT_STATUS_EN_BWRSEN_MASK
 (0x10U)

	)

41138 
	#USDHC_INT_STATUS_EN_BWRSEN_SHIFT
 (4U)

	)

41139 
	#USDHC_INT_STATUS_EN_BWRSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_BWRSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_BWRSEN_MASK
)

	)

41140 
	#USDHC_INT_STATUS_EN_BRRSEN_MASK
 (0x20U)

	)

41141 
	#USDHC_INT_STATUS_EN_BRRSEN_SHIFT
 (5U)

	)

41142 
	#USDHC_INT_STATUS_EN_BRRSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_BRRSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_BRRSEN_MASK
)

	)

41143 
	#USDHC_INT_STATUS_EN_CINSSEN_MASK
 (0x40U)

	)

41144 
	#USDHC_INT_STATUS_EN_CINSSEN_SHIFT
 (6U)

	)

41145 
	#USDHC_INT_STATUS_EN_CINSSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CINSSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CINSSEN_MASK
)

	)

41146 
	#USDHC_INT_STATUS_EN_CRMSEN_MASK
 (0x80U)

	)

41147 
	#USDHC_INT_STATUS_EN_CRMSEN_SHIFT
 (7U)

	)

41148 
	#USDHC_INT_STATUS_EN_CRMSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CRMSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CRMSEN_MASK
)

	)

41149 
	#USDHC_INT_STATUS_EN_CINTSEN_MASK
 (0x100U)

	)

41150 
	#USDHC_INT_STATUS_EN_CINTSEN_SHIFT
 (8U)

	)

41151 
	#USDHC_INT_STATUS_EN_CINTSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CINTSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CINTSEN_MASK
)

	)

41152 
	#USDHC_INT_STATUS_EN_RTESEN_MASK
 (0x1000U)

	)

41153 
	#USDHC_INT_STATUS_EN_RTESEN_SHIFT
 (12U)

	)

41154 
	#USDHC_INT_STATUS_EN_RTESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_RTESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_RTESEN_MASK
)

	)

41155 
	#USDHC_INT_STATUS_EN_TPSEN_MASK
 (0x4000U)

	)

41156 
	#USDHC_INT_STATUS_EN_TPSEN_SHIFT
 (14U)

	)

41157 
	#USDHC_INT_STATUS_EN_TPSEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_TPSEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_TPSEN_MASK
)

	)

41158 
	#USDHC_INT_STATUS_EN_CTOESEN_MASK
 (0x10000U)

	)

41159 
	#USDHC_INT_STATUS_EN_CTOESEN_SHIFT
 (16U)

	)

41160 
	#USDHC_INT_STATUS_EN_CTOESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CTOESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CTOESEN_MASK
)

	)

41161 
	#USDHC_INT_STATUS_EN_CCESEN_MASK
 (0x20000U)

	)

41162 
	#USDHC_INT_STATUS_EN_CCESEN_SHIFT
 (17U)

	)

41163 
	#USDHC_INT_STATUS_EN_CCESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CCESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CCESEN_MASK
)

	)

41164 
	#USDHC_INT_STATUS_EN_CEBESEN_MASK
 (0x40000U)

	)

41165 
	#USDHC_INT_STATUS_EN_CEBESEN_SHIFT
 (18U)

	)

41166 
	#USDHC_INT_STATUS_EN_CEBESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CEBESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CEBESEN_MASK
)

	)

41167 
	#USDHC_INT_STATUS_EN_CIESEN_MASK
 (0x80000U)

	)

41168 
	#USDHC_INT_STATUS_EN_CIESEN_SHIFT
 (19U)

	)

41169 
	#USDHC_INT_STATUS_EN_CIESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_CIESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_CIESEN_MASK
)

	)

41170 
	#USDHC_INT_STATUS_EN_DTOESEN_MASK
 (0x100000U)

	)

41171 
	#USDHC_INT_STATUS_EN_DTOESEN_SHIFT
 (20U)

	)

41172 
	#USDHC_INT_STATUS_EN_DTOESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_DTOESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_DTOESEN_MASK
)

	)

41173 
	#USDHC_INT_STATUS_EN_DCESEN_MASK
 (0x200000U)

	)

41174 
	#USDHC_INT_STATUS_EN_DCESEN_SHIFT
 (21U)

	)

41175 
	#USDHC_INT_STATUS_EN_DCESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_DCESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_DCESEN_MASK
)

	)

41176 
	#USDHC_INT_STATUS_EN_DEBESEN_MASK
 (0x400000U)

	)

41177 
	#USDHC_INT_STATUS_EN_DEBESEN_SHIFT
 (22U)

	)

41178 
	#USDHC_INT_STATUS_EN_DEBESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_DEBESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_DEBESEN_MASK
)

	)

41179 
	#USDHC_INT_STATUS_EN_AC12ESEN_MASK
 (0x1000000U)

	)

41180 
	#USDHC_INT_STATUS_EN_AC12ESEN_SHIFT
 (24U)

	)

41181 
	#USDHC_INT_STATUS_EN_AC12ESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_AC12ESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_AC12ESEN_MASK
)

	)

41182 
	#USDHC_INT_STATUS_EN_TNESEN_MASK
 (0x4000000U)

	)

41183 
	#USDHC_INT_STATUS_EN_TNESEN_SHIFT
 (26U)

	)

41184 
	#USDHC_INT_STATUS_EN_TNESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_TNESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_TNESEN_MASK
)

	)

41185 
	#USDHC_INT_STATUS_EN_DMAESEN_MASK
 (0x10000000U)

	)

41186 
	#USDHC_INT_STATUS_EN_DMAESEN_SHIFT
 (28U)

	)

41187 
	#USDHC_INT_STATUS_EN_DMAESEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_STATUS_EN_DMAESEN_SHIFT
)Ë& 
USDHC_INT_STATUS_EN_DMAESEN_MASK
)

	)

41190 
	#USDHC_INT_SIGNAL_EN_CCIEN_MASK
 (0x1U)

	)

41191 
	#USDHC_INT_SIGNAL_EN_CCIEN_SHIFT
 (0U)

	)

41192 
	#USDHC_INT_SIGNAL_EN_CCIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CCIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CCIEN_MASK
)

	)

41193 
	#USDHC_INT_SIGNAL_EN_TCIEN_MASK
 (0x2U)

	)

41194 
	#USDHC_INT_SIGNAL_EN_TCIEN_SHIFT
 (1U)

	)

41195 
	#USDHC_INT_SIGNAL_EN_TCIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_TCIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_TCIEN_MASK
)

	)

41196 
	#USDHC_INT_SIGNAL_EN_BGEIEN_MASK
 (0x4U)

	)

41197 
	#USDHC_INT_SIGNAL_EN_BGEIEN_SHIFT
 (2U)

	)

41198 
	#USDHC_INT_SIGNAL_EN_BGEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_BGEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_BGEIEN_MASK
)

	)

41199 
	#USDHC_INT_SIGNAL_EN_DINTIEN_MASK
 (0x8U)

	)

41200 
	#USDHC_INT_SIGNAL_EN_DINTIEN_SHIFT
 (3U)

	)

41201 
	#USDHC_INT_SIGNAL_EN_DINTIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_DINTIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_DINTIEN_MASK
)

	)

41202 
	#USDHC_INT_SIGNAL_EN_BWRIEN_MASK
 (0x10U)

	)

41203 
	#USDHC_INT_SIGNAL_EN_BWRIEN_SHIFT
 (4U)

	)

41204 
	#USDHC_INT_SIGNAL_EN_BWRIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_BWRIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_BWRIEN_MASK
)

	)

41205 
	#USDHC_INT_SIGNAL_EN_BRRIEN_MASK
 (0x20U)

	)

41206 
	#USDHC_INT_SIGNAL_EN_BRRIEN_SHIFT
 (5U)

	)

41207 
	#USDHC_INT_SIGNAL_EN_BRRIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_BRRIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_BRRIEN_MASK
)

	)

41208 
	#USDHC_INT_SIGNAL_EN_CINSIEN_MASK
 (0x40U)

	)

41209 
	#USDHC_INT_SIGNAL_EN_CINSIEN_SHIFT
 (6U)

	)

41210 
	#USDHC_INT_SIGNAL_EN_CINSIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CINSIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CINSIEN_MASK
)

	)

41211 
	#USDHC_INT_SIGNAL_EN_CRMIEN_MASK
 (0x80U)

	)

41212 
	#USDHC_INT_SIGNAL_EN_CRMIEN_SHIFT
 (7U)

	)

41213 
	#USDHC_INT_SIGNAL_EN_CRMIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CRMIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CRMIEN_MASK
)

	)

41214 
	#USDHC_INT_SIGNAL_EN_CINTIEN_MASK
 (0x100U)

	)

41215 
	#USDHC_INT_SIGNAL_EN_CINTIEN_SHIFT
 (8U)

	)

41216 
	#USDHC_INT_SIGNAL_EN_CINTIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CINTIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CINTIEN_MASK
)

	)

41217 
	#USDHC_INT_SIGNAL_EN_RTEIEN_MASK
 (0x1000U)

	)

41218 
	#USDHC_INT_SIGNAL_EN_RTEIEN_SHIFT
 (12U)

	)

41219 
	#USDHC_INT_SIGNAL_EN_RTEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_RTEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_RTEIEN_MASK
)

	)

41220 
	#USDHC_INT_SIGNAL_EN_TPIEN_MASK
 (0x4000U)

	)

41221 
	#USDHC_INT_SIGNAL_EN_TPIEN_SHIFT
 (14U)

	)

41222 
	#USDHC_INT_SIGNAL_EN_TPIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_TPIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_TPIEN_MASK
)

	)

41223 
	#USDHC_INT_SIGNAL_EN_CTOEIEN_MASK
 (0x10000U)

	)

41224 
	#USDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT
 (16U)

	)

41225 
	#USDHC_INT_SIGNAL_EN_CTOEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CTOEIEN_MASK
)

	)

41226 
	#USDHC_INT_SIGNAL_EN_CCEIEN_MASK
 (0x20000U)

	)

41227 
	#USDHC_INT_SIGNAL_EN_CCEIEN_SHIFT
 (17U)

	)

41228 
	#USDHC_INT_SIGNAL_EN_CCEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CCEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CCEIEN_MASK
)

	)

41229 
	#USDHC_INT_SIGNAL_EN_CEBEIEN_MASK
 (0x40000U)

	)

41230 
	#USDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT
 (18U)

	)

41231 
	#USDHC_INT_SIGNAL_EN_CEBEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CEBEIEN_MASK
)

	)

41232 
	#USDHC_INT_SIGNAL_EN_CIEIEN_MASK
 (0x80000U)

	)

41233 
	#USDHC_INT_SIGNAL_EN_CIEIEN_SHIFT
 (19U)

	)

41234 
	#USDHC_INT_SIGNAL_EN_CIEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_CIEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_CIEIEN_MASK
)

	)

41235 
	#USDHC_INT_SIGNAL_EN_DTOEIEN_MASK
 (0x100000U)

	)

41236 
	#USDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT
 (20U)

	)

41237 
	#USDHC_INT_SIGNAL_EN_DTOEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_DTOEIEN_MASK
)

	)

41238 
	#USDHC_INT_SIGNAL_EN_DCEIEN_MASK
 (0x200000U)

	)

41239 
	#USDHC_INT_SIGNAL_EN_DCEIEN_SHIFT
 (21U)

	)

41240 
	#USDHC_INT_SIGNAL_EN_DCEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_DCEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_DCEIEN_MASK
)

	)

41241 
	#USDHC_INT_SIGNAL_EN_DEBEIEN_MASK
 (0x400000U)

	)

41242 
	#USDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT
 (22U)

	)

41243 
	#USDHC_INT_SIGNAL_EN_DEBEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_DEBEIEN_MASK
)

	)

41244 
	#USDHC_INT_SIGNAL_EN_AC12EIEN_MASK
 (0x1000000U)

	)

41245 
	#USDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT
 (24U)

	)

41246 
	#USDHC_INT_SIGNAL_EN_AC12EIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_AC12EIEN_MASK
)

	)

41247 
	#USDHC_INT_SIGNAL_EN_TNEIEN_MASK
 (0x4000000U)

	)

41248 
	#USDHC_INT_SIGNAL_EN_TNEIEN_SHIFT
 (26U)

	)

41249 
	#USDHC_INT_SIGNAL_EN_TNEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_TNEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_TNEIEN_MASK
)

	)

41250 
	#USDHC_INT_SIGNAL_EN_DMAEIEN_MASK
 (0x10000000U)

	)

41251 
	#USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT
 (28U)

	)

41252 
	#USDHC_INT_SIGNAL_EN_DMAEIEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT
)Ë& 
USDHC_INT_SIGNAL_EN_DMAEIEN_MASK
)

	)

41255 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK
 (0x1U)

	)

41256 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT
 (0U)

	)

41257 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12NE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK
)

	)

41258 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK
 (0x2U)

	)

41259 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT
 (1U)

	)

41260 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12TOE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK
)

	)

41261 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK
 (0x4U)

	)

41262 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT
 (2U)

	)

41263 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12EBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK
)

	)

41264 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK
 (0x8U)

	)

41265 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT
 (3U)

	)

41266 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK
)

	)

41267 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK
 (0x10U)

	)

41268 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT
 (4U)

	)

41269 
	#USDHC_AUTOCMD12_ERR_STATUS_AC12IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK
)

	)

41270 
	#USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK
 (0x80U)

	)

41271 
	#USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT
 (7U)

	)

41272 
	#USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK
)

	)

41273 
	#USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK
 (0x400000U)

	)

41274 
	#USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT
 (22U)

	)

41275 
	#USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK
)

	)

41276 
	#USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK
 (0x800000U)

	)

41277 
	#USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT
 (23U)

	)

41278 
	#USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT
)Ë& 
USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK
)

	)

41281 
	#USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK
 (0x1U)

	)

41282 
	#USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT
 (0U)

	)

41283 
	#USDHC_HOST_CTRL_CAP_SDR50_SUPPORT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK
)

	)

41284 
	#USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK
 (0x2U)

	)

41285 
	#USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT
 (1U)

	)

41286 
	#USDHC_HOST_CTRL_CAP_SDR104_SUPPORT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK
)

	)

41287 
	#USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK
 (0x4U)

	)

41288 
	#USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT
 (2U)

	)

41289 
	#USDHC_HOST_CTRL_CAP_DDR50_SUPPORT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK
)

	)

41290 
	#USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK
 (0xF00U)

	)

41291 
	#USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT
 (8U)

	)

41292 
	#USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK
)

	)

41293 
	#USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK
 (0x2000U)

	)

41294 
	#USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT
 (13U)

	)

41295 
	#USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK
)

	)

41296 
	#USDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK
 (0xC000U)

	)

41297 
	#USDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT
 (14U)

	)

41298 
	#USDHC_HOST_CTRL_CAP_RETUNING_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK
)

	)

41299 
	#USDHC_HOST_CTRL_CAP_MBL_MASK
 (0x70000U)

	)

41300 
	#USDHC_HOST_CTRL_CAP_MBL_SHIFT
 (16U)

	)

41301 
	#USDHC_HOST_CTRL_CAP_MBL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_MBL_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_MBL_MASK
)

	)

41302 
	#USDHC_HOST_CTRL_CAP_ADMAS_MASK
 (0x100000U)

	)

41303 
	#USDHC_HOST_CTRL_CAP_ADMAS_SHIFT
 (20U)

	)

41304 
	#USDHC_HOST_CTRL_CAP_ADMAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_ADMAS_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_ADMAS_MASK
)

	)

41305 
	#USDHC_HOST_CTRL_CAP_HSS_MASK
 (0x200000U)

	)

41306 
	#USDHC_HOST_CTRL_CAP_HSS_SHIFT
 (21U)

	)

41307 
	#USDHC_HOST_CTRL_CAP_HSS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_HSS_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_HSS_MASK
)

	)

41308 
	#USDHC_HOST_CTRL_CAP_DMAS_MASK
 (0x400000U)

	)

41309 
	#USDHC_HOST_CTRL_CAP_DMAS_SHIFT
 (22U)

	)

41310 
	#USDHC_HOST_CTRL_CAP_DMAS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_DMAS_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_DMAS_MASK
)

	)

41311 
	#USDHC_HOST_CTRL_CAP_SRS_MASK
 (0x800000U)

	)

41312 
	#USDHC_HOST_CTRL_CAP_SRS_SHIFT
 (23U)

	)

41313 
	#USDHC_HOST_CTRL_CAP_SRS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_SRS_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_SRS_MASK
)

	)

41314 
	#USDHC_HOST_CTRL_CAP_VS33_MASK
 (0x1000000U)

	)

41315 
	#USDHC_HOST_CTRL_CAP_VS33_SHIFT
 (24U)

	)

41316 
	#USDHC_HOST_CTRL_CAP_VS33
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_VS33_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_VS33_MASK
)

	)

41317 
	#USDHC_HOST_CTRL_CAP_VS30_MASK
 (0x2000000U)

	)

41318 
	#USDHC_HOST_CTRL_CAP_VS30_SHIFT
 (25U)

	)

41319 
	#USDHC_HOST_CTRL_CAP_VS30
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_VS30_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_VS30_MASK
)

	)

41320 
	#USDHC_HOST_CTRL_CAP_VS18_MASK
 (0x4000000U)

	)

41321 
	#USDHC_HOST_CTRL_CAP_VS18_SHIFT
 (26U)

	)

41322 
	#USDHC_HOST_CTRL_CAP_VS18
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_HOST_CTRL_CAP_VS18_SHIFT
)Ë& 
USDHC_HOST_CTRL_CAP_VS18_MASK
)

	)

41325 
	#USDHC_WTMK_LVL_RD_WML_MASK
 (0xFFU)

	)

41326 
	#USDHC_WTMK_LVL_RD_WML_SHIFT
 (0U)

	)

41327 
	#USDHC_WTMK_LVL_RD_WML
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_WTMK_LVL_RD_WML_SHIFT
)Ë& 
USDHC_WTMK_LVL_RD_WML_MASK
)

	)

41328 
	#USDHC_WTMK_LVL_RD_BRST_LEN_MASK
 (0x1F00U)

	)

41329 
	#USDHC_WTMK_LVL_RD_BRST_LEN_SHIFT
 (8U)

	)

41330 
	#USDHC_WTMK_LVL_RD_BRST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_WTMK_LVL_RD_BRST_LEN_SHIFT
)Ë& 
USDHC_WTMK_LVL_RD_BRST_LEN_MASK
)

	)

41331 
	#USDHC_WTMK_LVL_WR_WML_MASK
 (0xFF0000U)

	)

41332 
	#USDHC_WTMK_LVL_WR_WML_SHIFT
 (16U)

	)

41333 
	#USDHC_WTMK_LVL_WR_WML
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_WTMK_LVL_WR_WML_SHIFT
)Ë& 
USDHC_WTMK_LVL_WR_WML_MASK
)

	)

41334 
	#USDHC_WTMK_LVL_WR_BRST_LEN_MASK
 (0x1F000000U)

	)

41335 
	#USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT
 (24U)

	)

41336 
	#USDHC_WTMK_LVL_WR_BRST_LEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT
)Ë& 
USDHC_WTMK_LVL_WR_BRST_LEN_MASK
)

	)

41339 
	#USDHC_MIX_CTRL_DMAEN_MASK
 (0x1U)

	)

41340 
	#USDHC_MIX_CTRL_DMAEN_SHIFT
 (0U)

	)

41341 
	#USDHC_MIX_CTRL_DMAEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_DMAEN_SHIFT
)Ë& 
USDHC_MIX_CTRL_DMAEN_MASK
)

	)

41342 
	#USDHC_MIX_CTRL_BCEN_MASK
 (0x2U)

	)

41343 
	#USDHC_MIX_CTRL_BCEN_SHIFT
 (1U)

	)

41344 
	#USDHC_MIX_CTRL_BCEN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_BCEN_SHIFT
)Ë& 
USDHC_MIX_CTRL_BCEN_MASK
)

	)

41345 
	#USDHC_MIX_CTRL_AC12EN_MASK
 (0x4U)

	)

41346 
	#USDHC_MIX_CTRL_AC12EN_SHIFT
 (2U)

	)

41347 
	#USDHC_MIX_CTRL_AC12EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_AC12EN_SHIFT
)Ë& 
USDHC_MIX_CTRL_AC12EN_MASK
)

	)

41348 
	#USDHC_MIX_CTRL_DDR_EN_MASK
 (0x8U)

	)

41349 
	#USDHC_MIX_CTRL_DDR_EN_SHIFT
 (3U)

	)

41350 
	#USDHC_MIX_CTRL_DDR_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_DDR_EN_SHIFT
)Ë& 
USDHC_MIX_CTRL_DDR_EN_MASK
)

	)

41351 
	#USDHC_MIX_CTRL_DTDSEL_MASK
 (0x10U)

	)

41352 
	#USDHC_MIX_CTRL_DTDSEL_SHIFT
 (4U)

	)

41353 
	#USDHC_MIX_CTRL_DTDSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_DTDSEL_SHIFT
)Ë& 
USDHC_MIX_CTRL_DTDSEL_MASK
)

	)

41354 
	#USDHC_MIX_CTRL_MSBSEL_MASK
 (0x20U)

	)

41355 
	#USDHC_MIX_CTRL_MSBSEL_SHIFT
 (5U)

	)

41356 
	#USDHC_MIX_CTRL_MSBSEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_MSBSEL_SHIFT
)Ë& 
USDHC_MIX_CTRL_MSBSEL_MASK
)

	)

41357 
	#USDHC_MIX_CTRL_NIBBLE_POS_MASK
 (0x40U)

	)

41358 
	#USDHC_MIX_CTRL_NIBBLE_POS_SHIFT
 (6U)

	)

41359 
	#USDHC_MIX_CTRL_NIBBLE_POS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_NIBBLE_POS_SHIFT
)Ë& 
USDHC_MIX_CTRL_NIBBLE_POS_MASK
)

	)

41360 
	#USDHC_MIX_CTRL_AC23EN_MASK
 (0x80U)

	)

41361 
	#USDHC_MIX_CTRL_AC23EN_SHIFT
 (7U)

	)

41362 
	#USDHC_MIX_CTRL_AC23EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_AC23EN_SHIFT
)Ë& 
USDHC_MIX_CTRL_AC23EN_MASK
)

	)

41363 
	#USDHC_MIX_CTRL_EXE_TUNE_MASK
 (0x400000U)

	)

41364 
	#USDHC_MIX_CTRL_EXE_TUNE_SHIFT
 (22U)

	)

41365 
	#USDHC_MIX_CTRL_EXE_TUNE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_EXE_TUNE_SHIFT
)Ë& 
USDHC_MIX_CTRL_EXE_TUNE_MASK
)

	)

41366 
	#USDHC_MIX_CTRL_SMP_CLK_SEL_MASK
 (0x800000U)

	)

41367 
	#USDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT
 (23U)

	)

41368 
	#USDHC_MIX_CTRL_SMP_CLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT
)Ë& 
USDHC_MIX_CTRL_SMP_CLK_SEL_MASK
)

	)

41369 
	#USDHC_MIX_CTRL_AUTO_TUNE_EN_MASK
 (0x1000000U)

	)

41370 
	#USDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT
 (24U)

	)

41371 
	#USDHC_MIX_CTRL_AUTO_TUNE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT
)Ë& 
USDHC_MIX_CTRL_AUTO_TUNE_EN_MASK
)

	)

41372 
	#USDHC_MIX_CTRL_FBCLK_SEL_MASK
 (0x2000000U)

	)

41373 
	#USDHC_MIX_CTRL_FBCLK_SEL_SHIFT
 (25U)

	)

41374 
	#USDHC_MIX_CTRL_FBCLK_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MIX_CTRL_FBCLK_SEL_SHIFT
)Ë& 
USDHC_MIX_CTRL_FBCLK_SEL_MASK
)

	)

41377 
	#USDHC_FORCE_EVENT_FEVTAC12NE_MASK
 (0x1U)

	)

41378 
	#USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT
 (0U)

	)

41379 
	#USDHC_FORCE_EVENT_FEVTAC12NE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTAC12NE_MASK
)

	)

41380 
	#USDHC_FORCE_EVENT_FEVTAC12TOE_MASK
 (0x2U)

	)

41381 
	#USDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT
 (1U)

	)

41382 
	#USDHC_FORCE_EVENT_FEVTAC12TOE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTAC12TOE_MASK
)

	)

41383 
	#USDHC_FORCE_EVENT_FEVTAC12CE_MASK
 (0x4U)

	)

41384 
	#USDHC_FORCE_EVENT_FEVTAC12CE_SHIFT
 (2U)

	)

41385 
	#USDHC_FORCE_EVENT_FEVTAC12CE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTAC12CE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTAC12CE_MASK
)

	)

41386 
	#USDHC_FORCE_EVENT_FEVTAC12EBE_MASK
 (0x8U)

	)

41387 
	#USDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT
 (3U)

	)

41388 
	#USDHC_FORCE_EVENT_FEVTAC12EBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTAC12EBE_MASK
)

	)

41389 
	#USDHC_FORCE_EVENT_FEVTAC12IE_MASK
 (0x10U)

	)

41390 
	#USDHC_FORCE_EVENT_FEVTAC12IE_SHIFT
 (4U)

	)

41391 
	#USDHC_FORCE_EVENT_FEVTAC12IE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTAC12IE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTAC12IE_MASK
)

	)

41392 
	#USDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK
 (0x80U)

	)

41393 
	#USDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT
 (7U)

	)

41394 
	#USDHC_FORCE_EVENT_FEVTCNIBAC12E
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK
)

	)

41395 
	#USDHC_FORCE_EVENT_FEVTCTOE_MASK
 (0x10000U)

	)

41396 
	#USDHC_FORCE_EVENT_FEVTCTOE_SHIFT
 (16U)

	)

41397 
	#USDHC_FORCE_EVENT_FEVTCTOE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTCTOE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTCTOE_MASK
)

	)

41398 
	#USDHC_FORCE_EVENT_FEVTCCE_MASK
 (0x20000U)

	)

41399 
	#USDHC_FORCE_EVENT_FEVTCCE_SHIFT
 (17U)

	)

41400 
	#USDHC_FORCE_EVENT_FEVTCCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTCCE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTCCE_MASK
)

	)

41401 
	#USDHC_FORCE_EVENT_FEVTCEBE_MASK
 (0x40000U)

	)

41402 
	#USDHC_FORCE_EVENT_FEVTCEBE_SHIFT
 (18U)

	)

41403 
	#USDHC_FORCE_EVENT_FEVTCEBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTCEBE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTCEBE_MASK
)

	)

41404 
	#USDHC_FORCE_EVENT_FEVTCIE_MASK
 (0x80000U)

	)

41405 
	#USDHC_FORCE_EVENT_FEVTCIE_SHIFT
 (19U)

	)

41406 
	#USDHC_FORCE_EVENT_FEVTCIE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTCIE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTCIE_MASK
)

	)

41407 
	#USDHC_FORCE_EVENT_FEVTDTOE_MASK
 (0x100000U)

	)

41408 
	#USDHC_FORCE_EVENT_FEVTDTOE_SHIFT
 (20U)

	)

41409 
	#USDHC_FORCE_EVENT_FEVTDTOE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTDTOE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTDTOE_MASK
)

	)

41410 
	#USDHC_FORCE_EVENT_FEVTDCE_MASK
 (0x200000U)

	)

41411 
	#USDHC_FORCE_EVENT_FEVTDCE_SHIFT
 (21U)

	)

41412 
	#USDHC_FORCE_EVENT_FEVTDCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTDCE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTDCE_MASK
)

	)

41413 
	#USDHC_FORCE_EVENT_FEVTDEBE_MASK
 (0x400000U)

	)

41414 
	#USDHC_FORCE_EVENT_FEVTDEBE_SHIFT
 (22U)

	)

41415 
	#USDHC_FORCE_EVENT_FEVTDEBE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTDEBE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTDEBE_MASK
)

	)

41416 
	#USDHC_FORCE_EVENT_FEVTAC12E_MASK
 (0x1000000U)

	)

41417 
	#USDHC_FORCE_EVENT_FEVTAC12E_SHIFT
 (24U)

	)

41418 
	#USDHC_FORCE_EVENT_FEVTAC12E
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTAC12E_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTAC12E_MASK
)

	)

41419 
	#USDHC_FORCE_EVENT_FEVTTNE_MASK
 (0x4000000U)

	)

41420 
	#USDHC_FORCE_EVENT_FEVTTNE_SHIFT
 (26U)

	)

41421 
	#USDHC_FORCE_EVENT_FEVTTNE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTTNE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTTNE_MASK
)

	)

41422 
	#USDHC_FORCE_EVENT_FEVTDMAE_MASK
 (0x10000000U)

	)

41423 
	#USDHC_FORCE_EVENT_FEVTDMAE_SHIFT
 (28U)

	)

41424 
	#USDHC_FORCE_EVENT_FEVTDMAE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTDMAE_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTDMAE_MASK
)

	)

41425 
	#USDHC_FORCE_EVENT_FEVTCINT_MASK
 (0x80000000U)

	)

41426 
	#USDHC_FORCE_EVENT_FEVTCINT_SHIFT
 (31U)

	)

41427 
	#USDHC_FORCE_EVENT_FEVTCINT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_FORCE_EVENT_FEVTCINT_SHIFT
)Ë& 
USDHC_FORCE_EVENT_FEVTCINT_MASK
)

	)

41430 
	#USDHC_ADMA_ERR_STATUS_ADMAES_MASK
 (0x3U)

	)

41431 
	#USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT
 (0U)

	)

41432 
	#USDHC_ADMA_ERR_STATUS_ADMAES
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT
)Ë& 
USDHC_ADMA_ERR_STATUS_ADMAES_MASK
)

	)

41433 
	#USDHC_ADMA_ERR_STATUS_ADMALME_MASK
 (0x4U)

	)

41434 
	#USDHC_ADMA_ERR_STATUS_ADMALME_SHIFT
 (2U)

	)

41435 
	#USDHC_ADMA_ERR_STATUS_ADMALME
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_ADMA_ERR_STATUS_ADMALME_SHIFT
)Ë& 
USDHC_ADMA_ERR_STATUS_ADMALME_MASK
)

	)

41436 
	#USDHC_ADMA_ERR_STATUS_ADMADCE_MASK
 (0x8U)

	)

41437 
	#USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT
 (3U)

	)

41438 
	#USDHC_ADMA_ERR_STATUS_ADMADCE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT
)Ë& 
USDHC_ADMA_ERR_STATUS_ADMADCE_MASK
)

	)

41441 
	#USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK
 (0xFFFFFFFCU)

	)

41442 
	#USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT
 (2U)

	)

41443 
	#USDHC_ADMA_SYS_ADDR_ADS_ADDR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT
)Ë& 
USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK
)

	)

41446 
	#USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK
 (0x1U)

	)

41447 
	#USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT
 (0U)

	)

41448 
	#USDHC_DLL_CTRL_DLL_CTRL_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK
)

	)

41449 
	#USDHC_DLL_CTRL_DLL_CTRL_RESET_MASK
 (0x2U)

	)

41450 
	#USDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT
 (1U)

	)

41451 
	#USDHC_DLL_CTRL_DLL_CTRL_RESET
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_RESET_MASK
)

	)

41452 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK
 (0x4U)

	)

41453 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT
 (2U)

	)

41454 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK
)

	)

41455 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK
 (0x78U)

	)

41456 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT
 (3U)

	)

41457 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK
)

	)

41458 
	#USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK
 (0x80U)

	)

41459 
	#USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT
 (7U)

	)

41460 
	#USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK
)

	)

41461 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK
 (0x100U)

	)

41462 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT
 (8U)

	)

41463 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK
)

	)

41464 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
 (0xFE00U)

	)

41465 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
 (9U)

	)

41466 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
)

	)

41467 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK
 (0x70000U)

	)

41468 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT
 (16U)

	)

41469 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK
)

	)

41470 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK
 (0xFF00000U)

	)

41471 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT
 (20U)

	)

41472 
	#USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK
)

	)

41473 
	#USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK
 (0xF0000000U)

	)

41474 
	#USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT
 (28U)

	)

41475 
	#USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT
)Ë& 
USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK
)

	)

41478 
	#USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK
 (0x1U)

	)

41479 
	#USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT
 (0U)

	)

41480 
	#USDHC_DLL_STATUS_DLL_STS_SLV_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT
)Ë& 
USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK
)

	)

41481 
	#USDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK
 (0x2U)

	)

41482 
	#USDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT
 (1U)

	)

41483 
	#USDHC_DLL_STATUS_DLL_STS_REF_LOCK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT
)Ë& 
USDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK
)

	)

41484 
	#USDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK
 (0x1FCU)

	)

41485 
	#USDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT
 (2U)

	)

41486 
	#USDHC_DLL_STATUS_DLL_STS_SLV_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT
)Ë& 
USDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK
)

	)

41487 
	#USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK
 (0xFE00U)

	)

41488 
	#USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT
 (9U)

	)

41489 
	#USDHC_DLL_STATUS_DLL_STS_REF_SEL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT
)Ë& 
USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK
)

	)

41492 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK
 (0xFU)

	)

41493 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT
 (0U)

	)

41494 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK
)

	)

41495 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK
 (0xF0U)

	)

41496 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT
 (4U)

	)

41497 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK
)

	)

41498 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK
 (0x7F00U)

	)

41499 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT
 (8U)

	)

41500 
	#USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK
)

	)

41501 
	#USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK
 (0x8000U)

	)

41502 
	#USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT
 (15U)

	)

41503 
	#USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK
)

	)

41504 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK
 (0xF0000U)

	)

41505 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT
 (16U)

	)

41506 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK
)

	)

41507 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK
 (0xF00000U)

	)

41508 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT
 (20U)

	)

41509 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK
)

	)

41510 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK
 (0x7F000000U)

	)

41511 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT
 (24U)

	)

41512 
	#USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK
)

	)

41513 
	#USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK
 (0x80000000U)

	)

41514 
	#USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT
 (31U)

	)

41515 
	#USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT
)Ë& 
USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK
)

	)

41518 
	#USDHC_VEND_SPEC_EXT_DMA_EN_MASK
 (0x1U)

	)

41519 
	#USDHC_VEND_SPEC_EXT_DMA_EN_SHIFT
 (0U)

	)

41520 
	#USDHC_VEND_SPEC_EXT_DMA_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_EXT_DMA_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_EXT_DMA_EN_MASK
)

	)

41521 
	#USDHC_VEND_SPEC_VSELECT_MASK
 (0x2U)

	)

41522 
	#USDHC_VEND_SPEC_VSELECT_SHIFT
 (1U)

	)

41523 
	#USDHC_VEND_SPEC_VSELECT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_VSELECT_SHIFT
)Ë& 
USDHC_VEND_SPEC_VSELECT_MASK
)

	)

41524 
	#USDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK
 (0x4U)

	)

41525 
	#USDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT
 (2U)

	)

41526 
	#USDHC_VEND_SPEC_CONFLICT_CHK_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK
)

	)

41527 
	#USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK
 (0x8U)

	)

41528 
	#USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT
 (3U)

	)

41529 
	#USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK
)

	)

41530 
	#USDHC_VEND_SPEC_DAT3_CD_POL_MASK
 (0x10U)

	)

41531 
	#USDHC_VEND_SPEC_DAT3_CD_POL_SHIFT
 (4U)

	)

41532 
	#USDHC_VEND_SPEC_DAT3_CD_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_DAT3_CD_POL_SHIFT
)Ë& 
USDHC_VEND_SPEC_DAT3_CD_POL_MASK
)

	)

41533 
	#USDHC_VEND_SPEC_CD_POL_MASK
 (0x20U)

	)

41534 
	#USDHC_VEND_SPEC_CD_POL_SHIFT
 (5U)

	)

41535 
	#USDHC_VEND_SPEC_CD_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_CD_POL_SHIFT
)Ë& 
USDHC_VEND_SPEC_CD_POL_MASK
)

	)

41536 
	#USDHC_VEND_SPEC_WP_POL_MASK
 (0x40U)

	)

41537 
	#USDHC_VEND_SPEC_WP_POL_SHIFT
 (6U)

	)

41538 
	#USDHC_VEND_SPEC_WP_POL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_WP_POL_SHIFT
)Ë& 
USDHC_VEND_SPEC_WP_POL_MASK
)

	)

41539 
	#USDHC_VEND_SPEC_CLKONJ_IN_ABORT_MASK
 (0x80U)

	)

41540 
	#USDHC_VEND_SPEC_CLKONJ_IN_ABORT_SHIFT
 (7U)

	)

41541 
	#USDHC_VEND_SPEC_CLKONJ_IN_ABORT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_CLKONJ_IN_ABORT_SHIFT
)Ë& 
USDHC_VEND_SPEC_CLKONJ_IN_ABORT_MASK
)

	)

41542 
	#USDHC_VEND_SPEC_FRC_SDCLK_ON_MASK
 (0x100U)

	)

41543 
	#USDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT
 (8U)

	)

41544 
	#USDHC_VEND_SPEC_FRC_SDCLK_ON
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT
)Ë& 
USDHC_VEND_SPEC_FRC_SDCLK_ON_MASK
)

	)

41545 
	#USDHC_VEND_SPEC_IPG_CLK_SOFT_EN_MASK
 (0x800U)

	)

41546 
	#USDHC_VEND_SPEC_IPG_CLK_SOFT_EN_SHIFT
 (11U)

	)

41547 
	#USDHC_VEND_SPEC_IPG_CLK_SOFT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_IPG_CLK_SOFT_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_IPG_CLK_SOFT_EN_MASK
)

	)

41548 
	#USDHC_VEND_SPEC_HCLK_SOFT_EN_MASK
 (0x1000U)

	)

41549 
	#USDHC_VEND_SPEC_HCLK_SOFT_EN_SHIFT
 (12U)

	)

41550 
	#USDHC_VEND_SPEC_HCLK_SOFT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_HCLK_SOFT_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_HCLK_SOFT_EN_MASK
)

	)

41551 
	#USDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_MASK
 (0x2000U)

	)

41552 
	#USDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_SHIFT
 (13U)

	)

41553 
	#USDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_MASK
)

	)

41554 
	#USDHC_VEND_SPEC_CARD_CLK_SOFT_EN_MASK
 (0x4000U)

	)

41555 
	#USDHC_VEND_SPEC_CARD_CLK_SOFT_EN_SHIFT
 (14U)

	)

41556 
	#USDHC_VEND_SPEC_CARD_CLK_SOFT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_CARD_CLK_SOFT_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_CARD_CLK_SOFT_EN_MASK
)

	)

41557 
	#USDHC_VEND_SPEC_CRC_CHK_DIS_MASK
 (0x8000U)

	)

41558 
	#USDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT
 (15U)

	)

41559 
	#USDHC_VEND_SPEC_CRC_CHK_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT
)Ë& 
USDHC_VEND_SPEC_CRC_CHK_DIS_MASK
)

	)

41560 
	#USDHC_VEND_SPEC_INT_ST_VAL_MASK
 (0xFF0000U)

	)

41561 
	#USDHC_VEND_SPEC_INT_ST_VAL_SHIFT
 (16U)

	)

41562 
	#USDHC_VEND_SPEC_INT_ST_VAL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_INT_ST_VAL_SHIFT
)Ë& 
USDHC_VEND_SPEC_INT_ST_VAL_MASK
)

	)

41563 
	#USDHC_VEND_SPEC_CMD_BYTE_EN_MASK
 (0x80000000U)

	)

41564 
	#USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT
 (31U)

	)

41565 
	#USDHC_VEND_SPEC_CMD_BYTE_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC_CMD_BYTE_EN_MASK
)

	)

41568 
	#USDHC_MMC_BOOT_DTOCV_ACK_MASK
 (0xFU)

	)

41569 
	#USDHC_MMC_BOOT_DTOCV_ACK_SHIFT
 (0U)

	)

41570 
	#USDHC_MMC_BOOT_DTOCV_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_DTOCV_ACK_SHIFT
)Ë& 
USDHC_MMC_BOOT_DTOCV_ACK_MASK
)

	)

41571 
	#USDHC_MMC_BOOT_BOOT_ACK_MASK
 (0x10U)

	)

41572 
	#USDHC_MMC_BOOT_BOOT_ACK_SHIFT
 (4U)

	)

41573 
	#USDHC_MMC_BOOT_BOOT_ACK
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_BOOT_ACK_SHIFT
)Ë& 
USDHC_MMC_BOOT_BOOT_ACK_MASK
)

	)

41574 
	#USDHC_MMC_BOOT_BOOT_MODE_MASK
 (0x20U)

	)

41575 
	#USDHC_MMC_BOOT_BOOT_MODE_SHIFT
 (5U)

	)

41576 
	#USDHC_MMC_BOOT_BOOT_MODE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_BOOT_MODE_SHIFT
)Ë& 
USDHC_MMC_BOOT_BOOT_MODE_MASK
)

	)

41577 
	#USDHC_MMC_BOOT_BOOT_EN_MASK
 (0x40U)

	)

41578 
	#USDHC_MMC_BOOT_BOOT_EN_SHIFT
 (6U)

	)

41579 
	#USDHC_MMC_BOOT_BOOT_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_BOOT_EN_SHIFT
)Ë& 
USDHC_MMC_BOOT_BOOT_EN_MASK
)

	)

41580 
	#USDHC_MMC_BOOT_AUTO_SABG_EN_MASK
 (0x80U)

	)

41581 
	#USDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT
 (7U)

	)

41582 
	#USDHC_MMC_BOOT_AUTO_SABG_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT
)Ë& 
USDHC_MMC_BOOT_AUTO_SABG_EN_MASK
)

	)

41583 
	#USDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK
 (0x100U)

	)

41584 
	#USDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT
 (8U)

	)

41585 
	#USDHC_MMC_BOOT_DISABLE_TIME_OUT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT
)Ë& 
USDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK
)

	)

41586 
	#USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK
 (0xFFFF0000U)

	)

41587 
	#USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT
 (16U)

	)

41588 
	#USDHC_MMC_BOOT_BOOT_BLK_CNT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT
)Ë& 
USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK
)

	)

41591 
	#USDHC_VEND_SPEC2_SDR104_TIMING_DIS_MASK
 (0x1U)

	)

41592 
	#USDHC_VEND_SPEC2_SDR104_TIMING_DIS_SHIFT
 (0U)

	)

41593 
	#USDHC_VEND_SPEC2_SDR104_TIMING_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_SDR104_TIMING_DIS_SHIFT
)Ë& 
USDHC_VEND_SPEC2_SDR104_TIMING_DIS_MASK
)

	)

41594 
	#USDHC_VEND_SPEC2_SDR104_OE_DIS_MASK
 (0x2U)

	)

41595 
	#USDHC_VEND_SPEC2_SDR104_OE_DIS_SHIFT
 (1U)

	)

41596 
	#USDHC_VEND_SPEC2_SDR104_OE_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_SDR104_OE_DIS_SHIFT
)Ë& 
USDHC_VEND_SPEC2_SDR104_OE_DIS_MASK
)

	)

41597 
	#USDHC_VEND_SPEC2_SDR104_NSD_DIS_MASK
 (0x4U)

	)

41598 
	#USDHC_VEND_SPEC2_SDR104_NSD_DIS_SHIFT
 (2U)

	)

41599 
	#USDHC_VEND_SPEC2_SDR104_NSD_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_SDR104_NSD_DIS_SHIFT
)Ë& 
USDHC_VEND_SPEC2_SDR104_NSD_DIS_MASK
)

	)

41600 
	#USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK
 (0x8U)

	)

41601 
	#USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT
 (3U)

	)

41602 
	#USDHC_VEND_SPEC2_CARD_INT_D3_TEST
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT
)Ë& 
USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK
)

	)

41603 
	#USDHC_VEND_SPEC2_TUNING_8bô_EN_MASK
 (0x10U)

	)

41604 
	#USDHC_VEND_SPEC2_TUNING_8bô_EN_SHIFT
 (4U)

	)

41605 
	#USDHC_VEND_SPEC2_TUNING_8bô_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_TUNING_8bô_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC2_TUNING_8bô_EN_MASK
)

	)

41606 
	#USDHC_VEND_SPEC2_TUNING_1bô_EN_MASK
 (0x20U)

	)

41607 
	#USDHC_VEND_SPEC2_TUNING_1bô_EN_SHIFT
 (5U)

	)

41608 
	#USDHC_VEND_SPEC2_TUNING_1bô_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_TUNING_1bô_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC2_TUNING_1bô_EN_MASK
)

	)

41609 
	#USDHC_VEND_SPEC2_TUNING_CMD_EN_MASK
 (0x40U)

	)

41610 
	#USDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT
 (6U)

	)

41611 
	#USDHC_VEND_SPEC2_TUNING_CMD_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC2_TUNING_CMD_EN_MASK
)

	)

41612 
	#USDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_MASK
 (0x80U)

	)

41613 
	#USDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_SHIFT
 (7U)

	)

41614 
	#USDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_SHIFT
)Ë& 
USDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_MASK
)

	)

41615 
	#USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK
 (0x800000U)

	)

41616 
	#USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT
 (23U)

	)

41617 
	#USDHC_VEND_SPEC2_ACMD23_ARGU2_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT
)Ë& 
USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK
)

	)

41620 
	#USDHC_TUNING_CTRL_TUNING_START_TAP_MASK
 (0xFFU)

	)

41621 
	#USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT
 (0U)

	)

41622 
	#USDHC_TUNING_CTRL_TUNING_START_TAP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT
)Ë& 
USDHC_TUNING_CTRL_TUNING_START_TAP_MASK
)

	)

41623 
	#USDHC_TUNING_CTRL_TUNING_COUNTER_MASK
 (0xFF00U)

	)

41624 
	#USDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT
 (8U)

	)

41625 
	#USDHC_TUNING_CTRL_TUNING_COUNTER
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT
)Ë& 
USDHC_TUNING_CTRL_TUNING_COUNTER_MASK
)

	)

41626 
	#USDHC_TUNING_CTRL_TUNING_STEP_MASK
 (0x70000U)

	)

41627 
	#USDHC_TUNING_CTRL_TUNING_STEP_SHIFT
 (16U)

	)

41628 
	#USDHC_TUNING_CTRL_TUNING_STEP
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_TUNING_CTRL_TUNING_STEP_SHIFT
)Ë& 
USDHC_TUNING_CTRL_TUNING_STEP_MASK
)

	)

41629 
	#USDHC_TUNING_CTRL_TUNING_WINDOW_MASK
 (0x700000U)

	)

41630 
	#USDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT
 (20U)

	)

41631 
	#USDHC_TUNING_CTRL_TUNING_WINDOW
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT
)Ë& 
USDHC_TUNING_CTRL_TUNING_WINDOW_MASK
)

	)

41632 
	#USDHC_TUNING_CTRL_STD_TUNING_EN_MASK
 (0x1000000U)

	)

41633 
	#USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT
 (24U)

	)

41634 
	#USDHC_TUNING_CTRL_STD_TUNING_EN
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT
)Ë& 
USDHC_TUNING_CTRL_STD_TUNING_EN_MASK
)

	)

41644 
	#USDHC1_BASE
 (0x2190000u)

	)

41646 
	#USDHC1
 ((
USDHC_Ty≥
 *)
USDHC1_BASE
)

	)

41648 
	#USDHC2_BASE
 (0x2194000u)

	)

41650 
	#USDHC2
 ((
USDHC_Ty≥
 *)
USDHC2_BASE
)

	)

41652 
	#USDHC_BASE_ADDRS
 { 0u, 
USDHC1_BASE
, 
USDHC2_BASE
 }

	)

41654 
	#USDHC_BASE_PTRS
 { (
USDHC_Ty≥
 *)0u, 
USDHC1
, 
USDHC2
 }

	)

41656 
	#USDHC_IRQS
 { 
NŸAvaû_IRQn
, 
USDHC1_IRQn
, 
USDHC2_IRQn
 }

	)

41674 
__IO
 
uöt16_t
 
	mWCR
;

41675 
__IO
 
uöt16_t
 
	mWSR
;

41676 
__I
 
uöt16_t
 
	mWRSR
;

41677 
__IO
 
uöt16_t
 
	mWICR
;

41678 
__IO
 
uöt16_t
 
	mWMCR
;

41679 } 
	tWDOG_Ty≥
;

41691 
	#WDOG_WCR_WDZST_MASK
 (0x1U)

	)

41692 
	#WDOG_WCR_WDZST_SHIFT
 (0U)

	)

41693 
	#WDOG_WCR_WDZST
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WDZST_SHIFT
)Ë& 
WDOG_WCR_WDZST_MASK
)

	)

41694 
	#WDOG_WCR_WDBG_MASK
 (0x2U)

	)

41695 
	#WDOG_WCR_WDBG_SHIFT
 (1U)

	)

41696 
	#WDOG_WCR_WDBG
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WDBG_SHIFT
)Ë& 
WDOG_WCR_WDBG_MASK
)

	)

41697 
	#WDOG_WCR_WDE_MASK
 (0x4U)

	)

41698 
	#WDOG_WCR_WDE_SHIFT
 (2U)

	)

41699 
	#WDOG_WCR_WDE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WDE_SHIFT
)Ë& 
WDOG_WCR_WDE_MASK
)

	)

41700 
	#WDOG_WCR_WDT_MASK
 (0x8U)

	)

41701 
	#WDOG_WCR_WDT_SHIFT
 (3U)

	)

41702 
	#WDOG_WCR_WDT
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WDT_SHIFT
)Ë& 
WDOG_WCR_WDT_MASK
)

	)

41703 
	#WDOG_WCR_SRS_MASK
 (0x10U)

	)

41704 
	#WDOG_WCR_SRS_SHIFT
 (4U)

	)

41705 
	#WDOG_WCR_SRS
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_SRS_SHIFT
)Ë& 
WDOG_WCR_SRS_MASK
)

	)

41706 
	#WDOG_WCR_WDA_MASK
 (0x20U)

	)

41707 
	#WDOG_WCR_WDA_SHIFT
 (5U)

	)

41708 
	#WDOG_WCR_WDA
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WDA_SHIFT
)Ë& 
WDOG_WCR_WDA_MASK
)

	)

41709 
	#WDOG_WCR_SRE_MASK
 (0x40U)

	)

41710 
	#WDOG_WCR_SRE_SHIFT
 (6U)

	)

41711 
	#WDOG_WCR_SRE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_SRE_SHIFT
)Ë& 
WDOG_WCR_SRE_MASK
)

	)

41712 
	#WDOG_WCR_WDW_MASK
 (0x80U)

	)

41713 
	#WDOG_WCR_WDW_SHIFT
 (7U)

	)

41714 
	#WDOG_WCR_WDW
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WDW_SHIFT
)Ë& 
WDOG_WCR_WDW_MASK
)

	)

41715 
	#WDOG_WCR_WT_MASK
 (0xFF00U)

	)

41716 
	#WDOG_WCR_WT_SHIFT
 (8U)

	)

41717 
	#WDOG_WCR_WT
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WCR_WT_SHIFT
)Ë& 
WDOG_WCR_WT_MASK
)

	)

41720 
	#WDOG_WSR_WSR_MASK
 (0xFFFFU)

	)

41721 
	#WDOG_WSR_WSR_SHIFT
 (0U)

	)

41722 
	#WDOG_WSR_WSR
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WSR_WSR_SHIFT
)Ë& 
WDOG_WSR_WSR_MASK
)

	)

41725 
	#WDOG_WRSR_SFTW_MASK
 (0x1U)

	)

41726 
	#WDOG_WRSR_SFTW_SHIFT
 (0U)

	)

41727 
	#WDOG_WRSR_SFTW
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WRSR_SFTW_SHIFT
)Ë& 
WDOG_WRSR_SFTW_MASK
)

	)

41728 
	#WDOG_WRSR_TOUT_MASK
 (0x2U)

	)

41729 
	#WDOG_WRSR_TOUT_SHIFT
 (1U)

	)

41730 
	#WDOG_WRSR_TOUT
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WRSR_TOUT_SHIFT
)Ë& 
WDOG_WRSR_TOUT_MASK
)

	)

41731 
	#WDOG_WRSR_POR_MASK
 (0x10U)

	)

41732 
	#WDOG_WRSR_POR_SHIFT
 (4U)

	)

41733 
	#WDOG_WRSR_POR
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WRSR_POR_SHIFT
)Ë& 
WDOG_WRSR_POR_MASK
)

	)

41736 
	#WDOG_WICR_WICT_MASK
 (0xFFU)

	)

41737 
	#WDOG_WICR_WICT_SHIFT
 (0U)

	)

41738 
	#WDOG_WICR_WICT
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WICR_WICT_SHIFT
)Ë& 
WDOG_WICR_WICT_MASK
)

	)

41739 
	#WDOG_WICR_WTIS_MASK
 (0x4000U)

	)

41740 
	#WDOG_WICR_WTIS_SHIFT
 (14U)

	)

41741 
	#WDOG_WICR_WTIS
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WICR_WTIS_SHIFT
)Ë& 
WDOG_WICR_WTIS_MASK
)

	)

41742 
	#WDOG_WICR_WIE_MASK
 (0x8000U)

	)

41743 
	#WDOG_WICR_WIE_SHIFT
 (15U)

	)

41744 
	#WDOG_WICR_WIE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WICR_WIE_SHIFT
)Ë& 
WDOG_WICR_WIE_MASK
)

	)

41747 
	#WDOG_WMCR_PDE_MASK
 (0x1U)

	)

41748 
	#WDOG_WMCR_PDE_SHIFT
 (0U)

	)

41749 
	#WDOG_WMCR_PDE
(
x
Ë(((
uöt16_t
)(((uöt16_t)(x)Ë<< 
WDOG_WMCR_PDE_SHIFT
)Ë& 
WDOG_WMCR_PDE_MASK
)

	)

41759 
	#WDOG1_BASE
 (0x20BC000u)

	)

41761 
	#WDOG1
 ((
WDOG_Ty≥
 *)
WDOG1_BASE
)

	)

41763 
	#WDOG2_BASE
 (0x20C0000u)

	)

41765 
	#WDOG2
 ((
WDOG_Ty≥
 *)
WDOG2_BASE
)

	)

41767 
	#WDOG3_BASE
 (0x21E4000u)

	)

41769 
	#WDOG3
 ((
WDOG_Ty≥
 *)
WDOG3_BASE
)

	)

41771 
	#WDOG_BASE_ADDRS
 { 0u, 
WDOG1_BASE
, 
WDOG2_BASE
, 
WDOG3_BASE
 }

	)

41773 
	#WDOG_BASE_PTRS
 { (
WDOG_Ty≥
 *)0u, 
WDOG1
, 
WDOG2
, 
WDOG3
 }

	)

41775 
	#WDOG_IRQS
 { 
NŸAvaû_IRQn
, 
WDOG1_IRQn
, 
WDOG2_IRQn
, 
WDOG3_IRQn
 }

	)

41793 
uöt8_t
 
	mRESERVED_0
[336];

41794 
__IO
 
uöt32_t
 
	mOSC_CONFIG0
;

41795 
__IO
 
uöt32_t
 
	mOSC_CONFIG0_SET
;

41796 
__IO
 
uöt32_t
 
	mOSC_CONFIG0_CLR
;

41797 
__IO
 
uöt32_t
 
	mOSC_CONFIG0_TOG
;

41798 
__IO
 
uöt32_t
 
	mOSC_CONFIG1
;

41799 
__IO
 
uöt32_t
 
	mOSC_CONFIG1_SET
;

41800 
__IO
 
uöt32_t
 
	mOSC_CONFIG1_CLR
;

41801 
__IO
 
uöt32_t
 
	mOSC_CONFIG1_TOG
;

41802 
__IO
 
uöt32_t
 
	mOSC_CONFIG2
;

41803 
__IO
 
uöt32_t
 
	mOSC_CONFIG2_SET
;

41804 
__IO
 
uöt32_t
 
	mOSC_CONFIG2_CLR
;

41805 
__IO
 
uöt32_t
 
	mOSC_CONFIG2_TOG
;

41806 } 
	tXTALOSC24M_Ty≥
;

41818 
	#XTALOSC24M_OSC_CONFIG0_START_MASK
 (0x1U)

	)

41819 
	#XTALOSC24M_OSC_CONFIG0_START_SHIFT
 (0U)

	)

41820 
	#XTALOSC24M_OSC_CONFIG0_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_START_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_START_MASK
)

	)

41821 
	#XTALOSC24M_OSC_CONFIG0_ENABLE_MASK
 (0x2U)

	)

41822 
	#XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT
 (1U)

	)

41823 
	#XTALOSC24M_OSC_CONFIG0_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_ENABLE_MASK
)

	)

41824 
	#XTALOSC24M_OSC_CONFIG0_BYPASS_MASK
 (0x4U)

	)

41825 
	#XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT
 (2U)

	)

41826 
	#XTALOSC24M_OSC_CONFIG0_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_BYPASS_MASK
)

	)

41827 
	#XTALOSC24M_OSC_CONFIG0_INVERT_MASK
 (0x8U)

	)

41828 
	#XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT
 (3U)

	)

41829 
	#XTALOSC24M_OSC_CONFIG0_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_INVERT_MASK
)

	)

41830 
	#XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK
 (0xFF0U)

	)

41831 
	#XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT
 (4U)

	)

41832 
	#XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK
)

	)

41833 
	#XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK
 (0xF000U)

	)

41834 
	#XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT
 (12U)

	)

41835 
	#XTALOSC24M_OSC_CONFIG0_HYST_PLUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK
)

	)

41836 
	#XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK
 (0xF0000U)

	)

41837 
	#XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT
 (16U)

	)

41838 
	#XTALOSC24M_OSC_CONFIG0_HYST_MINUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK
)

	)

41839 
	#XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK
 (0xFF000000U)

	)

41840 
	#XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT
 (24U)

	)

41841 
	#XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK
)

	)

41844 
	#XTALOSC24M_OSC_CONFIG0_SET_START_MASK
 (0x1U)

	)

41845 
	#XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT
 (0U)

	)

41846 
	#XTALOSC24M_OSC_CONFIG0_SET_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_START_MASK
)

	)

41847 
	#XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK
 (0x2U)

	)

41848 
	#XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT
 (1U)

	)

41849 
	#XTALOSC24M_OSC_CONFIG0_SET_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK
)

	)

41850 
	#XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK
 (0x4U)

	)

41851 
	#XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT
 (2U)

	)

41852 
	#XTALOSC24M_OSC_CONFIG0_SET_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK
)

	)

41853 
	#XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK
 (0x8U)

	)

41854 
	#XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT
 (3U)

	)

41855 
	#XTALOSC24M_OSC_CONFIG0_SET_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK
)

	)

41856 
	#XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK
 (0xFF0U)

	)

41857 
	#XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT
 (4U)

	)

41858 
	#XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK
)

	)

41859 
	#XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK
 (0xF000U)

	)

41860 
	#XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT
 (12U)

	)

41861 
	#XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK
)

	)

41862 
	#XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK
 (0xF0000U)

	)

41863 
	#XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT
 (16U)

	)

41864 
	#XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK
)

	)

41865 
	#XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK
 (0xFF000000U)

	)

41866 
	#XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT
 (24U)

	)

41867 
	#XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK
)

	)

41870 
	#XTALOSC24M_OSC_CONFIG0_CLR_START_MASK
 (0x1U)

	)

41871 
	#XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT
 (0U)

	)

41872 
	#XTALOSC24M_OSC_CONFIG0_CLR_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_START_MASK
)

	)

41873 
	#XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK
 (0x2U)

	)

41874 
	#XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT
 (1U)

	)

41875 
	#XTALOSC24M_OSC_CONFIG0_CLR_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK
)

	)

41876 
	#XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK
 (0x4U)

	)

41877 
	#XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT
 (2U)

	)

41878 
	#XTALOSC24M_OSC_CONFIG0_CLR_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK
)

	)

41879 
	#XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK
 (0x8U)

	)

41880 
	#XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT
 (3U)

	)

41881 
	#XTALOSC24M_OSC_CONFIG0_CLR_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK
)

	)

41882 
	#XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK
 (0xFF0U)

	)

41883 
	#XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT
 (4U)

	)

41884 
	#XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK
)

	)

41885 
	#XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK
 (0xF000U)

	)

41886 
	#XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT
 (12U)

	)

41887 
	#XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK
)

	)

41888 
	#XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK
 (0xF0000U)

	)

41889 
	#XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT
 (16U)

	)

41890 
	#XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK
)

	)

41891 
	#XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK
 (0xFF000000U)

	)

41892 
	#XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT
 (24U)

	)

41893 
	#XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK
)

	)

41896 
	#XTALOSC24M_OSC_CONFIG0_TOG_START_MASK
 (0x1U)

	)

41897 
	#XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT
 (0U)

	)

41898 
	#XTALOSC24M_OSC_CONFIG0_TOG_START
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_START_MASK
)

	)

41899 
	#XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK
 (0x2U)

	)

41900 
	#XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT
 (1U)

	)

41901 
	#XTALOSC24M_OSC_CONFIG0_TOG_ENABLE
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK
)

	)

41902 
	#XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK
 (0x4U)

	)

41903 
	#XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT
 (2U)

	)

41904 
	#XTALOSC24M_OSC_CONFIG0_TOG_BYPASS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK
)

	)

41905 
	#XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK
 (0x8U)

	)

41906 
	#XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT
 (3U)

	)

41907 
	#XTALOSC24M_OSC_CONFIG0_TOG_INVERT
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK
)

	)

41908 
	#XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK
 (0xFF0U)

	)

41909 
	#XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT
 (4U)

	)

41910 
	#XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK
)

	)

41911 
	#XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK
 (0xF000U)

	)

41912 
	#XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT
 (12U)

	)

41913 
	#XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK
)

	)

41914 
	#XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK
 (0xF0000U)

	)

41915 
	#XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT
 (16U)

	)

41916 
	#XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK
)

	)

41917 
	#XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK
 (0xFF000000U)

	)

41918 
	#XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT
 (24U)

	)

41919 
	#XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK
)

	)

41922 
	#XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK
 (0xFFFU)

	)

41923 
	#XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT
 (0U)

	)

41924 
	#XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK
)

	)

41925 
	#XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK
 (0xFFF00000U)

	)

41926 
	#XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT
 (20U)

	)

41927 
	#XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK
)

	)

41930 
	#XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK
 (0xFFFU)

	)

41931 
	#XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT
 (0U)

	)

41932 
	#XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK
)

	)

41933 
	#XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK
 (0xFFF00000U)

	)

41934 
	#XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT
 (20U)

	)

41935 
	#XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK
)

	)

41938 
	#XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK
 (0xFFFU)

	)

41939 
	#XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT
 (0U)

	)

41940 
	#XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK
)

	)

41941 
	#XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK
 (0xFFF00000U)

	)

41942 
	#XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT
 (20U)

	)

41943 
	#XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK
)

	)

41946 
	#XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK
 (0xFFFU)

	)

41947 
	#XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT
 (0U)

	)

41948 
	#XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK
)

	)

41949 
	#XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK
 (0xFFF00000U)

	)

41950 
	#XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT
 (20U)

	)

41951 
	#XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK
)

	)

41954 
	#XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK
 (0xFFFU)

	)

41955 
	#XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT
 (0U)

	)

41956 
	#XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK
)

	)

41957 
	#XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK
 (0x10000U)

	)

41958 
	#XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT
 (16U)

	)

41959 
	#XTALOSC24M_OSC_CONFIG2_ENABLE_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK
)

	)

41960 
	#XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK
 (0x20000U)

	)

41961 
	#XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT
 (17U)

	)

41962 
	#XTALOSC24M_OSC_CONFIG2_MUX_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK
)

	)

41963 
	#XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK
 (0x80000000U)

	)

41964 
	#XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT
 (31U)

	)

41965 
	#XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK
)

	)

41968 
	#XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK
 (0xFFFU)

	)

41969 
	#XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT
 (0U)

	)

41970 
	#XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK
)

	)

41971 
	#XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK
 (0x10000U)

	)

41972 
	#XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT
 (16U)

	)

41973 
	#XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK
)

	)

41974 
	#XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK
 (0x20000U)

	)

41975 
	#XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT
 (17U)

	)

41976 
	#XTALOSC24M_OSC_CONFIG2_SET_MUX_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK
)

	)

41977 
	#XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK
 (0x80000000U)

	)

41978 
	#XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT
 (31U)

	)

41979 
	#XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK
)

	)

41982 
	#XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK
 (0xFFFU)

	)

41983 
	#XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT
 (0U)

	)

41984 
	#XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK
)

	)

41985 
	#XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK
 (0x10000U)

	)

41986 
	#XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT
 (16U)

	)

41987 
	#XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK
)

	)

41988 
	#XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK
 (0x20000U)

	)

41989 
	#XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT
 (17U)

	)

41990 
	#XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK
)

	)

41991 
	#XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK
 (0x80000000U)

	)

41992 
	#XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT
 (31U)

	)

41993 
	#XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK
)

	)

41996 
	#XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK
 (0xFFFU)

	)

41997 
	#XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT
 (0U)

	)

41998 
	#XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK
)

	)

41999 
	#XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK
 (0x10000U)

	)

42000 
	#XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT
 (16U)

	)

42001 
	#XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK
)

	)

42002 
	#XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK
 (0x20000U)

	)

42003 
	#XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT
 (17U)

	)

42004 
	#XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK
)

	)

42005 
	#XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK
 (0x80000000U)

	)

42006 
	#XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT
 (31U)

	)

42007 
	#XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL
(
x
Ë(((
uöt32_t
)(((uöt32_t)(x)Ë<< 
XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT
)Ë& 
XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK
)

	)

42017 
	#XTALOSC24M_BASE
 (0x20C8150u)

	)

42019 
	#XTALOSC24M
 ((
XTALOSC24M_Ty≥
 *)
XTALOSC24M_BASE
)

	)

42021 
	#XTALOSC24M_BASE_ADDRS
 { 
XTALOSC24M_BASE
 }

	)

42023 
	#XTALOSC24M_BASE_PTRS
 { 
XTALOSC24M
 }

	)

42034 #i‡
deföed
(
__ARMCC_VERSION
)

42035 #¥agm®
p›


42036 #ñi‡
deföed
(
__GNUC__
)

42038 #ñi‡
deföed
(
__IAR_SYSTEMS_ICC__
)

42039 #¥agm®
œnguage
=

42041 #îr‹ 
NŸ
 
suµ‹ãd
 
compûî
 
ty≥


42058 #i‡
deföed
(
__ARMCC_VERSION
)

42059 #i‡(
__ARMCC_VERSION
 >= 6010050)

42060 #¥agm®
˛™g
 
sy°em_hódî


42062 #ñi‡
deföed
(
__IAR_SYSTEMS_ICC__
)

42063 #¥agm®
sy°em_ö˛ude


42072 
	#NXP_VAL2FLD
(
fõld
, 
vÆue
Ë(((vÆueË<< (fõld ## 
_SHIFT
)Ë& (fõld ## 
_MASK
))

	)

42079 
	#NXP_FLD2VAL
(
fõld
, 
vÆue
Ë(((vÆueË& (fõld ## 
_MASK
)Ë>> (fõld ## 
_SHIFT
))

	)

	@imx6ul/cc.h

1 #i‚de‡
__CC_H


2 
	#__CC_H


	)

16 
	#__I
 vﬁ©ûe

	)

17 
	#__O
 vﬁ©ûe

	)

18 
	#__IO
 vﬁ©ûe

	)

20 
	#ON
 1

	)

21 
	#OFF
 0

	)

23 sig√d 
	töt8_t
;

24 sig√d 
	töt16_t
;

25 sig√d 
	töt32_t
;

26 
	tuöt8_t
;

27 
	tuöt16_t
;

28 
	tuöt32_t
;

29 
	tuöt64_t
;

30 sig√d 
	ts8
;

31 sig√d 
	ts16
;

32 sig√d 
	ts32
;

33 sig√d 
	ts64
;

34 
	tu8
;

35 
	tu16
;

36 
	tu32
;

37 
	tu64
;

	@imx6ul/core_ca7.h

1 #i‚de‡
__CORTEX_CA7_H


2 
	#__CORTEX_CA7_H


	)

13 
	~<°döt.h
>

14 
	~<°rög.h
>

17 
	#FORCEDINLINE
 
	`__©åibuã__
((
Æways_ölöe
))

	)

18 
	#__ASM
 
__asm


	)

19 
	#__INLINE
 
ölöe


	)

20 
	#__STATIC_INLINE
 
ölöe


	)

23 
	#__IM
 vﬁ©ûêc⁄°

	)

24 
	#__OM
 vﬁ©ûê

	)

25 
	#__IOM
 vﬁ©ûê

	)

26 
	#__STRINGIFY
(
x
Ë#x

	)

29 
	#__MCR
(
c›roc
, 
›code_1
, 
§c
, 
CRn
, 
CRm
, 
›code_2
Ë\

	)

30 
__ASM
 vﬁ©ûê("MCR " 
__STRINGIFY
(
p
##
c›roc
Ë", " __STRINGIFY(
›code_1
) ", " \

31 "%0, " 
__STRINGIFY
(
c
##
CRn
Ë", " __STRINGIFY(c##
CRm
) ", " \

32 
__STRINGIFY
(
›code_2
) \

33 : : "r" (
§c
) )

36 
	#__MRC
(
c›roc
, 
›code_1
, 
CRn
, 
CRm
, 
›code_2
Ë\

	)

38 
uöt32_t
 
	g__d°
; \

39 
__ASM
 vﬁ©ûê("MRC " 
__STRINGIFY
(
p
##
c›roc
Ë", " __STRINGIFY(
›code_1
) ", " \

40 "%0, " 
__STRINGIFY
(
c
##
CRn
Ë", " __STRINGIFY(c##
CRm
) ", " \

41 
__STRINGIFY
(
›code_2
) \

42 : "Ù" (
__d°
) ); \

43 
	g__d°
; \

47 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_APSR
(
uöt32_t
 
≠§
)

49 
__ASM
 vﬁ©ûê("MSRáp§, %0" : : "r" (
≠§
) : "cc");

50 
	}
}

52 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CPSR
()

54 
uöt32_t
 
ªsu…
;

56 
__ASM
 vﬁ©ûê("MRS %0, cp§" : "Ù" (
ªsu…
) );

57 (
ªsu…
);

58 
	}
}

60 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_CPSR
(
uöt32_t
 
˝§
)

62 
__ASM
 vﬁ©ûê("MSR cp§, %0" : : "r" (
˝§
) : "cc");

63 
	}
}

65 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPEXC
()

67 
uöt32_t
 
ªsu…
;

69 
__ASM
 vﬁ©ûê("VMRS %0, f≥xc" : "Ù" (
ªsu…
) );

70  
ªsu…
;

71 
	}
}

73 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FPEXC
(
uöt32_t
 
Âexc
)

75 
__ASM
 vﬁ©ûê("VMSR f≥xc, %0" : : "r" (
Âexc
));

76 
	}
}

93 
uöt32_t
 
	mM
:5;

94 
uöt32_t
 
	mT
:1;

95 
uöt32_t
 
	mF
:1;

96 
uöt32_t
 
	mI
:1;

97 
uöt32_t
 
	mA
:1;

98 
uöt32_t
 
	mE
:1;

99 
uöt32_t
 
	mIT1
:6;

100 
uöt32_t
 
	mGE
:4;

101 
uöt32_t
 
	m_ª£rved0
:4;

102 
uöt32_t
 
	mJ
:1;

103 
uöt32_t
 
	mIT0
:2;

104 
uöt32_t
 
	mQ
:1;

105 
uöt32_t
 
	mV
:1;

106 
uöt32_t
 
	mC
:1;

107 
uöt32_t
 
	mZ
:1;

108 
uöt32_t
 
	mN
:1;

109 } 
	mb
;

110 
uöt32_t
 
	mw
;

111 } 
	tCPSR_Ty≥
;

121 
uöt32_t
 
	mM
:1;

122 
uöt32_t
 
	mA
:1;

123 
uöt32_t
 
	mC
:1;

124 
uöt32_t
 
	m_ª£rved0
:2;

125 
uöt32_t
 
	mCP15BEN
:1;

126 
uöt32_t
 
	m_ª£rved1
:1;

127 
uöt32_t
 
	mB
:1;

128 
uöt32_t
 
	m_ª£rved2
:2;

129 
uöt32_t
 
	mSW
:1;

130 
uöt32_t
 
	mZ
:1;

131 
uöt32_t
 
	mI
:1;

132 
uöt32_t
 
	mV
:1;

133 
uöt32_t
 
	mRR
:1;

134 
uöt32_t
 
	m_ª£rved3
:2;

135 
uöt32_t
 
	mHA
:1;

136 
uöt32_t
 
	m_ª£rved4
:1;

137 
uöt32_t
 
	mWXN
:1;

138 
uöt32_t
 
	mUWXN
:1;

139 
uöt32_t
 
	mFI
:1;

140 
uöt32_t
 
	mU
:1;

141 
uöt32_t
 
	m_ª£rved5
:1;

142 
uöt32_t
 
	mVE
:1;

143 
uöt32_t
 
	mEE
:1;

144 
uöt32_t
 
	m_ª£rved6
:1;

145 
uöt32_t
 
	mNMFI
:1;

146 
uöt32_t
 
	mTRE
:1;

147 
uöt32_t
 
	mAFE
:1;

148 
uöt32_t
 
	mTE
:1;

149 
uöt32_t
 
	m_ª£rved7
:1;

150 } 
	mb
;

151 
uöt32_t
 
	mw
;

152 } 
	tSCTLR_Ty≥
;

155 
	#SCTLR_TE_Pos
 30U

	)

156 
	#SCTLR_TE_Msk
 (1UL << 
SCTLR_TE_Pos
Ë

	)

158 
	#SCTLR_AFE_Pos
 29U

	)

159 
	#SCTLR_AFE_Msk
 (1UL << 
SCTLR_AFE_Pos
Ë

	)

161 
	#SCTLR_TRE_Pos
 28U

	)

162 
	#SCTLR_TRE_Msk
 (1UL << 
SCTLR_TRE_Pos
Ë

	)

164 
	#SCTLR_NMFI_Pos
 27U

	)

165 
	#SCTLR_NMFI_Msk
 (1UL << 
SCTLR_NMFI_Pos
Ë

	)

167 
	#SCTLR_EE_Pos
 25U

	)

168 
	#SCTLR_EE_Msk
 (1UL << 
SCTLR_EE_Pos
Ë

	)

170 
	#SCTLR_VE_Pos
 24U

	)

171 
	#SCTLR_VE_Msk
 (1UL << 
SCTLR_VE_Pos
Ë

	)

173 
	#SCTLR_U_Pos
 22U

	)

174 
	#SCTLR_U_Msk
 (1UL << 
SCTLR_U_Pos
Ë

	)

176 
	#SCTLR_FI_Pos
 21U

	)

177 
	#SCTLR_FI_Msk
 (1UL << 
SCTLR_FI_Pos
Ë

	)

179 
	#SCTLR_UWXN_Pos
 20U

	)

180 
	#SCTLR_UWXN_Msk
 (1UL << 
SCTLR_UWXN_Pos
Ë

	)

182 
	#SCTLR_WXN_Pos
 19U

	)

183 
	#SCTLR_WXN_Msk
 (1UL << 
SCTLR_WXN_Pos
Ë

	)

185 
	#SCTLR_HA_Pos
 17U

	)

186 
	#SCTLR_HA_Msk
 (1UL << 
SCTLR_HA_Pos
Ë

	)

188 
	#SCTLR_RR_Pos
 14U

	)

189 
	#SCTLR_RR_Msk
 (1UL << 
SCTLR_RR_Pos
Ë

	)

191 
	#SCTLR_V_Pos
 13U

	)

192 
	#SCTLR_V_Msk
 (1UL << 
SCTLR_V_Pos
Ë

	)

194 
	#SCTLR_I_Pos
 12U

	)

195 
	#SCTLR_I_Msk
 (1UL << 
SCTLR_I_Pos
Ë

	)

197 
	#SCTLR_Z_Pos
 11U

	)

198 
	#SCTLR_Z_Msk
 (1UL << 
SCTLR_Z_Pos
Ë

	)

200 
	#SCTLR_SW_Pos
 10U

	)

201 
	#SCTLR_SW_Msk
 (1UL << 
SCTLR_SW_Pos
Ë

	)

203 
	#SCTLR_B_Pos
 7U

	)

204 
	#SCTLR_B_Msk
 (1UL << 
SCTLR_B_Pos
Ë

	)

206 
	#SCTLR_CP15BEN_Pos
 5U

	)

207 
	#SCTLR_CP15BEN_Msk
 (1UL << 
SCTLR_CP15BEN_Pos
Ë

	)

209 
	#SCTLR_C_Pos
 2U

	)

210 
	#SCTLR_C_Msk
 (1UL << 
SCTLR_C_Pos
Ë

	)

212 
	#SCTLR_A_Pos
 1U

	)

213 
	#SCTLR_A_Msk
 (1UL << 
SCTLR_A_Pos
Ë

	)

215 
	#SCTLR_M_Pos
 0U

	)

216 
	#SCTLR_M_Msk
 (1UL << 
SCTLR_M_Pos
Ë

	)

225 
uöt32_t
 
	m_ª£rved0
:6;

226 
uöt32_t
 
	mSMP
:1;

227 
uöt32_t
 
	m_ª£rved1
:3;

228 
uöt32_t
 
	mDODMBS
:1;

229 
uöt32_t
 
	mL2RADIS
:1;

230 
uöt32_t
 
	mL1RADIS
:1;

231 
uöt32_t
 
	mL1PCTL
:2;

232 
uöt32_t
 
	mDDVM
:1;

233 
uöt32_t
 
	m_ª£rved3
:12;

234 
uöt32_t
 
	mDDI
:1;

235 
uöt32_t
 
	m_ª£rved7
:3;

236 } 
	mb
;

237 
uöt32_t
 
	mw
;

238 } 
	tACTLR_Ty≥
;

240 
	#ACTLR_DDI_Pos
 28U

	)

241 
	#ACTLR_DDI_Msk
 (1UL << 
ACTLR_DDI_Pos
Ë

	)

243 
	#ACTLR_DDVM_Pos
 15U

	)

244 
	#ACTLR_DDVM_Msk
 (1UL << 
ACTLR_DDVM_Pos
Ë

	)

246 
	#ACTLR_L1PCTL_Pos
 13U

	)

247 
	#ACTLR_L1PCTL_Msk
 (3UL << 
ACTLR_L1PCTL_Pos
Ë

	)

249 
	#ACTLR_L1RADIS_Pos
 12U

	)

250 
	#ACTLR_L1RADIS_Msk
 (1UL << 
ACTLR_L1RADIS_Pos
Ë

	)

252 
	#ACTLR_L2RADIS_Pos
 11U

	)

253 
	#ACTLR_L2RADIS_Msk
 (1UL << 
ACTLR_L2RADIS_Pos
Ë

	)

255 
	#ACTLR_DODMBS_Pos
 10U

	)

256 
	#ACTLR_DODMBS_Msk
 (1UL << 
ACTLR_DODMBS_Pos
Ë

	)

258 
	#ACTLR_SMP_Pos
 6U

	)

259 
	#ACTLR_SMP_Msk
 (1UL << 
ACTLR_SMP_Pos
Ë

	)

269 
uöt32_t
 
	m_ª£rved0
:20;

270 
uöt32_t
 
	m˝10
:2;

271 
uöt32_t
 
	m˝11
:2;

272 
uöt32_t
 
	m_ª£rved1
:6;

273 
uöt32_t
 
	mD32DIS
:1;

274 
uöt32_t
 
	mASEDIS
:1;

275 } 
	mb
;

276 
uöt32_t
 
	mw
;

277 } 
	tCPACR_Ty≥
;

279 
	#CPACR_ASEDIS_Pos
 31U

	)

280 
	#CPACR_ASEDIS_Msk
 (1UL << 
CPACR_ASEDIS_Pos
Ë

	)

282 
	#CPACR_D32DIS_Pos
 30U

	)

283 
	#CPACR_D32DIS_Msk
 (1UL << 
CPACR_D32DIS_Pos
Ë

	)

285 
	#CPACR_˝11_Pos
 22U

	)

286 
	#CPACR_˝11_Msk
 (3UL << 
CPACR_˝11_Pos
Ë

	)

288 
	#CPACR_˝10_Pos
 20U

	)

289 
	#CPACR_˝10_Msk
 (3UL << 
CPACR_˝10_Pos
Ë

	)

299 
uöt32_t
 
	mFS0
:4;

300 
uöt32_t
 
	mDomaö
:4;

301 
uöt32_t
 
	m_ª£rved0
:2;

302 
uöt32_t
 
	mFS1
:1;

303 
uöt32_t
 
	mWnR
:1;

304 
uöt32_t
 
	mExT
:1;

305 
uöt32_t
 
	mCM
:1;

306 
uöt32_t
 
	m_ª£rved1
:18;

307 } 
	mb
;

308 
uöt32_t
 
	mw
;

309 } 
	tDFSR_Ty≥
;

311 
	#DFSR_CM_Pos
 13U

	)

312 
	#DFSR_CM_Msk
 (1UL << 
DFSR_CM_Pos
Ë

	)

314 
	#DFSR_Ext_Pos
 12U

	)

315 
	#DFSR_Ext_Msk
 (1UL << 
DFSR_Ext_Pos
Ë

	)

317 
	#DFSR_WnR_Pos
 11U

	)

318 
	#DFSR_WnR_Msk
 (1UL << 
DFSR_WnR_Pos
Ë

	)

320 
	#DFSR_FS1_Pos
 10U

	)

321 
	#DFSR_FS1_Msk
 (1UL << 
DFSR_FS1_Pos
Ë

	)

323 
	#DFSR_Domaö_Pos
 4U

	)

324 
	#DFSR_Domaö_Msk
 (0xFUL << 
DFSR_Domaö_Pos
Ë

	)

326 
	#DFSR_FS0_Pos
 0U

	)

327 
	#DFSR_FS0_Msk
 (0xFUL << 
DFSR_FS0_Pos
Ë

	)

337 
uöt32_t
 
	mFS0
:4;

338 
uöt32_t
 
	m_ª£rved0
:6;

339 
uöt32_t
 
	mFS1
:1;

340 
uöt32_t
 
	m_ª£rved1
:1;

341 
uöt32_t
 
	mExT
:1;

342 
uöt32_t
 
	m_ª£rved2
:19;

343 } 
	mb
;

344 
uöt32_t
 
	mw
;

345 } 
	tIFSR_Ty≥
;

347 
	#IFSR_ExT_Pos
 12U

	)

348 
	#IFSR_ExT_Msk
 (1UL << 
IFSR_ExT_Pos
Ë

	)

350 
	#IFSR_FS1_Pos
 10U

	)

351 
	#IFSR_FS1_Msk
 (1UL << 
IFSR_FS1_Pos
Ë

	)

353 
	#IFSR_FS0_Pos
 0U

	)

354 
	#IFSR_FS0_Msk
 (0xFUL << 
IFSR_FS0_Pos
Ë

	)

364 
uöt32_t
 
	m_ª£rved0
:6;

365 
uöt32_t
 
	mF
:1;

366 
uöt32_t
 
	mI
:1;

367 
uöt32_t
 
	mA
:1;

368 
uöt32_t
 
	m_ª£rved1
:23;

369 } 
	mb
;

370 
uöt32_t
 
	mw
;

371 } 
	tISR_Ty≥
;

373 
	#ISR_A_Pos
 13U

	)

374 
	#ISR_A_Msk
 (1UL << 
ISR_A_Pos
Ë

	)

376 
	#ISR_I_Pos
 12U

	)

377 
	#ISR_I_Msk
 (1UL << 
ISR_I_Pos
Ë

	)

379 
	#ISR_F_Pos
 11U

	)

380 
	#ISR_F_Msk
 (1UL << 
ISR_F_Pos
Ë

	)

384 
	#_VAL2FLD
(
fõld
, 
vÆue
Ë((vÆuê<< fõld ## 
_Pos
Ë& fõld ## 
_Msk
)

	)

387 
	#_FLD2VAL
(
fõld
, 
vÆue
Ë((vÆuê& fõld ## 
_Msk
Ë>> fõld ## 
_Pos
)

	)

394 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_SCTLR
()

396  
	`__MRC
(15, 0, 1, 0, 0);

397 
	}
}

399 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_SCTLR
(
uöt32_t
 
s˘Ã
)

401 
	`__MCR
(15, 0, 
s˘Ã
, 1, 0, 0);

402 
	}
}

404 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_ACTLR
()

406  
	`__MRC
(15, 0, 1, 0, 1);

407 
	}
}

409 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_ACTLR
(
uöt32_t
 
a˘Ã
)

411 
	`__MCR
(15, 0, 
a˘Ã
, 1, 0, 1);

412 
	}
}

414 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CPACR
()

416  
	`__MRC
(15, 0, 1, 0, 2);

417 
	}
}

419 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_CPACR
(
uöt32_t
 
˝a¸
)

421 
	`__MCR
(15, 0, 
˝a¸
, 1, 0, 2);

422 
	}
}

424 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_TTBR0
()

426  
	`__MRC
(15, 0, 2, 0, 0);

427 
	}
}

429 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_TTBR0
(
uöt32_t
 
âbr0
)

431 
	`__MCR
(15, 0, 
âbr0
, 2, 0, 0);

432 
	}
}

434 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_TTBR1
()

436  
	`__MRC
(15, 0, 2, 0, 1);

437 
	}
}

439 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_TTBR1
(
uöt32_t
 
âbr1
)

441 
	`__MCR
(15, 0, 
âbr1
, 2, 0, 1);

442 
	}
}

444 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_TTBCR
()

446  
	`__MRC
(15, 0, 2, 0, 2);

447 
	}
}

449 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_TTBCR
(
uöt32_t
 
âb¸
)

451 
	`__MCR
(15, 0, 
âb¸
, 2, 0, 2);

452 
	}
}

454 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_DACR
()

456  
	`__MRC
(15, 0, 3, 0, 0);

457 
	}
}

459 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_DACR
(
uöt32_t
 
da¸
)

461 
	`__MCR
(15, 0, 
da¸
, 3, 0, 0);

462 
	}
}

464 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_DFSR
()

466  
	`__MRC
(15, 0, 5, 0, 0);

467 
	}
}

469 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_DFSR
(
uöt32_t
 
df§
)

471 
	`__MCR
(15, 0, 
df§
, 5, 0, 0);

472 
	}
}

474 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IFSR
()

476  
	`__MRC
(15, 0, 5, 0, 1);

477 
	}
}

479 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_IFSR
(
uöt32_t
 
if§
)

481 
	`__MCR
(15, 0, 
if§
, 5, 0, 1);

482 
	}
}

484 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_DFAR
()

486  
	`__MRC
(15, 0, 6, 0, 0);

487 
	}
}

489 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_DFAR
(
uöt32_t
 
dÁr
)

491 
	`__MCR
(15, 0, 
dÁr
, 6, 0, 0);

492 
	}
}

494 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IFAR
()

496  
	`__MRC
(15, 0, 6, 0, 2);

497 
	}
}

499 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_IFAR
(
uöt32_t
 
iÁr
)

501 
	`__MCR
(15, 0, 
iÁr
, 6, 0, 2);

502 
	}
}

504 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_VBAR
()

506  
	`__MRC
(15, 0, 12, 0, 0);

507 
	}
}

509 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_VBAR
(
uöt32_t
 
vb¨
)

511 
	`__MCR
(15, 0, 
vb¨
, 12, 0, 0);

512 
	}
}

514 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_ISR
()

516  
	`__MRC
(15, 0, 12, 1, 0);

517 
	}
}

519 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_ISR
(
uöt32_t
 
i§
)

521 
	`__MCR
(15, 0, 
i§
, 12, 1, 0);

522 
	}
}

524 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTEXTIDR
()

526  
	`__MRC
(15, 0, 13, 0, 1);

527 
	}
}

529 
FORCEDINLINE
 
__STATIC_INLINE
 
	$__£t_CONTEXTIDR
(
uöt32_t
 
c⁄ãxtidr
)

531 
	`__MCR
(15, 0, 
c⁄ãxtidr
, 13, 0, 1);

532 
	}
}

534 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CBAR
()

536  
	`__MRC
(15, 4, 15, 0, 0);

537 
	}
}

550 
uöt32_t
 
	mRESERVED0
[1024];

551 
__IOM
 
uöt32_t
 
	mD_CTLR
;

552 
__IM
 
uöt32_t
 
	mD_TYPER
;

553 
__IM
 
uöt32_t
 
	mD_IIDR
;

554 
uöt32_t
 
	mRESERVED1
[29];

555 
__IOM
 
uöt32_t
 
	mD_IGROUPR
[16];

556 
uöt32_t
 
	mRESERVED2
[16];

557 
__IOM
 
uöt32_t
 
	mD_ISENABLER
[16];

558 
uöt32_t
 
	mRESERVED3
[16];

559 
__IOM
 
uöt32_t
 
	mD_ICENABLER
[16];

560 
uöt32_t
 
	mRESERVED4
[16];

561 
__IOM
 
uöt32_t
 
	mD_ISPENDR
[16];

562 
uöt32_t
 
	mRESERVED5
[16];

563 
__IOM
 
uöt32_t
 
	mD_ICPENDR
[16];

564 
uöt32_t
 
	mRESERVED6
[16];

565 
__IOM
 
uöt32_t
 
	mD_ISACTIVER
[16];

566 
uöt32_t
 
	mRESERVED7
[16];

567 
__IOM
 
uöt32_t
 
	mD_ICACTIVER
[16];

568 
uöt32_t
 
	mRESERVED8
[16];

569 
__IOM
 
uöt8_t
 
	mD_IPRIORITYR
[512];

570 
uöt32_t
 
	mRESERVED9
[128];

571 
__IOM
 
uöt8_t
 
	mD_ITARGETSR
[512];

572 
uöt32_t
 
	mRESERVED10
[128];

573 
__IOM
 
uöt32_t
 
	mD_ICFGR
[32];

574 
uöt32_t
 
	mRESERVED11
[32];

575 
__IM
 
uöt32_t
 
	mD_PPISR
;

576 
__IM
 
uöt32_t
 
	mD_SPISR
[15];

577 
uöt32_t
 
	mRESERVED12
[112];

578 
__OM
 
uöt32_t
 
	mD_SGIR
;

579 
uöt32_t
 
	mRESERVED13
[3];

580 
__IOM
 
uöt8_t
 
	mD_CPENDSGIR
[16];

581 
__IOM
 
uöt8_t
 
	mD_SPENDSGIR
[16];

582 
uöt32_t
 
	mRESERVED14
[40];

583 
__IM
 
uöt32_t
 
	mD_PIDR4
;

584 
__IM
 
uöt32_t
 
	mD_PIDR5
;

585 
__IM
 
uöt32_t
 
	mD_PIDR6
;

586 
__IM
 
uöt32_t
 
	mD_PIDR7
;

587 
__IM
 
uöt32_t
 
	mD_PIDR0
;

588 
__IM
 
uöt32_t
 
	mD_PIDR1
;

589 
__IM
 
uöt32_t
 
	mD_PIDR2
;

590 
__IM
 
uöt32_t
 
	mD_PIDR3
;

591 
__IM
 
uöt32_t
 
	mD_CIDR0
;

592 
__IM
 
uöt32_t
 
	mD_CIDR1
;

593 
__IM
 
uöt32_t
 
	mD_CIDR2
;

594 
__IM
 
uöt32_t
 
	mD_CIDR3
;

596 
__IOM
 
uöt32_t
 
	mC_CTLR
;

597 
__IOM
 
uöt32_t
 
	mC_PMR
;

598 
__IOM
 
uöt32_t
 
	mC_BPR
;

599 
__IM
 
uöt32_t
 
	mC_IAR
;

600 
__OM
 
uöt32_t
 
	mC_EOIR
;

601 
__IM
 
uöt32_t
 
	mC_RPR
;

602 
__IM
 
uöt32_t
 
	mC_HPPIR
;

603 
__IOM
 
uöt32_t
 
	mC_ABPR
;

604 
__IM
 
uöt32_t
 
	mC_AIAR
;

605 
__OM
 
uöt32_t
 
	mC_AEOIR
;

606 
__IM
 
uöt32_t
 
	mC_AHPPIR
;

607 
uöt32_t
 
	mRESERVED15
[41];

608 
__IOM
 
uöt32_t
 
	mC_APR0
;

609 
uöt32_t
 
	mRESERVED16
[3];

610 
__IOM
 
uöt32_t
 
	mC_NSAPR0
;

611 
uöt32_t
 
	mRESERVED17
[6];

612 
__IM
 
uöt32_t
 
	mC_IIDR
;

613 
uöt32_t
 
	mRESERVED18
[960];

614 
__OM
 
uöt32_t
 
	mC_DIR
;

615 } 
	tGIC_Ty≥
;

622 
FORCEDINLINE
 
__STATIC_INLINE
 
	$GIC_Inô
()

624 
uöt32_t
 
i
;

625 
uöt32_t
 
úqRegs
;

626 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

628 
úqRegs
 = (
gic
->
D_TYPER
 & 0x1FUL) + 1;

633 
i
 = 0; i < 
úqRegs
; i++)

634 
gic
->
D_ICENABLER
[
i
] = 0xFFFFFFFFUL;

637 
gic
->
C_PMR
 = (0xFFUL << (8 - 
__GIC_PRIO_BITS
)) & 0xFFUL;

640 
gic
->
C_BPR
 = 7 - 
__GIC_PRIO_BITS
;

643 
gic
->
D_CTLR
 = 1UL;

646 
gic
->
C_CTLR
 = 1UL;

647 
	}
}

652 
FORCEDINLINE
 
__STATIC_INLINE
 
	$GIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

654 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

655 
gic
->
D_ISENABLER
[((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

656 
	}
}

662 
FORCEDINLINE
 
__STATIC_INLINE
 
	$GIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

664 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

665 
gic
->
D_ICENABLER
[((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

666 
	}
}

671 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$GIC_AcknowÀdgeIRQ
()

673 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

674  
gic
->
C_IAR
 & 0x1FFFUL;

675 
	}
}

680 
FORCEDINLINE
 
__STATIC_INLINE
 
	$GIC_Dó˘iv©eIRQ
(
uöt32_t
 
vÆue
)

682 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

683 
gic
->
C_EOIR
 = 
vÆue
;

684 
	}
}

689 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$GIC_GëRu¬ögPri‹ôy
()

691 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

692  
gic
->
C_RPR
 & 0xFFUL;

693 
	}
}

698 
FORCEDINLINE
 
__STATIC_INLINE
 
	$GIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

700 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

701 
gic
->
C_BPR
 = 
Pri‹ôyGroup
 & 0x7UL;

702 
	}
}

707 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$GIC_GëPri‹ôyGroupög
()

709 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

711  
gic
->
C_BPR
 & 0x7UL;

712 
	}
}

717 
FORCEDINLINE
 
__STATIC_INLINE
 
	$GIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

719 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

720 
gic
->
D_IPRIORITYR
[((
uöt32_t
)(
öt32_t
)
IRQn
)] = (
uöt8_t
)((
¥i‹ôy
 << (8UL - 
__GIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

721 
	}
}

726 
FORCEDINLINE
 
__STATIC_INLINE
 
uöt32_t
 
	$GIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

728 
GIC_Ty≥
 *
gic
 = (GIC_Ty≥ *)(
	`__gë_CBAR
() & 0xFFFF0000UL);

729 (((
uöt32_t
)
gic
->
D_IPRIORITYR
[((uöt32_t)(
öt32_t
)
IRQn
)] >> (8UL - 
__GIC_PRIO_BITS
)));

730 
	}
}

	@imx6ul/fsl_common.h

13 #i‚de‡
_FSL_COMMON_H_


14 
	#_FSL_COMMON_H_


	)

16 
	~"cc.h
"

27 
	#MAKE_STATUS
(
group
, 
code
Ë((((group)*100Ë+ (code)))

	)

30 
	#MAKE_VERSION
(
maj‹
, 
mö‹
, 
bugfix
Ë(((maj‹Ë<< 16Ë| ((mö‹Ë<< 8Ë| (bugfix))

	)

33 
	#DEBUG_CONSOLE_DEVICE_TYPE_NONE
 0U

	)

34 
	#DEBUG_CONSOLE_DEVICE_TYPE_UART
 1U

	)

35 
	#DEBUG_CONSOLE_DEVICE_TYPE_LPUART
 2U

	)

36 
	#DEBUG_CONSOLE_DEVICE_TYPE_LPSCI
 3U

	)

37 
	#DEBUG_CONSOLE_DEVICE_TYPE_USBCDC
 4U

	)

38 
	#DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM
 5U

	)

39 
	#DEBUG_CONSOLE_DEVICE_TYPE_IUART
 6U

	)

40 
	#DEBUG_CONSOLE_DEVICE_TYPE_VUSART
 7U

	)

43 
	e_°©us_groups


45 
	mkSètusGroup_Gíîic
 = 0,

46 
	mkSètusGroup_FLASH
 = 1,

47 
	mkSètusGroup_LPSPI
 = 4,

48 
	mkSètusGroup_FLEXIO_SPI
 = 5,

49 
	mkSètusGroup_DSPI
 = 6,

50 
	mkSètusGroup_FLEXIO_UART
 = 7,

51 
	mkSètusGroup_FLEXIO_I2C
 = 8,

52 
	mkSètusGroup_LPI2C
 = 9,

53 
	mkSètusGroup_UART
 = 10,

54 
	mkSètusGroup_I2C
 = 11,

55 
	mkSètusGroup_LPSCI
 = 12,

56 
	mkSètusGroup_LPUART
 = 13,

57 
	mkSètusGroup_SPI
 = 14,

58 
	mkSètusGroup_XRDC
 = 15,

59 
	mkSètusGroup_SEMA42
 = 16,

60 
	mkSètusGroup_SDHC
 = 17,

61 
	mkSètusGroup_SDMMC
 = 18,

62 
	mkSètusGroup_SAI
 = 19,

63 
	mkSètusGroup_MCG
 = 20,

64 
	mkSètusGroup_SCG
 = 21,

65 
	mkSètusGroup_SDSPI
 = 22,

66 
	mkSètusGroup_FLEXIO_I2S
 = 23,

67 
	mkSètusGroup_FLEXIO_MCULCD
 = 24,

68 
	mkSètusGroup_FLASHIAP
 = 25,

69 
	mkSètusGroup_FLEXCOMM_I2C
 = 26,

70 
	mkSètusGroup_I2S
 = 27,

71 
	mkSètusGroup_IUART
 = 28,

72 
	mkSètusGroup_CSI
 = 29,

73 
	mkSètusGroup_SDRAMC
 = 35,

74 
	mkSètusGroup_POWER
 = 39,

75 
	mkSètusGroup_ENET
 = 40,

76 
	mkSètusGroup_PHY
 = 41,

77 
	mkSètusGroup_TRGMUX
 = 42,

78 
	mkSètusGroup_SMARTCARD
 = 43,

79 
	mkSètusGroup_LMEM
 = 44,

80 
	mkSètusGroup_QSPI
 = 45,

81 
	mkSètusGroup_DMA
 = 50,

82 
	mkSètusGroup_EDMA
 = 51,

83 
	mkSètusGroup_DMAMGR
 = 52,

84 
	mkSètusGroup_FLEXCAN
 = 53,

85 
	mkSètusGroup_LTC
 = 54,

86 
	mkSètusGroup_FLEXIO_CAMERA
 = 55,

87 
	mkSètusGroup_LPC_SPI
 = 56,

88 
	mkSètusGroup_LPC_USART
 = 57,

89 
	mkSètusGroup_DMIC
 = 58,

90 
	mkSètusGroup_SDIF
 = 59,

91 
	mkSètusGroup_SPIFI
 = 60,

92 
	mkSètusGroup_OTP
 = 61,

93 
	mkSètusGroup_MCAN
 = 62,

94 
	mkSètusGroup_CAAM
 = 63,

95 
	mkSètusGroup_ECSPI
 = 64,

96 
	mkSètusGroup_USDHC
 = 65,

97 
	mkSètusGroup_LPC_I2C
 = 66,

98 
	mkSètusGroup_ESAI
 = 69,

99 
	mkSètusGroup_FLEXSPI
 = 70,

100 
	mkSètusGroup_MMDC
 = 71,

101 
	mkSètusGroup_MICFIL
 = 72,

102 
	mkSètusGroup_SDMA
 = 73,

103 
	mkSètusGroup_NOTIFIER
 = 98,

104 
	mkSètusGroup_DebugC⁄sﬁe
 = 99,

105 
	mkSètusGroup_Aµliˇti⁄R™geSèπ
 = 100,

109 
	e_gíîic_°©us


111 
	mkSètus_Suc˚ss
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 0),

112 
	mkSètus_Faû
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 1),

113 
	mkSètus_RódO∆y
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 2),

114 
	mkSètus_OutOfR™ge
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 3),

115 
	mkSètus_InvÆidArgumít
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 4),

116 
	mkSètus_Timeout
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 5),

117 
	mkSètus_NoTøns„rInProgªss
 = 
MAKE_STATUS
(
kSètusGroup_Gíîic
, 6),

121 
öt32_t
 
	t°©us_t
;

	@imx6ul/fsl_iomuxc.h

13 #i‚de‡
_FSL_IOMUXC_H_


14 
	#_FSL_IOMUXC_H_


	)

16 
	~"MCIMX6Y2.h
"

17 
	~"f¶_comm⁄.h
"

33 
	#FSL_IOMUXC_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0))

	)

39 
	#IOMUXC_SNVS_BOOT_MODE0_GPIO5_IO10
 0x02290000U, 0x5U, 0x00000000U, 0x0U, 0x02290044U

	)

40 
	#IOMUXC_SNVS_BOOT_MODE1_GPIO5_IO11
 0x02290004U, 0x5U, 0x00000000U, 0x0U, 0x02290048U

	)

41 
	#IOMUXC_SNVS_SNVS_TAMPER0_GPIO5_IO00
 0x02290008U, 0x5U, 0x00000000U, 0x0U, 0x0229004CU

	)

42 
	#IOMUXC_SNVS_SNVS_TAMPER1_GPIO5_IO01
 0x0229000CU, 0x5U, 0x00000000U, 0x0U, 0x02290050U

	)

43 
	#IOMUXC_SNVS_SNVS_TAMPER2_GPIO5_IO02
 0x02290010U, 0x5U, 0x00000000U, 0x0U, 0x02290054U

	)

44 
	#IOMUXC_SNVS_SNVS_TAMPER3_GPIO5_IO03
 0x02290014U, 0x5U, 0x00000000U, 0x0U, 0x02290058U

	)

45 
	#IOMUXC_SNVS_SNVS_TAMPER4_GPIO5_IO04
 0x02290018U, 0x5U, 0x00000000U, 0x0U, 0x0229005CU

	)

46 
	#IOMUXC_SNVS_SNVS_TAMPER5_GPIO5_IO05
 0x0229001CU, 0x5U, 0x00000000U, 0x0U, 0x02290060U

	)

47 
	#IOMUXC_SNVS_SNVS_TAMPER6_GPIO5_IO06
 0x02290020U, 0x5U, 0x00000000U, 0x0U, 0x02290064U

	)

48 
	#IOMUXC_SNVS_SNVS_TAMPER7_GPIO5_IO07
 0x02290024U, 0x5U, 0x00000000U, 0x0U, 0x02290068U

	)

49 
	#IOMUXC_SNVS_SNVS_TAMPER8_GPIO5_IO08
 0x02290028U, 0x5U, 0x00000000U, 0x0U, 0x0229006CU

	)

50 
	#IOMUXC_SNVS_SNVS_TAMPER9_GPIO5_IO09
 0x0229002CU, 0x5U, 0x00000000U, 0x0U, 0x02290070U

	)

51 
	#IOMUXC_SNVS_TEST_MODE
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x02290030U

	)

52 
	#IOMUXC_SNVS_POR_B
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x02290034U

	)

53 
	#IOMUXC_SNVS_ONOFF
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x02290038U

	)

54 
	#IOMUXC_SNVS_SNVS_PMIC_ON_REQ
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x0229003CU

	)

55 
	#IOMUXC_SNVS_CCM_PMIC_STBY_REQ
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x02290040U

	)

56 
	#IOMUXC_JTAG_MOD_SJC_MOD
 0x020E0044U, 0x0U, 0x00000000U, 0x0U, 0x020E02D0U

	)

57 
	#IOMUXC_JTAG_MOD_GPT2_CLK
 0x020E0044U, 0x1U, 0x020E05A0U, 0x0U, 0x020E02D0U

	)

58 
	#IOMUXC_JTAG_MOD_SPDIF_OUT
 0x020E0044U, 0x2U, 0x00000000U, 0x0U, 0x020E02D0U

	)

59 
	#IOMUXC_JTAG_MOD_ENET1_REF_CLK_25M
 0x020E0044U, 0x3U, 0x00000000U, 0x0U, 0x020E02D0U

	)

60 
	#IOMUXC_JTAG_MOD_CCM_PMIC_RDY
 0x020E0044U, 0x4U, 0x020E04C0U, 0x0U, 0x020E02D0U

	)

61 
	#IOMUXC_JTAG_MOD_GPIO1_IO10
 0x020E0044U, 0x5U, 0x00000000U, 0x0U, 0x020E02D0U

	)

62 
	#IOMUXC_JTAG_MOD_SDMA_EXT_EVENT00
 0x020E0044U, 0x6U, 0x020E0610U, 0x0U, 0x020E02D0U

	)

63 
	#IOMUXC_JTAG_TMS_SJC_TMS
 0x020E0048U, 0x0U, 0x00000000U, 0x0U, 0x020E02D4U

	)

64 
	#IOMUXC_JTAG_TMS_GPT2_CAPTURE1
 0x020E0048U, 0x1U, 0x020E0598U, 0x0U, 0x020E02D4U

	)

65 
	#IOMUXC_JTAG_TMS_SAI2_MCLK
 0x020E0048U, 0x2U, 0x020E05F0U, 0x0U, 0x020E02D4U

	)

66 
	#IOMUXC_JTAG_TMS_CCM_CLKO1
 0x020E0048U, 0x3U, 0x00000000U, 0x0U, 0x020E02D4U

	)

67 
	#IOMUXC_JTAG_TMS_CCM_WAIT
 0x020E0048U, 0x4U, 0x00000000U, 0x0U, 0x020E02D4U

	)

68 
	#IOMUXC_JTAG_TMS_GPIO1_IO11
 0x020E0048U, 0x5U, 0x00000000U, 0x0U, 0x020E02D4U

	)

69 
	#IOMUXC_JTAG_TMS_SDMA_EXT_EVENT01
 0x020E0048U, 0x6U, 0x020E0614U, 0x0U, 0x020E02D4U

	)

70 
	#IOMUXC_JTAG_TMS_EPIT1_OUT
 0x020E0048U, 0x8U, 0x00000000U, 0x0U, 0x020E02D4U

	)

71 
	#IOMUXC_JTAG_TDO_SJC_TDO
 0x020E004CU, 0x0U, 0x00000000U, 0x0U, 0x020E02D8U

	)

72 
	#IOMUXC_JTAG_TDO_GPT2_CAPTURE2
 0x020E004CU, 0x1U, 0x020E059CU, 0x0U, 0x020E02D8U

	)

73 
	#IOMUXC_JTAG_TDO_SAI2_TX_SYNC
 0x020E004CU, 0x2U, 0x020E05FCU, 0x0U, 0x020E02D8U

	)

74 
	#IOMUXC_JTAG_TDO_CCM_CLKO2
 0x020E004CU, 0x3U, 0x00000000U, 0x0U, 0x020E02D8U

	)

75 
	#IOMUXC_JTAG_TDO_CCM_STOP
 0x020E004CU, 0x4U, 0x00000000U, 0x0U, 0x020E02D8U

	)

76 
	#IOMUXC_JTAG_TDO_GPIO1_IO12
 0x020E004CU, 0x5U, 0x00000000U, 0x0U, 0x020E02D8U

	)

77 
	#IOMUXC_JTAG_TDO_MQS_RIGHT
 0x020E004CU, 0x6U, 0x00000000U, 0x0U, 0x020E02D8U

	)

78 
	#IOMUXC_JTAG_TDO_EPIT2_OUT
 0x020E004CU, 0x8U, 0x00000000U, 0x0U, 0x020E02D8U

	)

79 
	#IOMUXC_JTAG_TDI_SJC_TDI
 0x020E0050U, 0x0U, 0x00000000U, 0x0U, 0x020E02DCU

	)

80 
	#IOMUXC_JTAG_TDI_GPT2_COMPARE1
 0x020E0050U, 0x1U, 0x00000000U, 0x0U, 0x020E02DCU

	)

81 
	#IOMUXC_JTAG_TDI_SAI2_TX_BCLK
 0x020E0050U, 0x2U, 0x020E05F8U, 0x0U, 0x020E02DCU

	)

82 
	#IOMUXC_JTAG_TDI_PWM6_OUT
 0x020E0050U, 0x4U, 0x00000000U, 0x0U, 0x020E02DCU

	)

83 
	#IOMUXC_JTAG_TDI_GPIO1_IO13
 0x020E0050U, 0x5U, 0x00000000U, 0x0U, 0x020E02DCU

	)

84 
	#IOMUXC_JTAG_TDI_MQS_LEFT
 0x020E0050U, 0x6U, 0x00000000U, 0x0U, 0x020E02DCU

	)

85 
	#IOMUXC_JTAG_TCK_SJC_TCK
 0x020E0054U, 0x0U, 0x00000000U, 0x0U, 0x020E02E0U

	)

86 
	#IOMUXC_JTAG_TCK_GPT2_COMPARE2
 0x020E0054U, 0x1U, 0x00000000U, 0x0U, 0x020E02E0U

	)

87 
	#IOMUXC_JTAG_TCK_SAI2_RX_DATA
 0x020E0054U, 0x2U, 0x020E05F4U, 0x0U, 0x020E02E0U

	)

88 
	#IOMUXC_JTAG_TCK_PWM7_OUT
 0x020E0054U, 0x4U, 0x00000000U, 0x0U, 0x020E02E0U

	)

89 
	#IOMUXC_JTAG_TCK_GPIO1_IO14
 0x020E0054U, 0x5U, 0x00000000U, 0x0U, 0x020E02E0U

	)

90 
	#IOMUXC_JTAG_TRST_B_SJC_TRSTB
 0x020E0058U, 0x0U, 0x00000000U, 0x0U, 0x020E02E4U

	)

91 
	#IOMUXC_JTAG_TRST_B_GPT2_COMPARE3
 0x020E0058U, 0x1U, 0x00000000U, 0x0U, 0x020E02E4U

	)

92 
	#IOMUXC_JTAG_TRST_B_SAI2_TX_DATA
 0x020E0058U, 0x2U, 0x00000000U, 0x0U, 0x020E02E4U

	)

93 
	#IOMUXC_JTAG_TRST_B_PWM8_OUT
 0x020E0058U, 0x4U, 0x00000000U, 0x0U, 0x020E02E4U

	)

94 
	#IOMUXC_JTAG_TRST_B_GPIO1_IO15
 0x020E0058U, 0x5U, 0x00000000U, 0x0U, 0x020E02E4U

	)

95 
	#IOMUXC_GPIO1_IO00_I2C2_SCL
 0x020E005CU, 0x0U, 0x020E05ACU, 0x1U, 0x020E02E8U

	)

96 
	#IOMUXC_GPIO1_IO00_GPT1_CAPTURE1
 0x020E005CU, 0x1U, 0x020E058CU, 0x0U, 0x020E02E8U

	)

97 
	#IOMUXC_GPIO1_IO00_ANATOP_OTG1_ID
 0x020E005CU, 0x2U, 0x020E04B8U, 0x0U, 0x020E02E8U

	)

98 
	#IOMUXC_GPIO1_IO00_ENET1_REF_CLK1
 0x020E005CU, 0x3U, 0x020E0574U, 0x0U, 0x020E02E8U

	)

99 
	#IOMUXC_GPIO1_IO00_MQS_RIGHT
 0x020E005CU, 0x4U, 0x00000000U, 0x0U, 0x020E02E8U

	)

100 
	#IOMUXC_GPIO1_IO00_GPIO1_IO00
 0x020E005CU, 0x5U, 0x00000000U, 0x0U, 0x020E02E8U

	)

101 
	#IOMUXC_GPIO1_IO00_ENET1_1588_EVENT0_IN
 0x020E005CU, 0x6U, 0x00000000U, 0x0U, 0x020E02E8U

	)

102 
	#IOMUXC_GPIO1_IO00_SRC_SYSTEM_RESET
 0x020E005CU, 0x7U, 0x00000000U, 0x0U, 0x020E02E8U

	)

103 
	#IOMUXC_GPIO1_IO00_WDOG3_WDOG_B
 0x020E005CU, 0x8U, 0x00000000U, 0x0U, 0x020E02E8U

	)

104 
	#IOMUXC_GPIO1_IO01_I2C2_SDA
 0x020E0060U, 0x0U, 0x020E05B0U, 0x1U, 0x020E02ECU

	)

105 
	#IOMUXC_GPIO1_IO01_GPT1_COMPARE1
 0x020E0060U, 0x1U, 0x00000000U, 0x0U, 0x020E02ECU

	)

106 
	#IOMUXC_GPIO1_IO01_USB_OTG1_OC
 0x020E0060U, 0x2U, 0x020E0664U, 0x0U, 0x020E02ECU

	)

107 
	#IOMUXC_GPIO1_IO01_ENET2_REF_CLK2
 0x020E0060U, 0x3U, 0x020E057CU, 0x0U, 0x020E02ECU

	)

108 
	#IOMUXC_GPIO1_IO01_MQS_LEFT
 0x020E0060U, 0x4U, 0x00000000U, 0x0U, 0x020E02ECU

	)

109 
	#IOMUXC_GPIO1_IO01_GPIO1_IO01
 0x020E0060U, 0x5U, 0x00000000U, 0x0U, 0x020E02ECU

	)

110 
	#IOMUXC_GPIO1_IO01_ENET1_1588_EVENT0_OUT
 0x020E0060U, 0x6U, 0x00000000U, 0x0U, 0x020E02ECU

	)

111 
	#IOMUXC_GPIO1_IO01_SRC_EARLY_RESET
 0x020E0060U, 0x7U, 0x00000000U, 0x0U, 0x020E02ECU

	)

112 
	#IOMUXC_GPIO1_IO01_WDOG1_WDOG_B
 0x020E0060U, 0x8U, 0x00000000U, 0x0U, 0x020E02ECU

	)

113 
	#IOMUXC_GPIO1_IO02_I2C1_SCL
 0x020E0064U, 0x0U, 0x020E05A4U, 0x0U, 0x020E02F0U

	)

114 
	#IOMUXC_GPIO1_IO02_GPT1_COMPARE2
 0x020E0064U, 0x1U, 0x00000000U, 0x0U, 0x020E02F0U

	)

115 
	#IOMUXC_GPIO1_IO02_USB_OTG2_PWR
 0x020E0064U, 0x2U, 0x00000000U, 0x0U, 0x020E02F0U

	)

116 
	#IOMUXC_GPIO1_IO02_ENET1_REF_CLK_25M
 0x020E0064U, 0x3U, 0x00000000U, 0x0U, 0x020E02F0U

	)

117 
	#IOMUXC_GPIO1_IO02_USDHC1_WP
 0x020E0064U, 0x4U, 0x020E066CU, 0x0U, 0x020E02F0U

	)

118 
	#IOMUXC_GPIO1_IO02_GPIO1_IO02
 0x020E0064U, 0x5U, 0x00000000U, 0x0U, 0x020E02F0U

	)

119 
	#IOMUXC_GPIO1_IO02_SDMA_EXT_EVENT00
 0x020E0064U, 0x6U, 0x020E0610U, 0x1U, 0x020E02F0U

	)

120 
	#IOMUXC_GPIO1_IO02_SRC_ANY_PU_RESET
 0x020E0064U, 0x7U, 0x00000000U, 0x0U, 0x020E02F0U

	)

121 
	#IOMUXC_GPIO1_IO02_UART1_TX
 0x020E0064U, 0x8U, 0x00000000U, 0x0U, 0x020E02F0U

	)

122 
	#IOMUXC_GPIO1_IO02_UART1_RX
 0x020E0064U, 0x8U, 0x020E0624U, 0x0U, 0x020E02F0U

	)

123 
	#IOMUXC_GPIO1_IO03_I2C1_SDA
 0x020E0068U, 0x0U, 0x020E05A8U, 0x1U, 0x020E02F4U

	)

124 
	#IOMUXC_GPIO1_IO03_GPT1_COMPARE3
 0x020E0068U, 0x1U, 0x00000000U, 0x0U, 0x020E02F4U

	)

125 
	#IOMUXC_GPIO1_IO03_USB_OTG2_OC
 0x020E0068U, 0x2U, 0x020E0660U, 0x0U, 0x020E02F4U

	)

126 
	#IOMUXC_GPIO1_IO03_USDHC1_CD_B
 0x020E0068U, 0x4U, 0x020E0668U, 0x0U, 0x020E02F4U

	)

127 
	#IOMUXC_GPIO1_IO03_GPIO1_IO03
 0x020E0068U, 0x5U, 0x00000000U, 0x0U, 0x020E02F4U

	)

128 
	#IOMUXC_GPIO1_IO03_CCM_DI0_EXT_CLK
 0x020E0068U, 0x6U, 0x00000000U, 0x0U, 0x020E02F4U

	)

129 
	#IOMUXC_GPIO1_IO03_SRC_TESTER_ACK
 0x020E0068U, 0x7U, 0x00000000U, 0x0U, 0x020E02F4U

	)

130 
	#IOMUXC_GPIO1_IO03_UART1_RX
 0x020E0068U, 0x8U, 0x020E0624U, 0x1U, 0x020E02F4U

	)

131 
	#IOMUXC_GPIO1_IO03_UART1_TX
 0x020E0068U, 0x8U, 0x00000000U, 0x0U, 0x020E02F4U

	)

132 
	#IOMUXC_GPIO1_IO04_ENET1_REF_CLK1
 0x020E006CU, 0x0U, 0x020E0574U, 0x1U, 0x020E02F8U

	)

133 
	#IOMUXC_GPIO1_IO04_PWM3_OUT
 0x020E006CU, 0x1U, 0x00000000U, 0x0U, 0x020E02F8U

	)

134 
	#IOMUXC_GPIO1_IO04_USB_OTG1_PWR
 0x020E006CU, 0x2U, 0x00000000U, 0x0U, 0x020E02F8U

	)

135 
	#IOMUXC_GPIO1_IO04_USDHC1_RESET_B
 0x020E006CU, 0x4U, 0x00000000U, 0x0U, 0x020E02F8U

	)

136 
	#IOMUXC_GPIO1_IO04_GPIO1_IO04
 0x020E006CU, 0x5U, 0x00000000U, 0x0U, 0x020E02F8U

	)

137 
	#IOMUXC_GPIO1_IO04_ENET2_1588_EVENT0_IN
 0x020E006CU, 0x6U, 0x00000000U, 0x0U, 0x020E02F8U

	)

138 
	#IOMUXC_GPIO1_IO04_UART5_TX
 0x020E006CU, 0x8U, 0x00000000U, 0x0U, 0x020E02F8U

	)

139 
	#IOMUXC_GPIO1_IO04_UART5_RX
 0x020E006CU, 0x8U, 0x020E0644U, 0x2U, 0x020E02F8U

	)

140 
	#IOMUXC_GPIO1_IO05_ENET2_REF_CLK2
 0x020E0070U, 0x0U, 0x020E057CU, 0x1U, 0x020E02FCU

	)

141 
	#IOMUXC_GPIO1_IO05_PWM4_OUT
 0x020E0070U, 0x1U, 0x00000000U, 0x0U, 0x020E02FCU

	)

142 
	#IOMUXC_GPIO1_IO05_ANATOP_OTG2_ID
 0x020E0070U, 0x2U, 0x020E04BCU, 0x0U, 0x020E02FCU

	)

143 
	#IOMUXC_GPIO1_IO05_CSI_FIELD
 0x020E0070U, 0x3U, 0x020E0530U, 0x0U, 0x020E02FCU

	)

144 
	#IOMUXC_GPIO1_IO05_USDHC1_VSELECT
 0x020E0070U, 0x4U, 0x00000000U, 0x0U, 0x020E02FCU

	)

145 
	#IOMUXC_GPIO1_IO05_GPIO1_IO05
 0x020E0070U, 0x5U, 0x00000000U, 0x0U, 0x020E02FCU

	)

146 
	#IOMUXC_GPIO1_IO05_ENET2_1588_EVENT0_OUT
 0x020E0070U, 0x6U, 0x00000000U, 0x0U, 0x020E02FCU

	)

147 
	#IOMUXC_GPIO1_IO05_UART5_RX
 0x020E0070U, 0x8U, 0x020E0644U, 0x3U, 0x020E02FCU

	)

148 
	#IOMUXC_GPIO1_IO05_UART5_TX
 0x020E0070U, 0x8U, 0x00000000U, 0x0U, 0x020E02FCU

	)

149 
	#IOMUXC_GPIO1_IO06_ENET1_MDIO
 0x020E0074U, 0x0U, 0x020E0578U, 0x0U, 0x020E0300U

	)

150 
	#IOMUXC_GPIO1_IO06_ENET2_MDIO
 0x020E0074U, 0x1U, 0x020E0580U, 0x0U, 0x020E0300U

	)

151 
	#IOMUXC_GPIO1_IO06_USB_OTG_PWR_WAKE
 0x020E0074U, 0x2U, 0x00000000U, 0x0U, 0x020E0300U

	)

152 
	#IOMUXC_GPIO1_IO06_CSI_MCLK
 0x020E0074U, 0x3U, 0x00000000U, 0x0U, 0x020E0300U

	)

153 
	#IOMUXC_GPIO1_IO06_USDHC2_WP
 0x020E0074U, 0x4U, 0x020E069CU, 0x0U, 0x020E0300U

	)

154 
	#IOMUXC_GPIO1_IO06_GPIO1_IO06
 0x020E0074U, 0x5U, 0x00000000U, 0x0U, 0x020E0300U

	)

155 
	#IOMUXC_GPIO1_IO06_CCM_WAIT
 0x020E0074U, 0x6U, 0x00000000U, 0x0U, 0x020E0300U

	)

156 
	#IOMUXC_GPIO1_IO06_CCM_REF_EN_B
 0x020E0074U, 0x7U, 0x00000000U, 0x0U, 0x020E0300U

	)

157 
	#IOMUXC_GPIO1_IO06_UART1_CTS_B
 0x020E0074U, 0x8U, 0x00000000U, 0x0U, 0x020E0300U

	)

158 
	#IOMUXC_GPIO1_IO06_UART1_RTS_B
 0x020E0074U, 0x8U, 0x020E0620U, 0x0U, 0x020E0300U

	)

159 
	#IOMUXC_GPIO1_IO07_ENET1_MDC
 0x020E0078U, 0x0U, 0x00000000U, 0x0U, 0x020E0304U

	)

160 
	#IOMUXC_GPIO1_IO07_ENET2_MDC
 0x020E0078U, 0x1U, 0x00000000U, 0x0U, 0x020E0304U

	)

161 
	#IOMUXC_GPIO1_IO07_USB_OTG_HOST_MODE
 0x020E0078U, 0x2U, 0x00000000U, 0x0U, 0x020E0304U

	)

162 
	#IOMUXC_GPIO1_IO07_CSI_PIXCLK
 0x020E0078U, 0x3U, 0x020E0528U, 0x0U, 0x020E0304U

	)

163 
	#IOMUXC_GPIO1_IO07_USDHC2_CD_B
 0x020E0078U, 0x4U, 0x020E0674U, 0x1U, 0x020E0304U

	)

164 
	#IOMUXC_GPIO1_IO07_GPIO1_IO07
 0x020E0078U, 0x5U, 0x00000000U, 0x0U, 0x020E0304U

	)

165 
	#IOMUXC_GPIO1_IO07_CCM_STOP
 0x020E0078U, 0x6U, 0x00000000U, 0x0U, 0x020E0304U

	)

166 
	#IOMUXC_GPIO1_IO07_UART1_RTS_B
 0x020E0078U, 0x8U, 0x020E0620U, 0x1U, 0x020E0304U

	)

167 
	#IOMUXC_GPIO1_IO07_UART1_CTS_B
 0x020E0078U, 0x8U, 0x00000000U, 0x0U, 0x020E0304U

	)

168 
	#IOMUXC_GPIO1_IO08_PWM1_OUT
 0x020E007CU, 0x0U, 0x00000000U, 0x0U, 0x020E0308U

	)

169 
	#IOMUXC_GPIO1_IO08_WDOG1_WDOG_B
 0x020E007CU, 0x1U, 0x00000000U, 0x0U, 0x020E0308U

	)

170 
	#IOMUXC_GPIO1_IO08_SPDIF_OUT
 0x020E007CU, 0x2U, 0x00000000U, 0x0U, 0x020E0308U

	)

171 
	#IOMUXC_GPIO1_IO08_CSI_VSYNC
 0x020E007CU, 0x3U, 0x020E052CU, 0x1U, 0x020E0308U

	)

172 
	#IOMUXC_GPIO1_IO08_USDHC2_VSELECT
 0x020E007CU, 0x4U, 0x00000000U, 0x0U, 0x020E0308U

	)

173 
	#IOMUXC_GPIO1_IO08_GPIO1_IO08
 0x020E007CU, 0x5U, 0x00000000U, 0x0U, 0x020E0308U

	)

174 
	#IOMUXC_GPIO1_IO08_CCM_PMIC_RDY
 0x020E007CU, 0x6U, 0x020E04C0U, 0x1U, 0x020E0308U

	)

175 
	#IOMUXC_GPIO1_IO08_UART5_RTS_B
 0x020E007CU, 0x8U, 0x020E0640U, 0x1U, 0x020E0308U

	)

176 
	#IOMUXC_GPIO1_IO08_UART5_CTS_B
 0x020E007CU, 0x8U, 0x00000000U, 0x0U, 0x020E0308U

	)

177 
	#IOMUXC_GPIO1_IO09_PWM2_OUT
 0x020E0080U, 0x0U, 0x00000000U, 0x0U, 0x020E030CU

	)

178 
	#IOMUXC_GPIO1_IO09_WDOG1_WDOG_ANY
 0x020E0080U, 0x1U, 0x00000000U, 0x0U, 0x020E030CU

	)

179 
	#IOMUXC_GPIO1_IO09_SPDIF_IN
 0x020E0080U, 0x2U, 0x020E0618U, 0x0U, 0x020E030CU

	)

180 
	#IOMUXC_GPIO1_IO09_CSI_HSYNC
 0x020E0080U, 0x3U, 0x020E0524U, 0x1U, 0x020E030CU

	)

181 
	#IOMUXC_GPIO1_IO09_USDHC2_RESET_B
 0x020E0080U, 0x4U, 0x00000000U, 0x0U, 0x020E030CU

	)

182 
	#IOMUXC_GPIO1_IO09_GPIO1_IO09
 0x020E0080U, 0x5U, 0x00000000U, 0x0U, 0x020E030CU

	)

183 
	#IOMUXC_GPIO1_IO09_USDHC1_RESET_B
 0x020E0080U, 0x6U, 0x00000000U, 0x0U, 0x020E030CU

	)

184 
	#IOMUXC_GPIO1_IO09_UART5_CTS_B
 0x020E0080U, 0x8U, 0x00000000U, 0x0U, 0x020E030CU

	)

185 
	#IOMUXC_GPIO1_IO09_UART5_RTS_B
 0x020E0080U, 0x8U, 0x020E0640U, 0x2U, 0x020E030CU

	)

186 
	#IOMUXC_UART1_TX_DATA_UART1_TX
 0x020E0084U, 0x0U, 0x00000000U, 0x0U, 0x020E0310U

	)

187 
	#IOMUXC_UART1_TX_DATA_UART1_RX
 0x020E0084U, 0x0U, 0x020E0624U, 0x2U, 0x020E0310U

	)

188 
	#IOMUXC_UART1_TX_DATA_ENET1_RDATA02
 0x020E0084U, 0x1U, 0x00000000U, 0x0U, 0x020E0310U

	)

189 
	#IOMUXC_UART1_TX_DATA_I2C3_SCL
 0x020E0084U, 0x2U, 0x020E05B4U, 0x0U, 0x020E0310U

	)

190 
	#IOMUXC_UART1_TX_DATA_CSI_DATA02
 0x020E0084U, 0x3U, 0x020E04C4U, 0x1U, 0x020E0310U

	)

191 
	#IOMUXC_UART1_TX_DATA_GPT1_COMPARE1
 0x020E0084U, 0x4U, 0x00000000U, 0x0U, 0x020E0310U

	)

192 
	#IOMUXC_UART1_TX_DATA_GPIO1_IO16
 0x020E0084U, 0x5U, 0x00000000U, 0x0U, 0x020E0310U

	)

193 
	#IOMUXC_UART1_TX_DATA_SPDIF_OUT
 0x020E0084U, 0x8U, 0x00000000U, 0x0U, 0x020E0310U

	)

194 
	#IOMUXC_UART1_TX_DATA_UART5_TX
 0x020E0084U, 0x9U, 0x00000000U, 0x0U, 0x020E0310U

	)

195 
	#IOMUXC_UART1_TX_DATA_UART5_RX
 0x020E0084U, 0x9U, 0x020E0644U, 0x4U, 0x020E0310U

	)

196 
	#IOMUXC_UART1_RX_DATA_UART1_RX
 0x020E0088U, 0x0U, 0x020E0624U, 0x3U, 0x020E0314U

	)

197 
	#IOMUXC_UART1_RX_DATA_UART1_TX
 0x020E0088U, 0x0U, 0x00000000U, 0x0U, 0x020E0314U

	)

198 
	#IOMUXC_UART1_RX_DATA_ENET1_RDATA03
 0x020E0088U, 0x1U, 0x00000000U, 0x0U, 0x020E0314U

	)

199 
	#IOMUXC_UART1_RX_DATA_I2C3_SDA
 0x020E0088U, 0x2U, 0x020E05B8U, 0x0U, 0x020E0314U

	)

200 
	#IOMUXC_UART1_RX_DATA_CSI_DATA03
 0x020E0088U, 0x3U, 0x020E04C8U, 0x1U, 0x020E0314U

	)

201 
	#IOMUXC_UART1_RX_DATA_GPT1_CLK
 0x020E0088U, 0x4U, 0x020E0594U, 0x0U, 0x020E0314U

	)

202 
	#IOMUXC_UART1_RX_DATA_GPIO1_IO17
 0x020E0088U, 0x5U, 0x00000000U, 0x0U, 0x020E0314U

	)

203 
	#IOMUXC_UART1_RX_DATA_SPDIF_IN
 0x020E0088U, 0x8U, 0x020E0618U, 0x1U, 0x020E0314U

	)

204 
	#IOMUXC_UART1_RX_DATA_UART5_RX
 0x020E0088U, 0x9U, 0x020E0644U, 0x5U, 0x020E0314U

	)

205 
	#IOMUXC_UART1_RX_DATA_UART5_TX
 0x020E0088U, 0x9U, 0x00000000U, 0x0U, 0x020E0314U

	)

206 
	#IOMUXC_UART1_CTS_B_UART1_CTS_B
 0x020E008CU, 0x0U, 0x00000000U, 0x0U, 0x020E0318U

	)

207 
	#IOMUXC_UART1_CTS_B_UART1_RTS_B
 0x020E008CU, 0x0U, 0x020E0620U, 0x2U, 0x020E0318U

	)

208 
	#IOMUXC_UART1_CTS_B_ENET1_RX_CLK
 0x020E008CU, 0x1U, 0x00000000U, 0x0U, 0x020E0318U

	)

209 
	#IOMUXC_UART1_CTS_B_USDHC1_WP
 0x020E008CU, 0x2U, 0x020E066CU, 0x1U, 0x020E0318U

	)

210 
	#IOMUXC_UART1_CTS_B_CSI_DATA04
 0x020E008CU, 0x3U, 0x020E04D8U, 0x0U, 0x020E0318U

	)

211 
	#IOMUXC_UART1_CTS_B_ENET2_1588_EVENT1_IN
 0x020E008CU, 0x4U, 0x00000000U, 0x0U, 0x020E0318U

	)

212 
	#IOMUXC_UART1_CTS_B_GPIO1_IO18
 0x020E008CU, 0x5U, 0x00000000U, 0x0U, 0x020E0318U

	)

213 
	#IOMUXC_UART1_CTS_B_USDHC2_WP
 0x020E008CU, 0x8U, 0x020E069CU, 0x1U, 0x020E0318U

	)

214 
	#IOMUXC_UART1_CTS_B_UART5_CTS_B
 0x020E008CU, 0x9U, 0x00000000U, 0x0U, 0x020E0318U

	)

215 
	#IOMUXC_UART1_CTS_B_UART5_RTS_B
 0x020E008CU, 0x9U, 0x020E0640U, 0x3U, 0x020E0318U

	)

216 
	#IOMUXC_UART1_RTS_B_UART1_RTS_B
 0x020E0090U, 0x0U, 0x020E0620U, 0x3U, 0x020E031CU

	)

217 
	#IOMUXC_UART1_RTS_B_UART1_CTS_B
 0x020E0090U, 0x0U, 0x00000000U, 0x0U, 0x020E031CU

	)

218 
	#IOMUXC_UART1_RTS_B_ENET1_TX_ER
 0x020E0090U, 0x1U, 0x00000000U, 0x0U, 0x020E031CU

	)

219 
	#IOMUXC_UART1_RTS_B_USDHC1_CD_B
 0x020E0090U, 0x2U, 0x020E0668U, 0x1U, 0x020E031CU

	)

220 
	#IOMUXC_UART1_RTS_B_CSI_DATA05
 0x020E0090U, 0x3U, 0x020E04CCU, 0x1U, 0x020E031CU

	)

221 
	#IOMUXC_UART1_RTS_B_ENET2_1588_EVENT1_OUT
 0x020E0090U, 0x4U, 0x00000000U, 0x0U, 0x020E031CU

	)

222 
	#IOMUXC_UART1_RTS_B_GPIO1_IO19
 0x020E0090U, 0x5U, 0x00000000U, 0x0U, 0x020E031CU

	)

223 
	#IOMUXC_UART1_RTS_B_USDHC2_CD_B
 0x020E0090U, 0x8U, 0x020E0674U, 0x2U, 0x020E031CU

	)

224 
	#IOMUXC_UART1_RTS_B_UART5_RTS_B
 0x020E0090U, 0x9U, 0x020E0640U, 0x4U, 0x020E031CU

	)

225 
	#IOMUXC_UART1_RTS_B_UART5_CTS_B
 0x020E0090U, 0x9U, 0x00000000U, 0x0U, 0x020E031CU

	)

226 
	#IOMUXC_UART2_TX_DATA_UART2_TX
 0x020E0094U, 0x0U, 0x00000000U, 0x0U, 0x020E0320U

	)

227 
	#IOMUXC_UART2_TX_DATA_UART2_RX
 0x020E0094U, 0x0U, 0x020E062CU, 0x0U, 0x020E0320U

	)

228 
	#IOMUXC_UART2_TX_DATA_ENET1_TDATA02
 0x020E0094U, 0x1U, 0x00000000U, 0x0U, 0x020E0320U

	)

229 
	#IOMUXC_UART2_TX_DATA_I2C4_SCL
 0x020E0094U, 0x2U, 0x020E05BCU, 0x0U, 0x020E0320U

	)

230 
	#IOMUXC_UART2_TX_DATA_CSI_DATA06
 0x020E0094U, 0x3U, 0x020E04DCU, 0x0U, 0x020E0320U

	)

231 
	#IOMUXC_UART2_TX_DATA_GPT1_CAPTURE1
 0x020E0094U, 0x4U, 0x020E058CU, 0x1U, 0x020E0320U

	)

232 
	#IOMUXC_UART2_TX_DATA_GPIO1_IO20
 0x020E0094U, 0x5U, 0x00000000U, 0x0U, 0x020E0320U

	)

233 
	#IOMUXC_UART2_TX_DATA_ECSPI3_SS0
 0x020E0094U, 0x8U, 0x020E0560U, 0x0U, 0x020E0320U

	)

234 
	#IOMUXC_UART2_RX_DATA_UART2_RX
 0x020E0098U, 0x0U, 0x020E062CU, 0x1U, 0x020E0324U

	)

235 
	#IOMUXC_UART2_RX_DATA_UART2_TX
 0x020E0098U, 0x0U, 0x00000000U, 0x0U, 0x020E0324U

	)

236 
	#IOMUXC_UART2_RX_DATA_ENET1_TDATA03
 0x020E0098U, 0x1U, 0x00000000U, 0x0U, 0x020E0324U

	)

237 
	#IOMUXC_UART2_RX_DATA_I2C4_SDA
 0x020E0098U, 0x2U, 0x020E05C0U, 0x0U, 0x020E0324U

	)

238 
	#IOMUXC_UART2_RX_DATA_CSI_DATA07
 0x020E0098U, 0x3U, 0x020E04E0U, 0x0U, 0x020E0324U

	)

239 
	#IOMUXC_UART2_RX_DATA_GPT1_CAPTURE2
 0x020E0098U, 0x4U, 0x020E0590U, 0x0U, 0x020E0324U

	)

240 
	#IOMUXC_UART2_RX_DATA_GPIO1_IO21
 0x020E0098U, 0x5U, 0x00000000U, 0x0U, 0x020E0324U

	)

241 
	#IOMUXC_UART2_RX_DATA_SJC_DONE
 0x020E0098U, 0x7U, 0x00000000U, 0x0U, 0x020E0324U

	)

242 
	#IOMUXC_UART2_RX_DATA_ECSPI3_SCLK
 0x020E0098U, 0x8U, 0x020E0554U, 0x0U, 0x020E0324U

	)

243 
	#IOMUXC_UART2_CTS_B_UART2_CTS_B
 0x020E009CU, 0x0U, 0x00000000U, 0x0U, 0x020E0328U

	)

244 
	#IOMUXC_UART2_CTS_B_UART2_RTS_B
 0x020E009CU, 0x0U, 0x020E0628U, 0x0U, 0x020E0328U

	)

245 
	#IOMUXC_UART2_CTS_B_ENET1_CRS
 0x020E009CU, 0x1U, 0x00000000U, 0x0U, 0x020E0328U

	)

246 
	#IOMUXC_UART2_CTS_B_FLEXCAN2_TX
 0x020E009CU, 0x2U, 0x00000000U, 0x0U, 0x020E0328U

	)

247 
	#IOMUXC_UART2_CTS_B_CSI_DATA08
 0x020E009CU, 0x3U, 0x020E04E4U, 0x0U, 0x020E0328U

	)

248 
	#IOMUXC_UART2_CTS_B_GPT1_COMPARE2
 0x020E009CU, 0x4U, 0x00000000U, 0x0U, 0x020E0328U

	)

249 
	#IOMUXC_UART2_CTS_B_GPIO1_IO22
 0x020E009CU, 0x5U, 0x00000000U, 0x0U, 0x020E0328U

	)

250 
	#IOMUXC_UART2_CTS_B_SJC_DE_B
 0x020E009CU, 0x7U, 0x00000000U, 0x0U, 0x020E0328U

	)

251 
	#IOMUXC_UART2_CTS_B_ECSPI3_MOSI
 0x020E009CU, 0x8U, 0x020E055CU, 0x0U, 0x020E0328U

	)

252 
	#IOMUXC_UART2_RTS_B_UART2_RTS_B
 0x020E00A0U, 0x0U, 0x020E0628U, 0x1U, 0x020E032CU

	)

253 
	#IOMUXC_UART2_RTS_B_UART2_CTS_B
 0x020E00A0U, 0x0U, 0x00000000U, 0x0U, 0x020E032CU

	)

254 
	#IOMUXC_UART2_RTS_B_ENET1_COL
 0x020E00A0U, 0x1U, 0x00000000U, 0x0U, 0x020E032CU

	)

255 
	#IOMUXC_UART2_RTS_B_FLEXCAN2_RX
 0x020E00A0U, 0x2U, 0x020E0588U, 0x0U, 0x020E032CU

	)

256 
	#IOMUXC_UART2_RTS_B_CSI_DATA09
 0x020E00A0U, 0x3U, 0x020E04E8U, 0x0U, 0x020E032CU

	)

257 
	#IOMUXC_UART2_RTS_B_GPT1_COMPARE3
 0x020E00A0U, 0x4U, 0x00000000U, 0x0U, 0x020E032CU

	)

258 
	#IOMUXC_UART2_RTS_B_GPIO1_IO23
 0x020E00A0U, 0x5U, 0x00000000U, 0x0U, 0x020E032CU

	)

259 
	#IOMUXC_UART2_RTS_B_SJC_FAIL
 0x020E00A0U, 0x7U, 0x00000000U, 0x0U, 0x020E032CU

	)

260 
	#IOMUXC_UART2_RTS_B_ECSPI3_MISO
 0x020E00A0U, 0x8U, 0x020E0558U, 0x0U, 0x020E032CU

	)

261 
	#IOMUXC_UART3_TX_DATA_UART3_TX
 0x020E00A4U, 0x0U, 0x00000000U, 0x0U, 0x020E0330U

	)

262 
	#IOMUXC_UART3_TX_DATA_UART3_RX
 0x020E00A4U, 0x0U, 0x020E0634U, 0x0U, 0x020E0330U

	)

263 
	#IOMUXC_UART3_TX_DATA_ENET2_RDATA02
 0x020E00A4U, 0x1U, 0x00000000U, 0x0U, 0x020E0330U

	)

264 
	#IOMUXC_UART3_TX_DATA_CSI_DATA01
 0x020E00A4U, 0x3U, 0x020E04D4U, 0x0U, 0x020E0330U

	)

265 
	#IOMUXC_UART3_TX_DATA_UART2_CTS_B
 0x020E00A4U, 0x4U, 0x00000000U, 0x0U, 0x020E0330U

	)

266 
	#IOMUXC_UART3_TX_DATA_UART2_RTS_B
 0x020E00A4U, 0x4U, 0x020E0628U, 0x2U, 0x020E0330U

	)

267 
	#IOMUXC_UART3_TX_DATA_GPIO1_IO24
 0x020E00A4U, 0x5U, 0x00000000U, 0x0U, 0x020E0330U

	)

268 
	#IOMUXC_UART3_TX_DATA_SJC_JTAG_ACT
 0x020E00A4U, 0x7U, 0x00000000U, 0x0U, 0x020E0330U

	)

269 
	#IOMUXC_UART3_TX_DATA_ANATOP_OTG1_ID
 0x020E00A4U, 0x8U, 0x020E04B8U, 0x1U, 0x020E0330U

	)

270 
	#IOMUXC_UART3_RX_DATA_UART3_RX
 0x020E00A8U, 0x0U, 0x020E0634U, 0x1U, 0x020E0334U

	)

271 
	#IOMUXC_UART3_RX_DATA_UART3_TX
 0x020E00A8U, 0x0U, 0x00000000U, 0x0U, 0x020E0334U

	)

272 
	#IOMUXC_UART3_RX_DATA_ENET2_RDATA03
 0x020E00A8U, 0x1U, 0x00000000U, 0x0U, 0x020E0334U

	)

273 
	#IOMUXC_UART3_RX_DATA_CSI_DATA00
 0x020E00A8U, 0x3U, 0x020E04D0U, 0x0U, 0x020E0334U

	)

274 
	#IOMUXC_UART3_RX_DATA_UART2_RTS_B
 0x020E00A8U, 0x4U, 0x020E0628U, 0x3U, 0x020E0334U

	)

275 
	#IOMUXC_UART3_RX_DATA_UART2_CTS_B
 0x020E00A8U, 0x4U, 0x00000000U, 0x0U, 0x020E0334U

	)

276 
	#IOMUXC_UART3_RX_DATA_GPIO1_IO25
 0x020E00A8U, 0x5U, 0x00000000U, 0x0U, 0x020E0334U

	)

277 
	#IOMUXC_UART3_RX_DATA_EPIT1_OUT
 0x020E00A8U, 0x8U, 0x00000000U, 0x0U, 0x020E0334U

	)

278 
	#IOMUXC_UART3_CTS_B_UART3_CTS_B
 0x020E00ACU, 0x0U, 0x00000000U, 0x0U, 0x020E0338U

	)

279 
	#IOMUXC_UART3_CTS_B_UART3_RTS_B
 0x020E00ACU, 0x0U, 0x020E0630U, 0x0U, 0x020E0338U

	)

280 
	#IOMUXC_UART3_CTS_B_ENET2_RX_CLK
 0x020E00ACU, 0x1U, 0x00000000U, 0x0U, 0x020E0338U

	)

281 
	#IOMUXC_UART3_CTS_B_FLEXCAN1_TX
 0x020E00ACU, 0x2U, 0x00000000U, 0x0U, 0x020E0338U

	)

282 
	#IOMUXC_UART3_CTS_B_CSI_DATA10
 0x020E00ACU, 0x3U, 0x020E04ECU, 0x0U, 0x020E0338U

	)

283 
	#IOMUXC_UART3_CTS_B_ENET1_1588_EVENT1_IN
 0x020E00ACU, 0x4U, 0x00000000U, 0x0U, 0x020E0338U

	)

284 
	#IOMUXC_UART3_CTS_B_GPIO1_IO26
 0x020E00ACU, 0x5U, 0x00000000U, 0x0U, 0x020E0338U

	)

285 
	#IOMUXC_UART3_CTS_B_EPIT2_OUT
 0x020E00ACU, 0x8U, 0x00000000U, 0x0U, 0x020E0338U

	)

286 
	#IOMUXC_UART3_RTS_B_UART3_RTS_B
 0x020E00B0U, 0x0U, 0x020E0630U, 0x1U, 0x020E033CU

	)

287 
	#IOMUXC_UART3_RTS_B_UART3_CTS_B
 0x020E00B0U, 0x0U, 0x00000000U, 0x0U, 0x020E033CU

	)

288 
	#IOMUXC_UART3_RTS_B_ENET2_TX_ER
 0x020E00B0U, 0x1U, 0x00000000U, 0x0U, 0x020E033CU

	)

289 
	#IOMUXC_UART3_RTS_B_FLEXCAN1_RX
 0x020E00B0U, 0x2U, 0x020E0584U, 0x0U, 0x020E033CU

	)

290 
	#IOMUXC_UART3_RTS_B_CSI_DATA11
 0x020E00B0U, 0x3U, 0x020E04F0U, 0x0U, 0x020E033CU

	)

291 
	#IOMUXC_UART3_RTS_B_ENET1_1588_EVENT1_OUT
 0x020E00B0U, 0x4U, 0x00000000U, 0x0U, 0x020E033CU

	)

292 
	#IOMUXC_UART3_RTS_B_GPIO1_IO27
 0x020E00B0U, 0x5U, 0x00000000U, 0x0U, 0x020E033CU

	)

293 
	#IOMUXC_UART3_RTS_B_WDOG1_WDOG_B
 0x020E00B0U, 0x8U, 0x00000000U, 0x0U, 0x020E033CU

	)

294 
	#IOMUXC_UART4_TX_DATA_UART4_TX
 0x020E00B4U, 0x0U, 0x00000000U, 0x0U, 0x020E0340U

	)

295 
	#IOMUXC_UART4_TX_DATA_UART4_RX
 0x020E00B4U, 0x0U, 0x020E063CU, 0x0U, 0x020E0340U

	)

296 
	#IOMUXC_UART4_TX_DATA_ENET2_TDATA02
 0x020E00B4U, 0x1U, 0x00000000U, 0x0U, 0x020E0340U

	)

297 
	#IOMUXC_UART4_TX_DATA_I2C1_SCL
 0x020E00B4U, 0x2U, 0x020E05A4U, 0x1U, 0x020E0340U

	)

298 
	#IOMUXC_UART4_TX_DATA_CSI_DATA12
 0x020E00B4U, 0x3U, 0x020E04F4U, 0x0U, 0x020E0340U

	)

299 
	#IOMUXC_UART4_TX_DATA_CSU_CSU_ALARM_AUT02
 0x020E00B4U, 0x4U, 0x00000000U, 0x0U, 0x020E0340U

	)

300 
	#IOMUXC_UART4_TX_DATA_GPIO1_IO28
 0x020E00B4U, 0x5U, 0x00000000U, 0x0U, 0x020E0340U

	)

301 
	#IOMUXC_UART4_TX_DATA_ECSPI2_SCLK
 0x020E00B4U, 0x8U, 0x020E0544U, 0x1U, 0x020E0340U

	)

302 
	#IOMUXC_UART4_RX_DATA_UART4_RX
 0x020E00B8U, 0x0U, 0x020E063CU, 0x1U, 0x020E0344U

	)

303 
	#IOMUXC_UART4_RX_DATA_UART4_TX
 0x020E00B8U, 0x0U, 0x00000000U, 0x0U, 0x020E0344U

	)

304 
	#IOMUXC_UART4_RX_DATA_ENET2_TDATA03
 0x020E00B8U, 0x1U, 0x00000000U, 0x0U, 0x020E0344U

	)

305 
	#IOMUXC_UART4_RX_DATA_I2C1_SDA
 0x020E00B8U, 0x2U, 0x020E05A8U, 0x2U, 0x020E0344U

	)

306 
	#IOMUXC_UART4_RX_DATA_CSI_DATA13
 0x020E00B8U, 0x3U, 0x020E04F8U, 0x0U, 0x020E0344U

	)

307 
	#IOMUXC_UART4_RX_DATA_CSU_CSU_ALARM_AUT01
 0x020E00B8U, 0x4U, 0x00000000U, 0x0U, 0x020E0344U

	)

308 
	#IOMUXC_UART4_RX_DATA_GPIO1_IO29
 0x020E00B8U, 0x5U, 0x00000000U, 0x0U, 0x020E0344U

	)

309 
	#IOMUXC_UART4_RX_DATA_ECSPI2_SS0
 0x020E00B8U, 0x8U, 0x020E0550U, 0x1U, 0x020E0344U

	)

310 
	#IOMUXC_UART4_RX_DATA_EPDC_PWRCTRL01
 0x020E00B8U, 0x9U, 0x00000000U, 0x0U, 0x020E0344U

	)

311 
	#IOMUXC_UART5_TX_DATA_GPIO1_IO30
 0x020E00BCU, 0x5U, 0x00000000U, 0x0U, 0x020E0348U

	)

312 
	#IOMUXC_UART5_TX_DATA_ECSPI2_MOSI
 0x020E00BCU, 0x8U, 0x020E054CU, 0x0U, 0x020E0348U

	)

313 
	#IOMUXC_UART5_TX_DATA_EPDC_PWRCTRL02
 0x020E00BCU, 0x9U, 0x00000000U, 0x0U, 0x020E0348U

	)

314 
	#IOMUXC_UART5_TX_DATA_UART5_TX
 0x020E00BCU, 0x0U, 0x00000000U, 0x0U, 0x020E0348U

	)

315 
	#IOMUXC_UART5_TX_DATA_UART5_RX
 0x020E00BCU, 0x0U, 0x020E0644U, 0x6U, 0x020E0348U

	)

316 
	#IOMUXC_UART5_TX_DATA_ENET2_CRS
 0x020E00BCU, 0x1U, 0x00000000U, 0x0U, 0x020E0348U

	)

317 
	#IOMUXC_UART5_TX_DATA_I2C2_SCL
 0x020E00BCU, 0x2U, 0x020E05ACU, 0x2U, 0x020E0348U

	)

318 
	#IOMUXC_UART5_TX_DATA_CSI_DATA14
 0x020E00BCU, 0x3U, 0x020E04FCU, 0x0U, 0x020E0348U

	)

319 
	#IOMUXC_UART5_TX_DATA_CSU_CSU_ALARM_AUT00
 0x020E00BCU, 0x4U, 0x00000000U, 0x0U, 0x020E0348U

	)

320 
	#IOMUXC_UART5_RX_DATA_UART5_RX
 0x020E00C0U, 0x0U, 0x020E0644U, 0x7U, 0x020E034CU

	)

321 
	#IOMUXC_UART5_RX_DATA_UART5_TX
 0x020E00C0U, 0x0U, 0x00000000U, 0x0U, 0x020E034CU

	)

322 
	#IOMUXC_UART5_RX_DATA_ENET2_COL
 0x020E00C0U, 0x1U, 0x00000000U, 0x0U, 0x020E034CU

	)

323 
	#IOMUXC_UART5_RX_DATA_I2C2_SDA
 0x020E00C0U, 0x2U, 0x020E05B0U, 0x2U, 0x020E034CU

	)

324 
	#IOMUXC_UART5_RX_DATA_CSI_DATA15
 0x020E00C0U, 0x3U, 0x020E0500U, 0x0U, 0x020E034CU

	)

325 
	#IOMUXC_UART5_RX_DATA_CSU_CSU_INT_DEB
 0x020E00C0U, 0x4U, 0x00000000U, 0x0U, 0x020E034CU

	)

326 
	#IOMUXC_UART5_RX_DATA_GPIO1_IO31
 0x020E00C0U, 0x5U, 0x00000000U, 0x0U, 0x020E034CU

	)

327 
	#IOMUXC_UART5_RX_DATA_ECSPI2_MISO
 0x020E00C0U, 0x8U, 0x020E0548U, 0x1U, 0x020E034CU

	)

328 
	#IOMUXC_UART5_RX_DATA_EPDC_PWRCTRL03
 0x020E00C0U, 0x9U, 0x00000000U, 0x0U, 0x020E034CU

	)

329 
	#IOMUXC_ENET1_RX_DATA0_ENET1_RDATA00
 0x020E00C4U, 0x0U, 0x00000000U, 0x0U, 0x020E0350U

	)

330 
	#IOMUXC_ENET1_RX_DATA0_UART4_RTS_B
 0x020E00C4U, 0x1U, 0x020E0638U, 0x0U, 0x020E0350U

	)

331 
	#IOMUXC_ENET1_RX_DATA0_UART4_CTS_B
 0x020E00C4U, 0x1U, 0x00000000U, 0x0U, 0x020E0350U

	)

332 
	#IOMUXC_ENET1_RX_DATA0_PWM1_OUT
 0x020E00C4U, 0x2U, 0x00000000U, 0x0U, 0x020E0350U

	)

333 
	#IOMUXC_ENET1_RX_DATA0_CSI_DATA16
 0x020E00C4U, 0x3U, 0x020E0504U, 0x0U, 0x020E0350U

	)

334 
	#IOMUXC_ENET1_RX_DATA0_FLEXCAN1_TX
 0x020E00C4U, 0x4U, 0x00000000U, 0x0U, 0x020E0350U

	)

335 
	#IOMUXC_ENET1_RX_DATA0_GPIO2_IO00
 0x020E00C4U, 0x5U, 0x00000000U, 0x0U, 0x020E0350U

	)

336 
	#IOMUXC_ENET1_RX_DATA0_KPP_ROW00
 0x020E00C4U, 0x6U, 0x020E05D0U, 0x0U, 0x020E0350U

	)

337 
	#IOMUXC_ENET1_RX_DATA0_USDHC1_LCTL
 0x020E00C4U, 0x8U, 0x00000000U, 0x0U, 0x020E0350U

	)

338 
	#IOMUXC_ENET1_RX_DATA0_EPDC_SDCE04
 0x020E00C4U, 0x9U, 0x00000000U, 0x0U, 0x020E0350U

	)

339 
	#IOMUXC_ENET1_RX_DATA1_ENET1_RDATA01
 0x020E00C8U, 0x0U, 0x00000000U, 0x0U, 0x020E0354U

	)

340 
	#IOMUXC_ENET1_RX_DATA1_UART4_CTS_B
 0x020E00C8U, 0x1U, 0x00000000U, 0x0U, 0x020E0354U

	)

341 
	#IOMUXC_ENET1_RX_DATA1_UART4_RTS_B
 0x020E00C8U, 0x1U, 0x020E0638U, 0x1U, 0x020E0354U

	)

342 
	#IOMUXC_ENET1_RX_DATA1_PWM2_OUT
 0x020E00C8U, 0x2U, 0x00000000U, 0x0U, 0x020E0354U

	)

343 
	#IOMUXC_ENET1_RX_DATA1_CSI_DATA17
 0x020E00C8U, 0x3U, 0x020E0508U, 0x0U, 0x020E0354U

	)

344 
	#IOMUXC_ENET1_RX_DATA1_FLEXCAN1_RX
 0x020E00C8U, 0x4U, 0x020E0584U, 0x1U, 0x020E0354U

	)

345 
	#IOMUXC_ENET1_RX_DATA1_GPIO2_IO01
 0x020E00C8U, 0x5U, 0x00000000U, 0x0U, 0x020E0354U

	)

346 
	#IOMUXC_ENET1_RX_DATA1_KPP_COL00
 0x020E00C8U, 0x6U, 0x020E05C4U, 0x0U, 0x020E0354U

	)

347 
	#IOMUXC_ENET1_RX_DATA1_USDHC2_LCTL
 0x020E00C8U, 0x8U, 0x00000000U, 0x0U, 0x020E0354U

	)

348 
	#IOMUXC_ENET1_RX_DATA1_EPDC_SDCE05
 0x020E00C8U, 0x9U, 0x00000000U, 0x0U, 0x020E0354U

	)

349 
	#IOMUXC_ENET1_RX_EN_ENET1_RX_EN
 0x020E00CCU, 0x0U, 0x00000000U, 0x0U, 0x020E0358U

	)

350 
	#IOMUXC_ENET1_RX_EN_UART5_RTS_B
 0x020E00CCU, 0x1U, 0x020E0640U, 0x5U, 0x020E0358U

	)

351 
	#IOMUXC_ENET1_RX_EN_UART5_CTS_B
 0x020E00CCU, 0x1U, 0x00000000U, 0x0U, 0x020E0358U

	)

352 
	#IOMUXC_ENET1_RX_EN_CSI_DATA18
 0x020E00CCU, 0x3U, 0x020E050CU, 0x0U, 0x020E0358U

	)

353 
	#IOMUXC_ENET1_RX_EN_FLEXCAN2_TX
 0x020E00CCU, 0x4U, 0x00000000U, 0x0U, 0x020E0358U

	)

354 
	#IOMUXC_ENET1_RX_EN_GPIO2_IO02
 0x020E00CCU, 0x5U, 0x00000000U, 0x0U, 0x020E0358U

	)

355 
	#IOMUXC_ENET1_RX_EN_KPP_ROW01
 0x020E00CCU, 0x6U, 0x020E05D4U, 0x0U, 0x020E0358U

	)

356 
	#IOMUXC_ENET1_RX_EN_USDHC1_VSELECT
 0x020E00CCU, 0x8U, 0x00000000U, 0x0U, 0x020E0358U

	)

357 
	#IOMUXC_ENET1_RX_EN_EPDC_SDCE06
 0x020E00CCU, 0x9U, 0x00000000U, 0x0U, 0x020E0358U

	)

358 
	#IOMUXC_ENET1_TX_DATA0_ENET1_TDATA00
 0x020E00D0U, 0x0U, 0x00000000U, 0x0U, 0x020E035CU

	)

359 
	#IOMUXC_ENET1_TX_DATA0_UART5_CTS_B
 0x020E00D0U, 0x1U, 0x00000000U, 0x0U, 0x020E035CU

	)

360 
	#IOMUXC_ENET1_TX_DATA0_UART5_RTS_B
 0x020E00D0U, 0x1U, 0x020E0640U, 0x6U, 0x020E035CU

	)

361 
	#IOMUXC_ENET1_TX_DATA0_CSI_DATA19
 0x020E00D0U, 0x3U, 0x020E0510U, 0x0U, 0x020E035CU

	)

362 
	#IOMUXC_ENET1_TX_DATA0_FLEXCAN2_RX
 0x020E00D0U, 0x4U, 0x020E0588U, 0x1U, 0x020E035CU

	)

363 
	#IOMUXC_ENET1_TX_DATA0_GPIO2_IO03
 0x020E00D0U, 0x5U, 0x00000000U, 0x0U, 0x020E035CU

	)

364 
	#IOMUXC_ENET1_TX_DATA0_KPP_COL01
 0x020E00D0U, 0x6U, 0x020E05C8U, 0x0U, 0x020E035CU

	)

365 
	#IOMUXC_ENET1_TX_DATA0_USDHC2_VSELECT
 0x020E00D0U, 0x8U, 0x00000000U, 0x0U, 0x020E035CU

	)

366 
	#IOMUXC_ENET1_TX_DATA0_EPDC_SDCE07
 0x020E00D0U, 0x9U, 0x00000000U, 0x0U, 0x020E035CU

	)

367 
	#IOMUXC_ENET1_TX_DATA1_ENET1_TDATA01
 0x020E00D4U, 0x0U, 0x00000000U, 0x0U, 0x020E0360U

	)

368 
	#IOMUXC_ENET1_TX_DATA1_UART6_CTS_B
 0x020E00D4U, 0x1U, 0x00000000U, 0x0U, 0x020E0360U

	)

369 
	#IOMUXC_ENET1_TX_DATA1_UART6_RTS_B
 0x020E00D4U, 0x1U, 0x020E0648U, 0x2U, 0x020E0360U

	)

370 
	#IOMUXC_ENET1_TX_DATA1_PWM5_OUT
 0x020E00D4U, 0x2U, 0x00000000U, 0x0U, 0x020E0360U

	)

371 
	#IOMUXC_ENET1_TX_DATA1_CSI_DATA20
 0x020E00D4U, 0x3U, 0x020E0514U, 0x0U, 0x020E0360U

	)

372 
	#IOMUXC_ENET1_TX_DATA1_ENET2_MDIO
 0x020E00D4U, 0x4U, 0x020E0580U, 0x1U, 0x020E0360U

	)

373 
	#IOMUXC_ENET1_TX_DATA1_GPIO2_IO04
 0x020E00D4U, 0x5U, 0x00000000U, 0x0U, 0x020E0360U

	)

374 
	#IOMUXC_ENET1_TX_DATA1_KPP_ROW02
 0x020E00D4U, 0x6U, 0x020E05D8U, 0x0U, 0x020E0360U

	)

375 
	#IOMUXC_ENET1_TX_DATA1_WDOG1_WDOG_RST_B_DEB
 0x020E00D4U, 0x8U, 0x00000000U, 0x0U, 0x020E0360U

	)

376 
	#IOMUXC_ENET1_TX_DATA1_EPDC_SDCE08
 0x020E00D4U, 0x9U, 0x00000000U, 0x0U, 0x020E0360U

	)

377 
	#IOMUXC_ENET1_TX_EN_ENET1_TX_EN
 0x020E00D8U, 0x0U, 0x00000000U, 0x0U, 0x020E0364U

	)

378 
	#IOMUXC_ENET1_TX_EN_UART6_RTS_B
 0x020E00D8U, 0x1U, 0x020E0648U, 0x3U, 0x020E0364U

	)

379 
	#IOMUXC_ENET1_TX_EN_UART6_CTS_B
 0x020E00D8U, 0x1U, 0x00000000U, 0x0U, 0x020E0364U

	)

380 
	#IOMUXC_ENET1_TX_EN_PWM6_OUT
 0x020E00D8U, 0x2U, 0x00000000U, 0x0U, 0x020E0364U

	)

381 
	#IOMUXC_ENET1_TX_EN_CSI_DATA21
 0x020E00D8U, 0x3U, 0x020E0518U, 0x0U, 0x020E0364U

	)

382 
	#IOMUXC_ENET1_TX_EN_ENET2_MDC
 0x020E00D8U, 0x4U, 0x00000000U, 0x0U, 0x020E0364U

	)

383 
	#IOMUXC_ENET1_TX_EN_GPIO2_IO05
 0x020E00D8U, 0x5U, 0x00000000U, 0x0U, 0x020E0364U

	)

384 
	#IOMUXC_ENET1_TX_EN_KPP_COL02
 0x020E00D8U, 0x6U, 0x020E05CCU, 0x0U, 0x020E0364U

	)

385 
	#IOMUXC_ENET1_TX_EN_WDOG2_WDOG_RST_B_DEB
 0x020E00D8U, 0x8U, 0x00000000U, 0x0U, 0x020E0364U

	)

386 
	#IOMUXC_ENET1_TX_EN_EPDC_SDCE09
 0x020E00D8U, 0x9U, 0x00000000U, 0x0U, 0x020E0364U

	)

387 
	#IOMUXC_ENET1_TX_CLK_ENET1_TX_CLK
 0x020E00DCU, 0x0U, 0x00000000U, 0x0U, 0x020E0368U

	)

388 
	#IOMUXC_ENET1_TX_CLK_UART7_CTS_B
 0x020E00DCU, 0x1U, 0x00000000U, 0x0U, 0x020E0368U

	)

389 
	#IOMUXC_ENET1_TX_CLK_UART7_RTS_B
 0x020E00DCU, 0x1U, 0x020E0650U, 0x0U, 0x020E0368U

	)

390 
	#IOMUXC_ENET1_TX_CLK_PWM7_OUT
 0x020E00DCU, 0x2U, 0x00000000U, 0x0U, 0x020E0368U

	)

391 
	#IOMUXC_ENET1_TX_CLK_CSI_DATA22
 0x020E00DCU, 0x3U, 0x020E051CU, 0x0U, 0x020E0368U

	)

392 
	#IOMUXC_ENET1_TX_CLK_ENET1_REF_CLK1
 0x020E00DCU, 0x4U, 0x020E0574U, 0x2U, 0x020E0368U

	)

393 
	#IOMUXC_ENET1_TX_CLK_GPIO2_IO06
 0x020E00DCU, 0x5U, 0x00000000U, 0x0U, 0x020E0368U

	)

394 
	#IOMUXC_ENET1_TX_CLK_KPP_ROW03
 0x020E00DCU, 0x6U, 0x00000000U, 0x0U, 0x020E0368U

	)

395 
	#IOMUXC_ENET1_TX_CLK_GPT1_CLK
 0x020E00DCU, 0x8U, 0x020E0594U, 0x1U, 0x020E0368U

	)

396 
	#IOMUXC_ENET1_TX_CLK_EPDC_SDOED
 0x020E00DCU, 0x9U, 0x00000000U, 0x0U, 0x020E0368U

	)

397 
	#IOMUXC_ENET1_RX_ER_ENET1_RX_ER
 0x020E00E0U, 0x0U, 0x00000000U, 0x0U, 0x020E036CU

	)

398 
	#IOMUXC_ENET1_RX_ER_UART7_RTS_B
 0x020E00E0U, 0x1U, 0x020E0650U, 0x1U, 0x020E036CU

	)

399 
	#IOMUXC_ENET1_RX_ER_UART7_CTS_B
 0x020E00E0U, 0x1U, 0x00000000U, 0x0U, 0x020E036CU

	)

400 
	#IOMUXC_ENET1_RX_ER_PWM8_OUT
 0x020E00E0U, 0x2U, 0x00000000U, 0x0U, 0x020E036CU

	)

401 
	#IOMUXC_ENET1_RX_ER_CSI_DATA23
 0x020E00E0U, 0x3U, 0x020E0520U, 0x0U, 0x020E036CU

	)

402 
	#IOMUXC_ENET1_RX_ER_EIM_CRE
 0x020E00E0U, 0x4U, 0x00000000U, 0x0U, 0x020E036CU

	)

403 
	#IOMUXC_ENET1_RX_ER_GPIO2_IO07
 0x020E00E0U, 0x5U, 0x00000000U, 0x0U, 0x020E036CU

	)

404 
	#IOMUXC_ENET1_RX_ER_KPP_COL03
 0x020E00E0U, 0x6U, 0x00000000U, 0x0U, 0x020E036CU

	)

405 
	#IOMUXC_ENET1_RX_ER_GPT1_CAPTURE2
 0x020E00E0U, 0x8U, 0x020E0590U, 0x1U, 0x020E036CU

	)

406 
	#IOMUXC_ENET1_RX_ER_EPDC_SDOEZ
 0x020E00E0U, 0x9U, 0x00000000U, 0x0U, 0x020E036CU

	)

407 
	#IOMUXC_ENET2_RX_DATA0_ENET2_RDATA00
 0x020E00E4U, 0x0U, 0x00000000U, 0x0U, 0x020E0370U

	)

408 
	#IOMUXC_ENET2_RX_DATA0_UART6_TX
 0x020E00E4U, 0x1U, 0x00000000U, 0x0U, 0x020E0370U

	)

409 
	#IOMUXC_ENET2_RX_DATA0_UART6_RX
 0x020E00E4U, 0x1U, 0x020E064CU, 0x1U, 0x020E0370U

	)

410 
	#IOMUXC_ENET2_RX_DATA0_I2C3_SCL
 0x020E00E4U, 0x3U, 0x020E05B4U, 0x1U, 0x020E0370U

	)

411 
	#IOMUXC_ENET2_RX_DATA0_ENET1_MDIO
 0x020E00E4U, 0x4U, 0x020E0578U, 0x1U, 0x020E0370U

	)

412 
	#IOMUXC_ENET2_RX_DATA0_GPIO2_IO08
 0x020E00E4U, 0x5U, 0x00000000U, 0x0U, 0x020E0370U

	)

413 
	#IOMUXC_ENET2_RX_DATA0_KPP_ROW04
 0x020E00E4U, 0x6U, 0x00000000U, 0x0U, 0x020E0370U

	)

414 
	#IOMUXC_ENET2_RX_DATA0_USB_OTG1_PWR
 0x020E00E4U, 0x8U, 0x00000000U, 0x0U, 0x020E0370U

	)

415 
	#IOMUXC_ENET2_RX_DATA0_EPDC_SDDO08
 0x020E00E4U, 0x9U, 0x00000000U, 0x0U, 0x020E0370U

	)

416 
	#IOMUXC_ENET2_RX_DATA1_ENET2_RDATA01
 0x020E00E8U, 0x0U, 0x00000000U, 0x0U, 0x020E0374U

	)

417 
	#IOMUXC_ENET2_RX_DATA1_UART6_RX
 0x020E00E8U, 0x1U, 0x020E064CU, 0x2U, 0x020E0374U

	)

418 
	#IOMUXC_ENET2_RX_DATA1_UART6_TX
 0x020E00E8U, 0x1U, 0x00000000U, 0x0U, 0x020E0374U

	)

419 
	#IOMUXC_ENET2_RX_DATA1_I2C3_SDA
 0x020E00E8U, 0x3U, 0x020E05B8U, 0x1U, 0x020E0374U

	)

420 
	#IOMUXC_ENET2_RX_DATA1_ENET1_MDC
 0x020E00E8U, 0x4U, 0x00000000U, 0x0U, 0x020E0374U

	)

421 
	#IOMUXC_ENET2_RX_DATA1_GPIO2_IO09
 0x020E00E8U, 0x5U, 0x00000000U, 0x0U, 0x020E0374U

	)

422 
	#IOMUXC_ENET2_RX_DATA1_KPP_COL04
 0x020E00E8U, 0x6U, 0x00000000U, 0x0U, 0x020E0374U

	)

423 
	#IOMUXC_ENET2_RX_DATA1_USB_OTG1_OC
 0x020E00E8U, 0x8U, 0x020E0664U, 0x1U, 0x020E0374U

	)

424 
	#IOMUXC_ENET2_RX_DATA1_EPDC_SDDO09
 0x020E00E8U, 0x9U, 0x00000000U, 0x0U, 0x020E0374U

	)

425 
	#IOMUXC_ENET2_RX_EN_ENET2_RX_EN
 0x020E00ECU, 0x0U, 0x00000000U, 0x0U, 0x020E0378U

	)

426 
	#IOMUXC_ENET2_RX_EN_UART7_TX
 0x020E00ECU, 0x1U, 0x00000000U, 0x0U, 0x020E0378U

	)

427 
	#IOMUXC_ENET2_RX_EN_UART7_RX
 0x020E00ECU, 0x1U, 0x020E0654U, 0x0U, 0x020E0378U

	)

428 
	#IOMUXC_ENET2_RX_EN_I2C4_SCL
 0x020E00ECU, 0x3U, 0x020E05BCU, 0x1U, 0x020E0378U

	)

429 
	#IOMUXC_ENET2_RX_EN_EIM_ADDR26
 0x020E00ECU, 0x4U, 0x00000000U, 0x0U, 0x020E0378U

	)

430 
	#IOMUXC_ENET2_RX_EN_GPIO2_IO10
 0x020E00ECU, 0x5U, 0x00000000U, 0x0U, 0x020E0378U

	)

431 
	#IOMUXC_ENET2_RX_EN_KPP_ROW05
 0x020E00ECU, 0x6U, 0x00000000U, 0x0U, 0x020E0378U

	)

432 
	#IOMUXC_ENET2_RX_EN_ENET1_REF_CLK_25M
 0x020E00ECU, 0x8U, 0x00000000U, 0x0U, 0x020E0378U

	)

433 
	#IOMUXC_ENET2_RX_EN_EPDC_SDDO10
 0x020E00ECU, 0x9U, 0x00000000U, 0x0U, 0x020E0378U

	)

434 
	#IOMUXC_ENET2_TX_DATA0_ENET2_TDATA00
 0x020E00F0U, 0x0U, 0x00000000U, 0x0U, 0x020E037CU

	)

435 
	#IOMUXC_ENET2_TX_DATA0_UART7_RX
 0x020E00F0U, 0x1U, 0x020E0654U, 0x1U, 0x020E037CU

	)

436 
	#IOMUXC_ENET2_TX_DATA0_UART7_TX
 0x020E00F0U, 0x1U, 0x00000000U, 0x0U, 0x020E037CU

	)

437 
	#IOMUXC_ENET2_TX_DATA0_I2C4_SDA
 0x020E00F0U, 0x3U, 0x020E05C0U, 0x1U, 0x020E037CU

	)

438 
	#IOMUXC_ENET2_TX_DATA0_EIM_EB_B02
 0x020E00F0U, 0x4U, 0x00000000U, 0x0U, 0x020E037CU

	)

439 
	#IOMUXC_ENET2_TX_DATA0_GPIO2_IO11
 0x020E00F0U, 0x5U, 0x00000000U, 0x0U, 0x020E037CU

	)

440 
	#IOMUXC_ENET2_TX_DATA0_KPP_COL05
 0x020E00F0U, 0x6U, 0x00000000U, 0x0U, 0x020E037CU

	)

441 
	#IOMUXC_ENET2_TX_DATA0_EPDC_SDDO11
 0x020E00F0U, 0x9U, 0x00000000U, 0x0U, 0x020E037CU

	)

442 
	#IOMUXC_ENET2_TX_DATA1_ENET2_TDATA01
 0x020E00F4U, 0x0U, 0x00000000U, 0x0U, 0x020E0380U

	)

443 
	#IOMUXC_ENET2_TX_DATA1_UART8_TX
 0x020E00F4U, 0x1U, 0x00000000U, 0x0U, 0x020E0380U

	)

444 
	#IOMUXC_ENET2_TX_DATA1_UART8_RX
 0x020E00F4U, 0x1U, 0x020E065CU, 0x0U, 0x020E0380U

	)

445 
	#IOMUXC_ENET2_TX_DATA1_ECSPI4_SCLK
 0x020E00F4U, 0x3U, 0x020E0564U, 0x0U, 0x020E0380U

	)

446 
	#IOMUXC_ENET2_TX_DATA1_EIM_EB_B03
 0x020E00F4U, 0x4U, 0x00000000U, 0x0U, 0x020E0380U

	)

447 
	#IOMUXC_ENET2_TX_DATA1_GPIO2_IO12
 0x020E00F4U, 0x5U, 0x00000000U, 0x0U, 0x020E0380U

	)

448 
	#IOMUXC_ENET2_TX_DATA1_KPP_ROW06
 0x020E00F4U, 0x6U, 0x00000000U, 0x0U, 0x020E0380U

	)

449 
	#IOMUXC_ENET2_TX_DATA1_USB_OTG2_PWR
 0x020E00F4U, 0x8U, 0x00000000U, 0x0U, 0x020E0380U

	)

450 
	#IOMUXC_ENET2_TX_DATA1_EPDC_SDDO12
 0x020E00F4U, 0x9U, 0x00000000U, 0x0U, 0x020E0380U

	)

451 
	#IOMUXC_ENET2_TX_EN_ENET2_TX_EN
 0x020E00F8U, 0x0U, 0x00000000U, 0x0U, 0x020E0384U

	)

452 
	#IOMUXC_ENET2_TX_EN_UART8_RX
 0x020E00F8U, 0x1U, 0x020E065CU, 0x1U, 0x020E0384U

	)

453 
	#IOMUXC_ENET2_TX_EN_UART8_TX
 0x020E00F8U, 0x1U, 0x00000000U, 0x0U, 0x020E0384U

	)

454 
	#IOMUXC_ENET2_TX_EN_ECSPI4_MOSI
 0x020E00F8U, 0x3U, 0x020E056CU, 0x0U, 0x020E0384U

	)

455 
	#IOMUXC_ENET2_TX_EN_EIM_ACLK_FREERUN
 0x020E00F8U, 0x4U, 0x00000000U, 0x0U, 0x020E0384U

	)

456 
	#IOMUXC_ENET2_TX_EN_GPIO2_IO13
 0x020E00F8U, 0x5U, 0x00000000U, 0x0U, 0x020E0384U

	)

457 
	#IOMUXC_ENET2_TX_EN_KPP_COL06
 0x020E00F8U, 0x6U, 0x00000000U, 0x0U, 0x020E0384U

	)

458 
	#IOMUXC_ENET2_TX_EN_USB_OTG2_OC
 0x020E00F8U, 0x8U, 0x020E0660U, 0x1U, 0x020E0384U

	)

459 
	#IOMUXC_ENET2_TX_EN_EPDC_SDDO13
 0x020E00F8U, 0x9U, 0x00000000U, 0x0U, 0x020E0384U

	)

460 
	#IOMUXC_ENET2_TX_CLK_ENET2_TX_CLK
 0x020E00FCU, 0x0U, 0x00000000U, 0x0U, 0x020E0388U

	)

461 
	#IOMUXC_ENET2_TX_CLK_UART8_CTS_B
 0x020E00FCU, 0x1U, 0x00000000U, 0x0U, 0x020E0388U

	)

462 
	#IOMUXC_ENET2_TX_CLK_UART8_RTS_B
 0x020E00FCU, 0x1U, 0x020E0658U, 0x0U, 0x020E0388U

	)

463 
	#IOMUXC_ENET2_TX_CLK_ECSPI4_MISO
 0x020E00FCU, 0x3U, 0x020E0568U, 0x0U, 0x020E0388U

	)

464 
	#IOMUXC_ENET2_TX_CLK_ENET2_REF_CLK2
 0x020E00FCU, 0x4U, 0x020E057CU, 0x2U, 0x020E0388U

	)

465 
	#IOMUXC_ENET2_TX_CLK_GPIO2_IO14
 0x020E00FCU, 0x5U, 0x00000000U, 0x0U, 0x020E0388U

	)

466 
	#IOMUXC_ENET2_TX_CLK_KPP_ROW07
 0x020E00FCU, 0x6U, 0x00000000U, 0x0U, 0x020E0388U

	)

467 
	#IOMUXC_ENET2_TX_CLK_ANATOP_OTG2_ID
 0x020E00FCU, 0x8U, 0x020E04BCU, 0x1U, 0x020E0388U

	)

468 
	#IOMUXC_ENET2_TX_CLK_EPDC_SDDO14
 0x020E00FCU, 0x9U, 0x00000000U, 0x0U, 0x020E0388U

	)

469 
	#IOMUXC_ENET2_RX_ER_ENET2_RX_ER
 0x020E0100U, 0x0U, 0x00000000U, 0x0U, 0x020E038CU

	)

470 
	#IOMUXC_ENET2_RX_ER_UART8_RTS_B
 0x020E0100U, 0x1U, 0x020E0658U, 0x1U, 0x020E038CU

	)

471 
	#IOMUXC_ENET2_RX_ER_UART8_CTS_B
 0x020E0100U, 0x1U, 0x00000000U, 0x0U, 0x020E038CU

	)

472 
	#IOMUXC_ENET2_RX_ER_ECSPI4_SS0
 0x020E0100U, 0x3U, 0x020E0570U, 0x0U, 0x020E038CU

	)

473 
	#IOMUXC_ENET2_RX_ER_EIM_ADDR25
 0x020E0100U, 0x4U, 0x00000000U, 0x0U, 0x020E038CU

	)

474 
	#IOMUXC_ENET2_RX_ER_GPIO2_IO15
 0x020E0100U, 0x5U, 0x00000000U, 0x0U, 0x020E038CU

	)

475 
	#IOMUXC_ENET2_RX_ER_KPP_COL07
 0x020E0100U, 0x6U, 0x00000000U, 0x0U, 0x020E038CU

	)

476 
	#IOMUXC_ENET2_RX_ER_WDOG1_WDOG_ANY
 0x020E0100U, 0x8U, 0x00000000U, 0x0U, 0x020E038CU

	)

477 
	#IOMUXC_ENET2_RX_ER_EPDC_SDDO15
 0x020E0100U, 0x9U, 0x00000000U, 0x0U, 0x020E038CU

	)

478 
	#IOMUXC_LCD_CLK_LCDIF_CLK
 0x020E0104U, 0x0U, 0x00000000U, 0x0U, 0x020E0390U

	)

479 
	#IOMUXC_LCD_CLK_LCDIF_WR_RWN
 0x020E0104U, 0x1U, 0x00000000U, 0x0U, 0x020E0390U

	)

480 
	#IOMUXC_LCD_CLK_UART4_TX
 0x020E0104U, 0x2U, 0x00000000U, 0x0U, 0x020E0390U

	)

481 
	#IOMUXC_LCD_CLK_UART4_RX
 0x020E0104U, 0x2U, 0x020E063CU, 0x2U, 0x020E0390U

	)

482 
	#IOMUXC_LCD_CLK_SAI3_MCLK
 0x020E0104U, 0x3U, 0x020E0600U, 0x0U, 0x020E0390U

	)

483 
	#IOMUXC_LCD_CLK_EIM_CS2_B
 0x020E0104U, 0x4U, 0x00000000U, 0x0U, 0x020E0390U

	)

484 
	#IOMUXC_LCD_CLK_GPIO3_IO00
 0x020E0104U, 0x5U, 0x00000000U, 0x0U, 0x020E0390U

	)

485 
	#IOMUXC_LCD_CLK_WDOG1_WDOG_RST_B_DEB
 0x020E0104U, 0x8U, 0x00000000U, 0x0U, 0x020E0390U

	)

486 
	#IOMUXC_LCD_CLK_EPDC_SDCLK
 0x020E0104U, 0x9U, 0x00000000U, 0x0U, 0x020E0390U

	)

487 
	#IOMUXC_LCD_ENABLE_LCDIF_ENABLE
 0x020E0108U, 0x0U, 0x00000000U, 0x0U, 0x020E0394U

	)

488 
	#IOMUXC_LCD_ENABLE_LCDIF_RD_E
 0x020E0108U, 0x1U, 0x00000000U, 0x0U, 0x020E0394U

	)

489 
	#IOMUXC_LCD_ENABLE_UART4_RX
 0x020E0108U, 0x2U, 0x020E063CU, 0x3U, 0x020E0394U

	)

490 
	#IOMUXC_LCD_ENABLE_UART4_TX
 0x020E0108U, 0x2U, 0x00000000U, 0x0U, 0x020E0394U

	)

491 
	#IOMUXC_LCD_ENABLE_SAI3_TX_SYNC
 0x020E0108U, 0x3U, 0x020E060CU, 0x0U, 0x020E0394U

	)

492 
	#IOMUXC_LCD_ENABLE_EIM_CS3_B
 0x020E0108U, 0x4U, 0x00000000U, 0x0U, 0x020E0394U

	)

493 
	#IOMUXC_LCD_ENABLE_GPIO3_IO01
 0x020E0108U, 0x5U, 0x00000000U, 0x0U, 0x020E0394U

	)

494 
	#IOMUXC_LCD_ENABLE_ECSPI2_RDY
 0x020E0108U, 0x8U, 0x00000000U, 0x0U, 0x020E0394U

	)

495 
	#IOMUXC_LCD_ENABLE_EPDC_SDLE
 0x020E0108U, 0x9U, 0x00000000U, 0x0U, 0x020E0394U

	)

496 
	#IOMUXC_LCD_HSYNC_LCDIF_HSYNC
 0x020E010CU, 0x0U, 0x020E05DCU, 0x0U, 0x020E0398U

	)

497 
	#IOMUXC_LCD_HSYNC_LCDIF_RS
 0x020E010CU, 0x1U, 0x00000000U, 0x0U, 0x020E0398U

	)

498 
	#IOMUXC_LCD_HSYNC_UART4_CTS_B
 0x020E010CU, 0x2U, 0x00000000U, 0x0U, 0x020E0398U

	)

499 
	#IOMUXC_LCD_HSYNC_UART4_RTS_B
 0x020E010CU, 0x2U, 0x020E0638U, 0x2U, 0x020E0398U

	)

500 
	#IOMUXC_LCD_HSYNC_SAI3_TX_BCLK
 0x020E010CU, 0x3U, 0x020E0608U, 0x0U, 0x020E0398U

	)

501 
	#IOMUXC_LCD_HSYNC_WDOG3_WDOG_RST_B_DEB
 0x020E010CU, 0x4U, 0x00000000U, 0x0U, 0x020E0398U

	)

502 
	#IOMUXC_LCD_HSYNC_GPIO3_IO02
 0x020E010CU, 0x5U, 0x00000000U, 0x0U, 0x020E0398U

	)

503 
	#IOMUXC_LCD_HSYNC_ECSPI2_SS1
 0x020E010CU, 0x8U, 0x00000000U, 0x0U, 0x020E0398U

	)

504 
	#IOMUXC_LCD_HSYNC_EPDC_SDOE
 0x020E010CU, 0x9U, 0x00000000U, 0x0U, 0x020E0398U

	)

505 
	#IOMUXC_LCD_VSYNC_LCDIF_VSYNC
 0x020E0110U, 0x0U, 0x00000000U, 0x0U, 0x020E039CU

	)

506 
	#IOMUXC_LCD_VSYNC_LCDIF_BUSY
 0x020E0110U, 0x1U, 0x020E05DCU, 0x1U, 0x020E039CU

	)

507 
	#IOMUXC_LCD_VSYNC_UART4_RTS_B
 0x020E0110U, 0x2U, 0x020E0638U, 0x3U, 0x020E039CU

	)

508 
	#IOMUXC_LCD_VSYNC_UART4_CTS_B
 0x020E0110U, 0x2U, 0x00000000U, 0x0U, 0x020E039CU

	)

509 
	#IOMUXC_LCD_VSYNC_SAI3_RX_DATA
 0x020E0110U, 0x3U, 0x020E0604U, 0x0U, 0x020E039CU

	)

510 
	#IOMUXC_LCD_VSYNC_WDOG2_WDOG_B
 0x020E0110U, 0x4U, 0x00000000U, 0x0U, 0x020E039CU

	)

511 
	#IOMUXC_LCD_VSYNC_GPIO3_IO03
 0x020E0110U, 0x5U, 0x00000000U, 0x0U, 0x020E039CU

	)

512 
	#IOMUXC_LCD_VSYNC_ECSPI2_SS2
 0x020E0110U, 0x8U, 0x00000000U, 0x0U, 0x020E039CU

	)

513 
	#IOMUXC_LCD_VSYNC_EPDC_SDCE00
 0x020E0110U, 0x9U, 0x00000000U, 0x0U, 0x020E039CU

	)

514 
	#IOMUXC_LCD_RESET_LCDIF_RESET
 0x020E0114U, 0x0U, 0x00000000U, 0x0U, 0x020E03A0U

	)

515 
	#IOMUXC_LCD_RESET_LCDIF_CS
 0x020E0114U, 0x1U, 0x00000000U, 0x0U, 0x020E03A0U

	)

516 
	#IOMUXC_LCD_RESET_CA7_MX6ULL_EVENTI
 0x020E0114U, 0x2U, 0x00000000U, 0x0U, 0x020E03A0U

	)

517 
	#IOMUXC_LCD_RESET_SAI3_TX_DATA
 0x020E0114U, 0x3U, 0x00000000U, 0x0U, 0x020E03A0U

	)

518 
	#IOMUXC_LCD_RESET_WDOG1_WDOG_ANY
 0x020E0114U, 0x4U, 0x00000000U, 0x0U, 0x020E03A0U

	)

519 
	#IOMUXC_LCD_RESET_GPIO3_IO04
 0x020E0114U, 0x5U, 0x00000000U, 0x0U, 0x020E03A0U

	)

520 
	#IOMUXC_LCD_RESET_ECSPI2_SS3
 0x020E0114U, 0x8U, 0x00000000U, 0x0U, 0x020E03A0U

	)

521 
	#IOMUXC_LCD_RESET_EPDC_GDOE
 0x020E0114U, 0x9U, 0x00000000U, 0x0U, 0x020E03A0U

	)

522 
	#IOMUXC_LCD_DATA00_LCDIF_DATA00
 0x020E0118U, 0x0U, 0x00000000U, 0x0U, 0x020E03A4U

	)

523 
	#IOMUXC_LCD_DATA00_PWM1_OUT
 0x020E0118U, 0x1U, 0x00000000U, 0x0U, 0x020E03A4U

	)

524 
	#IOMUXC_LCD_DATA00_ENET1_1588_EVENT2_IN
 0x020E0118U, 0x3U, 0x00000000U, 0x0U, 0x020E03A4U

	)

525 
	#IOMUXC_LCD_DATA00_I2C3_SDA
 0x020E0118U, 0x4U, 0x020E05B8U, 0x2U, 0x020E03A4U

	)

526 
	#IOMUXC_LCD_DATA00_GPIO3_IO05
 0x020E0118U, 0x5U, 0x00000000U, 0x0U, 0x020E03A4U

	)

527 
	#IOMUXC_LCD_DATA00_SRC_BT_CFG00
 0x020E0118U, 0x6U, 0x00000000U, 0x0U, 0x020E03A4U

	)

528 
	#IOMUXC_LCD_DATA00_SAI1_MCLK
 0x020E0118U, 0x8U, 0x020E05E0U, 0x1U, 0x020E03A4U

	)

529 
	#IOMUXC_LCD_DATA00_EPDC_SDDO00
 0x020E0118U, 0x9U, 0x00000000U, 0x0U, 0x020E03A4U

	)

530 
	#IOMUXC_LCD_DATA01_LCDIF_DATA01
 0x020E011CU, 0x0U, 0x00000000U, 0x0U, 0x020E03A8U

	)

531 
	#IOMUXC_LCD_DATA01_PWM2_OUT
 0x020E011CU, 0x1U, 0x00000000U, 0x0U, 0x020E03A8U

	)

532 
	#IOMUXC_LCD_DATA01_ENET1_1588_EVENT2_OUT
 0x020E011CU, 0x3U, 0x00000000U, 0x0U, 0x020E03A8U

	)

533 
	#IOMUXC_LCD_DATA01_I2C3_SCL
 0x020E011CU, 0x4U, 0x020E05B4U, 0x2U, 0x020E03A8U

	)

534 
	#IOMUXC_LCD_DATA01_GPIO3_IO06
 0x020E011CU, 0x5U, 0x00000000U, 0x0U, 0x020E03A8U

	)

535 
	#IOMUXC_LCD_DATA01_SRC_BT_CFG01
 0x020E011CU, 0x6U, 0x00000000U, 0x0U, 0x020E03A8U

	)

536 
	#IOMUXC_LCD_DATA01_SAI1_TX_SYNC
 0x020E011CU, 0x8U, 0x020E05ECU, 0x0U, 0x020E03A8U

	)

537 
	#IOMUXC_LCD_DATA01_EPDC_SDDO01
 0x020E011CU, 0x9U, 0x00000000U, 0x0U, 0x020E03A8U

	)

538 
	#IOMUXC_LCD_DATA02_LCDIF_DATA02
 0x020E0120U, 0x0U, 0x00000000U, 0x0U, 0x020E03ACU

	)

539 
	#IOMUXC_LCD_DATA02_PWM3_OUT
 0x020E0120U, 0x1U, 0x00000000U, 0x0U, 0x020E03ACU

	)

540 
	#IOMUXC_LCD_DATA02_ENET1_1588_EVENT3_IN
 0x020E0120U, 0x3U, 0x00000000U, 0x0U, 0x020E03ACU

	)

541 
	#IOMUXC_LCD_DATA02_I2C4_SDA
 0x020E0120U, 0x4U, 0x020E05C0U, 0x2U, 0x020E03ACU

	)

542 
	#IOMUXC_LCD_DATA02_GPIO3_IO07
 0x020E0120U, 0x5U, 0x00000000U, 0x0U, 0x020E03ACU

	)

543 
	#IOMUXC_LCD_DATA02_SRC_BT_CFG02
 0x020E0120U, 0x6U, 0x00000000U, 0x0U, 0x020E03ACU

	)

544 
	#IOMUXC_LCD_DATA02_SAI1_TX_BCLK
 0x020E0120U, 0x8U, 0x020E05E8U, 0x0U, 0x020E03ACU

	)

545 
	#IOMUXC_LCD_DATA02_EPDC_SDDO02
 0x020E0120U, 0x9U, 0x00000000U, 0x0U, 0x020E03ACU

	)

546 
	#IOMUXC_LCD_DATA03_LCDIF_DATA03
 0x020E0124U, 0x0U, 0x00000000U, 0x0U, 0x020E03B0U

	)

547 
	#IOMUXC_LCD_DATA03_PWM4_OUT
 0x020E0124U, 0x1U, 0x00000000U, 0x0U, 0x020E03B0U

	)

548 
	#IOMUXC_LCD_DATA03_ENET1_1588_EVENT3_OUT
 0x020E0124U, 0x3U, 0x00000000U, 0x0U, 0x020E03B0U

	)

549 
	#IOMUXC_LCD_DATA03_I2C4_SCL
 0x020E0124U, 0x4U, 0x020E05BCU, 0x2U, 0x020E03B0U

	)

550 
	#IOMUXC_LCD_DATA03_GPIO3_IO08
 0x020E0124U, 0x5U, 0x00000000U, 0x0U, 0x020E03B0U

	)

551 
	#IOMUXC_LCD_DATA03_SRC_BT_CFG03
 0x020E0124U, 0x6U, 0x00000000U, 0x0U, 0x020E03B0U

	)

552 
	#IOMUXC_LCD_DATA03_SAI1_RX_DATA
 0x020E0124U, 0x8U, 0x020E05E4U, 0x0U, 0x020E03B0U

	)

553 
	#IOMUXC_LCD_DATA03_EPDC_SDDO03
 0x020E0124U, 0x9U, 0x00000000U, 0x0U, 0x020E03B0U

	)

554 
	#IOMUXC_LCD_DATA04_LCDIF_DATA04
 0x020E0128U, 0x0U, 0x00000000U, 0x0U, 0x020E03B4U

	)

555 
	#IOMUXC_LCD_DATA04_UART8_CTS_B
 0x020E0128U, 0x1U, 0x00000000U, 0x0U, 0x020E03B4U

	)

556 
	#IOMUXC_LCD_DATA04_UART8_RTS_B
 0x020E0128U, 0x1U, 0x020E0658U, 0x2U, 0x020E03B4U

	)

557 
	#IOMUXC_LCD_DATA04_ENET2_1588_EVENT2_IN
 0x020E0128U, 0x3U, 0x00000000U, 0x0U, 0x020E03B4U

	)

558 
	#IOMUXC_LCD_DATA04_SPDIF_SR_CLK
 0x020E0128U, 0x4U, 0x00000000U, 0x0U, 0x020E03B4U

	)

559 
	#IOMUXC_LCD_DATA04_GPIO3_IO09
 0x020E0128U, 0x5U, 0x00000000U, 0x0U, 0x020E03B4U

	)

560 
	#IOMUXC_LCD_DATA04_SRC_BT_CFG04
 0x020E0128U, 0x6U, 0x00000000U, 0x0U, 0x020E03B4U

	)

561 
	#IOMUXC_LCD_DATA04_SAI1_TX_DATA
 0x020E0128U, 0x8U, 0x00000000U, 0x0U, 0x020E03B4U

	)

562 
	#IOMUXC_LCD_DATA04_EPDC_SDDO04
 0x020E0128U, 0x9U, 0x00000000U, 0x0U, 0x020E03B4U

	)

563 
	#IOMUXC_LCD_DATA05_LCDIF_DATA05
 0x020E012CU, 0x0U, 0x00000000U, 0x0U, 0x020E03B8U

	)

564 
	#IOMUXC_LCD_DATA05_UART8_RTS_B
 0x020E012CU, 0x1U, 0x020E0658U, 0x3U, 0x020E03B8U

	)

565 
	#IOMUXC_LCD_DATA05_UART8_CTS_B
 0x020E012CU, 0x1U, 0x00000000U, 0x0U, 0x020E03B8U

	)

566 
	#IOMUXC_LCD_DATA05_ENET2_1588_EVENT2_OUT
 0x020E012CU, 0x3U, 0x00000000U, 0x0U, 0x020E03B8U

	)

567 
	#IOMUXC_LCD_DATA05_SPDIF_OUT
 0x020E012CU, 0x4U, 0x00000000U, 0x0U, 0x020E03B8U

	)

568 
	#IOMUXC_LCD_DATA05_GPIO3_IO10
 0x020E012CU, 0x5U, 0x00000000U, 0x0U, 0x020E03B8U

	)

569 
	#IOMUXC_LCD_DATA05_SRC_BT_CFG05
 0x020E012CU, 0x6U, 0x00000000U, 0x0U, 0x020E03B8U

	)

570 
	#IOMUXC_LCD_DATA05_ECSPI1_SS1
 0x020E012CU, 0x8U, 0x00000000U, 0x0U, 0x020E03B8U

	)

571 
	#IOMUXC_LCD_DATA05_EPDC_SDDO05
 0x020E012CU, 0x9U, 0x00000000U, 0x0U, 0x020E03B8U

	)

572 
	#IOMUXC_LCD_DATA06_LCDIF_DATA06
 0x020E0130U, 0x0U, 0x00000000U, 0x0U, 0x020E03BCU

	)

573 
	#IOMUXC_LCD_DATA06_UART7_CTS_B
 0x020E0130U, 0x1U, 0x00000000U, 0x0U, 0x020E03BCU

	)

574 
	#IOMUXC_LCD_DATA06_UART7_RTS_B
 0x020E0130U, 0x1U, 0x020E0650U, 0x2U, 0x020E03BCU

	)

575 
	#IOMUXC_LCD_DATA06_ENET2_1588_EVENT3_IN
 0x020E0130U, 0x3U, 0x00000000U, 0x0U, 0x020E03BCU

	)

576 
	#IOMUXC_LCD_DATA06_SPDIF_LOCK
 0x020E0130U, 0x4U, 0x00000000U, 0x0U, 0x020E03BCU

	)

577 
	#IOMUXC_LCD_DATA06_GPIO3_IO11
 0x020E0130U, 0x5U, 0x00000000U, 0x0U, 0x020E03BCU

	)

578 
	#IOMUXC_LCD_DATA06_SRC_BT_CFG06
 0x020E0130U, 0x6U, 0x00000000U, 0x0U, 0x020E03BCU

	)

579 
	#IOMUXC_LCD_DATA06_ECSPI1_SS2
 0x020E0130U, 0x8U, 0x00000000U, 0x0U, 0x020E03BCU

	)

580 
	#IOMUXC_LCD_DATA06_EPDC_SDDO06
 0x020E0130U, 0x9U, 0x00000000U, 0x0U, 0x020E03BCU

	)

581 
	#IOMUXC_LCD_DATA07_LCDIF_DATA07
 0x020E0134U, 0x0U, 0x00000000U, 0x0U, 0x020E03C0U

	)

582 
	#IOMUXC_LCD_DATA07_UART7_RTS_B
 0x020E0134U, 0x1U, 0x020E0650U, 0x3U, 0x020E03C0U

	)

583 
	#IOMUXC_LCD_DATA07_UART7_CTS_B
 0x020E0134U, 0x1U, 0x00000000U, 0x0U, 0x020E03C0U

	)

584 
	#IOMUXC_LCD_DATA07_ENET2_1588_EVENT3_OUT
 0x020E0134U, 0x3U, 0x00000000U, 0x0U, 0x020E03C0U

	)

585 
	#IOMUXC_LCD_DATA07_SPDIF_EXT_CLK
 0x020E0134U, 0x4U, 0x020E061CU, 0x0U, 0x020E03C0U

	)

586 
	#IOMUXC_LCD_DATA07_GPIO3_IO12
 0x020E0134U, 0x5U, 0x00000000U, 0x0U, 0x020E03C0U

	)

587 
	#IOMUXC_LCD_DATA07_SRC_BT_CFG07
 0x020E0134U, 0x6U, 0x00000000U, 0x0U, 0x020E03C0U

	)

588 
	#IOMUXC_LCD_DATA07_ECSPI1_SS3
 0x020E0134U, 0x8U, 0x00000000U, 0x0U, 0x020E03C0U

	)

589 
	#IOMUXC_LCD_DATA07_EPDC_SDDO07
 0x020E0134U, 0x9U, 0x00000000U, 0x0U, 0x020E03C0U

	)

590 
	#IOMUXC_LCD_DATA08_LCDIF_DATA08
 0x020E0138U, 0x0U, 0x00000000U, 0x0U, 0x020E03C4U

	)

591 
	#IOMUXC_LCD_DATA08_SPDIF_IN
 0x020E0138U, 0x1U, 0x020E0618U, 0x2U, 0x020E03C4U

	)

592 
	#IOMUXC_LCD_DATA08_CSI_DATA16
 0x020E0138U, 0x3U, 0x020E0504U, 0x1U, 0x020E03C4U

	)

593 
	#IOMUXC_LCD_DATA08_EIM_DATA00
 0x020E0138U, 0x4U, 0x00000000U, 0x0U, 0x020E03C4U

	)

594 
	#IOMUXC_LCD_DATA08_GPIO3_IO13
 0x020E0138U, 0x5U, 0x00000000U, 0x0U, 0x020E03C4U

	)

595 
	#IOMUXC_LCD_DATA08_SRC_BT_CFG08
 0x020E0138U, 0x6U, 0x00000000U, 0x0U, 0x020E03C4U

	)

596 
	#IOMUXC_LCD_DATA08_FLEXCAN1_TX
 0x020E0138U, 0x8U, 0x00000000U, 0x0U, 0x020E03C4U

	)

597 
	#IOMUXC_LCD_DATA08_EPDC_PWRIRQ
 0x020E0138U, 0x9U, 0x00000000U, 0x0U, 0x020E03C4U

	)

598 
	#IOMUXC_LCD_DATA09_LCDIF_DATA09
 0x020E013CU, 0x0U, 0x00000000U, 0x0U, 0x020E03C8U

	)

599 
	#IOMUXC_LCD_DATA09_SAI3_MCLK
 0x020E013CU, 0x1U, 0x020E0600U, 0x1U, 0x020E03C8U

	)

600 
	#IOMUXC_LCD_DATA09_CSI_DATA17
 0x020E013CU, 0x3U, 0x020E0508U, 0x1U, 0x020E03C8U

	)

601 
	#IOMUXC_LCD_DATA09_EIM_DATA01
 0x020E013CU, 0x4U, 0x00000000U, 0x0U, 0x020E03C8U

	)

602 
	#IOMUXC_LCD_DATA09_GPIO3_IO14
 0x020E013CU, 0x5U, 0x00000000U, 0x0U, 0x020E03C8U

	)

603 
	#IOMUXC_LCD_DATA09_SRC_BT_CFG09
 0x020E013CU, 0x6U, 0x00000000U, 0x0U, 0x020E03C8U

	)

604 
	#IOMUXC_LCD_DATA09_FLEXCAN1_RX
 0x020E013CU, 0x8U, 0x020E0584U, 0x2U, 0x020E03C8U

	)

605 
	#IOMUXC_LCD_DATA09_EPDC_PWRWAKE
 0x020E013CU, 0x9U, 0x00000000U, 0x0U, 0x020E03C8U

	)

606 
	#IOMUXC_LCD_DATA10_LCDIF_DATA10
 0x020E0140U, 0x0U, 0x00000000U, 0x0U, 0x020E03CCU

	)

607 
	#IOMUXC_LCD_DATA10_SAI3_RX_SYNC
 0x020E0140U, 0x1U, 0x00000000U, 0x0U, 0x020E03CCU

	)

608 
	#IOMUXC_LCD_DATA10_CSI_DATA18
 0x020E0140U, 0x3U, 0x020E050CU, 0x1U, 0x020E03CCU

	)

609 
	#IOMUXC_LCD_DATA10_EIM_DATA02
 0x020E0140U, 0x4U, 0x00000000U, 0x0U, 0x020E03CCU

	)

610 
	#IOMUXC_LCD_DATA10_GPIO3_IO15
 0x020E0140U, 0x5U, 0x00000000U, 0x0U, 0x020E03CCU

	)

611 
	#IOMUXC_LCD_DATA10_SRC_BT_CFG10
 0x020E0140U, 0x6U, 0x00000000U, 0x0U, 0x020E03CCU

	)

612 
	#IOMUXC_LCD_DATA10_FLEXCAN2_TX
 0x020E0140U, 0x8U, 0x00000000U, 0x0U, 0x020E03CCU

	)

613 
	#IOMUXC_LCD_DATA10_EPDC_PWRCOM
 0x020E0140U, 0x9U, 0x00000000U, 0x0U, 0x020E03CCU

	)

614 
	#IOMUXC_LCD_DATA11_LCDIF_DATA11
 0x020E0144U, 0x0U, 0x00000000U, 0x0U, 0x020E03D0U

	)

615 
	#IOMUXC_LCD_DATA11_SAI3_RX_BCLK
 0x020E0144U, 0x1U, 0x00000000U, 0x0U, 0x020E03D0U

	)

616 
	#IOMUXC_LCD_DATA11_CSI_DATA19
 0x020E0144U, 0x3U, 0x020E0510U, 0x1U, 0x020E03D0U

	)

617 
	#IOMUXC_LCD_DATA11_EIM_DATA03
 0x020E0144U, 0x4U, 0x00000000U, 0x0U, 0x020E03D0U

	)

618 
	#IOMUXC_LCD_DATA11_GPIO3_IO16
 0x020E0144U, 0x5U, 0x00000000U, 0x0U, 0x020E03D0U

	)

619 
	#IOMUXC_LCD_DATA11_SRC_BT_CFG11
 0x020E0144U, 0x6U, 0x00000000U, 0x0U, 0x020E03D0U

	)

620 
	#IOMUXC_LCD_DATA11_FLEXCAN2_RX
 0x020E0144U, 0x8U, 0x020E0588U, 0x2U, 0x020E03D0U

	)

621 
	#IOMUXC_LCD_DATA11_EPDC_PWRSTAT
 0x020E0144U, 0x9U, 0x00000000U, 0x0U, 0x020E03D0U

	)

622 
	#IOMUXC_LCD_DATA12_LCDIF_DATA12
 0x020E0148U, 0x0U, 0x00000000U, 0x0U, 0x020E03D4U

	)

623 
	#IOMUXC_LCD_DATA12_SAI3_TX_SYNC
 0x020E0148U, 0x1U, 0x020E060CU, 0x1U, 0x020E03D4U

	)

624 
	#IOMUXC_LCD_DATA12_CSI_DATA20
 0x020E0148U, 0x3U, 0x020E0514U, 0x1U, 0x020E03D4U

	)

625 
	#IOMUXC_LCD_DATA12_EIM_DATA04
 0x020E0148U, 0x4U, 0x00000000U, 0x0U, 0x020E03D4U

	)

626 
	#IOMUXC_LCD_DATA12_GPIO3_IO17
 0x020E0148U, 0x5U, 0x00000000U, 0x0U, 0x020E03D4U

	)

627 
	#IOMUXC_LCD_DATA12_SRC_BT_CFG12
 0x020E0148U, 0x6U, 0x00000000U, 0x0U, 0x020E03D4U

	)

628 
	#IOMUXC_LCD_DATA12_ECSPI1_RDY
 0x020E0148U, 0x8U, 0x00000000U, 0x0U, 0x020E03D4U

	)

629 
	#IOMUXC_LCD_DATA12_EPDC_PWRCTRL00
 0x020E0148U, 0x9U, 0x00000000U, 0x0U, 0x020E03D4U

	)

630 
	#IOMUXC_LCD_DATA13_LCDIF_DATA13
 0x020E014CU, 0x0U, 0x00000000U, 0x0U, 0x020E03D8U

	)

631 
	#IOMUXC_LCD_DATA13_SAI3_TX_BCLK
 0x020E014CU, 0x1U, 0x020E0608U, 0x1U, 0x020E03D8U

	)

632 
	#IOMUXC_LCD_DATA13_CSI_DATA21
 0x020E014CU, 0x3U, 0x020E0518U, 0x1U, 0x020E03D8U

	)

633 
	#IOMUXC_LCD_DATA13_EIM_DATA05
 0x020E014CU, 0x4U, 0x00000000U, 0x0U, 0x020E03D8U

	)

634 
	#IOMUXC_LCD_DATA13_GPIO3_IO18
 0x020E014CU, 0x5U, 0x00000000U, 0x0U, 0x020E03D8U

	)

635 
	#IOMUXC_LCD_DATA13_SRC_BT_CFG13
 0x020E014CU, 0x6U, 0x00000000U, 0x0U, 0x020E03D8U

	)

636 
	#IOMUXC_LCD_DATA13_USDHC2_RESET_B
 0x020E014CU, 0x8U, 0x00000000U, 0x0U, 0x020E03D8U

	)

637 
	#IOMUXC_LCD_DATA13_EPDC_BDR00
 0x020E014CU, 0x9U, 0x00000000U, 0x0U, 0x020E03D8U

	)

638 
	#IOMUXC_LCD_DATA14_LCDIF_DATA14
 0x020E0150U, 0x0U, 0x00000000U, 0x0U, 0x020E03DCU

	)

639 
	#IOMUXC_LCD_DATA14_SAI3_RX_DATA
 0x020E0150U, 0x1U, 0x020E0604U, 0x1U, 0x020E03DCU

	)

640 
	#IOMUXC_LCD_DATA14_CSI_DATA22
 0x020E0150U, 0x3U, 0x020E051CU, 0x1U, 0x020E03DCU

	)

641 
	#IOMUXC_LCD_DATA14_EIM_DATA06
 0x020E0150U, 0x4U, 0x00000000U, 0x0U, 0x020E03DCU

	)

642 
	#IOMUXC_LCD_DATA14_GPIO3_IO19
 0x020E0150U, 0x5U, 0x00000000U, 0x0U, 0x020E03DCU

	)

643 
	#IOMUXC_LCD_DATA14_SRC_BT_CFG14
 0x020E0150U, 0x6U, 0x00000000U, 0x0U, 0x020E03DCU

	)

644 
	#IOMUXC_LCD_DATA14_USDHC2_DATA4
 0x020E0150U, 0x8U, 0x020E068CU, 0x0U, 0x020E03DCU

	)

645 
	#IOMUXC_LCD_DATA14_EPDC_SDSHR
 0x020E0150U, 0x9U, 0x00000000U, 0x0U, 0x020E03DCU

	)

646 
	#IOMUXC_LCD_DATA15_LCDIF_DATA15
 0x020E0154U, 0x0U, 0x00000000U, 0x0U, 0x020E03E0U

	)

647 
	#IOMUXC_LCD_DATA15_SAI3_TX_DATA
 0x020E0154U, 0x1U, 0x00000000U, 0x0U, 0x020E03E0U

	)

648 
	#IOMUXC_LCD_DATA15_CSI_DATA23
 0x020E0154U, 0x3U, 0x020E0520U, 0x1U, 0x020E03E0U

	)

649 
	#IOMUXC_LCD_DATA15_EIM_DATA07
 0x020E0154U, 0x4U, 0x00000000U, 0x0U, 0x020E03E0U

	)

650 
	#IOMUXC_LCD_DATA15_GPIO3_IO20
 0x020E0154U, 0x5U, 0x00000000U, 0x0U, 0x020E03E0U

	)

651 
	#IOMUXC_LCD_DATA15_SRC_BT_CFG15
 0x020E0154U, 0x6U, 0x00000000U, 0x0U, 0x020E03E0U

	)

652 
	#IOMUXC_LCD_DATA15_USDHC2_DATA5
 0x020E0154U, 0x8U, 0x020E0690U, 0x0U, 0x020E03E0U

	)

653 
	#IOMUXC_LCD_DATA15_EPDC_GDRL
 0x020E0154U, 0x9U, 0x00000000U, 0x0U, 0x020E03E0U

	)

654 
	#IOMUXC_LCD_DATA16_LCDIF_DATA16
 0x020E0158U, 0x0U, 0x00000000U, 0x0U, 0x020E03E4U

	)

655 
	#IOMUXC_LCD_DATA16_UART7_TX
 0x020E0158U, 0x1U, 0x00000000U, 0x0U, 0x020E03E4U

	)

656 
	#IOMUXC_LCD_DATA16_UART7_RX
 0x020E0158U, 0x1U, 0x020E0654U, 0x2U, 0x020E03E4U

	)

657 
	#IOMUXC_LCD_DATA16_CSI_DATA01
 0x020E0158U, 0x3U, 0x020E04D4U, 0x1U, 0x020E03E4U

	)

658 
	#IOMUXC_LCD_DATA16_EIM_DATA08
 0x020E0158U, 0x4U, 0x00000000U, 0x0U, 0x020E03E4U

	)

659 
	#IOMUXC_LCD_DATA16_GPIO3_IO21
 0x020E0158U, 0x5U, 0x00000000U, 0x0U, 0x020E03E4U

	)

660 
	#IOMUXC_LCD_DATA16_SRC_BT_CFG24
 0x020E0158U, 0x6U, 0x00000000U, 0x0U, 0x020E03E4U

	)

661 
	#IOMUXC_LCD_DATA16_USDHC2_DATA6
 0x020E0158U, 0x8U, 0x020E0694U, 0x0U, 0x020E03E4U

	)

662 
	#IOMUXC_LCD_DATA16_EPDC_GDCLK
 0x020E0158U, 0x9U, 0x00000000U, 0x0U, 0x020E03E4U

	)

663 
	#IOMUXC_LCD_DATA17_LCDIF_DATA17
 0x020E015CU, 0x0U, 0x00000000U, 0x0U, 0x020E03E8U

	)

664 
	#IOMUXC_LCD_DATA17_UART7_RX
 0x020E015CU, 0x1U, 0x020E0654U, 0x3U, 0x020E03E8U

	)

665 
	#IOMUXC_LCD_DATA17_UART7_TX
 0x020E015CU, 0x1U, 0x00000000U, 0x0U, 0x020E03E8U

	)

666 
	#IOMUXC_LCD_DATA17_CSI_DATA00
 0x020E015CU, 0x3U, 0x020E04D0U, 0x1U, 0x020E03E8U

	)

667 
	#IOMUXC_LCD_DATA17_EIM_DATA09
 0x020E015CU, 0x4U, 0x00000000U, 0x0U, 0x020E03E8U

	)

668 
	#IOMUXC_LCD_DATA17_GPIO3_IO22
 0x020E015CU, 0x5U, 0x00000000U, 0x0U, 0x020E03E8U

	)

669 
	#IOMUXC_LCD_DATA17_SRC_BT_CFG25
 0x020E015CU, 0x6U, 0x00000000U, 0x0U, 0x020E03E8U

	)

670 
	#IOMUXC_LCD_DATA17_USDHC2_DATA7
 0x020E015CU, 0x8U, 0x020E0698U, 0x0U, 0x020E03E8U

	)

671 
	#IOMUXC_LCD_DATA17_EPDC_GDSP
 0x020E015CU, 0x9U, 0x00000000U, 0x0U, 0x020E03E8U

	)

672 
	#IOMUXC_LCD_DATA18_LCDIF_DATA18
 0x020E0160U, 0x0U, 0x00000000U, 0x0U, 0x020E03ECU

	)

673 
	#IOMUXC_LCD_DATA18_PWM5_OUT
 0x020E0160U, 0x1U, 0x00000000U, 0x0U, 0x020E03ECU

	)

674 
	#IOMUXC_LCD_DATA18_CA7_MX6ULL_EVENTO
 0x020E0160U, 0x2U, 0x00000000U, 0x0U, 0x020E03ECU

	)

675 
	#IOMUXC_LCD_DATA18_CSI_DATA10
 0x020E0160U, 0x3U, 0x020E04ECU, 0x1U, 0x020E03ECU

	)

676 
	#IOMUXC_LCD_DATA18_EIM_DATA10
 0x020E0160U, 0x4U, 0x00000000U, 0x0U, 0x020E03ECU

	)

677 
	#IOMUXC_LCD_DATA18_GPIO3_IO23
 0x020E0160U, 0x5U, 0x00000000U, 0x0U, 0x020E03ECU

	)

678 
	#IOMUXC_LCD_DATA18_SRC_BT_CFG26
 0x020E0160U, 0x6U, 0x00000000U, 0x0U, 0x020E03ECU

	)

679 
	#IOMUXC_LCD_DATA18_USDHC2_CMD
 0x020E0160U, 0x8U, 0x020E0678U, 0x1U, 0x020E03ECU

	)

680 
	#IOMUXC_LCD_DATA18_EPDC_BDR01
 0x020E0160U, 0x9U, 0x00000000U, 0x0U, 0x020E03ECU

	)

681 
	#IOMUXC_LCD_DATA19_EIM_DATA11
 0x020E0164U, 0x4U, 0x00000000U, 0x0U, 0x020E03F0U

	)

682 
	#IOMUXC_LCD_DATA19_GPIO3_IO24
 0x020E0164U, 0x5U, 0x00000000U, 0x0U, 0x020E03F0U

	)

683 
	#IOMUXC_LCD_DATA19_SRC_BT_CFG27
 0x020E0164U, 0x6U, 0x00000000U, 0x0U, 0x020E03F0U

	)

684 
	#IOMUXC_LCD_DATA19_USDHC2_CLK
 0x020E0164U, 0x8U, 0x020E0670U, 0x1U, 0x020E03F0U

	)

685 
	#IOMUXC_LCD_DATA19_EPDC_VCOM00
 0x020E0164U, 0x9U, 0x00000000U, 0x0U, 0x020E03F0U

	)

686 
	#IOMUXC_LCD_DATA19_LCDIF_DATA19
 0x020E0164U, 0x0U, 0x00000000U, 0x0U, 0x020E03F0U

	)

687 
	#IOMUXC_LCD_DATA19_PWM6_OUT
 0x020E0164U, 0x1U, 0x00000000U, 0x0U, 0x020E03F0U

	)

688 
	#IOMUXC_LCD_DATA19_WDOG1_WDOG_ANY
 0x020E0164U, 0x2U, 0x00000000U, 0x0U, 0x020E03F0U

	)

689 
	#IOMUXC_LCD_DATA19_CSI_DATA11
 0x020E0164U, 0x3U, 0x020E04F0U, 0x1U, 0x020E03F0U

	)

690 
	#IOMUXC_LCD_DATA20_EIM_DATA12
 0x020E0168U, 0x4U, 0x00000000U, 0x0U, 0x020E03F4U

	)

691 
	#IOMUXC_LCD_DATA20_GPIO3_IO25
 0x020E0168U, 0x5U, 0x00000000U, 0x0U, 0x020E03F4U

	)

692 
	#IOMUXC_LCD_DATA20_SRC_BT_CFG28
 0x020E0168U, 0x6U, 0x00000000U, 0x0U, 0x020E03F4U

	)

693 
	#IOMUXC_LCD_DATA20_USDHC2_DATA0
 0x020E0168U, 0x8U, 0x020E067CU, 0x1U, 0x020E03F4U

	)

694 
	#IOMUXC_LCD_DATA20_EPDC_VCOM01
 0x020E0168U, 0x9U, 0x00000000U, 0x0U, 0x020E03F4U

	)

695 
	#IOMUXC_LCD_DATA20_LCDIF_DATA20
 0x020E0168U, 0x0U, 0x00000000U, 0x0U, 0x020E03F4U

	)

696 
	#IOMUXC_LCD_DATA20_UART8_TX
 0x020E0168U, 0x1U, 0x00000000U, 0x0U, 0x020E03F4U

	)

697 
	#IOMUXC_LCD_DATA20_UART8_RX
 0x020E0168U, 0x1U, 0x020E065CU, 0x2U, 0x020E03F4U

	)

698 
	#IOMUXC_LCD_DATA20_ECSPI1_SCLK
 0x020E0168U, 0x2U, 0x020E0534U, 0x0U, 0x020E03F4U

	)

699 
	#IOMUXC_LCD_DATA20_CSI_DATA12
 0x020E0168U, 0x3U, 0x020E04F4U, 0x1U, 0x020E03F4U

	)

700 
	#IOMUXC_LCD_DATA21_LCDIF_DATA21
 0x020E016CU, 0x0U, 0x00000000U, 0x0U, 0x020E03F8U

	)

701 
	#IOMUXC_LCD_DATA21_UART8_RX
 0x020E016CU, 0x1U, 0x020E065CU, 0x3U, 0x020E03F8U

	)

702 
	#IOMUXC_LCD_DATA21_UART8_TX
 0x020E016CU, 0x1U, 0x00000000U, 0x0U, 0x020E03F8U

	)

703 
	#IOMUXC_LCD_DATA21_ECSPI1_SS0
 0x020E016CU, 0x2U, 0x020E0540U, 0x0U, 0x020E03F8U

	)

704 
	#IOMUXC_LCD_DATA21_CSI_DATA13
 0x020E016CU, 0x3U, 0x020E04F8U, 0x1U, 0x020E03F8U

	)

705 
	#IOMUXC_LCD_DATA21_EIM_DATA13
 0x020E016CU, 0x4U, 0x00000000U, 0x0U, 0x020E03F8U

	)

706 
	#IOMUXC_LCD_DATA21_GPIO3_IO26
 0x020E016CU, 0x5U, 0x00000000U, 0x0U, 0x020E03F8U

	)

707 
	#IOMUXC_LCD_DATA21_SRC_BT_CFG29
 0x020E016CU, 0x6U, 0x00000000U, 0x0U, 0x020E03F8U

	)

708 
	#IOMUXC_LCD_DATA21_USDHC2_DATA1
 0x020E016CU, 0x8U, 0x020E0680U, 0x1U, 0x020E03F8U

	)

709 
	#IOMUXC_LCD_DATA21_EPDC_SDCE01
 0x020E016CU, 0x9U, 0x00000000U, 0x0U, 0x020E03F8U

	)

710 
	#IOMUXC_LCD_DATA22_LCDIF_DATA22
 0x020E0170U, 0x0U, 0x00000000U, 0x0U, 0x020E03FCU

	)

711 
	#IOMUXC_LCD_DATA22_MQS_RIGHT
 0x020E0170U, 0x1U, 0x00000000U, 0x0U, 0x020E03FCU

	)

712 
	#IOMUXC_LCD_DATA22_ECSPI1_MOSI
 0x020E0170U, 0x2U, 0x020E053CU, 0x0U, 0x020E03FCU

	)

713 
	#IOMUXC_LCD_DATA22_CSI_DATA14
 0x020E0170U, 0x3U, 0x020E04FCU, 0x1U, 0x020E03FCU

	)

714 
	#IOMUXC_LCD_DATA22_EIM_DATA14
 0x020E0170U, 0x4U, 0x00000000U, 0x0U, 0x020E03FCU

	)

715 
	#IOMUXC_LCD_DATA22_GPIO3_IO27
 0x020E0170U, 0x5U, 0x00000000U, 0x0U, 0x020E03FCU

	)

716 
	#IOMUXC_LCD_DATA22_SRC_BT_CFG30
 0x020E0170U, 0x6U, 0x00000000U, 0x0U, 0x020E03FCU

	)

717 
	#IOMUXC_LCD_DATA22_USDHC2_DATA2
 0x020E0170U, 0x8U, 0x020E0684U, 0x0U, 0x020E03FCU

	)

718 
	#IOMUXC_LCD_DATA22_EPDC_SDCE02
 0x020E0170U, 0x9U, 0x00000000U, 0x0U, 0x020E03FCU

	)

719 
	#IOMUXC_LCD_DATA23_EPDC_SDCE03
 0x020E0174U, 0x9U, 0x00000000U, 0x0U, 0x020E0400U

	)

720 
	#IOMUXC_LCD_DATA23_LCDIF_DATA23
 0x020E0174U, 0x0U, 0x00000000U, 0x0U, 0x020E0400U

	)

721 
	#IOMUXC_LCD_DATA23_MQS_LEFT
 0x020E0174U, 0x1U, 0x00000000U, 0x0U, 0x020E0400U

	)

722 
	#IOMUXC_LCD_DATA23_ECSPI1_MISO
 0x020E0174U, 0x2U, 0x020E0538U, 0x0U, 0x020E0400U

	)

723 
	#IOMUXC_LCD_DATA23_CSI_DATA15
 0x020E0174U, 0x3U, 0x020E0500U, 0x1U, 0x020E0400U

	)

724 
	#IOMUXC_LCD_DATA23_EIM_DATA15
 0x020E0174U, 0x4U, 0x00000000U, 0x0U, 0x020E0400U

	)

725 
	#IOMUXC_LCD_DATA23_GPIO3_IO28
 0x020E0174U, 0x5U, 0x00000000U, 0x0U, 0x020E0400U

	)

726 
	#IOMUXC_LCD_DATA23_SRC_BT_CFG31
 0x020E0174U, 0x6U, 0x00000000U, 0x0U, 0x020E0400U

	)

727 
	#IOMUXC_LCD_DATA23_USDHC2_DATA3
 0x020E0174U, 0x8U, 0x020E0688U, 0x1U, 0x020E0400U

	)

728 
	#IOMUXC_NAND_RE_B_RAWNAND_RE_B
 0x020E0178U, 0x0U, 0x00000000U, 0x0U, 0x020E0404U

	)

729 
	#IOMUXC_NAND_RE_B_USDHC2_CLK
 0x020E0178U, 0x1U, 0x020E0670U, 0x2U, 0x020E0404U

	)

730 
	#IOMUXC_NAND_RE_B_QSPI_B_SCLK
 0x020E0178U, 0x2U, 0x00000000U, 0x0U, 0x020E0404U

	)

731 
	#IOMUXC_NAND_RE_B_KPP_ROW00
 0x020E0178U, 0x3U, 0x020E05D0U, 0x1U, 0x020E0404U

	)

732 
	#IOMUXC_NAND_RE_B_EIM_EB_B00
 0x020E0178U, 0x4U, 0x00000000U, 0x0U, 0x020E0404U

	)

733 
	#IOMUXC_NAND_RE_B_GPIO4_IO00
 0x020E0178U, 0x5U, 0x00000000U, 0x0U, 0x020E0404U

	)

734 
	#IOMUXC_NAND_RE_B_ECSPI3_SS2
 0x020E0178U, 0x8U, 0x00000000U, 0x0U, 0x020E0404U

	)

735 
	#IOMUXC_NAND_WE_B_RAWNAND_WE_B
 0x020E017CU, 0x0U, 0x00000000U, 0x0U, 0x020E0408U

	)

736 
	#IOMUXC_NAND_WE_B_USDHC2_CMD
 0x020E017CU, 0x1U, 0x020E0678U, 0x2U, 0x020E0408U

	)

737 
	#IOMUXC_NAND_WE_B_QSPI_B_SS0_B
 0x020E017CU, 0x2U, 0x00000000U, 0x0U, 0x020E0408U

	)

738 
	#IOMUXC_NAND_WE_B_KPP_COL00
 0x020E017CU, 0x3U, 0x020E05C4U, 0x1U, 0x020E0408U

	)

739 
	#IOMUXC_NAND_WE_B_EIM_EB_B01
 0x020E017CU, 0x4U, 0x00000000U, 0x0U, 0x020E0408U

	)

740 
	#IOMUXC_NAND_WE_B_GPIO4_IO01
 0x020E017CU, 0x5U, 0x00000000U, 0x0U, 0x020E0408U

	)

741 
	#IOMUXC_NAND_WE_B_ECSPI3_SS3
 0x020E017CU, 0x8U, 0x00000000U, 0x0U, 0x020E0408U

	)

742 
	#IOMUXC_NAND_DATA00_RAWNAND_DATA00
 0x020E0180U, 0x0U, 0x00000000U, 0x0U, 0x020E040CU

	)

743 
	#IOMUXC_NAND_DATA00_USDHC2_DATA0
 0x020E0180U, 0x1U, 0x020E067CU, 0x2U, 0x020E040CU

	)

744 
	#IOMUXC_NAND_DATA00_QSPI_B_SS1_B
 0x020E0180U, 0x2U, 0x00000000U, 0x0U, 0x020E040CU

	)

745 
	#IOMUXC_NAND_DATA00_KPP_ROW01
 0x020E0180U, 0x3U, 0x020E05D4U, 0x1U, 0x020E040CU

	)

746 
	#IOMUXC_NAND_DATA00_EIM_AD08
 0x020E0180U, 0x4U, 0x00000000U, 0x0U, 0x020E040CU

	)

747 
	#IOMUXC_NAND_DATA00_GPIO4_IO02
 0x020E0180U, 0x5U, 0x00000000U, 0x0U, 0x020E040CU

	)

748 
	#IOMUXC_NAND_DATA00_ECSPI4_RDY
 0x020E0180U, 0x8U, 0x00000000U, 0x0U, 0x020E040CU

	)

749 
	#IOMUXC_NAND_DATA01_RAWNAND_DATA01
 0x020E0184U, 0x0U, 0x00000000U, 0x0U, 0x020E0410U

	)

750 
	#IOMUXC_NAND_DATA01_USDHC2_DATA1
 0x020E0184U, 0x1U, 0x020E0680U, 0x2U, 0x020E0410U

	)

751 
	#IOMUXC_NAND_DATA01_QSPI_B_DQS
 0x020E0184U, 0x2U, 0x00000000U, 0x0U, 0x020E0410U

	)

752 
	#IOMUXC_NAND_DATA01_KPP_COL01
 0x020E0184U, 0x3U, 0x020E05C8U, 0x1U, 0x020E0410U

	)

753 
	#IOMUXC_NAND_DATA01_EIM_AD09
 0x020E0184U, 0x4U, 0x00000000U, 0x0U, 0x020E0410U

	)

754 
	#IOMUXC_NAND_DATA01_GPIO4_IO03
 0x020E0184U, 0x5U, 0x00000000U, 0x0U, 0x020E0410U

	)

755 
	#IOMUXC_NAND_DATA01_ECSPI4_SS1
 0x020E0184U, 0x8U, 0x00000000U, 0x0U, 0x020E0410U

	)

756 
	#IOMUXC_NAND_DATA02_RAWNAND_DATA02
 0x020E0188U, 0x0U, 0x00000000U, 0x0U, 0x020E0414U

	)

757 
	#IOMUXC_NAND_DATA02_USDHC2_DATA2
 0x020E0188U, 0x1U, 0x020E0684U, 0x1U, 0x020E0414U

	)

758 
	#IOMUXC_NAND_DATA02_QSPI_B_DATA00
 0x020E0188U, 0x2U, 0x00000000U, 0x0U, 0x020E0414U

	)

759 
	#IOMUXC_NAND_DATA02_KPP_ROW02
 0x020E0188U, 0x3U, 0x020E05D8U, 0x1U, 0x020E0414U

	)

760 
	#IOMUXC_NAND_DATA02_EIM_AD10
 0x020E0188U, 0x4U, 0x00000000U, 0x0U, 0x020E0414U

	)

761 
	#IOMUXC_NAND_DATA02_GPIO4_IO04
 0x020E0188U, 0x5U, 0x00000000U, 0x0U, 0x020E0414U

	)

762 
	#IOMUXC_NAND_DATA02_ECSPI4_SS2
 0x020E0188U, 0x8U, 0x00000000U, 0x0U, 0x020E0414U

	)

763 
	#IOMUXC_NAND_DATA03_RAWNAND_DATA03
 0x020E018CU, 0x0U, 0x00000000U, 0x0U, 0x020E0418U

	)

764 
	#IOMUXC_NAND_DATA03_USDHC2_DATA3
 0x020E018CU, 0x1U, 0x020E0688U, 0x2U, 0x020E0418U

	)

765 
	#IOMUXC_NAND_DATA03_QSPI_B_DATA01
 0x020E018CU, 0x2U, 0x00000000U, 0x0U, 0x020E0418U

	)

766 
	#IOMUXC_NAND_DATA03_KPP_COL02
 0x020E018CU, 0x3U, 0x020E05CCU, 0x1U, 0x020E0418U

	)

767 
	#IOMUXC_NAND_DATA03_EIM_AD11
 0x020E018CU, 0x4U, 0x00000000U, 0x0U, 0x020E0418U

	)

768 
	#IOMUXC_NAND_DATA03_GPIO4_IO05
 0x020E018CU, 0x5U, 0x00000000U, 0x0U, 0x020E0418U

	)

769 
	#IOMUXC_NAND_DATA03_ECSPI4_SS3
 0x020E018CU, 0x8U, 0x00000000U, 0x0U, 0x020E0418U

	)

770 
	#IOMUXC_NAND_DATA04_RAWNAND_DATA04
 0x020E0190U, 0x0U, 0x00000000U, 0x0U, 0x020E041CU

	)

771 
	#IOMUXC_NAND_DATA04_USDHC2_DATA4
 0x020E0190U, 0x1U, 0x020E068CU, 0x1U, 0x020E041CU

	)

772 
	#IOMUXC_NAND_DATA04_QSPI_B_DATA02
 0x020E0190U, 0x2U, 0x00000000U, 0x0U, 0x020E041CU

	)

773 
	#IOMUXC_NAND_DATA04_ECSPI4_SCLK
 0x020E0190U, 0x3U, 0x020E0564U, 0x1U, 0x020E041CU

	)

774 
	#IOMUXC_NAND_DATA04_EIM_AD12
 0x020E0190U, 0x4U, 0x00000000U, 0x0U, 0x020E041CU

	)

775 
	#IOMUXC_NAND_DATA04_GPIO4_IO06
 0x020E0190U, 0x5U, 0x00000000U, 0x0U, 0x020E041CU

	)

776 
	#IOMUXC_NAND_DATA04_UART2_TX
 0x020E0190U, 0x8U, 0x00000000U, 0x0U, 0x020E041CU

	)

777 
	#IOMUXC_NAND_DATA04_UART2_RX
 0x020E0190U, 0x8U, 0x020E062CU, 0x2U, 0x020E041CU

	)

778 
	#IOMUXC_NAND_DATA05_RAWNAND_DATA05
 0x020E0194U, 0x0U, 0x00000000U, 0x0U, 0x020E0420U

	)

779 
	#IOMUXC_NAND_DATA05_USDHC2_DATA5
 0x020E0194U, 0x1U, 0x020E0690U, 0x1U, 0x020E0420U

	)

780 
	#IOMUXC_NAND_DATA05_QSPI_B_DATA03
 0x020E0194U, 0x2U, 0x00000000U, 0x0U, 0x020E0420U

	)

781 
	#IOMUXC_NAND_DATA05_ECSPI4_MOSI
 0x020E0194U, 0x3U, 0x020E056CU, 0x1U, 0x020E0420U

	)

782 
	#IOMUXC_NAND_DATA05_EIM_AD13
 0x020E0194U, 0x4U, 0x00000000U, 0x0U, 0x020E0420U

	)

783 
	#IOMUXC_NAND_DATA05_GPIO4_IO07
 0x020E0194U, 0x5U, 0x00000000U, 0x0U, 0x020E0420U

	)

784 
	#IOMUXC_NAND_DATA05_UART2_RX
 0x020E0194U, 0x8U, 0x020E062CU, 0x3U, 0x020E0420U

	)

785 
	#IOMUXC_NAND_DATA05_UART2_TX
 0x020E0194U, 0x8U, 0x00000000U, 0x0U, 0x020E0420U

	)

786 
	#IOMUXC_NAND_DATA06_RAWNAND_DATA06
 0x020E0198U, 0x0U, 0x00000000U, 0x0U, 0x020E0424U

	)

787 
	#IOMUXC_NAND_DATA06_USDHC2_DATA6
 0x020E0198U, 0x1U, 0x020E0694U, 0x1U, 0x020E0424U

	)

788 
	#IOMUXC_NAND_DATA06_SAI2_RX_BCLK
 0x020E0198U, 0x2U, 0x00000000U, 0x0U, 0x020E0424U

	)

789 
	#IOMUXC_NAND_DATA06_ECSPI4_MISO
 0x020E0198U, 0x3U, 0x020E0568U, 0x1U, 0x020E0424U

	)

790 
	#IOMUXC_NAND_DATA06_EIM_AD14
 0x020E0198U, 0x4U, 0x00000000U, 0x0U, 0x020E0424U

	)

791 
	#IOMUXC_NAND_DATA06_GPIO4_IO08
 0x020E0198U, 0x5U, 0x00000000U, 0x0U, 0x020E0424U

	)

792 
	#IOMUXC_NAND_DATA06_UART2_CTS_B
 0x020E0198U, 0x8U, 0x00000000U, 0x0U, 0x020E0424U

	)

793 
	#IOMUXC_NAND_DATA06_UART2_RTS_B
 0x020E0198U, 0x8U, 0x020E0628U, 0x4U, 0x020E0424U

	)

794 
	#IOMUXC_NAND_DATA07_RAWNAND_DATA07
 0x020E019CU, 0x0U, 0x00000000U, 0x0U, 0x020E0428U

	)

795 
	#IOMUXC_NAND_DATA07_USDHC2_DATA7
 0x020E019CU, 0x1U, 0x020E0698U, 0x1U, 0x020E0428U

	)

796 
	#IOMUXC_NAND_DATA07_QSPI_A_SS1_B
 0x020E019CU, 0x2U, 0x00000000U, 0x0U, 0x020E0428U

	)

797 
	#IOMUXC_NAND_DATA07_ECSPI4_SS0
 0x020E019CU, 0x3U, 0x020E0570U, 0x1U, 0x020E0428U

	)

798 
	#IOMUXC_NAND_DATA07_EIM_AD15
 0x020E019CU, 0x4U, 0x00000000U, 0x0U, 0x020E0428U

	)

799 
	#IOMUXC_NAND_DATA07_GPIO4_IO09
 0x020E019CU, 0x5U, 0x00000000U, 0x0U, 0x020E0428U

	)

800 
	#IOMUXC_NAND_DATA07_UART2_RTS_B
 0x020E019CU, 0x8U, 0x020E0628U, 0x5U, 0x020E0428U

	)

801 
	#IOMUXC_NAND_DATA07_UART2_CTS_B
 0x020E019CU, 0x8U, 0x00000000U, 0x0U, 0x020E0428U

	)

802 
	#IOMUXC_NAND_ALE_RAWNAND_ALE
 0x020E01A0U, 0x0U, 0x00000000U, 0x0U, 0x020E042CU

	)

803 
	#IOMUXC_NAND_ALE_USDHC2_RESET_B
 0x020E01A0U, 0x1U, 0x00000000U, 0x0U, 0x020E042CU

	)

804 
	#IOMUXC_NAND_ALE_QSPI_A_DQS
 0x020E01A0U, 0x2U, 0x00000000U, 0x0U, 0x020E042CU

	)

805 
	#IOMUXC_NAND_ALE_PWM3_OUT
 0x020E01A0U, 0x3U, 0x00000000U, 0x0U, 0x020E042CU

	)

806 
	#IOMUXC_NAND_ALE_EIM_ADDR17
 0x020E01A0U, 0x4U, 0x00000000U, 0x0U, 0x020E042CU

	)

807 
	#IOMUXC_NAND_ALE_GPIO4_IO10
 0x020E01A0U, 0x5U, 0x00000000U, 0x0U, 0x020E042CU

	)

808 
	#IOMUXC_NAND_ALE_ECSPI3_SS1
 0x020E01A0U, 0x8U, 0x00000000U, 0x0U, 0x020E042CU

	)

809 
	#IOMUXC_NAND_WP_B_RAWNAND_WP_B
 0x020E01A4U, 0x0U, 0x00000000U, 0x0U, 0x020E0430U

	)

810 
	#IOMUXC_NAND_WP_B_USDHC1_RESET_B
 0x020E01A4U, 0x1U, 0x00000000U, 0x0U, 0x020E0430U

	)

811 
	#IOMUXC_NAND_WP_B_QSPI_A_SCLK
 0x020E01A4U, 0x2U, 0x00000000U, 0x0U, 0x020E0430U

	)

812 
	#IOMUXC_NAND_WP_B_PWM4_OUT
 0x020E01A4U, 0x3U, 0x00000000U, 0x0U, 0x020E0430U

	)

813 
	#IOMUXC_NAND_WP_B_EIM_BCLK
 0x020E01A4U, 0x4U, 0x00000000U, 0x0U, 0x020E0430U

	)

814 
	#IOMUXC_NAND_WP_B_GPIO4_IO11
 0x020E01A4U, 0x5U, 0x00000000U, 0x0U, 0x020E0430U

	)

815 
	#IOMUXC_NAND_WP_B_ECSPI3_RDY
 0x020E01A4U, 0x8U, 0x00000000U, 0x0U, 0x020E0430U

	)

816 
	#IOMUXC_NAND_READY_B_RAWNAND_READY_B
 0x020E01A8U, 0x0U, 0x00000000U, 0x0U, 0x020E0434U

	)

817 
	#IOMUXC_NAND_READY_B_USDHC1_DATA4
 0x020E01A8U, 0x1U, 0x00000000U, 0x0U, 0x020E0434U

	)

818 
	#IOMUXC_NAND_READY_B_QSPI_A_DATA00
 0x020E01A8U, 0x2U, 0x00000000U, 0x0U, 0x020E0434U

	)

819 
	#IOMUXC_NAND_READY_B_ECSPI3_SS0
 0x020E01A8U, 0x3U, 0x020E0560U, 0x1U, 0x020E0434U

	)

820 
	#IOMUXC_NAND_READY_B_EIM_CS1_B
 0x020E01A8U, 0x4U, 0x00000000U, 0x0U, 0x020E0434U

	)

821 
	#IOMUXC_NAND_READY_B_GPIO4_IO12
 0x020E01A8U, 0x5U, 0x00000000U, 0x0U, 0x020E0434U

	)

822 
	#IOMUXC_NAND_READY_B_UART3_TX
 0x020E01A8U, 0x8U, 0x00000000U, 0x0U, 0x020E0434U

	)

823 
	#IOMUXC_NAND_READY_B_UART3_RX
 0x020E01A8U, 0x8U, 0x020E0634U, 0x2U, 0x020E0434U

	)

824 
	#IOMUXC_NAND_CE0_B_RAWNAND_CE0_B
 0x020E01ACU, 0x0U, 0x00000000U, 0x0U, 0x020E0438U

	)

825 
	#IOMUXC_NAND_CE0_B_USDHC1_DATA5
 0x020E01ACU, 0x1U, 0x00000000U, 0x0U, 0x020E0438U

	)

826 
	#IOMUXC_NAND_CE0_B_QSPI_A_DATA01
 0x020E01ACU, 0x2U, 0x00000000U, 0x0U, 0x020E0438U

	)

827 
	#IOMUXC_NAND_CE0_B_ECSPI3_SCLK
 0x020E01ACU, 0x3U, 0x020E0554U, 0x1U, 0x020E0438U

	)

828 
	#IOMUXC_NAND_CE0_B_EIM_DTACK_B
 0x020E01ACU, 0x4U, 0x00000000U, 0x0U, 0x020E0438U

	)

829 
	#IOMUXC_NAND_CE0_B_GPIO4_IO13
 0x020E01ACU, 0x5U, 0x00000000U, 0x0U, 0x020E0438U

	)

830 
	#IOMUXC_NAND_CE0_B_UART3_RX
 0x020E01ACU, 0x8U, 0x020E0634U, 0x3U, 0x020E0438U

	)

831 
	#IOMUXC_NAND_CE0_B_UART3_TX
 0x020E01ACU, 0x8U, 0x00000000U, 0x0U, 0x020E0438U

	)

832 
	#IOMUXC_NAND_CE1_B_RAWNAND_CE1_B
 0x020E01B0U, 0x0U, 0x00000000U, 0x0U, 0x020E043CU

	)

833 
	#IOMUXC_NAND_CE1_B_USDHC1_DATA6
 0x020E01B0U, 0x1U, 0x00000000U, 0x0U, 0x020E043CU

	)

834 
	#IOMUXC_NAND_CE1_B_QSPI_A_DATA02
 0x020E01B0U, 0x2U, 0x00000000U, 0x0U, 0x020E043CU

	)

835 
	#IOMUXC_NAND_CE1_B_ECSPI3_MOSI
 0x020E01B0U, 0x3U, 0x020E055CU, 0x1U, 0x020E043CU

	)

836 
	#IOMUXC_NAND_CE1_B_EIM_ADDR18
 0x020E01B0U, 0x4U, 0x00000000U, 0x0U, 0x020E043CU

	)

837 
	#IOMUXC_NAND_CE1_B_GPIO4_IO14
 0x020E01B0U, 0x5U, 0x00000000U, 0x0U, 0x020E043CU

	)

838 
	#IOMUXC_NAND_CE1_B_UART3_CTS_B
 0x020E01B0U, 0x8U, 0x00000000U, 0x0U, 0x020E043CU

	)

839 
	#IOMUXC_NAND_CE1_B_UART3_RTS_B
 0x020E01B0U, 0x8U, 0x020E0630U, 0x2U, 0x020E043CU

	)

840 
	#IOMUXC_NAND_CLE_RAWNAND_CLE
 0x020E01B4U, 0x0U, 0x00000000U, 0x0U, 0x020E0440U

	)

841 
	#IOMUXC_NAND_CLE_USDHC1_DATA7
 0x020E01B4U, 0x1U, 0x00000000U, 0x0U, 0x020E0440U

	)

842 
	#IOMUXC_NAND_CLE_QSPI_A_DATA03
 0x020E01B4U, 0x2U, 0x00000000U, 0x0U, 0x020E0440U

	)

843 
	#IOMUXC_NAND_CLE_ECSPI3_MISO
 0x020E01B4U, 0x3U, 0x020E0558U, 0x1U, 0x020E0440U

	)

844 
	#IOMUXC_NAND_CLE_EIM_ADDR16
 0x020E01B4U, 0x4U, 0x00000000U, 0x0U, 0x020E0440U

	)

845 
	#IOMUXC_NAND_CLE_GPIO4_IO15
 0x020E01B4U, 0x5U, 0x00000000U, 0x0U, 0x020E0440U

	)

846 
	#IOMUXC_NAND_CLE_UART3_RTS_B
 0x020E01B4U, 0x8U, 0x020E0630U, 0x3U, 0x020E0440U

	)

847 
	#IOMUXC_NAND_CLE_UART3_CTS_B
 0x020E01B4U, 0x8U, 0x00000000U, 0x0U, 0x020E0440U

	)

848 
	#IOMUXC_NAND_DQS_RAWNAND_DQS
 0x020E01B8U, 0x0U, 0x00000000U, 0x0U, 0x020E0444U

	)

849 
	#IOMUXC_NAND_DQS_CSI_FIELD
 0x020E01B8U, 0x1U, 0x020E0530U, 0x1U, 0x020E0444U

	)

850 
	#IOMUXC_NAND_DQS_QSPI_A_SS0_B
 0x020E01B8U, 0x2U, 0x00000000U, 0x0U, 0x020E0444U

	)

851 
	#IOMUXC_NAND_DQS_PWM5_OUT
 0x020E01B8U, 0x3U, 0x00000000U, 0x0U, 0x020E0444U

	)

852 
	#IOMUXC_NAND_DQS_EIM_WAIT
 0x020E01B8U, 0x4U, 0x00000000U, 0x0U, 0x020E0444U

	)

853 
	#IOMUXC_NAND_DQS_GPIO4_IO16
 0x020E01B8U, 0x5U, 0x00000000U, 0x0U, 0x020E0444U

	)

854 
	#IOMUXC_NAND_DQS_SDMA_EXT_EVENT01
 0x020E01B8U, 0x6U, 0x020E0614U, 0x1U, 0x020E0444U

	)

855 
	#IOMUXC_NAND_DQS_SPDIF_EXT_CLK
 0x020E01B8U, 0x8U, 0x020E061CU, 0x1U, 0x020E0444U

	)

856 
	#IOMUXC_SD1_CMD_USDHC1_CMD
 0x020E01BCU, 0x0U, 0x00000000U, 0x0U, 0x020E0448U

	)

857 
	#IOMUXC_SD1_CMD_GPT2_COMPARE1
 0x020E01BCU, 0x1U, 0x00000000U, 0x0U, 0x020E0448U

	)

858 
	#IOMUXC_SD1_CMD_SAI2_RX_SYNC
 0x020E01BCU, 0x2U, 0x00000000U, 0x0U, 0x020E0448U

	)

859 
	#IOMUXC_SD1_CMD_SPDIF_OUT
 0x020E01BCU, 0x3U, 0x00000000U, 0x0U, 0x020E0448U

	)

860 
	#IOMUXC_SD1_CMD_EIM_ADDR19
 0x020E01BCU, 0x4U, 0x00000000U, 0x0U, 0x020E0448U

	)

861 
	#IOMUXC_SD1_CMD_GPIO2_IO16
 0x020E01BCU, 0x5U, 0x00000000U, 0x0U, 0x020E0448U

	)

862 
	#IOMUXC_SD1_CMD_SDMA_EXT_EVENT00
 0x020E01BCU, 0x6U, 0x020E0610U, 0x2U, 0x020E0448U

	)

863 
	#IOMUXC_SD1_CMD_USB_OTG1_PWR
 0x020E01BCU, 0x8U, 0x00000000U, 0x0U, 0x020E0448U

	)

864 
	#IOMUXC_SD1_CLK_USDHC1_CLK
 0x020E01C0U, 0x0U, 0x00000000U, 0x0U, 0x020E044CU

	)

865 
	#IOMUXC_SD1_CLK_GPT2_COMPARE2
 0x020E01C0U, 0x1U, 0x00000000U, 0x0U, 0x020E044CU

	)

866 
	#IOMUXC_SD1_CLK_SAI2_MCLK
 0x020E01C0U, 0x2U, 0x020E05F0U, 0x1U, 0x020E044CU

	)

867 
	#IOMUXC_SD1_CLK_SPDIF_IN
 0x020E01C0U, 0x3U, 0x020E0618U, 0x3U, 0x020E044CU

	)

868 
	#IOMUXC_SD1_CLK_EIM_ADDR20
 0x020E01C0U, 0x4U, 0x00000000U, 0x0U, 0x020E044CU

	)

869 
	#IOMUXC_SD1_CLK_GPIO2_IO17
 0x020E01C0U, 0x5U, 0x00000000U, 0x0U, 0x020E044CU

	)

870 
	#IOMUXC_SD1_CLK_USB_OTG1_OC
 0x020E01C0U, 0x8U, 0x020E0664U, 0x2U, 0x020E044CU

	)

871 
	#IOMUXC_SD1_DATA0_USDHC1_DATA0
 0x020E01C4U, 0x0U, 0x00000000U, 0x0U, 0x020E0450U

	)

872 
	#IOMUXC_SD1_DATA0_GPT2_COMPARE3
 0x020E01C4U, 0x1U, 0x00000000U, 0x0U, 0x020E0450U

	)

873 
	#IOMUXC_SD1_DATA0_SAI2_TX_SYNC
 0x020E01C4U, 0x2U, 0x020E05FCU, 0x1U, 0x020E0450U

	)

874 
	#IOMUXC_SD1_DATA0_FLEXCAN1_TX
 0x020E01C4U, 0x3U, 0x00000000U, 0x0U, 0x020E0450U

	)

875 
	#IOMUXC_SD1_DATA0_EIM_ADDR21
 0x020E01C4U, 0x4U, 0x00000000U, 0x0U, 0x020E0450U

	)

876 
	#IOMUXC_SD1_DATA0_GPIO2_IO18
 0x020E01C4U, 0x5U, 0x00000000U, 0x0U, 0x020E0450U

	)

877 
	#IOMUXC_SD1_DATA0_ANATOP_OTG1_ID
 0x020E01C4U, 0x8U, 0x020E04B8U, 0x2U, 0x020E0450U

	)

878 
	#IOMUXC_SD1_DATA1_USDHC1_DATA1
 0x020E01C8U, 0x0U, 0x00000000U, 0x0U, 0x020E0454U

	)

879 
	#IOMUXC_SD1_DATA1_GPT2_CLK
 0x020E01C8U, 0x1U, 0x020E05A0U, 0x1U, 0x020E0454U

	)

880 
	#IOMUXC_SD1_DATA1_SAI2_TX_BCLK
 0x020E01C8U, 0x2U, 0x020E05F8U, 0x1U, 0x020E0454U

	)

881 
	#IOMUXC_SD1_DATA1_FLEXCAN1_RX
 0x020E01C8U, 0x3U, 0x020E0584U, 0x3U, 0x020E0454U

	)

882 
	#IOMUXC_SD1_DATA1_EIM_ADDR22
 0x020E01C8U, 0x4U, 0x00000000U, 0x0U, 0x020E0454U

	)

883 
	#IOMUXC_SD1_DATA1_GPIO2_IO19
 0x020E01C8U, 0x5U, 0x00000000U, 0x0U, 0x020E0454U

	)

884 
	#IOMUXC_SD1_DATA1_USB_OTG2_PWR
 0x020E01C8U, 0x8U, 0x00000000U, 0x0U, 0x020E0454U

	)

885 
	#IOMUXC_SD1_DATA2_USDHC1_DATA2
 0x020E01CCU, 0x0U, 0x00000000U, 0x0U, 0x020E0458U

	)

886 
	#IOMUXC_SD1_DATA2_GPT2_CAPTURE1
 0x020E01CCU, 0x1U, 0x020E0598U, 0x1U, 0x020E0458U

	)

887 
	#IOMUXC_SD1_DATA2_SAI2_RX_DATA
 0x020E01CCU, 0x2U, 0x020E05F4U, 0x1U, 0x020E0458U

	)

888 
	#IOMUXC_SD1_DATA2_FLEXCAN2_TX
 0x020E01CCU, 0x3U, 0x00000000U, 0x0U, 0x020E0458U

	)

889 
	#IOMUXC_SD1_DATA2_EIM_ADDR23
 0x020E01CCU, 0x4U, 0x00000000U, 0x0U, 0x020E0458U

	)

890 
	#IOMUXC_SD1_DATA2_GPIO2_IO20
 0x020E01CCU, 0x5U, 0x00000000U, 0x0U, 0x020E0458U

	)

891 
	#IOMUXC_SD1_DATA2_CCM_CLKO1
 0x020E01CCU, 0x6U, 0x00000000U, 0x0U, 0x020E0458U

	)

892 
	#IOMUXC_SD1_DATA2_USB_OTG2_OC
 0x020E01CCU, 0x8U, 0x020E0660U, 0x2U, 0x020E0458U

	)

893 
	#IOMUXC_SD1_DATA3_USDHC1_DATA3
 0x020E01D0U, 0x0U, 0x00000000U, 0x0U, 0x020E045CU

	)

894 
	#IOMUXC_SD1_DATA3_GPT2_CAPTURE2
 0x020E01D0U, 0x1U, 0x020E059CU, 0x1U, 0x020E045CU

	)

895 
	#IOMUXC_SD1_DATA3_SAI2_TX_DATA
 0x020E01D0U, 0x2U, 0x00000000U, 0x0U, 0x020E045CU

	)

896 
	#IOMUXC_SD1_DATA3_FLEXCAN2_RX
 0x020E01D0U, 0x3U, 0x020E0588U, 0x3U, 0x020E045CU

	)

897 
	#IOMUXC_SD1_DATA3_EIM_ADDR24
 0x020E01D0U, 0x4U, 0x00000000U, 0x0U, 0x020E045CU

	)

898 
	#IOMUXC_SD1_DATA3_GPIO2_IO21
 0x020E01D0U, 0x5U, 0x00000000U, 0x0U, 0x020E045CU

	)

899 
	#IOMUXC_SD1_DATA3_CCM_CLKO2
 0x020E01D0U, 0x6U, 0x00000000U, 0x0U, 0x020E045CU

	)

900 
	#IOMUXC_SD1_DATA3_ANATOP_OTG2_ID
 0x020E01D0U, 0x8U, 0x020E04BCU, 0x2U, 0x020E045CU

	)

901 
	#IOMUXC_CSI_MCLK_CSI_MCLK
 0x020E01D4U, 0x0U, 0x00000000U, 0x0U, 0x020E0460U

	)

902 
	#IOMUXC_CSI_MCLK_USDHC2_CD_B
 0x020E01D4U, 0x1U, 0x020E0674U, 0x0U, 0x020E0460U

	)

903 
	#IOMUXC_CSI_MCLK_RAWNAND_CE2_B
 0x020E01D4U, 0x2U, 0x00000000U, 0x0U, 0x020E0460U

	)

904 
	#IOMUXC_CSI_MCLK_I2C1_SDA
 0x020E01D4U, 0x3U, 0x020E05A8U, 0x0U, 0x020E0460U

	)

905 
	#IOMUXC_CSI_MCLK_EIM_CS0_B
 0x020E01D4U, 0x4U, 0x00000000U, 0x0U, 0x020E0460U

	)

906 
	#IOMUXC_CSI_MCLK_GPIO4_IO17
 0x020E01D4U, 0x5U, 0x00000000U, 0x0U, 0x020E0460U

	)

907 
	#IOMUXC_CSI_MCLK_SNVS_HP_VIO_5_CTL
 0x020E01D4U, 0x6U, 0x00000000U, 0x0U, 0x020E0460U

	)

908 
	#IOMUXC_CSI_MCLK_UART6_TX
 0x020E01D4U, 0x8U, 0x00000000U, 0x0U, 0x020E0460U

	)

909 
	#IOMUXC_CSI_MCLK_UART6_RX
 0x020E01D4U, 0x8U, 0x020E064CU, 0x0U, 0x020E0460U

	)

910 
	#IOMUXC_CSI_MCLK_ESAI_TX3_RX2
 0x020E01D4U, 0x9U, 0x00000000U, 0x0U, 0x020E0460U

	)

911 
	#IOMUXC_CSI_PIXCLK_CSI_PIXCLK
 0x020E01D8U, 0x0U, 0x020E0528U, 0x1U, 0x020E0464U

	)

912 
	#IOMUXC_CSI_PIXCLK_USDHC2_WP
 0x020E01D8U, 0x1U, 0x020E069CU, 0x2U, 0x020E0464U

	)

913 
	#IOMUXC_CSI_PIXCLK_RAWNAND_CE3_B
 0x020E01D8U, 0x2U, 0x00000000U, 0x0U, 0x020E0464U

	)

914 
	#IOMUXC_CSI_PIXCLK_I2C1_SCL
 0x020E01D8U, 0x3U, 0x020E05A4U, 0x2U, 0x020E0464U

	)

915 
	#IOMUXC_CSI_PIXCLK_EIM_OE
 0x020E01D8U, 0x4U, 0x00000000U, 0x0U, 0x020E0464U

	)

916 
	#IOMUXC_CSI_PIXCLK_GPIO4_IO18
 0x020E01D8U, 0x5U, 0x00000000U, 0x0U, 0x020E0464U

	)

917 
	#IOMUXC_CSI_PIXCLK_SNVS_HP_VIO_5
 0x020E01D8U, 0x6U, 0x00000000U, 0x0U, 0x020E0464U

	)

918 
	#IOMUXC_CSI_PIXCLK_UART6_RX
 0x020E01D8U, 0x8U, 0x020E064CU, 0x3U, 0x020E0464U

	)

919 
	#IOMUXC_CSI_PIXCLK_UART6_TX
 0x020E01D8U, 0x8U, 0x00000000U, 0x0U, 0x020E0464U

	)

920 
	#IOMUXC_CSI_PIXCLK_ESAI_TX2_RX3
 0x020E01D8U, 0x9U, 0x00000000U, 0x0U, 0x020E0464U

	)

921 
	#IOMUXC_CSI_VSYNC_CSI_VSYNC
 0x020E01DCU, 0x0U, 0x020E052CU, 0x0U, 0x020E0468U

	)

922 
	#IOMUXC_CSI_VSYNC_USDHC2_CLK
 0x020E01DCU, 0x1U, 0x020E0670U, 0x0U, 0x020E0468U

	)

923 
	#IOMUXC_CSI_VSYNC_I2C2_SDA
 0x020E01DCU, 0x3U, 0x020E05B0U, 0x0U, 0x020E0468U

	)

924 
	#IOMUXC_CSI_VSYNC_EIM_RW
 0x020E01DCU, 0x4U, 0x00000000U, 0x0U, 0x020E0468U

	)

925 
	#IOMUXC_CSI_VSYNC_GPIO4_IO19
 0x020E01DCU, 0x5U, 0x00000000U, 0x0U, 0x020E0468U

	)

926 
	#IOMUXC_CSI_VSYNC_PWM7_OUT
 0x020E01DCU, 0x6U, 0x00000000U, 0x0U, 0x020E0468U

	)

927 
	#IOMUXC_CSI_VSYNC_UART6_RTS_B
 0x020E01DCU, 0x8U, 0x020E0648U, 0x0U, 0x020E0468U

	)

928 
	#IOMUXC_CSI_VSYNC_UART6_CTS_B
 0x020E01DCU, 0x8U, 0x00000000U, 0x0U, 0x020E0468U

	)

929 
	#IOMUXC_CSI_VSYNC_ESAI_TX4_RX1
 0x020E01DCU, 0x9U, 0x00000000U, 0x0U, 0x020E0468U

	)

930 
	#IOMUXC_CSI_HSYNC_CSI_HSYNC
 0x020E01E0U, 0x0U, 0x020E0524U, 0x0U, 0x020E046CU

	)

931 
	#IOMUXC_CSI_HSYNC_USDHC2_CMD
 0x020E01E0U, 0x1U, 0x020E0678U, 0x0U, 0x020E046CU

	)

932 
	#IOMUXC_CSI_HSYNC_I2C2_SCL
 0x020E01E0U, 0x3U, 0x020E05ACU, 0x0U, 0x020E046CU

	)

933 
	#IOMUXC_CSI_HSYNC_EIM_LBA_B
 0x020E01E0U, 0x4U, 0x00000000U, 0x0U, 0x020E046CU

	)

934 
	#IOMUXC_CSI_HSYNC_GPIO4_IO20
 0x020E01E0U, 0x5U, 0x00000000U, 0x0U, 0x020E046CU

	)

935 
	#IOMUXC_CSI_HSYNC_PWM8_OUT
 0x020E01E0U, 0x6U, 0x00000000U, 0x0U, 0x020E046CU

	)

936 
	#IOMUXC_CSI_HSYNC_UART6_CTS_B
 0x020E01E0U, 0x8U, 0x00000000U, 0x0U, 0x020E046CU

	)

937 
	#IOMUXC_CSI_HSYNC_UART6_RTS_B
 0x020E01E0U, 0x8U, 0x020E0648U, 0x1U, 0x020E046CU

	)

938 
	#IOMUXC_CSI_HSYNC_ESAI_TX1
 0x020E01E0U, 0x9U, 0x00000000U, 0x0U, 0x020E046CU

	)

939 
	#IOMUXC_CSI_DATA00_CSI_DATA02
 0x020E01E4U, 0x0U, 0x020E04C4U, 0x0U, 0x020E0470U

	)

940 
	#IOMUXC_CSI_DATA00_USDHC2_DATA0
 0x020E01E4U, 0x1U, 0x020E067CU, 0x0U, 0x020E0470U

	)

941 
	#IOMUXC_CSI_DATA00_ECSPI2_SCLK
 0x020E01E4U, 0x3U, 0x020E0544U, 0x0U, 0x020E0470U

	)

942 
	#IOMUXC_CSI_DATA00_EIM_AD00
 0x020E01E4U, 0x4U, 0x00000000U, 0x0U, 0x020E0470U

	)

943 
	#IOMUXC_CSI_DATA00_GPIO4_IO21
 0x020E01E4U, 0x5U, 0x00000000U, 0x0U, 0x020E0470U

	)

944 
	#IOMUXC_CSI_DATA00_SRC_INT_BOOT
 0x020E01E4U, 0x6U, 0x00000000U, 0x0U, 0x020E0470U

	)

945 
	#IOMUXC_CSI_DATA00_UART5_TX
 0x020E01E4U, 0x8U, 0x00000000U, 0x0U, 0x020E0470U

	)

946 
	#IOMUXC_CSI_DATA00_UART5_RX
 0x020E01E4U, 0x8U, 0x020E0644U, 0x0U, 0x020E0470U

	)

947 
	#IOMUXC_CSI_DATA00_ESAI_TX_HF_CLK
 0x020E01E4U, 0x9U, 0x00000000U, 0x0U, 0x020E0470U

	)

948 
	#IOMUXC_CSI_DATA01_CSI_DATA03
 0x020E01E8U, 0x0U, 0x020E04C8U, 0x0U, 0x020E0474U

	)

949 
	#IOMUXC_CSI_DATA01_USDHC2_DATA1
 0x020E01E8U, 0x1U, 0x020E0680U, 0x0U, 0x020E0474U

	)

950 
	#IOMUXC_CSI_DATA01_ECSPI2_SS0
 0x020E01E8U, 0x3U, 0x020E0550U, 0x0U, 0x020E0474U

	)

951 
	#IOMUXC_CSI_DATA01_EIM_AD01
 0x020E01E8U, 0x4U, 0x00000000U, 0x0U, 0x020E0474U

	)

952 
	#IOMUXC_CSI_DATA01_GPIO4_IO22
 0x020E01E8U, 0x5U, 0x00000000U, 0x0U, 0x020E0474U

	)

953 
	#IOMUXC_CSI_DATA01_SAI1_MCLK
 0x020E01E8U, 0x6U, 0x020E05E0U, 0x0U, 0x020E0474U

	)

954 
	#IOMUXC_CSI_DATA01_UART5_RX
 0x020E01E8U, 0x8U, 0x020E0644U, 0x1U, 0x020E0474U

	)

955 
	#IOMUXC_CSI_DATA01_UART5_TX
 0x020E01E8U, 0x8U, 0x00000000U, 0x0U, 0x020E0474U

	)

956 
	#IOMUXC_CSI_DATA01_ESAI_RX_HF_CLK
 0x020E01E8U, 0x9U, 0x00000000U, 0x0U, 0x020E0474U

	)

957 
	#IOMUXC_CSI_DATA02_CSI_DATA04
 0x020E01ECU, 0x0U, 0x020E04D8U, 0x1U, 0x020E0478U

	)

958 
	#IOMUXC_CSI_DATA02_USDHC2_DATA2
 0x020E01ECU, 0x1U, 0x020E0684U, 0x2U, 0x020E0478U

	)

959 
	#IOMUXC_CSI_DATA02_ECSPI2_MOSI
 0x020E01ECU, 0x3U, 0x020E054CU, 0x1U, 0x020E0478U

	)

960 
	#IOMUXC_CSI_DATA02_EIM_AD02
 0x020E01ECU, 0x4U, 0x00000000U, 0x0U, 0x020E0478U

	)

961 
	#IOMUXC_CSI_DATA02_GPIO4_IO23
 0x020E01ECU, 0x5U, 0x00000000U, 0x0U, 0x020E0478U

	)

962 
	#IOMUXC_CSI_DATA02_SAI1_RX_SYNC
 0x020E01ECU, 0x6U, 0x00000000U, 0x0U, 0x020E0478U

	)

963 
	#IOMUXC_CSI_DATA02_UART5_RTS_B
 0x020E01ECU, 0x8U, 0x020E0640U, 0x7U, 0x020E0478U

	)

964 
	#IOMUXC_CSI_DATA02_UART5_CTS_B
 0x020E01ECU, 0x8U, 0x00000000U, 0x0U, 0x020E0478U

	)

965 
	#IOMUXC_CSI_DATA02_ESAI_RX_FS
 0x020E01ECU, 0x9U, 0x00000000U, 0x0U, 0x020E0478U

	)

966 
	#IOMUXC_CSI_DATA03_CSI_DATA05
 0x020E01F0U, 0x0U, 0x020E04CCU, 0x0U, 0x020E047CU

	)

967 
	#IOMUXC_CSI_DATA03_USDHC2_DATA3
 0x020E01F0U, 0x1U, 0x020E0688U, 0x0U, 0x020E047CU

	)

968 
	#IOMUXC_CSI_DATA03_ECSPI2_MISO
 0x020E01F0U, 0x3U, 0x020E0548U, 0x0U, 0x020E047CU

	)

969 
	#IOMUXC_CSI_DATA03_EIM_AD03
 0x020E01F0U, 0x4U, 0x00000000U, 0x0U, 0x020E047CU

	)

970 
	#IOMUXC_CSI_DATA03_GPIO4_IO24
 0x020E01F0U, 0x5U, 0x00000000U, 0x0U, 0x020E047CU

	)

971 
	#IOMUXC_CSI_DATA03_SAI1_RX_BCLK
 0x020E01F0U, 0x6U, 0x00000000U, 0x0U, 0x020E047CU

	)

972 
	#IOMUXC_CSI_DATA03_UART5_CTS_B
 0x020E01F0U, 0x8U, 0x00000000U, 0x0U, 0x020E047CU

	)

973 
	#IOMUXC_CSI_DATA03_UART5_RTS_B
 0x020E01F0U, 0x8U, 0x020E0640U, 0x0U, 0x020E047CU

	)

974 
	#IOMUXC_CSI_DATA03_ESAI_RX_CLK
 0x020E01F0U, 0x9U, 0x00000000U, 0x0U, 0x020E047CU

	)

975 
	#IOMUXC_CSI_DATA04_CSI_DATA06
 0x020E01F4U, 0x0U, 0x020E04DCU, 0x1U, 0x020E0480U

	)

976 
	#IOMUXC_CSI_DATA04_USDHC2_DATA4
 0x020E01F4U, 0x1U, 0x020E068CU, 0x2U, 0x020E0480U

	)

977 
	#IOMUXC_CSI_DATA04_ECSPI1_SCLK
 0x020E01F4U, 0x3U, 0x020E0534U, 0x1U, 0x020E0480U

	)

978 
	#IOMUXC_CSI_DATA04_EIM_AD04
 0x020E01F4U, 0x4U, 0x00000000U, 0x0U, 0x020E0480U

	)

979 
	#IOMUXC_CSI_DATA04_GPIO4_IO25
 0x020E01F4U, 0x5U, 0x00000000U, 0x0U, 0x020E0480U

	)

980 
	#IOMUXC_CSI_DATA04_SAI1_TX_SYNC
 0x020E01F4U, 0x6U, 0x020E05ECU, 0x1U, 0x020E0480U

	)

981 
	#IOMUXC_CSI_DATA04_USDHC1_WP
 0x020E01F4U, 0x8U, 0x020E066CU, 0x2U, 0x020E0480U

	)

982 
	#IOMUXC_CSI_DATA04_ESAI_TX_FS
 0x020E01F4U, 0x9U, 0x00000000U, 0x0U, 0x020E0480U

	)

983 
	#IOMUXC_CSI_DATA05_CSI_DATA07
 0x020E01F8U, 0x0U, 0x020E04E0U, 0x1U, 0x020E0484U

	)

984 
	#IOMUXC_CSI_DATA05_USDHC2_DATA5
 0x020E01F8U, 0x1U, 0x020E0690U, 0x2U, 0x020E0484U

	)

985 
	#IOMUXC_CSI_DATA05_ECSPI1_SS0
 0x020E01F8U, 0x3U, 0x020E0540U, 0x1U, 0x020E0484U

	)

986 
	#IOMUXC_CSI_DATA05_EIM_AD05
 0x020E01F8U, 0x4U, 0x00000000U, 0x0U, 0x020E0484U

	)

987 
	#IOMUXC_CSI_DATA05_GPIO4_IO26
 0x020E01F8U, 0x5U, 0x00000000U, 0x0U, 0x020E0484U

	)

988 
	#IOMUXC_CSI_DATA05_SAI1_TX_BCLK
 0x020E01F8U, 0x6U, 0x020E05E8U, 0x1U, 0x020E0484U

	)

989 
	#IOMUXC_CSI_DATA05_USDHC1_CD_B
 0x020E01F8U, 0x8U, 0x020E0668U, 0x2U, 0x020E0484U

	)

990 
	#IOMUXC_CSI_DATA05_ESAI_TX_CLK
 0x020E01F8U, 0x9U, 0x00000000U, 0x0U, 0x020E0484U

	)

991 
	#IOMUXC_CSI_DATA06_CSI_DATA08
 0x020E01FCU, 0x0U, 0x020E04E4U, 0x1U, 0x020E0488U

	)

992 
	#IOMUXC_CSI_DATA06_USDHC2_DATA6
 0x020E01FCU, 0x1U, 0x020E0694U, 0x2U, 0x020E0488U

	)

993 
	#IOMUXC_CSI_DATA06_ECSPI1_MOSI
 0x020E01FCU, 0x3U, 0x020E053CU, 0x1U, 0x020E0488U

	)

994 
	#IOMUXC_CSI_DATA06_EIM_AD06
 0x020E01FCU, 0x4U, 0x00000000U, 0x0U, 0x020E0488U

	)

995 
	#IOMUXC_CSI_DATA06_GPIO4_IO27
 0x020E01FCU, 0x5U, 0x00000000U, 0x0U, 0x020E0488U

	)

996 
	#IOMUXC_CSI_DATA06_SAI1_RX_DATA
 0x020E01FCU, 0x6U, 0x020E05E4U, 0x1U, 0x020E0488U

	)

997 
	#IOMUXC_CSI_DATA06_USDHC1_RESET_B
 0x020E01FCU, 0x8U, 0x00000000U, 0x0U, 0x020E0488U

	)

998 
	#IOMUXC_CSI_DATA06_ESAI_TX5_RX0
 0x020E01FCU, 0x9U, 0x00000000U, 0x0U, 0x020E0488U

	)

999 
	#IOMUXC_CSI_DATA07_CSI_DATA09
 0x020E0200U, 0x0U, 0x020E04E8U, 0x1U, 0x020E048CU

	)

1000 
	#IOMUXC_CSI_DATA07_USDHC2_DATA7
 0x020E0200U, 0x1U, 0x020E0698U, 0x2U, 0x020E048CU

	)

1001 
	#IOMUXC_CSI_DATA07_ECSPI1_MISO
 0x020E0200U, 0x3U, 0x020E0538U, 0x1U, 0x020E048CU

	)

1002 
	#IOMUXC_CSI_DATA07_EIM_AD07
 0x020E0200U, 0x4U, 0x00000000U, 0x0U, 0x020E048CU

	)

1003 
	#IOMUXC_CSI_DATA07_GPIO4_IO28
 0x020E0200U, 0x5U, 0x00000000U, 0x0U, 0x020E048CU

	)

1004 
	#IOMUXC_CSI_DATA07_SAI1_TX_DATA
 0x020E0200U, 0x6U, 0x00000000U, 0x0U, 0x020E048CU

	)

1005 
	#IOMUXC_CSI_DATA07_USDHC1_VSELECT
 0x020E0200U, 0x8U, 0x00000000U, 0x0U, 0x020E048CU

	)

1006 
	#IOMUXC_CSI_DATA07_ESAI_TX0
 0x020E0200U, 0x9U, 0x00000000U, 0x0U, 0x020E048CU

	)

1007 
	#IOMUXC_DRAM_ADDR00
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0204U

	)

1008 
	#IOMUXC_DRAM_ADDR01
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0208U

	)

1009 
	#IOMUXC_DRAM_ADDR02
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E020CU

	)

1010 
	#IOMUXC_DRAM_ADDR03
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0210U

	)

1011 
	#IOMUXC_DRAM_ADDR04
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0214U

	)

1012 
	#IOMUXC_DRAM_ADDR05
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0218U

	)

1013 
	#IOMUXC_DRAM_ADDR06
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E021CU

	)

1014 
	#IOMUXC_DRAM_ADDR07
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0220U

	)

1015 
	#IOMUXC_DRAM_ADDR08
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0224U

	)

1016 
	#IOMUXC_DRAM_ADDR09
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0228U

	)

1017 
	#IOMUXC_DRAM_ADDR10
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E022CU

	)

1018 
	#IOMUXC_DRAM_ADDR11
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0230U

	)

1019 
	#IOMUXC_DRAM_ADDR12
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0234U

	)

1020 
	#IOMUXC_DRAM_ADDR13
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0238U

	)

1021 
	#IOMUXC_DRAM_ADDR14
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E023CU

	)

1022 
	#IOMUXC_DRAM_ADDR15
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0240U

	)

1023 
	#IOMUXC_DRAM_DQM0
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0244U

	)

1024 
	#IOMUXC_DRAM_DQM1
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0248U

	)

1025 
	#IOMUXC_DRAM_RAS_B
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E024CU

	)

1026 
	#IOMUXC_DRAM_CAS_B
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0250U

	)

1027 
	#IOMUXC_DRAM_CS0_B
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0254U

	)

1028 
	#IOMUXC_DRAM_CS1_B
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0258U

	)

1029 
	#IOMUXC_DRAM_SDWE_B
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E025CU

	)

1030 
	#IOMUXC_DRAM_ODT0
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0260U

	)

1031 
	#IOMUXC_DRAM_ODT1
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0264U

	)

1032 
	#IOMUXC_DRAM_SDBA0
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0268U

	)

1033 
	#IOMUXC_DRAM_SDBA1
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E026CU

	)

1034 
	#IOMUXC_DRAM_SDBA2
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0270U

	)

1035 
	#IOMUXC_DRAM_SDCKE0
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0274U

	)

1036 
	#IOMUXC_DRAM_SDCKE1
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0278U

	)

1037 
	#IOMUXC_DRAM_SDCLK0_P
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E027CU

	)

1038 
	#IOMUXC_DRAM_SDQS0_P
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0280U

	)

1039 
	#IOMUXC_DRAM_SDQS1_P
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0284U

	)

1040 
	#IOMUXC_DRAM_RESET
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0288U

	)

1041 
	#IOMUXC_GRP_ADDDS
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0490U

	)

1042 
	#IOMUXC_GRP_DDRMODE_CTL
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0494U

	)

1043 
	#IOMUXC_GRP_B0DS
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E0498U

	)

1044 
	#IOMUXC_GRP_DDRPK
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E049CU

	)

1045 
	#IOMUXC_GRP_CTLDS
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E04A0U

	)

1046 
	#IOMUXC_GRP_B1DS
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E04A4U

	)

1047 
	#IOMUXC_GRP_DDRHYS
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E04A8U

	)

1048 
	#IOMUXC_GRP_DDRPKE
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E04ACU

	)

1049 
	#IOMUXC_GRP_DDRMODE
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E04B0U

	)

1050 
	#IOMUXC_GRP_DDR_TYPE
 0x00000000U, 0x0U, 0x00000000U, 0x0U, 0x020E04B4U

	)

1078 
ölöe
 
	$IOMUXC_SëPöMux
(
uöt32_t
 
muxRegi°î
,

1079 
uöt32_t
 
muxMode
,

1080 
uöt32_t
 
öputRegi°î
,

1081 
uöt32_t
 
öputDaisy
,

1082 
uöt32_t
 
c⁄figRegi°î
,

1083 
uöt32_t
 
öputOnfõld
)

1085 *((vﬁ©ûê
uöt32_t
 *)
muxRegi°î
) =

1086 
	`IOMUXC_SW_MUX_CTL_PAD_MUX_MODE
(
muxMode
Ë| 
	`IOMUXC_SW_MUX_CTL_PAD_SION
(
öputOnfõld
);

1088 i‡(
öputRegi°î
)

1090 *((vﬁ©ûê
uöt32_t
 *)
öputRegi°î
Ë
	`IOMUXC_SELECT_INPUT_DAISY
(
öputDaisy
);

1092 
	}
}

1110 
ölöe
 
	$IOMUXC_SëPöC⁄fig
(
uöt32_t
 
muxRegi°î
,

1111 
uöt32_t
 
muxMode
,

1112 
uöt32_t
 
öputRegi°î
,

1113 
uöt32_t
 
öputDaisy
,

1114 
uöt32_t
 
c⁄figRegi°î
,

1115 
uöt32_t
 
c⁄figVÆue
)

1117 i‡(
c⁄figRegi°î
)

1119 *((vﬁ©ûê
uöt32_t
 *)
c⁄figRegi°î
Ë
c⁄figVÆue
;

1121 
	}
}

	@imx6ul/imx6ul.h

1 #i‚de‡
__IMX6UL_H


2 
	#__IMX6UL_H


	)

13 
	~"cc.h
"

14 
	~"MCIMX6Y2.h
"

15 
	~"f¶_comm⁄.h
"

16 
	~"f¶_iomuxc.h
"

17 
	~"c‹e_ˇ7.h
"

	@project/main.c

11 
	~"b•_˛k.h
"

12 
	~"b•_dñay.h
"

13 
	~"b•_Àd.h
"

14 
	~"b•_bìp.h
"

15 
	~"b•_key.h
"

16 
	~"b•_öt.h
"

17 
	~"b•_u¨t.h
"

18 
	~"b•_lcd.h
"

19 
	~"b•_lcd≠i.h
"

20 
	~"b•_πc.h
"

21 
	~"b•_backlight.h
"

22 
	~"b•_adc.h
"

23 
	~"°dio.h
"

30 
	$imx6ul_h¨dÂu_íabÀ
()

32 
uöt32_t
 
˝a¸
;

33 
uöt32_t
 
Âexc
;

36 
˝a¸
 = 
	`__gë_CPACR
();

37 
˝a¸
 = (˝a¸ & ~(
CPACR_ASEDIS_Msk
 | 
CPACR_D32DIS_Msk
))

38 | (3UL << 
CPACR_˝10_Pos
Ë| (3UL << 
CPACR_˝11_Pos
);

39 
	`__£t_CPACR
(
˝a¸
);

40 
Âexc
 = 
	`__gë_FPEXC
();

41 
Âexc
 |= 0x40000000UL;

42 
	`__£t_FPEXC
(
Âexc
);

43 
	}
}

53 
	$maö
()

55 
i
 = 0;

56 
adcvÆue
;

57 
°©e
 = 
OFF
;

58 sig√d 
öãg
;

59 sig√d 
‰a˘
;

61 
	`imx6ul_h¨dÂu_íabÀ
();

62 
	`öt_öô
();

63 
	`imx6u_˛köô
();

64 
	`dñay_öô
();

65 
	`˛k_íabÀ
();

66 
	`Àd_öô
();

67 
	`bìp_öô
();

68 
	`u¨t_öô
();

69 
	`lcd_öô
();

70 
	`adc1ch1_öô
();

72 
t·lcd_dev
.
f‹ecﬁ‹
 = 
LCD_RED
;

73 
	`lcd_show_°rög
(50, 10, 400, 24, 24, (*)"ALPHA-IMX6U ADC TEST");

74 
	`lcd_show_°rög
(50, 40, 200, 16, 16, (*)"ATOM@ALIENTEK");

75 
	`lcd_show_°rög
(50, 60, 200, 16, 16, (*)"2019/12/16");

76 
	`lcd_show_°rög
(50, 90, 400, 16, 16, (*)"ADC Ori Value:0000");

77 
	`lcd_show_°rög
(50, 110, 400, 16, 16,(*)"ADC Val Value:0.00 V");

78 
t·lcd_dev
.
f‹ecﬁ‹
 = 
LCD_BLUE
;

82 
adcvÆue
 = 
	`gëadc_avîage
(5);

83 
	`lcd_showxnum
(162, 90, 
adcvÆue
, 4, 16, 0);

84 
	`¥ötf
("ADC orig vÆuê%d\r\n", 
adcvÆue
);

86 
adcvÆue
 = 
	`gëadc_vﬁt
();

87 
öãg
 = 
adcvÆue
 / 1000;

88 
‰a˘
 = 
adcvÆue
 % 1000;

89 
	`lcd_showxnum
(162, 110, 
öãg
, 1, 16, 0);

90 
	`lcd_showxnum
(178, 110, 
‰a˘
, 3, 16, 0X80);

91 
	`¥ötf
("ADC vﬁ®%d.%dV\r\n", 
öãg
, 
‰a˘
);

93 
	`dñayms
(50);

94 
i
++;

95 if(
i
 == 10)

97 
i
 = 0;

98 
°©e
 = !state;

99 
	`Àd_swôch
(
LED0
,
°©e
);

103 
	}
}

	@stdio/include/ctype.h

6 
	#_U
 0x01

	)

7 
	#_L
 0x02

	)

8 
	#_D
 0x04

	)

9 
	#_C
 0x08

	)

10 
	#_P
 0x10

	)

11 
	#_S
 0x20

	)

12 
	#_X
 0x40

	)

13 
	#_SP
 0x80

	)

15 
_˘y≥
[];

17 
	#__ismask
(
x
Ë(
_˘y≥
[()()(x)])

	)

19 
	#iß um
(
c
Ë((
	`__ismask
(c)&(
_U
|
_L
|
_D
)Ë!0)

	)

20 
	#ißÕha
(
c
Ë((
	`__ismask
(c)&(
_U
|
_L
)Ë!0)

	)

21 
	#is˙ål
(
c
Ë((
	`__ismask
(c)&(
_C
)Ë!0)

	)

22 
	#isdigô
(
c
Ë((
	`__ismask
(c)&(
_D
)Ë!0)

	)

23 
	#isgøph
(
c
Ë((
	`__ismask
(c)&(
_P
|
_U
|
_L
|
_D
)Ë!0)

	)

24 
	#i¶owî
(
c
Ë((
	`__ismask
(c)&(
_L
)Ë!0)

	)

25 
	#i•röt
(
c
Ë((
	`__ismask
(c)&(
_P
|
_U
|
_L
|
_D
|
_SP
)Ë!0)

	)

26 
	#i•un˘
(
c
Ë((
	`__ismask
(c)&(
_P
)Ë!0)

	)

27 
	#is•a˚
(
c
Ë((
	`__ismask
(c)&(
_S
)Ë!0)

	)

28 
	#isuµî
(
c
Ë((
	`__ismask
(c)&(
_U
)Ë!0)

	)

29 
	#isxdigô
(
c
Ë((
	`__ismask
(c)&(
_D
|
_X
)Ë!0)

	)

31 
	#ißscii
(
c
Ë((()(c))<=0x7f)

	)

32 
	#tﬂscii
(
c
Ë((()(c))&0x7f)

	)

34 
ölöe
 
	$__tﬁowî
(
c
)

36 i‡(
	`isuµî
(
c
))

37 
c
 -= 'A'-'a';

38  
c
;

39 
	}
}

41 
ölöe
 
	$__touµî
(
c
)

43 i‡(
	`i¶owî
(
c
))

44 
c
 -= 'a'-'A';

45  
c
;

46 
	}
}

48 
	#tﬁowî
(
c
Ë
	`__tﬁowî
(c)

	)

49 
	#touµî
(
c
Ë
	`__touµî
(c)

	)

	@stdio/include/div64.h

1 #i‚de‡
__ASM_ARM_DIV64


2 
	#__ASM_ARM_DIV64


	)

20 
__div64_32
(*
dividíd
, 
divis‹
);

22 
	#do_div
(
n
,
ba£
) ({ \

23 
__ba£
 = (
ba£
); \

24 
__ªm
; \

25 ()(((
	`ty≥of
((
n
)Ë*)0Ë=((
uöt64_t
 *)0)); \

26 i‡(((
n
) >> 32) == 0) { \

27 
__ªm
 = ()(
n
Ë% 
__ba£
; \

28 (
n
Ë()“Ë/ 
__ba£
; \

30 
__ªm
 = 
	`__div64_32
(&(
n
), 
__ba£
); \

31 
__ªm
; \

32 })

	)

	@stdio/include/gcclib.h

4 
	#BITS_PER_UNIT
 8

	)

5 
	#SI_TYPE_SIZE
 ( (
SIty≥
Ë* 
BITS_PER_UNIT
)

	)

7 
	tUQIty≥
 
	t__©åibuã__
 ((
	tmode
 (
	tQI
)));

8 
	tSIty≥
 
	t__©åibuã__
 ((
	tmode
 (
	tSI
)));

9 
	tUSIty≥
 
	t__©åibuã__
 ((
	tmode
 (
	tSI
)));

10 
	tDIty≥
 
	t__©åibuã__
 ((
	tmode
 (
	tDI
)));

11 
	tw‹d_ty≥
 
	t__©åibuã__
 ((
	tmode
 (
	t__w‹d__
)));

12 
	tUDIty≥
 
	t__©åibuã__
 ((
	tmode
 (
	tDI
)));

14 #ifde‡
__ARMEB__


15 
	sDI°ru˘
 {
SIty≥
 
	mhigh
, 
	mlow
;};

17 
	sDI°ru˘
 {
SIty≥
 
	mlow
, 
	mhigh
;};

22 
DI°ru˘
 
	ms
;

23 
DIty≥
 
	mŒ
;

24 } 
	tDIuni⁄
;

	@stdio/include/kernel.h

1 
	#INT_MAX
 (()(~0U>>1))

	)

2 
	#INT_MIN
 (-
INT_MAX
 - 1)

	)

3 
	#UINT_MAX
 (~0U)

	)

4 
	#LONG_MAX
 (()(~0UL>>1))

	)

5 
	#LONG_MIN
 (-
LONG_MAX
 - 1)

	)

6 
	#ULONG_MAX
 (~0UL)

	)

	@stdio/include/printf.h

2 #i‚de‡
_PRINTF_H


3 
	#_PRINTF_H


	)

5 
¥ötf
(c⁄° *
fmt
, ...);

6 
sˇnf
(c⁄° * 
fmt
, ...);

	@stdio/include/stdio.h

2 #i‚de‡
_STDIO_H


3 
	#_STDIO_H


	)

5 
	~"ty≥s.h
"

7 #i‚de‡
_VALIST


8 
	#_VALIST


	)

9 *
	tva_li°
;

12 
v¢¥ötf
(*
buf
, 
size_t
 
size
, c⁄° *
fmt
, 
va_li°
 
¨gs
);

13 
¢¥ötf
(* 
buf
, 
size_t
 
size
, c⁄° *
fmt
, ...);

14 
v•rötf
(*
buf
, c⁄° *
fmt
, 
va_li°
 
¨gs
);

15 
•rötf
(* 
buf
, c⁄° *
fmt
, ...);

16 
vssˇnf
(c⁄° * 
buf
, c⁄° * 
fmt
, 
va_li°
 
¨gs
);

17 
ssˇnf
(c⁄° * 
buf
, c⁄° * 
fmt
, ...);

19 
putc
(
c
);

20 
gëc
();

22 
¥ötf
(c⁄° *
fmt
, ...);

23 
sˇnf
(c⁄° * 
fmt
, ...);

	@stdio/include/string.h

8 
	~"ty≥s.h
"

10 * 
___°πok
;

11 * 
°Ωbrk
(const *,const *);

12 * 
°πok
(*,const *);

13 * 
°r£p
(**,const *);

14 
size_t
 
°r•n
(const *,const *);

22 #i‚de‡
__HAVE_ARCH_STRCPY


23 * 
°r˝y
(*,const *);

25 #i‚de‡
__HAVE_ARCH_STRNCPY


26 * 
°∫˝y
(*,c⁄° *, 
size_t
);

28 #i‚de‡
__HAVE_ARCH_STRCAT


29 * 
°rˇt
(*, const *);

31 #i‚de‡
__HAVE_ARCH_STRNCAT


32 * 
°∫ˇt
(*, c⁄° *, 
size_t
);

34 #i‚de‡
__HAVE_ARCH_STRCMP


35 
°rcmp
(const *,const *);

37 #i‚de‡
__HAVE_ARCH_STRNCMP


38 
°∫cmp
(c⁄° *,c⁄° *,
size_t
);

40 #i‚de‡
__HAVE_ARCH_STRNICMP


41 
°∫icmp
(c⁄° *, c⁄° *, 
size_t
);

43 #i‚de‡
__HAVE_ARCH_STRCHR


44 * 
°rchr
(const *,);

46 #i‚de‡
__HAVE_ARCH_STRRCHR


47 * 
°ºchr
(const *,);

49 #i‚de‡
__HAVE_ARCH_STRSTR


50 * 
°r°r
(const *,const *);

52 #i‚de‡
__HAVE_ARCH_STRLEN


53 
size_t
 
°æí
(const *);

55 #i‚de‡
__HAVE_ARCH_STRNLEN


56 
size_t
 
°∫Àn
(const *,size_t);

59 #i‚de‡
__HAVE_ARCH_MEMSET


60 * 
mem£t
(*,,
size_t
);

62 #i‚de‡
__HAVE_ARCH_MEMCPY


63 * 
mem˝y
(*,c⁄° *,
size_t
);

65 #i‚de‡
__HAVE_ARCH_MEMMOVE


66 * 
memmove
(*,c⁄° *,
size_t
);

68 #i‚de‡
__HAVE_ARCH_MEMSCAN


69 * 
memsˇn
(*,,
size_t
);

71 #i‚de‡
__HAVE_ARCH_MEMCMP


72 
memcmp
(c⁄° *,c⁄° *,
size_t
);

74 #i‚de‡
__HAVE_ARCH_MEMCHR


75 * 
memchr
(c⁄° *,,
size_t
);

	@stdio/include/system.h

1 #i‚de‡
__ASM_ARM_SYSTEM_H


2 
	#__ASM_ARM_SYSTEM_H


	)

4 #ifde‡
__KERNEL__


6 
	~<löux/c⁄fig.h
>

8 
	#CPU_ARCH_UNKNOWN
 0

	)

9 
	#CPU_ARCH_ARMv3
 1

	)

10 
	#CPU_ARCH_ARMv4
 2

	)

11 
	#CPU_ARCH_ARMv4T
 3

	)

12 
	#CPU_ARCH_ARMv5
 4

	)

13 
	#CPU_ARCH_ARMv5T
 5

	)

14 
	#CPU_ARCH_ARMv5TE
 6

	)

15 
	#CPU_ARCH_ARMv5TEJ
 7

	)

16 
	#CPU_ARCH_ARMv6
 8

	)

21 
	#CR_M
 (1 << 0Ë

	)

22 
	#CR_A
 (1 << 1Ë

	)

23 
	#CR_C
 (1 << 2Ë

	)

24 
	#CR_W
 (1 << 3Ë

	)

25 
	#CR_P
 (1 << 4Ë

	)

26 
	#CR_D
 (1 << 5Ë

	)

27 
	#CR_L
 (1 << 6Ë

	)

28 
	#CR_B
 (1 << 7Ë

	)

29 
	#CR_S
 (1 << 8Ë

	)

30 
	#CR_R
 (1 << 9Ë

	)

31 
	#CR_F
 (1 << 10Ë

	)

32 
	#CR_Z
 (1 << 11Ë

	)

33 
	#CR_I
 (1 << 12Ë

	)

34 
	#CR_V
 (1 << 13Ë

	)

35 
	#CR_RR
 (1 << 14Ë

	)

36 
	#CR_L4
 (1 << 15Ë

	)

37 
	#CR_DT
 (1 << 16)

	)

38 
	#CR_IT
 (1 << 18)

	)

39 
	#CR_ST
 (1 << 19)

	)

40 
	#CR_FI
 (1 << 21Ë

	)

41 
	#CR_U
 (1 << 22Ë

	)

42 
	#CR_XP
 (1 << 23Ë

	)

43 
	#CR_VE
 (1 << 24Ë

	)

45 
	#CPUID_ID
 0

	)

46 
	#CPUID_CACHETYPE
 1

	)

47 
	#CPUID_TCM
 2

	)

48 
	#CPUID_TLBTYPE
 3

	)

50 
	#ªad_˝uid
(
ªg
) \

52 
__vÆ
; \

53 
	`asm
("mrcÖ15, 0, %0, c0, c0, " 
	`__°rögify
(
ªg
) \

54 : "Ù" (
__vÆ
) \

57 
__vÆ
; \

58 })

	)

68 
	#__asmeq
(
x
, 
y
Ë".i‚¯" x "," y " ; .î∏; .ídif\n\t"

	)

70 #i‚de‡
__ASSEMBLY__


72 
	~<löux/lökage.h
>

74 
	gthªad_öfo
;

75 
	gèsk_°ru˘
;

78 
sy°em_ªv
;

79 
sy°em_£rül_low
;

80 
sy°em_£rül_high
;

81 
mem_f˛k_21285
;

83 
	g±_ªgs
;

85 
	$dõ
(c⁄° *
msg
, 
±_ªgs
 *
ªgs
, 
îr
)

86 
	`__©åibuã__
((
n‹ëu∫
));

88 
	`dõ_if_kî√l
(c⁄° *
°r
, 
±_ªgs
 *
ªgs
, 
îr
);

90 
	`hook_Áu…_code
(
ƒ
, (*
‚
)(, ,

91 
±_ªgs
 *),

92 
sig
, c⁄° *
«me
);

94 
	~<asm/¥oc-‚s.h
>

96 
	#xchg
(
±r
,
x
) \

97 ((
	`__ty≥of__
(*(
±r
)))
	`__xchg
(()(
x
),’å),(*’å))))

	)

99 
	#ès
(
±r
Ë(
	`xchg
(’å),1))

	)

101 
asmlökage
 
	`__backåa˚
();

103 
	`˝u_¨chôe˘uª
();

105 
	#£t_¸
(
x
) \

106 
__asm__
 
	`__vﬁ©ûe__
( \

108 : : "r" (
x
Ë: "cc")

	)

110 
	#gë_¸
() \

112 
__vÆ
; \

113 
__asm__
 
	`__vﬁ©ûe__
( \

115 : "Ù" (
__vÆ
) : : "cc"); \

116 
__vÆ
; \

117 
	}
})

	)

119 
¸_no_Æignmít
;

120 
¸_Æignmít
;

122 
	#UDBG_UNDEFINED
 (1 << 0)

	)

123 
	#UDBG_SYSCALL
 (1 << 1)

	)

124 
	#UDBG_BADABORT
 (1 << 2)

	)

125 
	#UDBG_SEGV
 (1 << 3)

	)

126 
	#UDBG_BUS
 (1 << 4)

	)

128 
u£r_debug
;

130 #i‡
__LINUX_ARM_ARCH__
 >= 4

131 
	#ve˘‹s_high
(Ë(
¸_Æignmít
 & 
CR_V
)

	)

133 
	#ve˘‹s_high
(Ë(0)

	)

136 
	#mb
(Ë
__asm__
 
	`__vﬁ©ûe__
 ("" : : : "mem‹y")

	)

137 
	#rmb
(Ë
	`mb
()

	)

138 
	#wmb
(Ë
	`mb
()

	)

139 
	#ªad_b¨rõr_dïíds
(Ëdÿ{ } 0)

	)

140 
	#£t_mb
(
v¨
, 
vÆue
Ëdÿ{ v¨ = vÆue; 
	`mb
(); } 0)

	)

141 
	#£t_wmb
(
v¨
, 
vÆue
Ëdÿ{ v¨ = vÆue; 
	`wmb
(); } 0)

	)

142 
	#n›
(Ë
__asm__
 
	`__vﬁ©ûe__
("mov\å0,r0\t@Ç›\n\t");

	)

144 #ifde‡
CONFIG_SMP


151 
	#¥ï¨e_¨ch_swôch
(
rq
,
√xt
) \

153 
	`•ö_lock
(&(
√xt
)->
swôch_lock
); \

154 
	`•ö_u∆ock_úq
(&(
rq
)->
lock
); \

155 } 0)

	)

157 
	#föish_¨ch_swôch
(
rq
,
¥ev
) \

158 
	`•ö_u∆ock
(&(
¥ev
)->
swôch_lock
)

	)

160 
	#èsk_ru¬ög
(
rq
,
p
) \

161 ((
rq
)->
cuº
 =(
p
Ë|| 
	`•ö_is_locked
(&’)->
swôch_lock
))

	)

168 
	#¥ï¨e_¨ch_swôch
(
rq
,
√xt
Ë
	`loˇl_úq_íabÀ
()

	)

169 
	#föish_¨ch_swôch
(
rq
,
¥ev
Ë
	`•ö_u∆ock
(&‘q)->
lock
)

	)

170 
	#èsk_ru¬ög
(
rq
,
p
Ë(‘q)->
cuº
 =’))

	)

178 
èsk_°ru˘
 *
__swôch_to
(èsk_°ru˘ *, 
thªad_öfo
 *, thread_info *);

180 
	#swôch_to
(
¥ev
,
√xt
,
œ°
) \

182 
œ°
 = 
	`__swôch_to
(
¥ev
,¥ev->
thªad_öfo
,
√xt
->thread_info); \

183 } 0)

	)

188 #i‡
__LINUX_ARM_ARCH__
 >= 6

190 
	#loˇl_úq_ßve
(
x
) \

192 
__asm__
 
	`__vﬁ©ûe__
( \

195 : "Ù" (
x
) : : "memory", "cc"); \

196 })

	)

198 
	#loˇl_úq_íabÀ
(Ë
	`__asm__
("˝sõ i @ __°i" : : : "mem‹y", "cc")

	)

199 
	#loˇl_úq_dißbÀ
(Ë
	`__asm__
("˝sid i @ __˛i" : : : "mem‹y", "cc")

	)

200 
	#loˇl_fiq_íabÀ
(Ë
	`__asm__
("˝sõ f @ __°f" : : : "mem‹y", "cc")

	)

201 
	#loˇl_fiq_dißbÀ
(Ë
	`__asm__
("˝sid f @ __˛f" : : : "mem‹y", "cc")

	)

208 
	#loˇl_úq_ßve
(
x
) \

210 
ãmp
; \

211 (Ë(&
ãmp
 =&
x
); \

212 
__asm__
 
	`__vﬁ©ûe__
( \

216 : "Ù" (
x
), "Ù" (
ãmp
) \

219 })

	)

224 
	#loˇl_úq_íabÀ
() \

226 
ãmp
; \

227 
__asm__
 
	`__vﬁ©ûe__
( \

231 : "Ù" (
ãmp
) \

234 })

	)

239 
	#loˇl_úq_dißbÀ
() \

241 
ãmp
; \

242 
__asm__
 
	`__vﬁ©ûe__
( \

246 : "Ù" (
ãmp
) \

249 })

	)

254 
	#loˇl_fiq_íabÀ
() \

256 
ãmp
; \

257 
__asm__
 
	`__vﬁ©ûe__
( \

261 : "Ù" (
ãmp
) \

264 })

	)

269 
	#loˇl_fiq_dißbÀ
() \

271 
ãmp
; \

272 
__asm__
 
	`__vﬁ©ûe__
( \

276 : "Ù" (
ãmp
) \

279 })

	)

286 
	#loˇl_ßve_Êags
(
x
) \

288 
__asm__
 
	`__vﬁ©ûe__
( \

290 : "Ù" (
x
) : : "memory", "cc"); \

291 })

	)

296 
	#loˇl_úq_ª°‹e
(
x
) \

297 
__asm__
 
	`__vﬁ©ûe__
( \

300 : "r" (
x
) \

301 : "mem‹y", "cc")

	)

303 
	#úqs_dißbÀd
() \

305 
Êags
; \

306 
	`loˇl_ßve_Êags
(
Êags
); \

307 
Êags
 & 
PSR_I_BIT
; \

308 })

	)

310 #ifde‡
CONFIG_SMP


311 #îr‹ 
SMP
 
nŸ
 
suµ‹ãd


313 
	#smp_mb
(Ë
	`mb
()

	)

314 
	#smp_rmb
(Ë
	`rmb
()

	)

315 
	#smp_wmb
(Ë
	`wmb
()

	)

316 
	#smp_ªad_b¨rõr_dïíds
(Ë
	`ªad_b¨rõr_dïíds
()

	)

320 
	#smp_mb
(Ë
	`b¨rõr
()

	)

321 
	#smp_rmb
(Ë
	`b¨rõr
()

	)

322 
	#smp_wmb
(Ë
	`b¨rõr
()

	)

323 
	#smp_ªad_b¨rõr_dïíds
(Ëdÿ{ } 0)

	)

325 #i‡
deföed
(
CONFIG_CPU_SA1100
Ë|| deföed(
CONFIG_CPU_SA110
)

338 
	#swp_is_buggy


	)

341 
ölöe
 
	$__xchg
(
x
, vﬁ©ûê*
±r
, 
size
)

343 
	`__bad_xchg
(volatile *, );

344 
ªt
;

345 #ifde‡
swp_is_buggy


346 
Êags
;

349 
size
) {

350 #ifde‡
swp_is_buggy


352 
	`loˇl_úq_ßve
(
Êags
);

353 
ªt
 = *(vﬁ©ûê*)
±r
;

354 *(vﬁ©ûê*)
±r
 = 
x
;

355 
	`loˇl_úq_ª°‹e
(
Êags
);

359 
	`loˇl_úq_ßve
(
Êags
);

360 
ªt
 = *(vﬁ©ûê*)
±r
;

361 *(vﬁ©ûê*)
±r
 = 
x
;

362 
	`loˇl_úq_ª°‹e
(
Êags
);

365 1: 
__asm__
 
	`__vﬁ©ûe__
 ("swpb %0, %1, [%2]"

366 : "=&r" (
ªt
)

367 : "r" (
x
), "r" (
±r
)

370 4: 
__asm__
 
	`__vﬁ©ûe__
 ("swp %0, %1, [%2]"

371 : "=&r" (
ªt
)

372 : "r" (
x
), "r" (
±r
)

376 : 
	`__bad_xchg
(
±r
, 
size
), 
ªt
 = 0;

379  
ªt
;

380 
	}
}

	@stdio/include/types.h

2 #i‚de‡
_TPYES_H


3 
	#_TPYES_H


	)

5 #i‚de‡
NULL


6 
	#NULL
 0

	)

9 #i‚de‡
_SIZE_T


10 
	#_SIZE_T


	)

11 
	tsize_t
;

	@stdio/include/vsprintf.h

8 
	~"ty≥s.h
"

10 #i‚de‡
va_¨g


12 #i‚de‡
_VALIST


13 
	#_VALIST


	)

14 *
	tva_li°
;

20 
	#NATIVE_INT
 

	)

21 
	#_AUPBND
 ( (
NATIVE_INT
Ë- 1)

	)

22 
	#_ADNBND
 ( (
NATIVE_INT
Ë- 1)

	)

28 
	#_bnd
(
X
, 
bnd
Ë((( (X)Ë+ (bnd)Ë& (~(bnd)))

	)

29 
	#va_¨g
(
≠
, 
T
Ë(*(T *)((◊pË+(
	`_bnd
 (T, 
_AUPBND
))Ë- (_bnd (T,
_ADNBND
))))

	)

30 
	#va_íd
(
≠
Ë(Ë0

	)

31 
	#va_°¨t
(
≠
, 
A
Ë(Ë(◊pË(((*Ë&(A)Ë+ (
	`_bnd
 (A,
_AUPBND
))))

	)

35 
sim∂e_°πoul
(c⁄° *
˝
,**
ídp
,
ba£
);

36 
sim∂e_°πﬁ
(c⁄° *
˝
,**
ídp
,
ba£
);

37 
sim∂e_°πouŒ
(c⁄° *
˝
,**
ídp
,
ba£
);

38 
sim∂e_°πﬁl
(c⁄° *
˝
,**
ídp
,
ba£
);

41 
v¢¥ötf
(*
buf
, 
size_t
 
size
, c⁄° *
fmt
, 
va_li°
 
¨gs
);

42 
¢¥ötf
(* 
buf
, 
size_t
 
size
, c⁄° *
fmt
, ...);

43 
v•rötf
(*
buf
, c⁄° *
fmt
, 
va_li°
 
¨gs
);

44 
•rötf
(* 
buf
, c⁄° *
fmt
, ...);

45 
vssˇnf
(c⁄° * 
buf
, c⁄° * 
fmt
, 
va_li°
 
¨gs
);

46 
ssˇnf
(c⁄° * 
buf
, c⁄° * 
fmt
, ...);

	@stdio/lib/ctype.c

7 
	~"˘y≥.h
"

9 
	g_˘y≥
[] = {

10 
_C
,_C,_C,_C,_C,_C,_C,_C,

11 
_C
,_C|
_S
,_C|_S,_C|_S,_C|_S,_C|_S,_C,_C,

12 
_C
,_C,_C,_C,_C,_C,_C,_C,

13 
_C
,_C,_C,_C,_C,_C,_C,_C,

14 
_S
|
_SP
,
_P
,_P,_P,_P,_P,_P,_P,

15 
_P
,_P,_P,_P,_P,_P,_P,_P,

16 
_D
,_D,_D,_D,_D,_D,_D,_D,

17 
_D
,_D,
_P
,_P,_P,_P,_P,_P,

18 
_P
,
_U
|
_X
,_U|_X,_U|_X,_U|_X,_U|_X,_U|_X,_U,

19 
_U
,_U,_U,_U,_U,_U,_U,_U,

20 
_U
,_U,_U,_U,_U,_U,_U,_U,

21 
_U
,_U,_U,
_P
,_P,_P,_P,_P,

22 
_P
,
_L
|
_X
,_L|_X,_L|_X,_L|_X,_L|_X,_L|_X,_L,

23 
_L
,_L,_L,_L,_L,_L,_L,_L,

24 
_L
,_L,_L,_L,_L,_L,_L,_L,

25 
_L
,_L,_L,
_P
,_P,_P,_P,
_C
,

28 
_S
|
_SP
,
_P
,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,

29 
_P
,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,_P,

30 
_U
,_U,_U,_U,_U,_U,_U,_U,_U,_U,_U,_U,_U,_U,_U,_U,

31 
_U
,_U,_U,_U,_U,_U,_U,
_P
,_U,_U,_U,_U,_U,_U,_U,
_L
,

32 
_L
,_L,_L,_L,_L,_L,_L,_L,_L,_L,_L,_L,_L,_L,_L,_L,

33 
_L
,_L,_L,_L,_L,_L,_L,
_P
,_L,_L,_L,_L,_L,_L,_L,_L};

	@stdio/lib/div64.c

19 
	~"div64.h
"

21 
	$__div64_32
(*
n
, 
ba£
)

23 
ªm
 = *
n
;

24 
b
 = 
ba£
;

25 
ªs
, 
d
 = 1;

26 
high
 = 
ªm
 >> 32;

29 
ªs
 = 0;

30 i‡(
high
 >
ba£
) {

31 
high
 /
ba£
;

32 
ªs
 = (Ë
high
 << 32;

33 
ªm
 -(Ë(
high
*
ba£
) << 32;

36 (sig√d )
b
 > 0 && b < 
ªm
) {

37 
b
 = b+b;

38 
d
 = d+d;

42 i‡(
ªm
 >
b
) {

43 
ªm
 -
b
;

44 
ªs
 +
d
;

46 
b
 >>= 1;

47 
d
 >>= 1;

48 } 
d
);

50 *
n
 = 
ªs
;

51  
ªm
;

52 
	}
}

	@stdio/lib/muldi3.c

32 
	~"gc˛ib.h
"

34 
	#umul_µmm
(
xh
, 
xl
, 
a
, 
b
) \

35 {
USIty≥
 
__t0
, 
__t1
, 
__t2
; \

36 
	`__asm__
 ("%@ Inlined umul_ppmm \n\
 %2, %5,Üsr #16 \n\
 %0, %6,Üsr #16 \n\
 %3, %5, %2,Üsl #16 \n\
 %4, %6, %0,Üsl #16 \n\
 %1, %3, %4 \n\
 %4, %2, %4 \n\
 %3, %0, %3 \n\
 %0, %2, %0 \n\
 %3, %4, %3 \n\
 %0, %0, #65536 \n\
 %1, %1, %3,Üsl #16 \n\
 %0, %0, %3,Üsr #16" \

49 : "=&r" ((
USIty≥
Ë(
xh
)), \

50 "Ù" ((
USIty≥
Ë(
xl
)), \

51 "=&r" (
__t0
), "=&r" (
__t1
), "Ù" (
__t2
) \

52 : "r" ((
USIty≥
Ë(
a
)), \

53 "r" ((
USIty≥
Ë(
b
)));}

	)

56 
	#__umulsidi3
(
u
, 
v
) \

57 ({
DIuni⁄
 
__w
; \

58 
	`umul_µmm
 (
__w
.
s
.
high
, __w.s.
low
, 
u
, 
v
); \

59 
__w
.
Œ
; })

	)

62 
DIty≥


63 
	$__muldi3
 (
DIty≥
 
u
, DIty≥ 
v
)

65 
DIuni⁄
 
w
;

66 
DIuni⁄
 
uu
, 
vv
;

68 
uu
.
Œ
 = 
u
,

69 
vv
.
Œ
 = 
v
;

71 
w
.
Œ
 = 
	`__umulsidi3
 (
uu
.
s
.
low
, 
vv
.s.low);

72 
w
.
s
.
high
 +((
USIty≥
Ë
uu
.s.
low
 * (USIty≥Ë
vv
.s.high

73 + (
USIty≥
Ë
uu
.
s
.
high
 * (USIty≥Ë
vv
.s.
low
);

75  
w
.
Œ
;

76 
	}
}

	@stdio/lib/printf.c

1 
	~"v•rötf.h
"

2 
	~"°rög.h
"

3 
	~"¥ötf.h
"

4 
	~"b•_u¨t.h
"

6 
putc
(
c
);

7 
gëc
();

9 
	#OUTBUFSIZE
 1024

	)

10 
	#INBUFSIZE
 1024

	)

13 
	gg_pcOutBuf
[
OUTBUFSIZE
];

14 
	gg_pcInBuf
[
INBUFSIZE
];

17 
	$¥ötf
(c⁄° *
fmt
, ...)

19 
i
;

20 
Àn
;

21 
va_li°
 
¨gs
;

23 
	`va_°¨t
(
¨gs
, 
fmt
);

24 
Àn
 = 
	`v•rötf
(
g_pcOutBuf
,
fmt
,
¨gs
);

25 
	`va_íd
(
¨gs
);

26 
i
 = 0; i < 
	`°æí
(
g_pcOutBuf
); i++)

28 
	`putc
(
g_pcOutBuf
[
i
]);

30  
Àn
;

31 
	}
}

35 
	$sˇnf
(c⁄° * 
fmt
, ...)

37 
i
 = 0;

38 
c
;

39 
va_li°
 
¨gs
;

43 
c
 = 
	`gëc
();

44 
	`putc
(
c
);

45 if((
c
 == 0x0d) || (c == 0x0a))

47 
g_pcInBuf
[
i
] = '\0';

52 
g_pcInBuf
[
i
++] = 
c
;

56 
	`va_°¨t
(
¨gs
,
fmt
);

57 
i
 = 
	`vssˇnf
(
g_pcInBuf
,
fmt
,
¨gs
);

58 
	`va_íd
(
¨gs
);

60  
i
;

61 
	}
}

	@stdio/lib/string.c

20 
	~"˘y≥.h
"

21 
	~"°rög.h
"

23 #i‚de‡
__HAVE_ARCH_STRNICMP


30 
	$°∫icmp
(c⁄° *
s1
, c⁄° *
s2
, 
size_t
 
Àn
)

33 
c1
, 
c2
;

35 
c1
 = 0; 
c2
 = 0;

36 i‡(
Àn
) {

38 
c1
 = *
s1
; 
c2
 = *
s2
;

39 
s1
++; 
s2
++;

40 i‡(!
c1
)

42 i‡(!
c2
)

44 i‡(
c1
 =
c2
)

46 
c1
 = 
	`tﬁowî
(c1);

47 
c2
 = 
	`tﬁowî
(c2);

48 i‡(
c1
 !
c2
)

50 } --
Àn
);

52  ()
c1
 - ()
c2
;

53 
	}
}

56 * 
	g___°πok
;

58 #i‚de‡
__HAVE_ARCH_STRCPY


64 * 
	$°r˝y
(* 
de°
,c⁄° *
§c
)

66 *
tmp
 = 
de°
;

68 (*
de°
++ = *
§c
++) != '\0')

70  
tmp
;

71 
	}
}

74 #i‚de‡
__HAVE_ARCH_STRNCPY


85 * 
	$°∫˝y
(* 
de°
,c⁄° *
§c
,
size_t
 
cou¡
)

87 *
tmp
 = 
de°
;

89 
cou¡
-- && (*
de°
++ = *
§c
++) != '\0')

92  
tmp
;

93 
	}
}

96 #i‚de‡
__HAVE_ARCH_STRCAT


102 * 
	$°rˇt
(* 
de°
, c⁄° * 
§c
)

104 *
tmp
 = 
de°
;

106 *
de°
)

107 
de°
++;

108 (*
de°
++ = *
§c
++) != '\0')

111  
tmp
;

112 
	}
}

115 #i‚de‡
__HAVE_ARCH_STRNCAT


125 * 
	$°∫ˇt
(*
de°
, c⁄° *
§c
, 
size_t
 
cou¡
)

127 *
tmp
 = 
de°
;

129 i‡(
cou¡
) {

130 *
de°
)

131 
de°
++;

132 (*
de°
++ = *
§c
++)) {

133 i‡(--
cou¡
 == 0) {

134 *
de°
 = '\0';

140  
tmp
;

141 
	}
}

144 #i‚de‡
__HAVE_ARCH_STRCMP


150 
	$°rcmp
(c⁄° * 
cs
,c⁄° * 
˘
)

152 sig√d 
__ªs
;

155 i‡((
__ªs
 = *
cs
 - *
˘
++) != 0 || !*cs++)

159  
__ªs
;

160 
	}
}

163 #i‚de‡
__HAVE_ARCH_STRNCMP


170 
	$°∫cmp
(c⁄° * 
cs
,c⁄° * 
˘
,
size_t
 
cou¡
)

172 sig√d 
__ªs
 = 0;

174 
cou¡
) {

175 i‡((
__ªs
 = *
cs
 - *
˘
++) != 0 || !*cs++)

177 
cou¡
--;

180  
__ªs
;

181 
	}
}

184 #i‚de‡
__HAVE_ARCH_STRCHR


190 * 
	$°rchr
(c⁄° * 
s
, 
c
)

192 ; *
s
 !(Ë
c
; ++s)

193 i‡(*
s
 == '\0')

194  
NULL
;

195  (*Ë
s
;

196 
	}
}

199 #i‚de‡
__HAVE_ARCH_STRRCHR


205 * 
	$°ºchr
(c⁄° * 
s
, 
c
)

207 c⁄° *
p
 = 
s
 + 
	`°æí
(s);

209 i‡(*
p
 =()
c
)

210  (*)
p
;

211 } --
p
 >
s
);

212  
NULL
;

213 
	}
}

216 #i‚de‡
__HAVE_ARCH_STRLEN


221 
size_t
 
	$°æí
(c⁄° * 
s
)

223 c⁄° *
sc
;

225 
sc
 = 
s
; *sc != '\0'; ++sc)

227  
sc
 - 
s
;

228 
	}
}

231 #i‚de‡
__HAVE_ARCH_STRNLEN


237 
size_t
 
	$°∫Àn
(c⁄° * 
s
, 
size_t
 
cou¡
)

239 c⁄° *
sc
;

241 
sc
 = 
s
; 
cou¡
-- && *sc != '\0'; ++sc)

243  
sc
 - 
s
;

244 
	}
}

247 #i‚de‡
__HAVE_ARCH_STRSPN


254 
size_t
 
	$°r•n
(c⁄° *
s
, c⁄° *
ac˚±
)

256 c⁄° *
p
;

257 c⁄° *
a
;

258 
size_t
 
cou¡
 = 0;

260 
p
 = 
s
; *p != '\0'; ++p) {

261 
a
 = 
ac˚±
; *a != '\0'; ++a) {

262 i‡(*
p
 =*
a
)

265 i‡(*
a
 == '\0')

266  
cou¡
;

267 ++
cou¡
;

270  
cou¡
;

271 
	}
}

274 #i‚de‡
__HAVE_ARCH_STRPBRK


280 * 
	$°Ωbrk
(c⁄° * 
cs
,c⁄° * 
˘
)

282 c⁄° *
sc1
,*
sc2
;

284  
sc1
 = 
cs
; *sc1 != '\0'; ++sc1) {

285  
sc2
 = 
˘
; *sc2 != '\0'; ++sc2) {

286 i‡(*
sc1
 =*
sc2
)

287  (*Ë
sc1
;

290  
NULL
;

291 
	}
}

294 #i‚de‡
__HAVE_ARCH_STRTOK


302 * 
	$°πok
(* 
s
,c⁄° * 
˘
)

304 *
sbegö
, *
£nd
;

306 
sbegö
 = 
s
 ? s : 
___°πok
;

307 i‡(!
sbegö
) {

308  
NULL
;

310 
sbegö
 +
	`°r•n
(sbegö,
˘
);

311 i‡(*
sbegö
 == '\0') {

312 
___°πok
 = 
NULL
;

313 –
NULL
 );

315 
£nd
 = 
	`°Ωbrk
–
sbegö
, 
˘
);

316 i‡(
£nd
 && *send != '\0')

317 *
£nd
++ = '\0';

318 
___°πok
 = 
£nd
;

319  (
sbegö
);

320 
	}
}

323 #i‚de‡
__HAVE_ARCH_STRSEP


335 * 
	$°r£p
(**
s
, c⁄° *
˘
)

337 *
sbegö
 = *
s
, *
íd
;

339 i‡(
sbegö
 =
NULL
)

340  
NULL
;

342 
íd
 = 
	`°Ωbrk
(
sbegö
, 
˘
);

343 i‡(
íd
)

344 *
íd
++ = '\0';

345 *
s
 = 
íd
;

347  
sbegö
;

348 
	}
}

351 #i‚de‡
__HAVE_ARCH_MEMSET


360 * 
	$mem£t
(* 
s
,
c
,
size_t
 
cou¡
)

362 *
xs
 = (*Ë
s
;

364 
cou¡
--)

365 *
xs
++ = 
c
;

367  
s
;

368 
	}
}

371 #i‚de‡
__HAVE_ARCH_BCOPY


384 
	$bc›y
(c⁄° *
§c
, *
de°
, 
size_t
 
cou¡
)

386 *
de°Tmp
 = (*)
de°
;

387 *
§cTmp
 = (*)
§c
;

389 
cou¡
--)

390 *
de°Tmp
++ = *
§cTmp
++;

391 
	}
}

394 #i‚de‡
__HAVE_ARCH_MEMCPY


404 * 
	$mem˝y
(* 
de°
,c⁄° *
§c
,
size_t
 
cou¡
)

406 *
tmp
 = (*Ë
de°
, *
s
 = (*Ë
§c
;

408 
cou¡
--)

409 *
tmp
++ = *
s
++;

411  
de°
;

412 
	}
}

415 #i‚de‡
__HAVE_ARCH_MEMMOVE


424 * 
	$memmove
(* 
de°
,c⁄° *
§c
,
size_t
 
cou¡
)

426 *
tmp
, *
s
;

428 i‡(
de°
 <
§c
) {

429 
tmp
 = (*Ë
de°
;

430 
s
 = (*Ë
§c
;

431 
cou¡
--)

432 *
tmp
++ = *
s
++;

435 
tmp
 = (*Ë
de°
 + 
cou¡
;

436 
s
 = (*Ë
§c
 + 
cou¡
;

437 
cou¡
--)

438 *--
tmp
 = *--
s
;

441  
de°
;

442 
	}
}

445 #i‚de‡
__HAVE_ARCH_MEMCMP


452 
	$memcmp
(c⁄° * 
cs
,c⁄° * 
˘
,
size_t
 
cou¡
)

454 c⁄° *
su1
, *
su2
;

455 
ªs
 = 0;

457  
su1
 = (c⁄° *)
cs
, 
su2
 = (c⁄° *)
˘
; 0 < 
cou¡
; ++su1, ++su2, count--)

458 i‡((
ªs
 = *
su1
 - *
su2
) != 0)

460  
ªs
;

461 
	}
}

464 #i‚de‡
__HAVE_ARCH_MEMSCAN


474 * 
	$memsˇn
(* 
addr
, 
c
, 
size_t
 
size
)

476 * 
p
 = (*Ë
addr
;

478 
size
) {

479 i‡(*
p
 =
c
)

480  (*Ë
p
;

481 
p
++;

482 
size
--;

484  (*Ë
p
;

485 
	}
}

488 #i‚de‡
__HAVE_ARCH_STRSTR


494 * 
	$°r°r
(c⁄° * 
s1
,c⁄° * 
s2
)

496 
l1
, 
l2
;

498 
l2
 = 
	`°æí
(
s2
);

499 i‡(!
l2
)

500  (*Ë
s1
;

501 
l1
 = 
	`°æí
(
s1
);

502 
l1
 >
l2
) {

503 
l1
--;

504 i‡(!
	`memcmp
(
s1
,
s2
,
l2
))

505  (*Ë
s1
;

506 
s1
++;

508  
NULL
;

509 
	}
}

512 #i‚de‡
__HAVE_ARCH_MEMCHR


522 *
	$memchr
(c⁄° *
s
, 
c
, 
size_t
 
n
)

524 c⁄° *
p
 = (c⁄° *)
s
;

525 
n
-- != 0) {

526 i‡(()
c
 =*
p
++) {

527  (*)(
p
-1);

530  
NULL
;

531 
	}
}

	@stdio/lib/vsprintf.c

21 
	~"ty≥s.h
"

22 
	~"kî√l.h
"

24 
	~"˘y≥.h
"

25 
	~"°rög.h
"

26 
	~"div64.h
"

27 
	~"v•rötf.h
"

28 
	~"b•_u¨t.h
"

30 
	#u∆ikñy
(
x
Ë
	`__buûtö_ex≥˘
(!!(x), 0)

	)

32 
	#ADDCH
(
°r
, 
ch
) do { \

33 i‡((
°r
Ë< 
íd
) \

34 *(
°r
Ë(
ch
); \

35 ++
°r
; \

36 } 0)

	)

45 
	$sim∂e_°πoul
(c⁄° *
˝
,**
ídp
,
ba£
)

47 
ªsu…
 = 0,
vÆue
;

49 i‡(!
ba£
) {

50 
ba£
 = 10;

51 i‡(*
˝
 == '0') {

52 
ba£
 = 8;

53 
˝
++;

54 i‡((
	`touµî
(*
˝
Ë='X'Ë&& 
	`isxdigô
(cp[1])) {

55 
˝
++;

56 
ba£
 = 16;

59 } i‡(
ba£
 == 16) {

60 i‡(
˝
[0] ='0' && 
	`touµî
(cp[1]) == 'X')

61 
˝
 += 2;

63 
	`isxdigô
(*
˝
) &&

64 (
vÆue
 = 
	`isdigô
(*
˝
Ë? *˝-'0' : 
	`touµî
(*˝)-'A'+10Ë< 
ba£
) {

65 
ªsu…
 =Ñesu…*
ba£
 + 
vÆue
;

66 
˝
++;

68 i‡(
ídp
)

69 *
ídp
 = (*)
˝
;

70  
ªsu…
;

71 
	}
}

81 
	$sim∂e_°πﬁ
(c⁄° *
˝
,**
ídp
,
ba£
)

83 if(*
˝
=='-')

84  -
	`sim∂e_°πoul
(
˝
+1,
ídp
,
ba£
);

85  
	`sim∂e_°πoul
(
˝
,
ídp
,
ba£
);

86 
	}
}

96 
	$sim∂e_°πouŒ
(c⁄° *
˝
,**
ídp
,
ba£
)

98 
ªsu…
 = 0,
vÆue
;

100 i‡(!
ba£
) {

101 
ba£
 = 10;

102 i‡(*
˝
 == '0') {

103 
ba£
 = 8;

104 
˝
++;

105 i‡((
	`touµî
(*
˝
Ë='X'Ë&& 
	`isxdigô
(cp[1])) {

106 
˝
++;

107 
ba£
 = 16;

110 } i‡(
ba£
 == 16) {

111 i‡(
˝
[0] ='0' && 
	`touµî
(cp[1]) == 'X')

112 
˝
 += 2;

114 
	`isxdigô
(*
˝
Ë&& (
vÆue
 = 
	`isdigô
(*˝Ë? *˝-'0' : (
	`i¶owî
(*cp)

115 ? 
	`touµî
(*
˝
Ë: *˝)-'A'+10Ë< 
ba£
) {

116 
ªsu…
 =Ñesu…*
ba£
 + 
vÆue
;

117 
˝
++;

119 i‡(
ídp
)

120 *
ídp
 = (*)
˝
;

121  
ªsu…
;

122 
	}
}

132 
	$sim∂e_°πﬁl
(c⁄° *
˝
,**
ídp
,
ba£
)

134 if(*
˝
=='-')

135  -
	`sim∂e_°πouŒ
(
˝
+1,
ídp
,
ba£
);

136  
	`sim∂e_°πouŒ
(
˝
,
ídp
,
ba£
);

137 
	}
}

139 
	$skù_©oi
(c⁄° **
s
)

141 
i
=0;

143 
	`isdigô
(**
s
))

144 
i
 = i*10 + *((*
s
)++) - '0';

145  
i
;

146 
	}
}

148 
	#ZEROPAD
 1

	)

149 
	#SIGN
 2

	)

150 
	#PLUS
 4

	)

151 
	#SPACE
 8

	)

152 
	#LEFT
 16

	)

153 
	#SPECIAL
 32

	)

154 
	#LARGE
 64

	)

156 
	#SMALL
 32

	)

161 *
	$put_dec_åunc
(*
buf
, 
q
)

163 
d3
, 
d2
, 
d1
, 
d0
;

164 
d1
 = (
q
>>4) & 0xf;

165 
d2
 = (
q
>>8) & 0xf;

166 
d3
 = (
q
>>12);

168 
d0
 = 6*(
d3
 + 
d2
 + 
d1
Ë+ (
q
 & 0xf);

169 
q
 = (
d0
 * 0xcd) >> 11;

170 
d0
 = d0 - 10*
q
;

171 *
buf
++ = 
d0
 + '0';

172 
d1
 = 
q
 + 9*
d3
 + 5*
d2
 + d1;

173 i‡(
d1
 != 0) {

174 
q
 = (
d1
 * 0xcd) >> 11;

175 
d1
 = d1 - 10*
q
;

176 *
buf
++ = 
d1
 + '0';

178 
d2
 = 
q
 + 2*d2;

179 i‡((
d2
 !0Ë|| (
d3
 != 0)) {

180 
q
 = (
d2
 * 0xd) >> 7;

181 
d2
 = d2 - 10*
q
;

182 *
buf
++ = 
d2
 + '0';

184 
d3
 = 
q
 + 4*d3;

185 i‡(
d3
 != 0) {

186 
q
 = (
d3
 * 0xcd) >> 11;

187 
d3
 = d3 - 10*
q
;

188 *
buf
++ = 
d3
 + '0';

189 i‡(
q
 != 0)

190 *
buf
++ = 
q
 + '0';

194  
buf
;

195 
	}
}

198 *
	$put_dec_fuŒ
(*
buf
, 
q
)

202 
d3
, 
d2
, 
d1
, 
d0
;

203 
d1
 = (
q
>>4) & 0xf;

204 
d2
 = (
q
>>8) & 0xf;

205 
d3
 = (
q
>>12);

217 
d0
 = 6*(
d3
 + 
d2
 + 
d1
Ë+ (
q
 & 0xf);

218 
q
 = (
d0
 * 0xcd) >> 11;

219 
d0
 = d0 - 10*
q
;

220 *
buf
++ = 
d0
 + '0';

221 
d1
 = 
q
 + 9*
d3
 + 5*
d2
 + d1;

222 
q
 = (
d1
 * 0xcd) >> 11;

223 
d1
 = d1 - 10*
q
;

224 *
buf
++ = 
d1
 + '0';

226 
d2
 = 
q
 + 2*d2;

227 
q
 = (
d2
 * 0xd) >> 7;

228 
d2
 = d2 - 10*
q
;

229 *
buf
++ = 
d2
 + '0';

231 
d3
 = 
q
 + 4*d3;

232 
q
 = (
d3
 * 0xcd) >> 11;

234 
d3
 = d3 - 10*
q
;

235 *
buf
++ = 
d3
 + '0';

236 *
buf
++ = 
q
 + '0';

237  
buf
;

238 
	}
}

241 *
	$put_dec
(*
buf
, 
uöt64_t
 
num
)

244 
ªm
;

245 i‡(
num
 < 100000)

246  
	`put_dec_åunc
(
buf
, 
num
);

247 
ªm
 = 
	`do_div
(
num
, 100000);

248 
buf
 = 
	`put_dec_fuŒ
(buf, 
ªm
);

250 
	}
}

252 *
	$numbî
(*
buf
, *
íd
, sig√d 
num
, 
ba£
, 
size
, 
¥ecisi⁄
, 
ty≥
)

255 c⁄° 
digôs
[16] = "0123456789ABCDEF";

257 
tmp
[100];

258 
sign
;

259 
loˇ£
;

260 
√ed_pfx
 = ((
ty≥
 & 
SPECIAL
Ë&& 
ba£
 != 10);

261 
i
;

265 
loˇ£
 = (
ty≥
 & 
SMALL
);

266 i‡(
ty≥
 & 
LEFT
)

267 
ty≥
 &~
ZEROPAD
;

268 
sign
 = 0;

270 i‡(
ty≥
 & 
SIGN
) {

271 i‡(
num
 < 0) {

272 
sign
 = '-';

273 
num
 = -Çum;

274 
size
--;

276 } i‡(
ty≥
 & 
PLUS
) {

277 
sign
 = '+';

278 
size
--;

279 } i‡(
ty≥
 & 
SPACE
) {

280 
sign
 = ' ';

281 
size
--;

284 i‡(
√ed_pfx
) {

285 
size
--;

286 i‡(
ba£
 == 16)

287 
size
--;

292 
i
 = 0;

293 i‡(
num
 == 0)

294 
tmp
[
i
++] = '0';

300 i‡(
ba£
 != 10) {

301 
mask
 = 
ba£
 - 1;

302 
shi·
 = 3;

304 i‡(
ba£
 == 16)

305 
shi·
 = 4;

308 
tmp
[
i
++] = (
digôs
[(()
num
Ë& 
mask
]

309 | 
loˇ£
);

310 
num
 >>
shi·
;

311 } 
num
);

313 
i
 = 
	`put_dec
(
tmp
, 
num
) -Åmp;

316 i‡(
i
 > 
¥ecisi⁄
)

317 
¥ecisi⁄
 = 
i
;

319 
size
 -
¥ecisi⁄
;

320 i‡(!(
ty≥
 & (
ZEROPAD
 + 
LEFT
))) {

321 --
size
 >= 0)

322 
	`ADDCH
(
buf
, ' ');

325 i‡(
sign
)

326 
	`ADDCH
(
buf
, 
sign
);

328 i‡(
√ed_pfx
) {

329 
	`ADDCH
(
buf
, '0');

330 i‡(
ba£
 == 16)

331 
	`ADDCH
(
buf
, 'X' | 
loˇ£
);

334 i‡(!(
ty≥
 & 
LEFT
)) {

335 
c
 = (
ty≥
 & 
ZEROPAD
) ? '0' : ' ';

337 --
size
 >= 0)

338 
	`ADDCH
(
buf
, 
c
);

341 
i
 <--
¥ecisi⁄
)

342 
	`ADDCH
(
buf
, '0');

344 --
i
 >= 0)

345 
	`ADDCH
(
buf
, 
tmp
[
i
]);

347 --
size
 >= 0)

348 
	`ADDCH
(
buf
, ' ');

349  
buf
;

350 
	}
}

353 * 
	$numbî
(* 
buf
, * 
íd
, 
num
, 
ba£
, 
size
, 
¥ecisi⁄
, 
ty≥
)

355 
c
,
sign
,
tmp
[66];

356 c⁄° *
digôs
;

357 c⁄° 
smÆl_digôs
[] = "0123456789abcdefghijklmnopqrstuvwxyz";

358 c⁄° 
œrge_digôs
[] = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";

359 
i
;

361 
	`puts
("digits\r\n");

362 
digôs
 = (
ty≥
 & 
LARGE
Ë? 
œrge_digôs
 : 
smÆl_digôs
;

363 i‡(
ty≥
 & 
LEFT
)

364 
ty≥
 &~
ZEROPAD
;

365 i‡(
ba£
 < 2 || base > 36)

366  
NULL
;

367 
c
 = (
ty≥
 & 
ZEROPAD
) ? '0' : ' ';

368 
sign
 = 0;

369 i‡(
ty≥
 & 
SIGN
) {

370 i‡((sig√d Ë
num
 < 0) {

371 
sign
 = '-';

372 
num
 = - (signed )Çum;

373 
size
--;

374 } i‡(
ty≥
 & 
PLUS
) {

375 
sign
 = '+';

376 
size
--;

377 } i‡(
ty≥
 & 
SPACE
) {

378 
sign
 = ' ';

379 
size
--;

382 i‡(
ty≥
 & 
SPECIAL
) {

383 i‡(
ba£
 == 16)

384 
size
 -= 2;

385 i‡(
ba£
 == 8)

386 
size
--;

388 
i
 = 0;

389 i‡(
num
 == 0)

390 
tmp
[
i
++]='0';

391 
num
 != 0)

392 
tmp
[
i
++] = 
digôs
[
	`do_div
(
num
,
ba£
)];

393 i‡(
i
 > 
¥ecisi⁄
)

394 
¥ecisi⁄
 = 
i
;

395 
size
 -
¥ecisi⁄
;

396 i‡(!(
ty≥
&(
ZEROPAD
+
LEFT
))) {

397 
size
-->0) {

398 i‡(
buf
 <
íd
)

399 *
buf
 = ' ';

400 ++
buf
;

403 i‡(
sign
) {

404 i‡(
buf
 <
íd
)

405 *
buf
 = 
sign
;

406 ++
buf
;

408 i‡(
ty≥
 & 
SPECIAL
) {

409 i‡(
ba£
==8) {

410 i‡(
buf
 <
íd
)

411 *
buf
 = '0';

412 ++
buf
;

413 } i‡(
ba£
==16) {

414 i‡(
buf
 <
íd
)

415 *
buf
 = '0';

416 ++
buf
;

417 i‡(
buf
 <
íd
)

418 *
buf
 = 
digôs
[33];

419 ++
buf
;

422 
	`puts
("type&LEFT\r\n");

423 i‡(!(
ty≥
 & 
LEFT
)) {

424 
size
-- > 0) {

425 i‡(
buf
 <
íd
)

426 *
buf
 = 
c
;

427 ++
buf
;

430 
i
 < 
¥ecisi⁄
--) {

431 i‡(
buf
 <
íd
)

432 *
buf
 = '0';

433 ++
buf
;

435 
i
-- > 0) {

436 i‡(
buf
 <
íd
)

437 *
buf
 = 
tmp
[
i
];

438 ++
buf
;

440 
size
-- > 0) {

441 i‡(
buf
 <
íd
)

442 *
buf
 = ' ';

443 ++
buf
;

445  
buf
;

446 
	}
}

466 
	$v¢¥ötf
(*
buf
, 
size_t
 
size
, c⁄° *
fmt
, 
va_li°
 
¨gs
)

468 
Àn
;

469 
num
;

470 
i
, 
ba£
;

471 *
°r
, *
íd
, 
c
;

472 c⁄° *
s
;

474 
Êags
;

476 
fõld_width
;

477 
¥ecisi⁄
;

479 
quÆifõr
;

484 i‡(
	`u∆ikñy
((Ë
size
 < 0)) {

492 
°r
 = 
buf
;

493 
íd
 = 
buf
 + 
size
 - 1;

495 i‡(
íd
 < 
buf
 - 1) {

496 
íd
 = ((*) -1);

497 
size
 = 
íd
 - 
buf
 + 1;

500 ; *
fmt
 ; ++fmt) {

501 i‡(*
fmt
 != '%') {

502 i‡(
°r
 <
íd
)

503 *
°r
 = *
fmt
;

504 ++
°r
;

509 
Êags
 = 0;

510 
ª≥©
:

511 ++
fmt
;

512 *
fmt
) {

513 '-': 
Êags
 |
LEFT
; 
ª≥©
;

514 '+': 
Êags
 |
PLUS
; 
ª≥©
;

515 ' ': 
Êags
 |
SPACE
; 
ª≥©
;

516 '#': 
Êags
 |
SPECIAL
; 
ª≥©
;

517 '0': 
Êags
 |
ZEROPAD
; 
ª≥©
;

520 
fõld_width
 = -1;

521 i‡(
	`isdigô
(*
fmt
))

522 
fõld_width
 = 
	`skù_©oi
(&
fmt
);

523 i‡(*
fmt
 == '*') {

524 ++
fmt
;

526 
fõld_width
 = 
	`va_¨g
(
¨gs
, );

527 i‡(
fõld_width
 < 0) {

528 
fõld_width
 = -field_width;

529 
Êags
 |
LEFT
;

534 
¥ecisi⁄
 = -1;

535 i‡(*
fmt
 == '.') {

536 ++
fmt
;

537 i‡(
	`isdigô
(*
fmt
))

538 
¥ecisi⁄
 = 
	`skù_©oi
(&
fmt
);

539 i‡(*
fmt
 == '*') {

540 ++
fmt
;

542 
¥ecisi⁄
 = 
	`va_¨g
(
¨gs
, );

544 i‡(
¥ecisi⁄
 < 0)

545 
¥ecisi⁄
 = 0;

549 
quÆifõr
 = -1;

550 i‡(*
fmt
 == 'h' || *fmt == 'l' || *fmt == 'L' ||

551 *
fmt
 =='Z' || *fmt == 'z') {

552 
quÆifõr
 = *
fmt
;

553 ++
fmt
;

554 i‡(
quÆifõr
 ='l' && *
fmt
 == 'l') {

555 
quÆifõr
 = 'L';

556 ++
fmt
;

561 
ba£
 = 10;

563 *
fmt
) {

566 i‡(!(
Êags
 & 
LEFT
)) {

567 --
fõld_width
 > 0) {

568 i‡(
°r
 <
íd
)

569 *
°r
 = ' ';

570 ++
°r
;

573 
c
 = (Ë
	`va_¨g
(
¨gs
, );

574 i‡(
°r
 <
íd
)

575 *
°r
 = 
c
;

576 ++
°r
;

577 --
fõld_width
 > 0) {

578 i‡(
°r
 <
íd
)

579 *
°r
 = ' ';

580 ++
°r
;

585 
s
 = 
	`va_¨g
(
¨gs
, *);

586 i‡(()
s
 < 1024)

587 
s
 = "<NULL>";

589 
Àn
 = 
	`°∫Àn
(
s
, 
¥ecisi⁄
);

591 i‡(!(
Êags
 & 
LEFT
)) {

592 
Àn
 < 
fõld_width
--) {

593 i‡(
°r
 <
íd
)

594 *
°r
 = ' ';

595 ++
°r
;

598 
i
 = 0; i < 
Àn
; ++i) {

599 i‡(
°r
 <
íd
)

600 *
°r
 = *
s
;

601 ++
°r
; ++
s
;

603 
Àn
 < 
fõld_width
--) {

604 i‡(
°r
 <
íd
)

605 *
°r
 = ' ';

606 ++
°r
;

611 i‡(
fõld_width
 == -1) {

612 
fõld_width
 = 2*(*);

613 
Êags
 |
ZEROPAD
;

615 
°r
 = 
	`numbî
(°r, 
íd
,

616 (Ë
	`va_¨g
(
¨gs
, *),

617 16, 
fõld_width
, 
¥ecisi⁄
, 
Êags
);

624 i‡(
quÆifõr
 == 'l') {

625 * 
ù
 = 
	`va_¨g
(
¨gs
, *);

626 *
ù
 = (
°r
 - 
buf
);

627 } i‡(
quÆifõr
 == 'Z' || qualifier == 'z') {

628 
size_t
 * 
ù
 = 
	`va_¨g
(
¨gs
, size_t *);

629 *
ù
 = (
°r
 - 
buf
);

631 * 
ù
 = 
	`va_¨g
(
¨gs
, *);

632 *
ù
 = (
°r
 - 
buf
);

637 i‡(
°r
 <
íd
)

638 *
°r
 = '%';

639 ++
°r
;

644 
ba£
 = 8;

648 
Êags
 |
LARGE
;

650 
ba£
 = 16;

655 
Êags
 |
SIGN
;

660 i‡(
°r
 <
íd
)

661 *
°r
 = '%';

662 ++
°r
;

663 i‡(*
fmt
) {

664 i‡(
°r
 <
íd
)

665 *
°r
 = *
fmt
;

666 ++
°r
;

668 --
fmt
;

673 i‡(
quÆifõr
 == 'L')

674 
num
 = 
	`va_¨g
(
¨gs
, );

675 i‡(
quÆifõr
 == 'l') {

676 
num
 = 
	`va_¨g
(
¨gs
, );

677 i‡(
Êags
 & 
SIGN
)

678 
num
 = (signed )Çum;

679 } i‡(
quÆifõr
 == 'Z' || qualifier == 'z') {

680 
num
 = 
	`va_¨g
(
¨gs
, 
size_t
);

681 } i‡(
quÆifõr
 == 'h') {

682 
num
 = (Ë
	`va_¨g
(
¨gs
, );

683 i‡(
Êags
 & 
SIGN
)

684 
num
 = (signed )Çum;

686 
num
 = 
	`va_¨g
(
¨gs
, );

687 i‡(
Êags
 & 
SIGN
)

688 
num
 = (signed )Çum;

690 
°r
 = 
	`numbî
(°r, 
íd
, 
num
, 
ba£
,

691 
fõld_width
, 
¥ecisi⁄
, 
Êags
);

693 i‡(
°r
 <
íd
)

694 *
°r
 = '\0';

695 i‡(
size
 > 0)

697 *
íd
 = '\0';

701  
°r
-
buf
;

702 
	}
}

720 
	$vs˙¥ötf
(*
buf
, 
size_t
 
size
, c⁄° *
fmt
, 
va_li°
 
¨gs
)

722 
i
;

724 
i
=
	`v¢¥ötf
(
buf
,
size
,
fmt
,
¨gs
);

725  (
i
 >
size
) ? (size - 1) : i;

726 
	}
}

742 
	$¢¥ötf
(* 
buf
, 
size_t
 
size
, c⁄° *
fmt
, ...)

744 
va_li°
 
¨gs
;

745 
i
;

747 
	`va_°¨t
(
¨gs
, 
fmt
);

748 
i
=
	`v¢¥ötf
(
buf
,
size
,
fmt
,
¨gs
);

749 
	`va_íd
(
¨gs
);

750  
i
;

751 
	}
}

767 
	$s˙¥ötf
(* 
buf
, 
size_t
 
size
, c⁄° *
fmt
, ...)

769 
va_li°
 
¨gs
;

770 
i
;

772 
	`va_°¨t
(
¨gs
, 
fmt
);

773 
i
 = 
	`v¢¥ötf
(
buf
, 
size
, 
fmt
, 
¨gs
);

774 
	`va_íd
(
¨gs
);

775  (
i
 >
size
) ? (size - 1) : i;

776 
	}
}

793 
	$v•rötf
(*
buf
, c⁄° *
fmt
, 
va_li°
 
¨gs
)

795  
	`v¢¥ötf
(
buf
, (~0U)>>1, 
fmt
, 
¨gs
);

796 
	}
}

810 
	$•rötf
(* 
buf
, c⁄° *
fmt
, ...)

812 
va_li°
 
¨gs
;

813 
i
;

815 
	`va_°¨t
(
¨gs
, 
fmt
);

820 
i
=
	`v•rötf
(
buf
,
fmt
,
¨gs
);

825 
	`va_íd
(
¨gs
);

826  
i
;

827 
	}
}

837 
	$vssˇnf
(c⁄° * 
buf
, c⁄° * 
fmt
, 
va_li°
 
¨gs
)

839 c⁄° *
°r
 = 
buf
;

840 *
√xt
;

841 
digô
;

842 
num
 = 0;

843 
quÆifõr
;

844 
ba£
;

845 
fõld_width
;

846 
is_sign
 = 0;

848 *
fmt
 && *
°r
) {

853 i‡(
	`is•a˚
(*
fmt
)) {

854 
	`is•a˚
(*
fmt
))

855 ++
fmt
;

856 
	`is•a˚
(*
°r
))

857 ++
°r
;

861 i‡(*
fmt
 != '%' && *fmt) {

862 i‡(*
fmt
++ !*
°r
++)

867 i‡(!*
fmt
)

869 ++
fmt
;

874 i‡(*
fmt
 == '*') {

875 !
	`is•a˚
(*
fmt
) && *fmt)

876 
fmt
++;

877 !
	`is•a˚
(*
°r
) && *str)

878 
°r
++;

883 
fõld_width
 = -1;

884 i‡(
	`isdigô
(*
fmt
))

885 
fõld_width
 = 
	`skù_©oi
(&
fmt
);

888 
quÆifõr
 = -1;

889 i‡(*
fmt
 == 'h' || *fmt == 'l' || *fmt == 'L' ||

890 *
fmt
 == 'Z' || *fmt == 'z') {

891 
quÆifõr
 = *
fmt
++;

892 i‡(
	`u∆ikñy
(
quÆifõr
 =*
fmt
)) {

893 i‡(
quÆifõr
 == 'h') {

894 
quÆifõr
 = 'H';

895 
fmt
++;

896 } i‡(
quÆifõr
 == 'l') {

897 
quÆifõr
 = 'L';

898 
fmt
++;

902 
ba£
 = 10;

903 
is_sign
 = 0;

905 i‡(!*
fmt
 || !*
°r
)

908 *
fmt
++) {

911 *
s
 = (*Ë
	`va_¨g
(
¨gs
,*);

912 i‡(
fõld_width
 == -1)

913 
fõld_width
 = 1;

915 *
s
++ = *
°r
++;

916 } --
fõld_width
 > 0 && *
°r
);

917 
num
++;

922 *
s
 = (*Ë
	`va_¨g
(
¨gs
, *);

923 if(
fõld_width
 == -1)

924 
fõld_width
 = 
INT_MAX
;

926 
	`is•a˚
(*
°r
))

927 
°r
++;

930 *
°r
 && !
	`is•a˚
(*°rË&& 
fõld_width
--) {

931 *
s
++ = *
°r
++;

933 *
s
 = '\0';

934 
num
++;

940 *
i
 = (*)
	`va_¨g
(
¨gs
,*);

941 *
i
 = 
°r
 - 
buf
;

945 
ba£
 = 8;

949 
ba£
 = 16;

952 
ba£
 = 0;

954 
is_sign
 = 1;

959 i‡(*
°r
++ != '%')

960  
num
;

964  
num
;

970 
	`is•a˚
(*
°r
))

971 
°r
++;

973 
digô
 = *
°r
;

974 i‡(
is_sign
 && 
digô
 == '-')

975 
digô
 = *(
°r
 + 1);

977 i‡(!
digô


978 || (
ba£
 =16 && !
	`isxdigô
(
digô
))

979 || (
ba£
 =10 && !
	`isdigô
(
digô
))

980 || (
ba£
 =8 && (!
	`isdigô
(
digô
) || digit > '7'))

981 || (
ba£
 =0 && !
	`isdigô
(
digô
)))

984 
quÆifõr
) {

986 i‡(
is_sign
) {

987 sig√d *
s
 = (sig√d *Ë
	`va_¨g
(
¨gs
,signed *);

988 *
s
 = (sig√d Ë
	`sim∂e_°πﬁ
(
°r
,&
√xt
,
ba£
);

990 *
s
 = (*Ë
	`va_¨g
(
¨gs
, *);

991 *
s
 = (Ë
	`sim∂e_°πoul
(
°r
, &
√xt
, 
ba£
);

995 i‡(
is_sign
) {

996 *
s
 = (*Ë
	`va_¨g
(
¨gs
,*);

997 *
s
 = (Ë
	`sim∂e_°πﬁ
(
°r
,&
√xt
,
ba£
);

999 *
s
 = (*Ë
	`va_¨g
(
¨gs
, *);

1000 *
s
 = (Ë
	`sim∂e_°πoul
(
°r
, &
√xt
, 
ba£
);

1004 i‡(
is_sign
) {

1005 *
l
 = (*Ë
	`va_¨g
(
¨gs
,*);

1006 *
l
 = 
	`sim∂e_°πﬁ
(
°r
,&
√xt
,
ba£
);

1008 *
l
 = (*Ë
	`va_¨g
(
¨gs
,*);

1009 *
l
 = 
	`sim∂e_°πoul
(
°r
,&
√xt
,
ba£
);

1013 i‡(
is_sign
) {

1014 *
l
 = (*Ë
	`va_¨g
(
¨gs
,*);

1015 *
l
 = 
	`sim∂e_°πﬁl
(
°r
,&
√xt
,
ba£
);

1017 *
l
 = (*Ë
	`va_¨g
(
¨gs
,*);

1018 *
l
 = 
	`sim∂e_°πouŒ
(
°r
,&
√xt
,
ba£
);

1024 
size_t
 *
s
 = (size_t*Ë
	`va_¨g
(
¨gs
,size_t*);

1025 *
s
 = (
size_t
Ë
	`sim∂e_°πoul
(
°r
,&
√xt
,
ba£
);

1029 i‡(
is_sign
) {

1030 *
i
 = (*Ë
	`va_¨g
(
¨gs
, *);

1031 *
i
 = (Ë
	`sim∂e_°πﬁ
(
°r
,&
√xt
,
ba£
);

1033 *
i
 = (*Ë
	`va_¨g
(
¨gs
, *);

1034 *
i
 = (Ë
	`sim∂e_°πoul
(
°r
,&
√xt
,
ba£
);

1038 
num
++;

1040 i‡(!
√xt
)

1042 
°r
 = 
√xt
;

1044  
num
;

1045 
	}
}

1055 
	$ssˇnf
(c⁄° * 
buf
, c⁄° * 
fmt
, ...)

1057 
va_li°
 
¨gs
;

1058 
i
;

1060 
	`va_°¨t
(
¨gs
,
fmt
);

1061 
i
 = 
	`vssˇnf
(
buf
,
fmt
,
¨gs
);

1062 
	`va_íd
(
¨gs
);

1063  
i
;

1064 
	}
}

	@/usr/include/ctype.h

22 #i‚def 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<„©uªs.h
>

26 
	~<bôs/ty≥s.h
>

28 
	g__BEGIN_DECLS


30 #i‚de‡
_ISbô


39 
	~<bôs/ídün.h
>

40 #i‡
__BYTE_ORDER
 =
__BIG_ENDIAN


41 
	#_ISbô
(
bô
Ë(1 << (bô))

	)

43 
	#_ISbô
(
bô
Ë((bôË< 8 ? ((1 << (bô)Ë<< 8Ë: ((1 << (bô)Ë>> 8))

	)

48 
	m_ISuµî
 = 
_ISbô
 (0),

49 
	m_ISlowî
 = 
_ISbô
 (1),

50 
	m_ISÆpha
 = 
_ISbô
 (2),

51 
	m_ISdigô
 = 
_ISbô
 (3),

52 
	m_ISxdigô
 = 
_ISbô
 (4),

53 
	m_IS•a˚
 = 
_ISbô
 (5),

54 
	m_IS¥öt
 = 
_ISbô
 (6),

55 
	m_ISgøph
 = 
_ISbô
 (7),

56 
	m_ISbœnk
 = 
_ISbô
 (8),

57 
	m_IS˙ål
 = 
_ISbô
 (9),

58 
	m_ISpun˘
 = 
_ISbô
 (10),

59 
	m_ISÆnum
 = 
_ISbô
 (11)

79 c⁄° **
	$__˘y≥_b_loc
 ()

80 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

81 c⁄° 
__öt32_t
 **
	$__˘y≥_tﬁowî_loc
 ()

82 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

83 c⁄° 
__öt32_t
 **
	$__˘y≥_touµî_loc
 ()

84 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

87 #i‚de‡
__˝lu•lus


88 
	#__is˘y≥
(
c
, 
ty≥
) \

89 ((*
	`__˘y≥_b_loc
 ())[(Ë(
c
)] & (Ë
ty≥
)

	)

90 #ñi‡
deföed
 
__USE_EXTERN_INLINES


91 
	#__is˘y≥_f
(
ty≥
) \

92 
__exã∫_ölöe
 \

93 
is
##
	`ty≥
 (
__c
Ë
__THROW
 \

95  (*
	`__˘y≥_b_loc
 ())[(Ë(
__c
)] & (Ë
_IS
##
ty≥
; \

96 
	}

	)
}

99 
	#__ißscii
(
c
Ë(((cË& ~0x7fË=0Ë

	)

100 
	#__tﬂscii
(
c
Ë((cË& 0x7fË

	)

102 
	#__ex˘y≥
(
«me
Ë
	`«me
 (Ë
__THROW


	)

108 
__ex˘y≥
 (
iß um
);

109 
__ex˘y≥
 (
ißÕha
);

110 
__ex˘y≥
 (
is˙ål
);

111 
__ex˘y≥
 (
isdigô
);

112 
__ex˘y≥
 (
i¶owî
);

113 
__ex˘y≥
 (
isgøph
);

114 
__ex˘y≥
 (
i•röt
);

115 
__ex˘y≥
 (
i•un˘
);

116 
__ex˘y≥
 (
is•a˚
);

117 
__ex˘y≥
 (
isuµî
);

118 
__ex˘y≥
 (
isxdigô
);

122 
	$tﬁowî
 (
__c
Ë
__THROW
;

125 
	$touµî
 (
__c
Ë
__THROW
;

129 #ifdef 
__USE_ISOC99


130 
	`__ex˘y≥
 (
isbœnk
);

133 #ifde‡
__USE_GNU


135 
	$is˘y≥
 (
__c
, 
__mask
Ë
__THROW
;

138 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


142 
	$ißscii
 (
__c
Ë
__THROW
;

146 
	$tﬂscii
 (
__c
Ë
__THROW
;

150 
	`__ex˘y≥
 (
_touµî
);

151 
	`__ex˘y≥
 (
_tﬁowî
);

155 
	#__tobody
(
c
, 
f
, 
a
, 
¨gs
) \

156 (
__exãnsi⁄__
 \

157 ({ 
__ªs
; \

158 i‡( (
c
) > 1) \

160 i‡(
	`__buûtö_c⁄°™t_p
 (
c
)) \

162 
__c
 = (
c
); \

163 
__ªs
 = 
__c
 < -128 || __¯> 255 ? __¯: (
a
)[__c]; \

166 
__ªs
 = 
f
 
¨gs
; \

169 
__ªs
 = (
a
)[(Ë(
c
)]; \

170 
__ªs
; 
	}
}))

	)

172 #i‡!
deföed
 
__NO_CTYPE


173 #ifde‡
__is˘y≥_f


174 
	$__is˘y≥_f
 (
Ænum
)

175 
	$__is˘y≥_f
 (
Æpha
)

176 
	$__is˘y≥_f
 (
˙ål
)

177 
	$__is˘y≥_f
 (
digô
)

178 
	$__is˘y≥_f
 (
lowî
)

179 
	$__is˘y≥_f
 (
gøph
)

180 
	$__is˘y≥_f
 (
¥öt
)

181 
	$__is˘y≥_f
 (
pun˘
)

182 
	$__is˘y≥_f
 (
•a˚
)

183 
	$__is˘y≥_f
 (
uµî
)

184 
	$__is˘y≥_f
 (
xdigô
)

185 #ifde‡
__USE_ISOC99


186 
	$__is˘y≥_f
 (
bœnk
)

188 #ñi‡
deföed
 
__is˘y≥


189 
	#iß um
(
c
Ë
	`__is˘y≥
((c), 
_ISÆnum
)

	)

190 
	#ißÕha
(
c
Ë
	`__is˘y≥
((c), 
_ISÆpha
)

	)

191 
	#is˙ål
(
c
Ë
	`__is˘y≥
((c), 
_IS˙ål
)

	)

192 
	#isdigô
(
c
Ë
	`__is˘y≥
((c), 
_ISdigô
)

	)

193 
	#i¶owî
(
c
Ë
	`__is˘y≥
((c), 
_ISlowî
)

	)

194 
	#isgøph
(
c
Ë
	`__is˘y≥
((c), 
_ISgøph
)

	)

195 
	#i•röt
(
c
Ë
	`__is˘y≥
((c), 
_IS¥öt
)

	)

196 
	#i•un˘
(
c
Ë
	`__is˘y≥
((c), 
_ISpun˘
)

	)

197 
	#is•a˚
(
c
Ë
	`__is˘y≥
((c), 
_IS•a˚
)

	)

198 
	#isuµî
(
c
Ë
	`__is˘y≥
((c), 
_ISuµî
)

	)

199 
	#isxdigô
(
c
Ë
	`__is˘y≥
((c), 
_ISxdigô
)

	)

200 #ifde‡
__USE_ISOC99


201 
	#isbœnk
(
c
Ë
	`__is˘y≥
((c), 
_ISbœnk
)

	)

205 #ifde‡
__USE_EXTERN_INLINES


206 
__exã∫_ölöe
 

207 
	`__NTH
 (
	$tﬁowî
 (
__c
))

209  
__c
 >-128 && __¯< 256 ? (*
	`__˘y≥_tﬁowî_loc
 ())[__c] : __c;

210 
	}
}

212 
__exã∫_ölöe
 

213 
__NTH
 (
	$touµî
 (
__c
))

215  
__c
 >-128 && __¯< 256 ? (*
	`__˘y≥_touµî_loc
 ())[__c] : __c;

216 
	}
}

219 #i‡
__GNUC__
 >2 && 
deföed
 
__OPTIMIZE__
 && !deföed 
__˝lu•lus


220 
	#tﬁowî
(
c
Ë
	`__tobody
 (c, 
tﬁowî
, *
	`__˘y≥_tﬁowî_loc
 (), (c))

	)

221 
	#touµî
(
c
Ë
	`__tobody
 (c, 
touµî
, *
	`__˘y≥_touµî_loc
 (), (c))

	)

224 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


225 
	#ißscii
(
c
Ë
	`__ißscii
 (c)

	)

226 
	#tﬂscii
(
c
Ë
	`__tﬂscii
 (c)

	)

228 
	#_tﬁowî
(
c
Ë((Ë(*
	`__˘y≥_tﬁowî_loc
 ())[(Ë(c)])

	)

229 
	#_touµî
(
c
Ë((Ë(*
	`__˘y≥_touµî_loc
 ())[(Ë(c)])

	)

235 #ifde‡
__USE_XOPEN2K8


237 
	~<bôs/ty≥s/loˇÀ_t.h
>

241 
	#__is˘y≥_l
(
c
, 
ty≥
, 
loˇÀ
) \

242 ((
loˇÀ
)->
__˘y≥_b
[(Ë(
c
)] & (Ë
ty≥
)

	)

244 
	#__ex˘y≥_l
(
«me
) \

245 
	`«me
 (, 
loˇÀ_t
Ë
__THROW


	)

251 
__ex˘y≥_l
 (
iß um_l
);

252 
__ex˘y≥_l
 (
ißÕha_l
);

253 
__ex˘y≥_l
 (
is˙ål_l
);

254 
__ex˘y≥_l
 (
isdigô_l
);

255 
__ex˘y≥_l
 (
i¶owî_l
);

256 
__ex˘y≥_l
 (
isgøph_l
);

257 
__ex˘y≥_l
 (
i•röt_l
);

258 
__ex˘y≥_l
 (
i•un˘_l
);

259 
__ex˘y≥_l
 (
is•a˚_l
);

260 
__ex˘y≥_l
 (
isuµî_l
);

261 
__ex˘y≥_l
 (
isxdigô_l
);

263 
__ex˘y≥_l
 (
isbœnk_l
);

267 
	$__tﬁowî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

268 
	$tﬁowî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

271 
	$__touµî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

272 
	$touµî_l
 (
__c
, 
loˇÀ_t
 
__l
Ë
__THROW
;

274 #i‡
__GNUC__
 >2 && 
deföed
 
__OPTIMIZE__
 && !deföed 
__˝lu•lus


275 
	#__tﬁowî_l
(
c
, 
loˇÀ
) \

276 
	`__tobody
 (
c
, 
__tﬁowî_l
, (
loˇÀ
)->
__˘y≥_tﬁowî
, (c,ÜoˇÀ))

	)

277 
	#__touµî_l
(
c
, 
loˇÀ
) \

278 
	`__tobody
 (
c
, 
__touµî_l
, (
loˇÀ
)->
__˘y≥_touµî
, (c,ÜoˇÀ))

	)

279 
	#tﬁowî_l
(
c
, 
loˇÀ
Ë
	`__tﬁowî_l
 ((c), (loˇÀ))

	)

280 
	#touµî_l
(
c
, 
loˇÀ
Ë
	`__touµî_l
 ((c), (loˇÀ))

	)

284 #i‚de‡
__NO_CTYPE


285 
	#__iß um_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISÆnum
, (l))

	)

286 
	#__ißÕha_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISÆpha
, (l))

	)

287 
	#__is˙ål_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS˙ål
, (l))

	)

288 
	#__isdigô_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISdigô
, (l))

	)

289 
	#__i¶owî_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISlowî
, (l))

	)

290 
	#__isgøph_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISgøph
, (l))

	)

291 
	#__i•röt_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS¥öt
, (l))

	)

292 
	#__i•un˘_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISpun˘
, (l))

	)

293 
	#__is•a˚_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS•a˚
, (l))

	)

294 
	#__isuµî_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISuµî
, (l))

	)

295 
	#__isxdigô_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISxdigô
, (l))

	)

297 
	#__isbœnk_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISbœnk
, (l))

	)

299 #ifde‡
__USE_MISC


300 
	#__ißscii_l
(
c
,
l
Ë(÷), 
	`__ißscii
 (c))

	)

301 
	#__tﬂscii_l
(
c
,
l
Ë(÷), 
	`__tﬂscii
 (c))

	)

304 
	#iß um_l
(
c
,
l
Ë
	`__iß um_l
 ((c), (l))

	)

305 
	#ißÕha_l
(
c
,
l
Ë
	`__ißÕha_l
 ((c), (l))

	)

306 
	#is˙ål_l
(
c
,
l
Ë
	`__is˙ål_l
 ((c), (l))

	)

307 
	#isdigô_l
(
c
,
l
Ë
	`__isdigô_l
 ((c), (l))

	)

308 
	#i¶owî_l
(
c
,
l
Ë
	`__i¶owî_l
 ((c), (l))

	)

309 
	#isgøph_l
(
c
,
l
Ë
	`__isgøph_l
 ((c), (l))

	)

310 
	#i•röt_l
(
c
,
l
Ë
	`__i•röt_l
 ((c), (l))

	)

311 
	#i•un˘_l
(
c
,
l
Ë
	`__i•un˘_l
 ((c), (l))

	)

312 
	#is•a˚_l
(
c
,
l
Ë
	`__is•a˚_l
 ((c), (l))

	)

313 
	#isuµî_l
(
c
,
l
Ë
	`__isuµî_l
 ((c), (l))

	)

314 
	#isxdigô_l
(
c
,
l
Ë
	`__isxdigô_l
 ((c), (l))

	)

316 
	#isbœnk_l
(
c
,
l
Ë
	`__isbœnk_l
 ((c), (l))

	)

318 #ifde‡
__USE_MISC


319 
	#ißscii_l
(
c
,
l
Ë
	`__ißscii_l
 ((c), (l))

	)

320 
	#tﬂscii_l
(
c
,
l
Ë
	`__tﬂscii_l
 ((c), (l))

	)

327 
__END_DECLS


	@/usr/include/printf.h

18 #i‚def 
_PRINTF_H


20 
	#_PRINTF_H
 1

	)

21 
	~<„©uªs.h
>

23 
	g__BEGIN_DECLS


25 
	~<bôs/ty≥s/FILE.h
>

27 
	#__√ed_size_t


	)

28 
	#__√ed_wch¨_t


	)

29 
	~<°ddef.h
>

31 
	~<°d¨g.h
>

34 
	s¥ötf_öfo


36 
	m¥ec
;

37 
	mwidth
;

38 
wch¨_t
 
	m•ec
;

39 
	mis_l⁄g_doubÀ
:1;

40 
	mis_sh‹t
:1;

41 
	mis_l⁄g
:1;

42 
	mÆt
:1;

43 
	m•a˚
:1;

44 
	mÀ·
:1;

45 
	mshowsign
:1;

46 
	mgroup
:1;

47 
	mexåa
:1;

48 
	mis_ch¨
:1;

49 
	mwide
:1;

50 
	mi18n
:1;

51 
	mis_bö¨y128
:1;

53 
	m__∑d
:3;

54 
	mu£r
;

55 
wch¨_t
 
	m∑d
;

69 
	t¥ötf_fun˘i⁄
 (
	tFILE
 *
	t__°ªam
,

70 c⁄° 
	t¥ötf_öfo
 *
	t__öfo
,

71 c⁄° *c⁄° *
	t__¨gs
);

81 
	t¥ötf_¨göfo_size_fun˘i⁄
 (c⁄° 
	t¥ötf_öfo
 *
	t__öfo
,

82 
	tsize_t
 
	t__n
, *
	t__¨gty≥s
,

83 *
	t__size
);

87 
	t¥ötf_¨göfo_fun˘i⁄
 (c⁄° 
	t¥ötf_öfo
 *
	t__öfo
,

88 
	tsize_t
 
	t__n
, *
	t__¨gty≥s
);

92 
	t¥ötf_va_¨g_fun˘i⁄
 (*
	t__mem
, 
	tva_li°
 *
	t__≠
);

99 
	$ªgi°î_¥ötf_•ecifõr
 (
__•ec
, 
¥ötf_fun˘i⁄
 
__func
,

100 
¥ötf_¨göfo_size_fun˘i⁄
 
__¨göfo
)

101 
__THROW
;

108 
	$ªgi°î_¥ötf_fun˘i⁄
 (
__•ec
, 
¥ötf_fun˘i⁄
 
__func
,

109 
¥ötf_¨göfo_fun˘i⁄
 
__¨göfo
)

110 
__THROW
 
__©åibuã_dïªˇãd__
;

117 
	$ªgi°î_¥ötf_modifõr
 (c⁄° 
wch¨_t
 *
__°r
Ë
__THROW
 
__wur
;

123 
	$ªgi°î_¥ötf_ty≥
 (
¥ötf_va_¨g_fun˘i⁄
 
__f˘
Ë
__THROW
 
__wur
;

137 
size_t
 
	$∑r£_¥ötf_f‹m©
 (c⁄° *
__ª°ri˘
 
__fmt
, 
size_t
 
__n
,

138 *
__ª°ri˘
 
__¨gty≥s
Ë
__THROW
;

149 
PA_INT
,

150 
PA_CHAR
,

151 
PA_WCHAR
,

152 
PA_STRING
,

153 
PA_WSTRING
,

154 
PA_POINTER
,

155 
PA_FLOAT
,

156 
PA_DOUBLE
,

157 
PA_LAST


161 
	#PA_FLAG_MASK
 0xff00

	)

162 
	#PA_FLAG_LONG_LONG
 (1 << 8)

	)

163 
	#PA_FLAG_LONG_DOUBLE
 
PA_FLAG_LONG_LONG


	)

164 
	#PA_FLAG_LONG
 (1 << 9)

	)

165 
	#PA_FLAG_SHORT
 (1 << 10)

	)

166 
	#PA_FLAG_PTR
 (1 << 11)

	)

176 
	$¥ötf_size
 (
FILE
 *
__ª°ri˘
 
__Â
,

177 c⁄° 
¥ötf_öfo
 *
__öfo
,

178 c⁄° *c⁄° *
__ª°ri˘
 
__¨gs
Ë
__THROW
;

181 
	$¥ötf_size_öfo
 (c⁄° 
¥ötf_öfo
 *
__ª°ri˘


182 
__öfo
, 
size_t
 
__n
, *
__ª°ri˘
 
__¨gty≥s
)

183 
__THROW
;

185 
	~<bôs/Êﬂä.h
>

186 #i‡
deföed
 
__LDBL_COMPAT
 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

187 
	~<bôs/¥ötf-ldbl.h
>

190 
__END_DECLS


	@/usr/include/stdint.h

22 #i‚de‡
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

27 
	~<bôs/ty≥s.h
>

28 
	~<bôs/wch¨.h
>

29 
	~<bôs/w‹dsize.h
>

34 
	~<bôs/°döt-öä.h
>

37 
	~<bôs/°döt-uöä.h
>

43 
__öt_Àa°8_t
 
	töt_Àa°8_t
;

44 
__öt_Àa°16_t
 
	töt_Àa°16_t
;

45 
__öt_Àa°32_t
 
	töt_Àa°32_t
;

46 
__öt_Àa°64_t
 
	töt_Àa°64_t
;

49 
__uöt_Àa°8_t
 
	tuöt_Àa°8_t
;

50 
__uöt_Àa°16_t
 
	tuöt_Àa°16_t
;

51 
__uöt_Àa°32_t
 
	tuöt_Àa°32_t
;

52 
__uöt_Àa°64_t
 
	tuöt_Àa°64_t
;

58 sig√d 
	töt_Á°8_t
;

59 #i‡
__WORDSIZE
 == 64

60 
	töt_Á°16_t
;

61 
	töt_Á°32_t
;

62 
	töt_Á°64_t
;

64 
	töt_Á°16_t
;

65 
	töt_Á°32_t
;

66 
__exãnsi⁄__


67 
	töt_Á°64_t
;

71 
	tuöt_Á°8_t
;

72 #i‡
__WORDSIZE
 == 64

73 
	tuöt_Á°16_t
;

74 
	tuöt_Á°32_t
;

75 
	tuöt_Á°64_t
;

77 
	tuöt_Á°16_t
;

78 
	tuöt_Á°32_t
;

79 
__exãnsi⁄__


80 
	tuöt_Á°64_t
;

85 #i‡
__WORDSIZE
 == 64

86 #i‚de‡
__öçå_t_deföed


87 
	töçå_t
;

88 
	#__öçå_t_deföed


	)

90 
	tuöçå_t
;

92 #i‚de‡
__öçå_t_deföed


93 
	töçå_t
;

94 
	#__öçå_t_deföed


	)

96 
	tuöçå_t
;

101 
__ötmax_t
 
	tötmax_t
;

102 
__uötmax_t
 
	tuötmax_t
;

105 #i‡
__WORDSIZE
 == 64

106 
	#__INT64_C
(
c
Ë¯## 
L


	)

107 
	#__UINT64_C
(
c
Ë¯## 
UL


	)

109 
	#__INT64_C
(
c
Ë¯## 
LL


	)

110 
	#__UINT64_C
(
c
Ë¯## 
ULL


	)

116 
	#INT8_MIN
 (-128)

	)

117 
	#INT16_MIN
 (-32767-1)

	)

118 
	#INT32_MIN
 (-2147483647-1)

	)

119 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

121 
	#INT8_MAX
 (127)

	)

122 
	#INT16_MAX
 (32767)

	)

123 
	#INT32_MAX
 (2147483647)

	)

124 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

127 
	#UINT8_MAX
 (255)

	)

128 
	#UINT16_MAX
 (65535)

	)

129 
	#UINT32_MAX
 (4294967295U)

	)

130 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

134 
	#INT_LEAST8_MIN
 (-128)

	)

135 
	#INT_LEAST16_MIN
 (-32767-1)

	)

136 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

137 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

139 
	#INT_LEAST8_MAX
 (127)

	)

140 
	#INT_LEAST16_MAX
 (32767)

	)

141 
	#INT_LEAST32_MAX
 (2147483647)

	)

142 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

145 
	#UINT_LEAST8_MAX
 (255)

	)

146 
	#UINT_LEAST16_MAX
 (65535)

	)

147 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

148 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

152 
	#INT_FAST8_MIN
 (-128)

	)

153 #i‡
__WORDSIZE
 == 64

154 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

155 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

157 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

158 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

160 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

162 
	#INT_FAST8_MAX
 (127)

	)

163 #i‡
__WORDSIZE
 == 64

164 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

165 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

167 
	#INT_FAST16_MAX
 (2147483647)

	)

168 
	#INT_FAST32_MAX
 (2147483647)

	)

170 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

173 
	#UINT_FAST8_MAX
 (255)

	)

174 #i‡
__WORDSIZE
 == 64

175 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

176 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

178 
	#UINT_FAST16_MAX
 (4294967295U)

	)

179 
	#UINT_FAST32_MAX
 (4294967295U)

	)

181 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

185 #i‡
__WORDSIZE
 == 64

186 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

187 
	#INTPTR_MAX
 (9223372036854775807L)

	)

188 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

190 
	#INTPTR_MIN
 (-2147483647-1)

	)

191 
	#INTPTR_MAX
 (2147483647)

	)

192 
	#UINTPTR_MAX
 (4294967295U)

	)

197 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

199 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

202 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

208 #i‡
__WORDSIZE
 == 64

209 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

210 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

212 #i‡
__WORDSIZE32_PTRDIFF_LONG


213 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

214 
	#PTRDIFF_MAX
 (2147483647L)

	)

216 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

217 
	#PTRDIFF_MAX
 (2147483647)

	)

222 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

223 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

226 #i‡
__WORDSIZE
 == 64

227 
	#SIZE_MAX
 (18446744073709551615UL)

	)

229 #i‡
__WORDSIZE32_SIZE_ULONG


230 
	#SIZE_MAX
 (4294967295UL)

	)

232 
	#SIZE_MAX
 (4294967295U)

	)

237 #i‚de‡
WCHAR_MIN


239 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

240 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

244 
	#WINT_MIN
 (0u)

	)

245 
	#WINT_MAX
 (4294967295u)

	)

248 
	#INT8_C
(
c
Ë
	)
c

249 
	#INT16_C
(
c
Ë
	)
c

250 
	#INT32_C
(
c
Ë
	)
c

251 #i‡
__WORDSIZE
 == 64

252 
	#INT64_C
(
c
Ë¯## 
L


	)

254 
	#INT64_C
(
c
Ë¯## 
LL


	)

258 
	#UINT8_C
(
c
Ë
	)
c

259 
	#UINT16_C
(
c
Ë
	)
c

260 
	#UINT32_C
(
c
Ë¯## 
U


	)

261 #i‡
__WORDSIZE
 == 64

262 
	#UINT64_C
(
c
Ë¯## 
UL


	)

264 
	#UINT64_C
(
c
Ë¯## 
ULL


	)

268 #i‡
__WORDSIZE
 == 64

269 
	#INTMAX_C
(
c
Ë¯## 
L


	)

270 
	#UINTMAX_C
(
c
Ë¯## 
UL


	)

272 
	#INTMAX_C
(
c
Ë¯## 
LL


	)

273 
	#UINTMAX_C
(
c
Ë¯## 
ULL


	)

276 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

278 
	#INT8_WIDTH
 8

	)

279 
	#UINT8_WIDTH
 8

	)

280 
	#INT16_WIDTH
 16

	)

281 
	#UINT16_WIDTH
 16

	)

282 
	#INT32_WIDTH
 32

	)

283 
	#UINT32_WIDTH
 32

	)

284 
	#INT64_WIDTH
 64

	)

285 
	#UINT64_WIDTH
 64

	)

287 
	#INT_LEAST8_WIDTH
 8

	)

288 
	#UINT_LEAST8_WIDTH
 8

	)

289 
	#INT_LEAST16_WIDTH
 16

	)

290 
	#UINT_LEAST16_WIDTH
 16

	)

291 
	#INT_LEAST32_WIDTH
 32

	)

292 
	#UINT_LEAST32_WIDTH
 32

	)

293 
	#INT_LEAST64_WIDTH
 64

	)

294 
	#UINT_LEAST64_WIDTH
 64

	)

296 
	#INT_FAST8_WIDTH
 8

	)

297 
	#UINT_FAST8_WIDTH
 8

	)

298 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

299 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

300 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

301 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

302 
	#INT_FAST64_WIDTH
 64

	)

303 
	#UINT_FAST64_WIDTH
 64

	)

305 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

306 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

308 
	#INTMAX_WIDTH
 64

	)

309 
	#UINTMAX_WIDTH
 64

	)

311 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

312 
	#SIG_ATOMIC_WIDTH
 32

	)

313 
	#SIZE_WIDTH
 
__WORDSIZE


	)

314 
	#WCHAR_WIDTH
 32

	)

315 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdio.h

23 #i‚de‡
_STDIO_H


24 
	#_STDIO_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bôs/libc-hódî-°¨t.h
>

29 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

35 
	#__√ed___va_li°


	)

36 
	~<°d¨g.h
>

38 
	~<bôs/ty≥s.h
>

39 
	~<bôs/ty≥s/__Âos_t.h
>

40 
	~<bôs/ty≥s/__Âos64_t.h
>

41 
	~<bôs/ty≥s/__FILE.h
>

42 
	~<bôs/ty≥s/FILE.h
>

43 
	~<bôs/ty≥s/°ru˘_FILE.h
>

45 #ifde‡
__USE_GNU


46 
	~<bôs/ty≥s/cookõ_io_fun˘i⁄s_t.h
>

49 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


50 #ifde‡
__GNUC__


51 #i‚de‡
_VA_LIST_DEFINED


52 
__gnuc_va_li°
 
	tva_li°
;

53 
	#_VA_LIST_DEFINED


	)

56 
	~<°d¨g.h
>

60 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


61 #i‚de‡
__off_t_deföed


62 #i‚de‡
__USE_FILE_OFFSET64


63 
__off_t
 
	toff_t
;

65 
__off64_t
 
	toff_t
;

67 
	#__off_t_deföed


	)

69 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


70 
__off64_t
 
	toff64_t
;

71 
	#__off64_t_deföed


	)

75 #ifde‡
__USE_XOPEN2K8


76 #i‚de‡
__ssize_t_deföed


77 
__ssize_t
 
	tssize_t
;

78 
	#__ssize_t_deföed


	)

83 #i‚de‡
__USE_FILE_OFFSET64


84 
__Âos_t
 
	tÂos_t
;

86 
__Âos64_t
 
	tÂos_t
;

88 #ifde‡
__USE_LARGEFILE64


89 
__Âos64_t
 
	tÂos64_t
;

93 
	#_IOFBF
 0

	)

94 
	#_IOLBF
 1

	)

95 
	#_IONBF
 2

	)

99 
	#BUFSIZ
 8192

	)

104 
	#EOF
 (-1)

	)

109 
	#SEEK_SET
 0

	)

110 
	#SEEK_CUR
 1

	)

111 
	#SEEK_END
 2

	)

112 #ifde‡
__USE_GNU


113 
	#SEEK_DATA
 3

	)

114 
	#SEEK_HOLE
 4

	)

118 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


120 
	#P_tmpdú
 "/tmp"

	)

133 
	~<bôs/°dio_lim.h
>

136 #i‡
__GLIBC_USE
 (
ISOC2X
)

138 
	#_PRINTF_NAN_LEN_MAX
 4

	)

143 
FILE
 *
°dö
;

144 
FILE
 *
°dout
;

145 
FILE
 *
°dîr
;

147 
	#°dö
 
°dö


	)

148 
	#°dout
 
°dout


	)

149 
	#°dîr
 
°dîr


	)

152 
	$ªmove
 (c⁄° *
__fûíame
Ë
__THROW
;

154 
	$ª«me
 (c⁄° *
__ﬁd
, c⁄° *
__√w
Ë
__THROW
;

156 #ifde‡
__USE_ATFILE


158 
	$ª«mót
 (
__ﬁdfd
, c⁄° *
__ﬁd
, 
__√wfd
,

159 c⁄° *
__√w
Ë
__THROW
;

162 #ifde‡
__USE_GNU


164 
	#RENAME_NOREPLACE
 (1 << 0)

	)

165 
	#RENAME_EXCHANGE
 (1 << 1)

	)

166 
	#RENAME_WHITEOUT
 (1 << 2)

	)

170 
	$ª«mót2
 (
__ﬁdfd
, c⁄° *
__ﬁd
, 
__√wfd
,

171 c⁄° *
__√w
, 
__Êags
Ë
__THROW
;

178 
	`f˛o£
 (
FILE
 *
__°ªam
);

180 #unde‡
__©å_dóŒoc_f˛o£


181 
	#__©å_dóŒoc_f˛o£
 
	`__©å_dóŒoc
 (
f˛o£
, 1)

	)

187 #i‚de‡
__USE_FILE_OFFSET64


188 
FILE
 *
	$tmpfûe
 ()

189 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

191 #ifde‡
__REDIRECT


192 
FILE
 *
	`__REDIRECT
 (
tmpfûe
, (), 
tmpfûe64
)

193 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

195 
	#tmpfûe
 
tmpfûe64


	)

199 #ifde‡
__USE_LARGEFILE64


200 
FILE
 *
	$tmpfûe64
 ()

201 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

205 *
	$tm≤am
 ([
L_tm≤am
]Ë
__THROW
 
__wur
;

207 #ifde‡
__USE_MISC


210 *
	$tm≤am_r
 (
__s
[
L_tm≤am
]Ë
__THROW
 
__wur
;

214 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


222 *
	$ãm≤am
 (c⁄° *
__dú
, c⁄° *
__pfx
)

223 
__THROW
 
__©åibuã_mÆloc__
 
__wur
 
__©å_dóŒoc_‰ì
;

230 
	`fÊush
 (
FILE
 *
__°ªam
);

232 #ifde‡
__USE_MISC


239 
	`fÊush_u∆ocked
 (
FILE
 *
__°ªam
);

242 #ifde‡
__USE_GNU


249 
	`f˛o£Æl
 ();

253 #i‚de‡
__USE_FILE_OFFSET64


258 
FILE
 *
	$f›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

259 c⁄° *
__ª°ri˘
 
__modes
)

260 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

265 
FILE
 *
	$‰e›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

266 c⁄° *
__ª°ri˘
 
__modes
,

267 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

269 #ifde‡
__REDIRECT


270 
FILE
 *
	`__REDIRECT
 (
f›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

271 c⁄° *
__ª°ri˘
 
__modes
), 
f›í64
)

272 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

273 
FILE
 *
	`__REDIRECT
 (
‰e›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

274 c⁄° *
__ª°ri˘
 
__modes
,

275 
FILE
 *
__ª°ri˘
 
__°ªam
), 
‰e›í64
)

276 
__wur
;

278 
	#f›í
 
f›í64


	)

279 
	#‰e›í
 
‰e›í64


	)

282 #ifde‡
__USE_LARGEFILE64


283 
FILE
 *
	$f›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

284 c⁄° *
__ª°ri˘
 
__modes
)

285 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

286 
FILE
 *
	$‰e›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

287 c⁄° *
__ª°ri˘
 
__modes
,

288 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

291 #ifdef 
__USE_POSIX


293 
FILE
 *
	$fd›í
 (
__fd
, c⁄° *
__modes
Ë
__THROW


294 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

297 #ifdef 
__USE_GNU


300 
FILE
 *
	$f›ícookõ
 (*
__ª°ri˘
 
__magic_cookõ
,

301 c⁄° *
__ª°ri˘
 
__modes
,

302 
cookõ_io_fun˘i⁄s_t
 
__io_funcs
Ë
__THROW


303 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

306 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

308 
FILE
 *
	$fmem›í
 (*
__s
, 
size_t
 
__Àn
, c⁄° *
__modes
)

309 
__THROW
 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

314 
FILE
 *
	$›í_mem°ªam
 (**
__buÊoc
, 
size_t
 *
__sizñoc
Ë
__THROW


315 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
 
__wur
;

317 #ifde‡
_WCHAR_H


321 
__FILE
 *
	$›í_wmem°ªam
 (
wch¨_t
 **
__buÊoc
, 
size_t
 *
__sizñoc
Ë
__THROW


322 
__©åibuã_mÆloc__
 
__©å_dóŒoc_f˛o£
;

328 
	$£tbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
Ë
__THROW
;

332 
	$£tvbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

333 
__modes
, 
size_t
 
__n
Ë
__THROW
;

335 #ifdef 
__USE_MISC


338 
	$£tbuf„r
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

339 
size_t
 
__size
Ë
__THROW
;

342 
	$£éöebuf
 (
FILE
 *
__°ªam
Ë
__THROW
;

350 
	`Ârötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

351 c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

356 
	`¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

358 
	$•rötf
 (*
__ª°ri˘
 
__s
,

359 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROWNL
;

365 
	`vÂrötf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

366 
__gnuc_va_li°
 
__¨g
);

371 
	`v¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
);

373 
	$v•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

374 
__gnuc_va_li°
 
__¨g
Ë
__THROWNL
;

376 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


378 
	$¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

379 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

380 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

382 
	$v¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

383 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
)

384 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

387 #i‡
	`__GLIBC_USE
 (
LIB_EXT2
)

390 
	$va•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__f
,

391 
__gnuc_va_li°
 
__¨g
)

392 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 0))Ë
__wur
;

393 
	$__a•rötf
 (**
__ª°ri˘
 
__±r
,

394 c⁄° *
__ª°ri˘
 
__fmt
, ...)

395 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

396 
	$a•rötf
 (**
__ª°ri˘
 
__±r
,

397 c⁄° *
__ª°ri˘
 
__fmt
, ...)

398 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

401 #ifde‡
__USE_XOPEN2K8


403 
	$vd¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
,

404 
__gnuc_va_li°
 
__¨g
)

405 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

406 
	$d¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, ...)

407 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

415 
	$fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

416 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

421 
	$sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

423 
	$ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

424 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

430 
	~<bôs/Êﬂä.h
>

431 #i‡!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
Ë&& !
deföed
 
__LDBL_COMPAT
 \

432 && 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 0

433 #ifde‡
__REDIRECT


434 
	`__REDIRECT
 (
fsˇnf
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

435 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

436 
__isoc99_fsˇnf
Ë
__wur
;

437 
	`__REDIRECT
 (
sˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

438 
__isoc99_sˇnf
Ë
__wur
;

439 
	`__REDIRECT_NTH
 (
ssˇnf
, (c⁄° *
__ª°ri˘
 
__s
,

440 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

441 
__isoc99_ssˇnf
);

443 
	$__isoc99_fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

444 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

445 
	$__isoc99_sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

446 
	$__isoc99_ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

447 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

448 
	#fsˇnf
 
__isoc99_fsˇnf


	)

449 
	#sˇnf
 
__isoc99_sˇnf


	)

450 
	#ssˇnf
 
__isoc99_ssˇnf


	)

454 #ifdef 
__USE_ISOC99


459 
	$vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

460 
__gnuc_va_li°
 
__¨g
)

461 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

467 
	$vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
)

468 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

471 
	$vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

472 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
)

473 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

476 #i‡!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

477 #i‡
deföed
 
__REDIRECT
 && !deföed 
__LDBL_COMPAT
 \

478 && 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 0

479 
	`__REDIRECT
 (
vfsˇnf
,

480 (
FILE
 *
__ª°ri˘
 
__s
,

481 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__¨g
),

482 
__isoc99_vfsˇnf
)

483 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

484 
	`__REDIRECT
 (
vsˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
,

485 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vsˇnf
)

486 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

487 
	`__REDIRECT_NTH
 (
vssˇnf
,

488 (c⁄° *
__ª°ri˘
 
__s
,

489 c⁄° *
__ª°ri˘
 
__f‹m©
,

490 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vssˇnf
)

491 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

492 #ñi‡!
deföed
 
__REDIRECT


493 
	$__isoc99_vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
,

494 c⁄° *
__ª°ri˘
 
__f‹m©
,

495 
__gnuc_va_li°
 
__¨g
Ë
__wur
;

496 
	$__isoc99_vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
,

497 
__gnuc_va_li°
 
__¨g
Ë
__wur
;

498 
	$__isoc99_vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

499 c⁄° *
__ª°ri˘
 
__f‹m©
,

500 
__gnuc_va_li°
 
__¨g
Ë
__THROW
;

501 
	#vfsˇnf
 
__isoc99_vfsˇnf


	)

502 
	#vsˇnf
 
__isoc99_vsˇnf


	)

503 
	#vssˇnf
 
__isoc99_vssˇnf


	)

513 
	`fgëc
 (
FILE
 *
__°ªam
);

514 
	`gëc
 (
FILE
 *
__°ªam
);

520 
	`gëch¨
 ();

522 #ifde‡
__USE_POSIX199506


527 
	`gëc_u∆ocked
 (
FILE
 *
__°ªam
);

528 
	`gëch¨_u∆ocked
 ();

531 #ifde‡
__USE_MISC


538 
	`fgëc_u∆ocked
 (
FILE
 *
__°ªam
);

549 
	`Âutc
 (
__c
, 
FILE
 *
__°ªam
);

550 
	`putc
 (
__c
, 
FILE
 *
__°ªam
);

556 
	`putch¨
 (
__c
);

558 #ifde‡
__USE_MISC


565 
	`Âutc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

568 #ifde‡
__USE_POSIX199506


573 
	`putc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

574 
	`putch¨_u∆ocked
 (
__c
);

578 #i‡
deföed
 
__USE_MISC
 \

579 || (
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

581 
	`gëw
 (
FILE
 *
__°ªam
);

584 
	`putw
 (
__w
, 
FILE
 *
__°ªam
);

592 *
	$fgës
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

593 
__wur
 
	`__f‹tifõd_©å_ac˚ss
 (
__wrôe_⁄ly__
, 1, 2);

595 #i‡
	`__GLIBC_USE
 (
DEPRECATED_GETS
)

605 *
	$gës
 (*
__s
Ë
__wur
 
__©åibuã_dïªˇãd__
;

608 #ifde‡
__USE_GNU


615 *
	$fgës_u∆ocked
 (*
__ª°ri˘
 
__s
, 
__n
,

616 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur


617 
	`__f‹tifõd_©å_ac˚ss
 (
__wrôe_⁄ly__
, 1, 2);

621 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

632 
__ssize_t
 
	$__gëdñim
 (**
__ª°ri˘
 
__löïå
,

633 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

634 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

635 
__ssize_t
 
	$gëdñim
 (**
__ª°ri˘
 
__löïå
,

636 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

637 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

645 
__ssize_t
 
	$gëlöe
 (**
__ª°ri˘
 
__löïå
,

646 
size_t
 *
__ª°ri˘
 
__n
,

647 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

655 
	`Âuts
 (c⁄° *
__ª°ri˘
 
__s
, 
FILE
 *__ª°ri˘ 
__°ªam
);

661 
	`puts
 (c⁄° *
__s
);

668 
	`ungëc
 (
__c
, 
FILE
 *
__°ªam
);

675 
size_t
 
	$‰ód
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

676 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

681 
size_t
 
	`fwrôe
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

682 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__s
);

684 #ifde‡
__USE_GNU


691 
	`Âuts_u∆ocked
 (c⁄° *
__ª°ri˘
 
__s
,

692 
FILE
 *
__ª°ri˘
 
__°ªam
);

695 #ifde‡
__USE_MISC


702 
size_t
 
	$‰ód_u∆ocked
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

703 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

704 
size_t
 
	`fwrôe_u∆ocked
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

705 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
);

713 
	`f£ek
 (
FILE
 *
__°ªam
, 
__off
, 
__whí˚
);

718 
	$·ñl
 (
FILE
 *
__°ªam
Ë
__wur
;

723 
	`ªwöd
 (
FILE
 *
__°ªam
);

730 #i‡
deföed
 
__USE_LARGEFILE
 || deföed 
__USE_XOPEN2K


731 #i‚de‡
__USE_FILE_OFFSET64


736 
	`f£eko
 (
FILE
 *
__°ªam
, 
__off_t
 
__off
, 
__whí˚
);

741 
__off_t
 
	$·ñlo
 (
FILE
 *
__°ªam
Ë
__wur
;

743 #ifde‡
__REDIRECT


744 
	`__REDIRECT
 (
f£eko
,

745 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
),

746 
f£eko64
);

747 
__off64_t
 
	`__REDIRECT
 (
·ñlo
, (
FILE
 *
__°ªam
), 
·ñlo64
);

749 
	#f£eko
 
f£eko64


	)

750 
	#·ñlo
 
·ñlo64


	)

755 #i‚de‡
__USE_FILE_OFFSET64


760 
	`fgëpos
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos_t
 *__ª°ri˘ 
__pos
);

765 
	`f£ços
 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
);

767 #ifde‡
__REDIRECT


768 
	`__REDIRECT
 (
fgëpos
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

769 
Âos_t
 *
__ª°ri˘
 
__pos
), 
fgëpos64
);

770 
	`__REDIRECT
 (
f£ços
,

771 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
), 
f£ços64
);

773 
	#fgëpos
 
fgëpos64


	)

774 
	#f£ços
 
f£ços64


	)

778 #ifde‡
__USE_LARGEFILE64


779 
	`f£eko64
 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
);

780 
__off64_t
 
	$·ñlo64
 (
FILE
 *
__°ªam
Ë
__wur
;

781 
	`fgëpos64
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos64_t
 *__ª°ri˘ 
__pos
);

782 
	`f£ços64
 (
FILE
 *
__°ªam
, c⁄° 
Âos64_t
 *
__pos
);

786 
	$˛óªº
 (
FILE
 *
__°ªam
Ë
__THROW
;

788 
	$„of
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

790 
	$„º‹
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

792 #ifde‡
__USE_MISC


794 
	$˛óªº_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
;

795 
	$„of_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

796 
	$„º‹_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

804 
	`≥º‹
 (c⁄° *
__s
);

807 #ifdef 
__USE_POSIX


809 
	$fûío
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

812 #ifde‡
__USE_MISC


814 
	$fûío_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

818 #ifde‡
__USE_POSIX2


823 
	`p˛o£
 (
FILE
 *
__°ªam
);

829 
FILE
 *
	$p›í
 (c⁄° *
__comm™d
, c⁄° *
__modes
)

830 
__©åibuã_mÆloc__
 
	$__©å_dóŒoc
 (
p˛o£
, 1Ë
__wur
;

835 #ifdef 
__USE_POSIX


837 *
	$˘îmid
 (*
__s
Ë
__THROW


838 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1));

842 #i‡(
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
Ë|| deföed 
__USE_GNU


844 *
	$cu£rid
 (*
__s
)

845 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1));

849 #ifdef 
__USE_GNU


850 
ob°ack
;

853 
	$ob°ack_¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

854 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

855 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

856 
	$ob°ack_v¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

857 c⁄° *
__ª°ri˘
 
__f‹m©
,

858 
__gnuc_va_li°
 
__¨gs
)

859 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

863 #ifde‡
__USE_POSIX199506


867 
	$Êockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

871 
	$·rylockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

874 
	$fu∆ockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

877 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


880 
	~<bôs/gë›t_posix.h
>

885 
	`__uÊow
 (
FILE
 *);

886 
	`__ovîÊow
 (
FILE
 *, );

890 #ifde‡
__USE_EXTERN_INLINES


891 
	~<bôs/°dio.h
>

893 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


894 
	~<bôs/°dio2.h
>

897 
	~<bôs/Êﬂä.h
>

898 #i‡
deföed
 
__LDBL_COMPAT
 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

899 
	~<bôs/°dio-ldbl.h
>

902 
__END_DECLS


	@/usr/include/string.h

22 #i‚def 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

28 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

36 #i‡
deföed
 
__˝lu•lus
 && (
__GNUC_PREREQ
 (4, 4) \

37 || 
	$__glibc_˛™g_¥îeq
 (3, 5))

38 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

43 *
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

44 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

47 *
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
)

48 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

53 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN
 || 
	`__GLIBC_USE
 (
ISOC2X
)

54 *
	$memc˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

55 
__c
, 
size_t
 
__n
)

56 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 4));

61 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

64 
	$memcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

65 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

80 
	$__memcm≥q
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

81 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

84 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


87 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

88 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

89 c⁄° *
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

90 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

92 #ifde‡
__OPTIMIZE__


93 
__exã∫_Æways_ölöe
 *

94 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


96  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

99 
__exã∫_Æways_ölöe
 const *

100 
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


102  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

105 
	}
}

107 *
	$memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

108 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

111 #ifde‡
__USE_GNU


114 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


115 "C++" *
	$øwmemchr
 (*
__s
, 
__c
)

116 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

117 "C++" c⁄° *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

118 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

120 *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

121 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

125 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


126 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

127 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1))

128 
	`__©å_ac˚ss
 ((
__ªad_⁄ly__
, 1, 3));

129 "C++" c⁄° *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

130 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1))

131 
	`__©å_ac˚ss
 ((
__ªad_⁄ly__
, 1, 3));

133 *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

134 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1))

135 
	`__©å_ac˚ss
 ((
__ªad_⁄ly__
, 1, 3));

141 *
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

142 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

144 *
	$°∫˝y
 (*
__ª°ri˘
 
__de°
,

145 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

146 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

149 *
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

150 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

152 *
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

153 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

156 
	$°rcmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

157 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

159 
	$°∫cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

160 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

163 
	$°rcﬁl
 (c⁄° *
__s1
, c⁄° *
__s2
)

164 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

166 
size_t
 
	$°rx‰m
 (*
__ª°ri˘
 
__de°
,

167 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

168 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3));

170 #ifde‡
__USE_XOPEN2K8


172 
	~<bôs/ty≥s/loˇÀ_t.h
>

175 
	$°rcﬁl_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__l
)

176 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

179 
size_t
 
	$°rx‰m_l
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

180 
loˇÀ_t
 
__l
Ë
__THROW
 
	`__n⁄nuŒ
 ((2, 4))

181 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3));

184 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8
 \

185 || 
	`__GLIBC_USE
 (
LIB_EXT2
Ë|| 
	$__GLIBC_USE
 (
ISOC2X
))

187 *
	$°rdup
 (c⁄° *
__s
)

188 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

194 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
Ë|| __GLIBC_USE (
ISOC2X
)

195 *
	$°∫dup
 (c⁄° *
__°rög
, 
size_t
 
__n
)

196 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

199 #i‡
deföed
 
__USE_GNU
 && deföed 
__GNUC__


201 
	#°rdu∑
(
s
) \

202 (
__exãnsi⁄__
 \

204 c⁄° *
__ﬁd
 = (
s
); \

205 
size_t
 
__Àn
 = 
	`°æí
 (
__ﬁd
) + 1; \

206 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
); \

207 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

208 
	}
}))

	)

211 
	#°∫du∑
(
s
, 
n
) \

212 (
__exãnsi⁄__
 \

214 c⁄° *
__ﬁd
 = (
s
); \

215 
size_t
 
__Àn
 = 
	`°∫Àn
 (
__ﬁd
, (
n
)); \

216 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
 + 1); \

217 
__√w
[
__Àn
] = '\0'; \

218 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

219 }))

	)

223 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


226 *
°rchr
 (*
__s
, 
__c
)

227 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

228 c⁄° *
°rchr
 (c⁄° *
__s
, 
__c
)

229 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

231 #ifde‡
__OPTIMIZE__


232 
__exã∫_Æways_ölöe
 *

233 
°rchr
 (*
__s
, 
__c
Ë
	g__THROW


235  
__buûtö_°rchr
 (
__s
, 
__c
);

238 
__exã∫_Æways_ölöe
 const *

239 
°rchr
 (c⁄° *
__s
, 
__c
Ë
	g__THROW


241  
__buûtö_°rchr
 (
__s
, 
__c
);

246 *
	$°rchr
 (c⁄° *
__s
, 
__c
)

247 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

250 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


253 *
	`°ºchr
 (*
__s
, 
__c
)

254 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

255 c⁄° *
	`°ºchr
 (c⁄° *
__s
, 
__c
)

256 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

258 #ifde‡
__OPTIMIZE__


259 
__exã∫_Æways_ölöe
 *

260 
	`°ºchr
 (*
__s
, 
__c
Ë
__THROW


262  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

265 
__exã∫_Æways_ölöe
 const *

266 
	`°ºchr
 (c⁄° *
__s
, 
__c
Ë
__THROW


268  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

271 
	}
}

273 *
	$°ºchr
 (c⁄° *
__s
, 
__c
)

274 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

277 #ifde‡
__USE_GNU


280 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


281 "C++" *
	$°rch∫ul
 (*
__s
, 
__c
)

282 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

283 "C++" c⁄° *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

284 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

286 *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

287 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

293 
size_t
 
	$°rc•n
 (c⁄° *
__s
, c⁄° *
__ªje˘
)

294 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

297 
size_t
 
	$°r•n
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

298 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

300 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


303 *
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
)

304 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

305 c⁄° *
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

306 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

308 #ifde‡
__OPTIMIZE__


309 
__exã∫_Æways_ölöe
 *

310 
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
Ë
__THROW


312  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

315 
__exã∫_Æways_ölöe
 const *

316 
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
Ë
__THROW


318  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

321 
	}
}

323 *
	$°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

324 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

327 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


330 *
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

331 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

332 c⁄° *
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

333 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

335 #ifde‡
__OPTIMIZE__


336 
__exã∫_Æways_ölöe
 *

337 
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


339  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

342 
__exã∫_Æways_ölöe
 const *

343 
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


345  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

348 
	}
}

350 *
	$°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

351 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

356 *
	$°πok
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
)

357 
__THROW
 
	`__n⁄nuŒ
 ((2));

361 *
	$__°πok_r
 (*
__ª°ri˘
 
__s
,

362 c⁄° *
__ª°ri˘
 
__dñim
,

363 **
__ª°ri˘
 
__ßve_±r
)

364 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

365 #ifde‡
__USE_POSIX


366 *
	$°πok_r
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
,

367 **
__ª°ri˘
 
__ßve_±r
)

368 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

371 #ifde‡
__USE_GNU


373 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


374 "C++" *
	$°rˇ£°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

375 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

376 "C++" c⁄° *
	$°rˇ£°r
 (c⁄° *
__hay°ack
,

377 c⁄° *
__√edÀ
)

378 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

380 *
	$°rˇ£°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

381 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

385 #ifde‡
__USE_GNU


389 *
	$memmem
 (c⁄° *
__hay°ack
, 
size_t
 
__hay°ackÀn
,

390 c⁄° *
__√edÀ
, 
size_t
 
__√edÀÀn
)

391 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 3))

392 
	`__©å_ac˚ss
 ((
__ªad_⁄ly__
, 1, 2))

393 
	`__©å_ac˚ss
 ((
__ªad_⁄ly__
, 3, 4));

397 *
	$__memp˝y
 (*
__ª°ri˘
 
__de°
,

398 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

399 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

400 *
	$memp˝y
 (*
__ª°ri˘
 
__de°
,

401 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

402 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

407 
size_t
 
	$°æí
 (c⁄° *
__s
)

408 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

410 #ifdef 
__USE_XOPEN2K8


413 
size_t
 
	$°∫Àn
 (c⁄° *
__°rög
, 
size_t
 
__maxÀn
)

414 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

419 *
	$°ªº‹
 (
__î∫um
Ë
__THROW
;

420 #ifde‡
__USE_XOPEN2K


428 #i‡
deföed
 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


431 #ifde‡
__REDIRECT_NTH


432 
	`__REDIRECT_NTH
 (
°ªº‹_r
,

433 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
),

434 
__xpg_°ªº‹_r
Ë
	`__n⁄nuŒ
 ((2))

435 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 2, 3));

437 
	$__xpg_°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

438 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 2, 3));

439 
	#°ªº‹_r
 
__xpg_°ªº‹_r


	)

444 *
	$°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

445 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 2, 3));

448 #ifde‡
__USE_GNU


450 c⁄° *
	$°ªº‹desc_≈
 (
__îr
Ë
__THROW
;

452 c⁄° *
	$°ªº‹«me_≈
 (
__îr
Ë
__THROW
;

456 #ifde‡
__USE_XOPEN2K8


458 *
	$°ªº‹_l
 (
__î∫um
, 
loˇÀ_t
 
__l
Ë
__THROW
;

461 #ifde‡
__USE_MISC


462 
	~<°rögs.h
>

466 
	$ex∂icô_bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1))

467 
	`__f‹tifõd_©å_ac˚ss
 (
__wrôe_⁄ly__
, 1, 2);

471 *
	$°r£p
 (**
__ª°ri˘
 
__°rögp
,

472 c⁄° *
__ª°ri˘
 
__dñim
)

473 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

476 #ifdef 
__USE_XOPEN2K8


478 *
	$°rsig«l
 (
__sig
Ë
__THROW
;

480 #ifde‡
__USE_GNU


482 c⁄° *
	$sigabbªv_≈
 (
__sig
Ë
__THROW
;

485 c⁄° *
	$sigdes¸_≈
 (
__sig
Ë
__THROW
;

489 *
	$__°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

490 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

491 *
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

492 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

496 *
	$__°≤˝y
 (*
__ª°ri˘
 
__de°
,

497 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

498 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

499 *
	$°≤˝y
 (*
__ª°ri˘
 
__de°
,

500 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

501 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

504 #ifdef 
__USE_GNU


506 
	$°rvîscmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

507 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

510 *
	$°r‰y
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

513 *
	$mem‰ob
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1))

514 
	`__©å_ac˚ss
 ((
__ªad_wrôe__
, 1, 2));

516 #i‚de‡
ba£«me


521 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


522 "C++" *
	$ba£«me
 (*
__fûíame
)

523 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

524 "C++" c⁄° *
	$ba£«me
 (c⁄° *
__fûíame
)

525 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

527 *
	$ba£«me
 (c⁄° *
__fûíame
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

532 #i‡
	`__GNUC_PREREQ
 (3,4)

533 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


535 
	~<bôs/°rög_f‹tifõd.h
>

539 
__END_DECLS


	@/usr/include/bits/endian.h

19 #i‚de‡
_BITS_ENDIAN_H


20 
	#_BITS_ENDIAN_H
 1

	)

30 
	#__LITTLE_ENDIAN
 1234

	)

31 
	#__BIG_ENDIAN
 4321

	)

32 
	#__PDP_ENDIAN
 3412

	)

35 
	~<bôs/ídü¬ess.h
>

39 #i‚de‡
__FLOAT_WORD_ORDER


40 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

43 #i‡
__BYTE_ORDER
 =
__LITTLE_ENDIAN


44 
	#__LONG_LONG_PAIR
(
HI
, 
LO
ËLO, 
	)
HI

45 #ñi‡
__BYTE_ORDER
 =
__BIG_ENDIAN


46 
	#__LONG_LONG_PAIR
(
HI
, 
LO
ËHI, 
	)
LO

	@/usr/include/bits/floatn.h

19 #i‚de‡
_BITS_FLOATN_H


20 
	#_BITS_FLOATN_H


	)

22 
	~<„©uªs.h
>

29 #i‡(
deföed
 
__x86_64__
 \

30 ? 
__GNUC_PREREQ
 (4, 3) \

31 : (
deföed
 
__GNU__
 ? 
	$__GNUC_PREREQ
 (4, 5Ë: 
	$__GNUC_PREREQ
 (4, 4)))

32 
	#__HAVE_FLOAT128
 1

	)

34 
	#__HAVE_FLOAT128
 0

	)

39 #i‡
__HAVE_FLOAT128


40 
	#__HAVE_DISTINCT_FLOAT128
 1

	)

42 
	#__HAVE_DISTINCT_FLOAT128
 0

	)

48 
	#__HAVE_FLOAT64X
 1

	)

54 
	#__HAVE_FLOAT64X_LONG_DOUBLE
 1

	)

56 #i‚de‡
__ASSEMBLER__


60 #i‡
__HAVE_FLOAT128


61 #i‡!
	`__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


63 
	#__f128
(
x
Ëx##
q


	)

65 
	#__f128
(
x
Ëx##
f128


	)

70 #i‡
__HAVE_FLOAT128


71 #i‡!
	`__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


74 
_Com∂ex
 
	t__cÊﬂt128
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__TC__
)));

75 
	#__CFLOAT128
 
__cÊﬂt128


	)

77 
	#__CFLOAT128
 
_Com∂ex
 
_Flﬂt128


	)

82 #i‡
__HAVE_FLOAT128


85 #i‡!
	`__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


86 
__Êﬂt128
 
	t_Flﬂt128
;

90 #i‡!
	`__GNUC_PREREQ
 (7, 0)

91 
	#__buûtö_huge_vÆf128
(Ë((
_Flﬂt128
Ë
	`__buûtö_huge_vÆ
 ())

	)

99 #i‡!
	`__GNUC_PREREQ
 (7, 0)

100 
	#__buûtö_c›ysignf128
 
__buûtö_c›ysignq


	)

101 
	#__buûtö_Ábsf128
 
__buûtö_Ábsq


	)

102 
	#__buûtö_öff128
(Ë((
_Flﬂt128
Ë
	`__buûtö_öf
 ())

	)

103 
	#__buûtö_«nf128
(
x
Ë((
_Flﬂt128
Ë
	`__buûtö_«n
 (x))

	)

104 
	#__buûtö_«nsf128
(
x
Ë((
_Flﬂt128
Ë
	`__buûtö_«ns
 (x))

	)

111 #i‡!
	`__GNUC_PREREQ
 (6, 0)

112 
	#__buûtö_signbôf128
 
__signbôf128


	)

119 
	~<bôs/Êﬂä-comm⁄.h
>

	@/usr/include/bits/getopt_posix.h

20 #i‚de‡
_GETOPT_POSIX_H


21 
	#_GETOPT_POSIX_H
 1

	)

23 #i‡!
deföed
 
_UNISTD_H
 && !deföed 
_STDIO_H


27 
	~<bôs/gë›t_c‹e.h
>

29 
	g__BEGIN_DECLS


31 #i‡
deföed
 
__USE_POSIX2
 && !deföed 
__USE_POSIX_IMPLICITLY
 \

32 && !
deföed
 
	g__USE_GNU
 && !deföed 
	g_GETOPT_H


37 #ifde‡
__REDIRECT


38 
__REDIRECT_NTH
 (
gë›t
, (
___¨gc
, *c⁄° *
___¨gv
,

39 c⁄° *
__sh‹t›ts
),

40 
__posix_gë›t
);

42 
	$__posix_gë›t
 (
___¨gc
, *c⁄° *
___¨gv
,

43 c⁄° *
__sh‹t›ts
)

44 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

45 
	#gë›t
 
__posix_gë›t


	)

49 
__END_DECLS


	@/usr/include/bits/libc-header-start.h

27 #i‚de‡
__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


31 #unde‡
__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


33 
	~<„©uªs.h
>

37 #unde‡
__GLIBC_USE_LIB_EXT2


38 #i‡(
deföed
 
__USE_GNU
 \

39 || (
deföed
 
	g__STDC_WANT_LIB_EXT2__
 && __STDC_WANT_LIB_EXT2__ > 0))

40 
	#__GLIBC_USE_LIB_EXT2
 1

	)

42 
	#__GLIBC_USE_LIB_EXT2
 0

	)

67 #unde‡
__GLIBC_USE_IEC_60559_BFP_EXT


68 #i‡
deföed
 
__USE_GNU
 || deföed 
__STDC_WANT_IEC_60559_BFP_EXT__


69 
	#__GLIBC_USE_IEC_60559_BFP_EXT
 1

	)

71 
	#__GLIBC_USE_IEC_60559_BFP_EXT
 0

	)

73 #unde‡
__GLIBC_USE_IEC_60559_BFP_EXT_C2X


74 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
Ë|| __GLIBC_USE (
ISOC2X
)

75 
	#__GLIBC_USE_IEC_60559_BFP_EXT_C2X
 1

	)

77 
	#__GLIBC_USE_IEC_60559_BFP_EXT_C2X
 0

	)

79 #unde‡
__GLIBC_USE_IEC_60559_EXT


80 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
Ë|| 
deföed
 
__STDC_WANT_IEC_60559_EXT__


81 
	#__GLIBC_USE_IEC_60559_EXT
 1

	)

83 
	#__GLIBC_USE_IEC_60559_EXT
 0

	)

90 #unde‡
__GLIBC_USE_IEC_60559_FUNCS_EXT


91 #i‡
deföed
 
__USE_GNU
 || deföed 
__STDC_WANT_IEC_60559_FUNCS_EXT__


92 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT
 1

	)

94 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT
 0

	)

96 #unde‡
__GLIBC_USE_IEC_60559_FUNCS_EXT_C2X


97 #i‡
__GLIBC_USE
 (
IEC_60559_FUNCS_EXT
Ë|| __GLIBC_USE (
ISOC2X
)

98 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT_C2X
 1

	)

100 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT_C2X
 0

	)

105 #unde‡
__GLIBC_USE_IEC_60559_TYPES_EXT


106 #i‡
deföed
 
__USE_GNU
 || deföed 
__STDC_WANT_IEC_60559_TYPES_EXT__


107 
	#__GLIBC_USE_IEC_60559_TYPES_EXT
 1

	)

109 
	#__GLIBC_USE_IEC_60559_TYPES_EXT
 0

	)

	@/usr/include/bits/printf-ldbl.h

19 #i‚de‡
_PRINTF_H


23 
__LDBL_REDIR_DECL
 (
¥ötf_size
)

	@/usr/include/bits/stdint-intn.h

19 #i‚de‡
_BITS_STDINT_INTN_H


20 
	#_BITS_STDINT_INTN_H
 1

	)

22 
	~<bôs/ty≥s.h
>

24 
__öt8_t
 
	töt8_t
;

25 
__öt16_t
 
	töt16_t
;

26 
__öt32_t
 
	töt32_t
;

27 
__öt64_t
 
	töt64_t
;

	@/usr/include/bits/stdint-uintn.h

19 #i‚de‡
_BITS_STDINT_UINTN_H


20 
	#_BITS_STDINT_UINTN_H
 1

	)

22 
	~<bôs/ty≥s.h
>

24 
__uöt8_t
 
	tuöt8_t
;

25 
__uöt16_t
 
	tuöt16_t
;

26 
__uöt32_t
 
	tuöt32_t
;

27 
__uöt64_t
 
	tuöt64_t
;

	@/usr/include/bits/stdio-ldbl.h

19 #i‚de‡
_STDIO_H


23 
	$__LDBL_REDIR_DECL
 (
Ârötf
)

24 
	$__LDBL_REDIR_DECL
 (
¥ötf
)

25 
	$__LDBL_REDIR_DECL
 (
•rötf
)

26 
	$__LDBL_REDIR_DECL
 (
vÂrötf
)

27 
	$__LDBL_REDIR_DECL
 (
v¥ötf
)

28 
	$__LDBL_REDIR_DECL
 (
v•rötf
)

29 #i‡!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

30 #i‡
deföed
 
__LDBL_COMPAT


31 
	$__LDBL_REDIR1_DECL
 (
fsˇnf
, 
__∆dbl___isoc99_fsˇnf
)

32 
	$__LDBL_REDIR1_DECL
 (
sˇnf
, 
__∆dbl___isoc99_sˇnf
)

33 
	$__LDBL_REDIR1_DECL
 (
ssˇnf
, 
__∆dbl___isoc99_ssˇnf
)

34 #ñi‡
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

35 
	$__LDBL_REDIR1_DECL
 (
fsˇnf
, 
__isoc99_fsˇnfõì128
)

36 
	$__LDBL_REDIR1_DECL
 (
sˇnf
, 
__isoc99_sˇnfõì128
)

37 
	$__LDBL_REDIR1_DECL
 (
ssˇnf
, 
__isoc99_ssˇnfõì128
)

39 #îr‹ 
bôs
/
°dlib
-
ldbl
.
h
 
ö˛uded
 
whí
 
no
Üdb»
ªdúe˘i⁄s
 
¨e
 
ªquúed
.

42 
	$__LDBL_REDIR_DECL
 (
fsˇnf
)

43 
	$__LDBL_REDIR_DECL
 (
sˇnf
)

44 
	$__LDBL_REDIR_DECL
 (
ssˇnf
)

47 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


48 
	$__LDBL_REDIR_DECL
 (
¢¥ötf
)

49 
	$__LDBL_REDIR_DECL
 (
v¢¥ötf
)

52 #ifdef 
__USE_ISOC99


53 #i‡!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

54 #i‡
deföed
 
__LDBL_COMPAT


55 
	$__LDBL_REDIR1_DECL
 (
vfsˇnf
, 
__∆dbl___isoc99_vfsˇnf
)

56 
	$__LDBL_REDIR1_DECL
 (
vsˇnf
, 
__∆dbl___isoc99_vsˇnf
)

57 
	$__LDBL_REDIR1_DECL
 (
vssˇnf
, 
__∆dbl___isoc99_vssˇnf
)

58 #ñi‡
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

59 
	$__LDBL_REDIR1_DECL
 (
vfsˇnf
, 
__isoc99_vfsˇnfõì128
)

60 
	$__LDBL_REDIR1_DECL
 (
vsˇnf
, 
__isoc99_vsˇnfõì128
)

61 
	$__LDBL_REDIR1_DECL
 (
vssˇnf
, 
__isoc99_vssˇnfõì128
)

63 #îr‹ 
bôs
/
°dlib
-
ldbl
.
h
 
ö˛uded
 
whí
 
no
Üdb»
ªdúe˘i⁄s
 
¨e
 
ªquúed
.

66 
	$__LDBL_REDIR_DECL
 (
vfsˇnf
)

67 
	$__LDBL_REDIR_DECL
 (
vssˇnf
)

68 
	$__LDBL_REDIR_DECL
 (
vsˇnf
)

72 #ifde‡
__USE_XOPEN2K8


73 
	$__LDBL_REDIR_DECL
 (
vd¥ötf
)

74 
	$__LDBL_REDIR_DECL
 (
d¥ötf
)

77 #ifde‡
__USE_GNU


78 
	$__LDBL_REDIR_DECL
 (
va•rötf
)

79 
	$__LDBL_REDIR2_DECL
 (
a•rötf
)

80 
	$__LDBL_REDIR_DECL
 (
a•rötf
)

81 
	$__LDBL_REDIR_DECL
 (
ob°ack_¥ötf
)

82 
	$__LDBL_REDIR_DECL
 (
ob°ack_v¥ötf
)

85 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


86 
	$__LDBL_REDIR2_DECL
 (
•rötf_chk
)

87 
	$__LDBL_REDIR2_DECL
 (
v•rötf_chk
)

88 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


89 
	$__LDBL_REDIR2_DECL
 (
¢¥ötf_chk
)

90 
	$__LDBL_REDIR2_DECL
 (
v¢¥ötf_chk
)

92 #i‡
__USE_FORTIFY_LEVEL
 > 1

93 
	$__LDBL_REDIR2_DECL
 (
Ârötf_chk
)

94 
	$__LDBL_REDIR2_DECL
 (
¥ötf_chk
)

95 
	$__LDBL_REDIR2_DECL
 (
vÂrötf_chk
)

96 
	$__LDBL_REDIR2_DECL
 (
v¥ötf_chk
)

97 #ifde‡
__USE_XOPEN2K8


98 
	$__LDBL_REDIR2_DECL
 (
d¥ötf_chk
)

99 
	$__LDBL_REDIR2_DECL
 (
vd¥ötf_chk
)

101 #ifde‡
__USE_GNU


102 
	$__LDBL_REDIR2_DECL
 (
a•rötf_chk
)

103 
	$__LDBL_REDIR2_DECL
 (
va•rötf_chk
)

104 
	$__LDBL_REDIR2_DECL
 (
ob°ack_¥ötf_chk
)

105 
	$__LDBL_REDIR2_DECL
 (
ob°ack_v¥ötf_chk
)

	@/usr/include/bits/stdio.h

19 #i‚de‡
_BITS_STDIO_H


20 
	#_BITS_STDIO_H
 1

	)

22 #i‚de‡
_STDIO_H


26 #i‚de‡
__exã∫_ölöe


27 
	#__STDIO_INLINE
 
ölöe


	)

29 
	#__STDIO_INLINE
 
__exã∫_ölöe


	)

33 #ifde‡
__USE_EXTERN_INLINES


36 #i‡!(
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄
)

38 
__STDIO_INLINE
 

39 
	$v¥ötf
 (c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__¨g
)

41  
	`vÂrötf
 (
°dout
, 
__fmt
, 
__¨g
);

42 
	}
}

46 
__STDIO_INLINE
 

47 
	$gëch¨
 ()

49  
	`gëc
 (
°dö
);

50 
	}
}

53 #ifde‡
__USE_MISC


55 
__STDIO_INLINE
 

56 
	$fgëc_u∆ocked
 (
FILE
 *
__Â
)

58  
	`__gëc_u∆ocked_body
 (
__Â
);

59 
	}
}

63 #ifde‡
__USE_POSIX199506


65 
__STDIO_INLINE
 

66 
	$gëc_u∆ocked
 (
FILE
 *
__Â
)

68  
	`__gëc_u∆ocked_body
 (
__Â
);

69 
	}
}

72 
__STDIO_INLINE
 

73 
	$gëch¨_u∆ocked
 ()

75  
	`__gëc_u∆ocked_body
 (
°dö
);

76 
	}
}

81 
__STDIO_INLINE
 

82 
	$putch¨
 (
__c
)

84  
	`putc
 (
__c
, 
°dout
);

85 
	}
}

88 #ifde‡
__USE_MISC


90 
__STDIO_INLINE
 

91 
	$Âutc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
)

93  
	`__putc_u∆ocked_body
 (
__c
, 
__°ªam
);

94 
	}
}

98 #ifde‡
__USE_POSIX199506


100 
__STDIO_INLINE
 

101 
	$putc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
)

103  
	`__putc_u∆ocked_body
 (
__c
, 
__°ªam
);

104 
	}
}

107 
__STDIO_INLINE
 

108 
	$putch¨_u∆ocked
 (
__c
)

110  
	`__putc_u∆ocked_body
 (
__c
, 
°dout
);

111 
	}
}

115 #ifdef 
__USE_GNU


117 
__STDIO_INLINE
 
__ssize_t


118 
	$gëlöe
 (**
__löïå
, 
size_t
 *
__n
, 
FILE
 *
__°ªam
)

120  
	`__gëdñim
 (
__löïå
, 
__n
, '\n', 
__°ªam
);

121 
	}
}

125 #ifde‡
__USE_MISC


127 
__STDIO_INLINE
 

128 
__NTH
 (
	$„of_u∆ocked
 (
FILE
 *
__°ªam
))

130  
	`__„of_u∆ocked_body
 (
__°ªam
);

131 
	}
}

134 
__STDIO_INLINE
 

135 
__NTH
 (
	$„º‹_u∆ocked
 (
FILE
 *
__°ªam
))

137  
	`__„º‹_u∆ocked_body
 (
__°ªam
);

138 
	}
}

144 #i‡
deföed
 
__USE_MISC
 && deföed 
__GNUC__
 && deföed 
__OPTIMIZE__
 \

145 && !
deföed
 
	g__˝lu•lus


147 
	#‰ód_u∆ocked
(
±r
, 
size
, 
n
, 
°ªam
) \

148 (
	`__exãnsi⁄__
 ((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& __buûtö_c⁄°™t_∞(
n
) \

149 && (
size_t
Ë(
size
Ë* (size_tË(
n
) <= 8 \

150 && (
size_t
Ë(
size
) != 0) \

151 ? ({ *
__±r
 = (*Ë(
±r
); \

152 
FILE
 *
__°ªam
 = (
°ªam
); \

153 
size_t
 
__˙t
; \

154 
__˙t
 = (
size_t
Ë(
size
Ë* (size_tË(
n
); \

155 
__˙t
 > 0; --__cnt) \

157 
__c
 = 
	`gëc_u∆ocked
 (
__°ªam
); \

158 i‡(
__c
 =
EOF
) \

160 *
__±r
++ = 
__c
; \

162 ((
size_t
Ë(
size
Ë* (size_tË(
n
Ë- 
__˙t
) \

163 / (
size_t
Ë(
size
); }) \

164 : (((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& (
size_t
) (size) == 0) \

165 || (
	`__buûtö_c⁄°™t_p
 (
n
Ë&& (
size_t
) (n) == 0)) \

167 ? ((Ë(
±r
), (Ë(
°ªam
), (Ë(
size
), \

168 (Ë(
n
), (
size_t
) 0) \

169 : 
	`‰ód_u∆ocked
 (
±r
, 
size
, 
n
, 
°ªam
))))

	)

171 
	#fwrôe_u∆ocked
(
±r
, 
size
, 
n
, 
°ªam
) \

172 (
	`__exãnsi⁄__
 ((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& __buûtö_c⁄°™t_∞(
n
) \

173 && (
size_t
Ë(
size
Ë* (size_tË(
n
) <= 8 \

174 && (
size_t
Ë(
size
) != 0) \

175 ? ({ c⁄° *
__±r
 = (c⁄° *Ë(
±r
); \

176 
FILE
 *
__°ªam
 = (
°ªam
); \

177 
size_t
 
__˙t
; \

178 
__˙t
 = (
size_t
Ë(
size
Ë* (size_tË(
n
); \

179 
__˙t
 > 0; --__cnt) \

180 i‡(
	`putc_u∆ocked
 (*
__±r
++, 
__°ªam
Ë=
EOF
) \

182 ((
size_t
Ë(
size
Ë* (size_tË(
n
Ë- 
__˙t
) \

183 / (
size_t
Ë(
size
); }) \

184 : (((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& (
size_t
) (size) == 0) \

185 || (
	`__buûtö_c⁄°™t_p
 (
n
Ë&& (
size_t
) (n) == 0)) \

187 ? ((Ë(
±r
), (Ë(
°ªam
), (Ë(
size
), \

188 (Ë(
n
), (
size_t
) 0) \

189 : 
	`fwrôe_u∆ocked
 (
±r
, 
size
, 
n
, 
°ªam
))))

	)

193 #unde‡
__STDIO_INLINE


	@/usr/include/bits/stdio2.h

19 #i‚de‡
_BITS_STDIO2_H


20 
	#_BITS_STDIO2_H
 1

	)

22 #i‚de‡
_STDIO_H


26 
	$__•rötf_chk
 (*
__ª°ri˘
 
__s
, 
__Êag
, 
size_t
 
__¶í
,

27 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW


28 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3));

29 
	$__v•rötf_chk
 (*
__ª°ri˘
 
__s
, 
__Êag
, 
size_t
 
__¶í
,

30 c⁄° *
__ª°ri˘
 
__f‹m©
,

31 
__gnuc_va_li°
 
__≠
Ë
__THROW


32 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3));

34 #ifde‡
__va_¨g_∑ck


35 
__f‹tify_fun˘i⁄
 

36 
	`__NTH
 (
	$•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__fmt
, ...))

38  
	`__buûtö___•rötf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

39 
	`__glibc_objsize
 (
__s
), 
__fmt
,

40 
	`__va_¨g_∑ck
 ());

41 
	}
}

42 #ñi‡!
deföed
 
__˝lu•lus


43 
	#•rötf
(
°r
, ...) \

44 
	`__buûtö___•rötf_chk
 (
°r
, 
__USE_FORTIFY_LEVEL
 - 1, \

45 
	`__glibc_objsize
 (
°r
), 
__VA_ARGS__
)

	)

48 
__f‹tify_fun˘i⁄
 

49 
__NTH
 (
	$v•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__fmt
,

50 
__gnuc_va_li°
 
__≠
))

52  
	`__buûtö___v•rötf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

53 
	`__glibc_objsize
 (
__s
), 
__fmt
, 
__≠
);

54 
	}
}

56 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


58 
	$__¢¥ötf_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
, 
__Êag
,

59 
size_t
 
__¶í
, c⁄° *
__ª°ri˘
 
__f‹m©
,

60 ...Ë
__THROW


61 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 2));

62 
	$__v¢¥ötf_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
, 
__Êag
,

63 
size_t
 
__¶í
, c⁄° *
__ª°ri˘
 
__f‹m©
,

64 
__gnuc_va_li°
 
__≠
Ë
__THROW
;

66 #ifde‡
__va_¨g_∑ck


67 
__f‹tify_fun˘i⁄
 

68 
	`__NTH
 (
	$¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
,

69 c⁄° *
__ª°ri˘
 
__fmt
, ...))

71  
	`__buûtö___¢¥ötf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

72 
	`__glibc_objsize
 (
__s
), 
__fmt
,

73 
	`__va_¨g_∑ck
 ());

74 
	}
}

75 #ñi‡!
deföed
 
__˝lu•lus


76 
	#¢¥ötf
(
°r
, 
Àn
, ...) \

77 
	`__buûtö___¢¥ötf_chk
 (
°r
, 
Àn
, 
__USE_FORTIFY_LEVEL
 - 1, \

78 
	`__glibc_objsize
 (
°r
), 
__VA_ARGS__
)

	)

81 
__f‹tify_fun˘i⁄
 

82 
__NTH
 (
	$v¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
,

83 c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__≠
))

85  
	`__buûtö___v¢¥ötf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

86 
	`__glibc_objsize
 (
__s
), 
__fmt
, 
__≠
);

87 
	}
}

91 #i‡
__USE_FORTIFY_LEVEL
 > 1

93 
__Ârötf_chk
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
__Êag
,

94 c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

95 
__¥ötf_chk
 (
__Êag
, c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

96 
__vÂrötf_chk
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
__Êag
,

97 c⁄° *
__ª°ri˘
 
__f‹m©
, 
__gnuc_va_li°
 
__≠
);

98 
__v¥ötf_chk
 (
__Êag
, c⁄° *
__ª°ri˘
 
__f‹m©
,

99 
__gnuc_va_li°
 
__≠
);

101 #ifde‡
__va_¨g_∑ck


102 
__f‹tify_fun˘i⁄
 

103 
	$Ârötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, c⁄° *__ª°ri˘ 
__fmt
, ...)

105  
	`__Ârötf_chk
 (
__°ªam
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

106 
	`__va_¨g_∑ck
 ());

107 
	}
}

109 
__f‹tify_fun˘i⁄
 

110 
	$¥ötf
 (c⁄° *
__ª°ri˘
 
__fmt
, ...)

112  
	`__¥ötf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
	`__va_¨g_∑ck
 ());

113 
	}
}

114 #ñi‡!
deföed
 
__˝lu•lus


115 
	#¥ötf
(...) \

116 
	`__¥ötf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

117 
	#Ârötf
(
°ªam
, ...) \

118 
	`__Ârötf_chk
 (
°ªam
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

121 
__f‹tify_fun˘i⁄
 

122 
	$v¥ötf
 (c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__≠
)

124 #ifde‡
__USE_EXTERN_INLINES


125  
	`__vÂrötf_chk
 (
°dout
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

127  
	`__v¥ötf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

129 
	}
}

131 
__f‹tify_fun˘i⁄
 

132 
	$vÂrötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

133 c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__≠
)

135  
	`__vÂrötf_chk
 (
__°ªam
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

136 
	}
}

138 #ifde‡
__USE_XOPEN2K8


139 
	$__d¥ötf_chk
 (
__fd
, 
__Êag
, c⁄° *
__ª°ri˘
 
__fmt
,

140 ...Ë
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

141 
	$__vd¥ötf_chk
 (
__fd
, 
__Êag
,

142 c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__¨g
)

143 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

145 #ifde‡
__va_¨g_∑ck


146 
__f‹tify_fun˘i⁄
 

147 
	$d¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, ...)

149  
	`__d¥ötf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

150 
	`__va_¨g_∑ck
 ());

151 
	}
}

152 #ñi‡!
deföed
 
__˝lu•lus


153 
	#d¥ötf
(
fd
, ...) \

154 
	`__d¥ötf_chk
 (
fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

157 
__f‹tify_fun˘i⁄
 

158 
	$vd¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__≠
)

160  
	`__vd¥ötf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

161 
	}
}

164 #ifde‡
__USE_GNU


166 
	$__a•rötf_chk
 (**
__ª°ri˘
 
__±r
, 
__Êag
,

167 c⁄° *
__ª°ri˘
 
__fmt
, ...)

168 
__THROW
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 3, 4))Ë
__wur
;

169 
	$__va•rötf_chk
 (**
__ª°ri˘
 
__±r
, 
__Êag
,

170 c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__¨g
)

171 
__THROW
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 3, 0))Ë
__wur
;

172 
	$__ob°ack_¥ötf_chk
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

173 
__Êag
, c⁄° *
__ª°ri˘
 
__f‹m©
,

175 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

176 
	$__ob°ack_v¥ötf_chk
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

177 
__Êag
,

178 c⁄° *
__ª°ri˘
 
__f‹m©
,

179 
__gnuc_va_li°
 
__¨gs
)

180 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

182 #ifde‡
__va_¨g_∑ck


183 
__f‹tify_fun˘i⁄
 

184 
	`__NTH
 (
	$a•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__fmt
, ...))

186  
	`__a•rötf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

187 
	`__va_¨g_∑ck
 ());

188 
	}
}

190 
__f‹tify_fun˘i⁄
 

191 
__NTH
 (
	$__a•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__fmt
,

194  
	`__a•rötf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

195 
	`__va_¨g_∑ck
 ());

196 
	}
}

198 
__f‹tify_fun˘i⁄
 

199 
__NTH
 (
	$ob°ack_¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

200 c⁄° *
__ª°ri˘
 
__fmt
, ...))

202  
	`__ob°ack_¥ötf_chk
 (
__ob°ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

203 
	`__va_¨g_∑ck
 ());

204 
	}
}

205 #ñi‡!
deföed
 
__˝lu•lus


206 
	#a•rötf
(
±r
, ...) \

207 
	`__a•rötf_chk
 (
±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

208 
	#__a•rötf
(
±r
, ...) \

209 
	`__a•rötf_chk
 (
±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

210 
	#ob°ack_¥ötf
(
ob°ack
, ...) \

211 
	`__ob°ack_¥ötf_chk
 (
ob°ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

214 
__f‹tify_fun˘i⁄
 

215 
__NTH
 (
	$va•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__fmt
,

216 
__gnuc_va_li°
 
__≠
))

218  
	`__va•rötf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

219 
	}
}

221 
__f‹tify_fun˘i⁄
 

222 
__NTH
 (
	$ob°ack_v¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

223 c⁄° *
__ª°ri˘
 
__fmt
, 
__gnuc_va_li°
 
__≠
))

225  
	`__ob°ack_v¥ötf_chk
 (
__ob°ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

226 
__≠
);

227 
	}
}

233 #i‡
__GLIBC_USE
 (
DEPRECATED_GETS
)

234 *
	$__gës_chk
 (*
__°r
, 
size_t
Ë
__wur
;

235 *
	`__REDIRECT
 (
__gës_w¨n
, (*
__°r
), 
gës
)

236 
__wur
 
	`__w¨«âr
 ("please use fgets or getline instead, gets can't "

239 
__f‹tify_fun˘i⁄
 
__wur
 *

240 
	$gës
 (*
__°r
)

242 i‡(
	`__glibc_objsize
 (
__°r
Ë!(
size_t
) -1)

243  
	`__gës_chk
 (
__°r
, 
	`__glibc_objsize
 (__str));

244  
	`__gës_w¨n
 (
__°r
);

245 
	}
}

248 *
	$__fgës_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
, 
__n
,

249 
FILE
 *
__ª°ri˘
 
__°ªam
)

250 
__wur
 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3));

251 *
	`__REDIRECT
 (
__fgës_Æüs
,

252 (*
__ª°ri˘
 
__s
, 
__n
,

253 
FILE
 *
__ª°ri˘
 
__°ªam
), 
fgës
)

254 
__wur
 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 2));

255 *
	`__REDIRECT
 (
__fgës_chk_w¨n
,

256 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
, 
__n
,

257 
FILE
 *
__ª°ri˘
 
__°ªam
), 
__fgës_chk
)

258 
__wur
 
	`__w¨«âr
 ("fgets called with bigger sizeÅhanÜength "

261 
__f‹tify_fun˘i⁄
 
__wur
 
	$__f‹tifõd_©å_ac˚ss
 (
__wrôe_⁄ly__
, 1, 2) *

262 
	$fgës
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

264 
size_t
 
sz
 = 
	`__glibc_objsize
 (
__s
);

265 i‡(
	`__glibc_ß„_‹_unknown_Àn
 (
__n
,  (), 
sz
))

266  
	`__fgës_Æüs
 (
__s
, 
__n
, 
__°ªam
);

267 i‡(
	`__glibc_unß„_Àn
 (
__n
,  (), 
sz
))

268  
	`__fgës_chk_w¨n
 (
__s
, 
sz
, 
__n
, 
__°ªam
);

269  
	`__fgës_chk
 (
__s
, 
sz
, 
__n
, 
__°ªam
);

270 
	}
}

272 
size_t
 
	$__‰ód_chk
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

273 
size_t
 
__size
, size_à
__n
,

274 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

275 
size_t
 
	`__REDIRECT
 (
__‰ód_Æüs
,

276 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

277 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
),

278 
‰ód
Ë
__wur
;

279 
size_t
 
	`__REDIRECT
 (
__‰ód_chk_w¨n
,

280 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

281 
size_t
 
__size
, size_à
__n
,

282 
FILE
 *
__ª°ri˘
 
__°ªam
),

283 
__‰ód_chk
)

284 
__wur
 
	`__w¨«âr
 ("fread called with bigger size *ÇmembÅhanÜength "

287 
__f‹tify_fun˘i⁄
 
__wur
 
size_t


288 
	$‰ód
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
, size_à
__n
,

289 
FILE
 *
__ª°ri˘
 
__°ªam
)

291 
size_t
 
sz
 = 
	`__glibc_objsize0
 (
__±r
);

292 i‡(
	`__glibc_ß„_‹_unknown_Àn
 (
__n
, 
__size
, 
sz
))

293  
	`__‰ód_Æüs
 (
__±r
, 
__size
, 
__n
, 
__°ªam
);

294 i‡(
	`__glibc_unß„_Àn
 (
__n
, 
__size
, 
sz
))

295  
	`__‰ód_chk_w¨n
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__°ªam
);

296  
	`__‰ód_chk
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__°ªam
);

297 
	}
}

299 #ifde‡
__USE_GNU


300 *
	$__fgës_u∆ocked_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
,

301 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
)

302 
__wur
 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3));

303 *
	`__REDIRECT
 (
__fgës_u∆ocked_Æüs
,

304 (*
__ª°ri˘
 
__s
, 
__n
,

305 
FILE
 *
__ª°ri˘
 
__°ªam
), 
fgës_u∆ocked
)

306 
__wur
 
	`__©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 2));

307 *
	`__REDIRECT
 (
__fgës_u∆ocked_chk_w¨n
,

308 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
, 
__n
,

309 
FILE
 *
__ª°ri˘
 
__°ªam
), 
__fgës_u∆ocked_chk
)

310 
__wur
 
	`__w¨«âr
 ("fgets_unlocked called with bigger sizeÅhanÜength "

313 
__f‹tify_fun˘i⁄
 
__wur
 
	$__f‹tifõd_©å_ac˚ss
 (
__wrôe_⁄ly__
, 1, 2) *

314 
	$fgës_u∆ocked
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

316 
size_t
 
sz
 = 
	`__glibc_objsize
 (
__s
);

317 i‡(
	`__glibc_ß„_‹_unknown_Àn
 (
__n
,  (), 
sz
))

318  
	`__fgës_u∆ocked_Æüs
 (
__s
, 
__n
, 
__°ªam
);

319 i‡(
	`__glibc_unß„_Àn
 (
__n
,  (), 
sz
))

320  
	`__fgës_u∆ocked_chk_w¨n
 (
__s
, 
sz
, 
__n
, 
__°ªam
);

321  
	`__fgës_u∆ocked_chk
 (
__s
, 
sz
, 
__n
, 
__°ªam
);

322 
	}
}

325 #ifde‡
__USE_MISC


326 #unde‡
‰ód_u∆ocked


327 
size_t
 
	$__‰ód_u∆ocked_chk
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

328 
size_t
 
__size
, size_à
__n
,

329 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

330 
size_t
 
	`__REDIRECT
 (
__‰ód_u∆ocked_Æüs
,

331 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

332 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
),

333 
‰ód_u∆ocked
Ë
__wur
;

334 
size_t
 
	`__REDIRECT
 (
__‰ód_u∆ocked_chk_w¨n
,

335 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

336 
size_t
 
__size
, size_à
__n
,

337 
FILE
 *
__ª°ri˘
 
__°ªam
),

338 
__‰ód_u∆ocked_chk
)

339 
__wur
 
	`__w¨«âr
 ("fread_unlocked called with bigger size *ÇmembÅhan "

342 
__f‹tify_fun˘i⁄
 
__wur
 
size_t


343 
	$‰ód_u∆ocked
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
, size_à
__n
,

344 
FILE
 *
__ª°ri˘
 
__°ªam
)

346 
size_t
 
sz
 = 
	`__glibc_objsize0
 (
__±r
);

347 i‡(
	`__glibc_ß„_‹_unknown_Àn
 (
__n
, 
__size
, 
sz
))

349 #ifde‡
__USE_EXTERN_INLINES


350 i‡(
	`__buûtö_c⁄°™t_p
 (
__size
)

351 && 
	`__buûtö_c⁄°™t_p
 (
__n
)

352 && (
__size
 | 
__n
Ë< (((
size_t
) 1) << (8 *  (size_t) / 2))

353 && 
__size
 * 
__n
 <= 8)

355 
size_t
 
__˙t
 = 
__size
 * 
__n
;

356 *
__˝å
 = (*Ë
__±r
;

357 i‡(
__˙t
 == 0)

360 ; 
__˙t
 > 0; --__cnt)

362 
__c
 = 
	`gëc_u∆ocked
 (
__°ªam
);

363 i‡(
__c
 =
EOF
)

365 *
__˝å
++ = 
__c
;

367  (
__˝å
 - (*Ë
__±r
Ë/ 
__size
;

370  
	`__‰ód_u∆ocked_Æüs
 (
__±r
, 
__size
, 
__n
, 
__°ªam
);

372 i‡(
	`__glibc_unß„_Àn
 (
__n
, 
__size
, 
sz
))

373  
	`__‰ód_u∆ocked_chk_w¨n
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__°ªam
);

374  
	`__‰ód_u∆ocked_chk
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__°ªam
);

376 
	}
}

	@/usr/include/bits/stdio_lim.h

18 #i‚de‡
_BITS_STDIO_LIM_H


19 
	#_BITS_STDIO_LIM_H
 1

	)

21 #i‚de‡
_STDIO_H


25 
	#L_tm≤am
 20

	)

26 
	#TMP_MAX
 238328

	)

27 
	#FILENAME_MAX
 4096

	)

29 #ifde‡
__USE_POSIX


30 
	#L_˘îmid
 9

	)

31 #i‡!
deföed
 
__USE_XOPEN2K
 || deföed 
__USE_GNU


32 
	#L_cu£rid
 9

	)

36 #unde‡
FOPEN_MAX


37 
	#FOPEN_MAX
 16

	)

	@/usr/include/bits/string_fortified.h

18 #i‚de‡
_BITS_STRING_FORTIFIED_H


19 
	#_BITS_STRING_FORTIFIED_H
 1

	)

21 #i‚de‡
_STRING_H


25 
__f‹tify_fun˘i⁄
 *

26 
__NTH
 (
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

27 
size_t
 
__Àn
))

29  
	`__buûtö___mem˝y_chk
 (
__de°
, 
__§c
, 
__Àn
,

30 
	`__glibc_objsize0
 (
__de°
));

31 
	}
}

33 
__f‹tify_fun˘i⁄
 *

34 
__NTH
 (
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__Àn
))

36  
	`__buûtö___memmove_chk
 (
__de°
, 
__§c
, 
__Àn
,

37 
	`__glibc_objsize0
 (
__de°
));

38 
	}
}

40 #ifde‡
__USE_GNU


41 
__f‹tify_fun˘i⁄
 *

42 
__NTH
 (
	$memp˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

43 
size_t
 
__Àn
))

45  
	`__buûtö___memp˝y_chk
 (
__de°
, 
__§c
, 
__Àn
,

46 
	`__glibc_objsize0
 (
__de°
));

47 
	}
}

56 
__f‹tify_fun˘i⁄
 *

57 
__NTH
 (
	$mem£t
 (*
__de°
, 
__ch
, 
size_t
 
__Àn
))

59  
	`__buûtö___mem£t_chk
 (
__de°
, 
__ch
, 
__Àn
,

60 
	`__glibc_objsize0
 (
__de°
));

61 
	}
}

63 #ifde‡
__USE_MISC


64 
	~<bôs/°rögs_f‹tifõd.h
>

66 
	$__ex∂icô_bzîo_chk
 (*
__de°
, 
size_t
 
__Àn
, size_à
__de°Àn
)

67 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
	`__f‹tifõd_©å_ac˚ss
 (
__wrôe_⁄ly__
, 1, 2);

69 
__f‹tify_fun˘i⁄
 

70 
	`__NTH
 (
	$ex∂icô_bzîo
 (*
__de°
, 
size_t
 
__Àn
))

72 
	`__ex∂icô_bzîo_chk
 (
__de°
, 
__Àn
, 
	`__glibc_objsize0
 (__dest));

73 
	}
}

76 
__f‹tify_fun˘i⁄
 *

77 
__NTH
 (
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
))

79  
	`__buûtö___°r˝y_chk
 (
__de°
, 
__§c
, 
	`__glibc_objsize
 (__dest));

80 
	}
}

82 #ifde‡
__USE_XOPEN2K8


83 
__f‹tify_fun˘i⁄
 *

84 
__NTH
 (
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
))

86  
	`__buûtö___°p˝y_chk
 (
__de°
, 
__§c
, 
	`__glibc_objsize
 (__dest));

87 
	}
}

91 
__f‹tify_fun˘i⁄
 *

92 
__NTH
 (
	$°∫˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

93 
size_t
 
__Àn
))

95  
	`__buûtö___°∫˝y_chk
 (
__de°
, 
__§c
, 
__Àn
,

96 
	`__glibc_objsize
 (
__de°
));

97 
	}
}

99 #ifde‡
__USE_XOPEN2K8


100 #i‡
__GNUC_PREREQ
 (4, 7Ë|| 
__glibc_˛™g_¥îeq
 (2, 6)

101 
__f‹tify_fun˘i⁄
 *

102 
__NTH
 (
	$°≤˝y
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
))

104  
	`__buûtö___°≤˝y_chk
 (
__de°
, 
__§c
, 
__n
,

105 
	`__glibc_objsize
 (
__de°
));

106 
	}
}

108 *
	$__°≤˝y_chk
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

109 
size_t
 
__de°Àn
Ë
__THROW


110 
	`__f‹tifõd_©å_ac˚ss
 ((
__wrôe_⁄ly__
, 1, 3))

111 
	`__©å_ac˚ss
 ((
__ªad_⁄ly__
, 2));

112 *
	`__REDIRECT_NTH
 (
__°≤˝y_Æüs
, (*
__de°
, c⁄° *
__§c
,

113 
size_t
 
__n
), 
°≤˝y
);

115 
__f‹tify_fun˘i⁄
 *

116 
	`__NTH
 (
	$°≤˝y
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
))

118 i‡(
	`__bos
 (
__de°
Ë!(
size_t
) -1

119 && (!
	`__buûtö_c⁄°™t_p
 (
__n
Ë|| __¿> 
	`__bos
 (
__de°
)))

120  
	`__°≤˝y_chk
 (
__de°
, 
__§c
, 
__n
, 
	`__bos
 (__dest));

121  
	`__°≤˝y_Æüs
 (
__de°
, 
__§c
, 
__n
);

122 
	}
}

127 
__f‹tify_fun˘i⁄
 *

128 
__NTH
 (
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
))

130  
	`__buûtö___°rˇt_chk
 (
__de°
, 
__§c
, 
	`__glibc_objsize
 (__dest));

131 
	}
}

134 
__f‹tify_fun˘i⁄
 *

135 
__NTH
 (
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

136 
size_t
 
__Àn
))

138  
	`__buûtö___°∫ˇt_chk
 (
__de°
, 
__§c
, 
__Àn
,

139 
	`__glibc_objsize
 (
__de°
));

140 
	}
}

	@/usr/include/bits/types.h

23 #i‚def 
_BITS_TYPES_H


24 
	#_BITS_TYPES_H
 1

	)

26 
	~<„©uªs.h
>

27 
	~<bôs/w‹dsize.h
>

28 
	~<bôs/timesize.h
>

31 
	t__u_ch¨
;

32 
	t__u_sh‹t
;

33 
	t__u_öt
;

34 
	t__u_l⁄g
;

37 sig√d 
	t__öt8_t
;

38 
	t__uöt8_t
;

39 sig√d 
	t__öt16_t
;

40 
	t__uöt16_t
;

41 sig√d 
	t__öt32_t
;

42 
	t__uöt32_t
;

43 #i‡
__WORDSIZE
 == 64

44 sig√d 
	t__öt64_t
;

45 
	t__uöt64_t
;

47 
__exãnsi⁄__
 sig√d 
	t__öt64_t
;

48 
__exãnsi⁄__
 
	t__uöt64_t
;

52 
__öt8_t
 
	t__öt_Àa°8_t
;

53 
__uöt8_t
 
	t__uöt_Àa°8_t
;

54 
__öt16_t
 
	t__öt_Àa°16_t
;

55 
__uöt16_t
 
	t__uöt_Àa°16_t
;

56 
__öt32_t
 
	t__öt_Àa°32_t
;

57 
__uöt32_t
 
	t__uöt_Àa°32_t
;

58 
__öt64_t
 
	t__öt_Àa°64_t
;

59 
__uöt64_t
 
	t__uöt_Àa°64_t
;

62 #i‡
__WORDSIZE
 == 64

63 
	t__quad_t
;

64 
	t__u_quad_t
;

66 
__exãnsi⁄__
 
	t__quad_t
;

67 
__exãnsi⁄__
 
	t__u_quad_t
;

71 #i‡
__WORDSIZE
 == 64

72 
	t__ötmax_t
;

73 
	t__uötmax_t
;

75 
__exãnsi⁄__
 
	t__ötmax_t
;

76 
__exãnsi⁄__
 
	t__uötmax_t
;

109 
	#__S16_TYPE
 

	)

110 
	#__U16_TYPE
 

	)

111 
	#__S32_TYPE
 

	)

112 
	#__U32_TYPE
 

	)

113 
	#__SLONGWORD_TYPE
 

	)

114 
	#__ULONGWORD_TYPE
 

	)

115 #i‡
__WORDSIZE
 == 32

116 
	#__SQUAD_TYPE
 
__öt64_t


	)

117 
	#__UQUAD_TYPE
 
__uöt64_t


	)

118 
	#__SWORD_TYPE
 

	)

119 
	#__UWORD_TYPE
 

	)

120 
	#__SLONG32_TYPE
 

	)

121 
	#__ULONG32_TYPE
 

	)

122 
	#__S64_TYPE
 
__öt64_t


	)

123 
	#__U64_TYPE
 
__uöt64_t


	)

126 
	#__STD_TYPE
 
__exãnsi⁄__
 

	)

127 #ñi‡
__WORDSIZE
 == 64

128 
	t__SQUAD_TYPE
 

	)

129 
	t__UQUAD_TYPE
 

	)

130 
	t__SWORD_TYPE
 

	)

131 
	t__UWORD_TYPE
 

	)

132 
	t__SLONG32_TYPE
 

	)

133 
	t__ULONG32_TYPE
 

	)

134 
	t__S64_TYPE
 

	)

135 
	t__U64_TYPE
 

	)

137 
	t__STD_TYPE
 

	)

141 
	~<bôs/ty≥sizes.h
>

142 
	~<bôs/time64.h
>

145 
__STD_TYPE
 
	t__DEV_T_TYPE
 
	t__dev_t
;

146 
__STD_TYPE
 
__UID_T_TYPE
 
	g__uid_t
;

147 
__STD_TYPE
 
__GID_T_TYPE
 
	g__gid_t
;

148 
__STD_TYPE
 
__INO_T_TYPE
 
	g__öo_t
;

149 
__STD_TYPE
 
__INO64_T_TYPE
 
	g__öo64_t
;

150 
__STD_TYPE
 
__MODE_T_TYPE
 
	g__mode_t
;

151 
__STD_TYPE
 
__NLINK_T_TYPE
 
	g__∆ök_t
;

152 
__STD_TYPE
 
__OFF_T_TYPE
 
	g__off_t
;

153 
__STD_TYPE
 
__OFF64_T_TYPE
 
	g__off64_t
;

154 
__STD_TYPE
 
__PID_T_TYPE
 
	g__pid_t
;

155 
__STD_TYPE
 
__FSID_T_TYPE
 
	g__fsid_t
;

156 
__STD_TYPE
 
__CLOCK_T_TYPE
 
	g__˛ock_t
;

157 
__STD_TYPE
 
__RLIM_T_TYPE
 
	g__æim_t
;

158 
__STD_TYPE
 
__RLIM64_T_TYPE
 
	g__æim64_t
;

159 
__STD_TYPE
 
__ID_T_TYPE
 
	g__id_t
;

160 
__STD_TYPE
 
__TIME_T_TYPE
 
	g__time_t
;

161 
__STD_TYPE
 
__USECONDS_T_TYPE
 
	g__u£c⁄ds_t
;

162 
__STD_TYPE
 
__SUSECONDS_T_TYPE
 
	g__su£c⁄ds_t
;

163 
__STD_TYPE
 
__SUSECONDS64_T_TYPE
 
	g__su£c⁄ds64_t
;

165 
__STD_TYPE
 
__DADDR_T_TYPE
 
	g__daddr_t
;

166 
__STD_TYPE
 
__KEY_T_TYPE
 
	g__key_t
;

169 
__STD_TYPE
 
__CLOCKID_T_TYPE
 
	g__˛ockid_t
;

172 
__STD_TYPE
 
__TIMER_T_TYPE
 
	g__timî_t
;

175 
__STD_TYPE
 
__BLKSIZE_T_TYPE
 
	g__blksize_t
;

180 
__STD_TYPE
 
__BLKCNT_T_TYPE
 
	g__blk˙t_t
;

181 
__STD_TYPE
 
__BLKCNT64_T_TYPE
 
	g__blk˙t64_t
;

184 
__STD_TYPE
 
__FSBLKCNT_T_TYPE
 
	g__fsblk˙t_t
;

185 
__STD_TYPE
 
__FSBLKCNT64_T_TYPE
 
	g__fsblk˙t64_t
;

188 
__STD_TYPE
 
__FSFILCNT_T_TYPE
 
	g__fsfû˙t_t
;

189 
__STD_TYPE
 
__FSFILCNT64_T_TYPE
 
	g__fsfû˙t64_t
;

192 
__STD_TYPE
 
__FSWORD_T_TYPE
 
	g__fsw‹d_t
;

194 
__STD_TYPE
 
__SSIZE_T_TYPE
 
	g__ssize_t
;

197 
__STD_TYPE
 
__SYSCALL_SLONG_TYPE
 
	g__sysˇŒ_¶⁄g_t
;

199 
__STD_TYPE
 
__SYSCALL_ULONG_TYPE
 
	g__sysˇŒ_ul⁄g_t
;

203 
__off64_t
 
	t__loff_t
;

204 *
	t__ˇddr_t
;

207 
__STD_TYPE
 
__SWORD_TYPE
 
	g__öçå_t
;

210 
__STD_TYPE
 
__U32_TYPE
 
	g__sockÀn_t
;

215 
	t__sig_©omic_t
;

220 #i‡
__TIMESIZE
 =64 && 
deföed
 
__LIBC


221 
	#__time64_t
 
__time_t


	)

222 #ñi‡
__TIMESIZE
 != 64

223 
__STD_TYPE
 
__TIME64_T_TYPE
 
	g__time64_t
;

226 #unde‡
__STD_TYPE


	@/usr/include/bits/types/FILE.h

1 #i‚de‡
__FILE_deföed


2 
	#__FILE_deföed
 1

	)

4 
	g_IO_FILE
;

7 
_IO_FILE
 
	tFILE
;

	@/usr/include/bits/types/__FILE.h

1 #i‚de‡
____FILE_deföed


2 
	#____FILE_deföed
 1

	)

4 
	g_IO_FILE
;

5 
_IO_FILE
 
	t__FILE
;

	@/usr/include/bits/types/__fpos64_t.h

1 #i‚de‡
_____Âos64_t_deföed


2 
	#_____Âos64_t_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

5 
	~<bôs/ty≥s/__mb°©e_t.h
>

10 
	s_G_Âos64_t


12 
__off64_t
 
	m__pos
;

13 
__mb°©e_t
 
	m__°©e
;

14 } 
	t__Âos64_t
;

	@/usr/include/bits/types/__fpos_t.h

1 #i‚de‡
_____Âos_t_deföed


2 
	#_____Âos_t_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

5 
	~<bôs/ty≥s/__mb°©e_t.h
>

10 
	s_G_Âos_t


12 
__off_t
 
	m__pos
;

13 
__mb°©e_t
 
	m__°©e
;

14 } 
	t__Âos_t
;

	@/usr/include/bits/types/cookie_io_functions_t.h

18 #i‚de‡
__cookõ_io_fun˘i⁄s_t_deföed


19 
	#__cookõ_io_fun˘i⁄s_t_deföed
 1

	)

21 
	~<bôs/ty≥s.h
>

27 
__ssize_t
 
	tcookõ_ªad_fun˘i⁄_t
 (*
	t__cookõ
, *
	t__buf
,

28 
	tsize_t
 
	t__nbyãs
);

36 
__ssize_t
 
	tcookõ_wrôe_fun˘i⁄_t
 (*
	t__cookõ
, c⁄° *
	t__buf
,

37 
	tsize_t
 
	t__nbyãs
);

45 
	tcookõ_£ek_fun˘i⁄_t
 (*
	t__cookõ
, 
	t__off64_t
 *
	t__pos
, 
	t__w
);

48 
	tcookõ_˛o£_fun˘i⁄_t
 (*
	t__cookõ
);

55 
	s_IO_cookõ_io_fun˘i⁄s_t


57 
cookõ_ªad_fun˘i⁄_t
 *
	mªad
;

58 
cookõ_wrôe_fun˘i⁄_t
 *
	mwrôe
;

59 
cookõ_£ek_fun˘i⁄_t
 *
	m£ek
;

60 
cookõ_˛o£_fun˘i⁄_t
 *
	m˛o£
;

61 } 
	tcookõ_io_fun˘i⁄s_t
;

	@/usr/include/bits/types/locale_t.h

19 #i‚de‡
_BITS_TYPES_LOCALE_T_H


20 
	#_BITS_TYPES_LOCALE_T_H
 1

	)

22 
	~<bôs/ty≥s/__loˇÀ_t.h
>

24 
__loˇÀ_t
 
	tloˇÀ_t
;

	@/usr/include/bits/types/struct_FILE.h

18 #i‚de‡
__°ru˘_FILE_deföed


19 
	#__°ru˘_FILE_deföed
 1

	)

25 #i‡
deföed
 
_IO_USE_OLD_IO_FILE
 && !deföed 
_LIBC


29 #i‡
deföed
 
_IO_lock_t_deföed
 && !deföed 
_LIBC


33 
	~<bôs/ty≥s.h
>

35 
	g_IO_FILE
;

36 
	g_IO_m¨kî
;

37 
	g_IO_codecvt
;

38 
	g_IO_wide_d©a
;

42 #i‚de‡
_IO_lock_t_deföed


43 
	t_IO_lock_t
;

49 
	s_IO_FILE


51 
	m_Êags
;

54 *
	m_IO_ªad_±r
;

55 *
	m_IO_ªad_íd
;

56 *
	m_IO_ªad_ba£
;

57 *
	m_IO_wrôe_ba£
;

58 *
	m_IO_wrôe_±r
;

59 *
	m_IO_wrôe_íd
;

60 *
	m_IO_buf_ba£
;

61 *
	m_IO_buf_íd
;

64 *
	m_IO_ßve_ba£
;

65 *
	m_IO_backup_ba£
;

66 *
	m_IO_ßve_íd
;

68 
_IO_m¨kî
 *
	m_m¨kîs
;

70 
_IO_FILE
 *
	m_chaö
;

72 
	m_fûío
;

73 
	m_Êags2
;

74 
__off_t
 
	m_ﬁd_off£t
;

77 
	m_cur_cﬁumn
;

78 sig√d 
	m_vèbÀ_off£t
;

79 
	m_sh‹tbuf
[1];

81 
_IO_lock_t
 *
	m_lock
;

82 #ifde‡
_IO_USE_OLD_IO_FILE


85 
	s_IO_FILE_com∂ëe


87 
_IO_FILE
 
	m_fûe
;

89 
__off64_t
 
	m_off£t
;

91 
_IO_codecvt
 *
	m_codecvt
;

92 
_IO_wide_d©a
 *
	m_wide_d©a
;

93 
_IO_FILE
 *
	m_‰ìªs_li°
;

94 *
	m_‰ìªs_buf
;

95 
size_t
 
	m__∑d5
;

96 
	m_mode
;

98 
	m_unu£d2
[15 *  (Ë- 4 *  (*Ë-  (
size_t
)];

102 
	#__gëc_u∆ocked_body
(
_Â
) \

103 (
	`__glibc_u∆ikñy
 ((
_Â
)->
_IO_ªad_±r
 >(_Â)->
_IO_ªad_íd
) \

104 ? 
	`__uÊow
 (
_Â
Ë: *(*Ë(_Â)->
_IO_ªad_±r
++)

	)

106 
	#__putc_u∆ocked_body
(
_ch
, 
_Â
) \

107 (
	`__glibc_u∆ikñy
 ((
_Â
)->
_IO_wrôe_±r
 >(_Â)->
_IO_wrôe_íd
) \

108 ? 
	`__ovîÊow
 (
_Â
, (Ë(
_ch
)) \

109 : (Ë(*(
_Â
)->
_IO_wrôe_±r
++ = (
_ch
)))

	)

111 
	#_IO_EOF_SEEN
 0x0010

	)

112 
	#__„of_u∆ocked_body
(
_Â
Ë(((_Â)->
_Êags
 & 
_IO_EOF_SEEN
Ë!0)

	)

114 
	#_IO_ERR_SEEN
 0x0020

	)

115 
	#__„º‹_u∆ocked_body
(
_Â
Ë(((_Â)->
_Êags
 & 
_IO_ERR_SEEN
Ë!0)

	)

117 
	#_IO_USER_LOCK
 0x8000

	)

	@/usr/include/bits/wchar.h

19 #i‚de‡
_BITS_WCHAR_H


20 
	#_BITS_WCHAR_H
 1

	)

33 #ifde‡
__WCHAR_MAX__


34 
	#__WCHAR_MAX
 
__WCHAR_MAX__


	)

35 #ñi‡
L
'\0' - 1 > 0

36 
	#__WCHAR_MAX
 (0xffffffffu + 
L
'\0')

	)

38 
	#__WCHAR_MAX
 (0x7ffffff‡+ 
L
'\0')

	)

41 #ifde‡
__WCHAR_MIN__


42 
	#__WCHAR_MIN
 
__WCHAR_MIN__


	)

43 #ñi‡
L
'\0' - 1 > 0

44 
	#__WCHAR_MIN
 (
L
'\0' + 0)

	)

46 
	#__WCHAR_MIN
 (-
__WCHAR_MAX
 - 1)

	)

	@/usr/include/bits/wordsize.h

3 #i‡
deföed
 
__x86_64__
 && !deföed 
__ILP32__


4 
	#__WORDSIZE
 64

	)

6 
	#__WORDSIZE
 32

	)

7 
	#__WORDSIZE32_SIZE_ULONG
 0

	)

8 
	#__WORDSIZE32_PTRDIFF_LONG
 0

	)

11 #ifde‡
__x86_64__


12 
	#__WORDSIZE_TIME64_COMPAT32
 1

	)

14 
	#__SYSCALL_WORDSIZE
 64

	)

16 
	#__WORDSIZE_TIME64_COMPAT32
 0

	)

	@/usr/include/features.h

18 #i‚def 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

126 #unde‡
__USE_ISOC11


127 #unde‡
__USE_ISOC99


128 #unde‡
__USE_ISOC95


129 #unde‡
__USE_ISOCXX11


130 #unde‡
__USE_POSIX


131 #unde‡
__USE_POSIX2


132 #unde‡
__USE_POSIX199309


133 #unde‡
__USE_POSIX199506


134 #unde‡
__USE_XOPEN


135 #unde‡
__USE_XOPEN_EXTENDED


136 #unde‡
__USE_UNIX98


137 #unde‡
__USE_XOPEN2K


138 #unde‡
__USE_XOPEN2KXSI


139 #unde‡
__USE_XOPEN2K8


140 #unde‡
__USE_XOPEN2K8XSI


141 #unde‡
__USE_LARGEFILE


142 #unde‡
__USE_LARGEFILE64


143 #unde‡
__USE_FILE_OFFSET64


144 #unde‡
__USE_MISC


145 #unde‡
__USE_ATFILE


146 #unde‡
__USE_DYNAMIC_STACK_SIZE


147 #unde‡
__USE_GNU


148 #unde‡
__USE_FORTIFY_LEVEL


149 #unde‡
__KERNEL_STRICT_NAMES


150 #unde‡
__GLIBC_USE_ISOC2X


151 #unde‡
__GLIBC_USE_DEPRECATED_GETS


152 #unde‡
__GLIBC_USE_DEPRECATED_SCANF


156 #i‚de‡
_LOOSE_KERNEL_NAMES


157 
	#__KERNEL_STRICT_NAMES


	)

167 #i‡
deföed
 
__GNUC__
 && deföed 
__GNUC_MINOR__


168 
	#__GNUC_PREREQ
(
maj
, 
mö
) \

169 ((
__GNUC__
 << 16Ë+ 
__GNUC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

171 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë0

	)

178 #i‡
deföed
 
__˛™g_maj‹__
 && deföed 
__˛™g_mö‹__


179 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
) \

180 ((
__˛™g_maj‹__
 << 16Ë+ 
__˛™g_mö‹__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

182 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
Ë0

	)

186 
	#__GLIBC_USE
(
F
Ë
__GLIBC_USE_
 ## 
	)
F

192 #i‡(
deföed
 
_BSD_SOURCE
 || deföed 
_SVID_SOURCE
) \

193 && !
deföed
 
	g_DEFAULT_SOURCE


195 #unde‡
_DEFAULT_SOURCE


196 
	#_DEFAULT_SOURCE
 1

	)

200 #ifde‡
_GNU_SOURCE


201 #unde‡
_ISOC95_SOURCE


202 
	#_ISOC95_SOURCE
 1

	)

203 #unde‡
_ISOC99_SOURCE


204 
	#_ISOC99_SOURCE
 1

	)

205 #unde‡
_ISOC11_SOURCE


206 
	#_ISOC11_SOURCE
 1

	)

207 #unde‡
_ISOC2X_SOURCE


208 
	#_ISOC2X_SOURCE
 1

	)

209 #unde‡
_POSIX_SOURCE


210 
	#_POSIX_SOURCE
 1

	)

211 #unde‡
_POSIX_C_SOURCE


212 
	#_POSIX_C_SOURCE
 200809L

	)

213 #unde‡
_XOPEN_SOURCE


214 
	#_XOPEN_SOURCE
 700

	)

215 #unde‡
_XOPEN_SOURCE_EXTENDED


216 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

217 #unde‡
_LARGEFILE64_SOURCE


218 
	#_LARGEFILE64_SOURCE
 1

	)

219 #unde‡
_DEFAULT_SOURCE


220 
	#_DEFAULT_SOURCE
 1

	)

221 #unde‡
_ATFILE_SOURCE


222 
	#_ATFILE_SOURCE
 1

	)

223 #unde‡
_DYNAMIC_STACK_SIZE_SOURCE


224 
	#_DYNAMIC_STACK_SIZE_SOURCE
 1

	)

229 #i‡(
deföed
 
_DEFAULT_SOURCE
 \

230 || (!
deföed
 
	g__STRICT_ANSI__
 \

231 && !
deföed
 
	g_ISOC99_SOURCE
 && !deföed 
	g_ISOC11_SOURCE
 \

232 && !
deföed
 
	g_ISOC2X_SOURCE
 \

233 && !
deföed
 
	g_POSIX_SOURCE
 && !deföed 
	g_POSIX_C_SOURCE
 \

234 && !
deföed
 
	g_XOPEN_SOURCE
))

235 #unde‡
_DEFAULT_SOURCE


236 
	#_DEFAULT_SOURCE
 1

	)

240 #i‡(
deföed
 
_ISOC2X_SOURCE
 \

241 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ > 201710L))

242 
	#__GLIBC_USE_ISOC2X
 1

	)

244 
	#__GLIBC_USE_ISOC2X
 0

	)

248 #i‡(
deföed
 
_ISOC11_SOURCE
 || deföed 
_ISOC2X_SOURCE
 \

249 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

250 
	#__USE_ISOC11
 1

	)

254 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

255 || 
deföed
 
_ISOC2X_SOURCE
 \

256 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

257 
	#__USE_ISOC99
 1

	)

261 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

262 || 
deföed
 
_ISOC2X_SOURCE
 \

263 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

264 
	#__USE_ISOC95
 1

	)

267 #ifde‡
__˝lu•lus


269 #i‡
__˝lu•lus
 >= 201703L

270 
	#__USE_ISOC11
 1

	)

274 #i‡
__˝lu•lus
 >201103L || 
deföed
 
__GXX_EXPERIMENTAL_CXX0X__


275 
	#__USE_ISOCXX11
 1

	)

276 
	#__USE_ISOC99
 1

	)

283 #ifde‡
_DEFAULT_SOURCE


284 #i‡!
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE


285 
	#__USE_POSIX_IMPLICITLY
 1

	)

287 #unde‡
_POSIX_SOURCE


288 
	#_POSIX_SOURCE
 1

	)

289 #unde‡
_POSIX_C_SOURCE


290 
	#_POSIX_C_SOURCE
 200809L

	)

293 #i‡((!
deföed
 
__STRICT_ANSI__
 \

294 || (
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

295 && !
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE
)

296 
	#_POSIX_SOURCE
 1

	)

297 #i‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

298 
	#_POSIX_C_SOURCE
 2

	)

299 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

300 
	#_POSIX_C_SOURCE
 199506L

	)

301 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

302 
	#_POSIX_C_SOURCE
 200112L

	)

304 
	#_POSIX_C_SOURCE
 200809L

	)

306 
	#__USE_POSIX_IMPLICITLY
 1

	)

315 #i‡((!
deföed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

316 && (
deföed
 
_REENTRANT
 || deföed 
_THREAD_SAFE
))

317 
	#_POSIX_SOURCE
 1

	)

318 #unde‡
_POSIX_C_SOURCE


319 
	#_POSIX_C_SOURCE
 199506L

	)

322 #i‡(
deföed
 
_POSIX_SOURCE
 \

323 || (
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

324 || 
deföed
 
_XOPEN_SOURCE
)

325 
	#__USE_POSIX
 1

	)

328 #i‡
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || deföed 
_XOPEN_SOURCE


329 
	#__USE_POSIX2
 1

	)

332 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

333 
	#__USE_POSIX199309
 1

	)

336 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

337 
	#__USE_POSIX199506
 1

	)

340 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

341 
	#__USE_XOPEN2K
 1

	)

342 #unde‡
__USE_ISOC95


343 
	#__USE_ISOC95
 1

	)

344 #unde‡
__USE_ISOC99


345 
	#__USE_ISOC99
 1

	)

348 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

349 
	#__USE_XOPEN2K8
 1

	)

350 #unde‡
_ATFILE_SOURCE


351 
	#_ATFILE_SOURCE
 1

	)

354 #ifdef 
_XOPEN_SOURCE


355 
	#__USE_XOPEN
 1

	)

356 #i‡(
_XOPEN_SOURCE
 - 0) >= 500

357 
	#__USE_XOPEN_EXTENDED
 1

	)

358 
	#__USE_UNIX98
 1

	)

359 #unde‡
_LARGEFILE_SOURCE


360 
	#_LARGEFILE_SOURCE
 1

	)

361 #i‡(
_XOPEN_SOURCE
 - 0) >= 600

362 #i‡(
_XOPEN_SOURCE
 - 0) >= 700

363 
	#__USE_XOPEN2K8
 1

	)

364 
	#__USE_XOPEN2K8XSI
 1

	)

366 
	#__USE_XOPEN2K
 1

	)

367 
	#__USE_XOPEN2KXSI
 1

	)

368 #unde‡
__USE_ISOC95


369 
	#__USE_ISOC95
 1

	)

370 #unde‡
__USE_ISOC99


371 
	#__USE_ISOC99
 1

	)

374 #ifde‡
_XOPEN_SOURCE_EXTENDED


375 
	#__USE_XOPEN_EXTENDED
 1

	)

380 #ifde‡
_LARGEFILE_SOURCE


381 
	#__USE_LARGEFILE
 1

	)

384 #ifde‡
_LARGEFILE64_SOURCE


385 
	#__USE_LARGEFILE64
 1

	)

388 #i‡
deföed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

389 
	#__USE_FILE_OFFSET64
 1

	)

392 
	~<„©uªs-time64.h
>

394 #i‡
deföed
 
_DEFAULT_SOURCE


395 
	#__USE_MISC
 1

	)

398 #ifdef 
_ATFILE_SOURCE


399 
	#__USE_ATFILE
 1

	)

402 #ifdef 
_DYNAMIC_STACK_SIZE_SOURCE


403 
	#__USE_DYNAMIC_STACK_SIZE
 1

	)

406 #ifdef 
_GNU_SOURCE


407 
	#__USE_GNU
 1

	)

410 #i‡
deföed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0

411 #i‡!
deföed
 
__OPTIMIZE__
 || __OPTIMIZE__ <= 0

412 #ñi‡!
__GNUC_PREREQ
 (4, 1)

413 #ñi‡
_FORTIFY_SOURCE
 > 2 && (
__glibc_˛™g_¥îeq
 (9, 0) \

414 || 
	$__GNUC_PREREQ
 (12, 0))

416 #i‡
_FORTIFY_SOURCE
 > 3

418 
	#__USE_FORTIFY_LEVEL
 3

	)

419 #ñi‡
_FORTIFY_SOURCE
 > 1

420 #i‡
_FORTIFY_SOURCE
 > 2

422 
	#__USE_FORTIFY_LEVEL
 2

	)

424 
	#__USE_FORTIFY_LEVEL
 1

	)

427 #i‚de‡
__USE_FORTIFY_LEVEL


428 
	#__USE_FORTIFY_LEVEL
 0

	)

435 #i‡
deföed
 
__˝lu•lus
 ? __˝lu•lu†>201402L : deföed 
__USE_ISOC11


436 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

438 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

453 #i‡(
deföed
 
__USE_GNU
 \

454 && (
deföed
 
__˝lu•lus
 \

455 ? (
__˝lu•lus
 < 201103L && !
deföed
 
__GXX_EXPERIMENTAL_CXX0X__
) \

456 : (!
deföed
 
__STDC_VERSION__
 || __STDC_VERSION__ < 199901L)))

457 
	#__GLIBC_USE_DEPRECATED_SCANF
 1

	)

459 
	#__GLIBC_USE_DEPRECATED_SCANF
 0

	)

464 
	~<°dc-¥edef.h
>

472 #unde‡
__GNU_LIBRARY__


473 
	#__GNU_LIBRARY__
 6

	)

477 
	#__GLIBC__
 2

	)

478 
	#__GLIBC_MINOR__
 35

	)

480 
	#__GLIBC_PREREQ
(
maj
, 
mö
) \

481 ((
__GLIBC__
 << 16Ë+ 
__GLIBC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

484 #i‚de‡
__ASSEMBLER__


485 #i‚de‡
_SYS_CDEFS_H


486 
	~<sys/cdefs.h
>

491 #i‡
deföed
 
__USE_FILE_OFFSET64
 && !deföed 
__REDIRECT


492 
	#__USE_LARGEFILE
 1

	)

493 
	#__USE_LARGEFILE64
 1

	)

499 #i‡
	`__GNUC_PREREQ
 (2, 7Ë&& 
deföed
 
__OPTIMIZE__
 \

500 && !
deföed
 
__OPTIMIZE_SIZE__
 && !deföed 
__NO_INLINE__
 \

501 && 
deföed
 
__exã∫_ölöe


502 
	#__USE_EXTERN_INLINES
 1

	)

510 
	~<gnu/°ubs.h
>

	@/usr/include/strings.h

18 #i‚def 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<„©uªs.h
>

22 
	#__√ed_size_t


	)

23 
	~<°ddef.h
>

26 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


34 
	$bcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

38 
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__n
)

39 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

42 
	$bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

45 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`ödex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

50 c⁄° *
	`ödex
 (c⁄° *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

53 #i‡
deföed
 
__OPTIMIZE__


54 
__exã∫_Æways_ölöe
 *

55 
	`ödex
 (*
__s
, 
__c
Ë
__THROW


57  
	`__buûtö_ödex
 (
__s
, 
__c
);

60 
__exã∫_Æways_ölöe
 const *

61 
	`ödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


63  
	`__buûtö_ödex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$ödex
 (c⁄° *
__s
, 
__c
)

69 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

73 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`rödex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

78 c⁄° *
	`rödex
 (c⁄° *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

81 #i‡
deföed
 
__OPTIMIZE__


82 
__exã∫_Æways_ölöe
 *

83 
	`rödex
 (*
__s
, 
__c
Ë
__THROW


85  
	`__buûtö_rödex
 (
__s
, 
__c
);

88 
__exã∫_Æways_ölöe
 const *

89 
	`rödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


91  
	`__buûtö_rödex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$rödex
 (c⁄° *
__s
, 
__c
)

97 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

101 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8
 || deföed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i
Ë
__THROW
 
__©åibuã_c⁄°__
;

109 #ifdef 
__USE_MISC


110 
	$ff¶
 (
__l
Ë
__THROW
 
__©åibuã_c⁄°__
;

111 
__exãnsi⁄__
 
	$ff¶l
 (
__Œ
)

112 
__THROW
 
__©åibuã_c⁄°__
;

116 
	$°rˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

117 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

120 
	$°∫ˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<bôs/ty≥s/loˇÀ_t.h
>

128 
	$°rˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__loc
)

129 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

133 
	$°∫ˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
,

134 
size_t
 
__n
, 
loˇÀ_t
 
__loc
)

135 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 4));

138 
__END_DECLS


140 #i‡
	`__GNUC_PREREQ
 (3,4Ë&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
deföed
 
__f‹tify_fun˘i⁄


143 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


144 
	~<bôs/°rögs_f‹tifõd.h
>

	@/usr/include/bits/endianness.h

1 #i‚de‡
_BITS_ENDIANNESS_H


2 
	#_BITS_ENDIANNESS_H
 1

	)

4 #i‚de‡
_BITS_ENDIAN_H


9 
	#__BYTE_ORDER
 
__LITTLE_ENDIAN


	)

	@/usr/include/bits/floatn-common.h

20 #i‚de‡
_BITS_FLOATN_COMMON_H


21 
	#_BITS_FLOATN_COMMON_H


	)

23 
	~<„©uªs.h
>

24 
	~<bôs/l⁄g-doubÀ.h
>

34 
	#__HAVE_FLOAT16
 0

	)

35 
	#__HAVE_FLOAT32
 1

	)

36 
	#__HAVE_FLOAT64
 1

	)

37 
	#__HAVE_FLOAT32X
 1

	)

38 
	#__HAVE_FLOAT128X
 0

	)

52 
	#__HAVE_DISTINCT_FLOAT16
 
__HAVE_FLOAT16


	)

53 
	#__HAVE_DISTINCT_FLOAT32
 0

	)

54 
	#__HAVE_DISTINCT_FLOAT64
 0

	)

55 
	#__HAVE_DISTINCT_FLOAT32X
 0

	)

56 
	#__HAVE_DISTINCT_FLOAT64X
 0

	)

57 
	#__HAVE_DISTINCT_FLOAT128X
 
__HAVE_FLOAT128X


	)

63 
	#__HAVE_FLOAT128_UNLIKE_LDBL
 (
__HAVE_DISTINCT_FLOAT128
 \

64 && 
__LDBL_MANT_DIG__
 !113)

	)

69 #i‡
__GNUC_PREREQ
 (7, 0Ë&& !
deföed
 
__˝lu•lus


70 
	#__HAVE_FLOATN_NOT_TYPEDEF
 1

	)

72 
	#__HAVE_FLOATN_NOT_TYPEDEF
 0

	)

75 #i‚de‡
__ASSEMBLER__


80 #i‡
__HAVE_FLOAT16


81 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


83 
	#__f16
(
x
Ë((
_Flﬂt16
Ëx##
f
)

	)

85 
	#__f16
(
x
Ëx##
f16


	)

89 #i‡
__HAVE_FLOAT32


90 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


91 
	#__f32
(
x
Ëx##
f


	)

93 
	#__f32
(
x
Ëx##
f32


	)

97 #i‡
__HAVE_FLOAT64


98 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


99 #ifde‡
__NO_LONG_DOUBLE_MATH


100 
	#__f64
(
x
Ëx##
l


	)

102 
	#__f64
(
x
Ë
	)
x

105 
	#__f64
(
x
Ëx##
f64


	)

109 #i‡
__HAVE_FLOAT32X


110 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


111 
	#__f32x
(
x
Ë
	)
x

113 
	#__f32x
(
x
Ëx##
f32x


	)

117 #i‡
__HAVE_FLOAT64X


118 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


119 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


120 
	#__f64x
(
x
Ëx##
l


	)

122 
	#__f64x
(
x
Ë
	`__f128
 (x)

	)

125 
	#__f64x
(
x
Ëx##
f64x


	)

129 #i‡
__HAVE_FLOAT128X


130 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


133 
	#__f128x
(
x
Ëx##
f128x


	)

138 #i‡
__HAVE_FLOAT16


139 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


140 
_Com∂ex
 
	t__cÊﬂt16
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__HC__
)));

141 
	#__CFLOAT16
 
__cÊﬂt16


	)

143 
	#__CFLOAT16
 
_Com∂ex
 
_Flﬂt16


	)

147 #i‡
__HAVE_FLOAT32


148 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


149 
	#__CFLOAT32
 
_Com∂ex
 

	)

151 
	#__CFLOAT32
 
_Com∂ex
 
_Flﬂt32


	)

155 #i‡
__HAVE_FLOAT64


156 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


157 #ifde‡
__NO_LONG_DOUBLE_MATH


158 
	#__CFLOAT64
 
_Com∂ex
 

	)

160 
	#__CFLOAT64
 
_Com∂ex
 

	)

163 
	#__CFLOAT64
 
_Com∂ex
 
_Flﬂt64


	)

167 #i‡
__HAVE_FLOAT32X


168 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


169 
	#__CFLOAT32X
 
_Com∂ex
 

	)

171 
	#__CFLOAT32X
 
_Com∂ex
 
_Flﬂt32x


	)

175 #i‡
__HAVE_FLOAT64X


176 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


177 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


178 
	#__CFLOAT64X
 
_Com∂ex
 

	)

180 
	#__CFLOAT64X
 
__CFLOAT128


	)

183 
	#__CFLOAT64X
 
_Com∂ex
 
_Flﬂt64x


	)

187 #i‡
__HAVE_FLOAT128X


188 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


191 
	#__CFLOAT128X
 
_Com∂ex
 
_Flﬂt128x


	)

196 #i‡
__HAVE_FLOAT16


198 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


199 
	t_Flﬂt16
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__HF__
)));

202 #i‡!
__GNUC_PREREQ
 (7, 0)

203 
	#__buûtö_huge_vÆf16
(Ë((
_Flﬂt16
Ë
	`__buûtö_huge_vÆ
 ())

	)

204 
	#__buûtö_öff16
(Ë((
_Flﬂt16
Ë
	`__buûtö_öf
 ())

	)

205 
	#__buûtö_«nf16
(
x
Ë((
_Flﬂt16
Ë
	`__buûtö_«n
 (x))

	)

206 
	#__buûtö_«nsf16
(
x
Ë((
_Flﬂt16
Ë
	`__buûtö_«ns
 (x))

	)

211 #i‡
__HAVE_FLOAT32


213 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


214 
	t_Flﬂt32
;

217 #i‡!
__GNUC_PREREQ
 (7, 0)

218 
	#__buûtö_huge_vÆf32
(Ë(
	`__buûtö_huge_vÆf
 ())

	)

219 
	#__buûtö_öff32
(Ë(
	`__buûtö_öff
 ())

	)

220 
	#__buûtö_«nf32
(
x
Ë(
	`__buûtö_«nf
 (x))

	)

221 
	#__buûtö_«nsf32
(
x
Ë(
	`__buûtö_«nsf
 (x))

	)

226 #i‡
__HAVE_FLOAT64


235 #ifde‡
__NO_LONG_DOUBLE_MATH


237 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


238 
	t_Flﬂt64
;

241 #i‡!
__GNUC_PREREQ
 (7, 0)

242 
	#__buûtö_huge_vÆf64
(Ë(
	`__buûtö_huge_vÆl
 ())

	)

243 
	#__buûtö_öff64
(Ë(
	`__buûtö_öÊ
 ())

	)

244 
	#__buûtö_«nf64
(
x
Ë(
	`__buûtö_«∆
 (x))

	)

245 
	#__buûtö_«nsf64
(
x
Ë(
	`__buûtö_«n¶
 (x))

	)

250 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


251 
	t_Flﬂt64
;

254 #i‡!
__GNUC_PREREQ
 (7, 0)

255 
	#__buûtö_huge_vÆf64
(Ë(
	`__buûtö_huge_vÆ
 ())

	)

256 
	#__buûtö_öff64
(Ë(
	`__buûtö_öf
 ())

	)

257 
	#__buûtö_«nf64
(
x
Ë(
	`__buûtö_«n
 (x))

	)

258 
	#__buûtö_«nsf64
(
x
Ë(
	`__buûtö_«ns
 (x))

	)

265 #i‡
__HAVE_FLOAT32X


267 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


268 
	t_Flﬂt32x
;

271 #i‡!
__GNUC_PREREQ
 (7, 0)

272 
	#__buûtö_huge_vÆf32x
(Ë(
	`__buûtö_huge_vÆ
 ())

	)

273 
	#__buûtö_öff32x
(Ë(
	`__buûtö_öf
 ())

	)

274 
	#__buûtö_«nf32x
(
x
Ë(
	`__buûtö_«n
 (x))

	)

275 
	#__buûtö_«nsf32x
(
x
Ë(
	`__buûtö_«ns
 (x))

	)

280 #i‡
__HAVE_FLOAT64X


282 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


284 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


285 
	t_Flﬂt64x
;

288 #i‡!
__GNUC_PREREQ
 (7, 0)

289 
	#__buûtö_huge_vÆf64x
(Ë(
	`__buûtö_huge_vÆl
 ())

	)

290 
	#__buûtö_öff64x
(Ë(
	`__buûtö_öÊ
 ())

	)

291 
	#__buûtö_«nf64x
(
x
Ë(
	`__buûtö_«∆
 (x))

	)

292 
	#__buûtö_«nsf64x
(
x
Ë(
	`__buûtö_«n¶
 (x))

	)

297 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


298 
_Flﬂt128
 
	t_Flﬂt64x
;

301 #i‡!
__GNUC_PREREQ
 (7, 0)

302 
	#__buûtö_huge_vÆf64x
(Ë(
	`__buûtö_huge_vÆf128
 ())

	)

303 
	#__buûtö_öff64x
(Ë(
	`__buûtö_öff128
 ())

	)

304 
	#__buûtö_«nf64x
(
x
Ë(
	`__buûtö_«nf128
 (x))

	)

305 
	#__buûtö_«nsf64x
(
x
Ë(
	`__buûtö_«nsf128
 (x))

	)

312 #i‡
__HAVE_FLOAT128X


314 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


318 #i‡!
__GNUC_PREREQ
 (7, 0)

319 
	#__buûtö_huge_vÆf128x
(Ë((
_Flﬂt128x
Ë
	`__buûtö_huge_vÆ
 ())

	)

320 
	#__buûtö_öff128x
(Ë((
_Flﬂt128x
Ë
	`__buûtö_öf
 ())

	)

321 
	#__buûtö_«nf128x
(
x
Ë((
_Flﬂt128x
Ë
	`__buûtö_«n
 (x))

	)

322 
	#__buûtö_«nsf128x
(
x
Ë((
_Flﬂt128x
Ë
	`__buûtö_«ns
 (x))

	)

	@/usr/include/bits/getopt_core.h

20 #i‚de‡
_GETOPT_CORE_H


21 
	#_GETOPT_CORE_H
 1

	)

28 
__BEGIN_DECLS


36 *
›èrg
;

50 
›töd
;

55 
›ãº
;

59 
›t›t
;

91 
	$gë›t
 (
___¨gc
, *c⁄° *
___¨gv
, c⁄° *
__sh‹t›ts
)

92 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

94 
__END_DECLS


	@/usr/include/bits/strings_fortified.h

19 #i‚de‡
__STRINGS_FORTIFIED


20 
	#__STRINGS_FORTIFIED
 1

	)

22 
__f‹tify_fun˘i⁄
 

23 
__NTH
 (
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__Àn
))

25 (Ë
	`__buûtö___memmove_chk
 (
__de°
, 
__§c
, 
__Àn
,

26 
	`__glibc_objsize0
 (
__de°
));

27 
	}
}

29 
__f‹tify_fun˘i⁄
 

30 
__NTH
 (
	$bzîo
 (*
__de°
, 
size_t
 
__Àn
))

32 (Ë
	`__buûtö___mem£t_chk
 (
__de°
, '\0', 
__Àn
,

33 
	`__glibc_objsize0
 (
__de°
));

34 
	}
}

	@/usr/include/bits/time64.h

19 #i‚de‡
_BITS_TYPES_H


23 #i‚def 
_BITS_TIME64_H


24 
	#_BITS_TIME64_H
 1

	)

28 #i‡
__TIMESIZE
 == 64

30 
	#__TIME64_T_TYPE
 
__TIME_T_TYPE


	)

33 
	#__TIME64_T_TYPE
 
__SQUAD_TYPE


	)

	@/usr/include/bits/timesize.h

19 
	~<bôs/w‹dsize.h
>

21 #i‡
deföed
 
__x86_64__
 && deföed 
__ILP32__


23 
	#__TIMESIZE
 64

	)

26 
	#__TIMESIZE
 
__WORDSIZE


	)

	@/usr/include/bits/types/__locale_t.h

19 #i‚de‡
_BITS_TYPES___LOCALE_T_H


20 
	#_BITS_TYPES___LOCALE_T_H
 1

	)

27 
	s__loˇÀ_°ru˘


30 
__loˇÀ_d©a
 *
	m__loˇÀs
[13];

33 c⁄° *
	m__˘y≥_b
;

34 c⁄° *
	m__˘y≥_tﬁowî
;

35 c⁄° *
	m__˘y≥_touµî
;

38 c⁄° *
	m__«mes
[13];

41 
__loˇÀ_°ru˘
 *
	t__loˇÀ_t
;

	@/usr/include/bits/types/__mbstate_t.h

1 #i‚de‡
____mb°©e_t_deföed


2 
	#____mb°©e_t_deföed
 1

	)

8 #i‚de‡
__WINT_TYPE__


9 
	#__WINT_TYPE__
 

	)

15 
	m__cou¡
;

18 
__WINT_TYPE__
 
	m__wch
;

19 
	m__wchb
[4];

20 } 
	m__vÆue
;

21 } 
	t__mb°©e_t
;

	@/usr/include/bits/typesizes.h

19 #i‚de‡
_BITS_TYPES_H


23 #i‚def 
_BITS_TYPESIZES_H


24 
	#_BITS_TYPESIZES_H
 1

	)

30 #i‡
deföed
 
__x86_64__
 && deföed 
__ILP32__


31 
	#__SYSCALL_SLONG_TYPE
 
__SQUAD_TYPE


	)

32 
	#__SYSCALL_ULONG_TYPE
 
__UQUAD_TYPE


	)

34 
	#__SYSCALL_SLONG_TYPE
 
__SLONGWORD_TYPE


	)

35 
	#__SYSCALL_ULONG_TYPE
 
__ULONGWORD_TYPE


	)

38 
	#__DEV_T_TYPE
 
__UQUAD_TYPE


	)

39 
	#__UID_T_TYPE
 
__U32_TYPE


	)

40 
	#__GID_T_TYPE
 
__U32_TYPE


	)

41 
	#__INO_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

42 
	#__INO64_T_TYPE
 
__UQUAD_TYPE


	)

43 
	#__MODE_T_TYPE
 
__U32_TYPE


	)

44 #ifde‡
__x86_64__


45 
	#__NLINK_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

46 
	#__FSWORD_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

48 
	#__NLINK_T_TYPE
 
__UWORD_TYPE


	)

49 
	#__FSWORD_T_TYPE
 
__SWORD_TYPE


	)

51 
	#__OFF_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

52 
	#__OFF64_T_TYPE
 
__SQUAD_TYPE


	)

53 
	#__PID_T_TYPE
 
__S32_TYPE


	)

54 
	#__RLIM_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

55 
	#__RLIM64_T_TYPE
 
__UQUAD_TYPE


	)

56 
	#__BLKCNT_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

57 
	#__BLKCNT64_T_TYPE
 
__SQUAD_TYPE


	)

58 
	#__FSBLKCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

59 
	#__FSBLKCNT64_T_TYPE
 
__UQUAD_TYPE


	)

60 
	#__FSFILCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

61 
	#__FSFILCNT64_T_TYPE
 
__UQUAD_TYPE


	)

62 
	#__ID_T_TYPE
 
__U32_TYPE


	)

63 
	#__CLOCK_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

64 
	#__TIME_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

65 
	#__USECONDS_T_TYPE
 
__U32_TYPE


	)

66 
	#__SUSECONDS_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

67 
	#__SUSECONDS64_T_TYPE
 
__SQUAD_TYPE


	)

68 
	#__DADDR_T_TYPE
 
__S32_TYPE


	)

69 
	#__KEY_T_TYPE
 
__S32_TYPE


	)

70 
	#__CLOCKID_T_TYPE
 
__S32_TYPE


	)

71 
	#__TIMER_T_TYPE
 *

	)

72 
	#__BLKSIZE_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

73 
	#__FSID_T_TYPE
 såu˘ { 
__vÆ
[2]; }

	)

74 
	#__SSIZE_T_TYPE
 
__SWORD_TYPE


	)

75 
	#__CPU_MASK_TYPE
 
__SYSCALL_ULONG_TYPE


	)

77 #ifde‡
__x86_64__


81 
	#__OFF_T_MATCHES_OFF64_T
 1

	)

84 
	#__INO_T_MATCHES_INO64_T
 1

	)

87 
	#__RLIM_T_MATCHES_RLIM64_T
 1

	)

90 
	#__STATFS_MATCHES_STATFS64
 1

	)

93 
	#__KERNEL_OLD_TIMEVAL_MATCHES_TIMEVAL64
 1

	)

95 
	#__RLIM_T_MATCHES_RLIM64_T
 0

	)

97 
	#__STATFS_MATCHES_STATFS64
 0

	)

99 
	#__KERNEL_OLD_TIMEVAL_MATCHES_TIMEVAL64
 0

	)

103 
	#__FD_SETSIZE
 1024

	)

	@/usr/include/features-time64.h

20 
	~<bôs/w‹dsize.h
>

21 
	~<bôs/timesize.h
>

23 #i‡
deföed
 
_TIME_BITS


24 #i‡
_TIME_BITS
 == 64

25 #i‡! 
deföed
 (
_FILE_OFFSET_BITS
) || _FILE_OFFSET_BITS != 64

27 #ñi‡
__TIMESIZE
 == 32

28 
	#__USE_TIME_BITS64
 1

	)

30 #ñi‡
_TIME_BITS
 == 32

31 #i‡
__TIMESIZE
 > 32

35 #îr‹ 
InvÆid
 
_TIME_BITS
 
vÆue
 (
ˇn
 
⁄ly
 
be
 32 
‹
 64-
bô
)

	@/usr/include/gnu/stubs.h

6 #i‡!
deföed
 
__x86_64__


7 
	~<gnu/°ubs-32.h
>

9 #i‡
deföed
 
__x86_64__
 && deföed 
__LP64__


10 
	~<gnu/°ubs-64.h
>

12 #i‡
deföed
 
__x86_64__
 && deföed 
__ILP32__


13 
	~<gnu/°ubs-x32.h
>

	@/usr/include/stdc-predef.h

18 #i‚def 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde‡
__GCC_IEC_559


37 #i‡
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

39 
	#__STDC_IEC_60559_BFP__
 201404L

	)

42 
	#__STDC_IEC_559__
 1

	)

43 
	#__STDC_IEC_60559_BFP__
 201404L

	)

46 #ifde‡
__GCC_IEC_559_COMPLEX


47 #i‡
__GCC_IEC_559_COMPLEX
 > 0

48 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_60559_COMPLEX__
 201404L

	)

52 
	#__STDC_IEC_559_COMPLEX__
 1

	)

53 
	#__STDC_IEC_60559_COMPLEX__
 201404L

	)

62 
	#__STDC_ISO_10646__
 201706L

	)

	@/usr/include/sys/cdefs.h

19 #i‚def 
_SYS_CDEFS_H


20 
	#_SYS_CDEFS_H
 1

	)

23 #i‚de‡
_FEATURES_H


24 
	~<„©uªs.h
>

30 #i‡
deföed
 
__GNUC__
 && !deföed 
__STDC__


35 #unde‡
__P


36 #unde‡
__PMT


42 #i‡(
deföed
 
__has_©åibuã
 \

43 && (!
deföed
 
	g__˛™g_mö‹__
 \

44 || 3 < 
	g__˛™g_maj‹__
 + (5 <
__˛™g_mö‹__
)))

45 
	#__glibc_has_©åibuã
(
©å
Ë
	`__has_©åibuã
 (©å)

	)

47 
	#__glibc_has_©åibuã
(
©å
Ë0

	)

49 #ifde‡
__has_buûtö


50 
	#__glibc_has_buûtö
(
«me
Ë
	`__has_buûtö
 («me)

	)

52 
	#__glibc_has_buûtö
(
«me
Ë0

	)

54 #ifde‡
__has_exãnsi⁄


55 
	#__glibc_has_exãnsi⁄
(
ext
Ë
	`__has_exãnsi⁄
 (ext)

	)

57 
	#__glibc_has_exãnsi⁄
(
ext
Ë0

	)

60 #i‡
deföed
 
__GNUC__
 || deföed 
__˛™g__


64 #i‡
__GNUC_PREREQ
 (4, 6Ë&& !
deföed
 
_LIBC


65 
	#__LEAF
 , 
__Àaf__


	)

66 
	#__LEAF_ATTR
 
	`__©åibuã__
 ((
__Àaf__
))

	)

68 
	#__LEAF


	)

69 
	#__LEAF_ATTR


	)

77 #i‡!
deföed
 
__˝lu•lus
 \

78 && (
__GNUC_PREREQ
 (3, 4Ë|| 
	$__glibc_has_©åibuã
 (
__nŸhrow__
))

79 
	#__THROW
 
	`__©åibuã__
 ((
__nŸhrow__
 
__LEAF
))

	)

80 
	#__THROWNL
 
	`__©åibuã__
 ((
__nŸhrow__
))

	)

81 
	#__NTH
(
f˘
Ë
	`__©åibuã__
 ((
__nŸhrow__
 
__LEAF
)Ë
	)
fct

82 
	#__NTHNL
(
f˘
Ë
	`__©åibuã__
 ((
__nŸhrow__
)Ë
	)
fct

84 #i‡
deföed
 
__˝lu•lus
 && (
	`__GNUC_PREREQ
 (2,8Ë|| 
__˛™g_maj‹
 >= 4)

85 #i‡
__˝lu•lus
 >= 201103L

86 
	#__THROW
 
	`n€x˚±
 (
åue
)

	)

88 
	#__THROW
 
	`throw
 ()

	)

90 
	#__THROWNL
 
__THROW


	)

91 
	#__NTH
(
f˘
Ë
__LEAF_ATTR
 f˘ 
__THROW


	)

92 
	#__NTHNL
(
f˘
Ëf˘ 
__THROW


	)

94 
	#__THROW


	)

95 
	#__THROWNL


	)

96 
	#__NTH
(
f˘
Ë
	)
fct

97 
	#__NTHNL
(
f˘
Ë
	)
fct

103 #i‡(
deföed
 
__˝lu•lus
 \

104 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

105 
	#__ölöe
 
ölöe


	)

107 
	#__ölöe


	)

110 
	#__THROW


	)

111 
	#__THROWNL


	)

112 
	#__NTH
(
f˘
Ë
	)
fct

118 
	#__P
(
¨gs
Ë
	)
args

119 
	#__PMT
(
¨gs
Ë
	)
args

124 
	#__CONCAT
(
x
,
y
Ëx ## 
	)
y

125 
	#__STRING
(
x
Ë#x

	)

128 
	#__±r_t
 *

	)

132 #ifdef 
__˝lu•lus


133 
	#__BEGIN_DECLS
 "C" {

	)

134 
	#__END_DECLS
 
	}

	)
}

136 
	#__BEGIN_DECLS


	)

137 
	#__END_DECLS


	)

142 
	#__bos
(
±r
Ë
	`__buûtö_obje˘_size
 (±r, 
__USE_FORTIFY_LEVEL
 > 1)

	)

143 
	#__bos0
(
±r
Ë
	`__buûtö_obje˘_size
 (±r, 0)

	)

146 #i‡
__USE_FORTIFY_LEVEL
 =3 && (
__glibc_˛™g_¥îeq
 (9, 0) \

147 || 
	$__GNUC_PREREQ
 (12, 0))

148 
	#__glibc_objsize0
(
__o
Ë
	`__buûtö_dy«mic_obje˘_size
 (__o, 0)

	)

149 
	#__glibc_objsize
(
__o
Ë
	`__buûtö_dy«mic_obje˘_size
 (__o, 1)

	)

151 
	#__glibc_objsize0
(
__o
Ë
	`__bos0
 (__o)

	)

152 
	#__glibc_objsize
(
__o
Ë
	`__bos
 (__o)

	)

159 
	#__glibc_ß„_Àn_c⁄d
(
__l
, 
__s
, 
__osz
Ë((__lË<(__oszË/ (__s))

	)

160 
	#__glibc_unsig√d_‹_posôive
(
__l
) \

161 ((
	`__ty≥of
 (
__l
)) 0 < (__typeof (__l)) -1 \

162 || (
	`__buûtö_c⁄°™t_p
 (
__l
Ë&& (__lË> 0))

	)

167 
	#__glibc_ß„_‹_unknown_Àn
(
__l
, 
__s
, 
__osz
) \

168 (
	`__glibc_unsig√d_‹_posôive
 (
__l
) \

169 && 
	`__buûtö_c⁄°™t_p
 (
	`__glibc_ß„_Àn_c⁄d
 ((
__SIZE_TYPE__
Ë(
__l
), \

170 
__s
, 
__osz
)) \

171 && 
	`__glibc_ß„_Àn_c⁄d
 ((
__SIZE_TYPE__
Ë(
__l
), 
__s
, 
__osz
))

	)

176 
	#__glibc_unß„_Àn
(
__l
, 
__s
, 
__osz
) \

177 (
	`__glibc_unsig√d_‹_posôive
 (
__l
) \

178 && 
	`__buûtö_c⁄°™t_p
 (
	`__glibc_ß„_Àn_c⁄d
 ((
__SIZE_TYPE__
Ë(
__l
), \

179 
__s
, 
__osz
)) \

180 && !
	`__glibc_ß„_Àn_c⁄d
 ((
__SIZE_TYPE__
Ë(
__l
), 
__s
, 
__osz
))

	)

185 
	#__glibc_f‹tify
(
f
, 
__l
, 
__s
, 
__osz
, ...) \

186 (
	`__glibc_ß„_‹_unknown_Àn
 (
__l
, 
__s
, 
__osz
) \

187 ? 
__
 ## 
f
 ## 
	`_Æüs
 (
__VA_ARGS__
) \

188 : (
	`__glibc_unß„_Àn
 (
__l
, 
__s
, 
__osz
) \

189 ? 
__
 ## 
f
 ## 
	`_chk_w¨n
 (
__VA_ARGS__
, 
__osz
) \

190 : 
__
 ## 
f
 ## 
	`_chk
 (
__VA_ARGS__
, 
__osz
))) \

191 

	)

195 
	#__glibc_f‹tify_n
(
f
, 
__l
, 
__s
, 
__osz
, ...) \

196 (
	`__glibc_ß„_‹_unknown_Àn
 (
__l
, 
__s
, 
__osz
) \

197 ? 
__
 ## 
f
 ## 
	`_Æüs
 (
__VA_ARGS__
) \

198 : (
	`__glibc_unß„_Àn
 (
__l
, 
__s
, 
__osz
) \

199 ? 
__
 ## 
f
 ## 
	`_chk_w¨n
 (
__VA_ARGS__
, (
__osz
Ë/ (
__s
)) \

200 : 
__
 ## 
f
 ## 
	`_chk
 (
__VA_ARGS__
, (
__osz
Ë/ (
__s
)))) \

201 

	)

202 #i‡
	`__GNUC_PREREQ
 (4,3)

203 
	#__w¨«âr
(
msg
Ë
	`__©åibuã__
((
	`__w¨nög__
 (msg)))

	)

204 
	#__îr‹de˛
(
«me
, 
msg
) \

205 
	`«me
 (Ë
	`__©åibuã__
((
	`__îr‹__
 (
msg
)))

	)

207 
	#__w¨«âr
(
msg
)

	)

208 
	#__îr‹de˛
(
«me
, 
msg
Ë
	`«me
 ()

	)

215 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >199901L && !deföed 
__HP_cc


216 
	#__Êex¨r
 []

	)

217 
	#__glibc_c99_Êex¨r_avaûabÀ
 1

	)

218 #ñi‡
	`__GNUC_PREREQ
 (2,97Ë|| 
deföed
 
__˛™g__


221 
	#__Êex¨r
 []

	)

222 
	#__glibc_c99_Êex¨r_avaûabÀ
 1

	)

223 #ñi‡
deföed
 
__GNUC__


226 
	#__Êex¨r
 [0]

	)

227 
	#__glibc_c99_Êex¨r_avaûabÀ
 1

	)

230 
	#__Êex¨r
 [1]

	)

231 
	#__glibc_c99_Êex¨r_avaûabÀ
 0

	)

245 #i‡(
deföed
 
__GNUC__
 && __GNUC__ >2Ë|| (
__˛™g_maj‹__
 >= 4)

247 
	#__REDIRECT
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê¥Ÿÿ
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

248 #ifde‡
__˝lu•lus


249 
	#__REDIRECT_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

250 
«me
 
¥Ÿo
 
__THROW
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

251 
	#__REDIRECT_NTHNL
(
«me
, 
¥Ÿo
, 
Æüs
) \

252 
«me
 
¥Ÿo
 
__THROWNL
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

254 
	#__REDIRECT_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

255 
«me
 
¥Ÿo
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs)Ë
__THROW


	)

256 
	#__REDIRECT_NTHNL
(
«me
, 
¥Ÿo
, 
Æüs
) \

257 
«me
 
¥Ÿo
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs)Ë
__THROWNL


	)

259 
	#__ASMNAME
(
˙ame
Ë
	`__ASMNAME2
 (
__USER_LABEL_PREFIX__
, c«me)

	)

260 
	#__ASMNAME2
(
¥efix
, 
˙ame
Ë
	`__STRING
 (¥efixË
	)
cname

273 #i‡!(
deföed
 
__GNUC__
 || deföed 
__˛™g__
)

274 
	#__©åibuã__
(
xyz
Ë

	)

280 #i‡
	`__GNUC_PREREQ
 (2,96Ë|| 
	`__glibc_has_©åibuã
 (
__mÆloc__
)

281 
	#__©åibuã_mÆloc__
 
	`__©åibuã__
 ((
__mÆloc__
))

	)

283 
	#__©åibuã_mÆloc__


	)

288 #i‡
	`__GNUC_PREREQ
 (4, 3)

289 
	#__©åibuã_Æloc_size__
(
∑øms
) \

290 
	`__©åibuã__
 ((
__Æloc_size__
 
∑øms
))

	)

292 
	#__©åibuã_Æloc_size__
(
∑øms
Ë

	)

297 #i‡
	`__GNUC_PREREQ
 (4, 9Ë|| 
	`__glibc_has_©åibuã
 (
__Æloc_Æign__
)

298 
	#__©åibuã_Æloc_Æign__
(
∑øm
) \

299 
	`__©åibuã__
 ((
__Æloc_Æign__
 
∑øm
))

	)

301 
	#__©åibuã_Æloc_Æign__
(
∑øm
Ë

	)

307 #i‡
	`__GNUC_PREREQ
 (2,96Ë|| 
	`__glibc_has_©åibuã
 (
__puª__
)

308 
	#__©åibuã_puª__
 
	`__©åibuã__
 ((
__puª__
))

	)

310 
	#__©åibuã_puª__


	)

314 #i‡
	`__GNUC_PREREQ
 (2,5Ë|| 
	`__glibc_has_©åibuã
 (
__c⁄°__
)

315 
	#__©åibuã_c⁄°__
 
	`__©åibuã__
 ((
__c⁄°__
))

	)

317 
	#__©åibuã_c⁄°__


	)

320 #i‡
	`__GNUC_PREREQ
 (2,7Ë|| 
	`__glibc_has_©åibuã
 (
__unu£d__
)

321 
	#__©åibuã_maybe_unu£d__
 
	`__©åibuã__
 ((
__unu£d__
))

	)

323 
	#__©åibuã_maybe_unu£d__


	)

329 #i‡
	`__GNUC_PREREQ
 (3,1Ë|| 
	`__glibc_has_©åibuã
 (
__u£d__
)

330 
	#__©åibuã_u£d__
 
	`__©åibuã__
 ((
__u£d__
))

	)

331 
	#__©åibuã_noölöe__
 
	`__©åibuã__
 ((
__noölöe__
))

	)

333 
	#__©åibuã_u£d__
 
	`__©åibuã__
 ((
__unu£d__
))

	)

334 
	#__©åibuã_noölöe__


	)

338 #i‡
	`__GNUC_PREREQ
 (3,2Ë|| 
	`__glibc_has_©åibuã
 (
__dïªˇãd__
)

339 
	#__©åibuã_dïªˇãd__
 
	`__©åibuã__
 ((
__dïªˇãd__
))

	)

341 
	#__©åibuã_dïªˇãd__


	)

347 #i‡
	`__GNUC_PREREQ
 (4,5) \

348 || 
	$__glibc_has_exãnsi⁄
 (
__©åibuã_dïªˇãd_wôh_mesßge__
)

349 
	#__©åibuã_dïªˇãd_msg__
(
msg
) \

350 
	`__©åibuã__
 ((
	`__dïªˇãd__
 (
msg
)))

	)

352 
	#__©åibuã_dïªˇãd_msg__
(
msg
Ë
__©åibuã_dïªˇãd__


	)

361 #i‡
	`__GNUC_PREREQ
 (2,8Ë|| 
	`__glibc_has_©åibuã
 (
__f‹m©_¨g__
)

362 
	#__©åibuã_f‹m©_¨g__
(
x
Ë
	`__©åibuã__
 ((
	`__f‹m©_¨g__
 (x)))

	)

364 
	#__©åibuã_f‹m©_¨g__
(
x
Ë

	)

371 #i‡
	`__GNUC_PREREQ
 (2,97Ë|| 
	`__glibc_has_©åibuã
 (
__f‹m©__
)

372 
	#__©åibuã_f‹m©_°rfm⁄__
(
a
,
b
) \

373 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__°rfm⁄__
, 
a
, 
b
)))

	)

375 
	#__©åibuã_f‹m©_°rfm⁄__
(
a
,
b
Ë

	)

382 #i‚de‡
__©åibuã_n⁄nuŒ__


383 #i‡
	`__GNUC_PREREQ
 (3,3Ë|| 
	`__glibc_has_©åibuã
 (
__n⁄nuŒ__
)

384 
	#__©åibuã_n⁄nuŒ__
(
∑øms
Ë
	`__©åibuã__
 ((
__n⁄nuŒ__
Ö¨ams))

	)

386 
	#__©åibuã_n⁄nuŒ__
(
∑øms
)

	)

389 #i‚de‡
__n⁄nuŒ


390 
	#__n⁄nuŒ
(
∑øms
Ë
	`__©åibuã_n⁄nuŒ__
 (∑øms)

	)

395 #i‚de‡
__ªtu∫s_n⁄nuŒ


396 #i‡
	`__GNUC_PREREQ
 (4, 9Ë|| 
	`__glibc_has_©åibuã
 (
__ªtu∫s_n⁄nuŒ__
)

397 
	#__ªtu∫s_n⁄nuŒ
 
	`__©åibuã__
 ((
__ªtu∫s_n⁄nuŒ__
))

	)

399 
	#__ªtu∫s_n⁄nuŒ


	)

405 #i‡
	`__GNUC_PREREQ
 (3,4Ë|| 
	`__glibc_has_©åibuã
 (
__w¨n_unu£d_ªsu…__
)

406 
	#__©åibuã_w¨n_unu£d_ªsu…__
 \

407 
	`__©åibuã__
 ((
__w¨n_unu£d_ªsu…__
))

	)

408 #i‡
deföed
 
__USE_FORTIFY_LEVEL
 && __USE_FORTIFY_LEVEL > 0

409 
	#__wur
 
__©åibuã_w¨n_unu£d_ªsu…__


	)

412 
	#__©åibuã_w¨n_unu£d_ªsu…__


	)

414 #i‚de‡
__wur


415 
	#__wur


	)

419 #i‡
	`__GNUC_PREREQ
 (3,2Ë|| 
	`__glibc_has_©åibuã
 (
__Æways_ölöe__
)

423 #unde‡
__Æways_ölöe


424 
	#__Æways_ölöe
 
__ölöe
 
	`__©åibuã__
 ((
__Æways_ölöe__
))

	)

426 #unde‡
__Æways_ölöe


427 
	#__Æways_ölöe
 
__ölöe


	)

432 #i‡
	`__GNUC_PREREQ
 (4,3Ë|| 
	`__glibc_has_©åibuã
 (
__¨tificül__
)

433 
	#__©åibuã_¨tificül__
 
	`__©åibuã__
 ((
__¨tificül__
))

	)

435 
	#__©åibuã_¨tificül__


	)

447 #i‡(!
deföed
 
__˝lu•lus
 || 
	`__GNUC_PREREQ
 (4,3) \

448 || (
deföed
 
__˛™g__
 && (deföed 
__GNUC_STDC_INLINE__
 \

449 || 
deföed
 
__GNUC_GNU_INLINE__
)))

450 #i‡
deföed
 
__GNUC_STDC_INLINE__
 || deföed 
__˝lu•lus


451 
	#__exã∫_ölöe
 
__ölöe
 
	`__©åibuã__
 ((
__gnu_ölöe__
))

	)

452 
	#__exã∫_Æways_ölöe
 \

453 
__Æways_ölöe
 
	`__©åibuã__
 ((
__gnu_ölöe__
))

	)

455 
	#__exã∫_ölöe
 
__ölöe


	)

456 
	#__exã∫_Æways_ölöe
 
__Æways_ölöe


	)

460 #ifde‡
__exã∫_Æways_ölöe


461 
	#__f‹tify_fun˘i⁄
 
__exã∫_Æways_ölöe
 
__©åibuã_¨tificül__


	)

466 #i‡
	`__GNUC_PREREQ
 (4,3)

467 
	#__va_¨g_∑ck
(Ë
	`__buûtö_va_¨g_∑ck
 ()

	)

468 
	#__va_¨g_∑ck_Àn
(Ë
	`__buûtö_va_¨g_∑ck_Àn
 ()

	)

475 #i‡!(
	`__GNUC_PREREQ
 (2,8Ë|| 
deföed
 
__˛™g__
)

476 
	#__exãnsi⁄__


	)

482 #i‡!(
	`__GNUC_PREREQ
 (2,92Ë|| 
__˛™g_maj‹__
 >= 3)

483 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

484 
	#__ª°ri˘
 
ª°ri˘


	)

486 
	#__ª°ri˘


	)

494 #i‡(
	`__GNUC_PREREQ
 (3,1Ë|| 
__˛™g_maj‹__
 >3Ë&& !
deföed
 
__˝lu•lus


495 
	#__ª°ri˘_¨r
 
__ª°ri˘


	)

497 #ifde‡
__GNUC__


498 
	#__ª°ri˘_¨r


	)

500 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

501 
	#__ª°ri˘_¨r
 
ª°ri˘


	)

504 
	#__ª°ri˘_¨r


	)

509 #i‡(
__GNUC__
 >3Ë|| 
	`__glibc_has_buûtö
 (
__buûtö_ex≥˘
)

510 
	#__glibc_u∆ikñy
(
c⁄d
Ë
	`__buûtö_ex≥˘
 ((c⁄d), 0)

	)

511 
	#__glibc_likñy
(
c⁄d
Ë
	`__buûtö_ex≥˘
 ((c⁄d), 1)

	)

513 
	#__glibc_u∆ikñy
(
c⁄d
Ë(c⁄d)

	)

514 
	#__glibc_likñy
(
c⁄d
Ë(c⁄d)

	)

517 #i‡(!
deföed
 
_N‹ëu∫
 \

518 && (
deföed
 
__STDC_VERSION__
 ? __STDC_VERSION__ : 0) < 201112 \

519 && !(
	`__GNUC_PREREQ
 (4,7) \

520 || (3 < 
__˛™g_maj‹__
 + (5 <
__˛™g_mö‹__
))))

521 #i‡
	`__GNUC_PREREQ
 (2,8)

522 
	#_N‹ëu∫
 
	`__©åibuã__
 ((
__n‹ëu∫__
))

	)

524 
	#_N‹ëu∫


	)

528 #i‡
	`__GNUC_PREREQ
 (8, 0)

532 
	#__©åibuã_n⁄°rög__
 
	`__©åibuã__
 ((
__n⁄°rög__
))

	)

534 
	#__©åibuã_n⁄°rög__


	)

538 #unde‡
__©åibuã_c›y__


539 #i‡
	`__GNUC_PREREQ
 (9, 0)

542 
	#__©åibuã_c›y__
(
¨g
Ë
	`__©åibuã__
 ((
	`__c›y__
 (¨g)))

	)

544 
	#__©åibuã_c›y__
(
¨g
)

	)

547 #i‡(!
deföed
 
_Sètic_as£π
 && !deföed 
__˝lu•lus
 \

548 && (
deföed
 
__STDC_VERSION__
 ? __STDC_VERSION__ : 0) < 201112 \

549 && (!(
	`__GNUC_PREREQ
 (4, 6Ë|| 
__˛™g_maj‹__
 >= 4) \

550 || 
deföed
 
__STRICT_ANSI__
))

551 
	#_Sètic_as£π
(
ex¥
, 
dügno°ic
) \

552 (*
	`__Sètic_as£π_fun˘i⁄
 ()) \

553 [!! (°ru˘ { 
__îr‹_if_√g©ive
: (
ex¥
Ë? 2 : -1; })]

	)

558 #i‚de‡
__GNULIB_CDEFS


559 
	~<bôs/w‹dsize.h
>

560 
	~<bôs/l⁄g-doubÀ.h
>

563 #i‡
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

564 #ifde‡
__REDIRECT


567 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
Ë... 
unu£d__ldbl_ªdú


	)

568 
	#__LDBL_REDIR_DECL
(
«me
) \

569 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 ("__" #«mê"õì128"));

	)

572 
	#__LDBL_REDIR2_DECL
(
«me
) \

573 
	`__ty≥of
 (
__
##
«me
) __##name \

574 
	`__asm
 (
	`__ASMNAME
 ("__" #«mê"õì128"));

	)

577 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë... 
unu£d__ldbl_ªdú1


	)

578 
	#__LDBL_REDIR1_DECL
(
«me
, 
Æüs
) \

579 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 (#Æüs));

	)

581 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

582 
	`__REDIRECT_NTH
 (
«me
, 
¥Ÿo
, 
Æüs
)

	)

583 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

584 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__
##
Æüs
##
õì128
)

	)

587 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
Ë... 
unu£d__ªdúe˘_ldbl


	)

588 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
Ë... 
unu£d__ldbl_ªdú_¡h


	)

591 
	`_Sètic_as£π
 (0, "IEEE 128-bitsÜong doubleÑequiresÑedirection onÅhisÖlatform");

593 #ñi‡
deföed
 
__LONG_DOUBLE_MATH_OPTIONAL
 && deföed 
__NO_LONG_DOUBLE_MATH


594 
	#__LDBL_COMPAT
 1

	)

595 #ifde‡
__REDIRECT


596 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT
 («me,ÖrŸo,álüs)

	)

597 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
) \

598 
	`__LDBL_REDIR1
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##«me)

	)

599 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT_NTH
 («me,ÖrŸo,álüs)

	)

600 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
) \

601 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##«me)

	)

602 
	#__LDBL_REDIR2_DECL
(
«me
) \

603 
	`__ty≥of
 (
__
##
«me
Ë__##«mê
	`__asm
 (
	`__ASMNAME
 ("__∆dbl___" #«me));

	)

604 
	#__LDBL_REDIR1_DECL
(
«me
, 
Æüs
) \

605 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 (#Æüs));

	)

606 
	#__LDBL_REDIR_DECL
(
«me
) \

607 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 ("__∆dbl_" #«me));

	)

608 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

609 
	`__LDBL_REDIR1
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##
Æüs
)

	)

610 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

611 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##
Æüs
)

	)

614 #i‡(!
deföed
 
__LDBL_COMPAT
 && 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 0) \

615 || !
deföed
 
__REDIRECT


616 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê
	)
proto

617 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
Ë«mê
	)
proto

618 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê¥Ÿÿ
__THROW


	)

619 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
Ë«mê¥Ÿÿ
__THROW


	)

620 
	#__LDBL_REDIR2_DECL
(
«me
)

	)

621 
	#__LDBL_REDIR_DECL
(
«me
)

	)

622 #ifde‡
__REDIRECT


623 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT
 («me,ÖrŸo,álüs)

	)

624 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

625 
	`__REDIRECT_NTH
 (
«me
, 
¥Ÿo
, 
Æüs
)

	)

634 #i‡
	`__GNUC_PREREQ
 (4,8Ë|| 
	`__glibc_˛™g_¥îeq
 (3,5)

635 
	#__glibc_ma¸o_w¨nög1
(
mesßge
Ë
	`_Pøgma
 (#mesßge)

	)

636 
	#__glibc_ma¸o_w¨nög
(
mesßge
) \

637 
	`__glibc_ma¸o_w¨nög1
 (
GCC
 
w¨nög
 
mesßge
)

	)

639 
	#__glibc_ma¸o_w¨nög
(
msg
)

	)

649 #i‡!
deföed
 
__˝lu•lus
 \

650 && (
	`__GNUC_PREREQ
 (4, 9) \

651 || 
	`__glibc_has_exãnsi⁄
 (
c_gíîic_£À˘i⁄s
) \

652 || (!
deföed
 
__GNUC__
 && deföed 
__STDC_VERSION__
 \

653 && 
__STDC_VERSION__
 >= 201112L))

654 
	#__HAVE_GENERIC_SELECTION
 1

	)

656 
	#__HAVE_GENERIC_SELECTION
 0

	)

659 #i‡
	`__GNUC_PREREQ
 (10, 0)

665 
	#__©å_ac˚ss
(
x
Ë
	`__©åibuã__
 ((
__ac˚ss__
 x))

	)

670 #i‡
__USE_FORTIFY_LEVEL
 == 3

671 
	#__f‹tifõd_©å_ac˚ss
(
a
, 
o
, 
s
Ë
	`__©åibuã__
 ((
	`__ac˚ss__
 (a, o)))

	)

673 
	#__f‹tifõd_©å_ac˚ss
(
a
, 
o
, 
s
Ë
	`__©å_ac˚ss
 (◊, o, s))

	)

675 #i‡
	`__GNUC_PREREQ
 (11, 0)

676 
	#__©å_ac˚ss_n⁄e
(
¨gno
Ë
	`__©åibuã__
 ((
	`__ac˚ss__
 (
__n⁄e__
,árgno)))

	)

678 
	#__©å_ac˚ss_n⁄e
(
¨gno
)

	)

681 
	#__f‹tifõd_©å_ac˚ss
(
a
, 
o
, 
s
)

	)

682 
	#__©å_ac˚ss
(
x
)

	)

683 
	#__©å_ac˚ss_n⁄e
(
¨gno
)

	)

686 #i‡
	`__GNUC_PREREQ
 (11, 0)

689 
	#__©å_dóŒoc
(
dóŒoc
, 
¨gno
) \

690 
	`__©åibuã__
 ((
	`__mÆloc__
 (
dóŒoc
, 
¨gno
)))

	)

691 
	#__©å_dóŒoc_‰ì
 
	`__©å_dóŒoc
 (
__buûtö_‰ì
, 1)

	)

693 
	#__©å_dóŒoc
(
dóŒoc
, 
¨gno
)

	)

694 
	#__©å_dóŒoc_‰ì


	)

699 #i‡
	`__GNUC_PREREQ
 (4, 1)

700 
	#__©åibuã_ªtu∫s_twi˚__
 
	`__©åibuã__
 ((
__ªtu∫s_twi˚__
))

	)

702 
	#__©åibuã_ªtu∫s_twi˚__


	)

	@/usr/include/bits/long-double.h

21 
	#__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 0

	)

	@/usr/include/gnu/stubs-32.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub_chÊags


	)

11 
	#__°ub_fchÊags


	)

12 
	#__°ub_gây


	)

13 
	#__°ub_ªvoke


	)

14 
	#__°ub_£éogö


	)

15 
	#__°ub_sigªtu∫


	)

16 
	#__°ub_°ty


	)

	@/usr/include/gnu/stubs-64.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub___com∑t_bdÊush


	)

11 
	#__°ub_chÊags


	)

12 
	#__°ub_fchÊags


	)

13 
	#__°ub_gây


	)

14 
	#__°ub_ªvoke


	)

15 
	#__°ub_£éogö


	)

16 
	#__°ub_sigªtu∫


	)

17 
	#__°ub_°ty


	)

	@/usr/include/gnu/stubs-x32.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub___com∑t_bdÊush


	)

11 
	#__°ub___com∑t_¸óã_moduÀ


	)

12 
	#__°ub___com∑t_gë_kî√l_syms


	)

13 
	#__°ub___com∑t_nfs£rv˘l


	)

14 
	#__°ub___com∑t_quîy_moduÀ


	)

15 
	#__°ub___com∑t_u£lib


	)

16 
	#__°ub_chÊags


	)

17 
	#__°ub_fchÊags


	)

18 
	#__°ub_gây


	)

19 
	#__°ub_ªvoke


	)

20 
	#__°ub_£éogö


	)

21 
	#__°ub_sigªtu∫


	)

22 
	#__°ub_°ty


	)

	@
1
.
1
/usr/include
116
2889
bsp/adc/bsp_adc.c
bsp/adc/bsp_adc.h
bsp/ap3216c/bsp_ap3216c.c
bsp/ap3216c/bsp_ap3216c.h
bsp/backlight/bsp_backlight.c
bsp/backlight/bsp_backlight.h
bsp/beep/bsp_beep.c
bsp/beep/bsp_beep.h
bsp/bmp280/bsp_bmp280.c
bsp/bmp280/bsp_bmp280.h
bsp/clk/bsp_clk.c
bsp/clk/bsp_clk.h
bsp/delay/bsp_delay.c
bsp/delay/bsp_delay.h
bsp/epittimer/bsp_epittimer.c
bsp/epittimer/bsp_epittimer.h
bsp/exit/bsp_exit.c
bsp/exit/bsp_exit.h
bsp/gpio/bsp_gpio.c
bsp/gpio/bsp_gpio.h
bsp/i2c/bsp_i2c.c
bsp/i2c/bsp_i2c.h
bsp/icm20608/bsp_icm20608.c
bsp/icm20608/bsp_icm20608.h
bsp/int/bsp_int.c
bsp/int/bsp_int.h
bsp/key/bsp_key.c
bsp/key/bsp_key.h
bsp/keyfilter/bsp_keyfilter.c
bsp/keyfilter/bsp_keyfilter.h
bsp/lcd/bsp_lcd.c
bsp/lcd/bsp_lcd.h
bsp/lcd/bsp_lcdapi.c
bsp/lcd/bsp_lcdapi.h
bsp/lcd/font.h
bsp/led/bsp_led.c
bsp/led/bsp_led.h
bsp/mpu9250/bsp_mpu9250.c
bsp/mpu9250/bsp_mpu9250.h
bsp/rtc/bsp_rtc.c
bsp/rtc/bsp_rtc.h
bsp/spi/bsp_spi.c
bsp/spi/bsp_spi.h
bsp/touchscreen/bsp_touchscreen.c
bsp/touchscreen/bsp_touchscreen.h
bsp/uart/bsp_uart.c
bsp/uart/bsp_uart.h
imx6ul/MCIMX6Y2.h
imx6ul/cc.h
imx6ul/core_ca7.h
imx6ul/fsl_common.h
imx6ul/fsl_iomuxc.h
imx6ul/imx6ul.h
project/main.c
stdio/include/ctype.h
stdio/include/div64.h
stdio/include/gcclib.h
stdio/include/kernel.h
stdio/include/printf.h
stdio/include/stdio.h
stdio/include/string.h
stdio/include/system.h
stdio/include/types.h
stdio/include/vsprintf.h
stdio/lib/ctype.c
stdio/lib/div64.c
stdio/lib/muldi3.c
stdio/lib/printf.c
stdio/lib/string.c
stdio/lib/vsprintf.c
/usr/include/ctype.h
/usr/include/printf.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/string.h
/usr/include/bits/endian.h
/usr/include/bits/floatn.h
/usr/include/bits/getopt_posix.h
/usr/include/bits/libc-header-start.h
/usr/include/bits/printf-ldbl.h
/usr/include/bits/stdint-intn.h
/usr/include/bits/stdint-uintn.h
/usr/include/bits/stdio-ldbl.h
/usr/include/bits/stdio.h
/usr/include/bits/stdio2.h
/usr/include/bits/stdio_lim.h
/usr/include/bits/string_fortified.h
/usr/include/bits/types.h
/usr/include/bits/types/FILE.h
/usr/include/bits/types/__FILE.h
/usr/include/bits/types/__fpos64_t.h
/usr/include/bits/types/__fpos_t.h
/usr/include/bits/types/cookie_io_functions_t.h
/usr/include/bits/types/locale_t.h
/usr/include/bits/types/struct_FILE.h
/usr/include/bits/wchar.h
/usr/include/bits/wordsize.h
/usr/include/features.h
/usr/include/strings.h
/usr/include/bits/endianness.h
/usr/include/bits/floatn-common.h
/usr/include/bits/getopt_core.h
/usr/include/bits/strings_fortified.h
/usr/include/bits/time64.h
/usr/include/bits/timesize.h
/usr/include/bits/types/__locale_t.h
/usr/include/bits/types/__mbstate_t.h
/usr/include/bits/typesizes.h
/usr/include/features-time64.h
/usr/include/gnu/stubs.h
/usr/include/stdc-predef.h
/usr/include/sys/cdefs.h
/usr/include/bits/long-double.h
/usr/include/gnu/stubs-32.h
/usr/include/gnu/stubs-64.h
/usr/include/gnu/stubs-x32.h
