<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Sat Oct 13 23:00:45 PDT 2018</date>
  <user>jignasap</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2018WW41</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr27</sip_relver>
  <sip_relname>ALL_2018WW41_R1p0_PICr27</sip_relname>
  <sip_owner>jignasap</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
 <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a href="https://hsdes.intel.com/appstore/article/#/1405328943/main">1405328943: "TFM: SBE Lintra OpenLatch "</a>:
                Open latch for endpoint is enabled in this release.
         </dd>
         <dd>                   
            2. <a href="https://hsdes.intel.com/appstore/article/#/1407066611/main">:1407066611: "FWD (PCR) [Security] Red Revolution VISA signals - SBE‚Äù</a>:
               For ADP VISA signals exposed in OEM unlock is RED for most IPs except selected IPS.
         </dd>
         <dd>                         
            3. <a href="https://hsdes.intel.com/appstore/article/#/1407277880/main">1407277880: "FWD (PCR) [SBE] IP Should Expose the visa_bypass_cr_out port of the Top ULM "</a>:
                created an outport sbe_visa_bypass_cr_out. The width of that bus is the same as the number of output lanes in top.
         </dd>
         <dd>                         
            4. <a href="https://hsdes.intel.com/appstore/article/#/1407528759/main">1407528759: "PC credit not returned once parity error detected in endpoint"</a>:
                pc credit does not get returned when the np with parity error injected is fixed. 
         </dd>
         <dd>                       
            5. <a href="https://hsdes.intel.com/appstore/article/#/1407063091/main">1407063091: "FWD (PCR) ADPLP-H Shared Lib Revision "</a>:
                Lib version and ensure these version has backward compatibility.  

      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
  <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<ul>
         <li>This SBE release uses the "IOSF_SVC_2018WW41"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.04&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0">https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.04&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0</a></li>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
