 Timing Path to counter/Q_reg[0]/D 
  
 Path Start Point : counter/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                | 
|    counter/Q_reg[0]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[0]/Q         DFF_X1        Fall  0.0890 0.0890 0.0120 1.04805  7.17837  8.22642           5       96.0486  F    D        | 
|    counter/i_0_0_1/A1         NOR2_X1       Fall  0.0890 0.0000 0.0120          1.41309                                                   | 
|    counter/i_0_0_1/ZN         NOR2_X1       Rise  0.1120 0.0230 0.0150 0.398116 1.06234  1.46046           1       96.0486                | 
|    counter/Q_reg[0]/D         DFF_X1        Rise  0.1120 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0150 1.41729  3.79861  5.2159            4       96.0486  FA   K        | 
|    counter/Q_reg[0]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0110 0.0110 | 
| data required time                       |  0.0110        | 
|                                          |                | 
| data arrival time                        |  0.1120        | 
| data required time                       | -0.0110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1010        | 
-------------------------------------------------------------


 Timing Path to counter/Q_reg[1]/D 
  
 Path Start Point : counter/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                | 
|    counter/Q_reg[1]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[1]/Q         DFF_X1        Fall  0.0850 0.0850 0.0100 0.814433 4.442    5.25643           3       96.0486  F    D        | 
|    counter/i_0_0_2/C1         AOI211_X1     Fall  0.0850 0.0000 0.0100          1.40282                                                   | 
|    counter/i_0_0_2/ZN         AOI211_X1     Rise  0.1220 0.0370 0.0300 0.578406 1.06234  1.64075           1       96.0486                | 
|    counter/Q_reg[1]/D         DFF_X1        Rise  0.1220 0.0000 0.0300          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0150 1.41729  3.79861  5.2159            4       96.0486  FA   K        | 
|    counter/Q_reg[1]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0160 0.0160 | 
| data required time                       |  0.0160        | 
|                                          |                | 
| data arrival time                        |  0.1220        | 
| data required time                       | -0.0160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to counter/Q_reg[2]/D 
  
 Path Start Point : counter/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                | 
|    counter/Q_reg[1]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[1]/Q         DFF_X1        Fall  0.0850 0.0850 0.0100 0.814433 4.442    5.25643           3       96.0486  F    D        | 
|    counter/i_0_0_5/A1         AOI22_X1      Fall  0.0850 0.0000 0.0100          1.50384                                                   | 
|    counter/i_0_0_5/ZN         AOI22_X1      Rise  0.1080 0.0230 0.0160 0.715643 1.56385  2.27949           1       96.0486                | 
|    counter/i_0_0_4/A2         NOR2_X1       Rise  0.1080 0.0000 0.0160          1.65135                                                   | 
|    counter/i_0_0_4/ZN         NOR2_X1       Fall  0.1190 0.0110 0.0070 0.323557 1.06234  1.3859            1       96.0486                | 
|    counter/Q_reg[2]/D         DFF_X1        Fall  0.1190 0.0000 0.0070          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0150 1.41729  3.79861  5.2159            4       96.0486  FA   K        | 
|    counter/Q_reg[2]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1190        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to counter/Q_reg[3]/D 
  
 Path Start Point : counter/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                | 
|    counter/Q_reg[3]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[3]/Q         DFF_X1        Fall  0.0950 0.0950 0.0160 1.94419  10.4362  12.3804           7       96.0486  F    D        | 
|    counter/i_0_0_6/C1         AOI211_X1     Fall  0.0950 0.0000 0.0160          1.40282                                                   | 
|    counter/i_0_0_6/ZN         AOI211_X1     Rise  0.1330 0.0380 0.0290 0.405174 1.06234  1.46752           1       96.0486                | 
|    counter/Q_reg[3]/D         DFF_X1        Rise  0.1330 0.0000 0.0290          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    counter/clk                              Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0150 1.41729  3.79861  5.2159            4       96.0486  FA   K        | 
|    counter/Q_reg[3]/CK        DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0150 0.0150 | 
| data required time                       |  0.0150        | 
|                                          |                | 
| data arrival time                        |  0.1330        | 
| data required time                       | -0.0150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1180        | 
-------------------------------------------------------------


 Timing Path to state_holder/Q_reg[0]/D 
  
 Path Start Point : counter/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : state_holder/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                                      Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                        | 
|    counter/Q_reg[3]/CK                DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[3]/Q                 DFF_X1        Rise  0.1090 0.1090 0.0310 1.94419  10.4362  12.3804           7       96.0486  F    D        | 
|    counter/Q[3]                                     Rise  0.1090 0.0000                                                                           | 
|    priority_encoder/reversed_priority               Rise  0.1090 0.0000                                                                           | 
|    priority_encoder/i_0_0/B1          AOI221_X1     Rise  0.1090 0.0000 0.0310          1.58162                                                   | 
|    priority_encoder/i_0_0/ZN          AOI221_X1     Fall  0.1350 0.0260 0.0100 0.86591  0.894119 1.76003           1       96.0486                | 
|    priority_encoder/A[0]                            Fall  0.1350 0.0000                                                                           | 
|    state_holder/D[0]                                Fall  0.1350 0.0000                                                                           | 
|    state_holder/i_0_1/A2              AND2_X1       Fall  0.1350 0.0000 0.0100          0.894119                                                  | 
|    state_holder/i_0_1/ZN              AND2_X1       Fall  0.1660 0.0310 0.0060 0.379922 1.06234  1.44226           1       96.0486                | 
|    state_holder/Q_reg[0]/D            DFF_X1        Fall  0.1660 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to state_holder/Q_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
|    state_holder/Q_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1660        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to state_holder/Q_reg[2]/D 
  
 Path Start Point : counter/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : state_holder/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                                      Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                        | 
|    counter/Q_reg[3]/CK                DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[3]/Q                 DFF_X1        Fall  0.0950 0.0950 0.0160 1.94419  10.4362  12.3804           7       96.0486  F    D        | 
|    counter/Q[3]                                     Fall  0.0950 0.0000                                                                           | 
|    priority_encoder/reversed_priority               Fall  0.0950 0.0000                                                                           | 
|    priority_encoder/i_0_11/A          AOI21_X1      Fall  0.0950 0.0000 0.0160          1.53534                                                   | 
|    priority_encoder/i_0_11/ZN         AOI21_X1      Rise  0.1290 0.0340 0.0170 0.520475 1.55272  2.07319           1       96.0486                | 
|    priority_encoder/i_0_10/A3         NOR3_X1       Rise  0.1290 0.0000 0.0170          1.6163                                                    | 
|    priority_encoder/i_0_10/ZN         NOR3_X1       Fall  0.1420 0.0130 0.0070 0.643772 0.894119 1.53789           1       96.0486                | 
|    priority_encoder/A[2]                            Fall  0.1420 0.0000                                                                           | 
|    state_holder/D[2]                                Fall  0.1420 0.0000                                                                           | 
|    state_holder/i_0_3/A2              AND2_X1       Fall  0.1420 0.0000 0.0070          0.894119                                                  | 
|    state_holder/i_0_3/ZN              AND2_X1       Fall  0.1720 0.0300 0.0060 0.505501 1.06234  1.56784           1       96.0486                | 
|    state_holder/Q_reg[2]/D            DFF_X1        Fall  0.1720 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to state_holder/Q_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
|    state_holder/Q_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1720        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1700        | 
-------------------------------------------------------------


 Timing Path to state_holder/Q_reg[1]/D 
  
 Path Start Point : counter/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : state_holder/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    counter/clk                                      Rise  0.0000 0.0000                                                                           | 
|    counter/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    counter/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.0000 0.0000 0.0140 1.41729  3.42576  4.84305           4       96.0486  FA   K        | 
| Data Path:                                                                                                                                        | 
|    counter/Q_reg[3]/CK                DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[3]/Q                 DFF_X1        Fall  0.0950 0.0950 0.0160 1.94419  10.4362  12.3804           7       96.0486  F    D        | 
|    counter/Q[3]                                     Fall  0.0950 0.0000                                                                           | 
|    priority_encoder/reversed_priority               Fall  0.0950 0.0000                                                                           | 
|    priority_encoder/i_0_7/B2          OAI22_X1      Fall  0.0950 0.0000 0.0160          1.55047                                                   | 
|    priority_encoder/i_0_7/ZN          OAI22_X1      Rise  0.1380 0.0430 0.0180 0.320779 1.41309  1.73387           1       96.0486                | 
|    priority_encoder/i_0_6/A1          NOR2_X1       Rise  0.1380 0.0000 0.0180          1.71447                                                   | 
|    priority_encoder/i_0_6/ZN          NOR2_X1       Fall  0.1480 0.0100 0.0060 0.585517 0.894119 1.47964           1       96.0486                | 
|    priority_encoder/A[1]                            Fall  0.1480 0.0000                                                                           | 
|    state_holder/D[1]                                Fall  0.1480 0.0000                                                                           | 
|    state_holder/i_0_2/A2              AND2_X1       Fall  0.1480 0.0000 0.0060          0.894119                                                  | 
|    state_holder/i_0_2/ZN              AND2_X1       Fall  0.1770 0.0290 0.0060 0.277793 1.06234  1.34014           1       96.0486                | 
|    state_holder/Q_reg[1]/D            DFF_X1        Fall  0.1770 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to state_holder/Q_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
|    state_holder/Q_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1770        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to display[1] 
  
 Path Start Point : state_holder/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[1]/Q  DFF_X1 Fall  0.0980 0.0980 0.0190 0.970387 13.8328  14.8032           4       96.0486  F             | 
|    state_holder/Q[1]               Fall  0.0980 0.0000                                                                           | 
|    display[1]                      Fall  0.0980 0.0000 0.0190          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3980         | 
---------------------------------------------------------------


 Timing Path to display[0] 
  
 Path Start Point : state_holder/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[0]/Q  DFF_X1 Fall  0.0990 0.0990 0.0190 1.64232  13.9832  15.6256           4       96.0486  F             | 
|    state_holder/Q[0]               Fall  0.0990 0.0000                                                                           | 
|    display[0]                      Fall  0.0990 0.0000 0.0190          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0990         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3990         | 
---------------------------------------------------------------


 Timing Path to display[2] 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[2]/Q  DFF_X1 Fall  0.1030 0.1030 0.0230 1.89587  16.969   18.8648           7       96.0486  F             | 
|    state_holder/Q[2]               Fall  0.1030 0.0000                                                                           | 
|    display[2]                      Fall  0.1040 0.0010 0.0230          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.1040         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.4040         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 266M, CVMEM - 1758M, PVMEM - 1992M)
