Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Sep 28 00:08:02 2023
| Host         : r7cad-tsmc40r2 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.233        0.000                      0                10397        0.063        0.000                      0                10397        1.100        0.000                       0                  3839  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sclk                             {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ember_fpga_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                   0.233        0.000                      0                 7443        0.063        0.000                      0                 7443        4.600        0.000                       0                  3832  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0        0.502        0.000                      0                 7443        0.263        0.000                      0                 7443        4.600        0.000                       0                  3834  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_ember_fpga_clk_wiz_0  clk_out1_ember_fpga_clk_wiz_0        3.084        0.000                      0                 2953        0.603        0.000                      0                 2953  
**async_default**              sclk                           sclk                                 2.815        0.000                      0                 2953        0.403        0.000                      0                 2953  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 1.929ns (20.713%)  route 7.384ns (79.287%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.470    13.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X21Y239        LUT2 (Prop_lut2_I1_O)        0.043    13.447 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/failure_counter[0]_i_4/O
                         net (fo=45, routed)          0.734    14.182    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_0
    SLICE_X13Y245        LUT6 (Prop_lut6_I4_O)        0.043    14.225 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[17]_i_2/O
                         net (fo=1, routed)           0.000    14.225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[17]_i_2_n_0
    SLICE_X13Y245        MUXF7 (Prop_muxf7_I0_O)      0.107    14.332 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]_i_1/O
                         net (fo=1, routed)           0.402    14.733    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]_i_1_n_0
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150    15.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/C
                         clock pessimism              0.385    15.391    
                         clock uncertainty           -0.335    15.056    
    SLICE_X17Y244        FDCE (Setup_fdce_C_D)       -0.089    14.967    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.865ns (20.378%)  route 7.287ns (79.622%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.587    14.572    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X19Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149    15.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X19Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]/C
                         clock pessimism              0.385    15.390    
                         clock uncertainty           -0.335    15.055    
    SLICE_X19Y243        FDCE (Setup_fdce_C_CE)      -0.201    14.854    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.865ns (20.389%)  route 7.282ns (79.611%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.582    14.567    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150    15.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/C
                         clock pessimism              0.385    15.391    
                         clock uncertainty           -0.335    15.056    
    SLICE_X17Y244        FDCE (Setup_fdce_C_CE)      -0.201    14.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.865ns (20.389%)  route 7.282ns (79.611%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.582    14.567    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150    15.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/C
                         clock pessimism              0.385    15.391    
                         clock uncertainty           -0.335    15.056    
    SLICE_X17Y244        FDCE (Setup_fdce_C_CE)      -0.201    14.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.865ns (20.378%)  route 7.287ns (79.622%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.587    14.572    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149    15.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/C
                         clock pessimism              0.385    15.390    
                         clock uncertainty           -0.335    15.055    
    SLICE_X18Y243        FDCE (Setup_fdce_C_CE)      -0.178    14.877    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.865ns (20.378%)  route 7.287ns (79.622%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.587    14.572    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149    15.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]/C
                         clock pessimism              0.385    15.390    
                         clock uncertainty           -0.335    15.055    
    SLICE_X18Y243        FDCE (Setup_fdce_C_CE)      -0.178    14.877    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.865ns (20.436%)  route 7.261ns (79.564%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.561    14.546    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149    15.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]/C
                         clock pessimism              0.385    15.390    
                         clock uncertainty           -0.335    15.055    
    SLICE_X21Y244        FDCE (Setup_fdce_C_CE)      -0.201    14.854    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.865ns (20.436%)  route 7.261ns (79.564%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.561    14.546    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149    15.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]/C
                         clock pessimism              0.385    15.390    
                         clock uncertainty           -0.335    15.055    
    SLICE_X21Y244        FDCE (Setup_fdce_C_CE)      -0.201    14.854    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 1.865ns (20.383%)  route 7.285ns (79.617%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.585    14.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X18Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150    15.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/C
                         clock pessimism              0.385    15.391    
                         clock uncertainty           -0.335    15.056    
    SLICE_X18Y245        FDCE (Setup_fdce_C_CE)      -0.178    14.878    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 1.865ns (20.416%)  route 7.270ns (79.584%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272     5.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259     5.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630     6.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     6.352 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000     6.352    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517     6.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     7.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     7.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     7.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     7.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     8.508    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     8.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     8.900    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     8.943 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     9.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     9.328 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     9.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043    10.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213    10.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043    10.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275    10.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043    10.665 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190    10.855    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.138 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489    11.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043    11.670 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232    11.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043    11.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393    12.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043    12.381 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301    12.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    12.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495    13.430    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043    13.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234    13.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043    13.750 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192    13.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043    13.985 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.570    14.555    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X20Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149    15.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/C
                         clock pessimism              0.385    15.390    
                         clock uncertainty           -0.335    15.055    
    SLICE_X20Y245        FDCE (Setup_fdce_C_CE)      -0.178    14.877    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.579     2.200    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y248        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/Q
                         net (fo=3, routed)           0.196     2.496    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[13]
    SLICE_X11Y248        LUT6 (Prop_lut6_I5_O)        0.028     2.524 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][13]_i_1/O
                         net (fo=1, routed)           0.000     2.524    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][13]_i_1_n_0
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.784     2.684    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/C
                         clock pessimism             -0.484     2.200    
                         clock uncertainty            0.200     2.400    
    SLICE_X11Y248        FDCE (Hold_fdce_C_D)         0.061     2.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.656     2.277    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDCE (Prop_fdce_C_Q)         0.100     2.377 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/Q
                         net (fo=3, routed)           0.197     2.574    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[22]
    SLICE_X15Y257        LUT6 (Prop_lut6_I5_O)        0.028     2.602 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][22]_i_1/O
                         net (fo=1, routed)           0.000     2.602    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][22]_i_1_n_0
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.882     2.782    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/C
                         clock pessimism             -0.505     2.277    
                         clock uncertainty            0.200     2.477    
    SLICE_X15Y257        FDCE (Hold_fdce_C_D)         0.061     2.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.579     2.200    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y248        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/Q
                         net (fo=3, routed)           0.197     2.497    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[13]
    SLICE_X11Y248        LUT6 (Prop_lut6_I5_O)        0.028     2.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1/O
                         net (fo=1, routed)           0.000     2.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1_n_0
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.784     2.684    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                         clock pessimism             -0.484     2.200    
                         clock uncertainty            0.200     2.400    
    SLICE_X11Y248        FDCE (Hold_fdce_C_D)         0.060     2.460    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.656     2.277    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDCE (Prop_fdce_C_Q)         0.100     2.377 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/Q
                         net (fo=3, routed)           0.197     2.574    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[22]
    SLICE_X15Y257        LUT6 (Prop_lut6_I5_O)        0.028     2.602 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1/O
                         net (fo=1, routed)           0.000     2.602    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1_n_0
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.882     2.782    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                         clock pessimism             -0.505     2.277    
                         clock uncertainty            0.200     2.477    
    SLICE_X15Y257        FDCE (Hold_fdce_C_D)         0.060     2.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.756%)  route 0.202ns (61.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X30Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDCE (Prop_fdce_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/Q
                         net (fo=5, routed)           0.202     2.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]
    SLICE_X30Y261        LUT6 (Prop_lut6_I5_O)        0.028     2.538 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]_i_1_n_0
    SLICE_X30Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X30Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
                         clock pessimism             -0.497     2.208    
                         clock uncertainty            0.200     2.408    
    SLICE_X30Y261        FDCE (Hold_fdce_C_D)         0.060     2.468    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sa_do[35]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][35]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.250ns (31.777%)  route 2.684ns (68.223%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    D13                                               0.000     2.000 r  sa_do[35] (IN)
                         net (fo=0)                   0.000     2.000    sa_do[35]
    D13                  IBUF (Prop_ibuf_I_O)         1.178     3.178 r  sa_do_IBUF[35]_inst/O
                         net (fo=8, routed)           2.472     5.650    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[35]
    SLICE_X10Y250        LUT6 (Prop_lut6_I5_O)        0.036     5.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][35]_i_2/O
                         net (fo=1, routed)           0.211     5.898    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][35]_i_2_n_0
    SLICE_X10Y249        LUT4 (Prop_lut4_I0_O)        0.036     5.934 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][35]_i_1/O
                         net (fo=1, routed)           0.000     5.934    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][35]_i_1_n_0
    SLICE_X10Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.292     5.440    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][35]/C
                         clock pessimism              0.000     5.440    
                         clock uncertainty            0.235     5.675    
    SLICE_X10Y249        FDCE (Hold_fdce_C_D)         0.188     5.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][35]
  -------------------------------------------------------------------
                         required time                         -5.863    
                         arrival time                           5.934    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.705%)  route 0.203ns (61.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.573     2.194    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDCE (Prop_fdce_C_Q)         0.100     2.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/Q
                         net (fo=3, routed)           0.203     2.497    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[46]
    SLICE_X26Y249        LUT6 (Prop_lut6_I5_O)        0.028     2.525 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][46]_i_1/O
                         net (fo=1, routed)           0.000     2.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][46]_i_1_n_0
    SLICE_X26Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.778     2.678    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
                         clock pessimism             -0.484     2.194    
                         clock uncertainty            0.200     2.394    
    SLICE_X26Y249        FDCE (Hold_fdce_C_D)         0.060     2.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.503%)  route 0.204ns (61.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y260        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y260        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/Q
                         net (fo=4, routed)           0.204     2.512    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]
    SLICE_X28Y260        LUT3 (Prop_lut3_I2_O)        0.028     2.540 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr[7]_i_2/O
                         net (fo=1, routed)           0.000     2.540    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr[7]_i_2_n_0
    SLICE_X28Y260        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y260        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
                         clock pessimism             -0.497     2.208    
                         clock uncertainty            0.200     2.408    
    SLICE_X28Y260        FDPE (Hold_fdpe_C_D)         0.061     2.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sa_do[46]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][46]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.238ns (30.531%)  route 2.817ns (69.469%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    E15                                               0.000     2.000 r  sa_do[46] (IN)
                         net (fo=0)                   0.000     2.000    sa_do[46]
    E15                  IBUF (Prop_ibuf_I_O)         1.166     3.166 r  sa_do_IBUF[46]_inst/O
                         net (fo=8, routed)           2.437     5.603    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[46]
    SLICE_X24Y252        LUT6 (Prop_lut6_I1_O)        0.036     5.639 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][46]_i_2/O
                         net (fo=1, routed)           0.380     6.019    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][46]_i_2_n_0
    SLICE_X24Y252        LUT4 (Prop_lut4_I0_O)        0.036     6.055 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][46]_i_1/O
                         net (fo=1, routed)           0.000     6.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][46]_i_1_n_0
    SLICE_X24Y252        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.446     5.594    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y252        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][46]/C
                         clock pessimism              0.000     5.594    
                         clock uncertainty            0.235     5.829    
    SLICE_X24Y252        FDCE (Hold_fdce_C_D)         0.154     5.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][46]
  -------------------------------------------------------------------
                         required time                         -5.983    
                         arrival time                           6.055    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sa_do[46]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.401ns (35.830%)  route 2.509ns (64.170%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    E15                                               0.000     2.000 r  sa_do[46] (IN)
                         net (fo=0)                   0.000     2.000    sa_do[46]
    E15                  IBUF (Prop_ibuf_I_O)         1.166     3.166 r  sa_do_IBUF[46]_inst/O
                         net (fo=8, routed)           2.348     5.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[46]
    SLICE_X22Y245        LUT2 (Prop_lut2_I0_O)        0.040     5.555 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[46]_i_7/O
                         net (fo=1, routed)           0.161     5.716    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[46]_i_7_n_0
    SLICE_X23Y247        LUT6 (Prop_lut6_I5_O)        0.109     5.825 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[46]_i_3/O
                         net (fo=1, routed)           0.000     5.825    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[46]_i_3_n_0
    SLICE_X23Y247        MUXF7 (Prop_muxf7_I1_O)      0.086     5.911 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]_i_1/O
                         net (fo=1, routed)           0.000     5.911    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]_i_1_n_0
    SLICE_X23Y247        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.289     5.437    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y247        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/C
                         clock pessimism              0.000     5.437    
                         clock uncertainty            0.235     5.672    
    SLICE_X23Y247        FDCE (Hold_fdce_C_D)         0.164     5.836    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]
  -------------------------------------------------------------------
                         required time                         -5.836    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X22Y235  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[85]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X36Y245  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][23]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X16Y220  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][154]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X16Y220  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][155]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X25Y226  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][148]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X9Y222   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[97]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X11Y227  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][40]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X15Y225  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][40]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X28Y233  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X29Y233  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X42Y235  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X42Y235  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X42Y235  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X44Y235  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X42Y235  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X17Y244  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X28Y234  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y217  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][62]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X6Y208   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X6Y208   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y231  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y231  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y231  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y232  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y232  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y232  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y232  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X34Y233  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 1.929ns (20.713%)  route 7.384ns (79.287%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.470     6.147    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X21Y239        LUT2 (Prop_lut2_I1_O)        0.043     6.190 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/failure_counter[0]_i_4/O
                         net (fo=45, routed)          0.734     6.924    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_0
    SLICE_X13Y245        LUT6 (Prop_lut6_I4_O)        0.043     6.967 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[17]_i_2/O
                         net (fo=1, routed)           0.000     6.967    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[17]_i_2_n_0
    SLICE_X13Y245        MUXF7 (Prop_muxf7_I0_O)      0.107     7.074 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]_i_1/O
                         net (fo=1, routed)           0.402     7.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]_i_1_n_0
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150     8.687    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/C
                         clock pessimism             -0.554     8.134    
                         clock uncertainty           -0.066     8.067    
    SLICE_X17Y244        FDCE (Setup_fdce_C_D)       -0.089     7.978    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.865ns (20.378%)  route 7.287ns (79.622%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.587     7.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X19Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149     8.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X19Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]/C
                         clock pessimism             -0.554     8.133    
                         clock uncertainty           -0.066     8.066    
    SLICE_X19Y243        FDCE (Setup_fdce_C_CE)      -0.201     7.865    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[20]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.865ns (20.389%)  route 7.282ns (79.611%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.582     7.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150     8.687    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]/C
                         clock pessimism             -0.554     8.134    
                         clock uncertainty           -0.066     8.067    
    SLICE_X17Y244        FDCE (Setup_fdce_C_CE)      -0.201     7.866    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[17]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.865ns (20.389%)  route 7.282ns (79.611%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.582     7.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150     8.687    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/C
                         clock pessimism             -0.554     8.134    
                         clock uncertainty           -0.066     8.067    
    SLICE_X17Y244        FDCE (Setup_fdce_C_CE)      -0.201     7.866    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.865ns (20.378%)  route 7.287ns (79.622%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.587     7.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149     8.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/C
                         clock pessimism             -0.554     8.133    
                         clock uncertainty           -0.066     8.066    
    SLICE_X18Y243        FDCE (Setup_fdce_C_CE)      -0.178     7.888    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.865ns (20.378%)  route 7.287ns (79.622%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.587     7.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149     8.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y243        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]/C
                         clock pessimism             -0.554     8.133    
                         clock uncertainty           -0.066     8.066    
    SLICE_X18Y243        FDCE (Setup_fdce_C_CE)      -0.178     7.888    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[34]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.865ns (20.436%)  route 7.261ns (79.564%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.561     7.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149     8.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]/C
                         clock pessimism             -0.554     8.133    
                         clock uncertainty           -0.066     8.066    
    SLICE_X21Y244        FDCE (Setup_fdce_C_CE)      -0.201     7.865    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[27]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.865ns (20.436%)  route 7.261ns (79.564%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.561     7.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149     8.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X21Y244        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]/C
                         clock pessimism             -0.554     8.133    
                         clock uncertainty           -0.066     8.066    
    SLICE_X21Y244        FDCE (Setup_fdce_C_CE)      -0.201     7.865    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[36]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 1.865ns (20.383%)  route 7.285ns (79.617%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.585     7.313    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X18Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.150     8.687    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/C
                         clock pessimism             -0.554     8.134    
                         clock uncertainty           -0.066     8.067    
    SLICE_X18Y245        FDCE (Setup_fdce_C_CE)      -0.178     7.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 1.865ns (20.416%)  route 7.270ns (79.584%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.272    -1.837    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y225        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y225        FDCE (Prop_fdce_C_Q)         0.259    -1.578 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=116, routed)         0.630    -0.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[5]_i_10_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043    -0.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52/O
                         net (fo=1, routed)           0.000    -0.905    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_52_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37/O
                         net (fo=1, routed)           0.517    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_37_n_0
    SLICE_X14Y229        LUT6 (Prop_lut6_I3_O)        0.124    -0.156 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_30/O
                         net (fo=3, routed)           0.422     0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_20
    SLICE_X15Y232        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61/O
                         net (fo=3, routed)           0.324     0.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_61_n_0
    SLICE_X15Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.676 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_53/O
                         net (fo=11, routed)          0.574     1.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X16Y230        LUT6 (Prop_lut6_I5_O)        0.043     1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_28/O
                         net (fo=24, routed)          0.349     1.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_0
    SLICE_X19Y230        LUT4 (Prop_lut4_I1_O)        0.043     1.686 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47/O
                         net (fo=1, routed)           0.342     2.028    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_47_n_0
    SLICE_X20Y231        LUT5 (Prop_lut5_I0_O)        0.043     2.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36/O
                         net (fo=1, routed)           0.193     2.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_36_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[6]_i_29/CO[3]
                         net (fo=4, routed)           0.334     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7][0]
    SLICE_X21Y232        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_42/O
                         net (fo=24, routed)          0.213     3.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22_8
    SLICE_X21Y233        LUT3 (Prop_lut3_I1_O)        0.043     3.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26/O
                         net (fo=4, routed)           0.275     3.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_26_n_0
    SLICE_X18Y233        LUT6 (Prop_lut6_I0_O)        0.043     3.408 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34/O
                         net (fo=1, routed)           0.190     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[152]_i_34_n_0
    SLICE_X18Y234        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.881 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr_reg[152]_i_22/CO[3]
                         net (fo=10, routed)          0.489     4.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_incr_en1
    SLICE_X19Y234        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter[7]_i_9/O
                         net (fo=1, routed)           0.232     4.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_3
    SLICE_X19Y235        LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/attempts_counter[7]_i_6/O
                         net (fo=17, routed)          0.393     5.080    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_13_0
    SLICE_X23Y234        LUT6 (Prop_lut6_I1_O)        0.043     5.123 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13/O
                         net (fo=1, routed)           0.301     5.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[44]_i_13_n_0
    SLICE_X22Y234        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.678 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[44]_i_7/CO[3]
                         net (fo=6, routed)           0.495     6.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[7]_0[0]
    SLICE_X23Y238        LUT3 (Prop_lut3_I0_O)        0.043     6.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_11/O
                         net (fo=1, routed)           0.234     6.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[47]_1
    SLICE_X25Y238        LUT6 (Prop_lut6_I2_O)        0.043     6.493 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6/O
                         net (fo=1, routed)           0.192     6.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_6_n_0
    SLICE_X25Y240        LUT6 (Prop_lut6_I3_O)        0.043     6.728 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.570     7.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X20Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         1.149     8.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y245        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/C
                         clock pessimism             -0.554     8.133    
                         clock uncertainty           -0.066     8.066    
    SLICE_X20Y245        FDCE (Setup_fdce_C_CE)      -0.178     7.888    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  0.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.579    -0.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y248        FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/Q
                         net (fo=3, routed)           0.196    -0.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[13]
    SLICE_X11Y248        LUT6 (Prop_lut6_I5_O)        0.028    -0.144 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][13]_i_1_n_0
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.784    -0.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]/C
                         clock pessimism              0.027    -0.469    
    SLICE_X11Y248        FDCE (Hold_fdce_C_D)         0.061    -0.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][13]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.656    -0.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDCE (Prop_fdce_C_Q)         0.100    -0.292 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/Q
                         net (fo=3, routed)           0.197    -0.095    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[22]
    SLICE_X15Y257        LUT6 (Prop_lut6_I5_O)        0.028    -0.067 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][22]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][22]_i_1_n_0
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.882    -0.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]/C
                         clock pessimism              0.006    -0.392    
    SLICE_X15Y257        FDCE (Hold_fdce_C_D)         0.061    -0.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.656    -0.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDCE (Prop_fdce_C_Q)         0.100    -0.292 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/Q
                         net (fo=3, routed)           0.197    -0.095    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[22]
    SLICE_X15Y257        LUT6 (Prop_lut6_I5_O)        0.028    -0.067 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1_n_0
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.882    -0.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                         clock pessimism              0.006    -0.392    
    SLICE_X15Y257        FDCE (Hold_fdce_C_D)         0.060    -0.332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.579    -0.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y248        FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/Q
                         net (fo=3, routed)           0.197    -0.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[13]
    SLICE_X11Y248        LUT6 (Prop_lut6_I5_O)        0.028    -0.144 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1_n_0
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.784    -0.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X11Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                         clock pessimism              0.027    -0.469    
    SLICE_X11Y248        FDCE (Hold_fdce_C_D)         0.060    -0.409    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.756%)  route 0.202ns (61.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X30Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDCE (Prop_fdce_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/Q
                         net (fo=5, routed)           0.202    -0.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]
    SLICE_X30Y261        LUT6 (Prop_lut6_I5_O)        0.028    -0.130 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]_i_1_n_0
    SLICE_X30Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874    -0.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X30Y261        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
                         clock pessimism              0.014    -0.461    
    SLICE_X30Y261        FDCE (Hold_fdce_C_D)         0.060    -0.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.705%)  route 0.203ns (61.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.573    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/Q
                         net (fo=3, routed)           0.203    -0.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[46]
    SLICE_X26Y249        LUT6 (Prop_lut6_I5_O)        0.028    -0.144 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][46]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][46]_i_1_n_0
    SLICE_X26Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.778    -0.501    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
                         clock pessimism              0.027    -0.475    
    SLICE_X26Y249        FDCE (Hold_fdce_C_D)         0.060    -0.415    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.503%)  route 0.204ns (61.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y260        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/Q
                         net (fo=4, routed)           0.204    -0.156    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]
    SLICE_X28Y260        LUT3 (Prop_lut3_I2_O)        0.028    -0.128 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr[7]_i_2_n_0
    SLICE_X28Y260        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874    -0.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y260        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]/C
                         clock pessimism              0.014    -0.461    
    SLICE_X28Y260        FDPE (Hold_fdpe_C_D)         0.061    -0.400    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.208ns (57.357%)  route 0.155ns (42.643%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.573    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y235        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y235        FDCE (Prop_fdce_C_Q)         0.091    -0.384 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_rep__2/Q
                         net (fo=109, routed)         0.155    -0.229    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_rep__2_0
    SLICE_X15Y239        LUT6 (Prop_lut6_I2_O)        0.066    -0.163 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[45]_i_3/O
                         net (fo=1, routed)           0.000    -0.163    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[45]_i_3_n_0
    SLICE_X15Y239        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.112 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]_i_1_n_0
    SLICE_X15Y239        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=510, routed)         0.781    -0.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y239        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/C
                         clock pessimism              0.040    -0.459    
    SLICE_X15Y239        FDCE (Hold_fdce_C_D)         0.070    -0.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.935%)  route 0.228ns (64.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.571    -0.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X23Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y236        FDCE (Prop_fdce_C_Q)         0.100    -0.438 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[41]/Q
                         net (fo=1, routed)           0.228    -0.209    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[41]
    SLICE_X23Y241        LUT6 (Prop_lut6_I1_O)        0.028    -0.181 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[42]
    SLICE_X23Y241        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.779    -0.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X23Y241        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[42]/C
                         clock pessimism              0.049    -0.521    
    SLICE_X23Y241        FDCE (Hold_fdce_C_D)         0.060    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[42]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.155ns (41.515%)  route 0.218ns (58.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.568    -0.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_fdce_C_Q)         0.091    -0.450 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[55]/Q
                         net (fo=1, routed)           0.218    -0.231    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[55]
    SLICE_X27Y238        LUT3 (Prop_lut3_I1_O)        0.064    -0.167 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[56]
    SLICE_X27Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.775    -0.573    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X27Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[56]/C
                         clock pessimism              0.067    -0.507    
    SLICE_X27Y238        FDCE (Hold_fdce_C_D)         0.060    -0.447    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[56]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y15   ember_fpga_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X22Y235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[85]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X36Y245    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][23]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X16Y220    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][154]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X16Y220    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][155]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X25Y226    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][148]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X9Y222     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[97]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X22Y235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[85]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X25Y226    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][148]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X15Y225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][40]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X13Y224    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][34]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X13Y224    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][35]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X45Y251    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X45Y251    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X14Y222    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][37]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X14Y222    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][39]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X26Y221    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][55]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y232    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y232    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y232    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y232    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y228    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y233    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y233    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y233    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y233    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.621     4.455    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y234        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.139     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y234        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]/C
                         clock pessimism             -0.657     7.818    
                         clock uncertainty           -0.066     7.751    
    SLICE_X26Y234        FDCE (Recov_fdce_C_CLR)     -0.212     7.539    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.266ns (4.248%)  route 5.996ns (95.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.532     4.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y236        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X26Y236        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.266ns (4.249%)  route 5.994ns (95.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.530     4.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X27Y236        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X27Y236        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.266ns (4.249%)  route 5.994ns (95.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.530     4.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X27Y236        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X27Y236        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431     4.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431     4.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431     4.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431     4.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141     8.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]/C
                         clock pessimism             -0.657     7.820    
                         clock uncertainty           -0.066     7.753    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212     7.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.266ns (4.345%)  route 5.857ns (95.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.393     4.227    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X13Y227        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y227        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X13Y227        FDCE (Recov_fdce_C_CLR)     -0.212     7.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.266ns (4.345%)  route 5.857ns (95.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439    -1.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223    -1.672 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464    -1.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043    -1.165 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.393     4.227    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X13Y227        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y227        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X13Y227        FDCE (Recov_fdce_C_CLR)     -0.212     7.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  3.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.579%)  route 0.439ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.200     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X33Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874    -0.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X33Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]/C
                         clock pessimism              0.047    -0.428    
    SLICE_X33Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.497    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.250%)  route 0.423ns (76.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.183     0.090    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X31Y255        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X31Y255        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X31Y255        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.495%)  route 0.441ns (77.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.202     0.108    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X32Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874    -0.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X32Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]/C
                         clock pessimism              0.047    -0.428    
    SLICE_X32Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.497    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.684%)  route 0.436ns (77.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.197     0.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X29Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X29Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X29Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.684%)  route 0.436ns (77.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.197     0.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X29Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X29Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X29Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648    -0.461    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100    -0.361 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.121    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028    -0.093 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X29Y255        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X29Y255        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/C
                         clock pessimism              0.028    -0.445    
    SLICE_X29Y255        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        2.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.621    11.713    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y234        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.139    14.793    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y234        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]/C
                         clock pessimism              0.282    15.075    
                         clock uncertainty           -0.335    14.740    
    SLICE_X26Y234        FDCE (Recov_fdce_C_CLR)     -0.212    14.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[89]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.266ns (4.248%)  route 5.996ns (95.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.532    11.624    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y236        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X26Y236        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.266ns (4.249%)  route 5.994ns (95.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.530    11.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X27Y236        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X27Y236        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[33]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.266ns (4.249%)  route 5.994ns (95.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.530    11.622    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X27Y236        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y236        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X27Y236        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431    11.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[33]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431    11.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[36]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431    11.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.266ns (4.317%)  route 5.895ns (95.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.431    11.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X26Y238        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.141    14.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y238        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]/C
                         clock pessimism              0.282    15.077    
                         clock uncertainty           -0.335    14.742    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.212    14.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/addr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.266ns (4.345%)  route 5.857ns (95.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.393    11.485    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X13Y227        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y227        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X13Y227        FDCE (Recov_fdce_C_CLR)     -0.212    14.527    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][106]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.266ns (4.345%)  route 5.857ns (95.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.439     5.362    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.223     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.464     6.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.043     6.092 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        5.393    11.485    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X13Y227        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y227        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X13Y227        FDCE (Recov_fdce_C_CLR)     -0.212    14.527    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][33]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.579%)  route 0.439ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.200     2.775    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X33Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X33Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]/C
                         clock pessimism             -0.464     2.241    
                         clock uncertainty            0.200     2.441    
    SLICE_X33Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.372    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.250%)  route 0.423ns (76.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.183     2.758    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X31Y255        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X31Y255        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X31Y255        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.495%)  route 0.441ns (77.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.202     2.777    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X32Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X32Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]/C
                         clock pessimism             -0.464     2.241    
                         clock uncertainty            0.200     2.441    
    SLICE_X32Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.372    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.684%)  route 0.436ns (77.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.197     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X29Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X29Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X29Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.684%)  route 0.436ns (77.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.197     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X29Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X29Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X29Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][28]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X28Y256        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X28Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.600%)  route 0.438ns (77.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.648     2.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X29Y261        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y261        FDPE (Prop_fdpe_C_Q)         0.100     2.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X29Y256        LUT2 (Prop_lut2_I0_O)        0.028     2.575 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.199     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X29Y255        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3324, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X29Y255        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/C
                         clock pessimism             -0.483     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X29Y255        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.419    





