verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../Module_Dev.gen/sources_1/bd/validation_example/ipshared/ec67/hdl" --include "../../../../Module_Dev.gen/sources_1/bd/validation_example/ipshared/b28c/hdl" \
"../../../bd/validation_example/ip/validation_example_processing_system7_0_0/sim/validation_example_processing_system7_0_0.v" \
"../../../bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v" \
"../../../bd/validation_example/ipshared/3265/src/Platform_IO.v" \
"../../../bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0.v" \
"../../../bd/validation_example/ip/validation_example_Module_Validation_Pl_0_0/sim/validation_example_Module_Validation_Pl_0_0.v" \
"../../../bd/validation_example/ip/validation_example_Module_Validation_Pl_0_bram_0/sim/validation_example_Module_Validation_Pl_0_bram_0.v" \
"../../../bd/validation_example/ip/validation_example_xlslice_0_0/sim/validation_example_xlslice_0_0.v" \
"../../../bd/validation_example/ip/validation_example_xlconcat_0_0/sim/validation_example_xlconcat_0_0.v" \
"../../../bd/validation_example/ip/validation_example_xlconstant_0_0/sim/validation_example_xlconstant_0_0.v" \
"../../../bd/validation_example/ip/validation_example_auto_pc_0/sim/validation_example_auto_pc_0.v" \
"../../../bd/validation_example/sim/validation_example.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
