\hypertarget{group___i_r_d_a___state}{}\section{I\+R\+DA State}
\label{group___i_r_d_a___state}\index{I\+R\+D\+A State@{I\+R\+D\+A State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___i_r_d_a___state_gafe8a4ac9dd67528fba0e452fc9fa38d6}{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___i_r_d_a___state_ga45411b354a12cbbde6a510fc4713c1b2}{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i_r_d_a___state_gafe8a4ac9dd67528fba0e452fc9fa38d6}\label{group___i_r_d_a___state_gafe8a4ac9dd67528fba0e452fc9fa38d6}} 
\index{I\+R\+D\+A State@{I\+R\+D\+A State}!I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE@{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE@{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}!I\+R\+D\+A State@{I\+R\+D\+A State}}
\subsubsection{\texorpdfstring{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}{IRDA\_STATE\_DISABLE}}
{\footnotesize\ttfamily \#define I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE~(0x00000000\+U)}

I\+R\+DA disabled \mbox{\Hypertarget{group___i_r_d_a___state_ga45411b354a12cbbde6a510fc4713c1b2}\label{group___i_r_d_a___state_ga45411b354a12cbbde6a510fc4713c1b2}} 
\index{I\+R\+D\+A State@{I\+R\+D\+A State}!I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE@{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}}
\index{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE@{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}!I\+R\+D\+A State@{I\+R\+D\+A State}}
\subsubsection{\texorpdfstring{I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}{IRDA\_STATE\_ENABLE}}
{\footnotesize\ttfamily \#define I\+R\+D\+A\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})}

I\+R\+DA enabled 