HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Minimal_SoC
Implementation;Synthesis|| CG360 ||@W:Removing wire RDW, as there is no assignment to it.||Minimal_SoC.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/289||ramblocks.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/43
Implementation;Synthesis|| CG360 ||@W:Removing wire WDY, as there is no assignment to it.||Minimal_SoC.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/290||ramblocks.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire RDY, as there is no assignment to it.||Minimal_SoC.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/291||ramblocks.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire RDYY, as there is no assignment to it.||Minimal_SoC.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/292||ramblocks.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object ACMDATA is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/298||acmtable.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v'/linenumber/27
Implementation;Synthesis|| CG133 ||@W:Object MULT is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/473||coreabc.v(696);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/696
Implementation;Synthesis|| CG133 ||@W:Object A is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/474||coreabc.v(697);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/697
Implementation;Synthesis|| CG133 ||@W:Object B is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/475||coreabc.v(698);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/698
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG1, as there is no assignment to it.||Minimal_SoC.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/476||coreabc.v(234);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG2, as there is no assignment to it.||Minimal_SoC.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/477||coreabc.v(235);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUGBLK_RESETN, as there is no assignment to it.||Minimal_SoC.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/478||coreabc.v(236);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/236
Implementation;Synthesis|| CG133 ||@W:Object iii is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/479||coreabc.v(262);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/262
Implementation;Synthesis|| CG133 ||@W:Object RAMDOUTXX is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/480||coreabc.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/263
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 12 of ins_addr||Minimal_SoC.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/481||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 13 of ins_addr||Minimal_SoC.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/482||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 14 of ins_addr||Minimal_SoC.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/483||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 15 of ins_addr||Minimal_SoC.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/484||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CL169 ||@W:Pruning unused register GETINST. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/485||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL169 ||@W:Pruning unused register UROM.upper_addr[7:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/486||coreabc.v(511);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/511
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 8 of ZREGISTER[8:0] assign 0, register removed by optimization.||Minimal_SoC.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/487||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of UROM.INSTR_SLOT[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/488||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Minimal_SoC.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/489||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Minimal_SoC.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/570||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||Minimal_SoC.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/571||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/581||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/582||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/583||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/584||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/585||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/605||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/606||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/620||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/621||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/622||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Minimal_SoC.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/644||fifo_256x8_pa3.v(90);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/90
Implementation;Synthesis|| CG133 ||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/645||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/646||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis|| CG133 ||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/664||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/667||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/669||fifo_256x8_pa3.v(253);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/253
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTl1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/677||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTl1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/678||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO11 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/679||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO11. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/680||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL157 ||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/749||ramblocks.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/40
Implementation;Synthesis|| CL157 ||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/750||ramblocks.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/41
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Minimal_SoC|SYSCLK which controls 366 sequential elements including COREABC_0.URAM\.UR.UG3\.UR_xhdl12.Ram256x16_R0C0. This clock has no specified timing constraint which may adversely impact design performance. ||Minimal_SoC.srr(849);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/849||ram256x16_pa3.v(47);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ram256x16_pa3.v'/linenumber/47
Implementation;Synthesis|| MO160 ||@W:Register bit CUARTI0Il (in view view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/921||rx_async.v(1339);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/1339
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_SLOT[0] because it is equivalent to instance COREABC_0.UROM.INSTR_MUXC. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/927||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_SCMD[0] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/943||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_SCMD[2] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/944||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[5] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(945);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/945||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[6] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(946);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/946||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[7] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(947);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/947||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[8] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(948);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/948||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[9] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(949);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/949||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[10] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(950);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/950||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[11] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(951);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/951||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO160 ||@W:Register bit Load[31] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(955);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/955||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[30] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/956||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[29] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(957);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/957||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[28] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(958);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/958||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[27] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(959);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/959||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[26] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(960);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/960||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[25] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(961);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/961||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[24] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(962);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/962||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[23] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(963);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/963||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[22] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/964||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[21] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/965||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[20] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/966||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[19] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/967||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[18] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(968);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/968||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[17] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/969||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[16] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(970);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/970||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[15] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/971||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[14] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/972||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[13] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/973||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[12] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(974);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/974||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[11] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(975);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/975||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[10] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(976);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/976||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[9] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/977||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[8] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/978||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit CUARTlI0l[4] (in view view:work.Minimal_SoC_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(997);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/997||tx_async.v(301);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\tx_async.v'/linenumber/301
Implementation;Synthesis|| MO161 ||@W:Register bit CUARTIOll[0] (in view view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1009);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1009||rx_async.v(754);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/754
Implementation;Synthesis|| MO160 ||@W:Register bit CUARTlOl[7] (in view view:work.Minimal_SoC_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1010||rx_async.v(871);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/871
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_ADDR[2] because it is equivalent to instance COREABC_0.UROM.INSTR_ADDR[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1017||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[6] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1018);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1018||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[4] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1019);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1019||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[7] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1020);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1020||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[5] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1021);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1021||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTlO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTl1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1049);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1049||coreuart.v(936);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/936
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTOO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTOI0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1050);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1050||coreuart.v(888);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/888
Implementation;Synthesis|| MO160 ||@W:Register bit CoreUARTapb_0.CUARTlOlI.CUARTO01.CUARTI11 (in view view:work.Minimal_SoC(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1057);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1057||rx_async.v(1430);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\bunny murax\bunny_minimal_soc\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v'/linenumber/1430
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Minimal_SoC|SYSCLK with period 10.00ns. Please declare a user-defined clock on object "p:SYSCLK"||Minimal_SoC.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1150||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Minimal_SoC.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1166||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Minimal_SoC.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Bunny Murax\Bunny_Minimal_SoC\synthesis\Minimal_SoC.srr'/linenumber/1168||null;null
Implementation;Compile;RootName:Minimal_SoC
Implementation;Compile||(null)||Please refer to the log file for details about 31 Warning(s) , 1 Info(s)||Minimal_SoC_compile_log.rpt;liberoaction://open_report/file/Minimal_SoC_compile_log.rpt||(null);(null)
