

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_165_11'
================================================================
* Date:           Sat May 11 11:31:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.404 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.320 us|  0.320 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_11  |       38|       38|         5|          1|          1|    35|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 8 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 140, i12 %i_10"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body384"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i12 %i_10" [receiver.cpp:167]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln165 = icmp_ult  i12 %i, i12 2380" [receiver.cpp:165]   --->   Operation 13 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.end407.exitStub, void %for.body384.split" [receiver.cpp:165]   --->   Operation 15 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln167 = add i12 %i, i12 3956" [receiver.cpp:167]   --->   Operation 16 'add' 'add_ln167' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i12 %add_ln167"   --->   Operation 17 'zext' 'zext_ln1271' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1271_1 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i, i32 5, i32 11"   --->   Operation 18 'partselect' 'lshr_ln1271_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i7 %lshr_ln1271_1"   --->   Operation 19 'zext' 'zext_ln1271_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1271_7"   --->   Operation 20 'getelementptr' 'matched_I_12_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%r_V = load i8 %matched_I_12_addr_1"   --->   Operation 21 'load' 'r_V' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271"   --->   Operation 22 'getelementptr' 'preamble_upsampled_V_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load = load i12 %preamble_upsampled_V_addr"   --->   Operation 23 'load' 'preamble_upsampled_V_load' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1271_7"   --->   Operation 25 'getelementptr' 'matched_Q_12_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%r_V_33 = load i8 %matched_Q_12_addr_1"   --->   Operation 26 'load' 'r_V_33' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 27 [1/1] (1.54ns)   --->   "%add_ln167_1 = add i12 %i, i12 3957" [receiver.cpp:167]   --->   Operation 27 'add' 'add_ln167_1' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1271_8 = zext i12 %add_ln167_1"   --->   Operation 28 'zext' 'zext_ln1271_8' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln1271_7"   --->   Operation 29 'getelementptr' 'matched_I_13_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%r_V_35 = load i8 %matched_I_13_addr"   --->   Operation 30 'load' 'r_V_35' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_1 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_8"   --->   Operation 31 'getelementptr' 'preamble_upsampled_V_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_1 = load i12 %preamble_upsampled_V_addr_1"   --->   Operation 32 'load' 'preamble_upsampled_V_load_1' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln167_1 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_1, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 33 'partselect' 'lshr_ln167_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln1271_7"   --->   Operation 34 'getelementptr' 'matched_Q_13_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%r_V_37 = load i8 %matched_Q_13_addr"   --->   Operation 35 'load' 'r_V_37' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln167_2 = add i12 %i, i12 3958" [receiver.cpp:167]   --->   Operation 36 'add' 'add_ln167_2' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1271_9 = zext i12 %add_ln167_2"   --->   Operation 37 'zext' 'zext_ln1271_9' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln1271_7"   --->   Operation 38 'getelementptr' 'matched_I_14_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%r_V_39 = load i8 %matched_I_14_addr"   --->   Operation 39 'load' 'r_V_39' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_2 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_9"   --->   Operation 40 'getelementptr' 'preamble_upsampled_V_addr_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_2 = load i12 %preamble_upsampled_V_addr_2"   --->   Operation 41 'load' 'preamble_upsampled_V_load_2' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln167_2 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_2, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 42 'partselect' 'lshr_ln167_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln1271_7"   --->   Operation 43 'getelementptr' 'matched_Q_14_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%r_V_41 = load i8 %matched_Q_14_addr"   --->   Operation 44 'load' 'r_V_41' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 45 [1/1] (1.54ns)   --->   "%add_ln167_3 = add i12 %i, i12 3959" [receiver.cpp:167]   --->   Operation 45 'add' 'add_ln167_3' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1271_10 = zext i12 %add_ln167_3"   --->   Operation 46 'zext' 'zext_ln1271_10' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln1271_7"   --->   Operation 47 'getelementptr' 'matched_I_15_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%r_V_43 = load i8 %matched_I_15_addr"   --->   Operation 48 'load' 'r_V_43' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_3 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_10"   --->   Operation 49 'getelementptr' 'preamble_upsampled_V_addr_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_3 = load i12 %preamble_upsampled_V_addr_3"   --->   Operation 50 'load' 'preamble_upsampled_V_load_3' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln167_3 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_3, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 51 'partselect' 'lshr_ln167_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln1271_7"   --->   Operation 52 'getelementptr' 'matched_Q_15_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%r_V_45 = load i8 %matched_Q_15_addr"   --->   Operation 53 'load' 'r_V_45' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln167_4 = add i12 %i, i12 3960" [receiver.cpp:167]   --->   Operation 54 'add' 'add_ln167_4' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1271_11 = zext i12 %add_ln167_4"   --->   Operation 55 'zext' 'zext_ln1271_11' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%matched_I_16_addr = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln1271_7"   --->   Operation 56 'getelementptr' 'matched_I_16_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%r_V_47 = load i8 %matched_I_16_addr"   --->   Operation 57 'load' 'r_V_47' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_4 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_11"   --->   Operation 58 'getelementptr' 'preamble_upsampled_V_addr_4' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_4 = load i12 %preamble_upsampled_V_addr_4"   --->   Operation 59 'load' 'preamble_upsampled_V_load_4' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln167_4 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_4, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 60 'partselect' 'lshr_ln167_4' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%matched_Q_16_addr = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln1271_7"   --->   Operation 61 'getelementptr' 'matched_Q_16_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%r_V_49 = load i8 %matched_Q_16_addr"   --->   Operation 62 'load' 'r_V_49' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 63 [1/1] (1.54ns)   --->   "%add_ln167_5 = add i12 %i, i12 3961" [receiver.cpp:167]   --->   Operation 63 'add' 'add_ln167_5' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1271_12 = zext i12 %add_ln167_5"   --->   Operation 64 'zext' 'zext_ln1271_12' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%matched_I_17_addr = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln1271_7"   --->   Operation 65 'getelementptr' 'matched_I_17_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%r_V_51 = load i8 %matched_I_17_addr"   --->   Operation 66 'load' 'r_V_51' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_5 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_12"   --->   Operation 67 'getelementptr' 'preamble_upsampled_V_addr_5' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_5 = load i12 %preamble_upsampled_V_addr_5"   --->   Operation 68 'load' 'preamble_upsampled_V_load_5' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln167_5 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_5, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 69 'partselect' 'lshr_ln167_5' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%matched_Q_17_addr = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln1271_7"   --->   Operation 70 'getelementptr' 'matched_Q_17_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%r_V_53 = load i8 %matched_Q_17_addr"   --->   Operation 71 'load' 'r_V_53' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 72 [1/1] (1.54ns)   --->   "%add_ln167_6 = add i12 %i, i12 3962" [receiver.cpp:167]   --->   Operation 72 'add' 'add_ln167_6' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1271_13 = zext i12 %add_ln167_6"   --->   Operation 73 'zext' 'zext_ln1271_13' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%matched_I_18_addr = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln1271_7"   --->   Operation 74 'getelementptr' 'matched_I_18_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%r_V_55 = load i8 %matched_I_18_addr"   --->   Operation 75 'load' 'r_V_55' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_6 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_13"   --->   Operation 76 'getelementptr' 'preamble_upsampled_V_addr_6' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_6 = load i12 %preamble_upsampled_V_addr_6"   --->   Operation 77 'load' 'preamble_upsampled_V_load_6' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln167_6 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_6, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 78 'partselect' 'lshr_ln167_6' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%matched_Q_18_addr = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln1271_7"   --->   Operation 79 'getelementptr' 'matched_Q_18_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%r_V_57 = load i8 %matched_Q_18_addr"   --->   Operation 80 'load' 'r_V_57' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 81 [1/1] (1.54ns)   --->   "%add_ln167_7 = add i12 %i, i12 3963" [receiver.cpp:167]   --->   Operation 81 'add' 'add_ln167_7' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1271_14 = zext i12 %add_ln167_7"   --->   Operation 82 'zext' 'zext_ln1271_14' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%matched_I_19_addr = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln1271_7"   --->   Operation 83 'getelementptr' 'matched_I_19_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%r_V_59 = load i8 %matched_I_19_addr"   --->   Operation 84 'load' 'r_V_59' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_7 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_14"   --->   Operation 85 'getelementptr' 'preamble_upsampled_V_addr_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_7 = load i12 %preamble_upsampled_V_addr_7"   --->   Operation 86 'load' 'preamble_upsampled_V_load_7' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln167_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_7, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 87 'partselect' 'lshr_ln167_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%matched_Q_19_addr = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln1271_7"   --->   Operation 88 'getelementptr' 'matched_Q_19_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%r_V_61 = load i8 %matched_Q_19_addr"   --->   Operation 89 'load' 'r_V_61' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 90 [1/1] (1.54ns)   --->   "%add_ln167_8 = add i12 %i, i12 3964" [receiver.cpp:167]   --->   Operation 90 'add' 'add_ln167_8' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1271_15 = zext i12 %add_ln167_8"   --->   Operation 91 'zext' 'zext_ln1271_15' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%matched_I_20_addr = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln1271_7"   --->   Operation 92 'getelementptr' 'matched_I_20_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%r_V_63 = load i8 %matched_I_20_addr"   --->   Operation 93 'load' 'r_V_63' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_8 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_15"   --->   Operation 94 'getelementptr' 'preamble_upsampled_V_addr_8' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_8 = load i12 %preamble_upsampled_V_addr_8"   --->   Operation 95 'load' 'preamble_upsampled_V_load_8' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln167_8 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_8, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 96 'partselect' 'lshr_ln167_8' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%matched_Q_20_addr = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln1271_7"   --->   Operation 97 'getelementptr' 'matched_Q_20_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%r_V_65 = load i8 %matched_Q_20_addr"   --->   Operation 98 'load' 'r_V_65' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 99 [1/1] (1.54ns)   --->   "%add_ln167_9 = add i12 %i, i12 3965" [receiver.cpp:167]   --->   Operation 99 'add' 'add_ln167_9' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1271_16 = zext i12 %add_ln167_9"   --->   Operation 100 'zext' 'zext_ln1271_16' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%matched_I_21_addr = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln1271_7"   --->   Operation 101 'getelementptr' 'matched_I_21_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%r_V_67 = load i8 %matched_I_21_addr"   --->   Operation 102 'load' 'r_V_67' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_9 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_16"   --->   Operation 103 'getelementptr' 'preamble_upsampled_V_addr_9' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_9 = load i12 %preamble_upsampled_V_addr_9"   --->   Operation 104 'load' 'preamble_upsampled_V_load_9' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln167_9 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_9, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 105 'partselect' 'lshr_ln167_9' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%matched_Q_21_addr = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln1271_7"   --->   Operation 106 'getelementptr' 'matched_Q_21_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%r_V_69 = load i8 %matched_Q_21_addr"   --->   Operation 107 'load' 'r_V_69' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln167_10 = add i12 %i, i12 3966" [receiver.cpp:167]   --->   Operation 108 'add' 'add_ln167_10' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1271_17 = zext i12 %add_ln167_10"   --->   Operation 109 'zext' 'zext_ln1271_17' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%matched_I_22_addr = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln1271_7"   --->   Operation 110 'getelementptr' 'matched_I_22_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%r_V_71 = load i8 %matched_I_22_addr"   --->   Operation 111 'load' 'r_V_71' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_10 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_17"   --->   Operation 112 'getelementptr' 'preamble_upsampled_V_addr_10' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_10 = load i12 %preamble_upsampled_V_addr_10"   --->   Operation 113 'load' 'preamble_upsampled_V_load_10' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln167_s = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_10, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 114 'partselect' 'lshr_ln167_s' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%matched_Q_22_addr = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln1271_7"   --->   Operation 115 'getelementptr' 'matched_Q_22_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (3.25ns)   --->   "%r_V_73 = load i8 %matched_Q_22_addr"   --->   Operation 116 'load' 'r_V_73' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 117 [1/1] (1.54ns)   --->   "%add_ln167_11 = add i12 %i, i12 3967" [receiver.cpp:167]   --->   Operation 117 'add' 'add_ln167_11' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1271_18 = zext i12 %add_ln167_11"   --->   Operation 118 'zext' 'zext_ln1271_18' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%matched_I_23_addr = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln1271_7"   --->   Operation 119 'getelementptr' 'matched_I_23_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (3.25ns)   --->   "%r_V_75 = load i8 %matched_I_23_addr"   --->   Operation 120 'load' 'r_V_75' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_11 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_18"   --->   Operation 121 'getelementptr' 'preamble_upsampled_V_addr_11' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_11 = load i12 %preamble_upsampled_V_addr_11"   --->   Operation 122 'load' 'preamble_upsampled_V_load_11' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln167_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_11, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 123 'partselect' 'lshr_ln167_10' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%matched_Q_23_addr = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln1271_7"   --->   Operation 124 'getelementptr' 'matched_Q_23_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%r_V_77 = load i8 %matched_Q_23_addr"   --->   Operation 125 'load' 'r_V_77' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 126 [1/1] (1.54ns)   --->   "%add_ln167_12 = add i12 %i, i12 3968" [receiver.cpp:167]   --->   Operation 126 'add' 'add_ln167_12' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1271_19 = zext i12 %add_ln167_12"   --->   Operation 127 'zext' 'zext_ln1271_19' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%matched_I_24_addr = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln1271_7"   --->   Operation 128 'getelementptr' 'matched_I_24_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (3.25ns)   --->   "%r_V_79 = load i8 %matched_I_24_addr"   --->   Operation 129 'load' 'r_V_79' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_12 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_19"   --->   Operation 130 'getelementptr' 'preamble_upsampled_V_addr_12' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_12 = load i12 %preamble_upsampled_V_addr_12"   --->   Operation 131 'load' 'preamble_upsampled_V_load_12' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln167_11 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_12, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 132 'partselect' 'lshr_ln167_11' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%matched_Q_24_addr = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln1271_7"   --->   Operation 133 'getelementptr' 'matched_Q_24_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (3.25ns)   --->   "%r_V_81 = load i8 %matched_Q_24_addr"   --->   Operation 134 'load' 'r_V_81' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 135 [1/1] (1.54ns)   --->   "%add_ln167_13 = add i12 %i, i12 3969" [receiver.cpp:167]   --->   Operation 135 'add' 'add_ln167_13' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1271_20 = zext i12 %add_ln167_13"   --->   Operation 136 'zext' 'zext_ln1271_20' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%matched_I_25_addr = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln1271_7"   --->   Operation 137 'getelementptr' 'matched_I_25_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (3.25ns)   --->   "%r_V_83 = load i8 %matched_I_25_addr"   --->   Operation 138 'load' 'r_V_83' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_13 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_20"   --->   Operation 139 'getelementptr' 'preamble_upsampled_V_addr_13' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_13 = load i12 %preamble_upsampled_V_addr_13"   --->   Operation 140 'load' 'preamble_upsampled_V_load_13' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln167_12 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_13, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 141 'partselect' 'lshr_ln167_12' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%matched_Q_25_addr = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln1271_7"   --->   Operation 142 'getelementptr' 'matched_Q_25_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (3.25ns)   --->   "%r_V_85 = load i8 %matched_Q_25_addr"   --->   Operation 143 'load' 'r_V_85' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 144 [1/1] (1.54ns)   --->   "%add_ln167_14 = add i12 %i, i12 3970" [receiver.cpp:167]   --->   Operation 144 'add' 'add_ln167_14' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1271_21 = zext i12 %add_ln167_14"   --->   Operation 145 'zext' 'zext_ln1271_21' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%matched_I_26_addr = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln1271_7"   --->   Operation 146 'getelementptr' 'matched_I_26_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (3.25ns)   --->   "%r_V_87 = load i8 %matched_I_26_addr"   --->   Operation 147 'load' 'r_V_87' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_14 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_21"   --->   Operation 148 'getelementptr' 'preamble_upsampled_V_addr_14' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_14 = load i12 %preamble_upsampled_V_addr_14"   --->   Operation 149 'load' 'preamble_upsampled_V_load_14' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%lshr_ln167_13 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_14, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 150 'partselect' 'lshr_ln167_13' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%matched_Q_26_addr = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln1271_7"   --->   Operation 151 'getelementptr' 'matched_Q_26_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (3.25ns)   --->   "%r_V_89 = load i8 %matched_Q_26_addr"   --->   Operation 152 'load' 'r_V_89' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 153 [1/1] (1.54ns)   --->   "%add_ln167_15 = add i12 %i, i12 3971" [receiver.cpp:167]   --->   Operation 153 'add' 'add_ln167_15' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1271_22 = zext i12 %add_ln167_15"   --->   Operation 154 'zext' 'zext_ln1271_22' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%matched_I_27_addr = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln1271_7"   --->   Operation 155 'getelementptr' 'matched_I_27_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (3.25ns)   --->   "%r_V_91 = load i8 %matched_I_27_addr"   --->   Operation 156 'load' 'r_V_91' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_15 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_22"   --->   Operation 157 'getelementptr' 'preamble_upsampled_V_addr_15' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_15 = load i12 %preamble_upsampled_V_addr_15"   --->   Operation 158 'load' 'preamble_upsampled_V_load_15' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln167_14 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_15, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 159 'partselect' 'lshr_ln167_14' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%matched_Q_27_addr = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln1271_7"   --->   Operation 160 'getelementptr' 'matched_Q_27_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (3.25ns)   --->   "%r_V_93 = load i8 %matched_Q_27_addr"   --->   Operation 161 'load' 'r_V_93' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 162 [1/1] (1.54ns)   --->   "%add_ln167_16 = add i12 %i, i12 3972" [receiver.cpp:167]   --->   Operation 162 'add' 'add_ln167_16' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1271_23 = zext i12 %add_ln167_16"   --->   Operation 163 'zext' 'zext_ln1271_23' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%matched_I_28_addr = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln1271_7"   --->   Operation 164 'getelementptr' 'matched_I_28_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%r_V_95 = load i8 %matched_I_28_addr"   --->   Operation 165 'load' 'r_V_95' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_16 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_23"   --->   Operation 166 'getelementptr' 'preamble_upsampled_V_addr_16' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 167 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_16 = load i12 %preamble_upsampled_V_addr_16"   --->   Operation 167 'load' 'preamble_upsampled_V_load_16' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%lshr_ln167_15 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_16, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 168 'partselect' 'lshr_ln167_15' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%matched_Q_28_addr = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln1271_7"   --->   Operation 169 'getelementptr' 'matched_Q_28_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (3.25ns)   --->   "%r_V_97 = load i8 %matched_Q_28_addr"   --->   Operation 170 'load' 'r_V_97' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 171 [1/1] (1.54ns)   --->   "%add_ln167_17 = add i12 %i, i12 3973" [receiver.cpp:167]   --->   Operation 171 'add' 'add_ln167_17' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1271_24 = zext i12 %add_ln167_17"   --->   Operation 172 'zext' 'zext_ln1271_24' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%matched_I_29_addr = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln1271_7"   --->   Operation 173 'getelementptr' 'matched_I_29_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (3.25ns)   --->   "%r_V_99 = load i8 %matched_I_29_addr"   --->   Operation 174 'load' 'r_V_99' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_17 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_24"   --->   Operation 175 'getelementptr' 'preamble_upsampled_V_addr_17' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_17 = load i12 %preamble_upsampled_V_addr_17"   --->   Operation 176 'load' 'preamble_upsampled_V_load_17' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln167_16 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_17, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 177 'partselect' 'lshr_ln167_16' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%matched_Q_29_addr = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln1271_7"   --->   Operation 178 'getelementptr' 'matched_Q_29_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 179 [2/2] (3.25ns)   --->   "%r_V_101 = load i8 %matched_Q_29_addr"   --->   Operation 179 'load' 'r_V_101' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 180 [1/1] (1.54ns)   --->   "%add_ln167_18 = add i12 %i, i12 3974" [receiver.cpp:167]   --->   Operation 180 'add' 'add_ln167_18' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1271_25 = zext i12 %add_ln167_18"   --->   Operation 181 'zext' 'zext_ln1271_25' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%matched_I_30_addr = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln1271_7"   --->   Operation 182 'getelementptr' 'matched_I_30_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 183 [2/2] (3.25ns)   --->   "%r_V_103 = load i8 %matched_I_30_addr"   --->   Operation 183 'load' 'r_V_103' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_18 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_25"   --->   Operation 184 'getelementptr' 'preamble_upsampled_V_addr_18' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 185 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_18 = load i12 %preamble_upsampled_V_addr_18"   --->   Operation 185 'load' 'preamble_upsampled_V_load_18' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%lshr_ln167_17 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_18, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 186 'partselect' 'lshr_ln167_17' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%matched_Q_30_addr = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln1271_7"   --->   Operation 187 'getelementptr' 'matched_Q_30_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (3.25ns)   --->   "%r_V_105 = load i8 %matched_Q_30_addr"   --->   Operation 188 'load' 'r_V_105' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 189 [1/1] (1.54ns)   --->   "%add_ln167_19 = add i12 %i, i12 3975" [receiver.cpp:167]   --->   Operation 189 'add' 'add_ln167_19' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1271_26 = zext i12 %add_ln167_19"   --->   Operation 190 'zext' 'zext_ln1271_26' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%matched_I_31_addr = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln1271_7"   --->   Operation 191 'getelementptr' 'matched_I_31_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 192 [2/2] (3.25ns)   --->   "%r_V_107 = load i8 %matched_I_31_addr"   --->   Operation 192 'load' 'r_V_107' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_19 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_26"   --->   Operation 193 'getelementptr' 'preamble_upsampled_V_addr_19' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 194 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_19 = load i12 %preamble_upsampled_V_addr_19"   --->   Operation 194 'load' 'preamble_upsampled_V_load_19' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%lshr_ln167_18 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_19, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 195 'partselect' 'lshr_ln167_18' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%matched_Q_31_addr = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln1271_7"   --->   Operation 196 'getelementptr' 'matched_Q_31_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (3.25ns)   --->   "%r_V_109 = load i8 %matched_Q_31_addr"   --->   Operation 197 'load' 'r_V_109' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 198 [1/1] (1.54ns)   --->   "%add_ln165 = add i12 %i, i12 20" [receiver.cpp:165]   --->   Operation 198 'add' 'add_ln165' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (1.54ns)   --->   "%add_ln167_20 = add i12 %i, i12 3976" [receiver.cpp:167]   --->   Operation 199 'add' 'add_ln167_20' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1271_27 = zext i12 %add_ln167_20"   --->   Operation 200 'zext' 'zext_ln1271_27' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln1271_2 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165, i32 5, i32 11"   --->   Operation 201 'partselect' 'lshr_ln1271_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1271_28 = zext i7 %lshr_ln1271_2"   --->   Operation 202 'zext' 'zext_ln1271_28' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln1271_28"   --->   Operation 203 'getelementptr' 'matched_I_0_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 204 [2/2] (3.25ns)   --->   "%r_V_111 = load i8 %matched_I_0_addr"   --->   Operation 204 'load' 'r_V_111' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_20 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_27"   --->   Operation 205 'getelementptr' 'preamble_upsampled_V_addr_20' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_20 = load i12 %preamble_upsampled_V_addr_20"   --->   Operation 206 'load' 'preamble_upsampled_V_load_20' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%lshr_ln167_19 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_20, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 207 'partselect' 'lshr_ln167_19' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln1271_28"   --->   Operation 208 'getelementptr' 'matched_Q_0_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (3.25ns)   --->   "%r_V_113 = load i8 %matched_Q_0_addr"   --->   Operation 209 'load' 'r_V_113' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 210 [1/1] (1.54ns)   --->   "%add_ln165_1 = add i12 %i, i12 21" [receiver.cpp:165]   --->   Operation 210 'add' 'add_ln165_1' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (1.54ns)   --->   "%add_ln167_21 = add i12 %i, i12 3977" [receiver.cpp:167]   --->   Operation 211 'add' 'add_ln167_21' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1271_29 = zext i12 %add_ln167_21"   --->   Operation 212 'zext' 'zext_ln1271_29' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln1271_3 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_1, i32 5, i32 11"   --->   Operation 213 'partselect' 'lshr_ln1271_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1271_30 = zext i7 %lshr_ln1271_3"   --->   Operation 214 'zext' 'zext_ln1271_30' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln1271_30"   --->   Operation 215 'getelementptr' 'matched_I_1_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 216 [2/2] (3.25ns)   --->   "%r_V_115 = load i8 %matched_I_1_addr"   --->   Operation 216 'load' 'r_V_115' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_21 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_29"   --->   Operation 217 'getelementptr' 'preamble_upsampled_V_addr_21' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_21 = load i12 %preamble_upsampled_V_addr_21"   --->   Operation 218 'load' 'preamble_upsampled_V_load_21' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln167_20 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_21, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 219 'partselect' 'lshr_ln167_20' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln1271_30"   --->   Operation 220 'getelementptr' 'matched_Q_1_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (3.25ns)   --->   "%r_V_117 = load i8 %matched_Q_1_addr"   --->   Operation 221 'load' 'r_V_117' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 222 [1/1] (1.54ns)   --->   "%add_ln165_2 = add i12 %i, i12 22" [receiver.cpp:165]   --->   Operation 222 'add' 'add_ln165_2' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (1.54ns)   --->   "%add_ln167_22 = add i12 %i, i12 3978" [receiver.cpp:167]   --->   Operation 223 'add' 'add_ln167_22' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1271_31 = zext i12 %add_ln167_22"   --->   Operation 224 'zext' 'zext_ln1271_31' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%lshr_ln1271_4 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_2, i32 5, i32 11"   --->   Operation 225 'partselect' 'lshr_ln1271_4' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1271_32 = zext i7 %lshr_ln1271_4"   --->   Operation 226 'zext' 'zext_ln1271_32' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln1271_32"   --->   Operation 227 'getelementptr' 'matched_I_2_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 228 [2/2] (3.25ns)   --->   "%r_V_119 = load i8 %matched_I_2_addr"   --->   Operation 228 'load' 'r_V_119' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_22 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_31"   --->   Operation 229 'getelementptr' 'preamble_upsampled_V_addr_22' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_22 = load i12 %preamble_upsampled_V_addr_22"   --->   Operation 230 'load' 'preamble_upsampled_V_load_22' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%lshr_ln167_21 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_22, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 231 'partselect' 'lshr_ln167_21' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln1271_32"   --->   Operation 232 'getelementptr' 'matched_Q_2_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 233 [2/2] (3.25ns)   --->   "%r_V_121 = load i8 %matched_Q_2_addr"   --->   Operation 233 'load' 'r_V_121' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 234 [1/1] (1.54ns)   --->   "%add_ln165_3 = add i12 %i, i12 23" [receiver.cpp:165]   --->   Operation 234 'add' 'add_ln165_3' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (1.54ns)   --->   "%add_ln167_23 = add i12 %i, i12 3979" [receiver.cpp:167]   --->   Operation 235 'add' 'add_ln167_23' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1271_33 = zext i12 %add_ln167_23"   --->   Operation 236 'zext' 'zext_ln1271_33' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln1271_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_3, i32 5, i32 11"   --->   Operation 237 'partselect' 'lshr_ln1271_5' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1271_34 = zext i7 %lshr_ln1271_5"   --->   Operation 238 'zext' 'zext_ln1271_34' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln1271_34"   --->   Operation 239 'getelementptr' 'matched_I_3_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (3.25ns)   --->   "%r_V_123 = load i8 %matched_I_3_addr"   --->   Operation 240 'load' 'r_V_123' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_23 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_33"   --->   Operation 241 'getelementptr' 'preamble_upsampled_V_addr_23' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_23 = load i12 %preamble_upsampled_V_addr_23"   --->   Operation 242 'load' 'preamble_upsampled_V_load_23' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln167_22 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_23, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 243 'partselect' 'lshr_ln167_22' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln1271_34"   --->   Operation 244 'getelementptr' 'matched_Q_3_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 245 [2/2] (3.25ns)   --->   "%r_V_125 = load i8 %matched_Q_3_addr"   --->   Operation 245 'load' 'r_V_125' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 246 [1/1] (1.54ns)   --->   "%add_ln165_4 = add i12 %i, i12 24" [receiver.cpp:165]   --->   Operation 246 'add' 'add_ln165_4' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (1.54ns)   --->   "%add_ln167_24 = add i12 %i, i12 3980" [receiver.cpp:167]   --->   Operation 247 'add' 'add_ln167_24' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1271_35 = zext i12 %add_ln167_24"   --->   Operation 248 'zext' 'zext_ln1271_35' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln1271_6 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_4, i32 5, i32 11"   --->   Operation 249 'partselect' 'lshr_ln1271_6' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1271_36 = zext i7 %lshr_ln1271_6"   --->   Operation 250 'zext' 'zext_ln1271_36' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln1271_36"   --->   Operation 251 'getelementptr' 'matched_I_4_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 252 [2/2] (3.25ns)   --->   "%r_V_127 = load i8 %matched_I_4_addr"   --->   Operation 252 'load' 'r_V_127' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_24 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_35"   --->   Operation 253 'getelementptr' 'preamble_upsampled_V_addr_24' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 254 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_24 = load i12 %preamble_upsampled_V_addr_24"   --->   Operation 254 'load' 'preamble_upsampled_V_load_24' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%lshr_ln167_23 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_24, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 255 'partselect' 'lshr_ln167_23' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln1271_36"   --->   Operation 256 'getelementptr' 'matched_Q_4_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 257 [2/2] (3.25ns)   --->   "%r_V_129 = load i8 %matched_Q_4_addr"   --->   Operation 257 'load' 'r_V_129' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 258 [1/1] (1.54ns)   --->   "%add_ln165_5 = add i12 %i, i12 25" [receiver.cpp:165]   --->   Operation 258 'add' 'add_ln165_5' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (1.54ns)   --->   "%add_ln167_25 = add i12 %i, i12 3981" [receiver.cpp:167]   --->   Operation 259 'add' 'add_ln167_25' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1271_37 = zext i12 %add_ln167_25"   --->   Operation 260 'zext' 'zext_ln1271_37' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln1271_7 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_5, i32 5, i32 11"   --->   Operation 261 'partselect' 'lshr_ln1271_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1271_38 = zext i7 %lshr_ln1271_7"   --->   Operation 262 'zext' 'zext_ln1271_38' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln1271_38"   --->   Operation 263 'getelementptr' 'matched_I_5_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 264 [2/2] (3.25ns)   --->   "%r_V_131 = load i8 %matched_I_5_addr"   --->   Operation 264 'load' 'r_V_131' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_25 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_37"   --->   Operation 265 'getelementptr' 'preamble_upsampled_V_addr_25' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 266 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_25 = load i12 %preamble_upsampled_V_addr_25"   --->   Operation 266 'load' 'preamble_upsampled_V_load_25' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln167_24 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_25, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 267 'partselect' 'lshr_ln167_24' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln1271_38"   --->   Operation 268 'getelementptr' 'matched_Q_5_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 269 [2/2] (3.25ns)   --->   "%r_V_133 = load i8 %matched_Q_5_addr"   --->   Operation 269 'load' 'r_V_133' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 270 [1/1] (1.54ns)   --->   "%add_ln165_6 = add i12 %i, i12 26" [receiver.cpp:165]   --->   Operation 270 'add' 'add_ln165_6' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (1.54ns)   --->   "%add_ln167_26 = add i12 %i, i12 3982" [receiver.cpp:167]   --->   Operation 271 'add' 'add_ln167_26' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1271_39 = zext i12 %add_ln167_26"   --->   Operation 272 'zext' 'zext_ln1271_39' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln1271_8 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_6, i32 5, i32 11"   --->   Operation 273 'partselect' 'lshr_ln1271_8' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1271_40 = zext i7 %lshr_ln1271_8"   --->   Operation 274 'zext' 'zext_ln1271_40' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln1271_40"   --->   Operation 275 'getelementptr' 'matched_I_6_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 276 [2/2] (3.25ns)   --->   "%r_V_135 = load i8 %matched_I_6_addr"   --->   Operation 276 'load' 'r_V_135' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_26 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_39"   --->   Operation 277 'getelementptr' 'preamble_upsampled_V_addr_26' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 278 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_26 = load i12 %preamble_upsampled_V_addr_26"   --->   Operation 278 'load' 'preamble_upsampled_V_load_26' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%lshr_ln167_25 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_26, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 279 'partselect' 'lshr_ln167_25' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln1271_40"   --->   Operation 280 'getelementptr' 'matched_Q_6_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 281 [2/2] (3.25ns)   --->   "%r_V_137 = load i8 %matched_Q_6_addr"   --->   Operation 281 'load' 'r_V_137' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 282 [1/1] (1.54ns)   --->   "%add_ln165_7 = add i12 %i, i12 27" [receiver.cpp:165]   --->   Operation 282 'add' 'add_ln165_7' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (1.54ns)   --->   "%add_ln167_27 = add i12 %i, i12 3983" [receiver.cpp:167]   --->   Operation 283 'add' 'add_ln167_27' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1271_41 = zext i12 %add_ln167_27"   --->   Operation 284 'zext' 'zext_ln1271_41' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%lshr_ln1271_9 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_7, i32 5, i32 11"   --->   Operation 285 'partselect' 'lshr_ln1271_9' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1271_42 = zext i7 %lshr_ln1271_9"   --->   Operation 286 'zext' 'zext_ln1271_42' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln1271_42"   --->   Operation 287 'getelementptr' 'matched_I_7_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 288 [2/2] (3.25ns)   --->   "%r_V_139 = load i8 %matched_I_7_addr"   --->   Operation 288 'load' 'r_V_139' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_27 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_41"   --->   Operation 289 'getelementptr' 'preamble_upsampled_V_addr_27' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 290 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_27 = load i12 %preamble_upsampled_V_addr_27"   --->   Operation 290 'load' 'preamble_upsampled_V_load_27' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%lshr_ln167_26 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_27, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 291 'partselect' 'lshr_ln167_26' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln1271_42"   --->   Operation 292 'getelementptr' 'matched_Q_7_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 293 [2/2] (3.25ns)   --->   "%r_V_141 = load i8 %matched_Q_7_addr"   --->   Operation 293 'load' 'r_V_141' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 294 [1/1] (1.54ns)   --->   "%add_ln165_8 = add i12 %i, i12 28" [receiver.cpp:165]   --->   Operation 294 'add' 'add_ln165_8' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (1.54ns)   --->   "%add_ln167_28 = add i12 %i, i12 3984" [receiver.cpp:167]   --->   Operation 295 'add' 'add_ln167_28' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1271_43 = zext i12 %add_ln167_28"   --->   Operation 296 'zext' 'zext_ln1271_43' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%lshr_ln1271_s = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_8, i32 5, i32 11"   --->   Operation 297 'partselect' 'lshr_ln1271_s' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1271_44 = zext i7 %lshr_ln1271_s"   --->   Operation 298 'zext' 'zext_ln1271_44' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln1271_44"   --->   Operation 299 'getelementptr' 'matched_I_8_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 300 [2/2] (3.25ns)   --->   "%r_V_143 = load i8 %matched_I_8_addr"   --->   Operation 300 'load' 'r_V_143' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_28 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_43"   --->   Operation 301 'getelementptr' 'preamble_upsampled_V_addr_28' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 302 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_28 = load i12 %preamble_upsampled_V_addr_28"   --->   Operation 302 'load' 'preamble_upsampled_V_load_28' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%lshr_ln167_27 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_28, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 303 'partselect' 'lshr_ln167_27' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln1271_44"   --->   Operation 304 'getelementptr' 'matched_Q_8_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 305 [2/2] (3.25ns)   --->   "%r_V_145 = load i8 %matched_Q_8_addr"   --->   Operation 305 'load' 'r_V_145' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 306 [1/1] (1.54ns)   --->   "%add_ln165_9 = add i12 %i, i12 29" [receiver.cpp:165]   --->   Operation 306 'add' 'add_ln165_9' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (1.54ns)   --->   "%add_ln167_29 = add i12 %i, i12 3985" [receiver.cpp:167]   --->   Operation 307 'add' 'add_ln167_29' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1271_45 = zext i12 %add_ln167_29"   --->   Operation 308 'zext' 'zext_ln1271_45' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln1271_10 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_9, i32 5, i32 11"   --->   Operation 309 'partselect' 'lshr_ln1271_10' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1271_46 = zext i7 %lshr_ln1271_10"   --->   Operation 310 'zext' 'zext_ln1271_46' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln1271_46"   --->   Operation 311 'getelementptr' 'matched_I_9_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 312 [2/2] (3.25ns)   --->   "%r_V_147 = load i8 %matched_I_9_addr"   --->   Operation 312 'load' 'r_V_147' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_29 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_45"   --->   Operation 313 'getelementptr' 'preamble_upsampled_V_addr_29' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 314 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_29 = load i12 %preamble_upsampled_V_addr_29"   --->   Operation 314 'load' 'preamble_upsampled_V_load_29' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln167_28 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_29, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 315 'partselect' 'lshr_ln167_28' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln1271_46"   --->   Operation 316 'getelementptr' 'matched_Q_9_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 317 [2/2] (3.25ns)   --->   "%r_V_149 = load i8 %matched_Q_9_addr"   --->   Operation 317 'load' 'r_V_149' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 318 [1/1] (1.54ns)   --->   "%add_ln165_10 = add i12 %i, i12 30" [receiver.cpp:165]   --->   Operation 318 'add' 'add_ln165_10' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (1.54ns)   --->   "%add_ln167_30 = add i12 %i, i12 3986" [receiver.cpp:167]   --->   Operation 319 'add' 'add_ln167_30' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1271_47 = zext i12 %add_ln167_30"   --->   Operation 320 'zext' 'zext_ln1271_47' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%lshr_ln1271_11 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_10, i32 5, i32 11"   --->   Operation 321 'partselect' 'lshr_ln1271_11' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1271_48 = zext i7 %lshr_ln1271_11"   --->   Operation 322 'zext' 'zext_ln1271_48' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln1271_48"   --->   Operation 323 'getelementptr' 'matched_I_10_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 324 [2/2] (3.25ns)   --->   "%r_V_151 = load i8 %matched_I_10_addr"   --->   Operation 324 'load' 'r_V_151' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_30 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_47"   --->   Operation 325 'getelementptr' 'preamble_upsampled_V_addr_30' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 326 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_30 = load i12 %preamble_upsampled_V_addr_30"   --->   Operation 326 'load' 'preamble_upsampled_V_load_30' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%lshr_ln167_29 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_30, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 327 'partselect' 'lshr_ln167_29' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln1271_48"   --->   Operation 328 'getelementptr' 'matched_Q_10_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 329 [2/2] (3.25ns)   --->   "%r_V_153 = load i8 %matched_Q_10_addr"   --->   Operation 329 'load' 'r_V_153' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 330 [1/1] (1.54ns)   --->   "%add_ln165_11 = add i12 %i, i12 31" [receiver.cpp:165]   --->   Operation 330 'add' 'add_ln165_11' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (1.54ns)   --->   "%add_ln167_31 = add i12 %i, i12 3987" [receiver.cpp:167]   --->   Operation 331 'add' 'add_ln167_31' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1271_49 = zext i12 %add_ln167_31"   --->   Operation 332 'zext' 'zext_ln1271_49' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%lshr_ln1271_12 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_11, i32 5, i32 11"   --->   Operation 333 'partselect' 'lshr_ln1271_12' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1271_50 = zext i7 %lshr_ln1271_12"   --->   Operation 334 'zext' 'zext_ln1271_50' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln1271_50"   --->   Operation 335 'getelementptr' 'matched_I_11_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 336 [2/2] (3.25ns)   --->   "%r_V_155 = load i8 %matched_I_11_addr"   --->   Operation 336 'load' 'r_V_155' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_31 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_49"   --->   Operation 337 'getelementptr' 'preamble_upsampled_V_addr_31' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 338 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_31 = load i12 %preamble_upsampled_V_addr_31"   --->   Operation 338 'load' 'preamble_upsampled_V_load_31' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%lshr_ln167_30 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_31, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 339 'partselect' 'lshr_ln167_30' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln1271_50"   --->   Operation 340 'getelementptr' 'matched_Q_11_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 341 [2/2] (3.25ns)   --->   "%r_V_157 = load i8 %matched_Q_11_addr"   --->   Operation 341 'load' 'r_V_157' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 342 [1/1] (1.54ns)   --->   "%add_ln167_32 = add i12 %i, i12 3988" [receiver.cpp:167]   --->   Operation 342 'add' 'add_ln167_32' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1271_51 = zext i12 %add_ln167_32"   --->   Operation 343 'zext' 'zext_ln1271_51' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (1.87ns)   --->   "%add_ln1271 = add i7 %lshr_ln1271_1, i7 1"   --->   Operation 344 'add' 'add_ln1271' <Predicate = (icmp_ln165)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1271_52 = zext i7 %add_ln1271"   --->   Operation 345 'zext' 'zext_ln1271_52' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1271_52"   --->   Operation 346 'getelementptr' 'matched_I_12_addr_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 347 [2/2] (3.25ns)   --->   "%r_V_159 = load i8 %matched_I_12_addr_2"   --->   Operation 347 'load' 'r_V_159' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_32 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_51"   --->   Operation 348 'getelementptr' 'preamble_upsampled_V_addr_32' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 349 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_32 = load i12 %preamble_upsampled_V_addr_32"   --->   Operation 349 'load' 'preamble_upsampled_V_load_32' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln167_31 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_32, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 350 'partselect' 'lshr_ln167_31' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1271_52"   --->   Operation 351 'getelementptr' 'matched_Q_12_addr_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 352 [2/2] (3.25ns)   --->   "%r_V_161 = load i8 %matched_Q_12_addr_2"   --->   Operation 352 'load' 'r_V_161' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 353 [1/1] (1.54ns)   --->   "%add_ln165_12 = add i12 %i, i12 33" [receiver.cpp:165]   --->   Operation 353 'add' 'add_ln165_12' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (1.54ns)   --->   "%add_ln167_33 = add i12 %i, i12 3989" [receiver.cpp:167]   --->   Operation 354 'add' 'add_ln167_33' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1271_53 = zext i12 %add_ln167_33"   --->   Operation 355 'zext' 'zext_ln1271_53' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%lshr_ln1271_13 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_12, i32 5, i32 11"   --->   Operation 356 'partselect' 'lshr_ln1271_13' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1271_54 = zext i7 %lshr_ln1271_13"   --->   Operation 357 'zext' 'zext_ln1271_54' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln1271_54"   --->   Operation 358 'getelementptr' 'matched_I_13_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 359 [2/2] (3.25ns)   --->   "%r_V_163 = load i8 %matched_I_13_addr_1"   --->   Operation 359 'load' 'r_V_163' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_33 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_53"   --->   Operation 360 'getelementptr' 'preamble_upsampled_V_addr_33' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 361 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_33 = load i12 %preamble_upsampled_V_addr_33"   --->   Operation 361 'load' 'preamble_upsampled_V_load_33' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%lshr_ln167_32 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_33, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 362 'partselect' 'lshr_ln167_32' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%matched_Q_13_addr_1 = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln1271_54"   --->   Operation 363 'getelementptr' 'matched_Q_13_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 364 [2/2] (3.25ns)   --->   "%r_V_165 = load i8 %matched_Q_13_addr_1"   --->   Operation 364 'load' 'r_V_165' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 365 [1/1] (1.54ns)   --->   "%add_ln165_13 = add i12 %i, i12 34" [receiver.cpp:165]   --->   Operation 365 'add' 'add_ln165_13' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (1.54ns)   --->   "%add_ln167_34 = add i12 %i, i12 3990" [receiver.cpp:167]   --->   Operation 366 'add' 'add_ln167_34' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1271_55 = zext i12 %add_ln167_34"   --->   Operation 367 'zext' 'zext_ln1271_55' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%lshr_ln1271_14 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_13, i32 5, i32 11"   --->   Operation 368 'partselect' 'lshr_ln1271_14' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1271_56 = zext i7 %lshr_ln1271_14"   --->   Operation 369 'zext' 'zext_ln1271_56' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln1271_56"   --->   Operation 370 'getelementptr' 'matched_I_14_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 371 [2/2] (3.25ns)   --->   "%r_V_167 = load i8 %matched_I_14_addr_1"   --->   Operation 371 'load' 'r_V_167' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_34 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_55"   --->   Operation 372 'getelementptr' 'preamble_upsampled_V_addr_34' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 373 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_34 = load i12 %preamble_upsampled_V_addr_34"   --->   Operation 373 'load' 'preamble_upsampled_V_load_34' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%lshr_ln167_33 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_34, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 374 'partselect' 'lshr_ln167_33' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%matched_Q_14_addr_1 = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln1271_56"   --->   Operation 375 'getelementptr' 'matched_Q_14_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 376 [2/2] (3.25ns)   --->   "%r_V_169 = load i8 %matched_Q_14_addr_1"   --->   Operation 376 'load' 'r_V_169' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 377 [1/1] (1.54ns)   --->   "%add_ln165_14 = add i12 %i, i12 35" [receiver.cpp:165]   --->   Operation 377 'add' 'add_ln165_14' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (1.54ns)   --->   "%add_ln167_35 = add i12 %i, i12 3991" [receiver.cpp:167]   --->   Operation 378 'add' 'add_ln167_35' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1271_57 = zext i12 %add_ln167_35"   --->   Operation 379 'zext' 'zext_ln1271_57' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%lshr_ln1271_15 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_14, i32 5, i32 11"   --->   Operation 380 'partselect' 'lshr_ln1271_15' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1271_58 = zext i7 %lshr_ln1271_15"   --->   Operation 381 'zext' 'zext_ln1271_58' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln1271_58"   --->   Operation 382 'getelementptr' 'matched_I_15_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 383 [2/2] (3.25ns)   --->   "%r_V_171 = load i8 %matched_I_15_addr_1"   --->   Operation 383 'load' 'r_V_171' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_35 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_57"   --->   Operation 384 'getelementptr' 'preamble_upsampled_V_addr_35' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 385 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_35 = load i12 %preamble_upsampled_V_addr_35"   --->   Operation 385 'load' 'preamble_upsampled_V_load_35' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%lshr_ln167_34 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_35, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 386 'partselect' 'lshr_ln167_34' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%matched_Q_15_addr_1 = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln1271_58"   --->   Operation 387 'getelementptr' 'matched_Q_15_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 388 [2/2] (3.25ns)   --->   "%r_V_173 = load i8 %matched_Q_15_addr_1"   --->   Operation 388 'load' 'r_V_173' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 389 [1/1] (1.54ns)   --->   "%add_ln165_15 = add i12 %i, i12 36" [receiver.cpp:165]   --->   Operation 389 'add' 'add_ln165_15' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (1.54ns)   --->   "%add_ln167_36 = add i12 %i, i12 3992" [receiver.cpp:167]   --->   Operation 390 'add' 'add_ln167_36' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1271_59 = zext i12 %add_ln167_36"   --->   Operation 391 'zext' 'zext_ln1271_59' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%lshr_ln1271_16 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_15, i32 5, i32 11"   --->   Operation 392 'partselect' 'lshr_ln1271_16' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1271_60 = zext i7 %lshr_ln1271_16"   --->   Operation 393 'zext' 'zext_ln1271_60' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%matched_I_16_addr_1 = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln1271_60"   --->   Operation 394 'getelementptr' 'matched_I_16_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 395 [2/2] (3.25ns)   --->   "%r_V_175 = load i8 %matched_I_16_addr_1"   --->   Operation 395 'load' 'r_V_175' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_36 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_59"   --->   Operation 396 'getelementptr' 'preamble_upsampled_V_addr_36' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 397 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_36 = load i12 %preamble_upsampled_V_addr_36"   --->   Operation 397 'load' 'preamble_upsampled_V_load_36' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%lshr_ln167_35 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_36, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 398 'partselect' 'lshr_ln167_35' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%matched_Q_16_addr_1 = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln1271_60"   --->   Operation 399 'getelementptr' 'matched_Q_16_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 400 [2/2] (3.25ns)   --->   "%r_V_177 = load i8 %matched_Q_16_addr_1"   --->   Operation 400 'load' 'r_V_177' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 401 [1/1] (1.54ns)   --->   "%add_ln165_16 = add i12 %i, i12 37" [receiver.cpp:165]   --->   Operation 401 'add' 'add_ln165_16' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (1.54ns)   --->   "%add_ln167_37 = add i12 %i, i12 3993" [receiver.cpp:167]   --->   Operation 402 'add' 'add_ln167_37' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1271_61 = zext i12 %add_ln167_37"   --->   Operation 403 'zext' 'zext_ln1271_61' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%lshr_ln1271_17 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_16, i32 5, i32 11"   --->   Operation 404 'partselect' 'lshr_ln1271_17' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln1271_62 = zext i7 %lshr_ln1271_17"   --->   Operation 405 'zext' 'zext_ln1271_62' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%matched_I_17_addr_1 = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln1271_62"   --->   Operation 406 'getelementptr' 'matched_I_17_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 407 [2/2] (3.25ns)   --->   "%r_V_179 = load i8 %matched_I_17_addr_1"   --->   Operation 407 'load' 'r_V_179' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_37 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_61"   --->   Operation 408 'getelementptr' 'preamble_upsampled_V_addr_37' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 409 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_37 = load i12 %preamble_upsampled_V_addr_37"   --->   Operation 409 'load' 'preamble_upsampled_V_load_37' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%lshr_ln167_36 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_37, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 410 'partselect' 'lshr_ln167_36' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%matched_Q_17_addr_1 = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln1271_62"   --->   Operation 411 'getelementptr' 'matched_Q_17_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 412 [2/2] (3.25ns)   --->   "%r_V_181 = load i8 %matched_Q_17_addr_1"   --->   Operation 412 'load' 'r_V_181' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 413 [1/1] (1.54ns)   --->   "%add_ln165_17 = add i12 %i, i12 38" [receiver.cpp:165]   --->   Operation 413 'add' 'add_ln165_17' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (1.54ns)   --->   "%add_ln167_38 = add i12 %i, i12 3994" [receiver.cpp:167]   --->   Operation 414 'add' 'add_ln167_38' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1271_63 = zext i12 %add_ln167_38"   --->   Operation 415 'zext' 'zext_ln1271_63' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%lshr_ln1271_18 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_17, i32 5, i32 11"   --->   Operation 416 'partselect' 'lshr_ln1271_18' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1271_64 = zext i7 %lshr_ln1271_18"   --->   Operation 417 'zext' 'zext_ln1271_64' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%matched_I_18_addr_1 = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln1271_64"   --->   Operation 418 'getelementptr' 'matched_I_18_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 419 [2/2] (3.25ns)   --->   "%r_V_183 = load i8 %matched_I_18_addr_1"   --->   Operation 419 'load' 'r_V_183' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_38 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_63"   --->   Operation 420 'getelementptr' 'preamble_upsampled_V_addr_38' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 421 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_38 = load i12 %preamble_upsampled_V_addr_38"   --->   Operation 421 'load' 'preamble_upsampled_V_load_38' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%lshr_ln167_37 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_38, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 422 'partselect' 'lshr_ln167_37' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%matched_Q_18_addr_1 = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln1271_64"   --->   Operation 423 'getelementptr' 'matched_Q_18_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 424 [2/2] (3.25ns)   --->   "%r_V_185 = load i8 %matched_Q_18_addr_1"   --->   Operation 424 'load' 'r_V_185' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 425 [1/1] (1.54ns)   --->   "%add_ln165_18 = add i12 %i, i12 39" [receiver.cpp:165]   --->   Operation 425 'add' 'add_ln165_18' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (1.54ns)   --->   "%add_ln167_39 = add i12 %i, i12 3995" [receiver.cpp:167]   --->   Operation 426 'add' 'add_ln167_39' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1271_65 = zext i12 %add_ln167_39"   --->   Operation 427 'zext' 'zext_ln1271_65' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%lshr_ln1271_19 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_18, i32 5, i32 11"   --->   Operation 428 'partselect' 'lshr_ln1271_19' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1271_66 = zext i7 %lshr_ln1271_19"   --->   Operation 429 'zext' 'zext_ln1271_66' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%matched_I_19_addr_1 = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln1271_66"   --->   Operation 430 'getelementptr' 'matched_I_19_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 431 [2/2] (3.25ns)   --->   "%r_V_187 = load i8 %matched_I_19_addr_1"   --->   Operation 431 'load' 'r_V_187' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_39 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_65"   --->   Operation 432 'getelementptr' 'preamble_upsampled_V_addr_39' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 433 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_39 = load i12 %preamble_upsampled_V_addr_39"   --->   Operation 433 'load' 'preamble_upsampled_V_load_39' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%lshr_ln167_38 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_39, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 434 'partselect' 'lshr_ln167_38' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%matched_Q_19_addr_1 = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln1271_66"   --->   Operation 435 'getelementptr' 'matched_Q_19_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 436 [2/2] (3.25ns)   --->   "%r_V_189 = load i8 %matched_Q_19_addr_1"   --->   Operation 436 'load' 'r_V_189' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 437 [1/1] (1.54ns)   --->   "%add_ln165_19 = add i12 %i, i12 40" [receiver.cpp:165]   --->   Operation 437 'add' 'add_ln165_19' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (1.54ns)   --->   "%add_ln167_40 = add i12 %i, i12 3996" [receiver.cpp:167]   --->   Operation 438 'add' 'add_ln167_40' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln1271_67 = zext i12 %add_ln167_40"   --->   Operation 439 'zext' 'zext_ln1271_67' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%lshr_ln1271_20 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_19, i32 5, i32 11"   --->   Operation 440 'partselect' 'lshr_ln1271_20' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1271_68 = zext i7 %lshr_ln1271_20"   --->   Operation 441 'zext' 'zext_ln1271_68' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%matched_I_20_addr_1 = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln1271_68"   --->   Operation 442 'getelementptr' 'matched_I_20_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 443 [2/2] (3.25ns)   --->   "%r_V_191 = load i8 %matched_I_20_addr_1"   --->   Operation 443 'load' 'r_V_191' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_40 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_67"   --->   Operation 444 'getelementptr' 'preamble_upsampled_V_addr_40' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 445 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_40 = load i12 %preamble_upsampled_V_addr_40"   --->   Operation 445 'load' 'preamble_upsampled_V_load_40' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%lshr_ln167_39 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_40, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 446 'partselect' 'lshr_ln167_39' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%matched_Q_20_addr_1 = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln1271_68"   --->   Operation 447 'getelementptr' 'matched_Q_20_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 448 [2/2] (3.25ns)   --->   "%r_V_193 = load i8 %matched_Q_20_addr_1"   --->   Operation 448 'load' 'r_V_193' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 449 [1/1] (1.54ns)   --->   "%add_ln165_20 = add i12 %i, i12 41" [receiver.cpp:165]   --->   Operation 449 'add' 'add_ln165_20' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (1.54ns)   --->   "%add_ln167_41 = add i12 %i, i12 3997" [receiver.cpp:167]   --->   Operation 450 'add' 'add_ln167_41' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln1271_69 = zext i12 %add_ln167_41"   --->   Operation 451 'zext' 'zext_ln1271_69' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%lshr_ln1271_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_20, i32 5, i32 11"   --->   Operation 452 'partselect' 'lshr_ln1271_21' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln1271_70 = zext i7 %lshr_ln1271_21"   --->   Operation 453 'zext' 'zext_ln1271_70' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%matched_I_21_addr_1 = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln1271_70"   --->   Operation 454 'getelementptr' 'matched_I_21_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 455 [2/2] (3.25ns)   --->   "%r_V_195 = load i8 %matched_I_21_addr_1"   --->   Operation 455 'load' 'r_V_195' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_41 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_69"   --->   Operation 456 'getelementptr' 'preamble_upsampled_V_addr_41' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 457 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_41 = load i12 %preamble_upsampled_V_addr_41"   --->   Operation 457 'load' 'preamble_upsampled_V_load_41' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%lshr_ln167_40 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_41, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 458 'partselect' 'lshr_ln167_40' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%matched_Q_21_addr_1 = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln1271_70"   --->   Operation 459 'getelementptr' 'matched_Q_21_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 460 [2/2] (3.25ns)   --->   "%r_V_197 = load i8 %matched_Q_21_addr_1"   --->   Operation 460 'load' 'r_V_197' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 461 [1/1] (1.54ns)   --->   "%add_ln165_21 = add i12 %i, i12 42" [receiver.cpp:165]   --->   Operation 461 'add' 'add_ln165_21' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (1.54ns)   --->   "%add_ln167_42 = add i12 %i, i12 3998" [receiver.cpp:167]   --->   Operation 462 'add' 'add_ln167_42' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1271_71 = zext i12 %add_ln167_42"   --->   Operation 463 'zext' 'zext_ln1271_71' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%lshr_ln1271_22 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_21, i32 5, i32 11"   --->   Operation 464 'partselect' 'lshr_ln1271_22' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln1271_72 = zext i7 %lshr_ln1271_22"   --->   Operation 465 'zext' 'zext_ln1271_72' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%matched_I_22_addr_1 = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln1271_72"   --->   Operation 466 'getelementptr' 'matched_I_22_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 467 [2/2] (3.25ns)   --->   "%r_V_199 = load i8 %matched_I_22_addr_1"   --->   Operation 467 'load' 'r_V_199' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_42 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_71"   --->   Operation 468 'getelementptr' 'preamble_upsampled_V_addr_42' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 469 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_42 = load i12 %preamble_upsampled_V_addr_42"   --->   Operation 469 'load' 'preamble_upsampled_V_load_42' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%lshr_ln167_41 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_42, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 470 'partselect' 'lshr_ln167_41' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%matched_Q_22_addr_1 = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln1271_72"   --->   Operation 471 'getelementptr' 'matched_Q_22_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 472 [2/2] (3.25ns)   --->   "%r_V_201 = load i8 %matched_Q_22_addr_1"   --->   Operation 472 'load' 'r_V_201' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 473 [1/1] (1.54ns)   --->   "%add_ln165_22 = add i12 %i, i12 43" [receiver.cpp:165]   --->   Operation 473 'add' 'add_ln165_22' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (1.54ns)   --->   "%add_ln167_43 = add i12 %i, i12 3999" [receiver.cpp:167]   --->   Operation 474 'add' 'add_ln167_43' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1271_73 = zext i12 %add_ln167_43"   --->   Operation 475 'zext' 'zext_ln1271_73' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%lshr_ln1271_23 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_22, i32 5, i32 11"   --->   Operation 476 'partselect' 'lshr_ln1271_23' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1271_74 = zext i7 %lshr_ln1271_23"   --->   Operation 477 'zext' 'zext_ln1271_74' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%matched_I_23_addr_1 = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln1271_74"   --->   Operation 478 'getelementptr' 'matched_I_23_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 479 [2/2] (3.25ns)   --->   "%r_V_203 = load i8 %matched_I_23_addr_1"   --->   Operation 479 'load' 'r_V_203' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_43 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_73"   --->   Operation 480 'getelementptr' 'preamble_upsampled_V_addr_43' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 481 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_43 = load i12 %preamble_upsampled_V_addr_43"   --->   Operation 481 'load' 'preamble_upsampled_V_load_43' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%lshr_ln167_42 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_43, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 482 'partselect' 'lshr_ln167_42' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%matched_Q_23_addr_1 = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln1271_74"   --->   Operation 483 'getelementptr' 'matched_Q_23_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 484 [2/2] (3.25ns)   --->   "%r_V_205 = load i8 %matched_Q_23_addr_1"   --->   Operation 484 'load' 'r_V_205' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 485 [1/1] (1.54ns)   --->   "%add_ln165_23 = add i12 %i, i12 44" [receiver.cpp:165]   --->   Operation 485 'add' 'add_ln165_23' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (1.54ns)   --->   "%add_ln167_44 = add i12 %i, i12 4000" [receiver.cpp:167]   --->   Operation 486 'add' 'add_ln167_44' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln1271_75 = zext i12 %add_ln167_44"   --->   Operation 487 'zext' 'zext_ln1271_75' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%lshr_ln1271_24 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_23, i32 5, i32 11"   --->   Operation 488 'partselect' 'lshr_ln1271_24' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln1271_76 = zext i7 %lshr_ln1271_24"   --->   Operation 489 'zext' 'zext_ln1271_76' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%matched_I_24_addr_1 = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln1271_76"   --->   Operation 490 'getelementptr' 'matched_I_24_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 491 [2/2] (3.25ns)   --->   "%r_V_207 = load i8 %matched_I_24_addr_1"   --->   Operation 491 'load' 'r_V_207' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_44 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_75"   --->   Operation 492 'getelementptr' 'preamble_upsampled_V_addr_44' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 493 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_44 = load i12 %preamble_upsampled_V_addr_44"   --->   Operation 493 'load' 'preamble_upsampled_V_load_44' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%lshr_ln167_43 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_44, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 494 'partselect' 'lshr_ln167_43' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%matched_Q_24_addr_1 = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln1271_76"   --->   Operation 495 'getelementptr' 'matched_Q_24_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 496 [2/2] (3.25ns)   --->   "%r_V_209 = load i8 %matched_Q_24_addr_1"   --->   Operation 496 'load' 'r_V_209' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 497 [1/1] (1.54ns)   --->   "%add_ln165_24 = add i12 %i, i12 45" [receiver.cpp:165]   --->   Operation 497 'add' 'add_ln165_24' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (1.54ns)   --->   "%add_ln167_45 = add i12 %i, i12 4001" [receiver.cpp:167]   --->   Operation 498 'add' 'add_ln167_45' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1271_77 = zext i12 %add_ln167_45"   --->   Operation 499 'zext' 'zext_ln1271_77' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%lshr_ln1271_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_24, i32 5, i32 11"   --->   Operation 500 'partselect' 'lshr_ln1271_25' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1271_78 = zext i7 %lshr_ln1271_25"   --->   Operation 501 'zext' 'zext_ln1271_78' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%matched_I_25_addr_1 = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln1271_78"   --->   Operation 502 'getelementptr' 'matched_I_25_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 503 [2/2] (3.25ns)   --->   "%r_V_211 = load i8 %matched_I_25_addr_1"   --->   Operation 503 'load' 'r_V_211' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_45 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_77"   --->   Operation 504 'getelementptr' 'preamble_upsampled_V_addr_45' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 505 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_45 = load i12 %preamble_upsampled_V_addr_45"   --->   Operation 505 'load' 'preamble_upsampled_V_load_45' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%lshr_ln167_44 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_45, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 506 'partselect' 'lshr_ln167_44' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%matched_Q_25_addr_1 = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln1271_78"   --->   Operation 507 'getelementptr' 'matched_Q_25_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 508 [2/2] (3.25ns)   --->   "%r_V_213 = load i8 %matched_Q_25_addr_1"   --->   Operation 508 'load' 'r_V_213' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 509 [1/1] (1.54ns)   --->   "%add_ln165_25 = add i12 %i, i12 46" [receiver.cpp:165]   --->   Operation 509 'add' 'add_ln165_25' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (1.54ns)   --->   "%add_ln167_46 = add i12 %i, i12 4002" [receiver.cpp:167]   --->   Operation 510 'add' 'add_ln167_46' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1271_79 = zext i12 %add_ln167_46"   --->   Operation 511 'zext' 'zext_ln1271_79' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%lshr_ln1271_26 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_25, i32 5, i32 11"   --->   Operation 512 'partselect' 'lshr_ln1271_26' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1271_80 = zext i7 %lshr_ln1271_26"   --->   Operation 513 'zext' 'zext_ln1271_80' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%matched_I_26_addr_1 = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln1271_80"   --->   Operation 514 'getelementptr' 'matched_I_26_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 515 [2/2] (3.25ns)   --->   "%r_V_215 = load i8 %matched_I_26_addr_1"   --->   Operation 515 'load' 'r_V_215' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_46 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_79"   --->   Operation 516 'getelementptr' 'preamble_upsampled_V_addr_46' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 517 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_46 = load i12 %preamble_upsampled_V_addr_46"   --->   Operation 517 'load' 'preamble_upsampled_V_load_46' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%lshr_ln167_45 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_46, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 518 'partselect' 'lshr_ln167_45' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%matched_Q_26_addr_1 = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln1271_80"   --->   Operation 519 'getelementptr' 'matched_Q_26_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 520 [2/2] (3.25ns)   --->   "%r_V_217 = load i8 %matched_Q_26_addr_1"   --->   Operation 520 'load' 'r_V_217' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 521 [1/1] (1.54ns)   --->   "%add_ln165_26 = add i12 %i, i12 47" [receiver.cpp:165]   --->   Operation 521 'add' 'add_ln165_26' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (1.54ns)   --->   "%add_ln167_47 = add i12 %i, i12 4003" [receiver.cpp:167]   --->   Operation 522 'add' 'add_ln167_47' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1271_81 = zext i12 %add_ln167_47"   --->   Operation 523 'zext' 'zext_ln1271_81' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%lshr_ln1271_27 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_26, i32 5, i32 11"   --->   Operation 524 'partselect' 'lshr_ln1271_27' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1271_82 = zext i7 %lshr_ln1271_27"   --->   Operation 525 'zext' 'zext_ln1271_82' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%matched_I_27_addr_1 = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln1271_82"   --->   Operation 526 'getelementptr' 'matched_I_27_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 527 [2/2] (3.25ns)   --->   "%r_V_219 = load i8 %matched_I_27_addr_1"   --->   Operation 527 'load' 'r_V_219' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_47 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_81"   --->   Operation 528 'getelementptr' 'preamble_upsampled_V_addr_47' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 529 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_47 = load i12 %preamble_upsampled_V_addr_47"   --->   Operation 529 'load' 'preamble_upsampled_V_load_47' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%lshr_ln167_46 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_47, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 530 'partselect' 'lshr_ln167_46' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%matched_Q_27_addr_1 = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln1271_82"   --->   Operation 531 'getelementptr' 'matched_Q_27_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 532 [2/2] (3.25ns)   --->   "%r_V_221 = load i8 %matched_Q_27_addr_1"   --->   Operation 532 'load' 'r_V_221' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 533 [1/1] (1.54ns)   --->   "%add_ln165_27 = add i12 %i, i12 48" [receiver.cpp:165]   --->   Operation 533 'add' 'add_ln165_27' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (1.54ns)   --->   "%add_ln167_48 = add i12 %i, i12 4004" [receiver.cpp:167]   --->   Operation 534 'add' 'add_ln167_48' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1271_83 = zext i12 %add_ln167_48"   --->   Operation 535 'zext' 'zext_ln1271_83' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%lshr_ln1271_28 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_27, i32 5, i32 11"   --->   Operation 536 'partselect' 'lshr_ln1271_28' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1271_84 = zext i7 %lshr_ln1271_28"   --->   Operation 537 'zext' 'zext_ln1271_84' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%matched_I_28_addr_1 = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln1271_84"   --->   Operation 538 'getelementptr' 'matched_I_28_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 539 [2/2] (3.25ns)   --->   "%r_V_223 = load i8 %matched_I_28_addr_1"   --->   Operation 539 'load' 'r_V_223' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_48 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_83"   --->   Operation 540 'getelementptr' 'preamble_upsampled_V_addr_48' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 541 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_48 = load i12 %preamble_upsampled_V_addr_48"   --->   Operation 541 'load' 'preamble_upsampled_V_load_48' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%lshr_ln167_47 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_48, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 542 'partselect' 'lshr_ln167_47' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%matched_Q_28_addr_1 = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln1271_84"   --->   Operation 543 'getelementptr' 'matched_Q_28_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 544 [2/2] (3.25ns)   --->   "%r_V_225 = load i8 %matched_Q_28_addr_1"   --->   Operation 544 'load' 'r_V_225' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 545 [1/1] (1.54ns)   --->   "%add_ln165_28 = add i12 %i, i12 49" [receiver.cpp:165]   --->   Operation 545 'add' 'add_ln165_28' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (1.54ns)   --->   "%add_ln167_49 = add i12 %i, i12 4005" [receiver.cpp:167]   --->   Operation 546 'add' 'add_ln167_49' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1271_85 = zext i12 %add_ln167_49"   --->   Operation 547 'zext' 'zext_ln1271_85' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%lshr_ln1271_29 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_28, i32 5, i32 11"   --->   Operation 548 'partselect' 'lshr_ln1271_29' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1271_86 = zext i7 %lshr_ln1271_29"   --->   Operation 549 'zext' 'zext_ln1271_86' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%matched_I_29_addr_1 = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln1271_86"   --->   Operation 550 'getelementptr' 'matched_I_29_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 551 [2/2] (3.25ns)   --->   "%r_V_227 = load i8 %matched_I_29_addr_1"   --->   Operation 551 'load' 'r_V_227' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_49 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_85"   --->   Operation 552 'getelementptr' 'preamble_upsampled_V_addr_49' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 553 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_49 = load i12 %preamble_upsampled_V_addr_49"   --->   Operation 553 'load' 'preamble_upsampled_V_load_49' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%lshr_ln167_48 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_49, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 554 'partselect' 'lshr_ln167_48' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%matched_Q_29_addr_1 = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln1271_86"   --->   Operation 555 'getelementptr' 'matched_Q_29_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 556 [2/2] (3.25ns)   --->   "%r_V_229 = load i8 %matched_Q_29_addr_1"   --->   Operation 556 'load' 'r_V_229' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 557 [1/1] (1.54ns)   --->   "%add_ln165_29 = add i12 %i, i12 50" [receiver.cpp:165]   --->   Operation 557 'add' 'add_ln165_29' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (1.54ns)   --->   "%add_ln167_50 = add i12 %i, i12 4006" [receiver.cpp:167]   --->   Operation 558 'add' 'add_ln167_50' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1271_87 = zext i12 %add_ln167_50"   --->   Operation 559 'zext' 'zext_ln1271_87' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln1271_30 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_29, i32 5, i32 11"   --->   Operation 560 'partselect' 'lshr_ln1271_30' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1271_88 = zext i7 %lshr_ln1271_30"   --->   Operation 561 'zext' 'zext_ln1271_88' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%matched_I_30_addr_1 = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln1271_88"   --->   Operation 562 'getelementptr' 'matched_I_30_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 563 [2/2] (3.25ns)   --->   "%r_V_231 = load i8 %matched_I_30_addr_1"   --->   Operation 563 'load' 'r_V_231' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_50 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_87"   --->   Operation 564 'getelementptr' 'preamble_upsampled_V_addr_50' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 565 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_50 = load i12 %preamble_upsampled_V_addr_50"   --->   Operation 565 'load' 'preamble_upsampled_V_load_50' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%lshr_ln167_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_50, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 566 'partselect' 'lshr_ln167_49' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%matched_Q_30_addr_1 = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln1271_88"   --->   Operation 567 'getelementptr' 'matched_Q_30_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 568 [2/2] (3.25ns)   --->   "%r_V_233 = load i8 %matched_Q_30_addr_1"   --->   Operation 568 'load' 'r_V_233' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 569 [1/1] (1.54ns)   --->   "%add_ln165_30 = add i12 %i, i12 51" [receiver.cpp:165]   --->   Operation 569 'add' 'add_ln165_30' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (1.54ns)   --->   "%add_ln167_51 = add i12 %i, i12 4007" [receiver.cpp:167]   --->   Operation 570 'add' 'add_ln167_51' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1271_89 = zext i12 %add_ln167_51"   --->   Operation 571 'zext' 'zext_ln1271_89' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%lshr_ln1271_31 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_30, i32 5, i32 11"   --->   Operation 572 'partselect' 'lshr_ln1271_31' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1271_90 = zext i7 %lshr_ln1271_31"   --->   Operation 573 'zext' 'zext_ln1271_90' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%matched_I_31_addr_1 = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln1271_90"   --->   Operation 574 'getelementptr' 'matched_I_31_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 575 [2/2] (3.25ns)   --->   "%r_V_235 = load i8 %matched_I_31_addr_1"   --->   Operation 575 'load' 'r_V_235' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_51 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_89"   --->   Operation 576 'getelementptr' 'preamble_upsampled_V_addr_51' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 577 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_51 = load i12 %preamble_upsampled_V_addr_51"   --->   Operation 577 'load' 'preamble_upsampled_V_load_51' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%lshr_ln167_50 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_51, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 578 'partselect' 'lshr_ln167_50' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%matched_Q_31_addr_1 = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln1271_90"   --->   Operation 579 'getelementptr' 'matched_Q_31_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 580 [2/2] (3.25ns)   --->   "%r_V_237 = load i8 %matched_Q_31_addr_1"   --->   Operation 580 'load' 'r_V_237' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 581 [1/1] (1.54ns)   --->   "%add_ln165_31 = add i12 %i, i12 52" [receiver.cpp:165]   --->   Operation 581 'add' 'add_ln165_31' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (1.54ns)   --->   "%add_ln167_52 = add i12 %i, i12 4008" [receiver.cpp:167]   --->   Operation 582 'add' 'add_ln167_52' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1271_91 = zext i12 %add_ln167_52"   --->   Operation 583 'zext' 'zext_ln1271_91' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%lshr_ln1271_32 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_31, i32 5, i32 11"   --->   Operation 584 'partselect' 'lshr_ln1271_32' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1271_92 = zext i7 %lshr_ln1271_32"   --->   Operation 585 'zext' 'zext_ln1271_92' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln1271_92"   --->   Operation 586 'getelementptr' 'matched_I_0_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 587 [2/2] (3.25ns)   --->   "%r_V_239 = load i8 %matched_I_0_addr_1"   --->   Operation 587 'load' 'r_V_239' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_52 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_91"   --->   Operation 588 'getelementptr' 'preamble_upsampled_V_addr_52' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 589 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_52 = load i12 %preamble_upsampled_V_addr_52"   --->   Operation 589 'load' 'preamble_upsampled_V_load_52' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%lshr_ln167_51 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_52, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 590 'partselect' 'lshr_ln167_51' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%matched_Q_0_addr_1 = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln1271_92"   --->   Operation 591 'getelementptr' 'matched_Q_0_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 592 [2/2] (3.25ns)   --->   "%r_V_241 = load i8 %matched_Q_0_addr_1"   --->   Operation 592 'load' 'r_V_241' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 593 [1/1] (1.54ns)   --->   "%add_ln165_32 = add i12 %i, i12 53" [receiver.cpp:165]   --->   Operation 593 'add' 'add_ln165_32' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (1.54ns)   --->   "%add_ln167_53 = add i12 %i, i12 4009" [receiver.cpp:167]   --->   Operation 594 'add' 'add_ln167_53' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln1271_93 = zext i12 %add_ln167_53"   --->   Operation 595 'zext' 'zext_ln1271_93' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%lshr_ln1271_33 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_32, i32 5, i32 11"   --->   Operation 596 'partselect' 'lshr_ln1271_33' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln1271_94 = zext i7 %lshr_ln1271_33"   --->   Operation 597 'zext' 'zext_ln1271_94' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln1271_94"   --->   Operation 598 'getelementptr' 'matched_I_1_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 599 [2/2] (3.25ns)   --->   "%r_V_243 = load i8 %matched_I_1_addr_1"   --->   Operation 599 'load' 'r_V_243' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_53 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_93"   --->   Operation 600 'getelementptr' 'preamble_upsampled_V_addr_53' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 601 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_53 = load i12 %preamble_upsampled_V_addr_53"   --->   Operation 601 'load' 'preamble_upsampled_V_load_53' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%lshr_ln167_52 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_53, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 602 'partselect' 'lshr_ln167_52' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%matched_Q_1_addr_1 = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln1271_94"   --->   Operation 603 'getelementptr' 'matched_Q_1_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 604 [2/2] (3.25ns)   --->   "%r_V_245 = load i8 %matched_Q_1_addr_1"   --->   Operation 604 'load' 'r_V_245' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 605 [1/1] (1.54ns)   --->   "%add_ln165_33 = add i12 %i, i12 54" [receiver.cpp:165]   --->   Operation 605 'add' 'add_ln165_33' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (1.54ns)   --->   "%add_ln167_54 = add i12 %i, i12 4010" [receiver.cpp:167]   --->   Operation 606 'add' 'add_ln167_54' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln1271_95 = zext i12 %add_ln167_54"   --->   Operation 607 'zext' 'zext_ln1271_95' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%lshr_ln1271_34 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_33, i32 5, i32 11"   --->   Operation 608 'partselect' 'lshr_ln1271_34' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln1271_96 = zext i7 %lshr_ln1271_34"   --->   Operation 609 'zext' 'zext_ln1271_96' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln1271_96"   --->   Operation 610 'getelementptr' 'matched_I_2_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 611 [2/2] (3.25ns)   --->   "%r_V_247 = load i8 %matched_I_2_addr_1"   --->   Operation 611 'load' 'r_V_247' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_54 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_95"   --->   Operation 612 'getelementptr' 'preamble_upsampled_V_addr_54' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 613 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_54 = load i12 %preamble_upsampled_V_addr_54"   --->   Operation 613 'load' 'preamble_upsampled_V_load_54' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%lshr_ln167_53 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_54, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 614 'partselect' 'lshr_ln167_53' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%matched_Q_2_addr_1 = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln1271_96"   --->   Operation 615 'getelementptr' 'matched_Q_2_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 616 [2/2] (3.25ns)   --->   "%r_V_249 = load i8 %matched_Q_2_addr_1"   --->   Operation 616 'load' 'r_V_249' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 617 [1/1] (1.54ns)   --->   "%add_ln165_34 = add i12 %i, i12 55" [receiver.cpp:165]   --->   Operation 617 'add' 'add_ln165_34' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (1.54ns)   --->   "%add_ln167_55 = add i12 %i, i12 4011" [receiver.cpp:167]   --->   Operation 618 'add' 'add_ln167_55' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1271_97 = zext i12 %add_ln167_55"   --->   Operation 619 'zext' 'zext_ln1271_97' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%lshr_ln1271_35 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_34, i32 5, i32 11"   --->   Operation 620 'partselect' 'lshr_ln1271_35' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1271_98 = zext i7 %lshr_ln1271_35"   --->   Operation 621 'zext' 'zext_ln1271_98' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln1271_98"   --->   Operation 622 'getelementptr' 'matched_I_3_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 623 [2/2] (3.25ns)   --->   "%r_V_251 = load i8 %matched_I_3_addr_1"   --->   Operation 623 'load' 'r_V_251' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_55 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_97"   --->   Operation 624 'getelementptr' 'preamble_upsampled_V_addr_55' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 625 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_55 = load i12 %preamble_upsampled_V_addr_55"   --->   Operation 625 'load' 'preamble_upsampled_V_load_55' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%lshr_ln167_54 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_55, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 626 'partselect' 'lshr_ln167_54' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%matched_Q_3_addr_1 = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln1271_98"   --->   Operation 627 'getelementptr' 'matched_Q_3_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 628 [2/2] (3.25ns)   --->   "%r_V_253 = load i8 %matched_Q_3_addr_1"   --->   Operation 628 'load' 'r_V_253' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 629 [1/1] (1.54ns)   --->   "%add_ln165_35 = add i12 %i, i12 56" [receiver.cpp:165]   --->   Operation 629 'add' 'add_ln165_35' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (1.54ns)   --->   "%add_ln167_56 = add i12 %i, i12 4012" [receiver.cpp:167]   --->   Operation 630 'add' 'add_ln167_56' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln1271_99 = zext i12 %add_ln167_56"   --->   Operation 631 'zext' 'zext_ln1271_99' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%lshr_ln1271_36 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_35, i32 5, i32 11"   --->   Operation 632 'partselect' 'lshr_ln1271_36' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln1271_100 = zext i7 %lshr_ln1271_36"   --->   Operation 633 'zext' 'zext_ln1271_100' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln1271_100"   --->   Operation 634 'getelementptr' 'matched_I_4_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 635 [2/2] (3.25ns)   --->   "%r_V_255 = load i8 %matched_I_4_addr_1"   --->   Operation 635 'load' 'r_V_255' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_56 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_99"   --->   Operation 636 'getelementptr' 'preamble_upsampled_V_addr_56' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 637 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_56 = load i12 %preamble_upsampled_V_addr_56"   --->   Operation 637 'load' 'preamble_upsampled_V_load_56' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%lshr_ln167_55 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_56, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 638 'partselect' 'lshr_ln167_55' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%matched_Q_4_addr_1 = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln1271_100"   --->   Operation 639 'getelementptr' 'matched_Q_4_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 640 [2/2] (3.25ns)   --->   "%r_V_257 = load i8 %matched_Q_4_addr_1"   --->   Operation 640 'load' 'r_V_257' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 641 [1/1] (1.54ns)   --->   "%add_ln165_36 = add i12 %i, i12 57" [receiver.cpp:165]   --->   Operation 641 'add' 'add_ln165_36' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (1.54ns)   --->   "%add_ln167_57 = add i12 %i, i12 4013" [receiver.cpp:167]   --->   Operation 642 'add' 'add_ln167_57' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln1271_101 = zext i12 %add_ln167_57"   --->   Operation 643 'zext' 'zext_ln1271_101' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%lshr_ln1271_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_36, i32 5, i32 11"   --->   Operation 644 'partselect' 'lshr_ln1271_37' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1271_102 = zext i7 %lshr_ln1271_37"   --->   Operation 645 'zext' 'zext_ln1271_102' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln1271_102"   --->   Operation 646 'getelementptr' 'matched_I_5_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 647 [2/2] (3.25ns)   --->   "%r_V_259 = load i8 %matched_I_5_addr_1"   --->   Operation 647 'load' 'r_V_259' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_57 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_101"   --->   Operation 648 'getelementptr' 'preamble_upsampled_V_addr_57' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 649 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_57 = load i12 %preamble_upsampled_V_addr_57"   --->   Operation 649 'load' 'preamble_upsampled_V_load_57' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%lshr_ln167_56 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_57, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 650 'partselect' 'lshr_ln167_56' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%matched_Q_5_addr_1 = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln1271_102"   --->   Operation 651 'getelementptr' 'matched_Q_5_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 652 [2/2] (3.25ns)   --->   "%r_V_261 = load i8 %matched_Q_5_addr_1"   --->   Operation 652 'load' 'r_V_261' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 653 [1/1] (1.54ns)   --->   "%add_ln165_37 = add i12 %i, i12 58" [receiver.cpp:165]   --->   Operation 653 'add' 'add_ln165_37' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (1.54ns)   --->   "%add_ln167_58 = add i12 %i, i12 4014" [receiver.cpp:167]   --->   Operation 654 'add' 'add_ln167_58' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln1271_103 = zext i12 %add_ln167_58"   --->   Operation 655 'zext' 'zext_ln1271_103' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%lshr_ln1271_38 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_37, i32 5, i32 11"   --->   Operation 656 'partselect' 'lshr_ln1271_38' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1271_104 = zext i7 %lshr_ln1271_38"   --->   Operation 657 'zext' 'zext_ln1271_104' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln1271_104"   --->   Operation 658 'getelementptr' 'matched_I_6_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 659 [2/2] (3.25ns)   --->   "%r_V_263 = load i8 %matched_I_6_addr_1"   --->   Operation 659 'load' 'r_V_263' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_58 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_103"   --->   Operation 660 'getelementptr' 'preamble_upsampled_V_addr_58' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 661 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_58 = load i12 %preamble_upsampled_V_addr_58"   --->   Operation 661 'load' 'preamble_upsampled_V_load_58' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%lshr_ln167_57 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_58, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 662 'partselect' 'lshr_ln167_57' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%matched_Q_6_addr_1 = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln1271_104"   --->   Operation 663 'getelementptr' 'matched_Q_6_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 664 [2/2] (3.25ns)   --->   "%r_V_265 = load i8 %matched_Q_6_addr_1"   --->   Operation 664 'load' 'r_V_265' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 665 [1/1] (1.54ns)   --->   "%add_ln165_38 = add i12 %i, i12 59" [receiver.cpp:165]   --->   Operation 665 'add' 'add_ln165_38' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (1.54ns)   --->   "%add_ln167_59 = add i12 %i, i12 4015" [receiver.cpp:167]   --->   Operation 666 'add' 'add_ln167_59' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln1271_105 = zext i12 %add_ln167_59"   --->   Operation 667 'zext' 'zext_ln1271_105' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%lshr_ln1271_39 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_38, i32 5, i32 11"   --->   Operation 668 'partselect' 'lshr_ln1271_39' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1271_106 = zext i7 %lshr_ln1271_39"   --->   Operation 669 'zext' 'zext_ln1271_106' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln1271_106"   --->   Operation 670 'getelementptr' 'matched_I_7_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 671 [2/2] (3.25ns)   --->   "%r_V_267 = load i8 %matched_I_7_addr_1"   --->   Operation 671 'load' 'r_V_267' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_59 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_105"   --->   Operation 672 'getelementptr' 'preamble_upsampled_V_addr_59' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 673 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_59 = load i12 %preamble_upsampled_V_addr_59"   --->   Operation 673 'load' 'preamble_upsampled_V_load_59' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%lshr_ln167_58 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_59, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 674 'partselect' 'lshr_ln167_58' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%matched_Q_7_addr_1 = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln1271_106"   --->   Operation 675 'getelementptr' 'matched_Q_7_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 676 [2/2] (3.25ns)   --->   "%r_V_269 = load i8 %matched_Q_7_addr_1"   --->   Operation 676 'load' 'r_V_269' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 677 [1/1] (1.54ns)   --->   "%add_ln165_39 = add i12 %i, i12 60" [receiver.cpp:165]   --->   Operation 677 'add' 'add_ln165_39' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (1.54ns)   --->   "%add_ln167_60 = add i12 %i, i12 4016" [receiver.cpp:167]   --->   Operation 678 'add' 'add_ln167_60' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln1271_107 = zext i12 %add_ln167_60"   --->   Operation 679 'zext' 'zext_ln1271_107' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%lshr_ln1271_40 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_39, i32 5, i32 11"   --->   Operation 680 'partselect' 'lshr_ln1271_40' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln1271_108 = zext i7 %lshr_ln1271_40"   --->   Operation 681 'zext' 'zext_ln1271_108' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln1271_108"   --->   Operation 682 'getelementptr' 'matched_I_8_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 683 [2/2] (3.25ns)   --->   "%r_V_271 = load i8 %matched_I_8_addr_1"   --->   Operation 683 'load' 'r_V_271' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_60 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_107"   --->   Operation 684 'getelementptr' 'preamble_upsampled_V_addr_60' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 685 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_60 = load i12 %preamble_upsampled_V_addr_60"   --->   Operation 685 'load' 'preamble_upsampled_V_load_60' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%lshr_ln167_59 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_60, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 686 'partselect' 'lshr_ln167_59' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%matched_Q_8_addr_1 = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln1271_108"   --->   Operation 687 'getelementptr' 'matched_Q_8_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 688 [2/2] (3.25ns)   --->   "%r_V_273 = load i8 %matched_Q_8_addr_1"   --->   Operation 688 'load' 'r_V_273' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 689 [1/1] (1.54ns)   --->   "%add_ln165_40 = add i12 %i, i12 61" [receiver.cpp:165]   --->   Operation 689 'add' 'add_ln165_40' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (1.54ns)   --->   "%add_ln167_61 = add i12 %i, i12 4017" [receiver.cpp:167]   --->   Operation 690 'add' 'add_ln167_61' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1271_109 = zext i12 %add_ln167_61"   --->   Operation 691 'zext' 'zext_ln1271_109' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%lshr_ln1271_41 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_40, i32 5, i32 11"   --->   Operation 692 'partselect' 'lshr_ln1271_41' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1271_110 = zext i7 %lshr_ln1271_41"   --->   Operation 693 'zext' 'zext_ln1271_110' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln1271_110"   --->   Operation 694 'getelementptr' 'matched_I_9_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 695 [2/2] (3.25ns)   --->   "%r_V_275 = load i8 %matched_I_9_addr_1"   --->   Operation 695 'load' 'r_V_275' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_61 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_109"   --->   Operation 696 'getelementptr' 'preamble_upsampled_V_addr_61' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 697 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_61 = load i12 %preamble_upsampled_V_addr_61"   --->   Operation 697 'load' 'preamble_upsampled_V_load_61' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%lshr_ln167_60 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_61, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 698 'partselect' 'lshr_ln167_60' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%matched_Q_9_addr_1 = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln1271_110"   --->   Operation 699 'getelementptr' 'matched_Q_9_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 700 [2/2] (3.25ns)   --->   "%r_V_277 = load i8 %matched_Q_9_addr_1"   --->   Operation 700 'load' 'r_V_277' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 701 [1/1] (1.54ns)   --->   "%add_ln165_41 = add i12 %i, i12 62" [receiver.cpp:165]   --->   Operation 701 'add' 'add_ln165_41' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (1.54ns)   --->   "%add_ln167_62 = add i12 %i, i12 4018" [receiver.cpp:167]   --->   Operation 702 'add' 'add_ln167_62' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln1271_111 = zext i12 %add_ln167_62"   --->   Operation 703 'zext' 'zext_ln1271_111' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%lshr_ln1271_42 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_41, i32 5, i32 11"   --->   Operation 704 'partselect' 'lshr_ln1271_42' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln1271_112 = zext i7 %lshr_ln1271_42"   --->   Operation 705 'zext' 'zext_ln1271_112' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln1271_112"   --->   Operation 706 'getelementptr' 'matched_I_10_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 707 [2/2] (3.25ns)   --->   "%r_V_279 = load i8 %matched_I_10_addr_1"   --->   Operation 707 'load' 'r_V_279' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_62 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_111"   --->   Operation 708 'getelementptr' 'preamble_upsampled_V_addr_62' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 709 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_62 = load i12 %preamble_upsampled_V_addr_62"   --->   Operation 709 'load' 'preamble_upsampled_V_load_62' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%lshr_ln167_61 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_62, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 710 'partselect' 'lshr_ln167_61' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%matched_Q_10_addr_1 = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln1271_112"   --->   Operation 711 'getelementptr' 'matched_Q_10_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 712 [2/2] (3.25ns)   --->   "%r_V_281 = load i8 %matched_Q_10_addr_1"   --->   Operation 712 'load' 'r_V_281' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 713 [1/1] (1.54ns)   --->   "%add_ln165_42 = add i12 %i, i12 63" [receiver.cpp:165]   --->   Operation 713 'add' 'add_ln165_42' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (1.54ns)   --->   "%add_ln167_63 = add i12 %i, i12 4019" [receiver.cpp:167]   --->   Operation 714 'add' 'add_ln167_63' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln1271_113 = zext i12 %add_ln167_63"   --->   Operation 715 'zext' 'zext_ln1271_113' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%lshr_ln1271_43 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_42, i32 5, i32 11"   --->   Operation 716 'partselect' 'lshr_ln1271_43' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln1271_114 = zext i7 %lshr_ln1271_43"   --->   Operation 717 'zext' 'zext_ln1271_114' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln1271_114"   --->   Operation 718 'getelementptr' 'matched_I_11_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 719 [2/2] (3.25ns)   --->   "%r_V_283 = load i8 %matched_I_11_addr_1"   --->   Operation 719 'load' 'r_V_283' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%preamble_upsampled_V_addr_63 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_113"   --->   Operation 720 'getelementptr' 'preamble_upsampled_V_addr_63' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 721 [2/2] (3.25ns)   --->   "%preamble_upsampled_V_load_63 = load i12 %preamble_upsampled_V_addr_63"   --->   Operation 721 'load' 'preamble_upsampled_V_load_63' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%lshr_ln167_62 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_63, i32 6, i32 11" [receiver.cpp:167]   --->   Operation 722 'partselect' 'lshr_ln167_62' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%matched_Q_11_addr_1 = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln1271_114"   --->   Operation 723 'getelementptr' 'matched_Q_11_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 724 [2/2] (3.25ns)   --->   "%r_V_285 = load i8 %matched_Q_11_addr_1"   --->   Operation 724 'load' 'r_V_285' <Predicate = (icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 725 [1/1] (1.54ns)   --->   "%add_ln165_43 = add i12 %i, i12 64" [receiver.cpp:165]   --->   Operation 725 'add' 'add_ln165_43' <Predicate = (icmp_ln165)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (1.58ns)   --->   "%store_ln165 = store i12 %add_ln165_43, i12 %i_10" [receiver.cpp:165]   --->   Operation 726 'store' 'store_ln165' <Predicate = (icmp_ln165)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 727 [1/2] (3.25ns)   --->   "%r_V = load i8 %matched_I_12_addr_1"   --->   Operation 727 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i18 %r_V"   --->   Operation 728 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load = load i12 %preamble_upsampled_V_addr"   --->   Operation 729 'load' 'preamble_upsampled_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i16 %preamble_upsampled_V_load"   --->   Operation 730 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270"   --->   Operation 731 'mul' 'r_V_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 732 [1/2] (3.25ns)   --->   "%r_V_33 = load i8 %matched_Q_12_addr_1"   --->   Operation 732 'load' 'r_V_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i18 %r_V_33"   --->   Operation 733 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8"   --->   Operation 734 'mul' 'r_V_34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 735 [1/2] (3.25ns)   --->   "%r_V_35 = load i8 %matched_I_13_addr"   --->   Operation 735 'load' 'r_V_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i18 %r_V_35"   --->   Operation 736 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_1 = load i12 %preamble_upsampled_V_addr_1"   --->   Operation 737 'load' 'preamble_upsampled_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i16 %preamble_upsampled_V_load_1"   --->   Operation 738 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17"   --->   Operation 739 'mul' 'r_V_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 740 [1/2] (3.25ns)   --->   "%r_V_37 = load i8 %matched_Q_13_addr"   --->   Operation 740 'load' 'r_V_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i18 %r_V_37"   --->   Operation 741 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9"   --->   Operation 742 'mul' 'r_V_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 743 [1/2] (3.25ns)   --->   "%r_V_39 = load i8 %matched_I_14_addr"   --->   Operation 743 'load' 'r_V_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i18 %r_V_39"   --->   Operation 744 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_2 = load i12 %preamble_upsampled_V_addr_2"   --->   Operation 745 'load' 'preamble_upsampled_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %preamble_upsampled_V_load_2"   --->   Operation 746 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19"   --->   Operation 747 'mul' 'r_V_40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 748 [1/2] (3.25ns)   --->   "%r_V_41 = load i8 %matched_Q_14_addr"   --->   Operation 748 'load' 'r_V_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i18 %r_V_41"   --->   Operation 749 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10"   --->   Operation 750 'mul' 'r_V_42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 751 [1/2] (3.25ns)   --->   "%r_V_43 = load i8 %matched_I_15_addr"   --->   Operation 751 'load' 'r_V_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i18 %r_V_43"   --->   Operation 752 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_3 = load i12 %preamble_upsampled_V_addr_3"   --->   Operation 753 'load' 'preamble_upsampled_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i16 %preamble_upsampled_V_load_3"   --->   Operation 754 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21"   --->   Operation 755 'mul' 'r_V_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 756 [1/2] (3.25ns)   --->   "%r_V_45 = load i8 %matched_Q_15_addr"   --->   Operation 756 'load' 'r_V_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i18 %r_V_45"   --->   Operation 757 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11"   --->   Operation 758 'mul' 'r_V_46' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 759 [1/2] (3.25ns)   --->   "%r_V_47 = load i8 %matched_I_16_addr"   --->   Operation 759 'load' 'r_V_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i18 %r_V_47"   --->   Operation 760 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_4 = load i12 %preamble_upsampled_V_addr_4"   --->   Operation 761 'load' 'preamble_upsampled_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i16 %preamble_upsampled_V_load_4"   --->   Operation 762 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23"   --->   Operation 763 'mul' 'r_V_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 764 [1/2] (3.25ns)   --->   "%r_V_49 = load i8 %matched_Q_16_addr"   --->   Operation 764 'load' 'r_V_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i18 %r_V_49"   --->   Operation 765 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12"   --->   Operation 766 'mul' 'r_V_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 767 [1/2] (3.25ns)   --->   "%r_V_51 = load i8 %matched_I_17_addr"   --->   Operation 767 'load' 'r_V_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i18 %r_V_51"   --->   Operation 768 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_5 = load i12 %preamble_upsampled_V_addr_5"   --->   Operation 769 'load' 'preamble_upsampled_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i16 %preamble_upsampled_V_load_5"   --->   Operation 770 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25"   --->   Operation 771 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 772 [1/2] (3.25ns)   --->   "%r_V_53 = load i8 %matched_Q_17_addr"   --->   Operation 772 'load' 'r_V_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i18 %r_V_53"   --->   Operation 773 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13"   --->   Operation 774 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 775 [1/2] (3.25ns)   --->   "%r_V_55 = load i8 %matched_I_18_addr"   --->   Operation 775 'load' 'r_V_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i18 %r_V_55"   --->   Operation 776 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_6 = load i12 %preamble_upsampled_V_addr_6"   --->   Operation 777 'load' 'preamble_upsampled_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %preamble_upsampled_V_load_6"   --->   Operation 778 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27"   --->   Operation 779 'mul' 'r_V_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 780 [1/2] (3.25ns)   --->   "%r_V_57 = load i8 %matched_Q_18_addr"   --->   Operation 780 'load' 'r_V_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i18 %r_V_57"   --->   Operation 781 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14"   --->   Operation 782 'mul' 'r_V_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 783 [1/2] (3.25ns)   --->   "%r_V_59 = load i8 %matched_I_19_addr"   --->   Operation 783 'load' 'r_V_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i18 %r_V_59"   --->   Operation 784 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_7 = load i12 %preamble_upsampled_V_addr_7"   --->   Operation 785 'load' 'preamble_upsampled_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i16 %preamble_upsampled_V_load_7"   --->   Operation 786 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29"   --->   Operation 787 'mul' 'r_V_60' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 788 [1/2] (3.25ns)   --->   "%r_V_61 = load i8 %matched_Q_19_addr"   --->   Operation 788 'load' 'r_V_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i18 %r_V_61"   --->   Operation 789 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15"   --->   Operation 790 'mul' 'r_V_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 791 [1/2] (3.25ns)   --->   "%r_V_63 = load i8 %matched_I_20_addr"   --->   Operation 791 'load' 'r_V_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i18 %r_V_63"   --->   Operation 792 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_8 = load i12 %preamble_upsampled_V_addr_8"   --->   Operation 793 'load' 'preamble_upsampled_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i16 %preamble_upsampled_V_load_8"   --->   Operation 794 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31"   --->   Operation 795 'mul' 'r_V_64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 796 [1/2] (3.25ns)   --->   "%r_V_65 = load i8 %matched_Q_20_addr"   --->   Operation 796 'load' 'r_V_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i18 %r_V_65"   --->   Operation 797 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16"   --->   Operation 798 'mul' 'r_V_66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 799 [1/2] (3.25ns)   --->   "%r_V_67 = load i8 %matched_I_21_addr"   --->   Operation 799 'load' 'r_V_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i18 %r_V_67"   --->   Operation 800 'sext' 'sext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_9 = load i12 %preamble_upsampled_V_addr_9"   --->   Operation 801 'load' 'preamble_upsampled_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i16 %preamble_upsampled_V_load_9"   --->   Operation 802 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33"   --->   Operation 803 'mul' 'r_V_68' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 804 [1/2] (3.25ns)   --->   "%r_V_69 = load i8 %matched_Q_21_addr"   --->   Operation 804 'load' 'r_V_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i18 %r_V_69"   --->   Operation 805 'sext' 'sext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17"   --->   Operation 806 'mul' 'r_V_70' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 807 [1/2] (3.25ns)   --->   "%r_V_71 = load i8 %matched_I_22_addr"   --->   Operation 807 'load' 'r_V_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i18 %r_V_71"   --->   Operation 808 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_10 = load i12 %preamble_upsampled_V_addr_10"   --->   Operation 809 'load' 'preamble_upsampled_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i16 %preamble_upsampled_V_load_10"   --->   Operation 810 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35"   --->   Operation 811 'mul' 'r_V_72' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 812 [1/2] (3.25ns)   --->   "%r_V_73 = load i8 %matched_Q_22_addr"   --->   Operation 812 'load' 'r_V_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i18 %r_V_73"   --->   Operation 813 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18"   --->   Operation 814 'mul' 'r_V_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 815 [1/2] (3.25ns)   --->   "%r_V_75 = load i8 %matched_I_23_addr"   --->   Operation 815 'load' 'r_V_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i18 %r_V_75"   --->   Operation 816 'sext' 'sext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_11 = load i12 %preamble_upsampled_V_addr_11"   --->   Operation 817 'load' 'preamble_upsampled_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i16 %preamble_upsampled_V_load_11"   --->   Operation 818 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37"   --->   Operation 819 'mul' 'r_V_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 820 [1/2] (3.25ns)   --->   "%r_V_77 = load i8 %matched_Q_23_addr"   --->   Operation 820 'load' 'r_V_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i18 %r_V_77"   --->   Operation 821 'sext' 'sext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19"   --->   Operation 822 'mul' 'r_V_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 823 [1/2] (3.25ns)   --->   "%r_V_79 = load i8 %matched_I_24_addr"   --->   Operation 823 'load' 'r_V_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i18 %r_V_79"   --->   Operation 824 'sext' 'sext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_12 = load i12 %preamble_upsampled_V_addr_12"   --->   Operation 825 'load' 'preamble_upsampled_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i16 %preamble_upsampled_V_load_12"   --->   Operation 826 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39"   --->   Operation 827 'mul' 'r_V_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 828 [1/2] (3.25ns)   --->   "%r_V_81 = load i8 %matched_Q_24_addr"   --->   Operation 828 'load' 'r_V_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1270_40 = sext i18 %r_V_81"   --->   Operation 829 'sext' 'sext_ln1270_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20"   --->   Operation 830 'mul' 'r_V_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 831 [1/2] (3.25ns)   --->   "%r_V_83 = load i8 %matched_I_25_addr"   --->   Operation 831 'load' 'r_V_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1270_41 = sext i18 %r_V_83"   --->   Operation 832 'sext' 'sext_ln1270_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_13 = load i12 %preamble_upsampled_V_addr_13"   --->   Operation 833 'load' 'preamble_upsampled_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i16 %preamble_upsampled_V_load_13"   --->   Operation 834 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41"   --->   Operation 835 'mul' 'r_V_84' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 836 [1/2] (3.25ns)   --->   "%r_V_85 = load i8 %matched_Q_25_addr"   --->   Operation 836 'load' 'r_V_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1270_42 = sext i18 %r_V_85"   --->   Operation 837 'sext' 'sext_ln1270_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21"   --->   Operation 838 'mul' 'r_V_86' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 839 [1/2] (3.25ns)   --->   "%r_V_87 = load i8 %matched_I_26_addr"   --->   Operation 839 'load' 'r_V_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln1270_43 = sext i18 %r_V_87"   --->   Operation 840 'sext' 'sext_ln1270_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_14 = load i12 %preamble_upsampled_V_addr_14"   --->   Operation 841 'load' 'preamble_upsampled_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i16 %preamble_upsampled_V_load_14"   --->   Operation 842 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43"   --->   Operation 843 'mul' 'r_V_88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 844 [1/2] (3.25ns)   --->   "%r_V_89 = load i8 %matched_Q_26_addr"   --->   Operation 844 'load' 'r_V_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1270_44 = sext i18 %r_V_89"   --->   Operation 845 'sext' 'sext_ln1270_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22"   --->   Operation 846 'mul' 'r_V_90' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 847 [1/2] (3.25ns)   --->   "%r_V_91 = load i8 %matched_I_27_addr"   --->   Operation 847 'load' 'r_V_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln1270_45 = sext i18 %r_V_91"   --->   Operation 848 'sext' 'sext_ln1270_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_15 = load i12 %preamble_upsampled_V_addr_15"   --->   Operation 849 'load' 'preamble_upsampled_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i16 %preamble_upsampled_V_load_15"   --->   Operation 850 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45"   --->   Operation 851 'mul' 'r_V_92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 852 [1/2] (3.25ns)   --->   "%r_V_93 = load i8 %matched_Q_27_addr"   --->   Operation 852 'load' 'r_V_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1270_46 = sext i18 %r_V_93"   --->   Operation 853 'sext' 'sext_ln1270_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23"   --->   Operation 854 'mul' 'r_V_94' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 855 [1/2] (3.25ns)   --->   "%r_V_95 = load i8 %matched_I_28_addr"   --->   Operation 855 'load' 'r_V_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1270_47 = sext i18 %r_V_95"   --->   Operation 856 'sext' 'sext_ln1270_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_16 = load i12 %preamble_upsampled_V_addr_16"   --->   Operation 857 'load' 'preamble_upsampled_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i16 %preamble_upsampled_V_load_16"   --->   Operation 858 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47"   --->   Operation 859 'mul' 'r_V_96' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 860 [1/2] (3.25ns)   --->   "%r_V_97 = load i8 %matched_Q_28_addr"   --->   Operation 860 'load' 'r_V_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1270_48 = sext i18 %r_V_97"   --->   Operation 861 'sext' 'sext_ln1270_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24"   --->   Operation 862 'mul' 'r_V_98' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 863 [1/2] (3.25ns)   --->   "%r_V_99 = load i8 %matched_I_29_addr"   --->   Operation 863 'load' 'r_V_99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln1270_49 = sext i18 %r_V_99"   --->   Operation 864 'sext' 'sext_ln1270_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_17 = load i12 %preamble_upsampled_V_addr_17"   --->   Operation 865 'load' 'preamble_upsampled_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i16 %preamble_upsampled_V_load_17"   --->   Operation 866 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49"   --->   Operation 867 'mul' 'r_V_100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 868 [1/2] (3.25ns)   --->   "%r_V_101 = load i8 %matched_Q_29_addr"   --->   Operation 868 'load' 'r_V_101' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1270_50 = sext i18 %r_V_101"   --->   Operation 869 'sext' 'sext_ln1270_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25"   --->   Operation 870 'mul' 'r_V_102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 871 [1/2] (3.25ns)   --->   "%r_V_103 = load i8 %matched_I_30_addr"   --->   Operation 871 'load' 'r_V_103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1270_51 = sext i18 %r_V_103"   --->   Operation 872 'sext' 'sext_ln1270_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_18 = load i12 %preamble_upsampled_V_addr_18"   --->   Operation 873 'load' 'preamble_upsampled_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i16 %preamble_upsampled_V_load_18"   --->   Operation 874 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51"   --->   Operation 875 'mul' 'r_V_104' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 876 [1/2] (3.25ns)   --->   "%r_V_105 = load i8 %matched_Q_30_addr"   --->   Operation 876 'load' 'r_V_105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1270_52 = sext i18 %r_V_105"   --->   Operation 877 'sext' 'sext_ln1270_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26"   --->   Operation 878 'mul' 'r_V_106' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 879 [1/2] (3.25ns)   --->   "%r_V_107 = load i8 %matched_I_31_addr"   --->   Operation 879 'load' 'r_V_107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1270_53 = sext i18 %r_V_107"   --->   Operation 880 'sext' 'sext_ln1270_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_19 = load i12 %preamble_upsampled_V_addr_19"   --->   Operation 881 'load' 'preamble_upsampled_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i16 %preamble_upsampled_V_load_19"   --->   Operation 882 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53"   --->   Operation 883 'mul' 'r_V_108' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 884 [1/2] (3.25ns)   --->   "%r_V_109 = load i8 %matched_Q_31_addr"   --->   Operation 884 'load' 'r_V_109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1270_54 = sext i18 %r_V_109"   --->   Operation 885 'sext' 'sext_ln1270_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27"   --->   Operation 886 'mul' 'r_V_110' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 887 [1/2] (3.25ns)   --->   "%r_V_111 = load i8 %matched_I_0_addr"   --->   Operation 887 'load' 'r_V_111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1270_55 = sext i18 %r_V_111"   --->   Operation 888 'sext' 'sext_ln1270_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_20 = load i12 %preamble_upsampled_V_addr_20"   --->   Operation 889 'load' 'preamble_upsampled_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i16 %preamble_upsampled_V_load_20"   --->   Operation 890 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55"   --->   Operation 891 'mul' 'r_V_112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 892 [1/2] (3.25ns)   --->   "%r_V_113 = load i8 %matched_Q_0_addr"   --->   Operation 892 'load' 'r_V_113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1270_56 = sext i18 %r_V_113"   --->   Operation 893 'sext' 'sext_ln1270_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28"   --->   Operation 894 'mul' 'r_V_114' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 895 [1/2] (3.25ns)   --->   "%r_V_115 = load i8 %matched_I_1_addr"   --->   Operation 895 'load' 'r_V_115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1270_57 = sext i18 %r_V_115"   --->   Operation 896 'sext' 'sext_ln1270_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_21 = load i12 %preamble_upsampled_V_addr_21"   --->   Operation 897 'load' 'preamble_upsampled_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i16 %preamble_upsampled_V_load_21"   --->   Operation 898 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57"   --->   Operation 899 'mul' 'r_V_116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 900 [1/2] (3.25ns)   --->   "%r_V_117 = load i8 %matched_Q_1_addr"   --->   Operation 900 'load' 'r_V_117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1270_58 = sext i18 %r_V_117"   --->   Operation 901 'sext' 'sext_ln1270_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29"   --->   Operation 902 'mul' 'r_V_118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 903 [1/2] (3.25ns)   --->   "%r_V_119 = load i8 %matched_I_2_addr"   --->   Operation 903 'load' 'r_V_119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln1270_59 = sext i18 %r_V_119"   --->   Operation 904 'sext' 'sext_ln1270_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_22 = load i12 %preamble_upsampled_V_addr_22"   --->   Operation 905 'load' 'preamble_upsampled_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i16 %preamble_upsampled_V_load_22"   --->   Operation 906 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59"   --->   Operation 907 'mul' 'r_V_120' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 908 [1/2] (3.25ns)   --->   "%r_V_121 = load i8 %matched_Q_2_addr"   --->   Operation 908 'load' 'r_V_121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln1270_60 = sext i18 %r_V_121"   --->   Operation 909 'sext' 'sext_ln1270_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30"   --->   Operation 910 'mul' 'r_V_122' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 911 [1/2] (3.25ns)   --->   "%r_V_123 = load i8 %matched_I_3_addr"   --->   Operation 911 'load' 'r_V_123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln1270_61 = sext i18 %r_V_123"   --->   Operation 912 'sext' 'sext_ln1270_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_23 = load i12 %preamble_upsampled_V_addr_23"   --->   Operation 913 'load' 'preamble_upsampled_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i16 %preamble_upsampled_V_load_23"   --->   Operation 914 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61"   --->   Operation 915 'mul' 'r_V_124' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 916 [1/2] (3.25ns)   --->   "%r_V_125 = load i8 %matched_Q_3_addr"   --->   Operation 916 'load' 'r_V_125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1270_62 = sext i18 %r_V_125"   --->   Operation 917 'sext' 'sext_ln1270_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31"   --->   Operation 918 'mul' 'r_V_126' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 919 [1/2] (3.25ns)   --->   "%r_V_127 = load i8 %matched_I_4_addr"   --->   Operation 919 'load' 'r_V_127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1270_63 = sext i18 %r_V_127"   --->   Operation 920 'sext' 'sext_ln1270_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_24 = load i12 %preamble_upsampled_V_addr_24"   --->   Operation 921 'load' 'preamble_upsampled_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i16 %preamble_upsampled_V_load_24"   --->   Operation 922 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63"   --->   Operation 923 'mul' 'r_V_128' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 924 [1/2] (3.25ns)   --->   "%r_V_129 = load i8 %matched_Q_4_addr"   --->   Operation 924 'load' 'r_V_129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1270_64 = sext i18 %r_V_129"   --->   Operation 925 'sext' 'sext_ln1270_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32"   --->   Operation 926 'mul' 'r_V_130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 927 [1/2] (3.25ns)   --->   "%r_V_131 = load i8 %matched_I_5_addr"   --->   Operation 927 'load' 'r_V_131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1270_65 = sext i18 %r_V_131"   --->   Operation 928 'sext' 'sext_ln1270_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_25 = load i12 %preamble_upsampled_V_addr_25"   --->   Operation 929 'load' 'preamble_upsampled_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i16 %preamble_upsampled_V_load_25"   --->   Operation 930 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65"   --->   Operation 931 'mul' 'r_V_132' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 932 [1/2] (3.25ns)   --->   "%r_V_133 = load i8 %matched_Q_5_addr"   --->   Operation 932 'load' 'r_V_133' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1270_66 = sext i18 %r_V_133"   --->   Operation 933 'sext' 'sext_ln1270_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33"   --->   Operation 934 'mul' 'r_V_134' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 935 [1/2] (3.25ns)   --->   "%r_V_135 = load i8 %matched_I_6_addr"   --->   Operation 935 'load' 'r_V_135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1270_67 = sext i18 %r_V_135"   --->   Operation 936 'sext' 'sext_ln1270_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_26 = load i12 %preamble_upsampled_V_addr_26"   --->   Operation 937 'load' 'preamble_upsampled_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i16 %preamble_upsampled_V_load_26"   --->   Operation 938 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67"   --->   Operation 939 'mul' 'r_V_136' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 940 [1/2] (3.25ns)   --->   "%r_V_137 = load i8 %matched_Q_6_addr"   --->   Operation 940 'load' 'r_V_137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1270_68 = sext i18 %r_V_137"   --->   Operation 941 'sext' 'sext_ln1270_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34"   --->   Operation 942 'mul' 'r_V_138' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 943 [1/2] (3.25ns)   --->   "%r_V_139 = load i8 %matched_I_7_addr"   --->   Operation 943 'load' 'r_V_139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1270_69 = sext i18 %r_V_139"   --->   Operation 944 'sext' 'sext_ln1270_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_27 = load i12 %preamble_upsampled_V_addr_27"   --->   Operation 945 'load' 'preamble_upsampled_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i16 %preamble_upsampled_V_load_27"   --->   Operation 946 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69"   --->   Operation 947 'mul' 'r_V_140' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 948 [1/2] (3.25ns)   --->   "%r_V_141 = load i8 %matched_Q_7_addr"   --->   Operation 948 'load' 'r_V_141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1270_70 = sext i18 %r_V_141"   --->   Operation 949 'sext' 'sext_ln1270_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35"   --->   Operation 950 'mul' 'r_V_142' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 951 [1/2] (3.25ns)   --->   "%r_V_143 = load i8 %matched_I_8_addr"   --->   Operation 951 'load' 'r_V_143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln1270_71 = sext i18 %r_V_143"   --->   Operation 952 'sext' 'sext_ln1270_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_28 = load i12 %preamble_upsampled_V_addr_28"   --->   Operation 953 'load' 'preamble_upsampled_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i16 %preamble_upsampled_V_load_28"   --->   Operation 954 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71"   --->   Operation 955 'mul' 'r_V_144' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 956 [1/2] (3.25ns)   --->   "%r_V_145 = load i8 %matched_Q_8_addr"   --->   Operation 956 'load' 'r_V_145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln1270_72 = sext i18 %r_V_145"   --->   Operation 957 'sext' 'sext_ln1270_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36"   --->   Operation 958 'mul' 'r_V_146' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 959 [1/2] (3.25ns)   --->   "%r_V_147 = load i8 %matched_I_9_addr"   --->   Operation 959 'load' 'r_V_147' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i18 %r_V_147"   --->   Operation 960 'sext' 'sext_ln1270_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_29 = load i12 %preamble_upsampled_V_addr_29"   --->   Operation 961 'load' 'preamble_upsampled_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i16 %preamble_upsampled_V_load_29"   --->   Operation 962 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73"   --->   Operation 963 'mul' 'r_V_148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 964 [1/2] (3.25ns)   --->   "%r_V_149 = load i8 %matched_Q_9_addr"   --->   Operation 964 'load' 'r_V_149' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i18 %r_V_149"   --->   Operation 965 'sext' 'sext_ln1270_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37"   --->   Operation 966 'mul' 'r_V_150' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 967 [1/2] (3.25ns)   --->   "%r_V_151 = load i8 %matched_I_10_addr"   --->   Operation 967 'load' 'r_V_151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i18 %r_V_151"   --->   Operation 968 'sext' 'sext_ln1270_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_30 = load i12 %preamble_upsampled_V_addr_30"   --->   Operation 969 'load' 'preamble_upsampled_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i16 %preamble_upsampled_V_load_30"   --->   Operation 970 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75"   --->   Operation 971 'mul' 'r_V_152' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 972 [1/2] (3.25ns)   --->   "%r_V_153 = load i8 %matched_Q_10_addr"   --->   Operation 972 'load' 'r_V_153' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i18 %r_V_153"   --->   Operation 973 'sext' 'sext_ln1270_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38"   --->   Operation 974 'mul' 'r_V_154' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 975 [1/2] (3.25ns)   --->   "%r_V_155 = load i8 %matched_I_11_addr"   --->   Operation 975 'load' 'r_V_155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1270_77 = sext i18 %r_V_155"   --->   Operation 976 'sext' 'sext_ln1270_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_31 = load i12 %preamble_upsampled_V_addr_31"   --->   Operation 977 'load' 'preamble_upsampled_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %preamble_upsampled_V_load_31"   --->   Operation 978 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77"   --->   Operation 979 'mul' 'r_V_156' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 980 [1/2] (3.25ns)   --->   "%r_V_157 = load i8 %matched_Q_11_addr"   --->   Operation 980 'load' 'r_V_157' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1270_78 = sext i18 %r_V_157"   --->   Operation 981 'sext' 'sext_ln1270_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273"   --->   Operation 982 'mul' 'r_V_158' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 983 [1/2] (3.25ns)   --->   "%r_V_159 = load i8 %matched_I_12_addr_2"   --->   Operation 983 'load' 'r_V_159' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1270_79 = sext i18 %r_V_159"   --->   Operation 984 'sext' 'sext_ln1270_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_32 = load i12 %preamble_upsampled_V_addr_32"   --->   Operation 985 'load' 'preamble_upsampled_V_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i16 %preamble_upsampled_V_load_32"   --->   Operation 986 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79"   --->   Operation 987 'mul' 'r_V_160' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 988 [1/2] (3.25ns)   --->   "%r_V_161 = load i8 %matched_Q_12_addr_2"   --->   Operation 988 'load' 'r_V_161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln1270_80 = sext i18 %r_V_161"   --->   Operation 989 'sext' 'sext_ln1270_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39"   --->   Operation 990 'mul' 'r_V_162' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 991 [1/2] (3.25ns)   --->   "%r_V_163 = load i8 %matched_I_13_addr_1"   --->   Operation 991 'load' 'r_V_163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1270_81 = sext i18 %r_V_163"   --->   Operation 992 'sext' 'sext_ln1270_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_33 = load i12 %preamble_upsampled_V_addr_33"   --->   Operation 993 'load' 'preamble_upsampled_V_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i16 %preamble_upsampled_V_load_33"   --->   Operation 994 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81"   --->   Operation 995 'mul' 'r_V_164' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 996 [1/2] (3.25ns)   --->   "%r_V_165 = load i8 %matched_Q_13_addr_1"   --->   Operation 996 'load' 'r_V_165' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln1270_82 = sext i18 %r_V_165"   --->   Operation 997 'sext' 'sext_ln1270_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40"   --->   Operation 998 'mul' 'r_V_166' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 999 [1/2] (3.25ns)   --->   "%r_V_167 = load i8 %matched_I_14_addr_1"   --->   Operation 999 'load' 'r_V_167' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1270_83 = sext i18 %r_V_167"   --->   Operation 1000 'sext' 'sext_ln1270_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_34 = load i12 %preamble_upsampled_V_addr_34"   --->   Operation 1001 'load' 'preamble_upsampled_V_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i16 %preamble_upsampled_V_load_34"   --->   Operation 1002 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83"   --->   Operation 1003 'mul' 'r_V_168' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1004 [1/2] (3.25ns)   --->   "%r_V_169 = load i8 %matched_Q_14_addr_1"   --->   Operation 1004 'load' 'r_V_169' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1270_84 = sext i18 %r_V_169"   --->   Operation 1005 'sext' 'sext_ln1270_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41"   --->   Operation 1006 'mul' 'r_V_170' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1007 [1/2] (3.25ns)   --->   "%r_V_171 = load i8 %matched_I_15_addr_1"   --->   Operation 1007 'load' 'r_V_171' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln1270_85 = sext i18 %r_V_171"   --->   Operation 1008 'sext' 'sext_ln1270_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_35 = load i12 %preamble_upsampled_V_addr_35"   --->   Operation 1009 'load' 'preamble_upsampled_V_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i16 %preamble_upsampled_V_load_35"   --->   Operation 1010 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85"   --->   Operation 1011 'mul' 'r_V_172' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1012 [1/2] (3.25ns)   --->   "%r_V_173 = load i8 %matched_Q_15_addr_1"   --->   Operation 1012 'load' 'r_V_173' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1270_86 = sext i18 %r_V_173"   --->   Operation 1013 'sext' 'sext_ln1270_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42"   --->   Operation 1014 'mul' 'r_V_174' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1015 [1/2] (3.25ns)   --->   "%r_V_175 = load i8 %matched_I_16_addr_1"   --->   Operation 1015 'load' 'r_V_175' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln1270_87 = sext i18 %r_V_175"   --->   Operation 1016 'sext' 'sext_ln1270_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_36 = load i12 %preamble_upsampled_V_addr_36"   --->   Operation 1017 'load' 'preamble_upsampled_V_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i16 %preamble_upsampled_V_load_36"   --->   Operation 1018 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87"   --->   Operation 1019 'mul' 'r_V_176' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1020 [1/2] (3.25ns)   --->   "%r_V_177 = load i8 %matched_Q_16_addr_1"   --->   Operation 1020 'load' 'r_V_177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1270_88 = sext i18 %r_V_177"   --->   Operation 1021 'sext' 'sext_ln1270_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43"   --->   Operation 1022 'mul' 'r_V_178' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1023 [1/2] (3.25ns)   --->   "%r_V_179 = load i8 %matched_I_17_addr_1"   --->   Operation 1023 'load' 'r_V_179' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1270_89 = sext i18 %r_V_179"   --->   Operation 1024 'sext' 'sext_ln1270_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_37 = load i12 %preamble_upsampled_V_addr_37"   --->   Operation 1025 'load' 'preamble_upsampled_V_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i16 %preamble_upsampled_V_load_37"   --->   Operation 1026 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89"   --->   Operation 1027 'mul' 'r_V_180' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1028 [1/2] (3.25ns)   --->   "%r_V_181 = load i8 %matched_Q_17_addr_1"   --->   Operation 1028 'load' 'r_V_181' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1270_90 = sext i18 %r_V_181"   --->   Operation 1029 'sext' 'sext_ln1270_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44"   --->   Operation 1030 'mul' 'r_V_182' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1031 [1/2] (3.25ns)   --->   "%r_V_183 = load i8 %matched_I_18_addr_1"   --->   Operation 1031 'load' 'r_V_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln1270_91 = sext i18 %r_V_183"   --->   Operation 1032 'sext' 'sext_ln1270_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_38 = load i12 %preamble_upsampled_V_addr_38"   --->   Operation 1033 'load' 'preamble_upsampled_V_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i16 %preamble_upsampled_V_load_38"   --->   Operation 1034 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91"   --->   Operation 1035 'mul' 'r_V_184' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1036 [1/2] (3.25ns)   --->   "%r_V_185 = load i8 %matched_Q_18_addr_1"   --->   Operation 1036 'load' 'r_V_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1270_92 = sext i18 %r_V_185"   --->   Operation 1037 'sext' 'sext_ln1270_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45"   --->   Operation 1038 'mul' 'r_V_186' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1039 [1/2] (3.25ns)   --->   "%r_V_187 = load i8 %matched_I_19_addr_1"   --->   Operation 1039 'load' 'r_V_187' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln1270_93 = sext i18 %r_V_187"   --->   Operation 1040 'sext' 'sext_ln1270_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_39 = load i12 %preamble_upsampled_V_addr_39"   --->   Operation 1041 'load' 'preamble_upsampled_V_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i16 %preamble_upsampled_V_load_39"   --->   Operation 1042 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93"   --->   Operation 1043 'mul' 'r_V_188' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1044 [1/2] (3.25ns)   --->   "%r_V_189 = load i8 %matched_Q_19_addr_1"   --->   Operation 1044 'load' 'r_V_189' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1270_94 = sext i18 %r_V_189"   --->   Operation 1045 'sext' 'sext_ln1270_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46"   --->   Operation 1046 'mul' 'r_V_190' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1047 [1/2] (3.25ns)   --->   "%r_V_191 = load i8 %matched_I_20_addr_1"   --->   Operation 1047 'load' 'r_V_191' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln1270_95 = sext i18 %r_V_191"   --->   Operation 1048 'sext' 'sext_ln1270_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_40 = load i12 %preamble_upsampled_V_addr_40"   --->   Operation 1049 'load' 'preamble_upsampled_V_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i16 %preamble_upsampled_V_load_40"   --->   Operation 1050 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95"   --->   Operation 1051 'mul' 'r_V_192' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1052 [1/2] (3.25ns)   --->   "%r_V_193 = load i8 %matched_Q_20_addr_1"   --->   Operation 1052 'load' 'r_V_193' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln1270_96 = sext i18 %r_V_193"   --->   Operation 1053 'sext' 'sext_ln1270_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47"   --->   Operation 1054 'mul' 'r_V_194' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1055 [1/2] (3.25ns)   --->   "%r_V_195 = load i8 %matched_I_21_addr_1"   --->   Operation 1055 'load' 'r_V_195' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1270_97 = sext i18 %r_V_195"   --->   Operation 1056 'sext' 'sext_ln1270_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_41 = load i12 %preamble_upsampled_V_addr_41"   --->   Operation 1057 'load' 'preamble_upsampled_V_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i16 %preamble_upsampled_V_load_41"   --->   Operation 1058 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97"   --->   Operation 1059 'mul' 'r_V_196' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1060 [1/2] (3.25ns)   --->   "%r_V_197 = load i8 %matched_Q_21_addr_1"   --->   Operation 1060 'load' 'r_V_197' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1270_98 = sext i18 %r_V_197"   --->   Operation 1061 'sext' 'sext_ln1270_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48"   --->   Operation 1062 'mul' 'r_V_198' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1063 [1/2] (3.25ns)   --->   "%r_V_199 = load i8 %matched_I_22_addr_1"   --->   Operation 1063 'load' 'r_V_199' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1270_99 = sext i18 %r_V_199"   --->   Operation 1064 'sext' 'sext_ln1270_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_42 = load i12 %preamble_upsampled_V_addr_42"   --->   Operation 1065 'load' 'preamble_upsampled_V_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i16 %preamble_upsampled_V_load_42"   --->   Operation 1066 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99"   --->   Operation 1067 'mul' 'r_V_200' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1068 [1/2] (3.25ns)   --->   "%r_V_201 = load i8 %matched_Q_22_addr_1"   --->   Operation 1068 'load' 'r_V_201' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln1270_100 = sext i18 %r_V_201"   --->   Operation 1069 'sext' 'sext_ln1270_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49"   --->   Operation 1070 'mul' 'r_V_202' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1071 [1/2] (3.25ns)   --->   "%r_V_203 = load i8 %matched_I_23_addr_1"   --->   Operation 1071 'load' 'r_V_203' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln1270_101 = sext i18 %r_V_203"   --->   Operation 1072 'sext' 'sext_ln1270_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_43 = load i12 %preamble_upsampled_V_addr_43"   --->   Operation 1073 'load' 'preamble_upsampled_V_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i16 %preamble_upsampled_V_load_43"   --->   Operation 1074 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101"   --->   Operation 1075 'mul' 'r_V_204' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1076 [1/2] (3.25ns)   --->   "%r_V_205 = load i8 %matched_Q_23_addr_1"   --->   Operation 1076 'load' 'r_V_205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1270_102 = sext i18 %r_V_205"   --->   Operation 1077 'sext' 'sext_ln1270_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50"   --->   Operation 1078 'mul' 'r_V_206' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1079 [1/2] (3.25ns)   --->   "%r_V_207 = load i8 %matched_I_24_addr_1"   --->   Operation 1079 'load' 'r_V_207' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1270_103 = sext i18 %r_V_207"   --->   Operation 1080 'sext' 'sext_ln1270_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_44 = load i12 %preamble_upsampled_V_addr_44"   --->   Operation 1081 'load' 'preamble_upsampled_V_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i16 %preamble_upsampled_V_load_44"   --->   Operation 1082 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103"   --->   Operation 1083 'mul' 'r_V_208' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1084 [1/2] (3.25ns)   --->   "%r_V_209 = load i8 %matched_Q_24_addr_1"   --->   Operation 1084 'load' 'r_V_209' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln1270_104 = sext i18 %r_V_209"   --->   Operation 1085 'sext' 'sext_ln1270_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51"   --->   Operation 1086 'mul' 'r_V_210' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1087 [1/2] (3.25ns)   --->   "%r_V_211 = load i8 %matched_I_25_addr_1"   --->   Operation 1087 'load' 'r_V_211' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1270_105 = sext i18 %r_V_211"   --->   Operation 1088 'sext' 'sext_ln1270_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_45 = load i12 %preamble_upsampled_V_addr_45"   --->   Operation 1089 'load' 'preamble_upsampled_V_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i16 %preamble_upsampled_V_load_45"   --->   Operation 1090 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105"   --->   Operation 1091 'mul' 'r_V_212' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1092 [1/2] (3.25ns)   --->   "%r_V_213 = load i8 %matched_Q_25_addr_1"   --->   Operation 1092 'load' 'r_V_213' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln1270_106 = sext i18 %r_V_213"   --->   Operation 1093 'sext' 'sext_ln1270_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52"   --->   Operation 1094 'mul' 'r_V_214' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1095 [1/2] (3.25ns)   --->   "%r_V_215 = load i8 %matched_I_26_addr_1"   --->   Operation 1095 'load' 'r_V_215' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1270_107 = sext i18 %r_V_215"   --->   Operation 1096 'sext' 'sext_ln1270_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_46 = load i12 %preamble_upsampled_V_addr_46"   --->   Operation 1097 'load' 'preamble_upsampled_V_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i16 %preamble_upsampled_V_load_46"   --->   Operation 1098 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107"   --->   Operation 1099 'mul' 'r_V_216' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1100 [1/2] (3.25ns)   --->   "%r_V_217 = load i8 %matched_Q_26_addr_1"   --->   Operation 1100 'load' 'r_V_217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1270_108 = sext i18 %r_V_217"   --->   Operation 1101 'sext' 'sext_ln1270_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53"   --->   Operation 1102 'mul' 'r_V_218' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1103 [1/2] (3.25ns)   --->   "%r_V_219 = load i8 %matched_I_27_addr_1"   --->   Operation 1103 'load' 'r_V_219' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln1270_109 = sext i18 %r_V_219"   --->   Operation 1104 'sext' 'sext_ln1270_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_47 = load i12 %preamble_upsampled_V_addr_47"   --->   Operation 1105 'load' 'preamble_upsampled_V_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i16 %preamble_upsampled_V_load_47"   --->   Operation 1106 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109"   --->   Operation 1107 'mul' 'r_V_220' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1108 [1/2] (3.25ns)   --->   "%r_V_221 = load i8 %matched_Q_27_addr_1"   --->   Operation 1108 'load' 'r_V_221' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln1270_110 = sext i18 %r_V_221"   --->   Operation 1109 'sext' 'sext_ln1270_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54"   --->   Operation 1110 'mul' 'r_V_222' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1111 [1/2] (3.25ns)   --->   "%r_V_223 = load i8 %matched_I_28_addr_1"   --->   Operation 1111 'load' 'r_V_223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1270_111 = sext i18 %r_V_223"   --->   Operation 1112 'sext' 'sext_ln1270_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_48 = load i12 %preamble_upsampled_V_addr_48"   --->   Operation 1113 'load' 'preamble_upsampled_V_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i16 %preamble_upsampled_V_load_48"   --->   Operation 1114 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111"   --->   Operation 1115 'mul' 'r_V_224' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1116 [1/2] (3.25ns)   --->   "%r_V_225 = load i8 %matched_Q_28_addr_1"   --->   Operation 1116 'load' 'r_V_225' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln1270_112 = sext i18 %r_V_225"   --->   Operation 1117 'sext' 'sext_ln1270_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55"   --->   Operation 1118 'mul' 'r_V_226' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1119 [1/2] (3.25ns)   --->   "%r_V_227 = load i8 %matched_I_29_addr_1"   --->   Operation 1119 'load' 'r_V_227' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln1270_113 = sext i18 %r_V_227"   --->   Operation 1120 'sext' 'sext_ln1270_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_49 = load i12 %preamble_upsampled_V_addr_49"   --->   Operation 1121 'load' 'preamble_upsampled_V_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i16 %preamble_upsampled_V_load_49"   --->   Operation 1122 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113"   --->   Operation 1123 'mul' 'r_V_228' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1124 [1/2] (3.25ns)   --->   "%r_V_229 = load i8 %matched_Q_29_addr_1"   --->   Operation 1124 'load' 'r_V_229' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1270_114 = sext i18 %r_V_229"   --->   Operation 1125 'sext' 'sext_ln1270_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56"   --->   Operation 1126 'mul' 'r_V_230' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1127 [1/2] (3.25ns)   --->   "%r_V_231 = load i8 %matched_I_30_addr_1"   --->   Operation 1127 'load' 'r_V_231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1270_115 = sext i18 %r_V_231"   --->   Operation 1128 'sext' 'sext_ln1270_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_50 = load i12 %preamble_upsampled_V_addr_50"   --->   Operation 1129 'load' 'preamble_upsampled_V_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i16 %preamble_upsampled_V_load_50"   --->   Operation 1130 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115"   --->   Operation 1131 'mul' 'r_V_232' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1132 [1/2] (3.25ns)   --->   "%r_V_233 = load i8 %matched_Q_30_addr_1"   --->   Operation 1132 'load' 'r_V_233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1270_116 = sext i18 %r_V_233"   --->   Operation 1133 'sext' 'sext_ln1270_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57"   --->   Operation 1134 'mul' 'r_V_234' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1135 [1/2] (3.25ns)   --->   "%r_V_235 = load i8 %matched_I_31_addr_1"   --->   Operation 1135 'load' 'r_V_235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1270_117 = sext i18 %r_V_235"   --->   Operation 1136 'sext' 'sext_ln1270_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_51 = load i12 %preamble_upsampled_V_addr_51"   --->   Operation 1137 'load' 'preamble_upsampled_V_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i16 %preamble_upsampled_V_load_51"   --->   Operation 1138 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117"   --->   Operation 1139 'mul' 'r_V_236' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1140 [1/2] (3.25ns)   --->   "%r_V_237 = load i8 %matched_Q_31_addr_1"   --->   Operation 1140 'load' 'r_V_237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln1270_118 = sext i18 %r_V_237"   --->   Operation 1141 'sext' 'sext_ln1270_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58"   --->   Operation 1142 'mul' 'r_V_238' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1143 [1/2] (3.25ns)   --->   "%r_V_239 = load i8 %matched_I_0_addr_1"   --->   Operation 1143 'load' 'r_V_239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln1270_119 = sext i18 %r_V_239"   --->   Operation 1144 'sext' 'sext_ln1270_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_52 = load i12 %preamble_upsampled_V_addr_52"   --->   Operation 1145 'load' 'preamble_upsampled_V_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i16 %preamble_upsampled_V_load_52"   --->   Operation 1146 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119"   --->   Operation 1147 'mul' 'r_V_240' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1148 [1/2] (3.25ns)   --->   "%r_V_241 = load i8 %matched_Q_0_addr_1"   --->   Operation 1148 'load' 'r_V_241' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1270_120 = sext i18 %r_V_241"   --->   Operation 1149 'sext' 'sext_ln1270_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59"   --->   Operation 1150 'mul' 'r_V_242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1151 [1/2] (3.25ns)   --->   "%r_V_243 = load i8 %matched_I_1_addr_1"   --->   Operation 1151 'load' 'r_V_243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln1270_121 = sext i18 %r_V_243"   --->   Operation 1152 'sext' 'sext_ln1270_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_53 = load i12 %preamble_upsampled_V_addr_53"   --->   Operation 1153 'load' 'preamble_upsampled_V_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i16 %preamble_upsampled_V_load_53"   --->   Operation 1154 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121"   --->   Operation 1155 'mul' 'r_V_244' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1156 [1/2] (3.25ns)   --->   "%r_V_245 = load i8 %matched_Q_1_addr_1"   --->   Operation 1156 'load' 'r_V_245' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1270_122 = sext i18 %r_V_245"   --->   Operation 1157 'sext' 'sext_ln1270_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60"   --->   Operation 1158 'mul' 'r_V_246' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1159 [1/2] (3.25ns)   --->   "%r_V_247 = load i8 %matched_I_2_addr_1"   --->   Operation 1159 'load' 'r_V_247' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln1270_123 = sext i18 %r_V_247"   --->   Operation 1160 'sext' 'sext_ln1270_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_54 = load i12 %preamble_upsampled_V_addr_54"   --->   Operation 1161 'load' 'preamble_upsampled_V_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i16 %preamble_upsampled_V_load_54"   --->   Operation 1162 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123"   --->   Operation 1163 'mul' 'r_V_248' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1164 [1/2] (3.25ns)   --->   "%r_V_249 = load i8 %matched_Q_2_addr_1"   --->   Operation 1164 'load' 'r_V_249' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1270_124 = sext i18 %r_V_249"   --->   Operation 1165 'sext' 'sext_ln1270_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61"   --->   Operation 1166 'mul' 'r_V_250' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1167 [1/2] (3.25ns)   --->   "%r_V_251 = load i8 %matched_I_3_addr_1"   --->   Operation 1167 'load' 'r_V_251' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln1270_125 = sext i18 %r_V_251"   --->   Operation 1168 'sext' 'sext_ln1270_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_55 = load i12 %preamble_upsampled_V_addr_55"   --->   Operation 1169 'load' 'preamble_upsampled_V_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i16 %preamble_upsampled_V_load_55"   --->   Operation 1170 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125"   --->   Operation 1171 'mul' 'r_V_252' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1172 [1/2] (3.25ns)   --->   "%r_V_253 = load i8 %matched_Q_3_addr_1"   --->   Operation 1172 'load' 'r_V_253' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1270_126 = sext i18 %r_V_253"   --->   Operation 1173 'sext' 'sext_ln1270_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62"   --->   Operation 1174 'mul' 'r_V_254' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1175 [1/2] (3.25ns)   --->   "%r_V_255 = load i8 %matched_I_4_addr_1"   --->   Operation 1175 'load' 'r_V_255' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln1270_127 = sext i18 %r_V_255"   --->   Operation 1176 'sext' 'sext_ln1270_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_56 = load i12 %preamble_upsampled_V_addr_56"   --->   Operation 1177 'load' 'preamble_upsampled_V_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i16 %preamble_upsampled_V_load_56"   --->   Operation 1178 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127"   --->   Operation 1179 'mul' 'r_V_256' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1180 [1/2] (3.25ns)   --->   "%r_V_257 = load i8 %matched_Q_4_addr_1"   --->   Operation 1180 'load' 'r_V_257' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1270_128 = sext i18 %r_V_257"   --->   Operation 1181 'sext' 'sext_ln1270_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63"   --->   Operation 1182 'mul' 'r_V_258' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1183 [1/2] (3.25ns)   --->   "%r_V_259 = load i8 %matched_I_5_addr_1"   --->   Operation 1183 'load' 'r_V_259' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1270_129 = sext i18 %r_V_259"   --->   Operation 1184 'sext' 'sext_ln1270_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_57 = load i12 %preamble_upsampled_V_addr_57"   --->   Operation 1185 'load' 'preamble_upsampled_V_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i16 %preamble_upsampled_V_load_57"   --->   Operation 1186 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129"   --->   Operation 1187 'mul' 'r_V_260' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1188 [1/2] (3.25ns)   --->   "%r_V_261 = load i8 %matched_Q_5_addr_1"   --->   Operation 1188 'load' 'r_V_261' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln1270_130 = sext i18 %r_V_261"   --->   Operation 1189 'sext' 'sext_ln1270_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64"   --->   Operation 1190 'mul' 'r_V_262' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1191 [1/2] (3.25ns)   --->   "%r_V_263 = load i8 %matched_I_6_addr_1"   --->   Operation 1191 'load' 'r_V_263' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1270_131 = sext i18 %r_V_263"   --->   Operation 1192 'sext' 'sext_ln1270_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_58 = load i12 %preamble_upsampled_V_addr_58"   --->   Operation 1193 'load' 'preamble_upsampled_V_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i16 %preamble_upsampled_V_load_58"   --->   Operation 1194 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131"   --->   Operation 1195 'mul' 'r_V_264' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1196 [1/2] (3.25ns)   --->   "%r_V_265 = load i8 %matched_Q_6_addr_1"   --->   Operation 1196 'load' 'r_V_265' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1270_132 = sext i18 %r_V_265"   --->   Operation 1197 'sext' 'sext_ln1270_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65"   --->   Operation 1198 'mul' 'r_V_266' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1199 [1/2] (3.25ns)   --->   "%r_V_267 = load i8 %matched_I_7_addr_1"   --->   Operation 1199 'load' 'r_V_267' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1270_133 = sext i18 %r_V_267"   --->   Operation 1200 'sext' 'sext_ln1270_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_59 = load i12 %preamble_upsampled_V_addr_59"   --->   Operation 1201 'load' 'preamble_upsampled_V_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i16 %preamble_upsampled_V_load_59"   --->   Operation 1202 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133"   --->   Operation 1203 'mul' 'r_V_268' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1204 [1/2] (3.25ns)   --->   "%r_V_269 = load i8 %matched_Q_7_addr_1"   --->   Operation 1204 'load' 'r_V_269' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1270_134 = sext i18 %r_V_269"   --->   Operation 1205 'sext' 'sext_ln1270_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66"   --->   Operation 1206 'mul' 'r_V_270' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1207 [1/2] (3.25ns)   --->   "%r_V_271 = load i8 %matched_I_8_addr_1"   --->   Operation 1207 'load' 'r_V_271' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1270_135 = sext i18 %r_V_271"   --->   Operation 1208 'sext' 'sext_ln1270_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_60 = load i12 %preamble_upsampled_V_addr_60"   --->   Operation 1209 'load' 'preamble_upsampled_V_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i16 %preamble_upsampled_V_load_60"   --->   Operation 1210 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135"   --->   Operation 1211 'mul' 'r_V_272' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1212 [1/2] (3.25ns)   --->   "%r_V_273 = load i8 %matched_Q_8_addr_1"   --->   Operation 1212 'load' 'r_V_273' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1270_136 = sext i18 %r_V_273"   --->   Operation 1213 'sext' 'sext_ln1270_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67"   --->   Operation 1214 'mul' 'r_V_274' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1215 [1/2] (3.25ns)   --->   "%r_V_275 = load i8 %matched_I_9_addr_1"   --->   Operation 1215 'load' 'r_V_275' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1270_137 = sext i18 %r_V_275"   --->   Operation 1216 'sext' 'sext_ln1270_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_61 = load i12 %preamble_upsampled_V_addr_61"   --->   Operation 1217 'load' 'preamble_upsampled_V_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i16 %preamble_upsampled_V_load_61"   --->   Operation 1218 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137"   --->   Operation 1219 'mul' 'r_V_276' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1220 [1/2] (3.25ns)   --->   "%r_V_277 = load i8 %matched_Q_9_addr_1"   --->   Operation 1220 'load' 'r_V_277' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1270_138 = sext i18 %r_V_277"   --->   Operation 1221 'sext' 'sext_ln1270_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68"   --->   Operation 1222 'mul' 'r_V_278' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1223 [1/2] (3.25ns)   --->   "%r_V_279 = load i8 %matched_I_10_addr_1"   --->   Operation 1223 'load' 'r_V_279' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln1270_139 = sext i18 %r_V_279"   --->   Operation 1224 'sext' 'sext_ln1270_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_62 = load i12 %preamble_upsampled_V_addr_62"   --->   Operation 1225 'load' 'preamble_upsampled_V_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i16 %preamble_upsampled_V_load_62"   --->   Operation 1226 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139"   --->   Operation 1227 'mul' 'r_V_280' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1228 [1/2] (3.25ns)   --->   "%r_V_281 = load i8 %matched_Q_10_addr_1"   --->   Operation 1228 'load' 'r_V_281' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1270_140 = sext i18 %r_V_281"   --->   Operation 1229 'sext' 'sext_ln1270_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69"   --->   Operation 1230 'mul' 'r_V_282' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1231 [1/2] (3.25ns)   --->   "%r_V_283 = load i8 %matched_I_11_addr_1"   --->   Operation 1231 'load' 'r_V_283' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1270_141 = sext i18 %r_V_283"   --->   Operation 1232 'sext' 'sext_ln1270_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/2] (3.25ns)   --->   "%preamble_upsampled_V_load_63 = load i12 %preamble_upsampled_V_addr_63"   --->   Operation 1233 'load' 'preamble_upsampled_V_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i16 %preamble_upsampled_V_load_63"   --->   Operation 1234 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141"   --->   Operation 1235 'mul' 'r_V_284' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1236 [1/2] (3.25ns)   --->   "%r_V_285 = load i8 %matched_Q_11_addr_1"   --->   Operation 1236 'load' 'r_V_285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1270_142 = sext i18 %r_V_285"   --->   Operation 1237 'sext' 'sext_ln1270_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70"   --->   Operation 1238 'mul' 'r_V_286' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 1239 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270"   --->   Operation 1239 'mul' 'r_V_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1240 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8"   --->   Operation 1240 'mul' 'r_V_34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1241 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17"   --->   Operation 1241 'mul' 'r_V_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1242 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9"   --->   Operation 1242 'mul' 'r_V_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1243 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19"   --->   Operation 1243 'mul' 'r_V_40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1244 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10"   --->   Operation 1244 'mul' 'r_V_42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1245 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21"   --->   Operation 1245 'mul' 'r_V_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1246 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11"   --->   Operation 1246 'mul' 'r_V_46' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1247 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23"   --->   Operation 1247 'mul' 'r_V_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1248 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12"   --->   Operation 1248 'mul' 'r_V_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1249 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25"   --->   Operation 1249 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1250 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13"   --->   Operation 1250 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1251 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27"   --->   Operation 1251 'mul' 'r_V_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1252 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14"   --->   Operation 1252 'mul' 'r_V_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1253 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29"   --->   Operation 1253 'mul' 'r_V_60' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1254 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15"   --->   Operation 1254 'mul' 'r_V_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1255 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31"   --->   Operation 1255 'mul' 'r_V_64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1256 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16"   --->   Operation 1256 'mul' 'r_V_66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1257 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33"   --->   Operation 1257 'mul' 'r_V_68' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1258 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17"   --->   Operation 1258 'mul' 'r_V_70' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1259 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35"   --->   Operation 1259 'mul' 'r_V_72' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1260 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18"   --->   Operation 1260 'mul' 'r_V_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1261 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37"   --->   Operation 1261 'mul' 'r_V_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1262 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19"   --->   Operation 1262 'mul' 'r_V_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1263 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39"   --->   Operation 1263 'mul' 'r_V_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1264 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20"   --->   Operation 1264 'mul' 'r_V_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1265 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41"   --->   Operation 1265 'mul' 'r_V_84' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1266 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21"   --->   Operation 1266 'mul' 'r_V_86' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1267 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43"   --->   Operation 1267 'mul' 'r_V_88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1268 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22"   --->   Operation 1268 'mul' 'r_V_90' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1269 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45"   --->   Operation 1269 'mul' 'r_V_92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1270 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23"   --->   Operation 1270 'mul' 'r_V_94' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1271 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47"   --->   Operation 1271 'mul' 'r_V_96' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1272 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24"   --->   Operation 1272 'mul' 'r_V_98' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1273 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49"   --->   Operation 1273 'mul' 'r_V_100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1274 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25"   --->   Operation 1274 'mul' 'r_V_102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1275 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51"   --->   Operation 1275 'mul' 'r_V_104' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1276 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26"   --->   Operation 1276 'mul' 'r_V_106' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1277 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53"   --->   Operation 1277 'mul' 'r_V_108' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1278 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27"   --->   Operation 1278 'mul' 'r_V_110' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1279 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55"   --->   Operation 1279 'mul' 'r_V_112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1280 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28"   --->   Operation 1280 'mul' 'r_V_114' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1281 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57"   --->   Operation 1281 'mul' 'r_V_116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1282 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29"   --->   Operation 1282 'mul' 'r_V_118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1283 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59"   --->   Operation 1283 'mul' 'r_V_120' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1284 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30"   --->   Operation 1284 'mul' 'r_V_122' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1285 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61"   --->   Operation 1285 'mul' 'r_V_124' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1286 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31"   --->   Operation 1286 'mul' 'r_V_126' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1287 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63"   --->   Operation 1287 'mul' 'r_V_128' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1288 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32"   --->   Operation 1288 'mul' 'r_V_130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1289 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65"   --->   Operation 1289 'mul' 'r_V_132' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1290 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33"   --->   Operation 1290 'mul' 'r_V_134' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1291 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67"   --->   Operation 1291 'mul' 'r_V_136' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1292 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34"   --->   Operation 1292 'mul' 'r_V_138' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1293 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69"   --->   Operation 1293 'mul' 'r_V_140' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1294 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35"   --->   Operation 1294 'mul' 'r_V_142' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1295 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71"   --->   Operation 1295 'mul' 'r_V_144' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1296 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36"   --->   Operation 1296 'mul' 'r_V_146' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1297 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73"   --->   Operation 1297 'mul' 'r_V_148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1298 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37"   --->   Operation 1298 'mul' 'r_V_150' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1299 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75"   --->   Operation 1299 'mul' 'r_V_152' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1300 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38"   --->   Operation 1300 'mul' 'r_V_154' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1301 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77"   --->   Operation 1301 'mul' 'r_V_156' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1302 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273"   --->   Operation 1302 'mul' 'r_V_158' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1303 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79"   --->   Operation 1303 'mul' 'r_V_160' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1304 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39"   --->   Operation 1304 'mul' 'r_V_162' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1305 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81"   --->   Operation 1305 'mul' 'r_V_164' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1306 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40"   --->   Operation 1306 'mul' 'r_V_166' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1307 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83"   --->   Operation 1307 'mul' 'r_V_168' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1308 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41"   --->   Operation 1308 'mul' 'r_V_170' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1309 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85"   --->   Operation 1309 'mul' 'r_V_172' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1310 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42"   --->   Operation 1310 'mul' 'r_V_174' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1311 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87"   --->   Operation 1311 'mul' 'r_V_176' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1312 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43"   --->   Operation 1312 'mul' 'r_V_178' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1313 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89"   --->   Operation 1313 'mul' 'r_V_180' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1314 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44"   --->   Operation 1314 'mul' 'r_V_182' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1315 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91"   --->   Operation 1315 'mul' 'r_V_184' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1316 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45"   --->   Operation 1316 'mul' 'r_V_186' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1317 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93"   --->   Operation 1317 'mul' 'r_V_188' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1318 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46"   --->   Operation 1318 'mul' 'r_V_190' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1319 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95"   --->   Operation 1319 'mul' 'r_V_192' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1320 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47"   --->   Operation 1320 'mul' 'r_V_194' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1321 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97"   --->   Operation 1321 'mul' 'r_V_196' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1322 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48"   --->   Operation 1322 'mul' 'r_V_198' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1323 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99"   --->   Operation 1323 'mul' 'r_V_200' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1324 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49"   --->   Operation 1324 'mul' 'r_V_202' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1325 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101"   --->   Operation 1325 'mul' 'r_V_204' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1326 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50"   --->   Operation 1326 'mul' 'r_V_206' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1327 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103"   --->   Operation 1327 'mul' 'r_V_208' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1328 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51"   --->   Operation 1328 'mul' 'r_V_210' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1329 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105"   --->   Operation 1329 'mul' 'r_V_212' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1330 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52"   --->   Operation 1330 'mul' 'r_V_214' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1331 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107"   --->   Operation 1331 'mul' 'r_V_216' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1332 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53"   --->   Operation 1332 'mul' 'r_V_218' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1333 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109"   --->   Operation 1333 'mul' 'r_V_220' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1334 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54"   --->   Operation 1334 'mul' 'r_V_222' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1335 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111"   --->   Operation 1335 'mul' 'r_V_224' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1336 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55"   --->   Operation 1336 'mul' 'r_V_226' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1337 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113"   --->   Operation 1337 'mul' 'r_V_228' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1338 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56"   --->   Operation 1338 'mul' 'r_V_230' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1339 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115"   --->   Operation 1339 'mul' 'r_V_232' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1340 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57"   --->   Operation 1340 'mul' 'r_V_234' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1341 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117"   --->   Operation 1341 'mul' 'r_V_236' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1342 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58"   --->   Operation 1342 'mul' 'r_V_238' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1343 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119"   --->   Operation 1343 'mul' 'r_V_240' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1344 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59"   --->   Operation 1344 'mul' 'r_V_242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1345 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121"   --->   Operation 1345 'mul' 'r_V_244' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1346 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60"   --->   Operation 1346 'mul' 'r_V_246' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1347 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123"   --->   Operation 1347 'mul' 'r_V_248' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1348 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61"   --->   Operation 1348 'mul' 'r_V_250' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1349 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125"   --->   Operation 1349 'mul' 'r_V_252' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1350 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62"   --->   Operation 1350 'mul' 'r_V_254' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1351 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127"   --->   Operation 1351 'mul' 'r_V_256' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1352 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63"   --->   Operation 1352 'mul' 'r_V_258' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1353 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129"   --->   Operation 1353 'mul' 'r_V_260' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1354 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64"   --->   Operation 1354 'mul' 'r_V_262' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1355 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131"   --->   Operation 1355 'mul' 'r_V_264' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1356 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65"   --->   Operation 1356 'mul' 'r_V_266' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1357 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133"   --->   Operation 1357 'mul' 'r_V_268' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1358 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66"   --->   Operation 1358 'mul' 'r_V_270' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1359 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135"   --->   Operation 1359 'mul' 'r_V_272' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1360 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67"   --->   Operation 1360 'mul' 'r_V_274' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1361 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137"   --->   Operation 1361 'mul' 'r_V_276' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1362 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68"   --->   Operation 1362 'mul' 'r_V_278' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1363 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139"   --->   Operation 1363 'mul' 'r_V_280' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1364 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69"   --->   Operation 1364 'mul' 'r_V_282' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1365 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141"   --->   Operation 1365 'mul' 'r_V_284' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1366 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70"   --->   Operation 1366 'mul' 'r_V_286' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 1367 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270"   --->   Operation 1367 'mul' 'r_V_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1368 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8"   --->   Operation 1368 'mul' 'r_V_34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1369 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17"   --->   Operation 1369 'mul' 'r_V_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1370 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9"   --->   Operation 1370 'mul' 'r_V_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1371 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19"   --->   Operation 1371 'mul' 'r_V_40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1372 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10"   --->   Operation 1372 'mul' 'r_V_42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1373 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21"   --->   Operation 1373 'mul' 'r_V_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1374 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11"   --->   Operation 1374 'mul' 'r_V_46' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1375 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23"   --->   Operation 1375 'mul' 'r_V_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1376 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12"   --->   Operation 1376 'mul' 'r_V_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1377 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25"   --->   Operation 1377 'mul' 'r_V_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1378 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13"   --->   Operation 1378 'mul' 'r_V_54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1379 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27"   --->   Operation 1379 'mul' 'r_V_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1380 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14"   --->   Operation 1380 'mul' 'r_V_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1381 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29"   --->   Operation 1381 'mul' 'r_V_60' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1382 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15"   --->   Operation 1382 'mul' 'r_V_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1383 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31"   --->   Operation 1383 'mul' 'r_V_64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1384 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16"   --->   Operation 1384 'mul' 'r_V_66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1385 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33"   --->   Operation 1385 'mul' 'r_V_68' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1386 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17"   --->   Operation 1386 'mul' 'r_V_70' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1387 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35"   --->   Operation 1387 'mul' 'r_V_72' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1388 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18"   --->   Operation 1388 'mul' 'r_V_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1389 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37"   --->   Operation 1389 'mul' 'r_V_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1390 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19"   --->   Operation 1390 'mul' 'r_V_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1391 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39"   --->   Operation 1391 'mul' 'r_V_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1392 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20"   --->   Operation 1392 'mul' 'r_V_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1393 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41"   --->   Operation 1393 'mul' 'r_V_84' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1394 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21"   --->   Operation 1394 'mul' 'r_V_86' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1395 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43"   --->   Operation 1395 'mul' 'r_V_88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1396 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22"   --->   Operation 1396 'mul' 'r_V_90' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1397 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45"   --->   Operation 1397 'mul' 'r_V_92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1398 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23"   --->   Operation 1398 'mul' 'r_V_94' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1399 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47"   --->   Operation 1399 'mul' 'r_V_96' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1400 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24"   --->   Operation 1400 'mul' 'r_V_98' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1401 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49"   --->   Operation 1401 'mul' 'r_V_100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1402 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25"   --->   Operation 1402 'mul' 'r_V_102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1403 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51"   --->   Operation 1403 'mul' 'r_V_104' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1404 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26"   --->   Operation 1404 'mul' 'r_V_106' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1405 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53"   --->   Operation 1405 'mul' 'r_V_108' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1406 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27"   --->   Operation 1406 'mul' 'r_V_110' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1407 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55"   --->   Operation 1407 'mul' 'r_V_112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1408 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28"   --->   Operation 1408 'mul' 'r_V_114' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1409 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57"   --->   Operation 1409 'mul' 'r_V_116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1410 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29"   --->   Operation 1410 'mul' 'r_V_118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1411 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59"   --->   Operation 1411 'mul' 'r_V_120' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1412 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30"   --->   Operation 1412 'mul' 'r_V_122' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1413 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61"   --->   Operation 1413 'mul' 'r_V_124' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1414 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31"   --->   Operation 1414 'mul' 'r_V_126' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1415 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63"   --->   Operation 1415 'mul' 'r_V_128' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1416 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32"   --->   Operation 1416 'mul' 'r_V_130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1417 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65"   --->   Operation 1417 'mul' 'r_V_132' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1418 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33"   --->   Operation 1418 'mul' 'r_V_134' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1419 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67"   --->   Operation 1419 'mul' 'r_V_136' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1420 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34"   --->   Operation 1420 'mul' 'r_V_138' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1421 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69"   --->   Operation 1421 'mul' 'r_V_140' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1422 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35"   --->   Operation 1422 'mul' 'r_V_142' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1423 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71"   --->   Operation 1423 'mul' 'r_V_144' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1424 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36"   --->   Operation 1424 'mul' 'r_V_146' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1425 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73"   --->   Operation 1425 'mul' 'r_V_148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1426 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37"   --->   Operation 1426 'mul' 'r_V_150' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1427 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75"   --->   Operation 1427 'mul' 'r_V_152' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1428 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38"   --->   Operation 1428 'mul' 'r_V_154' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1429 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77"   --->   Operation 1429 'mul' 'r_V_156' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1430 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273"   --->   Operation 1430 'mul' 'r_V_158' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1431 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79"   --->   Operation 1431 'mul' 'r_V_160' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1432 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39"   --->   Operation 1432 'mul' 'r_V_162' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1433 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81"   --->   Operation 1433 'mul' 'r_V_164' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1434 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40"   --->   Operation 1434 'mul' 'r_V_166' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1435 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83"   --->   Operation 1435 'mul' 'r_V_168' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1436 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41"   --->   Operation 1436 'mul' 'r_V_170' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1437 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85"   --->   Operation 1437 'mul' 'r_V_172' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1438 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42"   --->   Operation 1438 'mul' 'r_V_174' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1439 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87"   --->   Operation 1439 'mul' 'r_V_176' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1440 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43"   --->   Operation 1440 'mul' 'r_V_178' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1441 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89"   --->   Operation 1441 'mul' 'r_V_180' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1442 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44"   --->   Operation 1442 'mul' 'r_V_182' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1443 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91"   --->   Operation 1443 'mul' 'r_V_184' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1444 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45"   --->   Operation 1444 'mul' 'r_V_186' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1445 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93"   --->   Operation 1445 'mul' 'r_V_188' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1446 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46"   --->   Operation 1446 'mul' 'r_V_190' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1447 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95"   --->   Operation 1447 'mul' 'r_V_192' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1448 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47"   --->   Operation 1448 'mul' 'r_V_194' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1449 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97"   --->   Operation 1449 'mul' 'r_V_196' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1450 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48"   --->   Operation 1450 'mul' 'r_V_198' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1451 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99"   --->   Operation 1451 'mul' 'r_V_200' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1452 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49"   --->   Operation 1452 'mul' 'r_V_202' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1453 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101"   --->   Operation 1453 'mul' 'r_V_204' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1454 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50"   --->   Operation 1454 'mul' 'r_V_206' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1455 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103"   --->   Operation 1455 'mul' 'r_V_208' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1456 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51"   --->   Operation 1456 'mul' 'r_V_210' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1457 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105"   --->   Operation 1457 'mul' 'r_V_212' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1458 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52"   --->   Operation 1458 'mul' 'r_V_214' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1459 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107"   --->   Operation 1459 'mul' 'r_V_216' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1460 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53"   --->   Operation 1460 'mul' 'r_V_218' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1461 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109"   --->   Operation 1461 'mul' 'r_V_220' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1462 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54"   --->   Operation 1462 'mul' 'r_V_222' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1463 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111"   --->   Operation 1463 'mul' 'r_V_224' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1464 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55"   --->   Operation 1464 'mul' 'r_V_226' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1465 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113"   --->   Operation 1465 'mul' 'r_V_228' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1466 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56"   --->   Operation 1466 'mul' 'r_V_230' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1467 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115"   --->   Operation 1467 'mul' 'r_V_232' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1468 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57"   --->   Operation 1468 'mul' 'r_V_234' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1469 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117"   --->   Operation 1469 'mul' 'r_V_236' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1470 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58"   --->   Operation 1470 'mul' 'r_V_238' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1471 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119"   --->   Operation 1471 'mul' 'r_V_240' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1472 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59"   --->   Operation 1472 'mul' 'r_V_242' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1473 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121"   --->   Operation 1473 'mul' 'r_V_244' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1474 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60"   --->   Operation 1474 'mul' 'r_V_246' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1475 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123"   --->   Operation 1475 'mul' 'r_V_248' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1476 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61"   --->   Operation 1476 'mul' 'r_V_250' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1477 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125"   --->   Operation 1477 'mul' 'r_V_252' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1478 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62"   --->   Operation 1478 'mul' 'r_V_254' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1479 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127"   --->   Operation 1479 'mul' 'r_V_256' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1480 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63"   --->   Operation 1480 'mul' 'r_V_258' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1481 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129"   --->   Operation 1481 'mul' 'r_V_260' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1482 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64"   --->   Operation 1482 'mul' 'r_V_262' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1483 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131"   --->   Operation 1483 'mul' 'r_V_264' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1484 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65"   --->   Operation 1484 'mul' 'r_V_266' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1485 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133"   --->   Operation 1485 'mul' 'r_V_268' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1486 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66"   --->   Operation 1486 'mul' 'r_V_270' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1487 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135"   --->   Operation 1487 'mul' 'r_V_272' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1488 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67"   --->   Operation 1488 'mul' 'r_V_274' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1489 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137"   --->   Operation 1489 'mul' 'r_V_276' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1490 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68"   --->   Operation 1490 'mul' 'r_V_278' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1491 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139"   --->   Operation 1491 'mul' 'r_V_280' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1492 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69"   --->   Operation 1492 'mul' 'r_V_282' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1493 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141"   --->   Operation 1493 'mul' 'r_V_284' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1494 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70"   --->   Operation 1494 'mul' 'r_V_286' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2073 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2073 'ret' 'ret_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 1495 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [receiver.cpp:165]   --->   Operation 1495 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1496 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270"   --->   Operation 1496 'mul' 'r_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_32, i32 16, i32 33"   --->   Operation 1497 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i6 %lshr_ln" [receiver.cpp:167]   --->   Operation 1498 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1499 [1/1] (0.00ns)   --->   "%arr_I_V_addr = getelementptr i18 %arr_I_V, i64 0, i64 %zext_ln167" [receiver.cpp:167]   --->   Operation 1499 'getelementptr' 'arr_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1500 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_15, i6 %arr_I_V_addr" [receiver.cpp:167]   --->   Operation 1500 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1501 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8"   --->   Operation 1501 'mul' 'r_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_34, i32 16, i32 33"   --->   Operation 1502 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1503 [1/1] (0.00ns)   --->   "%arr_Q_V_addr = getelementptr i18 %arr_Q_V, i64 0, i64 %zext_ln167" [receiver.cpp:168]   --->   Operation 1503 'getelementptr' 'arr_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1504 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_16, i6 %arr_Q_V_addr" [receiver.cpp:168]   --->   Operation 1504 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1505 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17"   --->   Operation 1505 'mul' 'r_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_36, i32 16, i32 33"   --->   Operation 1506 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i6 %lshr_ln167_1" [receiver.cpp:167]   --->   Operation 1507 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1508 [1/1] (0.00ns)   --->   "%arr_I_V_1_addr = getelementptr i18 %arr_I_V_1, i64 0, i64 %zext_ln167_1" [receiver.cpp:167]   --->   Operation 1508 'getelementptr' 'arr_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1509 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_17, i6 %arr_I_V_1_addr" [receiver.cpp:167]   --->   Operation 1509 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1510 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9"   --->   Operation 1510 'mul' 'r_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_38, i32 16, i32 33"   --->   Operation 1511 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1512 [1/1] (0.00ns)   --->   "%arr_Q_V_1_addr = getelementptr i18 %arr_Q_V_1, i64 0, i64 %zext_ln167_1" [receiver.cpp:168]   --->   Operation 1512 'getelementptr' 'arr_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1513 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_18, i6 %arr_Q_V_1_addr" [receiver.cpp:168]   --->   Operation 1513 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1514 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19"   --->   Operation 1514 'mul' 'r_V_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_40, i32 16, i32 33"   --->   Operation 1515 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i6 %lshr_ln167_2" [receiver.cpp:167]   --->   Operation 1516 'zext' 'zext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1517 [1/1] (0.00ns)   --->   "%arr_I_V_2_addr = getelementptr i18 %arr_I_V_2, i64 0, i64 %zext_ln167_2" [receiver.cpp:167]   --->   Operation 1517 'getelementptr' 'arr_I_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1518 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_19, i6 %arr_I_V_2_addr" [receiver.cpp:167]   --->   Operation 1518 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1519 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10"   --->   Operation 1519 'mul' 'r_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_42, i32 16, i32 33"   --->   Operation 1520 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1521 [1/1] (0.00ns)   --->   "%arr_Q_V_2_addr = getelementptr i18 %arr_Q_V_2, i64 0, i64 %zext_ln167_2" [receiver.cpp:168]   --->   Operation 1521 'getelementptr' 'arr_Q_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1522 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_20, i6 %arr_Q_V_2_addr" [receiver.cpp:168]   --->   Operation 1522 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1523 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21"   --->   Operation 1523 'mul' 'r_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_44, i32 16, i32 33"   --->   Operation 1524 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i6 %lshr_ln167_3" [receiver.cpp:167]   --->   Operation 1525 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1526 [1/1] (0.00ns)   --->   "%arr_I_V_3_addr = getelementptr i18 %arr_I_V_3, i64 0, i64 %zext_ln167_3" [receiver.cpp:167]   --->   Operation 1526 'getelementptr' 'arr_I_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1527 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_21, i6 %arr_I_V_3_addr" [receiver.cpp:167]   --->   Operation 1527 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1528 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11"   --->   Operation 1528 'mul' 'r_V_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_46, i32 16, i32 33"   --->   Operation 1529 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1530 [1/1] (0.00ns)   --->   "%arr_Q_V_3_addr = getelementptr i18 %arr_Q_V_3, i64 0, i64 %zext_ln167_3" [receiver.cpp:168]   --->   Operation 1530 'getelementptr' 'arr_Q_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1531 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_22, i6 %arr_Q_V_3_addr" [receiver.cpp:168]   --->   Operation 1531 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1532 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23"   --->   Operation 1532 'mul' 'r_V_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_48, i32 16, i32 33"   --->   Operation 1533 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln167_4 = zext i6 %lshr_ln167_4" [receiver.cpp:167]   --->   Operation 1534 'zext' 'zext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1535 [1/1] (0.00ns)   --->   "%arr_I_V_4_addr = getelementptr i18 %arr_I_V_4, i64 0, i64 %zext_ln167_4" [receiver.cpp:167]   --->   Operation 1535 'getelementptr' 'arr_I_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1536 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_23, i6 %arr_I_V_4_addr" [receiver.cpp:167]   --->   Operation 1536 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1537 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12"   --->   Operation 1537 'mul' 'r_V_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_50, i32 16, i32 33"   --->   Operation 1538 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1539 [1/1] (0.00ns)   --->   "%arr_Q_V_4_addr = getelementptr i18 %arr_Q_V_4, i64 0, i64 %zext_ln167_4" [receiver.cpp:168]   --->   Operation 1539 'getelementptr' 'arr_Q_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1540 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_24, i6 %arr_Q_V_4_addr" [receiver.cpp:168]   --->   Operation 1540 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1541 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25"   --->   Operation 1541 'mul' 'r_V_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_52, i32 16, i32 33"   --->   Operation 1542 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln167_5 = zext i6 %lshr_ln167_5" [receiver.cpp:167]   --->   Operation 1543 'zext' 'zext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1544 [1/1] (0.00ns)   --->   "%arr_I_V_5_addr = getelementptr i18 %arr_I_V_5, i64 0, i64 %zext_ln167_5" [receiver.cpp:167]   --->   Operation 1544 'getelementptr' 'arr_I_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1545 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_25, i6 %arr_I_V_5_addr" [receiver.cpp:167]   --->   Operation 1545 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1546 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13"   --->   Operation 1546 'mul' 'r_V_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_54, i32 16, i32 33"   --->   Operation 1547 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1548 [1/1] (0.00ns)   --->   "%arr_Q_V_5_addr = getelementptr i18 %arr_Q_V_5, i64 0, i64 %zext_ln167_5" [receiver.cpp:168]   --->   Operation 1548 'getelementptr' 'arr_Q_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1549 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_26, i6 %arr_Q_V_5_addr" [receiver.cpp:168]   --->   Operation 1549 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1550 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27"   --->   Operation 1550 'mul' 'r_V_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_56, i32 16, i32 33"   --->   Operation 1551 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln167_6 = zext i6 %lshr_ln167_6" [receiver.cpp:167]   --->   Operation 1552 'zext' 'zext_ln167_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1553 [1/1] (0.00ns)   --->   "%arr_I_V_6_addr = getelementptr i18 %arr_I_V_6, i64 0, i64 %zext_ln167_6" [receiver.cpp:167]   --->   Operation 1553 'getelementptr' 'arr_I_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1554 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_27, i6 %arr_I_V_6_addr" [receiver.cpp:167]   --->   Operation 1554 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1555 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14"   --->   Operation 1555 'mul' 'r_V_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_58, i32 16, i32 33"   --->   Operation 1556 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1557 [1/1] (0.00ns)   --->   "%arr_Q_V_6_addr = getelementptr i18 %arr_Q_V_6, i64 0, i64 %zext_ln167_6" [receiver.cpp:168]   --->   Operation 1557 'getelementptr' 'arr_Q_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1558 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_28, i6 %arr_Q_V_6_addr" [receiver.cpp:168]   --->   Operation 1558 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1559 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29"   --->   Operation 1559 'mul' 'r_V_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_60, i32 16, i32 33"   --->   Operation 1560 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln167_7 = zext i6 %lshr_ln167_7" [receiver.cpp:167]   --->   Operation 1561 'zext' 'zext_ln167_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1562 [1/1] (0.00ns)   --->   "%arr_I_V_7_addr = getelementptr i18 %arr_I_V_7, i64 0, i64 %zext_ln167_7" [receiver.cpp:167]   --->   Operation 1562 'getelementptr' 'arr_I_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1563 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_29, i6 %arr_I_V_7_addr" [receiver.cpp:167]   --->   Operation 1563 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1564 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15"   --->   Operation 1564 'mul' 'r_V_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_62, i32 16, i32 33"   --->   Operation 1565 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1566 [1/1] (0.00ns)   --->   "%arr_Q_V_7_addr = getelementptr i18 %arr_Q_V_7, i64 0, i64 %zext_ln167_7" [receiver.cpp:168]   --->   Operation 1566 'getelementptr' 'arr_Q_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1567 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_30, i6 %arr_Q_V_7_addr" [receiver.cpp:168]   --->   Operation 1567 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1568 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31"   --->   Operation 1568 'mul' 'r_V_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_64, i32 16, i32 33"   --->   Operation 1569 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln167_8 = zext i6 %lshr_ln167_8" [receiver.cpp:167]   --->   Operation 1570 'zext' 'zext_ln167_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1571 [1/1] (0.00ns)   --->   "%arr_I_V_8_addr = getelementptr i18 %arr_I_V_8, i64 0, i64 %zext_ln167_8" [receiver.cpp:167]   --->   Operation 1571 'getelementptr' 'arr_I_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1572 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_31, i6 %arr_I_V_8_addr" [receiver.cpp:167]   --->   Operation 1572 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1573 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16"   --->   Operation 1573 'mul' 'r_V_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_66, i32 16, i32 33"   --->   Operation 1574 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1575 [1/1] (0.00ns)   --->   "%arr_Q_V_8_addr = getelementptr i18 %arr_Q_V_8, i64 0, i64 %zext_ln167_8" [receiver.cpp:168]   --->   Operation 1575 'getelementptr' 'arr_Q_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1576 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_32, i6 %arr_Q_V_8_addr" [receiver.cpp:168]   --->   Operation 1576 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1577 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33"   --->   Operation 1577 'mul' 'r_V_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_68, i32 16, i32 33"   --->   Operation 1578 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln167_9 = zext i6 %lshr_ln167_9" [receiver.cpp:167]   --->   Operation 1579 'zext' 'zext_ln167_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1580 [1/1] (0.00ns)   --->   "%arr_I_V_9_addr = getelementptr i18 %arr_I_V_9, i64 0, i64 %zext_ln167_9" [receiver.cpp:167]   --->   Operation 1580 'getelementptr' 'arr_I_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1581 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_33, i6 %arr_I_V_9_addr" [receiver.cpp:167]   --->   Operation 1581 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1582 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17"   --->   Operation 1582 'mul' 'r_V_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_70, i32 16, i32 33"   --->   Operation 1583 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1584 [1/1] (0.00ns)   --->   "%arr_Q_V_9_addr = getelementptr i18 %arr_Q_V_9, i64 0, i64 %zext_ln167_9" [receiver.cpp:168]   --->   Operation 1584 'getelementptr' 'arr_Q_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1585 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_34, i6 %arr_Q_V_9_addr" [receiver.cpp:168]   --->   Operation 1585 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1586 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35"   --->   Operation 1586 'mul' 'r_V_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_72, i32 16, i32 33"   --->   Operation 1587 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln167_10 = zext i6 %lshr_ln167_s" [receiver.cpp:167]   --->   Operation 1588 'zext' 'zext_ln167_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1589 [1/1] (0.00ns)   --->   "%arr_I_V_10_addr = getelementptr i18 %arr_I_V_10, i64 0, i64 %zext_ln167_10" [receiver.cpp:167]   --->   Operation 1589 'getelementptr' 'arr_I_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1590 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_35, i6 %arr_I_V_10_addr" [receiver.cpp:167]   --->   Operation 1590 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1591 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18"   --->   Operation 1591 'mul' 'r_V_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_74, i32 16, i32 33"   --->   Operation 1592 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1593 [1/1] (0.00ns)   --->   "%arr_Q_V_10_addr = getelementptr i18 %arr_Q_V_10, i64 0, i64 %zext_ln167_10" [receiver.cpp:168]   --->   Operation 1593 'getelementptr' 'arr_Q_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1594 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_36, i6 %arr_Q_V_10_addr" [receiver.cpp:168]   --->   Operation 1594 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1595 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37"   --->   Operation 1595 'mul' 'r_V_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_76, i32 16, i32 33"   --->   Operation 1596 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln167_11 = zext i6 %lshr_ln167_10" [receiver.cpp:167]   --->   Operation 1597 'zext' 'zext_ln167_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1598 [1/1] (0.00ns)   --->   "%arr_I_V_11_addr = getelementptr i18 %arr_I_V_11, i64 0, i64 %zext_ln167_11" [receiver.cpp:167]   --->   Operation 1598 'getelementptr' 'arr_I_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1599 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_37, i6 %arr_I_V_11_addr" [receiver.cpp:167]   --->   Operation 1599 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1600 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19"   --->   Operation 1600 'mul' 'r_V_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_78, i32 16, i32 33"   --->   Operation 1601 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1602 [1/1] (0.00ns)   --->   "%arr_Q_V_11_addr = getelementptr i18 %arr_Q_V_11, i64 0, i64 %zext_ln167_11" [receiver.cpp:168]   --->   Operation 1602 'getelementptr' 'arr_Q_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1603 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_38, i6 %arr_Q_V_11_addr" [receiver.cpp:168]   --->   Operation 1603 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1604 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39"   --->   Operation 1604 'mul' 'r_V_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1605 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_80, i32 16, i32 33"   --->   Operation 1605 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln167_12 = zext i6 %lshr_ln167_11" [receiver.cpp:167]   --->   Operation 1606 'zext' 'zext_ln167_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1607 [1/1] (0.00ns)   --->   "%arr_I_V_12_addr = getelementptr i18 %arr_I_V_12, i64 0, i64 %zext_ln167_12" [receiver.cpp:167]   --->   Operation 1607 'getelementptr' 'arr_I_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1608 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_39, i6 %arr_I_V_12_addr" [receiver.cpp:167]   --->   Operation 1608 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1609 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20"   --->   Operation 1609 'mul' 'r_V_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_82, i32 16, i32 33"   --->   Operation 1610 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1611 [1/1] (0.00ns)   --->   "%arr_Q_V_12_addr = getelementptr i18 %arr_Q_V_12, i64 0, i64 %zext_ln167_12" [receiver.cpp:168]   --->   Operation 1611 'getelementptr' 'arr_Q_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1612 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_40, i6 %arr_Q_V_12_addr" [receiver.cpp:168]   --->   Operation 1612 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1613 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41"   --->   Operation 1613 'mul' 'r_V_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_84, i32 16, i32 33"   --->   Operation 1614 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln167_13 = zext i6 %lshr_ln167_12" [receiver.cpp:167]   --->   Operation 1615 'zext' 'zext_ln167_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1616 [1/1] (0.00ns)   --->   "%arr_I_V_13_addr = getelementptr i18 %arr_I_V_13, i64 0, i64 %zext_ln167_13" [receiver.cpp:167]   --->   Operation 1616 'getelementptr' 'arr_I_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1617 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_41, i6 %arr_I_V_13_addr" [receiver.cpp:167]   --->   Operation 1617 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1618 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21"   --->   Operation 1618 'mul' 'r_V_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_86, i32 16, i32 33"   --->   Operation 1619 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1620 [1/1] (0.00ns)   --->   "%arr_Q_V_13_addr = getelementptr i18 %arr_Q_V_13, i64 0, i64 %zext_ln167_13" [receiver.cpp:168]   --->   Operation 1620 'getelementptr' 'arr_Q_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1621 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_42, i6 %arr_Q_V_13_addr" [receiver.cpp:168]   --->   Operation 1621 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1622 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43"   --->   Operation 1622 'mul' 'r_V_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_88, i32 16, i32 33"   --->   Operation 1623 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln167_14 = zext i6 %lshr_ln167_13" [receiver.cpp:167]   --->   Operation 1624 'zext' 'zext_ln167_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1625 [1/1] (0.00ns)   --->   "%arr_I_V_14_addr = getelementptr i18 %arr_I_V_14, i64 0, i64 %zext_ln167_14" [receiver.cpp:167]   --->   Operation 1625 'getelementptr' 'arr_I_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1626 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_43, i6 %arr_I_V_14_addr" [receiver.cpp:167]   --->   Operation 1626 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1627 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22"   --->   Operation 1627 'mul' 'r_V_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_90, i32 16, i32 33"   --->   Operation 1628 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1629 [1/1] (0.00ns)   --->   "%arr_Q_V_14_addr = getelementptr i18 %arr_Q_V_14, i64 0, i64 %zext_ln167_14" [receiver.cpp:168]   --->   Operation 1629 'getelementptr' 'arr_Q_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1630 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_44, i6 %arr_Q_V_14_addr" [receiver.cpp:168]   --->   Operation 1630 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1631 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45"   --->   Operation 1631 'mul' 'r_V_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_92, i32 16, i32 33"   --->   Operation 1632 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln167_15 = zext i6 %lshr_ln167_14" [receiver.cpp:167]   --->   Operation 1633 'zext' 'zext_ln167_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1634 [1/1] (0.00ns)   --->   "%arr_I_V_15_addr = getelementptr i18 %arr_I_V_15, i64 0, i64 %zext_ln167_15" [receiver.cpp:167]   --->   Operation 1634 'getelementptr' 'arr_I_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1635 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_45, i6 %arr_I_V_15_addr" [receiver.cpp:167]   --->   Operation 1635 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1636 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23"   --->   Operation 1636 'mul' 'r_V_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_94, i32 16, i32 33"   --->   Operation 1637 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1638 [1/1] (0.00ns)   --->   "%arr_Q_V_15_addr = getelementptr i18 %arr_Q_V_15, i64 0, i64 %zext_ln167_15" [receiver.cpp:168]   --->   Operation 1638 'getelementptr' 'arr_Q_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1639 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_s, i6 %arr_Q_V_15_addr" [receiver.cpp:168]   --->   Operation 1639 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1640 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47"   --->   Operation 1640 'mul' 'r_V_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_96, i32 16, i32 33"   --->   Operation 1641 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln167_16 = zext i6 %lshr_ln167_15" [receiver.cpp:167]   --->   Operation 1642 'zext' 'zext_ln167_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1643 [1/1] (0.00ns)   --->   "%arr_I_V_16_addr = getelementptr i18 %arr_I_V_16, i64 0, i64 %zext_ln167_16" [receiver.cpp:167]   --->   Operation 1643 'getelementptr' 'arr_I_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1644 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_46, i6 %arr_I_V_16_addr" [receiver.cpp:167]   --->   Operation 1644 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1645 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24"   --->   Operation 1645 'mul' 'r_V_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_98, i32 16, i32 33"   --->   Operation 1646 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1647 [1/1] (0.00ns)   --->   "%arr_Q_V_16_addr = getelementptr i18 %arr_Q_V_16, i64 0, i64 %zext_ln167_16" [receiver.cpp:168]   --->   Operation 1647 'getelementptr' 'arr_Q_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1648 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_47, i6 %arr_Q_V_16_addr" [receiver.cpp:168]   --->   Operation 1648 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1649 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49"   --->   Operation 1649 'mul' 'r_V_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_100, i32 16, i32 33"   --->   Operation 1650 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln167_17 = zext i6 %lshr_ln167_16" [receiver.cpp:167]   --->   Operation 1651 'zext' 'zext_ln167_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1652 [1/1] (0.00ns)   --->   "%arr_I_V_17_addr = getelementptr i18 %arr_I_V_17, i64 0, i64 %zext_ln167_17" [receiver.cpp:167]   --->   Operation 1652 'getelementptr' 'arr_I_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1653 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_48, i6 %arr_I_V_17_addr" [receiver.cpp:167]   --->   Operation 1653 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1654 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25"   --->   Operation 1654 'mul' 'r_V_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_102, i32 16, i32 33"   --->   Operation 1655 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1656 [1/1] (0.00ns)   --->   "%arr_Q_V_17_addr = getelementptr i18 %arr_Q_V_17, i64 0, i64 %zext_ln167_17" [receiver.cpp:168]   --->   Operation 1656 'getelementptr' 'arr_Q_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1657 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_49, i6 %arr_Q_V_17_addr" [receiver.cpp:168]   --->   Operation 1657 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1658 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51"   --->   Operation 1658 'mul' 'r_V_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_104, i32 16, i32 33"   --->   Operation 1659 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln167_18 = zext i6 %lshr_ln167_17" [receiver.cpp:167]   --->   Operation 1660 'zext' 'zext_ln167_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1661 [1/1] (0.00ns)   --->   "%arr_I_V_18_addr = getelementptr i18 %arr_I_V_18, i64 0, i64 %zext_ln167_18" [receiver.cpp:167]   --->   Operation 1661 'getelementptr' 'arr_I_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1662 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_50, i6 %arr_I_V_18_addr" [receiver.cpp:167]   --->   Operation 1662 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1663 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26"   --->   Operation 1663 'mul' 'r_V_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1664 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_106, i32 16, i32 33"   --->   Operation 1664 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1665 [1/1] (0.00ns)   --->   "%arr_Q_V_18_addr = getelementptr i18 %arr_Q_V_18, i64 0, i64 %zext_ln167_18" [receiver.cpp:168]   --->   Operation 1665 'getelementptr' 'arr_Q_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1666 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_51, i6 %arr_Q_V_18_addr" [receiver.cpp:168]   --->   Operation 1666 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1667 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53"   --->   Operation 1667 'mul' 'r_V_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1668 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_108, i32 16, i32 33"   --->   Operation 1668 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln167_19 = zext i6 %lshr_ln167_18" [receiver.cpp:167]   --->   Operation 1669 'zext' 'zext_ln167_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1670 [1/1] (0.00ns)   --->   "%arr_I_V_19_addr = getelementptr i18 %arr_I_V_19, i64 0, i64 %zext_ln167_19" [receiver.cpp:167]   --->   Operation 1670 'getelementptr' 'arr_I_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1671 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_52, i6 %arr_I_V_19_addr" [receiver.cpp:167]   --->   Operation 1671 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1672 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27"   --->   Operation 1672 'mul' 'r_V_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_110, i32 16, i32 33"   --->   Operation 1673 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1674 [1/1] (0.00ns)   --->   "%arr_Q_V_19_addr = getelementptr i18 %arr_Q_V_19, i64 0, i64 %zext_ln167_19" [receiver.cpp:168]   --->   Operation 1674 'getelementptr' 'arr_Q_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1675 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_53, i6 %arr_Q_V_19_addr" [receiver.cpp:168]   --->   Operation 1675 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1676 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55"   --->   Operation 1676 'mul' 'r_V_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_112, i32 16, i32 33"   --->   Operation 1677 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln167_20 = zext i6 %lshr_ln167_19" [receiver.cpp:167]   --->   Operation 1678 'zext' 'zext_ln167_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1679 [1/1] (0.00ns)   --->   "%arr_I_V_20_addr = getelementptr i18 %arr_I_V_20, i64 0, i64 %zext_ln167_20" [receiver.cpp:167]   --->   Operation 1679 'getelementptr' 'arr_I_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1680 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_54, i6 %arr_I_V_20_addr" [receiver.cpp:167]   --->   Operation 1680 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1681 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28"   --->   Operation 1681 'mul' 'r_V_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1682 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_114, i32 16, i32 33"   --->   Operation 1682 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1683 [1/1] (0.00ns)   --->   "%arr_Q_V_20_addr = getelementptr i18 %arr_Q_V_20, i64 0, i64 %zext_ln167_20" [receiver.cpp:168]   --->   Operation 1683 'getelementptr' 'arr_Q_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1684 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_55, i6 %arr_Q_V_20_addr" [receiver.cpp:168]   --->   Operation 1684 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1685 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57"   --->   Operation 1685 'mul' 'r_V_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_116, i32 16, i32 33"   --->   Operation 1686 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln167_21 = zext i6 %lshr_ln167_20" [receiver.cpp:167]   --->   Operation 1687 'zext' 'zext_ln167_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1688 [1/1] (0.00ns)   --->   "%arr_I_V_21_addr = getelementptr i18 %arr_I_V_21, i64 0, i64 %zext_ln167_21" [receiver.cpp:167]   --->   Operation 1688 'getelementptr' 'arr_I_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1689 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_56, i6 %arr_I_V_21_addr" [receiver.cpp:167]   --->   Operation 1689 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1690 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29"   --->   Operation 1690 'mul' 'r_V_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_118, i32 16, i32 33"   --->   Operation 1691 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1692 [1/1] (0.00ns)   --->   "%arr_Q_V_21_addr = getelementptr i18 %arr_Q_V_21, i64 0, i64 %zext_ln167_21" [receiver.cpp:168]   --->   Operation 1692 'getelementptr' 'arr_Q_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1693 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_57, i6 %arr_Q_V_21_addr" [receiver.cpp:168]   --->   Operation 1693 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1694 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59"   --->   Operation 1694 'mul' 'r_V_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_120, i32 16, i32 33"   --->   Operation 1695 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln167_22 = zext i6 %lshr_ln167_21" [receiver.cpp:167]   --->   Operation 1696 'zext' 'zext_ln167_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1697 [1/1] (0.00ns)   --->   "%arr_I_V_22_addr = getelementptr i18 %arr_I_V_22, i64 0, i64 %zext_ln167_22" [receiver.cpp:167]   --->   Operation 1697 'getelementptr' 'arr_I_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1698 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_58, i6 %arr_I_V_22_addr" [receiver.cpp:167]   --->   Operation 1698 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1699 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30"   --->   Operation 1699 'mul' 'r_V_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_122, i32 16, i32 33"   --->   Operation 1700 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1701 [1/1] (0.00ns)   --->   "%arr_Q_V_22_addr = getelementptr i18 %arr_Q_V_22, i64 0, i64 %zext_ln167_22" [receiver.cpp:168]   --->   Operation 1701 'getelementptr' 'arr_Q_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1702 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_59, i6 %arr_Q_V_22_addr" [receiver.cpp:168]   --->   Operation 1702 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1703 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61"   --->   Operation 1703 'mul' 'r_V_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_124, i32 16, i32 33"   --->   Operation 1704 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln167_23 = zext i6 %lshr_ln167_22" [receiver.cpp:167]   --->   Operation 1705 'zext' 'zext_ln167_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1706 [1/1] (0.00ns)   --->   "%arr_I_V_23_addr = getelementptr i18 %arr_I_V_23, i64 0, i64 %zext_ln167_23" [receiver.cpp:167]   --->   Operation 1706 'getelementptr' 'arr_I_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1707 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_60, i6 %arr_I_V_23_addr" [receiver.cpp:167]   --->   Operation 1707 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1708 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31"   --->   Operation 1708 'mul' 'r_V_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_126, i32 16, i32 33"   --->   Operation 1709 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1710 [1/1] (0.00ns)   --->   "%arr_Q_V_23_addr = getelementptr i18 %arr_Q_V_23, i64 0, i64 %zext_ln167_23" [receiver.cpp:168]   --->   Operation 1710 'getelementptr' 'arr_Q_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1711 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_61, i6 %arr_Q_V_23_addr" [receiver.cpp:168]   --->   Operation 1711 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1712 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63"   --->   Operation 1712 'mul' 'r_V_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_128, i32 16, i32 33"   --->   Operation 1713 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln167_24 = zext i6 %lshr_ln167_23" [receiver.cpp:167]   --->   Operation 1714 'zext' 'zext_ln167_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1715 [1/1] (0.00ns)   --->   "%arr_I_V_24_addr = getelementptr i18 %arr_I_V_24, i64 0, i64 %zext_ln167_24" [receiver.cpp:167]   --->   Operation 1715 'getelementptr' 'arr_I_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1716 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_62, i6 %arr_I_V_24_addr" [receiver.cpp:167]   --->   Operation 1716 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1717 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32"   --->   Operation 1717 'mul' 'r_V_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_130, i32 16, i32 33"   --->   Operation 1718 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1719 [1/1] (0.00ns)   --->   "%arr_Q_V_24_addr = getelementptr i18 %arr_Q_V_24, i64 0, i64 %zext_ln167_24" [receiver.cpp:168]   --->   Operation 1719 'getelementptr' 'arr_Q_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1720 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_63, i6 %arr_Q_V_24_addr" [receiver.cpp:168]   --->   Operation 1720 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1721 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65"   --->   Operation 1721 'mul' 'r_V_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_132, i32 16, i32 33"   --->   Operation 1722 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln167_25 = zext i6 %lshr_ln167_24" [receiver.cpp:167]   --->   Operation 1723 'zext' 'zext_ln167_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1724 [1/1] (0.00ns)   --->   "%arr_I_V_25_addr = getelementptr i18 %arr_I_V_25, i64 0, i64 %zext_ln167_25" [receiver.cpp:167]   --->   Operation 1724 'getelementptr' 'arr_I_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1725 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_64, i6 %arr_I_V_25_addr" [receiver.cpp:167]   --->   Operation 1725 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1726 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33"   --->   Operation 1726 'mul' 'r_V_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_134, i32 16, i32 33"   --->   Operation 1727 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1728 [1/1] (0.00ns)   --->   "%arr_Q_V_25_addr = getelementptr i18 %arr_Q_V_25, i64 0, i64 %zext_ln167_25" [receiver.cpp:168]   --->   Operation 1728 'getelementptr' 'arr_Q_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1729 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_65, i6 %arr_Q_V_25_addr" [receiver.cpp:168]   --->   Operation 1729 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1730 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67"   --->   Operation 1730 'mul' 'r_V_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_136, i32 16, i32 33"   --->   Operation 1731 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln167_26 = zext i6 %lshr_ln167_25" [receiver.cpp:167]   --->   Operation 1732 'zext' 'zext_ln167_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1733 [1/1] (0.00ns)   --->   "%arr_I_V_26_addr = getelementptr i18 %arr_I_V_26, i64 0, i64 %zext_ln167_26" [receiver.cpp:167]   --->   Operation 1733 'getelementptr' 'arr_I_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1734 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_66, i6 %arr_I_V_26_addr" [receiver.cpp:167]   --->   Operation 1734 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1735 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34"   --->   Operation 1735 'mul' 'r_V_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_138, i32 16, i32 33"   --->   Operation 1736 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1737 [1/1] (0.00ns)   --->   "%arr_Q_V_26_addr = getelementptr i18 %arr_Q_V_26, i64 0, i64 %zext_ln167_26" [receiver.cpp:168]   --->   Operation 1737 'getelementptr' 'arr_Q_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1738 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_67, i6 %arr_Q_V_26_addr" [receiver.cpp:168]   --->   Operation 1738 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1739 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69"   --->   Operation 1739 'mul' 'r_V_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_140, i32 16, i32 33"   --->   Operation 1740 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln167_27 = zext i6 %lshr_ln167_26" [receiver.cpp:167]   --->   Operation 1741 'zext' 'zext_ln167_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1742 [1/1] (0.00ns)   --->   "%arr_I_V_27_addr = getelementptr i18 %arr_I_V_27, i64 0, i64 %zext_ln167_27" [receiver.cpp:167]   --->   Operation 1742 'getelementptr' 'arr_I_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1743 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_68, i6 %arr_I_V_27_addr" [receiver.cpp:167]   --->   Operation 1743 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1744 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35"   --->   Operation 1744 'mul' 'r_V_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_142, i32 16, i32 33"   --->   Operation 1745 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1746 [1/1] (0.00ns)   --->   "%arr_Q_V_27_addr = getelementptr i18 %arr_Q_V_27, i64 0, i64 %zext_ln167_27" [receiver.cpp:168]   --->   Operation 1746 'getelementptr' 'arr_Q_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1747 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_69, i6 %arr_Q_V_27_addr" [receiver.cpp:168]   --->   Operation 1747 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1748 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71"   --->   Operation 1748 'mul' 'r_V_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_144, i32 16, i32 33"   --->   Operation 1749 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln167_28 = zext i6 %lshr_ln167_27" [receiver.cpp:167]   --->   Operation 1750 'zext' 'zext_ln167_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1751 [1/1] (0.00ns)   --->   "%arr_I_V_28_addr = getelementptr i18 %arr_I_V_28, i64 0, i64 %zext_ln167_28" [receiver.cpp:167]   --->   Operation 1751 'getelementptr' 'arr_I_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1752 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_70, i6 %arr_I_V_28_addr" [receiver.cpp:167]   --->   Operation 1752 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1753 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36"   --->   Operation 1753 'mul' 'r_V_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_146, i32 16, i32 33"   --->   Operation 1754 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1755 [1/1] (0.00ns)   --->   "%arr_Q_V_28_addr = getelementptr i18 %arr_Q_V_28, i64 0, i64 %zext_ln167_28" [receiver.cpp:168]   --->   Operation 1755 'getelementptr' 'arr_Q_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1756 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_71, i6 %arr_Q_V_28_addr" [receiver.cpp:168]   --->   Operation 1756 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1757 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73"   --->   Operation 1757 'mul' 'r_V_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_148, i32 16, i32 33"   --->   Operation 1758 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln167_29 = zext i6 %lshr_ln167_28" [receiver.cpp:167]   --->   Operation 1759 'zext' 'zext_ln167_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1760 [1/1] (0.00ns)   --->   "%arr_I_V_29_addr = getelementptr i18 %arr_I_V_29, i64 0, i64 %zext_ln167_29" [receiver.cpp:167]   --->   Operation 1760 'getelementptr' 'arr_I_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1761 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_72, i6 %arr_I_V_29_addr" [receiver.cpp:167]   --->   Operation 1761 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1762 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37"   --->   Operation 1762 'mul' 'r_V_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_150, i32 16, i32 33"   --->   Operation 1763 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1764 [1/1] (0.00ns)   --->   "%arr_Q_V_29_addr = getelementptr i18 %arr_Q_V_29, i64 0, i64 %zext_ln167_29" [receiver.cpp:168]   --->   Operation 1764 'getelementptr' 'arr_Q_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1765 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_73, i6 %arr_Q_V_29_addr" [receiver.cpp:168]   --->   Operation 1765 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1766 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75"   --->   Operation 1766 'mul' 'r_V_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_152, i32 16, i32 33"   --->   Operation 1767 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln167_30 = zext i6 %lshr_ln167_29" [receiver.cpp:167]   --->   Operation 1768 'zext' 'zext_ln167_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1769 [1/1] (0.00ns)   --->   "%arr_I_V_30_addr = getelementptr i18 %arr_I_V_30, i64 0, i64 %zext_ln167_30" [receiver.cpp:167]   --->   Operation 1769 'getelementptr' 'arr_I_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1770 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_74, i6 %arr_I_V_30_addr" [receiver.cpp:167]   --->   Operation 1770 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1771 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38"   --->   Operation 1771 'mul' 'r_V_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_154, i32 16, i32 33"   --->   Operation 1772 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1773 [1/1] (0.00ns)   --->   "%arr_Q_V_30_addr = getelementptr i18 %arr_Q_V_30, i64 0, i64 %zext_ln167_30" [receiver.cpp:168]   --->   Operation 1773 'getelementptr' 'arr_Q_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1774 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_75, i6 %arr_Q_V_30_addr" [receiver.cpp:168]   --->   Operation 1774 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1775 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77"   --->   Operation 1775 'mul' 'r_V_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_156, i32 16, i32 33"   --->   Operation 1776 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln167_31 = zext i6 %lshr_ln167_30" [receiver.cpp:167]   --->   Operation 1777 'zext' 'zext_ln167_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1778 [1/1] (0.00ns)   --->   "%arr_I_V_31_addr = getelementptr i18 %arr_I_V_31, i64 0, i64 %zext_ln167_31" [receiver.cpp:167]   --->   Operation 1778 'getelementptr' 'arr_I_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1779 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_76, i6 %arr_I_V_31_addr" [receiver.cpp:167]   --->   Operation 1779 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1780 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273"   --->   Operation 1780 'mul' 'r_V_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_158, i32 16, i32 33"   --->   Operation 1781 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1782 [1/1] (0.00ns)   --->   "%arr_Q_V_31_addr = getelementptr i18 %arr_Q_V_31, i64 0, i64 %zext_ln167_31" [receiver.cpp:168]   --->   Operation 1782 'getelementptr' 'arr_Q_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1783 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_77, i6 %arr_Q_V_31_addr" [receiver.cpp:168]   --->   Operation 1783 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1784 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79"   --->   Operation 1784 'mul' 'r_V_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_160, i32 16, i32 33"   --->   Operation 1785 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1786 [1/1] (0.00ns)   --->   "%zext_ln167_32 = zext i6 %lshr_ln167_31" [receiver.cpp:167]   --->   Operation 1786 'zext' 'zext_ln167_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1787 [1/1] (0.00ns)   --->   "%arr_I_V_32_addr = getelementptr i18 %arr_I_V_32, i64 0, i64 %zext_ln167_32" [receiver.cpp:167]   --->   Operation 1787 'getelementptr' 'arr_I_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1788 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_78, i6 %arr_I_V_32_addr" [receiver.cpp:167]   --->   Operation 1788 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1789 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39"   --->   Operation 1789 'mul' 'r_V_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_162, i32 16, i32 33"   --->   Operation 1790 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1791 [1/1] (0.00ns)   --->   "%arr_Q_V_32_addr = getelementptr i18 %arr_Q_V_32, i64 0, i64 %zext_ln167_32" [receiver.cpp:168]   --->   Operation 1791 'getelementptr' 'arr_Q_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1792 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_79, i6 %arr_Q_V_32_addr" [receiver.cpp:168]   --->   Operation 1792 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1793 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81"   --->   Operation 1793 'mul' 'r_V_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_164, i32 16, i32 33"   --->   Operation 1794 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln167_33 = zext i6 %lshr_ln167_32" [receiver.cpp:167]   --->   Operation 1795 'zext' 'zext_ln167_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1796 [1/1] (0.00ns)   --->   "%arr_I_V_33_addr = getelementptr i18 %arr_I_V_33, i64 0, i64 %zext_ln167_33" [receiver.cpp:167]   --->   Operation 1796 'getelementptr' 'arr_I_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1797 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_80, i6 %arr_I_V_33_addr" [receiver.cpp:167]   --->   Operation 1797 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1798 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40"   --->   Operation 1798 'mul' 'r_V_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_166, i32 16, i32 33"   --->   Operation 1799 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1800 [1/1] (0.00ns)   --->   "%arr_Q_V_33_addr = getelementptr i18 %arr_Q_V_33, i64 0, i64 %zext_ln167_33" [receiver.cpp:168]   --->   Operation 1800 'getelementptr' 'arr_Q_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1801 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_81, i6 %arr_Q_V_33_addr" [receiver.cpp:168]   --->   Operation 1801 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1802 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83"   --->   Operation 1802 'mul' 'r_V_168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1803 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_168, i32 16, i32 33"   --->   Operation 1803 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln167_34 = zext i6 %lshr_ln167_33" [receiver.cpp:167]   --->   Operation 1804 'zext' 'zext_ln167_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1805 [1/1] (0.00ns)   --->   "%arr_I_V_34_addr = getelementptr i18 %arr_I_V_34, i64 0, i64 %zext_ln167_34" [receiver.cpp:167]   --->   Operation 1805 'getelementptr' 'arr_I_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1806 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_82, i6 %arr_I_V_34_addr" [receiver.cpp:167]   --->   Operation 1806 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1807 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41"   --->   Operation 1807 'mul' 'r_V_170' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_170, i32 16, i32 33"   --->   Operation 1808 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1809 [1/1] (0.00ns)   --->   "%arr_Q_V_34_addr = getelementptr i18 %arr_Q_V_34, i64 0, i64 %zext_ln167_34" [receiver.cpp:168]   --->   Operation 1809 'getelementptr' 'arr_Q_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1810 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_83, i6 %arr_Q_V_34_addr" [receiver.cpp:168]   --->   Operation 1810 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1811 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85"   --->   Operation 1811 'mul' 'r_V_172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_172, i32 16, i32 33"   --->   Operation 1812 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln167_35 = zext i6 %lshr_ln167_34" [receiver.cpp:167]   --->   Operation 1813 'zext' 'zext_ln167_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1814 [1/1] (0.00ns)   --->   "%arr_I_V_35_addr = getelementptr i18 %arr_I_V_35, i64 0, i64 %zext_ln167_35" [receiver.cpp:167]   --->   Operation 1814 'getelementptr' 'arr_I_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1815 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_84, i6 %arr_I_V_35_addr" [receiver.cpp:167]   --->   Operation 1815 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1816 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42"   --->   Operation 1816 'mul' 'r_V_174' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_174, i32 16, i32 33"   --->   Operation 1817 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1818 [1/1] (0.00ns)   --->   "%arr_Q_V_35_addr = getelementptr i18 %arr_Q_V_35, i64 0, i64 %zext_ln167_35" [receiver.cpp:168]   --->   Operation 1818 'getelementptr' 'arr_Q_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1819 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_85, i6 %arr_Q_V_35_addr" [receiver.cpp:168]   --->   Operation 1819 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1820 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87"   --->   Operation 1820 'mul' 'r_V_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1821 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_176, i32 16, i32 33"   --->   Operation 1821 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln167_36 = zext i6 %lshr_ln167_35" [receiver.cpp:167]   --->   Operation 1822 'zext' 'zext_ln167_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1823 [1/1] (0.00ns)   --->   "%arr_I_V_36_addr = getelementptr i18 %arr_I_V_36, i64 0, i64 %zext_ln167_36" [receiver.cpp:167]   --->   Operation 1823 'getelementptr' 'arr_I_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1824 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_86, i6 %arr_I_V_36_addr" [receiver.cpp:167]   --->   Operation 1824 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1825 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43"   --->   Operation 1825 'mul' 'r_V_178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_178, i32 16, i32 33"   --->   Operation 1826 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1827 [1/1] (0.00ns)   --->   "%arr_Q_V_36_addr = getelementptr i18 %arr_Q_V_36, i64 0, i64 %zext_ln167_36" [receiver.cpp:168]   --->   Operation 1827 'getelementptr' 'arr_Q_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1828 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_87, i6 %arr_Q_V_36_addr" [receiver.cpp:168]   --->   Operation 1828 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1829 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89"   --->   Operation 1829 'mul' 'r_V_180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_180, i32 16, i32 33"   --->   Operation 1830 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln167_37 = zext i6 %lshr_ln167_36" [receiver.cpp:167]   --->   Operation 1831 'zext' 'zext_ln167_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1832 [1/1] (0.00ns)   --->   "%arr_I_V_37_addr = getelementptr i18 %arr_I_V_37, i64 0, i64 %zext_ln167_37" [receiver.cpp:167]   --->   Operation 1832 'getelementptr' 'arr_I_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1833 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_88, i6 %arr_I_V_37_addr" [receiver.cpp:167]   --->   Operation 1833 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1834 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44"   --->   Operation 1834 'mul' 'r_V_182' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1835 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_182, i32 16, i32 33"   --->   Operation 1835 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1836 [1/1] (0.00ns)   --->   "%arr_Q_V_37_addr = getelementptr i18 %arr_Q_V_37, i64 0, i64 %zext_ln167_37" [receiver.cpp:168]   --->   Operation 1836 'getelementptr' 'arr_Q_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1837 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_89, i6 %arr_Q_V_37_addr" [receiver.cpp:168]   --->   Operation 1837 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1838 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91"   --->   Operation 1838 'mul' 'r_V_184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1839 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_184, i32 16, i32 33"   --->   Operation 1839 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln167_38 = zext i6 %lshr_ln167_37" [receiver.cpp:167]   --->   Operation 1840 'zext' 'zext_ln167_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1841 [1/1] (0.00ns)   --->   "%arr_I_V_38_addr = getelementptr i18 %arr_I_V_38, i64 0, i64 %zext_ln167_38" [receiver.cpp:167]   --->   Operation 1841 'getelementptr' 'arr_I_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1842 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_90, i6 %arr_I_V_38_addr" [receiver.cpp:167]   --->   Operation 1842 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1843 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45"   --->   Operation 1843 'mul' 'r_V_186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_186, i32 16, i32 33"   --->   Operation 1844 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1845 [1/1] (0.00ns)   --->   "%arr_Q_V_38_addr = getelementptr i18 %arr_Q_V_38, i64 0, i64 %zext_ln167_38" [receiver.cpp:168]   --->   Operation 1845 'getelementptr' 'arr_Q_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1846 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_91, i6 %arr_Q_V_38_addr" [receiver.cpp:168]   --->   Operation 1846 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1847 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93"   --->   Operation 1847 'mul' 'r_V_188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_188, i32 16, i32 33"   --->   Operation 1848 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln167_39 = zext i6 %lshr_ln167_38" [receiver.cpp:167]   --->   Operation 1849 'zext' 'zext_ln167_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1850 [1/1] (0.00ns)   --->   "%arr_I_V_39_addr = getelementptr i18 %arr_I_V_39, i64 0, i64 %zext_ln167_39" [receiver.cpp:167]   --->   Operation 1850 'getelementptr' 'arr_I_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1851 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_92, i6 %arr_I_V_39_addr" [receiver.cpp:167]   --->   Operation 1851 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1852 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46"   --->   Operation 1852 'mul' 'r_V_190' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_190, i32 16, i32 33"   --->   Operation 1853 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1854 [1/1] (0.00ns)   --->   "%arr_Q_V_39_addr = getelementptr i18 %arr_Q_V_39, i64 0, i64 %zext_ln167_39" [receiver.cpp:168]   --->   Operation 1854 'getelementptr' 'arr_Q_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1855 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_93, i6 %arr_Q_V_39_addr" [receiver.cpp:168]   --->   Operation 1855 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1856 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95"   --->   Operation 1856 'mul' 'r_V_192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_192, i32 16, i32 33"   --->   Operation 1857 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln167_40 = zext i6 %lshr_ln167_39" [receiver.cpp:167]   --->   Operation 1858 'zext' 'zext_ln167_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1859 [1/1] (0.00ns)   --->   "%arr_I_V_40_addr = getelementptr i18 %arr_I_V_40, i64 0, i64 %zext_ln167_40" [receiver.cpp:167]   --->   Operation 1859 'getelementptr' 'arr_I_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1860 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_94, i6 %arr_I_V_40_addr" [receiver.cpp:167]   --->   Operation 1860 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1861 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47"   --->   Operation 1861 'mul' 'r_V_194' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_194, i32 16, i32 33"   --->   Operation 1862 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1863 [1/1] (0.00ns)   --->   "%arr_Q_V_40_addr = getelementptr i18 %arr_Q_V_40, i64 0, i64 %zext_ln167_40" [receiver.cpp:168]   --->   Operation 1863 'getelementptr' 'arr_Q_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1864 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_95, i6 %arr_Q_V_40_addr" [receiver.cpp:168]   --->   Operation 1864 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1865 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97"   --->   Operation 1865 'mul' 'r_V_196' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_196, i32 16, i32 33"   --->   Operation 1866 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln167_41 = zext i6 %lshr_ln167_40" [receiver.cpp:167]   --->   Operation 1867 'zext' 'zext_ln167_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1868 [1/1] (0.00ns)   --->   "%arr_I_V_41_addr = getelementptr i18 %arr_I_V_41, i64 0, i64 %zext_ln167_41" [receiver.cpp:167]   --->   Operation 1868 'getelementptr' 'arr_I_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1869 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_96, i6 %arr_I_V_41_addr" [receiver.cpp:167]   --->   Operation 1869 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1870 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48"   --->   Operation 1870 'mul' 'r_V_198' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1871 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_198, i32 16, i32 33"   --->   Operation 1871 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1872 [1/1] (0.00ns)   --->   "%arr_Q_V_41_addr = getelementptr i18 %arr_Q_V_41, i64 0, i64 %zext_ln167_41" [receiver.cpp:168]   --->   Operation 1872 'getelementptr' 'arr_Q_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1873 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_97, i6 %arr_Q_V_41_addr" [receiver.cpp:168]   --->   Operation 1873 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1874 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99"   --->   Operation 1874 'mul' 'r_V_200' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_200, i32 16, i32 33"   --->   Operation 1875 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln167_42 = zext i6 %lshr_ln167_41" [receiver.cpp:167]   --->   Operation 1876 'zext' 'zext_ln167_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1877 [1/1] (0.00ns)   --->   "%arr_I_V_42_addr = getelementptr i18 %arr_I_V_42, i64 0, i64 %zext_ln167_42" [receiver.cpp:167]   --->   Operation 1877 'getelementptr' 'arr_I_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1878 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_98, i6 %arr_I_V_42_addr" [receiver.cpp:167]   --->   Operation 1878 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1879 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49"   --->   Operation 1879 'mul' 'r_V_202' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_202, i32 16, i32 33"   --->   Operation 1880 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1881 [1/1] (0.00ns)   --->   "%arr_Q_V_42_addr = getelementptr i18 %arr_Q_V_42, i64 0, i64 %zext_ln167_42" [receiver.cpp:168]   --->   Operation 1881 'getelementptr' 'arr_Q_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1882 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_99, i6 %arr_Q_V_42_addr" [receiver.cpp:168]   --->   Operation 1882 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1883 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101"   --->   Operation 1883 'mul' 'r_V_204' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_204, i32 16, i32 33"   --->   Operation 1884 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln167_43 = zext i6 %lshr_ln167_42" [receiver.cpp:167]   --->   Operation 1885 'zext' 'zext_ln167_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1886 [1/1] (0.00ns)   --->   "%arr_I_V_43_addr = getelementptr i18 %arr_I_V_43, i64 0, i64 %zext_ln167_43" [receiver.cpp:167]   --->   Operation 1886 'getelementptr' 'arr_I_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1887 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_100, i6 %arr_I_V_43_addr" [receiver.cpp:167]   --->   Operation 1887 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1888 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50"   --->   Operation 1888 'mul' 'r_V_206' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_206, i32 16, i32 33"   --->   Operation 1889 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1890 [1/1] (0.00ns)   --->   "%arr_Q_V_43_addr = getelementptr i18 %arr_Q_V_43, i64 0, i64 %zext_ln167_43" [receiver.cpp:168]   --->   Operation 1890 'getelementptr' 'arr_Q_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1891 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_101, i6 %arr_Q_V_43_addr" [receiver.cpp:168]   --->   Operation 1891 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1892 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103"   --->   Operation 1892 'mul' 'r_V_208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_208, i32 16, i32 33"   --->   Operation 1893 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln167_44 = zext i6 %lshr_ln167_43" [receiver.cpp:167]   --->   Operation 1894 'zext' 'zext_ln167_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1895 [1/1] (0.00ns)   --->   "%arr_I_V_44_addr = getelementptr i18 %arr_I_V_44, i64 0, i64 %zext_ln167_44" [receiver.cpp:167]   --->   Operation 1895 'getelementptr' 'arr_I_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1896 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_102, i6 %arr_I_V_44_addr" [receiver.cpp:167]   --->   Operation 1896 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1897 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51"   --->   Operation 1897 'mul' 'r_V_210' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_210, i32 16, i32 33"   --->   Operation 1898 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1899 [1/1] (0.00ns)   --->   "%arr_Q_V_44_addr = getelementptr i18 %arr_Q_V_44, i64 0, i64 %zext_ln167_44" [receiver.cpp:168]   --->   Operation 1899 'getelementptr' 'arr_Q_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1900 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_103, i6 %arr_Q_V_44_addr" [receiver.cpp:168]   --->   Operation 1900 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1901 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105"   --->   Operation 1901 'mul' 'r_V_212' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_212, i32 16, i32 33"   --->   Operation 1902 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln167_45 = zext i6 %lshr_ln167_44" [receiver.cpp:167]   --->   Operation 1903 'zext' 'zext_ln167_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1904 [1/1] (0.00ns)   --->   "%arr_I_V_45_addr = getelementptr i18 %arr_I_V_45, i64 0, i64 %zext_ln167_45" [receiver.cpp:167]   --->   Operation 1904 'getelementptr' 'arr_I_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1905 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_104, i6 %arr_I_V_45_addr" [receiver.cpp:167]   --->   Operation 1905 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1906 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52"   --->   Operation 1906 'mul' 'r_V_214' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1907 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_214, i32 16, i32 33"   --->   Operation 1907 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1908 [1/1] (0.00ns)   --->   "%arr_Q_V_45_addr = getelementptr i18 %arr_Q_V_45, i64 0, i64 %zext_ln167_45" [receiver.cpp:168]   --->   Operation 1908 'getelementptr' 'arr_Q_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1909 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_105, i6 %arr_Q_V_45_addr" [receiver.cpp:168]   --->   Operation 1909 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1910 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107"   --->   Operation 1910 'mul' 'r_V_216' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1911 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_216, i32 16, i32 33"   --->   Operation 1911 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1912 [1/1] (0.00ns)   --->   "%zext_ln167_46 = zext i6 %lshr_ln167_45" [receiver.cpp:167]   --->   Operation 1912 'zext' 'zext_ln167_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1913 [1/1] (0.00ns)   --->   "%arr_I_V_46_addr = getelementptr i18 %arr_I_V_46, i64 0, i64 %zext_ln167_46" [receiver.cpp:167]   --->   Operation 1913 'getelementptr' 'arr_I_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1914 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_106, i6 %arr_I_V_46_addr" [receiver.cpp:167]   --->   Operation 1914 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1915 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53"   --->   Operation 1915 'mul' 'r_V_218' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_218, i32 16, i32 33"   --->   Operation 1916 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1917 [1/1] (0.00ns)   --->   "%arr_Q_V_46_addr = getelementptr i18 %arr_Q_V_46, i64 0, i64 %zext_ln167_46" [receiver.cpp:168]   --->   Operation 1917 'getelementptr' 'arr_Q_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1918 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_107, i6 %arr_Q_V_46_addr" [receiver.cpp:168]   --->   Operation 1918 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1919 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109"   --->   Operation 1919 'mul' 'r_V_220' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_220, i32 16, i32 33"   --->   Operation 1920 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln167_47 = zext i6 %lshr_ln167_46" [receiver.cpp:167]   --->   Operation 1921 'zext' 'zext_ln167_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1922 [1/1] (0.00ns)   --->   "%arr_I_V_47_addr = getelementptr i18 %arr_I_V_47, i64 0, i64 %zext_ln167_47" [receiver.cpp:167]   --->   Operation 1922 'getelementptr' 'arr_I_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1923 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_108, i6 %arr_I_V_47_addr" [receiver.cpp:167]   --->   Operation 1923 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1924 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54"   --->   Operation 1924 'mul' 'r_V_222' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_222, i32 16, i32 33"   --->   Operation 1925 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1926 [1/1] (0.00ns)   --->   "%arr_Q_V_47_addr = getelementptr i18 %arr_Q_V_47, i64 0, i64 %zext_ln167_47" [receiver.cpp:168]   --->   Operation 1926 'getelementptr' 'arr_Q_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1927 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_109, i6 %arr_Q_V_47_addr" [receiver.cpp:168]   --->   Operation 1927 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1928 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111"   --->   Operation 1928 'mul' 'r_V_224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_224, i32 16, i32 33"   --->   Operation 1929 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln167_48 = zext i6 %lshr_ln167_47" [receiver.cpp:167]   --->   Operation 1930 'zext' 'zext_ln167_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1931 [1/1] (0.00ns)   --->   "%arr_I_V_48_addr = getelementptr i18 %arr_I_V_48, i64 0, i64 %zext_ln167_48" [receiver.cpp:167]   --->   Operation 1931 'getelementptr' 'arr_I_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1932 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_110, i6 %arr_I_V_48_addr" [receiver.cpp:167]   --->   Operation 1932 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1933 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55"   --->   Operation 1933 'mul' 'r_V_226' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_226, i32 16, i32 33"   --->   Operation 1934 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1935 [1/1] (0.00ns)   --->   "%arr_Q_V_48_addr = getelementptr i18 %arr_Q_V_48, i64 0, i64 %zext_ln167_48" [receiver.cpp:168]   --->   Operation 1935 'getelementptr' 'arr_Q_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1936 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_111, i6 %arr_Q_V_48_addr" [receiver.cpp:168]   --->   Operation 1936 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1937 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113"   --->   Operation 1937 'mul' 'r_V_228' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_228, i32 16, i32 33"   --->   Operation 1938 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln167_49 = zext i6 %lshr_ln167_48" [receiver.cpp:167]   --->   Operation 1939 'zext' 'zext_ln167_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1940 [1/1] (0.00ns)   --->   "%arr_I_V_49_addr = getelementptr i18 %arr_I_V_49, i64 0, i64 %zext_ln167_49" [receiver.cpp:167]   --->   Operation 1940 'getelementptr' 'arr_I_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1941 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_112, i6 %arr_I_V_49_addr" [receiver.cpp:167]   --->   Operation 1941 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1942 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56"   --->   Operation 1942 'mul' 'r_V_230' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1943 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_230, i32 16, i32 33"   --->   Operation 1943 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1944 [1/1] (0.00ns)   --->   "%arr_Q_V_49_addr = getelementptr i18 %arr_Q_V_49, i64 0, i64 %zext_ln167_49" [receiver.cpp:168]   --->   Operation 1944 'getelementptr' 'arr_Q_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1945 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_113, i6 %arr_Q_V_49_addr" [receiver.cpp:168]   --->   Operation 1945 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1946 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115"   --->   Operation 1946 'mul' 'r_V_232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1947 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_232, i32 16, i32 33"   --->   Operation 1947 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln167_50 = zext i6 %lshr_ln167_49" [receiver.cpp:167]   --->   Operation 1948 'zext' 'zext_ln167_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1949 [1/1] (0.00ns)   --->   "%arr_I_V_50_addr = getelementptr i18 %arr_I_V_50, i64 0, i64 %zext_ln167_50" [receiver.cpp:167]   --->   Operation 1949 'getelementptr' 'arr_I_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1950 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_114, i6 %arr_I_V_50_addr" [receiver.cpp:167]   --->   Operation 1950 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1951 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57"   --->   Operation 1951 'mul' 'r_V_234' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_234, i32 16, i32 33"   --->   Operation 1952 'partselect' 'trunc_ln818_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1953 [1/1] (0.00ns)   --->   "%arr_Q_V_50_addr = getelementptr i18 %arr_Q_V_50, i64 0, i64 %zext_ln167_50" [receiver.cpp:168]   --->   Operation 1953 'getelementptr' 'arr_Q_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1954 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_115, i6 %arr_Q_V_50_addr" [receiver.cpp:168]   --->   Operation 1954 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1955 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117"   --->   Operation 1955 'mul' 'r_V_236' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_236, i32 16, i32 33"   --->   Operation 1956 'partselect' 'trunc_ln818_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln167_51 = zext i6 %lshr_ln167_50" [receiver.cpp:167]   --->   Operation 1957 'zext' 'zext_ln167_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1958 [1/1] (0.00ns)   --->   "%arr_I_V_51_addr = getelementptr i18 %arr_I_V_51, i64 0, i64 %zext_ln167_51" [receiver.cpp:167]   --->   Operation 1958 'getelementptr' 'arr_I_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1959 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_116, i6 %arr_I_V_51_addr" [receiver.cpp:167]   --->   Operation 1959 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1960 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58"   --->   Operation 1960 'mul' 'r_V_238' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1961 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_238, i32 16, i32 33"   --->   Operation 1961 'partselect' 'trunc_ln818_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1962 [1/1] (0.00ns)   --->   "%arr_Q_V_51_addr = getelementptr i18 %arr_Q_V_51, i64 0, i64 %zext_ln167_51" [receiver.cpp:168]   --->   Operation 1962 'getelementptr' 'arr_Q_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1963 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_117, i6 %arr_Q_V_51_addr" [receiver.cpp:168]   --->   Operation 1963 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1964 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119"   --->   Operation 1964 'mul' 'r_V_240' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1965 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_240, i32 16, i32 33"   --->   Operation 1965 'partselect' 'trunc_ln818_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln167_52 = zext i6 %lshr_ln167_51" [receiver.cpp:167]   --->   Operation 1966 'zext' 'zext_ln167_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1967 [1/1] (0.00ns)   --->   "%arr_I_V_52_addr = getelementptr i18 %arr_I_V_52, i64 0, i64 %zext_ln167_52" [receiver.cpp:167]   --->   Operation 1967 'getelementptr' 'arr_I_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1968 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_118, i6 %arr_I_V_52_addr" [receiver.cpp:167]   --->   Operation 1968 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1969 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59"   --->   Operation 1969 'mul' 'r_V_242' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_242, i32 16, i32 33"   --->   Operation 1970 'partselect' 'trunc_ln818_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1971 [1/1] (0.00ns)   --->   "%arr_Q_V_52_addr = getelementptr i18 %arr_Q_V_52, i64 0, i64 %zext_ln167_52" [receiver.cpp:168]   --->   Operation 1971 'getelementptr' 'arr_Q_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1972 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_119, i6 %arr_Q_V_52_addr" [receiver.cpp:168]   --->   Operation 1972 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1973 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121"   --->   Operation 1973 'mul' 'r_V_244' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_244, i32 16, i32 33"   --->   Operation 1974 'partselect' 'trunc_ln818_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln167_53 = zext i6 %lshr_ln167_52" [receiver.cpp:167]   --->   Operation 1975 'zext' 'zext_ln167_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1976 [1/1] (0.00ns)   --->   "%arr_I_V_53_addr = getelementptr i18 %arr_I_V_53, i64 0, i64 %zext_ln167_53" [receiver.cpp:167]   --->   Operation 1976 'getelementptr' 'arr_I_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1977 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_120, i6 %arr_I_V_53_addr" [receiver.cpp:167]   --->   Operation 1977 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1978 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60"   --->   Operation 1978 'mul' 'r_V_246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1979 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_246, i32 16, i32 33"   --->   Operation 1979 'partselect' 'trunc_ln818_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1980 [1/1] (0.00ns)   --->   "%arr_Q_V_53_addr = getelementptr i18 %arr_Q_V_53, i64 0, i64 %zext_ln167_53" [receiver.cpp:168]   --->   Operation 1980 'getelementptr' 'arr_Q_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1981 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_121, i6 %arr_Q_V_53_addr" [receiver.cpp:168]   --->   Operation 1981 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1982 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123"   --->   Operation 1982 'mul' 'r_V_248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_248, i32 16, i32 33"   --->   Operation 1983 'partselect' 'trunc_ln818_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln167_54 = zext i6 %lshr_ln167_53" [receiver.cpp:167]   --->   Operation 1984 'zext' 'zext_ln167_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1985 [1/1] (0.00ns)   --->   "%arr_I_V_54_addr = getelementptr i18 %arr_I_V_54, i64 0, i64 %zext_ln167_54" [receiver.cpp:167]   --->   Operation 1985 'getelementptr' 'arr_I_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1986 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_122, i6 %arr_I_V_54_addr" [receiver.cpp:167]   --->   Operation 1986 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1987 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61"   --->   Operation 1987 'mul' 'r_V_250' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_250, i32 16, i32 33"   --->   Operation 1988 'partselect' 'trunc_ln818_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1989 [1/1] (0.00ns)   --->   "%arr_Q_V_54_addr = getelementptr i18 %arr_Q_V_54, i64 0, i64 %zext_ln167_54" [receiver.cpp:168]   --->   Operation 1989 'getelementptr' 'arr_Q_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1990 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_123, i6 %arr_Q_V_54_addr" [receiver.cpp:168]   --->   Operation 1990 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1991 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125"   --->   Operation 1991 'mul' 'r_V_252' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1992 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_252, i32 16, i32 33"   --->   Operation 1992 'partselect' 'trunc_ln818_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln167_55 = zext i6 %lshr_ln167_54" [receiver.cpp:167]   --->   Operation 1993 'zext' 'zext_ln167_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1994 [1/1] (0.00ns)   --->   "%arr_I_V_55_addr = getelementptr i18 %arr_I_V_55, i64 0, i64 %zext_ln167_55" [receiver.cpp:167]   --->   Operation 1994 'getelementptr' 'arr_I_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1995 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_124, i6 %arr_I_V_55_addr" [receiver.cpp:167]   --->   Operation 1995 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 1996 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62"   --->   Operation 1996 'mul' 'r_V_254' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_254, i32 16, i32 33"   --->   Operation 1997 'partselect' 'trunc_ln818_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1998 [1/1] (0.00ns)   --->   "%arr_Q_V_55_addr = getelementptr i18 %arr_Q_V_55, i64 0, i64 %zext_ln167_55" [receiver.cpp:168]   --->   Operation 1998 'getelementptr' 'arr_Q_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1999 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_125, i6 %arr_Q_V_55_addr" [receiver.cpp:168]   --->   Operation 1999 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2000 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127"   --->   Operation 2000 'mul' 'r_V_256' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_256, i32 16, i32 33"   --->   Operation 2001 'partselect' 'trunc_ln818_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln167_56 = zext i6 %lshr_ln167_55" [receiver.cpp:167]   --->   Operation 2002 'zext' 'zext_ln167_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2003 [1/1] (0.00ns)   --->   "%arr_I_V_56_addr = getelementptr i18 %arr_I_V_56, i64 0, i64 %zext_ln167_56" [receiver.cpp:167]   --->   Operation 2003 'getelementptr' 'arr_I_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2004 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_126, i6 %arr_I_V_56_addr" [receiver.cpp:167]   --->   Operation 2004 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2005 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63"   --->   Operation 2005 'mul' 'r_V_258' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_258, i32 16, i32 33"   --->   Operation 2006 'partselect' 'trunc_ln818_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2007 [1/1] (0.00ns)   --->   "%arr_Q_V_56_addr = getelementptr i18 %arr_Q_V_56, i64 0, i64 %zext_ln167_56" [receiver.cpp:168]   --->   Operation 2007 'getelementptr' 'arr_Q_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2008 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_127, i6 %arr_Q_V_56_addr" [receiver.cpp:168]   --->   Operation 2008 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2009 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129"   --->   Operation 2009 'mul' 'r_V_260' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_260, i32 16, i32 33"   --->   Operation 2010 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln167_57 = zext i6 %lshr_ln167_56" [receiver.cpp:167]   --->   Operation 2011 'zext' 'zext_ln167_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2012 [1/1] (0.00ns)   --->   "%arr_I_V_57_addr = getelementptr i18 %arr_I_V_57, i64 0, i64 %zext_ln167_57" [receiver.cpp:167]   --->   Operation 2012 'getelementptr' 'arr_I_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2013 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_128, i6 %arr_I_V_57_addr" [receiver.cpp:167]   --->   Operation 2013 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2014 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64"   --->   Operation 2014 'mul' 'r_V_262' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2015 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_262, i32 16, i32 33"   --->   Operation 2015 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2016 [1/1] (0.00ns)   --->   "%arr_Q_V_57_addr = getelementptr i18 %arr_Q_V_57, i64 0, i64 %zext_ln167_57" [receiver.cpp:168]   --->   Operation 2016 'getelementptr' 'arr_Q_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2017 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_129, i6 %arr_Q_V_57_addr" [receiver.cpp:168]   --->   Operation 2017 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2018 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131"   --->   Operation 2018 'mul' 'r_V_264' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_264, i32 16, i32 33"   --->   Operation 2019 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln167_58 = zext i6 %lshr_ln167_57" [receiver.cpp:167]   --->   Operation 2020 'zext' 'zext_ln167_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2021 [1/1] (0.00ns)   --->   "%arr_I_V_58_addr = getelementptr i18 %arr_I_V_58, i64 0, i64 %zext_ln167_58" [receiver.cpp:167]   --->   Operation 2021 'getelementptr' 'arr_I_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2022 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_130, i6 %arr_I_V_58_addr" [receiver.cpp:167]   --->   Operation 2022 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2023 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65"   --->   Operation 2023 'mul' 'r_V_266' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_266, i32 16, i32 33"   --->   Operation 2024 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2025 [1/1] (0.00ns)   --->   "%arr_Q_V_58_addr = getelementptr i18 %arr_Q_V_58, i64 0, i64 %zext_ln167_58" [receiver.cpp:168]   --->   Operation 2025 'getelementptr' 'arr_Q_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2026 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_131, i6 %arr_Q_V_58_addr" [receiver.cpp:168]   --->   Operation 2026 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2027 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133"   --->   Operation 2027 'mul' 'r_V_268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln818_132 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_268, i32 16, i32 33"   --->   Operation 2028 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln167_59 = zext i6 %lshr_ln167_58" [receiver.cpp:167]   --->   Operation 2029 'zext' 'zext_ln167_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2030 [1/1] (0.00ns)   --->   "%arr_I_V_59_addr = getelementptr i18 %arr_I_V_59, i64 0, i64 %zext_ln167_59" [receiver.cpp:167]   --->   Operation 2030 'getelementptr' 'arr_I_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2031 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_132, i6 %arr_I_V_59_addr" [receiver.cpp:167]   --->   Operation 2031 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2032 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66"   --->   Operation 2032 'mul' 'r_V_270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2033 [1/1] (0.00ns)   --->   "%trunc_ln818_133 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_270, i32 16, i32 33"   --->   Operation 2033 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2034 [1/1] (0.00ns)   --->   "%arr_Q_V_59_addr = getelementptr i18 %arr_Q_V_59, i64 0, i64 %zext_ln167_59" [receiver.cpp:168]   --->   Operation 2034 'getelementptr' 'arr_Q_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2035 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_133, i6 %arr_Q_V_59_addr" [receiver.cpp:168]   --->   Operation 2035 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2036 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135"   --->   Operation 2036 'mul' 'r_V_272' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln818_134 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_272, i32 16, i32 33"   --->   Operation 2037 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln167_60 = zext i6 %lshr_ln167_59" [receiver.cpp:167]   --->   Operation 2038 'zext' 'zext_ln167_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2039 [1/1] (0.00ns)   --->   "%arr_I_V_60_addr = getelementptr i18 %arr_I_V_60, i64 0, i64 %zext_ln167_60" [receiver.cpp:167]   --->   Operation 2039 'getelementptr' 'arr_I_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2040 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_134, i6 %arr_I_V_60_addr" [receiver.cpp:167]   --->   Operation 2040 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2041 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67"   --->   Operation 2041 'mul' 'r_V_274' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln818_135 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_274, i32 16, i32 33"   --->   Operation 2042 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2043 [1/1] (0.00ns)   --->   "%arr_Q_V_60_addr = getelementptr i18 %arr_Q_V_60, i64 0, i64 %zext_ln167_60" [receiver.cpp:168]   --->   Operation 2043 'getelementptr' 'arr_Q_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2044 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_135, i6 %arr_Q_V_60_addr" [receiver.cpp:168]   --->   Operation 2044 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2045 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137"   --->   Operation 2045 'mul' 'r_V_276' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2046 [1/1] (0.00ns)   --->   "%trunc_ln818_136 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_276, i32 16, i32 33"   --->   Operation 2046 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln167_61 = zext i6 %lshr_ln167_60" [receiver.cpp:167]   --->   Operation 2047 'zext' 'zext_ln167_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2048 [1/1] (0.00ns)   --->   "%arr_I_V_61_addr = getelementptr i18 %arr_I_V_61, i64 0, i64 %zext_ln167_61" [receiver.cpp:167]   --->   Operation 2048 'getelementptr' 'arr_I_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2049 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_136, i6 %arr_I_V_61_addr" [receiver.cpp:167]   --->   Operation 2049 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2050 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68"   --->   Operation 2050 'mul' 'r_V_278' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln818_137 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_278, i32 16, i32 33"   --->   Operation 2051 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2052 [1/1] (0.00ns)   --->   "%arr_Q_V_61_addr = getelementptr i18 %arr_Q_V_61, i64 0, i64 %zext_ln167_61" [receiver.cpp:168]   --->   Operation 2052 'getelementptr' 'arr_Q_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2053 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_137, i6 %arr_Q_V_61_addr" [receiver.cpp:168]   --->   Operation 2053 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2054 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139"   --->   Operation 2054 'mul' 'r_V_280' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2055 [1/1] (0.00ns)   --->   "%trunc_ln818_138 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_280, i32 16, i32 33"   --->   Operation 2055 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln167_62 = zext i6 %lshr_ln167_61" [receiver.cpp:167]   --->   Operation 2056 'zext' 'zext_ln167_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2057 [1/1] (0.00ns)   --->   "%arr_I_V_62_addr = getelementptr i18 %arr_I_V_62, i64 0, i64 %zext_ln167_62" [receiver.cpp:167]   --->   Operation 2057 'getelementptr' 'arr_I_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2058 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_138, i6 %arr_I_V_62_addr" [receiver.cpp:167]   --->   Operation 2058 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2059 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69"   --->   Operation 2059 'mul' 'r_V_282' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln818_139 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_282, i32 16, i32 33"   --->   Operation 2060 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2061 [1/1] (0.00ns)   --->   "%arr_Q_V_62_addr = getelementptr i18 %arr_Q_V_62, i64 0, i64 %zext_ln167_62" [receiver.cpp:168]   --->   Operation 2061 'getelementptr' 'arr_Q_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2062 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_139, i6 %arr_Q_V_62_addr" [receiver.cpp:168]   --->   Operation 2062 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2063 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141"   --->   Operation 2063 'mul' 'r_V_284' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln818_140 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_284, i32 16, i32 33"   --->   Operation 2064 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln167_63 = zext i6 %lshr_ln167_62" [receiver.cpp:167]   --->   Operation 2065 'zext' 'zext_ln167_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2066 [1/1] (0.00ns)   --->   "%arr_I_V_63_addr = getelementptr i18 %arr_I_V_63, i64 0, i64 %zext_ln167_63" [receiver.cpp:167]   --->   Operation 2066 'getelementptr' 'arr_I_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2067 [1/1] (2.32ns)   --->   "%store_ln167 = store i18 %trunc_ln818_140, i6 %arr_I_V_63_addr" [receiver.cpp:167]   --->   Operation 2067 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2068 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70"   --->   Operation 2068 'mul' 'r_V_286' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2069 [1/1] (0.00ns)   --->   "%trunc_ln818_141 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_286, i32 16, i32 33"   --->   Operation 2069 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2070 [1/1] (0.00ns)   --->   "%arr_Q_V_63_addr = getelementptr i18 %arr_Q_V_63, i64 0, i64 %zext_ln167_63" [receiver.cpp:168]   --->   Operation 2070 'getelementptr' 'arr_Q_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2071 [1/1] (2.32ns)   --->   "%store_ln168 = store i18 %trunc_ln818_141, i6 %arr_Q_V_63_addr" [receiver.cpp:168]   --->   Operation 2071 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_5 : Operation 2072 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.body384" [receiver.cpp:165]   --->   Operation 2072 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	'alloca' operation ('i') [194]  (0 ns)
	'load' operation ('i', receiver.cpp:167) on local variable 'i' [198]  (0 ns)
	'add' operation ('add_ln1271') [917]  (1.87 ns)
	'getelementptr' operation ('matched_I_12_addr_2') [919]  (0 ns)
	'load' operation ('r.V') on array 'matched_I_12' [920]  (3.25 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'matched_I_12' [210]  (3.25 ns)
	'mul' operation of DSP[215] ('r.V') [215]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[215] ('r.V') [215]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[215] ('r.V') [215]  (2.15 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'mul' operation of DSP[215] ('r.V') [215]  (0 ns)
	'store' operation ('store_ln167', receiver.cpp:167) of variable 'trunc_ln818_15' on array 'arr_I_V' [220]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
