# Sun May 25 18:05:25 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 08:49:59, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 200MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)

@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)

@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\oscillator_counter.v":65:4:65:9|Found counter in view:work.OSCILLATOR_COUNTER(verilog) instance count_data[15:0] 
Encoding state machine eeprom_cycle_state[0:11] (in view: work.serial_eeprom_if(rtl))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine state[22:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   00000 -> 00000000000000000000001
   00001 -> 00000000000000000000010
   00010 -> 00000000000000000000100
   00110 -> 00000000000000000001000
   00111 -> 00000000000000000010000
   01000 -> 00000000000000000100000
   01001 -> 00000000000000001000000
   01010 -> 00000000000000010000000
   01011 -> 00000000000000100000000
   01100 -> 00000000000001000000000
   01101 -> 00000000000010000000000
   01110 -> 00000000000100000000000
   01111 -> 00000000001000000000000
   10000 -> 00000000010000000000000
   10001 -> 00000000100000000000000
   10010 -> 00000001000000000000000
   10011 -> 00000010000000000000000
   10100 -> 00000100000000000000000
   10101 -> 00001000000000000000000
   10110 -> 00010000000000000000000
   10111 -> 00100000000000000000000
   11000 -> 01000000000000000000000
   11001 -> 10000000000000000000000
Encoding state machine status[5:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0100 -> 001000
   0101 -> 010000
   0110 -> 100000
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Found counter in view:work.ADC_ADS8864_IF(verilog) instance data_count[10:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":130:1:130:6|Found counter in view:work.ADC_ADS8864_IF(verilog) instance conv_count[5:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM data_in_ram.ram[15:0] (in view: work.ADC_ADS8864_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[9] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[6] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[2] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[4] because it is equivalent to instance adc_0.sp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[12] because it is equivalent to instance adc_0.sp[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|Found counter in view:work.DAC_DACx0504_IF(verilog) instance bit_count[4:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance opb_fifo_inst.mem[23:0]
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM data_in_ram.ram[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\gpio.v":347:4:347:9|Found counter in view:work.GPIO(verilog) instance LFT_SHUNT_EN_CNT[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\gpio.v":334:4:334:9|Found counter in view:work.GPIO(verilog) instance GNT_SHUNT_EN_CNT[31:0] 
Encoding state machine state[1:0] (in view: work.MSSB_IF(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":92:4:92:9|There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":196:4:196:9|Found counter in view:work.MSSB_IF(verilog) instance mssb_error_bytes[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":172:4:172:9|Found counter in view:work.MSSB_IF(verilog) instance mssb_recv_bytes[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":144:4:144:9|Found counter in view:work.MSSB_IF(verilog) instance actual_trans_bytes[19:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":184:4:184:9|Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_OUT_EXPECTED[7:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":119:4:119:9|Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_IN[7:0] 
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_7(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_7(verilog))
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_0(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":33:8:33:9|Found up-down counter in view:work.SIMPLE_PH_PWM_0(behavioral) instance counter1[15:0]  
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_1_0(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_6(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_6(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_1(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_1(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_5(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_5(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_2(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_2(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_2(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_4(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_4(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_3(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_3(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_3(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_3(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_3(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_4(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_4(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_4(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_2(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_2(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_5(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_5(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_1(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_1(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_6(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_6(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_6(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_0(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_0(verilog))
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_7(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":33:8:33:9|Found up-down counter in view:work.SIMPLE_PH_PWM_7(behavioral) instance counter1[15:0]  
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_1_7(rtl) instance debounce_cntr[27:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0]
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0]
Encoding state machine state[2:0] (in view: work.opb_emu_target(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":176:4:176:9|Found counter in view:work.msg_read(verilog) instance timeout_cnt[7:0] 
Encoding state machine state[6:0] (in view: work.msg_write(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000011 -> 0001000
   00000100 -> 0010000
   00000101 -> 0100000
   00000110 -> 1000000
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_write.v":235:4:235:9|Found counter in view:work.msg_write(verilog) instance timeout_cnt[7:0] 
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 324MB peak: 329MB)

@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing instance adder_decode_0.ILIM_DAC_RE_d1 because it is equivalent to instance dac_0.opb_dummy_re. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[3] because it is equivalent to instance clk_gen_0.pulse500us_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[5] because it is equivalent to instance clk_gen_0.pulse500us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[7] because it is equivalent to instance clk_gen_0.pulse500us_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[2] because it is equivalent to instance clk_gen_0.pulse500us_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[5] because it is equivalent to instance clk_gen_0.pulse50us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[6] because it is equivalent to instance clk_gen_0.pulse100us_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse500us_div[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse100us_div[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse50us_div[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse50us_div[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse5us_div[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.clk16khz_div[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 348MB peak: 348MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[3] (in view: work.top(verilog)) on net CLK_GEN_IN[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[5] (in view: work.top(verilog)) on net CLK_GEN_IN[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[6] (in view: work.top(verilog)) on net CLK_GEN_IN[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[7] (in view: work.top(verilog)) on net CLK_GEN_IN[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[8] (in view: work.top(verilog)) on net CLK_GEN_IN[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[16] (in view: work.top(verilog)) on net CLK_GEN_IN[16] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[17] (in view: work.top(verilog)) on net CLK_GEN_IN[17] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[18] (in view: work.top(verilog)) on net CLK_GEN_IN[18] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[19] (in view: work.top(verilog)) on net CLK_GEN_IN[19] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":518:11:518:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[20] (in view: work.top(verilog)) on net CLK_GEN_IN[20] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse5us_div[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing sequential instance clk_gen_0.pulse5us_div[4] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_brk1_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_brk2_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_brk3_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_brk1_ret_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_brk2_ret_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_brk3_ret_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance lift_mot_if_0.pwm_config[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SHUNT_EN_CNT_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GPIO_FREE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.DEBUG_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.ADCSELMUX_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.EXT_BRAKE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.CCHL_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SERVICE_PENDANT_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.MAINS_LEVEL_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.STAND_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.LIFT_96V_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SPD_EMOPS_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.LIFT_MOTOR_SENSOR_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SPD_DMD_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GANTRY_BRAKE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GANTRY_EMOPS_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GANTRY_96V_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.PWR_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing sequential instance gantry_mot_if_0.pwm_config[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_mot_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk1_ret_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk2_ret_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register gantry_brk3_ret_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Boundary register lift_mot_if_0.pwm_config[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 324MB peak: 350MB)

@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance lift_mot_if_0.pwm_config[19] because it is equivalent to instance lift_mot_if_0.pwm_config[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance lift_mot_if_0.pwm_config[18] because it is equivalent to instance lift_mot_if_0.pwm_config[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance lift_mot_if_0.pwm_config[17] because it is equivalent to instance lift_mot_if_0.pwm_config[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance lift_mot_if_0.pwm_config[16] because it is equivalent to instance lift_mot_if_0.pwm_config[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance lift_mot_if_0.pwm_config[15] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_ret_if_0.pwm_config[19] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_ret_if_0.pwm_config[18] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_ret_if_0.pwm_config[17] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_ret_if_0.pwm_config[16] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_ret_if_0.pwm_config[15] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_ret_if_0.pwm_config[13] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_ret_if_0.pwm_config[19] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_ret_if_0.pwm_config[18] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_ret_if_0.pwm_config[17] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_ret_if_0.pwm_config[16] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_ret_if_0.pwm_config[15] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_ret_if_0.pwm_config[13] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk1_ret_if_0.pwm_config[19] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk1_ret_if_0.pwm_config[18] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk1_ret_if_0.pwm_config[17] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk1_ret_if_0.pwm_config[16] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk1_ret_if_0.pwm_config[15] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk1_ret_if_0.pwm_config[13] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_if_0.pwm_config[19] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_if_0.pwm_config[18] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_if_0.pwm_config[17] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_if_0.pwm_config[16] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_if_0.pwm_config[15] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk3_if_0.pwm_config[13] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_if_0.pwm_config[19] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_if_0.pwm_config[18] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":104:4:104:9|Removing instance gantry_brk2_if_0.pwm_config[17] because it is equivalent to instance lift_mot_if_0.pwm_config[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 328MB peak: 350MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 348MB peak: 350MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 349MB peak: 350MB)


Finished preparing to map (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 349MB peak: 350MB)


Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 408MB peak: 408MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:24s		    -1.28ns		6745 /      4615
   2		0h:00m:24s		    -1.28ns		6638 /      4615
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[20] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[21] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[0] (in view: work.top(verilog)) with 50 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   3		0h:00m:25s		    -1.26ns		6645 /      4619
   4		0h:00m:25s		    -0.39ns		6649 /      4619
   5		0h:00m:25s		    -0.22ns		6651 /      4619
   6		0h:00m:25s		     0.05ns		6657 /      4619
   7		0h:00m:25s		     0.19ns		6658 /      4619
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[5] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":260:4:260:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_WE (in view: work.top(verilog)) with 50 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[16] (in view: work.top(verilog)) with 44 loads 2 times to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[19] (in view: work.top(verilog)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[1] (in view: work.top(verilog)) with 35 loads 2 times to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[2] (in view: work.top(verilog)) with 106 loads 3 times to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 11 LUTs via timing driven replication

   8		0h:00m:26s		     0.28ns		6667 /      4630
   9		0h:00m:26s		     0.28ns		6668 /      4630
  10		0h:00m:26s		     0.31ns		6668 /      4630

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 362MB peak: 409MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 365MB peak: 409MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 366MB peak: 409MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 366MB peak: 409MB)


Start Writing Netlists (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 273MB peak: 409MB)

Writing Analyst data base C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 338MB peak: 409MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 330MB peak: 409MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 330MB peak: 409MB)


Start final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 330MB peak: 409MB)

@W: MT420 |Found inferred clock top|FPGA_100M_CLK with period 10.00ns. Please declare a user-defined clock on port FPGA_100M_CLK.
@W: MT420 |Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net lift_mot_if_0.clk_16khz_div.N_17_8.
@W: MT420 |Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_ret_if_0.clk_16khz_div.N_17_7.
@W: MT420 |Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_ret_if_0.clk_16khz_div.N_17_6.
@W: MT420 |Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_ret_if_0.clk_16khz_div.N_17_5.
@W: MT420 |Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_if_0.clk_16khz_div.N_17_4.
@W: MT420 |Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_if_0.clk_16khz_div.N_17_3.
@W: MT420 |Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_if_0.clk_16khz_div.N_17_2.
@W: MT420 |Found inferred clock CLOCK_DIV_10|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_mot_if_0.clk_16khz_div.N_17_1.
@W: MT420 |Found inferred clock CLOCK_DIV_9|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net dac_0.sclk.N_17.
@W: MT420 |Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net adc_0.ram_wr_clk.
@W: MT420 |Found inferred clock top|DBUG_HEADER10 with period 10.00ns. Please declare a user-defined clock on port DBUG_HEADER10.


##### START OF TIMING REPORT #####[
# Timing report written on Sun May 25 18:05:59 2025
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\repo2\gpb\dmd\P1060973_FPGA\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.653

                                             Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                               Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------------------------
ADC_ADS8864_IF|ram_wr_clk_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
CLOCK_DIV_9|N_17_inferred_clock              100.0 MHz     220.4 MHz     10.000        4.538         2.731     inferred     (multiple)
CLOCK_DIV_10|N_17_inferred_clock             100.0 MHz     252.6 MHz     10.000        3.959         6.041     inferred     (multiple)
CLOCK_DIV_11_0|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_1|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_2|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_3|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_4|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_5|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_6|N_17_inferred_clock           100.0 MHz     252.6 MHz     10.000        3.959         6.041     inferred     (multiple)
top|DBUG_HEADER10                            100.0 MHz     405.1 MHz     10.000        2.469         7.531     inferred     (multiple)
top|FPGA_100M_CLK                            100.0 MHz     115.0 MHz     10.000        8.695         0.653     inferred     (multiple)
======================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|FPGA_100M_CLK                   top|FPGA_100M_CLK                         |  10.000      1.506  |  10.000      8.510  |  5.000       0.653  |  5.000       1.286
top|FPGA_100M_CLK                   CLOCK_DIV_11_6|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_5|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_4|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_3|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_2|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_1|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_0|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_10|N_17_inferred_clock          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_9|N_17_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   ADC_ADS8864_IF|ram_wr_clk_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   top|DBUG_HEADER10                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_6|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_6|N_17_inferred_clock  CLOCK_DIV_11_6|N_17_inferred_clock        |  10.000      6.041  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_5|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_5|N_17_inferred_clock  CLOCK_DIV_11_5|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_4|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_4|N_17_inferred_clock  CLOCK_DIV_11_4|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_3|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_3|N_17_inferred_clock  CLOCK_DIV_11_3|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_2|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_2|N_17_inferred_clock  CLOCK_DIV_11_2|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_1|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_1|N_17_inferred_clock  CLOCK_DIV_11_1|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_0|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_0|N_17_inferred_clock  CLOCK_DIV_11_0|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_10|N_17_inferred_clock    top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_10|N_17_inferred_clock    CLOCK_DIV_10|N_17_inferred_clock          |  10.000      6.041  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_9|N_17_inferred_clock     top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_9|N_17_inferred_clock     CLOCK_DIV_9|N_17_inferred_clock           |  10.000      5.838  |  10.000      8.986  |  5.000       2.731  |  5.000       3.139
top|DBUG_HEADER10                   top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|DBUG_HEADER10                   top|DBUG_HEADER10                         |  10.000      7.531  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCK_DIV_9|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                             Arrival          
Instance              Reference                           Type     Pin     Net             Time        Slack
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
dac_0.state[1]        CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       state[1]        0.257       2.731
dac_0.state[0]        CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       state[0]        0.237       2.771
dac_0.data_in[23]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[23]     0.237       3.139
dac_0.data_in[16]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[16]     0.237       3.830
dac_0.data_in[17]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[17]     0.237       3.830
dac_0.data_in[18]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[18]     0.237       3.830
dac_0.data_in[19]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[19]     0.237       3.830
dac_0.data_in[0]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[0]      0.237       3.952
dac_0.data_in[1]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[1]      0.237       3.952
dac_0.data_in[2]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[2]      0.237       3.952
============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                         Required          
Instance             Reference                           Type     Pin     Net         Time         Slack
                     Clock                                                                              
--------------------------------------------------------------------------------------------------------
dac_0.data_in[0]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[1]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[2]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[3]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[4]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[5]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[6]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[7]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[8]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
dac_0.data_in[9]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.731
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.063
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.937

    - Propagation time:                      2.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.731

    Number of logic level(s):                1
    Starting point:                          dac_0.state[1] / Q
    Ending point:                            dac_0.data_in[0] / SLn
    The start point is clocked by            CLOCK_DIV_9|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_9|N_17_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
dac_0.state[1]              SLE      Q        Out     0.257     0.257 r     -         
state[1]                    Net      -        -       1.007     -           34        
dac_0.state_RNITBAE3[0]     CFG2     A        In      -         1.264 r     -         
dac_0.state_RNITBAE3[0]     CFG2     Y        Out     0.060     1.324 r     -         
N_105_i                     Net      -        -       0.882     -           24        
dac_0.data_in[0]            SLE      SLn      In      -         2.206 r     -         
======================================================================================
Total path delay (propagation time + setup) of 2.269 is 0.380(16.8%) logic and 1.889(83.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_10|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                               Arrival          
Instance                                               Reference                            Type     Pin     Net              Time        Slack
                                                       Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[2]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[2]      0.237       6.041
gantry_mot_if_0.sync_cntr[0]                           CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       sync_cntr[0]     0.257       6.090
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[2]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter2[2]      0.237       6.091
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[2]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter1[2]      0.237       6.098
gantry_mot_if_0.sync_cntr[1]                           CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       sync_cntr[1]     0.257       6.147
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[3]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[3]      0.237       6.160
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[3]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter2[3]      0.237       6.211
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[4]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[4]      0.257       6.215
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[3]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter1[3]      0.237       6.218
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[8]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter1[8]      0.257       6.242
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                          Required          
Instance                                                Reference                            Type     Pin     Net                         Time         Slack
                                                        Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_s_15_S         10.000       6.041
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[14]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_14_0_S     10.000       6.050
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[13]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_13_0_S     10.000       6.059
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[12]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_12_0_S     10.000       6.069
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[11]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_11_0_S     10.000       6.078
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[10]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_10_0_S     10.000       6.088
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[8]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[8]            10.000       6.090
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter2_s_15_S         10.000       6.091
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[9]      CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_9_0_S      10.000       6.097
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[15]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       counter1_s[15]              10.000       6.098
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.959
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.041

    Number of logic level(s):                20
    Starting point:                          gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[2] / Q
    Ending point:                            gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15] / D
    The start point is clocked by            CLOCK_DIV_10|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_10|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[2]                   SLE      Q        Out     0.237     0.237 f     -         
counter3[2]                                                          Net      -        -       0.645     -           3         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto8_1             CFG4     D        In      -         0.882 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto8_1             CFG4     Y        Out     0.274     1.156 r     -         
un21_enablelto8_1                                                    Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto8               CFG4     B        In      -         1.295 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto8               CFG4     Y        Out     0.098     1.393 r     -         
un21_enablelt9                                                       Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto11              CFG4     B        In      -         1.532 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto11              CFG4     Y        Out     0.098     1.630 r     -         
un21_enablelt12                                                      Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto14              CFG4     B        In      -         1.769 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto14              CFG4     Y        Out     0.098     1.867 r     -         
un21_enablelt15                                                      Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto14_RNICV64G     CFG4     B        In      -         2.006 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un21_enablelto14_RNICV64G     CFG4     Y        Out     0.103     2.110 f     -         
un1_direction3_0_sqmuxa_i                                            Net      -        -       0.847     -           16        
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_1_0          ARI1     B        In      -         2.957 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_1_0          ARI1     FCO      Out     0.387     3.344 f     -         
un1_counter3_cry_1                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_2_0          ARI1     FCI      In      -         3.344 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_2_0          ARI1     FCO      Out     0.009     3.353 f     -         
un1_counter3_cry_2                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_3_0          ARI1     FCI      In      -         3.353 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_3_0          ARI1     FCO      Out     0.009     3.363 f     -         
un1_counter3_cry_3                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_4_0          ARI1     FCI      In      -         3.363 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_4_0          ARI1     FCO      Out     0.009     3.372 f     -         
un1_counter3_cry_4                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_5_0          ARI1     FCI      In      -         3.372 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_5_0          ARI1     FCO      Out     0.009     3.382 f     -         
un1_counter3_cry_5                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_6_0          ARI1     FCI      In      -         3.382 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_6_0          ARI1     FCO      Out     0.009     3.391 f     -         
un1_counter3_cry_6                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_7_0          ARI1     FCI      In      -         3.391 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_7_0          ARI1     FCO      Out     0.009     3.400 f     -         
un1_counter3_cry_7                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_8_0          ARI1     FCI      In      -         3.400 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_8_0          ARI1     FCO      Out     0.009     3.410 f     -         
un1_counter3_cry_8                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_9_0          ARI1     FCI      In      -         3.410 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_9_0          ARI1     FCO      Out     0.009     3.419 f     -         
un1_counter3_cry_9                                                   Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_10_0         ARI1     FCI      In      -         3.419 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_10_0         ARI1     FCO      Out     0.009     3.429 f     -         
un1_counter3_cry_10                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_11_0         ARI1     FCI      In      -         3.429 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_11_0         ARI1     FCO      Out     0.009     3.438 f     -         
un1_counter3_cry_11                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_12_0         ARI1     FCI      In      -         3.438 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_12_0         ARI1     FCO      Out     0.009     3.447 f     -         
un1_counter3_cry_12                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_13_0         ARI1     FCI      In      -         3.447 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_13_0         ARI1     FCO      Out     0.009     3.457 f     -         
un1_counter3_cry_13                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_14_0         ARI1     FCI      In      -         3.457 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_cry_14_0         ARI1     FCO      Out     0.009     3.466 f     -         
un1_counter3_cry_14                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_s_15             ARI1     FCI      In      -         3.466 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter3_s_15             ARI1     S        Out     0.354     3.820 r     -         
un1_counter3_s_15_S                                                  Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15]                  SLE      D        In      -         3.959 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 3.959 is 1.771(44.7%) logic and 2.188(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_0|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.sync_cntr[1]                           CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk1_if_0.sync_cntr[0]                           CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk1_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[20]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[20]     0.257       6.443
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[16]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[16]     0.237       6.486
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[21]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[21]     0.257       6.537
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[24]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[24]     0.237       6.562
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[22]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[22]     0.257       6.589
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[17]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[17]     0.257       6.591
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                        Required          
Instance                                                Reference                              Type     Pin     Net                     Time         Slack
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk1_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_0|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_0|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.sync_cntr[1]                                      SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                       Net      -        -       0.665     -           4         
gantry_brk1_if_0.sync_cntr11lto1                                   CFG2     B        In      -         0.922 r     -         
gantry_brk1_if_0.sync_cntr11lto1                                   CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                        Net      -        -       0.735     -           8         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa              CFG3     B        In      -         1.761 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa              CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                      Net      -        -       0.766     -           10        
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNII1CTH     ARI1     B        In      -         2.626 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNII1CTH     ARI1     Y        Out     0.244     2.871 r     -         
PWM_counter_2_sqmuxa_RNII1CTH_Y                                    Net      -        -       0.735     -           8         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI9I8CQ1[1]          ARI1     C        In      -         3.606 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI9I8CQ1[1]          ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIAPCOI2[2]          ARI1     FCI      In      -         4.070 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIAPCOI2[2]          ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIC1H4B3[3]          ARI1     FCI      In      -         4.080 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIC1H4B3[3]          ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIFALG34[4]          ARI1     FCI      In      -         4.089 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIFALG34[4]          ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJKPSR4[5]          ARI1     FCI      In      -         4.098 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJKPSR4[5]          ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIOVT8K5[6]          ARI1     FCI      In      -         4.108 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIOVT8K5[6]          ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUB2LC6[7]          ARI1     FCI      In      -         4.117 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUB2LC6[7]          ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                ARI1     FCI      In      -         4.127 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                   Net      -        -       0.139     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                    SLE      D        In      -         4.620 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_1|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.sync_cntr[1]                           CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk2_if_0.sync_cntr[0]                           CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk2_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[20]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[20]     0.257       6.443
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[16]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[16]     0.237       6.486
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[21]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[21]     0.257       6.537
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[24]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[24]     0.237       6.562
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[22]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[22]     0.257       6.589
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[17]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[17]     0.257       6.591
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                        Required          
Instance                                                Reference                              Type     Pin     Net                     Time         Slack
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk2_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_1|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_1|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                         Net      -        -       0.665     -           4         
gantry_brk2_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk2_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                          Net      -        -       0.735     -           8         
gantry_brk2_if_0.pwm_0.i_brk_pwm.down_RNIVDHFB                       CFG3     B        In      -         1.761 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.down_RNIVDHFB                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                        Net      -        -       0.766     -           10        
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI094151     ARI1     B        In      -         2.626 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI094151     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNI094151_Y                                              Net      -        -       0.735     -           8         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVVMHC3[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVVMHC3[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI48GL15[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI48GL15[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIAH9PM6[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIAH9PM6[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIHR2TB8[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIHR2TB8[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIP6S01A[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIP6S01A[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI2JL4MB[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI2JL4MB[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIC0F8BD[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIC0F8BD[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                   Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                     Net      -        -       0.139     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_2|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.sync_cntr[1]                           CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk3_if_0.sync_cntr[0]                           CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk3_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[20]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[20]     0.257       6.443
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[16]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[16]     0.237       6.486
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[21]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[21]     0.257       6.537
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[24]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[24]     0.237       6.562
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[22]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[22]     0.257       6.589
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[17]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[17]     0.257       6.591
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                        Required          
Instance                                                Reference                              Type     Pin     Net                     Time         Slack
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk3_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_2|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_2|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                         Net      -        -       0.665     -           4         
gantry_brk3_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk3_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                          Net      -        -       0.735     -           8         
gantry_brk3_if_0.pwm_0.i_brk_pwm.down_RNI2B59I                       CFG3     B        In      -         1.761 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.down_RNI2B59I                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                        Net      -        -       0.766     -           10        
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIAVOVJ1     ARI1     B        In      -         2.626 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIAVOVJ1     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNIAVOVJ1_Y                                              Net      -        -       0.735     -           8         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRICAK4[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRICAK4[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIEI5UV6[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIEI5UV6[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI2JUHB9[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI2JUHB9[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINKN5NB[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINKN5NB[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDNGP2E[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDNGP2E[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4R9DEG[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4R9DEG[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISV21QI[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISV21QI[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                     Net      -        -       0.139     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_3|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk1_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[20]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[20]     0.257       6.443
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[16]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[16]     0.237       6.486
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[21]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[21]     0.257       6.537
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[24]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[24]     0.237       6.562
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[22]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[22]     0.257       6.589
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[17]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[17]     0.257       6.591
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                        Required          
Instance                                                    Reference                              Type     Pin     Net                     Time         Slack
                                                            Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk1_ret_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_3|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_3|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                             Net      -        -       0.665     -           4         
gantry_brk1_ret_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk1_ret_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                              Net      -        -       0.735     -           8         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down_RNIQSCIF                       CFG3     B        In      -         1.761 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down_RNIQSCIF                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                            Net      -        -       0.766     -           10        
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQFFV71     ARI1     B        In      -         2.626 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQFFV71     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNIQFFV71_Y                                                  Net      -        -       0.735     -           8         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRT5QL3[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRT5QL3[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIU2TBH5[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIU2TBH5[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI29KTC7[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI29KTC7[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI7GBF89[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI7GBF89[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDO214B[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDO214B[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIK1QIVC[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIK1QIVC[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISBH4RE[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISBH4RE[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_4|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk2_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                        Required          
Instance                                                    Reference                              Type     Pin     Net                     Time         Slack
                                                            Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk2_ret_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_4|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_4|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                             Net      -        -       0.665     -           4         
gantry_brk2_ret_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk2_ret_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                              Net      -        -       0.735     -           8         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down_RNIT57MB                       CFG3     B        In      -         1.761 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down_RNIT57MB                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                            Net      -        -       0.766     -           10        
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI4EPU81     ARI1     B        In      -         2.626 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI4EPU81     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNI4EPU81_Y                                                  Net      -        -       0.735     -           8         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN0FAH3[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN0FAH3[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI8LNFD5[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI8LNFD5[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQA0L97[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQA0L97[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNID19Q59[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNID19Q59[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI1PHV1B[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI1PHV1B[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMHQ4UC[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMHQ4UC[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICB3AQE[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICB3AQE[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_5|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk3_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                        Required          
Instance                                                    Reference                              Type     Pin     Net                     Time         Slack
                                                            Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk3_ret_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_5|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_5|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                             Net      -        -       0.665     -           4         
gantry_brk3_ret_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk3_ret_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                              Net      -        -       0.735     -           8         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down_RNI0F1Q7                       CFG3     B        In      -         1.761 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down_RNI0F1Q7                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                            Net      -        -       0.766     -           10        
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIEC3U11     ARI1     B        In      -         2.626 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIEC3U11     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNIEC3U11_Y                                                  Net      -        -       0.735     -           8         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJ3OQS2[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJ3OQS2[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNII7IJ94[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNII7IJ94[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIICCCM5[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIICCCM5[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJI6537[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJI6537[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILP0UF8[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILP0UF8[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIO1RMS9[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIO1RMS9[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISALF9B[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISALF9B[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_6|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                 Arrival          
Instance                                             Reference                              Type     Pin     Net              Time        Slack
                                                     Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[2]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[2]      0.237       6.041
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[2]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[2]      0.237       6.041
lift_mot_if_0.sync_cntr[0]                           CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       sync_cntr[0]     0.257       6.090
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[2]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter1[2]      0.237       6.098
lift_mot_if_0.sync_cntr[1]                           CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       sync_cntr[1]     0.257       6.147
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[3]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[3]      0.237       6.160
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[3]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[3]      0.237       6.160
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[5]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[5]      0.257       6.215
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[4]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[4]      0.257       6.215
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[3]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter1[3]      0.237       6.218
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                              Required          
Instance                                              Reference                              Type     Pin     Net                           Time         Slack
                                                      Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_s_15_S_0         10.000       6.041
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_s_15_S_0         10.000       6.041
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[14]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_14_0_S_0     10.000       6.050
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[14]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_14_0_S_0     10.000       6.050
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[13]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_13_0_S_0     10.000       6.059
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[13]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_13_0_S_0     10.000       6.059
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[12]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_12_0_S_0     10.000       6.069
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[12]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_12_0_S_0     10.000       6.069
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[11]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_11_0_S_0     10.000       6.078
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[11]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_11_0_S_0     10.000       6.078
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.959
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.041

    Number of logic level(s):                20
    Starting point:                          lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[2] / Q
    Ending point:                            lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15] / D
    The start point is clocked by            CLOCK_DIV_11_6|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_6|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[2]                   SLE      Q        Out     0.237     0.237 f     -         
counter2[2]                                                        Net      -        -       0.645     -           3         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto8_1             CFG4     D        In      -         0.882 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto8_1             CFG4     Y        Out     0.274     1.156 r     -         
un12_enablelto8_1                                                  Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto8               CFG4     B        In      -         1.295 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto8               CFG4     Y        Out     0.098     1.393 r     -         
un12_enablelt9                                                     Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto11              CFG4     B        In      -         1.532 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto11              CFG4     Y        Out     0.098     1.630 r     -         
un12_enablelt12                                                    Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto14              CFG4     B        In      -         1.769 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto14              CFG4     Y        Out     0.098     1.867 r     -         
un12_enablelt15                                                    Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto14_RNII6JDA     CFG4     B        In      -         2.006 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un12_enablelto14_RNII6JDA     CFG4     Y        Out     0.103     2.110 f     -         
un1_direction2_0_sqmuxa_i                                          Net      -        -       0.847     -           16        
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_1_0          ARI1     B        In      -         2.957 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_1_0          ARI1     FCO      Out     0.387     3.344 f     -         
un1_counter2_cry_1                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_2_0          ARI1     FCI      In      -         3.344 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_2_0          ARI1     FCO      Out     0.009     3.353 f     -         
un1_counter2_cry_2                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_3_0          ARI1     FCI      In      -         3.353 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_3_0          ARI1     FCO      Out     0.009     3.363 f     -         
un1_counter2_cry_3                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_4_0          ARI1     FCI      In      -         3.363 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_4_0          ARI1     FCO      Out     0.009     3.372 f     -         
un1_counter2_cry_4                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_5_0          ARI1     FCI      In      -         3.372 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_5_0          ARI1     FCO      Out     0.009     3.382 f     -         
un1_counter2_cry_5                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_6_0          ARI1     FCI      In      -         3.382 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_6_0          ARI1     FCO      Out     0.009     3.391 f     -         
un1_counter2_cry_6                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_7_0          ARI1     FCI      In      -         3.391 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_7_0          ARI1     FCO      Out     0.009     3.400 f     -         
un1_counter2_cry_7                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_8_0          ARI1     FCI      In      -         3.400 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_8_0          ARI1     FCO      Out     0.009     3.410 f     -         
un1_counter2_cry_8                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_9_0          ARI1     FCI      In      -         3.410 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_9_0          ARI1     FCO      Out     0.009     3.419 f     -         
un1_counter2_cry_9                                                 Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_10_0         ARI1     FCI      In      -         3.419 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_10_0         ARI1     FCO      Out     0.009     3.429 f     -         
un1_counter2_cry_10                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_11_0         ARI1     FCI      In      -         3.429 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_11_0         ARI1     FCO      Out     0.009     3.438 f     -         
un1_counter2_cry_11                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_12_0         ARI1     FCI      In      -         3.438 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_12_0         ARI1     FCO      Out     0.009     3.447 f     -         
un1_counter2_cry_12                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_13_0         ARI1     FCI      In      -         3.447 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_13_0         ARI1     FCO      Out     0.009     3.457 f     -         
un1_counter2_cry_13                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_14_0         ARI1     FCI      In      -         3.457 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_14_0         ARI1     FCO      Out     0.009     3.466 f     -         
un1_counter2_cry_14                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_s_15             ARI1     FCI      In      -         3.466 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_s_15             ARI1     S        Out     0.354     3.820 r     -         
un1_counter2_s_15_S_0                                              Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15]                  SLE      D        In      -         3.959 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 3.959 is 1.771(44.7%) logic and 2.188(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|DBUG_HEADER10
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                Arrival          
Instance                                     Reference             Type     Pin     Net              Time        Slack
                                             Clock                                                                    
----------------------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty         top|DBUG_HEADER10     SLE      Q       afifo_rempty     0.257       7.531
osc_counter_0.opb_fifo_inst.rbin[0]          top|DBUG_HEADER10     SLE      Q       rbin[0]          0.257       7.649
osc_counter_0.opb_fifo_inst.rbin[1]          top|DBUG_HEADER10     SLE      Q       rbin[1]          0.257       7.740
osc_counter_0.opb_fifo_inst.rbin[2]          top|DBUG_HEADER10     SLE      Q       rbin[2]          0.257       8.282
osc_counter_0.opb_fifo_inst.rq2_wgray[2]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[2]     0.257       9.066
osc_counter_0.opb_fifo_inst.rq2_wgray[0]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[0]     0.257       9.109
osc_counter_0.opb_fifo_inst.rq2_wgray[1]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[1]     0.257       9.404
osc_counter_0.opb_fifo_inst.rq1_wgray[0]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[0]     0.257       9.603
osc_counter_0.opb_fifo_inst.rq1_wgray[1]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[1]     0.257       9.603
osc_counter_0.opb_fifo_inst.rq1_wgray[2]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[2]     0.257       9.603
======================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                    Required          
Instance                                     Reference             Type     Pin     Net                  Time         Slack
                                             Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty         top|DBUG_HEADER10     SLE      D       rempty_next_NE_i     10.000       7.531
osc_counter_0.opb_fifo_inst.rgray[1]         top|DBUG_HEADER10     SLE      D       rgraynext[1]         10.000       7.934
osc_counter_0.opb_fifo_inst.rbin[2]          top|DBUG_HEADER10     SLE      D       rbin_RNIBC3R9[2]     10.000       8.140
osc_counter_0.opb_fifo_inst.rbin[1]          top|DBUG_HEADER10     SLE      D       rbin_RNI6EMO8[1]     10.000       8.738
osc_counter_0.opb_fifo_inst.rgray[0]         top|DBUG_HEADER10     SLE      D       N_337_i              10.000       8.757
osc_counter_0.opb_fifo_inst.rbin[0]          top|DBUG_HEADER10     SLE      D       N_338_i              10.000       8.835
osc_counter_0.cntr_trig                      top|DBUG_HEADER10     SLE      D       afifo_rempty_i       10.000       8.865
osc_counter_0.opb_fifo_inst.rq2_wgray[0]     top|DBUG_HEADER10     SLE      D       rq1_wgray[0]         10.000       9.603
osc_counter_0.opb_fifo_inst.rq2_wgray[1]     top|DBUG_HEADER10     SLE      D       rq1_wgray[1]         10.000       9.603
osc_counter_0.opb_fifo_inst.rq2_wgray[2]     top|DBUG_HEADER10     SLE      D       rq1_wgray[2]         10.000       9.603
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      2.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                3
    Starting point:                          osc_counter_0.opb_fifo_inst.o_rempty / Q
    Ending point:                            osc_counter_0.opb_fifo_inst.o_rempty / D
    The start point is clocked by            top|DBUG_HEADER10 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|DBUG_HEADER10 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty             SLE      Q        Out     0.257     0.257 r     -         
afifo_rempty                                     Net      -        -       0.683     -           5         
osc_counter_0.opb_fifo_inst.rbin_RNIBC3R9[2]     CFG4     D        In      -         0.941 r     -         
osc_counter_0.opb_fifo_inst.rbin_RNIBC3R9[2]     CFG4     Y        Out     0.274     1.214 r     -         
rbin_RNIBC3R9[2]                                 Net      -        -       0.645     -           3         
osc_counter_0.opb_fifo_inst.rempty_next_NE_0     CFG4     C        In      -         1.860 r     -         
osc_counter_0.opb_fifo_inst.rempty_next_NE_0     CFG4     Y        Out     0.175     2.034 r     -         
rempty_next_NE_0                                 Net      -        -       0.139     -           1         
osc_counter_0.opb_fifo_inst.o_rempty_RNO         CFG3     C        In      -         2.174 r     -         
osc_counter_0.opb_fifo_inst.o_rempty_RNO         CFG3     Y        Out     0.156     2.329 f     -         
rempty_next_NE_i                                 Net      -        -       0.139     -           1         
osc_counter_0.opb_fifo_inst.o_rempty             SLE      D        In      -         2.469 f     -         
===========================================================================================================
Total path delay (propagation time + setup) of 2.469 is 0.861(34.9%) logic and 1.607(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|FPGA_100M_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                Arrival          
Instance                                                        Reference             Type     Pin     Net              Time        Slack
                                                                Clock                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[24]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[24]     0.257       0.653
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[6]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[6]      0.237       0.705
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[28]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[28]     0.257       0.707
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[25]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[25]     0.257       0.747
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[26]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[26]     0.237       0.795
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[29]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[29]     0.257       0.801
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[4]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[4]      0.237       0.825
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[7]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[7]      0.237       0.825
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[27]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[27]     0.257       0.848
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[30]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[30]     0.257       0.854
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                      Required          
Instance                         Reference             Type     Pin     Net                    Time         Slack
                                 Clock                                                                           
-----------------------------------------------------------------------------------------------------------------
gpio_0.GANTRY_96V_IF_REG[23]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[24]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[25]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[26]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[27]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[28]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[29]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.GANTRY_96V_IF_REG[30]     top|FPGA_100M_CLK     SLE      EN      GANTRY_96V_IF_WE_i     4.850        0.653
gpio_0.SPD_EMOPS_IF_REG[0]       top|FPGA_100M_CLK     SLE      EN      SPD_EMOPS_IF_WE        4.850        0.705
gpio_0.SPD_EMOPS_IF_REG[1]       top|FPGA_100M_CLK     SLE      EN      SPD_EMOPS_IF_WE        4.850        0.705
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.850

    - Propagation time:                      4.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.653

    Number of logic level(s):                4
    Starting point:                          cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[24] / Q
    Ending point:                            gpio_0.GANTRY_96V_IF_REG[23] / EN
    The start point is clocked by            top|FPGA_100M_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|FPGA_100M_CLK [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[24]     SLE      Q        Out     0.257     0.257 r     -         
OPB_ADDR[24]                                                    Net      -        -       0.665     -           4         
adder_decode_0.GANTRY_BRK3_RET_IF_RE_i_o5_i_a2_0_N_4L5          CFG4     D        In      -         0.922 r     -         
adder_decode_0.GANTRY_BRK3_RET_IF_RE_i_o5_i_a2_0_N_4L5          CFG4     Y        Out     0.250     1.172 f     -         
GANTRY_BRK3_RET_IF_RE_i_o5_i_a2_0_N_4L5                         Net      -        -       0.139     -           1         
adder_decode_0.GANTRY_BRK3_RET_IF_RE_i_o5_i_a2_0                CFG4     D        In      -         1.312 f     -         
adder_decode_0.GANTRY_BRK3_RET_IF_RE_i_o5_i_a2_0                CFG4     Y        Out     0.226     1.538 f     -         
N_917                                                           Net      -        -       0.979     -           30        
adder_decode_0.SHUNT_EN_CNT_WE_0_a2_2_a2_0                      CFG4     D        In      -         2.517 f     -         
adder_decode_0.SHUNT_EN_CNT_WE_0_a2_2_a2_0                      CFG4     Y        Out     0.226     2.743 f     -         
N_924                                                           Net      -        -       0.912     -           22        
adder_decode_0.GANTRY_96V_IF_RE_0_a2_0_a2_0_RNIODRHA            CFG3     C        In      -         3.655 f     -         
adder_decode_0.GANTRY_96V_IF_RE_0_a2_0_a2_0_RNIODRHA            CFG3     Y        Out     0.154     3.809 r     -         
GANTRY_96V_IF_WE_i                                              Net      -        -       0.389     -           8         
gpio_0.GANTRY_96V_IF_REG[23]                                    SLE      EN       In      -         4.198 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 4.347 is 1.263(29.1%) logic and 3.084(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 334MB peak: 409MB)


Finished timing report (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 334MB peak: 409MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf100tfcg484std
Cell usage:
CLKINT          15 uses
CFG1           59 uses
CFG2           431 uses
CFG3           813 uses
CFG4           2590 uses

Carry cells:
ARI1            1791 uses - used for arithmetic functions
ARI1            194 uses - used for Wide-Mux implementation
Total ARI1      1985 uses


Sequential Cells: 
SLE            4630 uses

DSP Blocks:    0 of 336 (0%)

I/O ports: 148
I/O primitives: 148
INBUF          60 uses
OUTBUF         88 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 1 of 352 (0%)
Total Block RAMs (RAM64x12) : 6 of 1008 (0%)

Total LUTs:    5878

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 36; LUTs = 36;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  4630 + 72 + 36 + 0 = 4738;
Total number of LUTs after P&R:  5878 + 72 + 36 + 0 = 5986;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 156MB peak: 409MB)

Process took 0h:00m:34s realtime, 0h:00m:33s cputime
# Sun May 25 18:06:00 2025

###########################################################]
