#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 23 13:10:22 2019
# Process ID: 14964
# Current directory: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent436 C:\Users\hnd00\OneDrive\Github\TFE4141\tfe4141_rsa_integration_kit_2019\Exponentiation\Exponentiation\Exponentiation.xpr
# Log file: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/vivado.log
# Journal file: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
import_files -norecurse {C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/src/modexp.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/src/monpro.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/src/multicore.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/testbench_modexp.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/testbench_multicore.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/Testbench.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/testbench_monpro.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd
remove_files  C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd
export_ip_user_files -of_objects  [get_files C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/testbench/exponentiation_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/testbench/exponentiation_tb.vhd
launch_simulation
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -name rtl_1
launch_simulation
source Testbench.tcl
run all
relaunch_sim
run all
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
add_wave {{/Testbench/testbench_monpro_1/mon_pro_test}} 
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
