

================================================================
== Vivado HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Thu Dec  5 02:39:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       24|       24| 0.240 us | 0.240 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%exp_read = call float @_ssdm_op_Read.ap_auto.float(float %exp) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 26 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%base_read = call float @_ssdm_op_Read.ap_auto.float(float %base_r) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 27 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %base_read to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 28 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 30 'partselect' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 31 'trunc' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%index0_V = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_Val2_s, i32 17, i32 22)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:510]   --->   Operation 32 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 33 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i6 %index0_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 34 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_12 = getelementptr [64 x i6]* @pow_reduce_anonymo_7, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 35 'getelementptr' 'pow_reduce_anonymo_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 36 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_13 = getelementptr [64 x i56]* @pow_reduce_anonymo_6, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 37 'getelementptr' 'pow_reduce_anonymo_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 38 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 7.89>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_11 = bitcast float %exp_read to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 39 'bitcast' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_11, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 40 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 41 'partselect' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_11 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 42 'trunc' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_5 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 43 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%b_exp = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 44 'add' 'b_exp' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_7 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:335]   --->   Operation 45 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%m_exp = add i9 -127, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:335]   --->   Operation 46 'add' 'm_exp' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln833 = icmp eq i8 %tmp_V_7, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:363]   --->   Operation 47 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.66ns)   --->   "%icmp_ln369 = icmp eq i9 %b_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 48 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.44ns)   --->   "%icmp_ln833_1 = icmp eq i23 %tmp_V_6, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 49 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln369 = and i1 %icmp_ln369, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 50 'and' 'and_ln369' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln936 = xor i1 %p_Result_s, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 51 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_1)   --->   "%x_is_p1 = and i1 %and_ln369, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 52 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%x_is_n1 = and i1 %and_ln369, %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 53 'and' 'x_is_n1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln833_4 = icmp eq i8 %tmp_V_7, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 54 'icmp' 'icmp_ln833_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.44ns)   --->   "%icmp_ln833_5 = icmp eq i23 %tmp_V_8, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 55 'icmp' 'icmp_ln833_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833_4, %icmp_ln833_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 56 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln837 = icmp ne i23 %tmp_V_8, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375]   --->   Operation 57 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln18_1 = and i1 %icmp_ln833_4, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375]   --->   Operation 58 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln833_6 = icmp eq i8 %tmp_V_5, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 59 'icmp' 'icmp_ln833_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.44ns)   --->   "%icmp_ln837_1 = icmp ne i23 %tmp_V_6, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 60 'icmp' 'icmp_ln837_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln18_2 = and i1 %icmp_ln833_6, %icmp_ln837_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 61 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln833_2 = icmp eq i8 %tmp_V_5, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:379]   --->   Operation 62 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln18_3 = and i1 %icmp_ln833_6, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:384]   --->   Operation 63 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386)   --->   "%or_ln386 = or i1 %and_ln18_3, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 64 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386)   --->   "%or_ln386_1 = or i1 %or_ln386, %icmp_ln833_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 65 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln386 = xor i1 %or_ln386_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 66 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.66ns)   --->   "%icmp_ln401 = icmp sgt i9 %m_exp, 22" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 67 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 68 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln402 = xor i1 %tmp_16, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 69 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 27)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 70 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln601 = add i5 1, %tmp_17" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 71 'add' 'add_ln601' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%zext_ln601 = zext i5 %add_ln601 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 72 'zext' 'zext_ln601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%lshr_ln601 = lshr i23 -1, %zext_ln601" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 73 'lshr' 'lshr_ln601' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%p_Result_44 = and i23 %tmp_V_8, %lshr_ln601" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 74 'and' 'p_Result_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln833_3 = icmp eq i23 %p_Result_44, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 75 'icmp' 'icmp_ln833_3' <Predicate = true> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln401 = xor i1 %icmp_ln401, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 76 'xor' 'xor_ln401' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%and_ln402 = and i1 %icmp_ln833_3, %xor_ln401" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 77 'and' 'and_ln402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%and_ln402_1 = and i1 %and_ln402, %xor_ln402" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 78 'and' 'and_ln402_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%or_ln401 = or i1 %icmp_ln401, %and_ln402_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 79 'or' 'or_ln401' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_1)   --->   "%and_ln407 = and i1 %x_is_n1, %and_ln18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 80 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, %and_ln407" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 81 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln407_1 = or i1 %or_ln407, %icmp_ln833" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 82 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%or_ln415 = or i1 %and_ln18, %or_ln401" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 83 'or' 'or_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln415 = xor i1 %or_ln415, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 84 'xor' 'xor_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln415 = and i1 %xor_ln415, %xor_ln386" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 85 'and' 'and_ln415' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_3 = or i1 %and_ln18_1, %and_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 86 'or' 'or_ln415_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_2 = or i1 %or_ln415_3, %and_ln18_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 87 'or' 'or_ln415_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln415_2)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 88 'bitconcatenate' 'or_ln415_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln415 = icmp eq i32 %or_ln415_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 89 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.97ns)   --->   "%xor_ln936_1 = xor i1 %p_Result_15, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:442]   --->   Operation 90 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "%y_is_pinf = and i1 %and_ln18, %xor_ln936_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:442]   --->   Operation 91 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns)   --->   "%y_is_ninf = and i1 %and_ln18, %p_Result_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:443]   --->   Operation 92 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %b_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:445]   --->   Operation 93 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.97ns)   --->   "%xor_ln445 = xor i1 %tmp_18, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:445]   --->   Operation 94 'xor' 'xor_ln445' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.66ns)   --->   "%icmp_ln450 = icmp eq i9 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 95 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.66ns)   --->   "%icmp_ln451 = icmp sgt i9 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 96 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.66ns)   --->   "%icmp_ln451_1 = icmp slt i9 %m_exp, 24" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 97 'icmp' 'icmp_ln451_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.82ns)   --->   "%sub_ln745 = sub i9 150, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 98 'sub' 'sub_ln745' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%sext_ln745 = sext i9 %sub_ln745 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 99 'sext' 'sext_ln745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i23.i23(i23 %tmp_V_8, i23 %sext_ln745)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 100 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%xor_ln450 = xor i1 %icmp_ln450, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 101 'xor' 'xor_ln450' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%and_ln451 = and i1 %icmp_ln451, %icmp_ln451_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 102 'and' 'and_ln451' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%and_ln451_1 = and i1 %p_Result_45, %xor_ln450" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 103 'and' 'and_ln451_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%and_ln451_2 = and i1 %and_ln451_1, %and_ln451" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 104 'and' 'and_ln451_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln450 = or i1 %icmp_ln450, %and_ln451_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 105 'or' 'or_ln450' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_sign = and i1 %or_ln450, %xor_ln386" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:453]   --->   Operation 106 'and' 'r_sign' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%and_ln460 = and i1 %y_is_pinf, %xor_ln445" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 107 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %b_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 108 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%and_ln460_1 = and i1 %tmp_19, %y_is_ninf" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 109 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%and_ln460_2 = and i1 %and_ln18_3, %xor_ln936_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 110 'and' 'and_ln460_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%and_ln460_3 = and i1 %icmp_ln833_2, %p_Result_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 111 'and' 'and_ln460_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%or_ln460 = or i1 %and_ln460_2, %and_ln460" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 112 'or' 'or_ln460' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln460_1 = or i1 %or_ln460, %and_ln460_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 113 'or' 'or_ln460_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%or_ln460_2 = or i1 %or_ln460_1, %and_ln460_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 114 'or' 'or_ln460_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%or_ln460_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln460_2)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 115 'bitconcatenate' 'or_ln460_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln460 = icmp eq i32 %or_ln460_3, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 116 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%and_ln467 = and i1 %y_is_ninf, %xor_ln445" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 117 'and' 'and_ln467' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln467)   --->   "%and_ln467_1 = and i1 %icmp_ln833_2, %xor_ln936_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 118 'and' 'and_ln467_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln467)   --->   "%and_ln467_2 = and i1 %and_ln18_3, %p_Result_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 119 'and' 'and_ln467_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln467 = or i1 %and_ln467_2, %and_ln467_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 120 'or' 'or_ln467' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%and_ln467_3 = and i1 %y_is_pinf, %tmp_19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 121 'and' 'and_ln467_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%or_ln467_1 = or i1 %and_ln467_3, %and_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 122 'or' 'or_ln467_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%or_ln467_3 = or i1 %or_ln467_1, %or_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 123 'or' 'or_ln467_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%or_ln467_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln467_3)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 124 'bitconcatenate' 'or_ln467_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln467 = icmp eq i32 %or_ln467_2, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 125 'icmp' 'icmp_ln467' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.91ns)   --->   "%b_exp_1 = add i9 -126, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 126 'add' 'b_exp_1' <Predicate = (tmp_20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.96ns)   --->   "%b_exp_3 = select i1 %tmp_20, i9 %b_exp_1, i9 %b_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 127 'select' 'b_exp_3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 128 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 129 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 130 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.11>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_48 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 131 'bitconcatenate' 'p_Result_48' <Predicate = (!tmp_20 & !or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_V_6)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 132 'bitconcatenate' 'r_V_s' <Predicate = (tmp_20 & !or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_21 = zext i24 %r_V_s to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 133 'zext' 'r_V_21' <Predicate = (tmp_20 & !or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.73ns)   --->   "%b_frac_V_1 = select i1 %tmp_20, i25 %r_V_21, i25 %p_Result_48" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 134 'select' 'b_frac_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 135 'zext' 'zext_ln682' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %b_frac_V_1, %zext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 136 'mul' 'mul_ln682' <Predicate = (!or_ln407_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln682, i32 21, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 137 'partselect' 'a_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%z1_V = call i39 @_ssdm_op_BitConcatenate.i39.i25.i14(i25 %mul_ln682, i14 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 138 'bitconcatenate' 'z1_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%r_V = zext i4 %a_V to i43" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 139 'zext' 'r_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i39 %z1_V to i43" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 140 'zext' 'zext_ln1072_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (8.60ns)   --->   "%r_V_22 = mul i43 %zext_ln1072_1, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 141 'mul' 'r_V_22' <Predicate = (!or_ln407_1)> <Delay = 8.60> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%trunc_ln657 = trunc i25 %mul_ln682 to i21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:68->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 142 'trunc' 'trunc_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln682, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 143 'bitselect' 'tmp_21' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sf = call i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13(i5 -16, i25 %mul_ln682, i13 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 144 'bitconcatenate' 'sf' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_11 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14(i5 -16, i25 %mul_ln682, i14 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 145 'bitconcatenate' 'tmp_11' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1287_2 = zext i43 %sf to i44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 146 'zext' 'zext_ln1287_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%eZ_V = select i1 %tmp_21, i44 %tmp_11, i44 %zext_ln1287_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 147 'select' 'eZ_V' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i43 @_ssdm_op_BitConcatenate.i43.i21.i22(i21 %trunc_ln657, i22 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 148 'bitconcatenate' 'lhs_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln682_1 = zext i43 %lhs_V to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 149 'zext' 'zext_ln682_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = zext i44 %eZ_V to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 150 'zext' 'rhs_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.98ns) (out node of the LUT)   --->   "%ret_V = add i45 %zext_ln682_1, %rhs_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 151 'add' 'ret_V' <Predicate = (!or_ln407_1)> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i45 %ret_V to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 152 'zext' 'lhs_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i43 %r_V_22 to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 153 'zext' 'rhs_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (3.01ns)   --->   "%ret_V_30 = sub nsw i46 %lhs_V_1, %rhs_V_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 154 'sub' 'ret_V_30' <Predicate = (!or_ln407_1)> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_Val2_28 = call i41 @_ssdm_op_PartSelect.i41.i46.i32.i32(i46 %ret_V_30, i32 3, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 155 'partselect' 'p_Val2_28' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%a_V_1 = call i6 @_ssdm_op_PartSelect.i6.i46.i32.i32(i46 %ret_V_30, i32 38, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 156 'partselect' 'a_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_12 = call i35 @_ssdm_op_PartSelect.i35.i46.i32.i32(i46 %ret_V_30, i32 3, i32 37)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 157 'partselect' 'tmp_12' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%eZ_V_1 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i41(i8 -128, i41 %p_Val2_28)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 158 'bitconcatenate' 'eZ_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %tmp_12, i14 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 159 'bitconcatenate' 'lhs_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln682_2 = zext i49 %lhs_V_2 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 160 'zext' 'zext_ln682_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i49 %eZ_V_1 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 161 'zext' 'rhs_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (3.13ns)   --->   "%ret_V_31 = add i50 %zext_ln682_2, %rhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 162 'add' 'ret_V_31' <Predicate = (!or_ln407_1)> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%r_V_4 = zext i6 %a_V_1 to i47" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 163 'zext' 'r_V_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i41 %p_Val2_28 to i47" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 164 'zext' 'zext_ln1072_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (6.91ns)   --->   "%r_V_23 = mul i47 %zext_ln1072_2, %r_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 165 'mul' 'r_V_23' <Predicate = (!or_ln407_1)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 166 [1/2] (6.91ns)   --->   "%r_V_23 = mul i47 %zext_ln1072_2, %r_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 166 'mul' 'r_V_23' <Predicate = (!or_ln407_1)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i50 %ret_V_31 to i51" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 167 'zext' 'lhs_V_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %r_V_23, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 168 'bitconcatenate' 'rhs_V_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln682_3 = zext i48 %rhs_V_3 to i51" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 169 'zext' 'zext_ln682_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (3.15ns)   --->   "%ret_V_32 = sub nsw i51 %lhs_V_3, %zext_ln682_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 170 'sub' 'ret_V_32' <Predicate = (!or_ln407_1)> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%p_Val2_35 = call i44 @_ssdm_op_PartSelect.i44.i51.i32.i32(i51 %ret_V_32, i32 6, i32 49)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 171 'partselect' 'p_Val2_35' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i6 %a_V_1 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 172 'zext' 'zext_ln498_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_15 = getelementptr [64 x i49]* @pow_reduce_anonymo_10, i64 0, i64 %zext_ln498_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 173 'getelementptr' 'pow_reduce_anonymo_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 174 [2/2] (3.25ns)   --->   "%p_Val2_34 = load i49* %pow_reduce_anonymo_15, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 174 'load' 'p_Val2_34' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%a_V_2 = call i6 @_ssdm_op_PartSelect.i6.i51.i32.i32(i51 %ret_V_32, i32 44, i32 49)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 175 'partselect' 'a_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_13 = call i38 @_ssdm_op_PartSelect.i38.i51.i32.i32(i51 %ret_V_32, i32 6, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 176 'partselect' 'tmp_13' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln498_4 = zext i6 %a_V_2 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 177 'zext' 'zext_ln498_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_16 = getelementptr [64 x i44]* @pow_reduce_anonymo_8, i64 0, i64 %zext_ln498_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 178 'getelementptr' 'pow_reduce_anonymo_16' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 179 [2/2] (3.25ns)   --->   "%p_Val2_41 = load i44* %pow_reduce_anonymo_16, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 179 'load' 'p_Val2_41' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i4 %a_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 180 'zext' 'zext_ln498_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_14 = getelementptr [16 x i52]* @pow_reduce_anonymo_9, i64 0, i64 %zext_ln498_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 181 'getelementptr' 'pow_reduce_anonymo_14' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 182 [2/2] (3.25ns)   --->   "%p_Val2_27 = load i52* %pow_reduce_anonymo_14, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 182 'load' 'p_Val2_27' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 183 [1/2] (3.25ns)   --->   "%p_Val2_34 = load i49* %pow_reduce_anonymo_15, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 183 'load' 'p_Val2_34' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i49 %p_Val2_34 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 184 'zext' 'zext_ln157_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%eZ_V_2 = call i57 @_ssdm_op_BitConcatenate.i57.i13.i44(i13 -4096, i44 %p_Val2_35)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 185 'bitconcatenate' 'eZ_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i62 @_ssdm_op_BitConcatenate.i62.i38.i24(i38 %tmp_13, i24 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 186 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln682_4 = zext i62 %lhs_V_4 to i63" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 187 'zext' 'zext_ln682_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i57 %eZ_V_2 to i63" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 188 'zext' 'rhs_V_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (3.46ns)   --->   "%ret_V_33 = add i63 %zext_ln682_4, %rhs_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 189 'add' 'ret_V_33' <Predicate = (!or_ln407_1)> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_6 = zext i6 %a_V_2 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 190 'zext' 'r_V_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i44 %p_Val2_35 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 191 'zext' 'zext_ln1072_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 192 [3/3] (8.41ns)   --->   "%r_V_24 = mul i50 %zext_ln1072_3, %r_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 192 'mul' 'r_V_24' <Predicate = (!or_ln407_1)> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (3.25ns)   --->   "%p_Val2_41 = load i44* %pow_reduce_anonymo_16, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 193 'load' 'p_Val2_41' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i44 %p_Val2_41 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 194 'zext' 'zext_ln157_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (3.13ns)   --->   "%add_ln657_1 = add i50 %zext_ln157_1, %zext_ln157_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 195 'add' 'add_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 196 [1/2] (3.25ns)   --->   "%p_Val2_27 = load i52* %pow_reduce_anonymo_14, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 196 'load' 'p_Val2_27' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i52 %p_Val2_27 to i56" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 197 'zext' 'zext_ln157' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_10 : Operation 198 [2/3] (8.41ns)   --->   "%r_V_24 = mul i50 %zext_ln1072_3, %r_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 198 'mul' 'r_V_24' <Predicate = (!or_ln407_1)> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657 = add i56 %zext_ln157, %log_sum_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 199 'add' 'add_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i50 %add_ln657_1 to i56" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 200 'zext' 'zext_ln657_10' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (5.10ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i56 %zext_ln657_10, %add_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 201 'add' 'log_sum_V_1' <Predicate = (!or_ln407_1)> <Delay = 5.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 202 [1/3] (8.41ns)   --->   "%r_V_24 = mul i50 %zext_ln1072_3, %r_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 202 'mul' 'r_V_24' <Predicate = (!or_ln407_1)> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i9 %b_exp_3 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 203 'sext' 'sext_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 204 [2/2] (8.62ns)   --->   "%Elog2_V = mul i52 12193974156572, %sext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 204 'mul' 'Elog2_V' <Predicate = (!or_ln407_1)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i63 %ret_V_33 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 205 'zext' 'lhs_V_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i56 @_ssdm_op_BitConcatenate.i56.i50.i6(i50 %r_V_24, i6 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 206 'bitconcatenate' 'rhs_V_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln682_5 = zext i56 %rhs_V_5 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 207 'zext' 'zext_ln682_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (3.49ns)   --->   "%ret_V_34 = sub nsw i64 %lhs_V_5, %zext_ln682_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 208 'sub' 'ret_V_34' <Predicate = (!or_ln407_1)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %ret_V_34, i32 24, i32 62)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 209 'partselect' 'tmp_14' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %ret_V_34, i32 40, i32 62)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:550]   --->   Operation 210 'partselect' 'trunc_ln6' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 211 [1/2] (8.62ns)   --->   "%Elog2_V = mul i52 12193974156572, %sext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 211 'mul' 'Elog2_V' <Predicate = (!or_ln407_1)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i23 %trunc_ln6 to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 212 'zext' 'zext_ln1070' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (6.43ns)   --->   "%r_V_25 = mul i46 %zext_ln1070, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 213 'mul' 'r_V_25' <Predicate = (!or_ln407_1)> <Delay = 6.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln = call i45 @_ssdm_op_PartSelect.i45.i46.i32.i32(i46 %r_V_25, i32 1, i32 45)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 214 'partselect' 'lshr_ln' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.12>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln657_3 = sext i56 %log_sum_V_1 to i65" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 215 'sext' 'sext_ln657_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i63 @_ssdm_op_BitConcatenate.i63.i39.i24(i39 %tmp_14, i24 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 216 'bitconcatenate' 'lhs_V_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln682_6 = zext i63 %lhs_V_6 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 217 'zext' 'zext_ln682_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i45 %lshr_ln to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 218 'zext' 'zext_ln657_11' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (3.49ns)   --->   "%ret_V_35 = sub i64 %zext_ln682_6, %zext_ln657_11" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 219 'sub' 'ret_V_35' <Predicate = (!or_ln407_1)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln662_1 = call i40 @_ssdm_op_PartSelect.i40.i64.i32.i32(i64 %ret_V_35, i32 24, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 220 'partselect' 'trunc_ln662_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%sum_V = sext i40 %trunc_ln662_1 to i65" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 221 'sext' 'sum_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %Elog2_V, i12 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 222 'bitconcatenate' 'lhs_V_7' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i64 %lhs_V_7 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 223 'sext' 'sext_ln682' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i65 %sext_ln657_3 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 224 'zext' 'zext_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (3.54ns)   --->   "%ret_V_36 = add nsw i66 %sext_ln682, %zext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 225 'add' 'ret_V_36' <Predicate = (!or_ln407_1)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i66 %ret_V_36 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 226 'zext' 'zext_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i65 %sum_V to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 227 'zext' 'zext_ln657_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (3.57ns)   --->   "%ret_V_37 = add nsw i67 %zext_ln657_1, %zext_ln657_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 228 'add' 'ret_V_37' <Predicate = (!or_ln407_1)> <Delay = 3.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%log_base_V = call i43 @_ssdm_op_PartSelect.i43.i67.i32.i32(i67 %ret_V_37, i32 22, i32 64)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 229 'partselect' 'log_base_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_50 = call i25 @_ssdm_op_BitConcatenate.i25.i2.i23(i2 1, i23 %tmp_V_8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:565]   --->   Operation 230 'bitconcatenate' 'p_Result_50' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (2.34ns)   --->   "%e_frac_V = sub i25 0, %p_Result_50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 231 'sub' 'e_frac_V' <Predicate = (p_Result_15 & !or_ln407_1)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.73ns)   --->   "%e_frac_V_2 = select i1 %p_Result_15, i25 %e_frac_V, i25 %p_Result_50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 232 'select' 'e_frac_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.05>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln657_1 = sext i43 %log_base_V to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 233 'sext' 'sext_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln657_2 = sext i25 %e_frac_V_2 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 234 'sext' 'sext_ln657_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (8.05ns)   --->   "%m_frac_l_V = mul i67 %sext_ln657_1, %sext_ln657_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 235 'mul' 'm_frac_l_V' <Predicate = (!or_ln407_1)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.05>
ST_16 : Operation 236 [1/2] (8.05ns)   --->   "%m_frac_l_V = mul i67 %sext_ln657_1, %sext_ln657_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 236 'mul' 'm_frac_l_V' <Predicate = (!or_ln407_1)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %m_frac_l_V, i32 66)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 237 'bitselect' 'tmp_27' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.48>
ST_17 : Operation 238 [1/1] (1.91ns)   --->   "%ush_1 = sub i8 127, %tmp_V_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 238 'sub' 'ush_1' <Predicate = (!or_ln407_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %ush_1 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 239 'sext' 'sext_ln1311_2' <Predicate = (isNeg & !or_ln407_1)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311_2, i9 %m_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 240 'select' 'ush' <Predicate = (!or_ln407_1)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 241 'sext' 'sext_ln1311_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 242 'zext' 'zext_ln1287' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_9 = ashr i67 %m_frac_l_V, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 243 'ashr' 'r_V_9' <Predicate = (isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_10 = shl i67 %m_frac_l_V, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 244 'shl' 'r_V_10' <Predicate = (!isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (4.60ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i67 %r_V_9, i67 %r_V_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 245 'select' 'select_ln1312' <Predicate = (!or_ln407_1)> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%m_fix_l_V = trunc i67 %select_ln1312 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 246 'trunc' 'm_fix_l_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.60>
ST_18 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%sext_ln1311 = sext i8 %ush_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 247 'sext' 'sext_ln1311' <Predicate = (tmp_16 & !or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_3 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 248 'zext' 'zext_ln1253' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%r_V_11 = shl i66 %m_fix_l_V, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 249 'shl' 'r_V_11' <Predicate = (isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%r_V_12 = ashr i66 %m_fix_l_V, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 250 'ashr' 'r_V_12' <Predicate = (!isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%r_V_26 = select i1 %isNeg, i66 %r_V_11, i66 %r_V_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 251 'select' 'r_V_26' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%zext_ln1253_1 = zext i32 %sext_ln1311 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:582]   --->   Operation 252 'zext' 'zext_ln1253_1' <Predicate = (tmp_16 & !or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%r_V_14 = ashr i67 %m_frac_l_V, %zext_ln1253_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:582]   --->   Operation 253 'ashr' 'r_V_14' <Predicate = (tmp_16 & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (4.60ns) (out node of the LUT)   --->   "%select_ln581 = select i1 %tmp_16, i67 %r_V_14, i67 %select_ln1312" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 254 'select' 'select_ln581' <Predicate = (!or_ln407_1)> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%m_fix_V = call i36 @_ssdm_op_PartSelect.i36.i67.i32.i32(i67 %select_ln581, i32 30, i32 65)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 255 'partselect' 'm_fix_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i13 @_ssdm_op_PartSelect.i13.i67.i32.i32(i67 %select_ln581, i32 53, i32 65)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:584]   --->   Operation 256 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_51 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %select_ln581, i32 65)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:589]   --->   Operation 257 'bitselect' 'p_Result_51' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%sext_ln1453 = sext i66 %r_V_26 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 258 'sext' 'sext_ln1453' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (4.60ns) (out node of the LUT)   --->   "%icmp_ln657 = icmp ne i67 %sext_ln1453, %m_frac_l_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 259 'icmp' 'icmp_ln657' <Predicate = (!or_ln407_1)> <Delay = 4.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.38>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%r_V_15 = sext i13 %m_fix_hi_V to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 260 'sext' 'r_V_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (3.36ns) (grouped into DSP with root node ret_V_38)   --->   "%r_V_27 = mul i25 2954, %r_V_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 261 'mul' 'r_V_27' <Predicate = (!or_ln407_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %p_Result_51, i15 -16384)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 262 'bitconcatenate' 'rhs_V_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i16 %rhs_V_6 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 263 'sext' 'sext_ln682_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_38 = add i25 %sext_ln682_1, %r_V_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 264 'add' 'ret_V_38' <Predicate = (!or_ln407_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %ret_V_38, i32 15, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 265 'partselect' 'tmp' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_38, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 266 'bitselect' 'p_Result_32' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i25 %ret_V_38 to i15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 267 'trunc' 'trunc_ln805' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (2.31ns)   --->   "%icmp_ln805 = icmp eq i15 %trunc_ln805, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 268 'icmp' 'icmp_ln805' <Predicate = (!or_ln407_1)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (1.73ns)   --->   "%add_ln805 = add i10 1, %tmp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 269 'add' 'add_ln805' <Predicate = (!or_ln407_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i10 %tmp, i10 %add_ln805" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 270 'select' 'select_ln805' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 271 [1/1] (0.68ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_32, i10 %select_ln805, i10 %tmp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 271 'select' 'r_exp_V_3' <Predicate = (!or_ln407_1)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.58>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_17 = sext i10 %r_exp_V_3 to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 272 'sext' 'r_V_17' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (8.58ns)   --->   "%r_V_28 = mul nsw i46 47632711549, %r_V_17" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 273 'mul' 'r_V_28' <Predicate = (!or_ln407_1)> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%m_fix_a_V = call i36 @_ssdm_op_PartSelect.i36.i46.i32.i32(i46 %r_V_28, i32 9, i32 44)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 274 'partselect' 'm_fix_a_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.96>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i36 %m_fix_V to i37" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 275 'sext' 'lhs_V_8' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i36 %m_fix_a_V to i37" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 276 'sext' 'rhs_V_7' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (2.71ns)   --->   "%ret_V_39 = sub nsw i37 %lhs_V_8, %rhs_V_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 277 'sub' 'ret_V_39' <Predicate = (!or_ln407_1)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i37.i32.i32(i37 %ret_V_39, i32 18, i32 26)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:634]   --->   Operation 278 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%m_diff_lo_V = trunc i37 %ret_V_39 to i18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:636]   --->   Operation 279 'trunc' 'm_diff_lo_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i9 %m_diff_hi_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 280 'zext' 'zext_ln498_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_17 = getelementptr [512 x i27]* @pow_reduce_anonymo_11, i64 0, i64 %zext_ln498_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 281 'getelementptr' 'pow_reduce_anonymo_17' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 282 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i27* %pow_reduce_anonymo_17, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 282 'load' 'exp_Z1_V' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%Z2_ind_V = call i5 @_ssdm_op_PartSelect.i5.i37.i32.i32(i37 %ret_V_39, i32 13, i32 17)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:187->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 283 'partselect' 'Z2_ind_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln498_5 = zext i5 %Z2_ind_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 284 'zext' 'zext_ln498_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_18 = getelementptr [32 x i8]* @pow_reduce_anonymo, i64 0, i64 %zext_ln498_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 285 'getelementptr' 'pow_reduce_anonymo_18' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 286 [2/2] (3.25ns)   --->   "%p_Val2_58 = load i8* %pow_reduce_anonymo_18, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 286 'load' 'p_Val2_58' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 5.39>
ST_22 : Operation 287 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i27* %pow_reduce_anonymo_17, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 287 'load' 'exp_Z1_V' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_22 : Operation 288 [1/2] (3.25ns)   --->   "%p_Val2_58 = load i8* %pow_reduce_anonymo_18, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 288 'load' 'p_Val2_58' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%lhs_V_9 = zext i18 %m_diff_lo_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 289 'zext' 'lhs_V_9' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%rhs_V_8 = zext i8 %p_Val2_58 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 290 'zext' 'rhs_V_8' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (2.13ns)   --->   "%ret_V_40 = add i19 %lhs_V_9, %rhs_V_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 291 'add' 'ret_V_40' <Predicate = (!or_ln407_1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %ret_V_40, i32 1, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 292 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %exp_Z1_V, i32 9, i32 26)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:642]   --->   Operation 293 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.38>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i27 %exp_Z1_V to i28" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 294 'zext' 'lhs_V_10' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (2.40ns)   --->   "%ret_V_41 = add i28 4, %lhs_V_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 295 'add' 'ret_V_41' <Predicate = (!or_ln407_1)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%r_V_19 = zext i18 %exp_Z1_hi_V to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 296 'zext' 'r_V_19' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i18 %exp_Z1P_m_1_V to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 297 'zext' 'zext_ln1072' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_29 = mul i36 %r_V_19, %zext_ln1072" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 298 'mul' 'r_V_29' <Predicate = (!or_ln407_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 8.74>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%lhs_V_11 = call i45 @_ssdm_op_BitConcatenate.i45.i28.i17(i28 %ret_V_41, i17 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 299 'bitconcatenate' 'lhs_V_11' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln657_15 = zext i36 %r_V_29 to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 300 'zext' 'zext_ln657_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (3.01ns)   --->   "%ret_V_42 = add i45 %lhs_V_11, %zext_ln657_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 301 'add' 'ret_V_42' <Predicate = (!or_ln407_1)> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %ret_V_42, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 302 'bitselect' 'tmp_25' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (1.73ns)   --->   "%r_exp_V = add i10 -1, %r_exp_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:653]   --->   Operation 303 'add' 'r_exp_V' <Predicate = (!or_ln407_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.68ns)   --->   "%r_exp_V_2 = select i1 %tmp_25, i10 %r_exp_V_3, i10 %r_exp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 304 'select' 'r_exp_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_26 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %r_exp_V_2, i32 7, i32 9)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 305 'partselect' 'tmp_26' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_26, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 306 'icmp' 'icmp_ln849' <Predicate = (!or_ln407_1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.97ns)   --->   "%or_ln657 = or i1 %icmp_ln657, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 307 'or' 'or_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%xor_ln181 = xor i1 %tmp_27, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 308 'xor' 'xor_ln181' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (1.77ns)   --->   "%icmp_ln853 = icmp slt i10 %r_exp_V_2, -126" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 309 'icmp' 'icmp_ln853' <Predicate = (!or_ln407_1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node p_Result_52)   --->   "%tmp_s = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %ret_V_42, i32 19, i32 41)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 310 'partselect' 'tmp_s' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_Result_52)   --->   "%tmp_5 = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %ret_V_42, i32 20, i32 42)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 311 'partselect' 'tmp_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_Result_52)   --->   "%tmp_V = select i1 %tmp_25, i23 %tmp_5, i23 %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 312 'select' 'tmp_V' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i10 %r_exp_V_2 to i8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 313 'trunc' 'trunc_ln168' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (1.91ns)   --->   "%out_exp_V = add i8 127, %trunc_ln168" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 314 'add' 'out_exp_V' <Predicate = (!or_ln407_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %r_sign, i8 %out_exp_V, i23 %tmp_V) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:688]   --->   Operation 315 'bitconcatenate' 'p_Result_52' <Predicate = (!or_ln407_1)> <Delay = 0.69>
ST_24 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln415_1)   --->   "%xor_ln407 = xor i1 %or_ln407_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 316 'xor' 'xor_ln407' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln415_1 = and i1 %icmp_ln415, %xor_ln407" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 317 'and' 'and_ln415_1' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_cond97)   --->   "%and_ln371 = and i1 %and_ln415_1, %x_is_n1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 318 'and' 'and_ln371' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln371_1)   --->   "%xor_ln371 = xor i1 %x_is_n1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 319 'xor' 'xor_ln371' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln371_1 = and i1 %and_ln415_1, %xor_ln371" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 320 'and' 'and_ln371_1' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln460_4)   --->   "%xor_ln460 = xor i1 %icmp_ln460, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 321 'xor' 'xor_ln460' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln460_4 = and i1 %and_ln371_1, %xor_ln460" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 322 'and' 'and_ln460_4' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.97ns)   --->   "%and_ln460_5 = and i1 %and_ln371_1, %icmp_ln460" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 323 'and' 'and_ln460_5' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_cond99)   --->   "%xor_ln467 = xor i1 %icmp_ln467, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 324 'xor' 'xor_ln467' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_cond99)   --->   "%and_ln467_4 = and i1 %and_ln460_5, %xor_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 325 'and' 'and_ln467_4' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (0.97ns)   --->   "%and_ln467_5 = and i1 %and_ln460_5, %icmp_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 326 'and' 'and_ln467_5' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln849)   --->   "%and_ln657 = and i1 %icmp_ln451, %or_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 327 'and' 'and_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln849)   --->   "%xor_ln657 = xor i1 %icmp_ln451, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 328 'xor' 'xor_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln849)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 329 'and' 'and_ln849' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln849 = or i1 %and_ln657, %and_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 330 'or' 'or_ln849' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%tmp91 = and i1 %or_ln849, %xor_ln181" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 331 'and' 'tmp91' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 332 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp44 = and i1 %tmp91, %and_ln467_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 332 'and' 'sel_tmp44' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp92 = and i1 %or_ln849, %tmp_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 333 'and' 'tmp92' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%xor_ln657_1 = xor i1 %or_ln657, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 334 'xor' 'xor_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%and_ln657_1 = and i1 %icmp_ln451, %xor_ln657_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 335 'and' 'and_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%or_ln849_1 = or i1 %icmp_ln451, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 336 'or' 'or_ln849_1' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 337 'xor' 'xor_ln849' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%or_ln849_2 = or i1 %and_ln657_1, %xor_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 338 'or' 'or_ln849_2' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp93 = and i1 %icmp_ln853, %or_ln849_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 339 'and' 'tmp93' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp73104 = or i1 %tmp93, %tmp92" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 340 'or' 'sel_tmp73104' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = and i1 %sel_tmp73104, %and_ln467_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 341 'and' 'or_cond' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_cond99)   --->   "%or_cond95 = or i1 %sel_tmp44, %and_ln467_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 342 'or' 'or_cond95' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond97 = or i1 %and_ln460_4, %and_ln371" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 343 'or' 'or_cond97' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond99 = or i1 %or_cond, %or_cond95" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 344 'or' 'or_cond99' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.67>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1812) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:322]   --->   Operation 345 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node newSel100)   --->   "%p_Result_46 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 1065353216)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:458]   --->   Operation 346 'bitconcatenate' 'p_Result_46' <Predicate = (!and_ln460_4 & or_cond97 & !or_cond99 & !or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_47 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 -8388608)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:465]   --->   Operation 347 'bitconcatenate' 'p_Result_47' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_49 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:472]   --->   Operation 348 'bitconcatenate' 'p_Result_49' <Predicate = (or_cond99 & !or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node newSel98)   --->   "%newSel94 = select i1 %sel_tmp44, i32 %p_Result_47, i32 %p_Result_49" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 349 'select' 'newSel94' <Predicate = (!or_cond & or_cond99 & !or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node newSel100)   --->   "%newSel96 = select i1 %and_ln460_4, i32 %p_Result_47, i32 %p_Result_46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 350 'select' 'newSel96' <Predicate = (or_cond97 & !or_cond99 & !or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 351 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel98 = select i1 %or_cond, i32 %p_Result_49, i32 %newSel94" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 351 'select' 'newSel98' <Predicate = (or_cond99 & !or_ln407_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 352 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel100 = select i1 %or_cond97, i32 %newSel96, i32 %p_Result_52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 352 'select' 'newSel100' <Predicate = (!or_cond99 & !or_ln407_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%newSel102 = select i1 %or_cond99, i32 %newSel98, i32 %newSel100" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 353 'select' 'newSel102' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%sel_tmp74 = bitcast i32 %newSel102 to float" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 354 'bitcast' 'sel_tmp74' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%select_ln407 = select i1 %or_ln407_1, float 1.000000e+00, float %sel_tmp74" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 355 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%or_ln415_4 = or i1 %or_ln407_1, %icmp_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 356 'or' 'or_ln415_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln415 = select i1 %or_ln415_4, float %select_ln407, float 0x7FFFFFFFE0000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 357 'select' 'select_ln415' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "ret float %select_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 358 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'base_r' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320) [18]  (0 ns)
	'getelementptr' operation ('pow_reduce_anonymo_12', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531) [125]  (0 ns)
	'load' operation ('b_frac_tilde_inverse.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531) on array 'pow_reduce_anonymo_7' [126]  (3.25 ns)

 <State 2>: 7.9ns
The critical path consists of the following:
	'add' operation ('add_ln601', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402) [56]  (1.78 ns)
	'lshr' operation ('lshr_ln601', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402) [58]  (0 ns)
	'and' operation ('__Result__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402) [59]  (0 ns)
	'icmp' operation ('icmp_ln833_3', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402) [60]  (2.67 ns)
	'and' operation ('and_ln402', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402) [62]  (0 ns)
	'and' operation ('and_ln402_1', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402) [63]  (0 ns)
	'or' operation ('or_ln401', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401) [64]  (0 ns)
	'or' operation ('or_ln415', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [68]  (0 ns)
	'xor' operation ('xor_ln415', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [69]  (0 ns)
	'and' operation ('and_ln415', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [70]  (0.978 ns)
	'or' operation ('or_ln415_3', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [71]  (0 ns)
	'or' operation ('or_ln415_2', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [72]  (0 ns)
	'icmp' operation ('icmp_ln415', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [74]  (2.47 ns)

 <State 3>: 7.11ns
The critical path consists of the following:
	'select' operation ('b_frac.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513) [120]  (0.73 ns)
	'mul' operation of DSP[130] ('mul_ln682', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545) [130]  (6.38 ns)

 <State 4>: 8.6ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [145]  (8.6 ns)

 <State 5>: 6.01ns
The critical path consists of the following:
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [142]  (2.99 ns)
	'sub' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [148]  (3.02 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [163]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [163]  (6.91 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sub' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [167]  (3.16 ns)
	'getelementptr' operation ('pow_reduce_anonymo_16', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [188]  (0 ns)
	'load' operation ('ssdm_int<65 + 1024 * 0, true>.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) on array 'pow_reduce_anonymo_8' [189]  (3.25 ns)

 <State 9>: 8.41ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [182]  (8.41 ns)

 <State 10>: 8.41ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [182]  (8.41 ns)

 <State 11>: 8.41ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) [182]  (8.41 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'mul' operation ('Elog2.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523) [123]  (8.62 ns)

 <State 13>: 8.62ns
The critical path consists of the following:
	'mul' operation ('Elog2.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523) [123]  (8.62 ns)

 <State 14>: 7.13ns
The critical path consists of the following:
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554) [210]  (3.55 ns)
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554) [213]  (3.58 ns)

 <State 15>: 8.06ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568) [220]  (8.06 ns)

 <State 16>: 8.06ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568) [220]  (8.06 ns)

 <State 17>: 7.49ns
The critical path consists of the following:
	'sub' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574) [222]  (1.92 ns)
	'select' operation ('ush', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574) [225]  (0.968 ns)
	'ashr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574) [228]  (0 ns)
	'select' operation ('select_ln1312', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574) [230]  (4.61 ns)

 <State 18>: 4.61ns
The critical path consists of the following:
	'ashr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:582) [237]  (0 ns)
	'select' operation ('select_ln581', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:581) [238]  (4.61 ns)

 <State 19>: 9.39ns
The critical path consists of the following:
	'mul' operation of DSP[246] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [243]  (3.36 ns)
	'add' operation of DSP[246] ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [246]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [250]  (2.32 ns)
	'select' operation ('select_ln805', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [252]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [253]  (0.687 ns)

 <State 20>: 8.59ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597) [255]  (8.59 ns)

 <State 21>: 5.97ns
The critical path consists of the following:
	'sub' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603) [259]  (2.71 ns)
	'getelementptr' operation ('pow_reduce_anonymo_17', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640) [263]  (0 ns)
	'load' operation ('exp_Z1.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640) on array 'pow_reduce_anonymo_11' [264]  (3.25 ns)

 <State 22>: 5.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) on array 'pow_reduce_anonymo' [268]  (3.25 ns)
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) [271]  (2.14 ns)

 <State 23>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[278] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645) [278]  (6.38 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645) [281]  (3.02 ns)
	'select' operation ('r_exp.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651) [284]  (0.687 ns)
	'icmp' operation ('icmp_ln849', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657) [288]  (1.13 ns)
	'or' operation ('or_ln657', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657) [289]  (0.978 ns)
	'and' operation ('and_ln657', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657) [310]  (0 ns)
	'or' operation ('or_ln849', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657) [313]  (0.978 ns)
	'and' operation ('tmp92', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657) [316]  (0 ns)
	'or' operation ('sel_tmp73104', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674) [323]  (0 ns)
	'and' operation ('or_cond', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674) [324]  (0.978 ns)
	'or' operation ('or_cond99', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674) [330]  (0.978 ns)

 <State 25>: 1.68ns
The critical path consists of the following:
	'select' operation ('newSel96', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460) [327]  (0 ns)
	'select' operation ('newSel100', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460) [331]  (0.698 ns)
	'select' operation ('newSel102', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674) [332]  (0 ns)
	'select' operation ('select_ln407', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407) [334]  (0 ns)
	'select' operation ('select_ln415', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415) [336]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
