{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622195976082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622195976093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 18:59:35 2021 " "Processing started: Fri May 28 18:59:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622195976093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195976093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_watch_second -c Verilog_watch_second " "Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_watch_second -c Verilog_watch_second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195976093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622195976707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622195976707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_watch_second.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_watch_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_watch_second " "Found entity 1: Verilog_watch_second" {  } { { "Verilog_watch_second.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195986748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195986754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2BCD.v(14) " "Verilog HDL information at bin2BCD.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "bin2BCD.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2BCD.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622195986760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195986761 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "year Verilog_watch_second.v(23) " "Verilog HDL Implicit Net warning at Verilog_watch_second.v(23): created implicit net for \"year\"" {  } { { "Verilog_watch_second.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986761 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "month Verilog_watch_second.v(24) " "Verilog HDL Implicit Net warning at Verilog_watch_second.v(24): created implicit net for \"month\"" {  } { { "Verilog_watch_second.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986761 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "day Verilog_watch_second.v(25) " "Verilog HDL Implicit Net warning at Verilog_watch_second.v(25): created implicit net for \"day\"" {  } { { "Verilog_watch_second.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Verilog_watch_second " "Elaborating entity \"Verilog_watch_second\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622195986801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "Verilog_watch_second.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986811 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(58) " "Verilog HDL warning at clock.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(59) " "Verilog HDL warning at clock.v(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 59 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(60) " "Verilog HDL warning at clock.v(60): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 60 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(61) " "Verilog HDL warning at clock.v(61): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 61 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(62) " "Verilog HDL warning at clock.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 62 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(63) " "Verilog HDL warning at clock.v(63): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 63 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "year clock.v(12) " "Output port \"year\" at clock.v(12) has no driver" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622195986812 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "month clock.v(12) " "Output port \"month\" at clock.v(12) has no driver" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622195986813 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "day clock.v(12) " "Output port \"day\" at clock.v(12) has no driver" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622195986813 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hour clock.v(12) " "Output port \"hour\" at clock.v(12) has no driver" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622195986813 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "minute clock.v(12) " "Output port \"minute\" at clock.v(12) has no driver" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622195986813 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "second clock.v(12) " "Output port \"second\" at clock.v(12) has no driver" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622195986813 "|Verilog_watch_second|clock:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "clkone_gen.v 1 1 " "Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkone_gen " "Found entity 1: clkone_gen" {  } { { "clkone_gen.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clkone_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622195986833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkone_gen clock:TIME\|clkone_gen:U0 " "Elaborating entity \"clkone_gen\" for hierarchy \"clock:TIME\|clkone_gen:U0\"" {  } { { "clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD bin2BCD:CON0 " "Elaborating entity \"bin2BCD\" for hierarchy \"bin2BCD:CON0\"" {  } { { "Verilog_watch_second.v" "CON0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622195986860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "Verilog_watch_second.v" "LCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_string.v 1 1 " "Using design file lcd_display_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_string " "Found entity 1: lcd_display_string" {  } { { "lcd_display_string.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622195986885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_string lcd_display_string:STR " "Elaborating entity \"lcd_display_string\" for hierarchy \"lcd_display_string:STR\"" {  } { { "Verilog_watch_second.v" "STR" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622195986908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622195986910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622195986910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "Verilog_watch_second.v" "DRV" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195986912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622195986914 "|Verilog_watch_second|lcd_driver:DRV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622195986914 "|Verilog_watch_second|lcd_driver:DRV"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622195987268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Verilog_watch_second.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622195987292 "|Verilog_watch_second|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622195987292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622195987352 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622195987658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/Verilog_watch_second.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/Verilog_watch_second.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195987691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622195987781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622195987781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622195987819 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622195987819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622195987819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622195987819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622195987846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 28 18:59:47 2021 " "Processing ended: Fri May 28 18:59:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622195987846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622195987846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622195987846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622195987846 ""}
