

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Tue Jul 15 22:53:40 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.453 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%roundKey_V_offset_re = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %roundKey_V_offset)" [AES_hls_cpp/aes_cipher.cpp:110]   --->   Operation 5 'read' 'roundKey_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i8 %roundKey_V_offset_re to i6" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 6 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %.loopexit" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %j, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln111 = icmp eq i3 %j_0, -4" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 9 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%j = add i3 %j_0, 1" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 11 'add' 'j' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %1, label %.preheader.preheader" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i3 %j_0 to i6" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 13 'zext' 'zext_ln1503' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.37ns)   --->   "%add_ln1503 = add i6 %trunc_ln1503, %zext_ln1503" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 14 'add' 'add_ln1503' <Predicate = (!icmp_ln111)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i6 %add_ln1503 to i64" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 15 'zext' 'zext_ln1503_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%roundKey_V_addr = getelementptr [44 x i32]* %roundKey_V, i64 0, i64 %zext_ln1503_1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 16 'getelementptr' 'roundKey_V_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 17 'br' <Predicate = (!icmp_ln111)> <Delay = 1.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:116]   --->   Operation 18 'ret' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln112 = icmp eq i3 %i_0, -4" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 20 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.18ns)   --->   "%i = add i3 %i_0, 1" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %.loopexit.loopexit, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i5 %tmp to i6" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 25 'zext' 'zext_ln719' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.36ns)   --->   "%add_ln719 = add i6 %zext_ln719, %zext_ln1503" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 26 'add' 'add_ln719' <Predicate = (!icmp_ln112)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln719_1 = zext i6 %add_ln719 to i64" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 27 'zext' 'zext_ln719_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln719_1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 28 'getelementptr' 'state_V_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i3 %i_0 to i2" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 29 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.66ns)   --->   "%roundKey_V_load = load i32* %roundKey_V_addr, align 4" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 30 'load' 'roundKey_V_load' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [2/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 31 'load' 'state_V_load' <Predicate = (!icmp_ln112)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln113, i3 0)" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.36ns)   --->   "%sub_ln113 = sub i5 -8, %shl_ln" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 34 'sub' 'sub_ln113' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%zext_ln113 = zext i5 %sub_ln113 to i32" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 35 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (2.66ns)   --->   "%roundKey_V_load = load i32* %roundKey_V_addr, align 4" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 36 'load' 'roundKey_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%lshr_ln1503 = lshr i32 %roundKey_V_load, %zext_ln113" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 37 'lshr' 'lshr_ln1503' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%trunc_ln1503_1 = trunc i32 %lshr_ln1503 to i8" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 38 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 39 'load' 'state_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (2.36ns) (out node of the LUT)   --->   "%xor_ln719 = xor i8 %state_V_load, %trunc_ln1503_1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 40 'xor' 'xor_ln719' <Predicate = true> <Delay = 2.36> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.42ns)   --->   "store i8 %xor_ln719, i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', AES_hls_cpp/aes_cipher.cpp:111) [8]  (1.18 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_hls_cpp/aes_cipher.cpp:111) [8]  (0 ns)
	'add' operation ('add_ln1503', AES_hls_cpp/aes_cipher.cpp:113) [15]  (1.38 ns)

 <State 3>: 2.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_hls_cpp/aes_cipher.cpp:112) [20]  (0 ns)
	'add' operation ('add_ln719', AES_hls_cpp/aes_cipher.cpp:113) [28]  (1.37 ns)
	'getelementptr' operation ('state_V_addr', AES_hls_cpp/aes_cipher.cpp:113) [30]  (0 ns)
	'load' operation ('state_V_load', AES_hls_cpp/aes_cipher.cpp:113) on array 'state_V' [38]  (1.43 ns)

 <State 4>: 6.45ns
The critical path consists of the following:
	'load' operation ('roundKey_V_load', AES_hls_cpp/aes_cipher.cpp:113) on array 'roundKey_V' [35]  (2.66 ns)
	'lshr' operation ('lshr_ln1503', AES_hls_cpp/aes_cipher.cpp:113) [36]  (0 ns)
	'xor' operation ('xor_ln719', AES_hls_cpp/aes_cipher.cpp:113) [39]  (2.36 ns)
	'store' operation ('store_ln113', AES_hls_cpp/aes_cipher.cpp:113) of variable 'xor_ln719', AES_hls_cpp/aes_cipher.cpp:113 on array 'state_V' [40]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
