<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1344" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1344{left:502px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_1344{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1344{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1344{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1344{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_1344{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_1344{left:69px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_1344{left:69px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1344{left:69px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_1344{left:69px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tb_1344{left:69px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1344{left:69px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1344{left:69px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_1344{left:69px;bottom:912px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tf_1344{left:69px;bottom:895px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tg_1344{left:69px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_1344{left:69px;bottom:855px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#ti_1344{left:69px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tj_1344{left:69px;bottom:799px;letter-spacing:0.13px;}
#tk_1344{left:69px;bottom:774px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tl_1344{left:69px;bottom:756px;letter-spacing:-0.12px;}
#tm_1344{left:90px;bottom:738px;letter-spacing:-0.14px;}
#tn_1344{left:145px;bottom:738px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#to_1344{left:90px;bottom:719px;letter-spacing:-0.09px;}
#tp_1344{left:117px;bottom:701px;letter-spacing:-0.12px;}
#tq_1344{left:337px;bottom:701px;letter-spacing:-0.12px;}
#tr_1344{left:145px;bottom:683px;letter-spacing:-0.13px;}
#ts_1344{left:145px;bottom:664px;letter-spacing:-0.1px;}
#tt_1344{left:337px;bottom:664px;letter-spacing:-0.12px;}
#tu_1344{left:172px;bottom:646px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tv_1344{left:117px;bottom:628px;letter-spacing:-0.07px;}
#tw_1344{left:69px;bottom:609px;letter-spacing:-0.11px;}
#tx_1344{left:69px;bottom:591px;letter-spacing:-0.13px;}
#ty_1344{left:69px;bottom:554px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tz_1344{left:69px;bottom:536px;letter-spacing:-0.12px;}
#t10_1344{left:90px;bottom:518px;letter-spacing:-0.14px;}
#t11_1344{left:145px;bottom:518px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t12_1344{left:90px;bottom:499px;letter-spacing:-0.14px;}
#t13_1344{left:145px;bottom:499px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_1344{left:392px;bottom:499px;letter-spacing:-0.12px;}
#t15_1344{left:69px;bottom:481px;letter-spacing:-0.11px;}
#t16_1344{left:69px;bottom:444px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_1344{left:69px;bottom:426px;letter-spacing:-0.12px;}
#t18_1344{left:90px;bottom:408px;letter-spacing:-0.14px;}
#t19_1344{left:145px;bottom:408px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1a_1344{left:90px;bottom:389px;letter-spacing:-0.09px;}
#t1b_1344{left:117px;bottom:371px;letter-spacing:-0.12px;}
#t1c_1344{left:337px;bottom:371px;letter-spacing:-0.12px;}
#t1d_1344{left:145px;bottom:353px;letter-spacing:-0.13px;}
#t1e_1344{left:145px;bottom:334px;letter-spacing:-0.1px;}
#t1f_1344{left:337px;bottom:334px;letter-spacing:-0.12px;}
#t1g_1344{left:172px;bottom:316px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1h_1344{left:117px;bottom:298px;letter-spacing:-0.07px;}
#t1i_1344{left:69px;bottom:279px;letter-spacing:-0.11px;}
#t1j_1344{left:69px;bottom:261px;letter-spacing:-0.12px;}
#t1k_1344{left:69px;bottom:243px;letter-spacing:-0.13px;}
#t1l_1344{left:69px;bottom:206px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1m_1344{left:69px;bottom:188px;letter-spacing:-0.12px;}
#t1n_1344{left:69px;bottom:169px;letter-spacing:-0.13px;}

.s1_1344{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1344{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1344{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1344{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1344{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_1344{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1344" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1344Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1344" style="-webkit-user-select: none;"><object width="935" height="1210" data="1344/1344.svg" type="image/svg+xml" id="pdf1344" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1344" class="t s1_1344">MOVSS—Move or Merge Scalar Single Precision Floating-Point Value </span>
<span id="t2_1344" class="t s2_1344">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1344" class="t s1_1344">4-124 </span><span id="t4_1344" class="t s1_1344">Vol. 2B </span>
<span id="t5_1344" class="t s3_1344">operand is an XMM registers, Bits (127:32) of the destination operand is cleared to all 0s, bits MAXVL:128 of the </span>
<span id="t6_1344" class="t s3_1344">destination operand remains unchanged. </span>
<span id="t7_1344" class="t s3_1344">VEX and EVEX encoded register-register syntax: Moves a scalar single precision floating-point value from the </span>
<span id="t8_1344" class="t s3_1344">second source operand (the third operand) to the low doubleword element of the destination operand (the first </span>
<span id="t9_1344" class="t s3_1344">operand). Bits 127:32 of the destination operand are copied from the first source operand (the second operand). </span>
<span id="ta_1344" class="t s3_1344">Bits (MAXVL-1:128) of the corresponding destination register are zeroed. </span>
<span id="tb_1344" class="t s3_1344">VEX and EVEX encoded memory load syntax: When the source operand is a memory location and destination </span>
<span id="tc_1344" class="t s3_1344">operand is an XMM registers, bits MAXVL:32 of the destination operand is cleared to all 0s. </span>
<span id="td_1344" class="t s3_1344">EVEX encoded versions: The low doubleword of the destination is updated according to the writemask. </span>
<span id="te_1344" class="t s3_1344">Note: For memory store form instruction “VMOVSS m32, xmm1”, VEX.vvvv is reserved and must be 1111b other- </span>
<span id="tf_1344" class="t s3_1344">wise instruction will #UD. For memory store form instruction “VMOVSS mv {k1}, xmm1”, EVEX.vvvv is reserved </span>
<span id="tg_1344" class="t s3_1344">and must be 1111b otherwise instruction will #UD. </span>
<span id="th_1344" class="t s3_1344">Software should ensure VMOVSS is encoded with VEX.L=0. Encoding VMOVSS with VEX.L=1 may encounter unpre- </span>
<span id="ti_1344" class="t s3_1344">dictable behavior across different processor generations. </span>
<span id="tj_1344" class="t s4_1344">Operation </span>
<span id="tk_1344" class="t s5_1344">VMOVSS (EVEX.LLIG.F3.0F.W0 11 /r When the Source Operand is Memory and the Destination is an XMM Register) </span>
<span id="tl_1344" class="t s6_1344">IF k1[0] or *no writemask* </span>
<span id="tm_1344" class="t s6_1344">THEN </span><span id="tn_1344" class="t s6_1344">DEST[31:0] := SRC[31:0] </span>
<span id="to_1344" class="t s6_1344">ELSE </span>
<span id="tp_1344" class="t s6_1344">IF *merging-masking* </span><span id="tq_1344" class="t s6_1344">; merging-masking </span>
<span id="tr_1344" class="t s6_1344">THEN *DEST[31:0] remains unchanged* </span>
<span id="ts_1344" class="t s6_1344">ELSE </span><span id="tt_1344" class="t s6_1344">; zeroing-masking </span>
<span id="tu_1344" class="t s6_1344">THEN DEST[31:0] := 0 </span>
<span id="tv_1344" class="t s6_1344">FI; </span>
<span id="tw_1344" class="t s6_1344">FI; </span>
<span id="tx_1344" class="t s6_1344">DEST[MAXVL-1:32] := 0 </span>
<span id="ty_1344" class="t s5_1344">VMOVSS (EVEX.LLIG.F3.0F.W0 10 /r When the Source Operand is an XMM Register and the Destination is Memory) </span>
<span id="tz_1344" class="t s6_1344">IF k1[0] or *no writemask* </span>
<span id="t10_1344" class="t s6_1344">THEN </span><span id="t11_1344" class="t s6_1344">DEST[31:0] := SRC[31:0] </span>
<span id="t12_1344" class="t s6_1344">ELSE </span><span id="t13_1344" class="t s6_1344">*DEST[31:0] remains unchanged* </span><span id="t14_1344" class="t s6_1344">; merging-masking </span>
<span id="t15_1344" class="t s6_1344">FI; </span>
<span id="t16_1344" class="t s5_1344">VMOVSS (EVEX.LLIG.F3.0F.W0 10/11 /r Where the Source and Destination are XMM Registers) </span>
<span id="t17_1344" class="t s6_1344">IF k1[0] or *no writemask* </span>
<span id="t18_1344" class="t s6_1344">THEN </span><span id="t19_1344" class="t s6_1344">DEST[31:0] := SRC2[31:0] </span>
<span id="t1a_1344" class="t s6_1344">ELSE </span>
<span id="t1b_1344" class="t s6_1344">IF *merging-masking* </span><span id="t1c_1344" class="t s6_1344">; merging-masking </span>
<span id="t1d_1344" class="t s6_1344">THEN *DEST[31:0] remains unchanged* </span>
<span id="t1e_1344" class="t s6_1344">ELSE </span><span id="t1f_1344" class="t s6_1344">; zeroing-masking </span>
<span id="t1g_1344" class="t s6_1344">THEN DEST[31:0] := 0 </span>
<span id="t1h_1344" class="t s6_1344">FI; </span>
<span id="t1i_1344" class="t s6_1344">FI; </span>
<span id="t1j_1344" class="t s6_1344">DEST[127:32] := SRC1[127:32] </span>
<span id="t1k_1344" class="t s6_1344">DEST[MAXVL-1:128] := 0 </span>
<span id="t1l_1344" class="t s5_1344">MOVSS (Legacy SSE Version When the Source and Destination Operands are Both XMM Registers) </span>
<span id="t1m_1344" class="t s6_1344">DEST[31:0] := SRC[31:0] </span>
<span id="t1n_1344" class="t s6_1344">DEST[MAXVL-1:32] (Unmodified) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
