Analysis & Synthesis report for parteoperativa
Tue Mar 21 11:47:44 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 21 11:47:44 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; parteoperativa                             ;
; Top-level Entity Name              ; parteoperativa                             ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 599                                        ;
;     Total combinational functions  ; 353                                        ;
;     Dedicated logic registers      ; 305                                        ;
; Total registers                    ; 305                                        ;
; Total pins                         ; 62                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; parteoperativa     ; parteoperativa     ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                 ; Library ;
+------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; I:/circuitosdigitais/labs/lab041/decod4x16.bdf ; yes             ; User Block Diagram/Schematic File        ; I:/circuitosdigitais/labs/lab041/decod4x16.bdf                                                               ;         ;
; decod3x8.bdf                                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/decod3x8.bdf                 ;         ;
; I:/circuitosdigitais/labs/lab041/decod2x4.bdf  ; yes             ; User Block Diagram/Schematic File        ; I:/circuitosdigitais/labs/lab041/decod2x4.bdf                                                                ;         ;
; ../lab08/ulaumbit.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/lab08/ulaumbit.bdf                    ;         ;
; ../lab08/ulaoitobits.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/lab08/ulaoitobits.bdf                 ;         ;
; ../lab08/lab0412.bdf                           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/lab08/lab0412.bdf                     ;         ;
; ../lab08/lab041.bdf                            ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/lab08/lab041.bdf                      ;         ;
; ../lab08/halfadder.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/lab08/halfadder.bdf                   ;         ;
; ../lab08/fulladder.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/lab08/fulladder.bdf                   ;         ;
; parteoperativa.bdf                             ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/parteoperativa.bdf           ;         ;
; pc.bdf                                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/pc.bdf                       ;         ;
; pcumbit.bdf                                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/pcumbit.bdf                  ;         ;
; registradorumbit.bdf                           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/registradorumbit.bdf         ;         ;
; registradoroitobits.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/registradoroitobits.bdf      ;         ;
; partedecontrole.bdf                            ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/partedecontrole.bdf          ;         ;
; mem.vhd                                        ; yes             ; User VHDL File                           ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/mem.vhd                      ;         ;
; contadortresbits.bdf                           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/contadortresbits.bdf         ;         ;
; decodneanderinstructions.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/decodneanderinstructions.bdf ;         ;
; uc.bdf                                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/uc.bdf                       ;         ;
; uc_mem_op.bdf                                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/uc_mem_op.bdf                ;         ;
; uc_jmp_op.bdf                                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/uc_jmp_op.bdf                ;         ;
; decodula.bdf                                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/decodula.bdf                 ;         ;
; registradordoisbits.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/registradordoisbits.bdf      ;         ;
; acumuladorumbit.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/circuitosdigitais/neander2/acumuladorumbit.bdf          ;         ;
; 21mux.bdf                                      ; yes             ; Megafunction                             ; d:/altera3/quartus/libraries/others/maxplus2/21mux.bdf                                                       ;         ;
; 2x8mux.bdf                                     ; yes             ; Megafunction                             ; d:/altera3/quartus/libraries/others/maxplus2/2x8mux.bdf                                                      ;         ;
+------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 599       ;
;                                             ;           ;
; Total combinational functions               ; 353       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 274       ;
;     -- 3 input functions                    ; 46        ;
;     -- <=2 input functions                  ; 33        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 353       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 305       ;
;     -- Dedicated logic registers            ; 305       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 62        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 305       ;
; Total fan-out                               ; 2560      ;
; Average fan-out                             ; 3.27      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
; |parteoperativa                ; 353 (0)           ; 305 (0)      ; 0           ; 0            ; 0       ; 0         ; 62   ; 0            ; |parteoperativa                                                                  ; work         ;
;    |Mem_Neander:inst1|         ; 237 (237)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|Mem_Neander:inst1                                                ; work         ;
;    |decodula:inst4|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|decodula:inst4                                                   ; work         ;
;    |partedecontrole:inst5|     ; 35 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5                                            ; work         ;
;       |contadortresbits:inst|  ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5|contadortresbits:inst                      ; work         ;
;       |decod3x8:decodcounter|  ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5|decod3x8:decodcounter                      ; work         ;
;          |decod2x4:inst7|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5|decod3x8:decodcounter|decod2x4:inst7       ; work         ;
;       |uc:inst1|               ; 28 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5|uc:inst1                                   ; work         ;
;          |uc_jmp_op:inst4|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5|uc:inst1|uc_jmp_op:inst4                   ; work         ;
;          |uc_mem_op:inst|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|partedecontrole:inst5|uc:inst1|uc_mem_op:inst                    ; work         ;
;    |pc:PC|                     ; 15 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC                                                            ; work         ;
;       |pcumbit:inst28|         ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst28                                             ; work         ;
;          |21mux:mux|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst28|21mux:mux                                   ; work         ;
;       |pcumbit:inst29|         ; 3 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst29                                             ; work         ;
;          |21mux:mux|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst29|21mux:mux                                   ; work         ;
;       |pcumbit:inst30|         ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst30                                             ; work         ;
;          |21mux:mux|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst30|21mux:mux                                   ; work         ;
;       |pcumbit:inst31|         ; 2 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst31                                             ; work         ;
;          |21mux:mux|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst31|21mux:mux                                   ; work         ;
;       |pcumbit:inst32|         ; 3 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst32                                             ; work         ;
;          |21mux:mux|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst32|21mux:mux                                   ; work         ;
;       |pcumbit:inst33|         ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst33                                             ; work         ;
;          |21mux:mux|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst33|21mux:mux                                   ; work         ;
;       |pcumbit:inst34|         ; 2 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst34                                             ; work         ;
;          |21mux:mux|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst34|21mux:mux                                   ; work         ;
;       |pcumbit:inst|           ; 2 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst                                               ; work         ;
;          |21mux:mux|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|pc:PC|pcumbit:inst|21mux:mux                                     ; work         ;
;    |registradordoisbits:inst7| ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradordoisbits:inst7                                        ; work         ;
;       |registradorumbit:inst2| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradordoisbits:inst7|registradorumbit:inst2                 ; work         ;
;       |registradorumbit:inst|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradordoisbits:inst7|registradorumbit:inst                  ; work         ;
;    |registradoroitobits:AC|    ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC                                           ; work         ;
;       |acumuladorumbit:inst11| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst11                    ; work         ;
;       |acumuladorumbit:inst12| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst12                    ; work         ;
;       |acumuladorumbit:inst13| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst13                    ; work         ;
;       |acumuladorumbit:inst14| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst14                    ; work         ;
;       |acumuladorumbit:inst15| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst15                    ; work         ;
;       |acumuladorumbit:inst16| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst16                    ; work         ;
;       |acumuladorumbit:inst|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:AC|acumuladorumbit:inst                      ; work         ;
;    |registradoroitobits:RDM1|  ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1                                         ; work         ;
;       |acumuladorumbit:inst11| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst11                  ; work         ;
;       |acumuladorumbit:inst12| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst12                  ; work         ;
;       |acumuladorumbit:inst13| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst13                  ; work         ;
;       |acumuladorumbit:inst14| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst14                  ; work         ;
;       |acumuladorumbit:inst15| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst15                  ; work         ;
;       |acumuladorumbit:inst16| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst16                  ; work         ;
;       |acumuladorumbit:inst17| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst17                  ; work         ;
;       |acumuladorumbit:inst|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM1|acumuladorumbit:inst                    ; work         ;
;    |registradoroitobits:RDM2|  ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM2                                         ; work         ;
;       |acumuladorumbit:inst14| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM2|acumuladorumbit:inst14                  ; work         ;
;       |acumuladorumbit:inst15| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM2|acumuladorumbit:inst15                  ; work         ;
;       |acumuladorumbit:inst16| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM2|acumuladorumbit:inst16                  ; work         ;
;       |acumuladorumbit:inst17| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM2|acumuladorumbit:inst17                  ; work         ;
;    |registradoroitobits:RDM|   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM                                          ; work         ;
;       |acumuladorumbit:inst11| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst11                   ; work         ;
;       |acumuladorumbit:inst12| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst12                   ; work         ;
;       |acumuladorumbit:inst13| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst13                   ; work         ;
;       |acumuladorumbit:inst14| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst14                   ; work         ;
;       |acumuladorumbit:inst15| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst15                   ; work         ;
;       |acumuladorumbit:inst16| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst16                   ; work         ;
;       |acumuladorumbit:inst17| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst17                   ; work         ;
;       |acumuladorumbit:inst|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:RDM|acumuladorumbit:inst                     ; work         ;
;    |registradoroitobits:REM|   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM                                          ; work         ;
;       |acumuladorumbit:inst11| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst11                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst11|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst12| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst12                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst12|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst13| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst13                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst13|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst14| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst14                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst14|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst15| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst15                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst15|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst16| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst16                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst16|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst17| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst17                   ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst17|21mux:inst1       ; work         ;
;       |acumuladorumbit:inst|   ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst                     ; work         ;
;          |21mux:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst|21mux:inst1         ; work         ;
;    |ulaoitobits:inst6|         ; 56 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6                                                ; work         ;
;       |ulaumbit:inst11|        ; 6 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst11                                ; work         ;
;          |fulladder:inst|      ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst11|fulladder:inst                 ; work         ;
;             |halfadder:inst1|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst11|fulladder:inst|halfadder:inst1 ; work         ;
;       |ulaumbit:inst12|        ; 7 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst12                                ; work         ;
;          |fulladder:inst|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst12|fulladder:inst                 ; work         ;
;       |ulaumbit:inst13|        ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst13                                ; work         ;
;          |fulladder:inst|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst13|fulladder:inst                 ; work         ;
;       |ulaumbit:inst15|        ; 7 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst15                                ; work         ;
;          |fulladder:inst|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst15|fulladder:inst                 ; work         ;
;       |ulaumbit:inst17|        ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst17                                ; work         ;
;          |fulladder:inst|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst17|fulladder:inst                 ; work         ;
;       |ulaumbit:inst19|        ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst19                                ; work         ;
;          |fulladder:inst|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst19|fulladder:inst                 ; work         ;
;       |ulaumbit:inst20|        ; 8 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst20                                ; work         ;
;          |lab0412:inst1|       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst20|lab0412:inst1                  ; work         ;
;             |lab041:inst1|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst20|lab0412:inst1|lab041:inst1     ; work         ;
;       |ulaumbit:inst|          ; 7 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst                                  ; work         ;
;          |fulladder:inst|      ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst|fulladder:inst                   ; work         ;
;             |halfadder:inst1|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parteoperativa|ulaoitobits:inst6|ulaumbit:inst|fulladder:inst|halfadder:inst1   ; work         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+----------------------------------------------------+-------------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                                ;
+----------------------------------------------------+-------------------------------------------------------------------+
; registradoroitobits:AC|acumuladorumbit:inst17|inst ; Merged with registradordoisbits:inst7|registradorumbit:inst2|inst ;
; Total Number of Removed Registers = 1              ;                                                                   ;
+----------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 305   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 259   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 292   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Mem_Neander:inst1|memdata[6][7]         ; 1       ;
; Mem_Neander:inst1|memdata[31][5]        ; 1       ;
; Mem_Neander:inst1|memdata[4][5]         ; 1       ;
; Mem_Neander:inst1|memdata[0][5]         ; 2       ;
; Mem_Neander:inst1|memdata[5][4]         ; 1       ;
; Mem_Neander:inst1|memdata[4][4]         ; 1       ;
; Mem_Neander:inst1|memdata[3][4]         ; 1       ;
; Mem_Neander:inst1|memdata[2][4]         ; 1       ;
; Mem_Neander:inst1|memdata[1][4]         ; 1       ;
; Mem_Neander:inst1|memdata[3][3]         ; 1       ;
; Mem_Neander:inst1|memdata[5][3]         ; 1       ;
; Mem_Neander:inst1|memdata[1][3]         ; 1       ;
; Mem_Neander:inst1|memdata[5][2]         ; 1       ;
; Mem_Neander:inst1|memdata[7][2]         ; 1       ;
; Mem_Neander:inst1|memdata[3][2]         ; 1       ;
; Mem_Neander:inst1|memdata[1][2]         ; 1       ;
; Mem_Neander:inst1|memdata[3][1]         ; 1       ;
; Mem_Neander:inst1|memdata[31][1]        ; 1       ;
; Mem_Neander:inst1|memdata[5][1]         ; 1       ;
; Mem_Neander:inst1|memdata[1][1]         ; 1       ;
; Mem_Neander:inst1|memdata[31][0]        ; 1       ;
; Mem_Neander:inst1|memdata[1][0]         ; 1       ;
; Total number of inverted registers = 22 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |parteoperativa|registradoroitobits:REM|acumuladorumbit:inst15|inst ;
; 99:1               ; 7 bits    ; 462 LEs       ; 0 LEs                ; 462 LEs                ; Yes        ; |parteoperativa|Mem_Neander:inst1|memdata[0][0]                     ;
; 35:1               ; 8 bits    ; 184 LEs       ; 168 LEs              ; 16 LEs                 ; No         ; |parteoperativa|Mem_Neander:inst1|data_out[7]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Mar 21 11:47:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neander -c parteoperativa
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i:/circuitosdigitais/labs/lab041/decod4x16.bdf
    Info (12023): Found entity 1: decod4x16
Info (12021): Found 1 design units, including 1 entities, in source file decod3x8.bdf
    Info (12023): Found entity 1: decod3x8
Info (12021): Found 1 design units, including 1 entities, in source file i:/circuitosdigitais/labs/lab041/decod2x4.bdf
    Info (12023): Found entity 1: decod2x4
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/circuitosdigitais/circuitosdigitais/lab08/ulaumbit.bdf
    Info (12023): Found entity 1: ulaumbit
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/circuitosdigitais/circuitosdigitais/lab08/ulaoitobits.bdf
    Info (12023): Found entity 1: ulaoitobits
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/circuitosdigitais/circuitosdigitais/lab08/lab0412.bdf
    Info (12023): Found entity 1: lab0412
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/circuitosdigitais/circuitosdigitais/lab08/lab041.bdf
    Info (12023): Found entity 1: lab041
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/circuitosdigitais/circuitosdigitais/lab08/halfadder.bdf
    Info (12023): Found entity 1: halfadder
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/circuitosdigitais/circuitosdigitais/lab08/fulladder.bdf
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file parteoperativa.bdf
    Info (12023): Found entity 1: parteoperativa
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file pcumbit.bdf
    Info (12023): Found entity 1: pcumbit
Info (12021): Found 1 design units, including 1 entities, in source file registradorumbit.bdf
    Info (12023): Found entity 1: registradorumbit
Info (12021): Found 1 design units, including 1 entities, in source file registradoroitobits.bdf
    Info (12023): Found entity 1: registradoroitobits
Info (12021): Found 1 design units, including 1 entities, in source file partedecontrole.bdf
    Info (12023): Found entity 1: partedecontrole
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: Mem_Neander-Behavior
    Info (12023): Found entity 1: Mem_Neander
Info (12021): Found 1 design units, including 1 entities, in source file contadortresbits.bdf
    Info (12023): Found entity 1: contadortresbits
Info (12021): Found 1 design units, including 1 entities, in source file decodneanderinstructions.bdf
    Info (12023): Found entity 1: decodneanderinstructions
Info (12021): Found 1 design units, including 1 entities, in source file uc.bdf
    Info (12023): Found entity 1: uc
Info (12021): Found 1 design units, including 1 entities, in source file uc_mem_op.bdf
    Info (12023): Found entity 1: uc_mem_op
Info (12021): Found 1 design units, including 1 entities, in source file uc_jmp_op.bdf
    Info (12023): Found entity 1: uc_jmp_op
Info (12021): Found 1 design units, including 1 entities, in source file decodula.bdf
    Info (12023): Found entity 1: decodula
Info (12021): Found 1 design units, including 1 entities, in source file registradordoisbits.bdf
    Info (12023): Found entity 1: registradordoisbits
Info (12127): Elaborating entity "parteoperativa" for the top level hierarchy
Info (12128): Elaborating entity "ulaoitobits" for hierarchy "ulaoitobits:inst6"
Info (12128): Elaborating entity "ulaumbit" for hierarchy "ulaoitobits:inst6|ulaumbit:inst20"
Info (12128): Elaborating entity "fulladder" for hierarchy "ulaoitobits:inst6|ulaumbit:inst20|fulladder:inst"
Info (12128): Elaborating entity "halfadder" for hierarchy "ulaoitobits:inst6|ulaumbit:inst20|fulladder:inst|halfadder:inst1"
Info (12128): Elaborating entity "lab0412" for hierarchy "ulaoitobits:inst6|ulaumbit:inst20|lab0412:inst1"
Info (12128): Elaborating entity "lab041" for hierarchy "ulaoitobits:inst6|ulaumbit:inst20|lab0412:inst1|lab041:inst2"
Info (12128): Elaborating entity "decodula" for hierarchy "decodula:inst4"
Warning (275009): Pin "ADD" not connected
Warning (275008): Primitive "GND" of instance "inst5" not used
Info (12128): Elaborating entity "partedecontrole" for hierarchy "partedecontrole:inst5"
Info (12128): Elaborating entity "uc" for hierarchy "partedecontrole:inst5|uc:inst1"
Info (12128): Elaborating entity "uc_jmp_op" for hierarchy "partedecontrole:inst5|uc:inst1|uc_jmp_op:inst4"
Info (12128): Elaborating entity "uc_mem_op" for hierarchy "partedecontrole:inst5|uc:inst1|uc_mem_op:inst"
Info (12128): Elaborating entity "decodneanderinstructions" for hierarchy "partedecontrole:inst5|decodneanderinstructions:inst2"
Warning (275008): Primitive "GND" of instance "inst2" not used
Warning (275008): Primitive "GND" of instance "inst4" not used
Warning (275008): Primitive "GND" of instance "inst5" not used
Warning (275008): Primitive "GND" of instance "inst8" not used
Warning (275008): Primitive "GND" of instance "inst9" not used
Info (12128): Elaborating entity "decod4x16" for hierarchy "partedecontrole:inst5|decodneanderinstructions:inst2|decod4x16:inst1"
Info (12128): Elaborating entity "decod2x4" for hierarchy "partedecontrole:inst5|decodneanderinstructions:inst2|decod4x16:inst1|decod2x4:inst17"
Info (12128): Elaborating entity "decod3x8" for hierarchy "partedecontrole:inst5|decod3x8:decodcounter"
Info (12128): Elaborating entity "contadortresbits" for hierarchy "partedecontrole:inst5|contadortresbits:inst"
Info (12128): Elaborating entity "registradoroitobits" for hierarchy "registradoroitobits:RDM2"
Warning (12125): Using design file acumuladorumbit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: acumuladorumbit
Info (12128): Elaborating entity "acumuladorumbit" for hierarchy "registradoroitobits:RDM2|acumuladorumbit:inst"
Info (12128): Elaborating entity "21mux" for hierarchy "registradoroitobits:RDM2|acumuladorumbit:inst|21mux:inst1"
Info (12130): Elaborated megafunction instantiation "registradoroitobits:RDM2|acumuladorumbit:inst|21mux:inst1"
Info (12128): Elaborating entity "Mem_Neander" for hierarchy "Mem_Neander:inst1"
Info (12128): Elaborating entity "2x8mux" for hierarchy "2x8mux:inst"
Info (12130): Elaborated megafunction instantiation "2x8mux:inst"
Info (12128): Elaborating entity "pc" for hierarchy "pc:PC"
Info (12128): Elaborating entity "pcumbit" for hierarchy "pc:PC|pcumbit:inst28"
Info (12128): Elaborating entity "registradordoisbits" for hierarchy "registradordoisbits:inst7"
Info (12128): Elaborating entity "registradorumbit" for hierarchy "registradordoisbits:inst7|registradorumbit:inst2"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 676 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 614 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Tue Mar 21 11:47:44 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


