// Seed: 395472366
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wor  id_2,
    input wor  id_3
);
  id_5(
      .id_0(id_3 << id_3), .id_1(1)
  ); id_6(
      .id_0(1), .id_1(id_2 - id_3), .id_2(id_3), .id_3(1'o0), .id_4(id_1), .id_5(id_2)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    output tri id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wire id_10,
    input wire id_11,
    input uwire id_12,
    output supply0 id_13
    , id_30,
    output wand id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    output tri1 id_18,
    output supply1 id_19,
    input wor id_20,
    output uwire id_21,
    output tri1 id_22,
    input tri id_23,
    input wor id_24,
    input tri1 id_25,
    output uwire id_26,
    input tri id_27,
    input tri id_28
);
  assign id_4 = id_16;
  wire id_31;
  module_0(
      id_25, id_1, id_5, id_11
  );
endmodule
