and2_output_verilog.v
/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/auto_3x3_osu/and2_output_verilog.v
./SRC/and2_autocheck_top_tb.v
/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/auto_3x3_osu/SRC/and2_autocheck_top_tb.v
