vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/byte_divider.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/SVmot_angle_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/UART_RX.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/Main.bdf
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/PWM_DCMotor.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/led_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/preliminary_control.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/pll/pll20_60khz.qip
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/pll/pll20_60khz.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/DCmot_PWM_cntrl_45_91.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/components/DCmot_PWM_cntrl_40_80.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testconswitchvelocity/Main3/db/pll20_60khz_altpll.v
design_name = Main
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Main, 1
instance = comp, \PWM_SVmot~output\, PWM_SVmot~output, Main, 1
instance = comp, \PWM_DCmot~output\, PWM_DCmot~output, Main, 1
instance = comp, \PWM_DCmot_rev~output\, PWM_DCmot_rev~output, Main, 1
instance = comp, \FRONT_LED~output\, FRONT_LED~output, Main, 1
instance = comp, \BACK_LED~output\, BACK_LED~output, Main, 1
instance = comp, \debug[7]~output\, debug[7]~output, Main, 1
instance = comp, \debug[6]~output\, debug[6]~output, Main, 1
instance = comp, \debug[5]~output\, debug[5]~output, Main, 1
instance = comp, \debug[4]~output\, debug[4]~output, Main, 1
instance = comp, \debug[3]~output\, debug[3]~output, Main, 1
instance = comp, \debug[2]~output\, debug[2]~output, Main, 1
instance = comp, \debug[1]~output\, debug[1]~output, Main, 1
instance = comp, \debug[0]~output\, debug[0]~output, Main, 1
instance = comp, \CLK~input\, CLK~input, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|pll1\, inst2|altpll_component|auto_generated|pll1, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Main, 1
instance = comp, \inst|Add0~0\, inst|Add0~0, Main, 1
instance = comp, \inst|counter[0]\, inst|counter[0], Main, 1
instance = comp, \inst|Add0~2\, inst|Add0~2, Main, 1
instance = comp, \inst|counter[1]\, inst|counter[1], Main, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, Main, 1
instance = comp, \inst|Add0~4\, inst|Add0~4, Main, 1
instance = comp, \inst|counter[2]\, inst|counter[2], Main, 1
instance = comp, \inst|Add0~6\, inst|Add0~6, Main, 1
instance = comp, \inst|counter[3]\, inst|counter[3], Main, 1
instance = comp, \inst|Add0~8\, inst|Add0~8, Main, 1
instance = comp, \inst|counter~1\, inst|counter~1, Main, 1
instance = comp, \inst|counter[4]\, inst|counter[4], Main, 1
instance = comp, \inst|Add0~10\, inst|Add0~10, Main, 1
instance = comp, \inst|counter~2\, inst|counter~2, Main, 1
instance = comp, \inst|counter[5]\, inst|counter[5], Main, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, Main, 1
instance = comp, \inst|Add0~18\, inst|Add0~18, Main, 1
instance = comp, \inst|Add0~20\, inst|Add0~20, Main, 1
instance = comp, \inst|counter~0\, inst|counter~0, Main, 1
instance = comp, \inst|counter[10]\, inst|counter[10], Main, 1
instance = comp, \inst|Add0~12\, inst|Add0~12, Main, 1
instance = comp, \inst|counter[6]\, inst|counter[6], Main, 1
instance = comp, \inst|Equal0~2\, inst|Equal0~2, Main, 1
instance = comp, \inst|Add0~14\, inst|Add0~14, Main, 1
instance = comp, \inst|counter~3\, inst|counter~3, Main, 1
instance = comp, \inst|counter[7]\, inst|counter[7], Main, 1
instance = comp, \inst|Add0~16\, inst|Add0~16, Main, 1
instance = comp, \inst|counter[8]\, inst|counter[8], Main, 1
instance = comp, \inst|counter[9]\, inst|counter[9], Main, 1
instance = comp, \inst|LessThan3~1\, inst|LessThan3~1, Main, 1
instance = comp, \inst|PWM_SVmot~2\, inst|PWM_SVmot~2, Main, 1
instance = comp, \inst|LessThan2~1\, inst|LessThan2~1, Main, 1
instance = comp, \inst|LessThan2~0\, inst|LessThan2~0, Main, 1
instance = comp, \inst|innercounter[3]~3\, inst|innercounter[3]~3, Main, 1
instance = comp, \inst|LessThan3~0\, inst|LessThan3~0, Main, 1
instance = comp, \inst|flag~4\, inst|flag~4, Main, 1
instance = comp, \EN_SW~input\, EN_SW~input, Main, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~15\, inst1|r_Clk_Count[0]~15, Main, 1
instance = comp, \i_RX_Serial~input\, i_RX_Serial~input, Main, 1
instance = comp, \inst1|r_RX_Data_R~feeder\, inst1|r_RX_Data_R~feeder, Main, 1
instance = comp, \inst1|r_RX_Data_R\, inst1|r_RX_Data_R, Main, 1
instance = comp, \inst1|r_RX_Data\, inst1|r_RX_Data, Main, 1
instance = comp, \inst1|LessThan1~2\, inst1|LessThan1~2, Main, 1
instance = comp, \inst1|LessThan1~0\, inst1|LessThan1~0, Main, 1
instance = comp, \inst1|LessThan1~1\, inst1|LessThan1~1, Main, 1
instance = comp, \inst1|LessThan1~3\, inst1|LessThan1~3, Main, 1
instance = comp, \inst1|Selector19~0\, inst1|Selector19~0, Main, 1
instance = comp, \inst1|Equal0~0\, inst1|Equal0~0, Main, 1
instance = comp, \inst1|Equal0~2\, inst1|Equal0~2, Main, 1
instance = comp, \inst1|Equal0~1\, inst1|Equal0~1, Main, 1
instance = comp, \inst1|Equal0~3\, inst1|Equal0~3, Main, 1
instance = comp, \inst1|Selector19~1\, inst1|Selector19~1, Main, 1
instance = comp, \inst1|Selector16~0\, inst1|Selector16~0, Main, 1
instance = comp, \inst1|Selector16~1\, inst1|Selector16~1, Main, 1
instance = comp, \inst1|r_Bit_Index[0]\, inst1|r_Bit_Index[0], Main, 1
instance = comp, \inst1|Selector14~1\, inst1|Selector14~1, Main, 1
instance = comp, \inst1|Selector14~0\, inst1|Selector14~0, Main, 1
instance = comp, \inst1|Selector14~2\, inst1|Selector14~2, Main, 1
instance = comp, \inst1|r_Bit_Index[2]~feeder\, inst1|r_Bit_Index[2]~feeder, Main, 1
instance = comp, \inst1|r_Bit_Index[2]\, inst1|r_Bit_Index[2], Main, 1
instance = comp, \inst1|Selector19~2\, inst1|Selector19~2, Main, 1
instance = comp, \inst1|Selector19~3\, inst1|Selector19~3, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Data_Bits\, inst1|r_SM_Main.s_RX_Data_Bits, Main, 1
instance = comp, \inst1|Selector15~0\, inst1|Selector15~0, Main, 1
instance = comp, \inst1|Selector15~1\, inst1|Selector15~1, Main, 1
instance = comp, \inst1|r_Bit_Index[1]\, inst1|r_Bit_Index[1], Main, 1
instance = comp, \inst1|Decoder0~1\, inst1|Decoder0~1, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit~0\, inst1|r_SM_Main.s_RX_Stop_Bit~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit\, inst1|r_SM_Main.s_RX_Stop_Bit, Main, 1
instance = comp, \inst1|r_SM_Main~7\, inst1|r_SM_Main~7, Main, 1
instance = comp, \inst1|r_SM_Main.s_Cleanup\, inst1|r_SM_Main.s_Cleanup, Main, 1
instance = comp, \inst1|Selector17~0\, inst1|Selector17~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_Idle\, inst1|r_SM_Main.s_Idle, Main, 1
instance = comp, \inst1|Selector18~0\, inst1|Selector18~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Start_Bit\, inst1|r_SM_Main.s_RX_Start_Bit, Main, 1
instance = comp, \inst1|r_Clk_Count[2]~41\, inst1|r_Clk_Count[2]~41, Main, 1
instance = comp, \inst1|r_Clk_Count[2]~43\, inst1|r_Clk_Count[2]~43, Main, 1
instance = comp, \inst1|r_Clk_Count[2]~42\, inst1|r_Clk_Count[2]~42, Main, 1
instance = comp, \inst1|r_Clk_Count[0]\, inst1|r_Clk_Count[0], Main, 1
instance = comp, \inst1|r_Clk_Count[1]~17\, inst1|r_Clk_Count[1]~17, Main, 1
instance = comp, \inst1|r_Clk_Count[1]\, inst1|r_Clk_Count[1], Main, 1
instance = comp, \inst1|r_Clk_Count[2]~19\, inst1|r_Clk_Count[2]~19, Main, 1
instance = comp, \inst1|r_Clk_Count[2]\, inst1|r_Clk_Count[2], Main, 1
instance = comp, \inst1|r_Clk_Count[3]~21\, inst1|r_Clk_Count[3]~21, Main, 1
instance = comp, \inst1|r_Clk_Count[3]\, inst1|r_Clk_Count[3], Main, 1
instance = comp, \inst1|r_Clk_Count[4]~23\, inst1|r_Clk_Count[4]~23, Main, 1
instance = comp, \inst1|r_Clk_Count[4]\, inst1|r_Clk_Count[4], Main, 1
instance = comp, \inst1|r_Clk_Count[5]~25\, inst1|r_Clk_Count[5]~25, Main, 1
instance = comp, \inst1|r_Clk_Count[5]\, inst1|r_Clk_Count[5], Main, 1
instance = comp, \inst1|r_Clk_Count[6]~27\, inst1|r_Clk_Count[6]~27, Main, 1
instance = comp, \inst1|r_Clk_Count[6]\, inst1|r_Clk_Count[6], Main, 1
instance = comp, \inst1|r_Clk_Count[7]~29\, inst1|r_Clk_Count[7]~29, Main, 1
instance = comp, \inst1|r_Clk_Count[7]\, inst1|r_Clk_Count[7], Main, 1
instance = comp, \inst1|r_Clk_Count[8]~31\, inst1|r_Clk_Count[8]~31, Main, 1
instance = comp, \inst1|r_Clk_Count[8]\, inst1|r_Clk_Count[8], Main, 1
instance = comp, \inst1|r_Clk_Count[9]~33\, inst1|r_Clk_Count[9]~33, Main, 1
instance = comp, \inst1|r_Clk_Count[9]\, inst1|r_Clk_Count[9], Main, 1
instance = comp, \inst1|r_Clk_Count[10]~35\, inst1|r_Clk_Count[10]~35, Main, 1
instance = comp, \inst1|r_Clk_Count[10]\, inst1|r_Clk_Count[10], Main, 1
instance = comp, \inst1|r_Clk_Count[11]~37\, inst1|r_Clk_Count[11]~37, Main, 1
instance = comp, \inst1|r_Clk_Count[11]\, inst1|r_Clk_Count[11], Main, 1
instance = comp, \inst1|r_Clk_Count[12]~39\, inst1|r_Clk_Count[12]~39, Main, 1
instance = comp, \inst1|r_Clk_Count[12]\, inst1|r_Clk_Count[12], Main, 1
instance = comp, \inst1|Decoder0~0\, inst1|Decoder0~0, Main, 1
instance = comp, \inst1|Decoder0~5\, inst1|Decoder0~5, Main, 1
instance = comp, \inst1|r_RX_Byte[3]~4\, inst1|r_RX_Byte[3]~4, Main, 1
instance = comp, \inst1|r_RX_Byte[3]\, inst1|r_RX_Byte[3], Main, 1
instance = comp, \inst1|Decoder0~6\, inst1|Decoder0~6, Main, 1
instance = comp, \inst1|r_RX_Byte[2]~5\, inst1|r_RX_Byte[2]~5, Main, 1
instance = comp, \inst1|r_RX_Byte[2]\, inst1|r_RX_Byte[2], Main, 1
instance = comp, \inst1|Decoder0~7\, inst1|Decoder0~7, Main, 1
instance = comp, \inst1|r_RX_Byte[1]~6\, inst1|r_RX_Byte[1]~6, Main, 1
instance = comp, \inst1|r_RX_Byte[1]\, inst1|r_RX_Byte[1], Main, 1
instance = comp, \inst1|Decoder0~8\, inst1|Decoder0~8, Main, 1
instance = comp, \inst1|r_RX_Byte[0]~7\, inst1|r_RX_Byte[0]~7, Main, 1
instance = comp, \inst1|r_RX_Byte[0]\, inst1|r_RX_Byte[0], Main, 1
instance = comp, \inst|flag~2\, inst|flag~2, Main, 1
instance = comp, \inst|flag~3\, inst|flag~3, Main, 1
instance = comp, \inst|flag\, inst|flag, Main, 1
instance = comp, \inst|innercounter~8\, inst|innercounter~8, Main, 1
instance = comp, \inst|LessThan3~2\, inst|LessThan3~2, Main, 1
instance = comp, \inst|innercounter[3]~4\, inst|innercounter[3]~4, Main, 1
instance = comp, \inst4|RX_data_OUT[0]~7\, inst4|RX_data_OUT[0]~7, Main, 1
instance = comp, \inst|innercounter[3]~5\, inst|innercounter[3]~5, Main, 1
instance = comp, \inst|innercounter[3]~9\, inst|innercounter[3]~9, Main, 1
instance = comp, \inst|innercounter[2]\, inst|innercounter[2], Main, 1
instance = comp, \inst|innercounter~2\, inst|innercounter~2, Main, 1
instance = comp, \inst|innercounter[0]\, inst|innercounter[0], Main, 1
instance = comp, \inst|innercounter~6\, inst|innercounter~6, Main, 1
instance = comp, \inst|innercounter[1]\, inst|innercounter[1], Main, 1
instance = comp, \inst|innercounter~7\, inst|innercounter~7, Main, 1
instance = comp, \inst|innercounter[3]\, inst|innercounter[3], Main, 1
instance = comp, \inst4|RX_data_OUT[3]~4\, inst4|RX_data_OUT[3]~4, Main, 1
instance = comp, \inst|PWM_SVmot~9\, inst|PWM_SVmot~9, Main, 1
instance = comp, \inst|process_0~0\, inst|process_0~0, Main, 1
instance = comp, \inst|process_0~1\, inst|process_0~1, Main, 1
instance = comp, \inst|PWM_SVmot~6\, inst|PWM_SVmot~6, Main, 1
instance = comp, \inst4|RX_data_OUT[2]~5\, inst4|RX_data_OUT[2]~5, Main, 1
instance = comp, \inst|PWM_SVmot~8\, inst|PWM_SVmot~8, Main, 1
instance = comp, \inst4|RX_data_OUT[1]~6\, inst4|RX_data_OUT[1]~6, Main, 1
instance = comp, \inst|PWM_SVmot~7\, inst|PWM_SVmot~7, Main, 1
instance = comp, \inst|PWM_SVmot~11\, inst|PWM_SVmot~11, Main, 1
instance = comp, \inst|LessThan2~2\, inst|LessThan2~2, Main, 1
instance = comp, \inst|PWM_SVmot~3\, inst|PWM_SVmot~3, Main, 1
instance = comp, \inst|PWM_SVmot~4\, inst|PWM_SVmot~4, Main, 1
instance = comp, \inst|PWM_SVmot~5\, inst|PWM_SVmot~5, Main, 1
instance = comp, \inst|PWM_SVmot~12\, inst|PWM_SVmot~12, Main, 1
instance = comp, \inst|PWM_SVmot~10\, inst|PWM_SVmot~10, Main, 1
instance = comp, \inst|PWM_SVmot\, inst|PWM_SVmot, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Main, 1
instance = comp, \inst5|U0_1|Add0~0\, inst5|U0_1|Add0~0, Main, 1
instance = comp, \inst5|U0_1|counter[0]\, inst5|U0_1|counter[0], Main, 1
instance = comp, \inst5|U0_1|Add0~2\, inst5|U0_1|Add0~2, Main, 1
instance = comp, \inst5|U0_1|counter[1]\, inst5|U0_1|counter[1], Main, 1
instance = comp, \inst5|U0_1|Add0~4\, inst5|U0_1|Add0~4, Main, 1
instance = comp, \inst5|U0_1|counter[2]\, inst5|U0_1|counter[2], Main, 1
instance = comp, \inst5|U0_1|Add0~6\, inst5|U0_1|Add0~6, Main, 1
instance = comp, \inst5|U0_1|counter[3]\, inst5|U0_1|counter[3], Main, 1
instance = comp, \inst5|U0_1|Add0~8\, inst5|U0_1|Add0~8, Main, 1
instance = comp, \inst5|U0_1|counter[4]\, inst5|U0_1|counter[4], Main, 1
instance = comp, \inst5|U0_1|Add0~10\, inst5|U0_1|Add0~10, Main, 1
instance = comp, \inst5|U0_1|counter~4\, inst5|U0_1|counter~4, Main, 1
instance = comp, \inst5|U0_1|counter[5]\, inst5|U0_1|counter[5], Main, 1
instance = comp, \inst5|U0_1|Add0~12\, inst5|U0_1|Add0~12, Main, 1
instance = comp, \inst5|U0_1|counter[6]\, inst5|U0_1|counter[6], Main, 1
instance = comp, \inst5|U0_1|Add0~14\, inst5|U0_1|Add0~14, Main, 1
instance = comp, \inst5|U0_1|counter[7]\, inst5|U0_1|counter[7], Main, 1
instance = comp, \inst5|U0_1|Equal0~2\, inst5|U0_1|Equal0~2, Main, 1
instance = comp, \inst5|U0_1|Equal0~3\, inst5|U0_1|Equal0~3, Main, 1
instance = comp, \inst5|U0_1|Add0~16\, inst5|U0_1|Add0~16, Main, 1
instance = comp, \inst5|U0_1|counter[8]\, inst5|U0_1|counter[8], Main, 1
instance = comp, \inst5|U0_1|Add0~18\, inst5|U0_1|Add0~18, Main, 1
instance = comp, \inst5|U0_1|counter~3\, inst5|U0_1|counter~3, Main, 1
instance = comp, \inst5|U0_1|counter[9]\, inst5|U0_1|counter[9], Main, 1
instance = comp, \inst5|U0_1|Equal0~1\, inst5|U0_1|Equal0~1, Main, 1
instance = comp, \inst5|U0_1|Equal0~0\, inst5|U0_1|Equal0~0, Main, 1
instance = comp, \inst5|U0_1|Equal0~4\, inst5|U0_1|Equal0~4, Main, 1
instance = comp, \inst5|U0_1|Add0~20\, inst5|U0_1|Add0~20, Main, 1
instance = comp, \inst5|U0_1|counter~0\, inst5|U0_1|counter~0, Main, 1
instance = comp, \inst5|U0_1|counter[10]\, inst5|U0_1|counter[10], Main, 1
instance = comp, \inst5|U0_1|Add0~22\, inst5|U0_1|Add0~22, Main, 1
instance = comp, \inst5|U0_1|counter~2\, inst5|U0_1|counter~2, Main, 1
instance = comp, \inst5|U0_1|counter[11]\, inst5|U0_1|counter[11], Main, 1
instance = comp, \inst5|U0_1|Add0~24\, inst5|U0_1|Add0~24, Main, 1
instance = comp, \inst5|U0_1|counter[12]\, inst5|U0_1|counter[12], Main, 1
instance = comp, \inst5|U0_1|Add0~26\, inst5|U0_1|Add0~26, Main, 1
instance = comp, \inst5|U0_1|counter[13]\, inst5|U0_1|counter[13], Main, 1
instance = comp, \inst5|U0_1|Add0~28\, inst5|U0_1|Add0~28, Main, 1
instance = comp, \inst5|U0_1|counter~1\, inst5|U0_1|counter~1, Main, 1
instance = comp, \inst5|U0_1|counter[14]\, inst5|U0_1|counter[14], Main, 1
instance = comp, \inst5|U0_1|LessThan1~1\, inst5|U0_1|LessThan1~1, Main, 1
instance = comp, \inst5|U0_1|LessThan1~2\, inst5|U0_1|LessThan1~2, Main, 1
instance = comp, \inst5|U0_1|LessThan0~1\, inst5|U0_1|LessThan0~1, Main, 1
instance = comp, \inst5|U0_1|LessThan1~0\, inst5|U0_1|LessThan1~0, Main, 1
instance = comp, \inst5|U0_1|LessThan1~3\, inst5|U0_1|LessThan1~3, Main, 1
instance = comp, \inst1|Decoder0~3\, inst1|Decoder0~3, Main, 1
instance = comp, \inst1|r_RX_Byte[5]~2\, inst1|r_RX_Byte[5]~2, Main, 1
instance = comp, \inst1|r_RX_Byte[5]\, inst1|r_RX_Byte[5], Main, 1
instance = comp, \inst1|Decoder0~4\, inst1|Decoder0~4, Main, 1
instance = comp, \inst1|r_RX_Byte[4]~3\, inst1|r_RX_Byte[4]~3, Main, 1
instance = comp, \inst1|r_RX_Byte[4]\, inst1|r_RX_Byte[4], Main, 1
instance = comp, \inst1|Decoder0~2\, inst1|Decoder0~2, Main, 1
instance = comp, \inst1|r_RX_Byte[6]~1\, inst1|r_RX_Byte[6]~1, Main, 1
instance = comp, \inst1|r_RX_Byte[6]\, inst1|r_RX_Byte[6], Main, 1
instance = comp, \inst5|U0_2|Equal1~0\, inst5|U0_2|Equal1~0, Main, 1
instance = comp, \inst5|U0_1|innercounter~3\, inst5|U0_1|innercounter~3, Main, 1
instance = comp, \inst5|U0_1|LessThan0~0\, inst5|U0_1|LessThan0~0, Main, 1
instance = comp, \inst5|U0_1|LessThan0~2\, inst5|U0_1|LessThan0~2, Main, 1
instance = comp, \inst5|U0_1|Add2~0\, inst5|U0_1|Add2~0, Main, 1
instance = comp, \inst5|U0_1|flag~1\, inst5|U0_1|flag~1, Main, 1
instance = comp, \inst5|U0_1|innercounter[2]~4\, inst5|U0_1|innercounter[2]~4, Main, 1
instance = comp, \inst5|U0_1|flag[0]\, inst5|U0_1|flag[0], Main, 1
instance = comp, \inst5|U0_1|Add2~2\, inst5|U0_1|Add2~2, Main, 1
instance = comp, \inst5|U0_1|flag~0\, inst5|U0_1|flag~0, Main, 1
instance = comp, \inst5|U0_1|flag[1]\, inst5|U0_1|flag[1], Main, 1
instance = comp, \inst5|U0_1|Add2~4\, inst5|U0_1|Add2~4, Main, 1
instance = comp, \inst5|U0_1|flag~2\, inst5|U0_1|flag~2, Main, 1
instance = comp, \inst5|U0_1|flag[2]\, inst5|U0_1|flag[2], Main, 1
instance = comp, \inst5|U0_1|Add2~6\, inst5|U0_1|Add2~6, Main, 1
instance = comp, \inst5|U0_1|flag[3]\, inst5|U0_1|flag[3], Main, 1
instance = comp, \inst5|U0_1|Add2~8\, inst5|U0_1|Add2~8, Main, 1
instance = comp, \inst5|U0_1|flag~3\, inst5|U0_1|flag~3, Main, 1
instance = comp, \inst5|U0_1|flag[4]\, inst5|U0_1|flag[4], Main, 1
instance = comp, \inst5|U0_1|Add2~10\, inst5|U0_1|Add2~10, Main, 1
instance = comp, \inst5|U0_1|flag~4\, inst5|U0_1|flag~4, Main, 1
instance = comp, \inst5|U0_1|flag[5]\, inst5|U0_1|flag[5], Main, 1
instance = comp, \inst5|U0_1|Add2~12\, inst5|U0_1|Add2~12, Main, 1
instance = comp, \inst5|U0_1|flag~5\, inst5|U0_1|flag~5, Main, 1
instance = comp, \inst5|U0_1|flag[6]\, inst5|U0_1|flag[6], Main, 1
instance = comp, \inst5|U0_1|Add2~14\, inst5|U0_1|Add2~14, Main, 1
instance = comp, \inst5|U0_1|flag[7]\, inst5|U0_1|flag[7], Main, 1
instance = comp, \inst5|U0_1|Add2~16\, inst5|U0_1|Add2~16, Main, 1
instance = comp, \inst5|U0_1|flag[8]\, inst5|U0_1|flag[8], Main, 1
instance = comp, \inst5|U0_1|Add2~18\, inst5|U0_1|Add2~18, Main, 1
instance = comp, \inst5|U0_1|flag[9]\, inst5|U0_1|flag[9], Main, 1
instance = comp, \inst5|U0_1|Add2~20\, inst5|U0_1|Add2~20, Main, 1
instance = comp, \inst5|U0_1|flag~6\, inst5|U0_1|flag~6, Main, 1
instance = comp, \inst5|U0_1|flag[10]\, inst5|U0_1|flag[10], Main, 1
instance = comp, \inst5|U0_1|Add2~22\, inst5|U0_1|Add2~22, Main, 1
instance = comp, \inst5|U0_1|flag[11]\, inst5|U0_1|flag[11], Main, 1
instance = comp, \inst5|U0_1|Add2~24\, inst5|U0_1|Add2~24, Main, 1
instance = comp, \inst5|U0_1|flag[12]\, inst5|U0_1|flag[12], Main, 1
instance = comp, \inst5|U0_1|Add2~26\, inst5|U0_1|Add2~26, Main, 1
instance = comp, \inst5|U0_1|flag[13]\, inst5|U0_1|flag[13], Main, 1
instance = comp, \inst5|U0_1|Add2~28\, inst5|U0_1|Add2~28, Main, 1
instance = comp, \inst5|U0_1|flag[14]\, inst5|U0_1|flag[14], Main, 1
instance = comp, \inst5|U0_1|Add2~30\, inst5|U0_1|Add2~30, Main, 1
instance = comp, \inst5|U0_1|flag[15]\, inst5|U0_1|flag[15], Main, 1
instance = comp, \inst5|U0_1|Add2~32\, inst5|U0_1|Add2~32, Main, 1
instance = comp, \inst5|U0_1|flag[16]\, inst5|U0_1|flag[16], Main, 1
instance = comp, \inst5|U0_1|Add2~34\, inst5|U0_1|Add2~34, Main, 1
instance = comp, \inst5|U0_1|flag[17]\, inst5|U0_1|flag[17], Main, 1
instance = comp, \inst5|U0_1|Add2~36\, inst5|U0_1|Add2~36, Main, 1
instance = comp, \inst5|U0_1|flag[18]\, inst5|U0_1|flag[18], Main, 1
instance = comp, \inst5|U0_1|Add2~38\, inst5|U0_1|Add2~38, Main, 1
instance = comp, \inst5|U0_1|flag[19]\, inst5|U0_1|flag[19], Main, 1
instance = comp, \inst5|U0_1|Add2~40\, inst5|U0_1|Add2~40, Main, 1
instance = comp, \inst5|U0_1|flag[20]\, inst5|U0_1|flag[20], Main, 1
instance = comp, \inst5|U0_1|Add2~42\, inst5|U0_1|Add2~42, Main, 1
instance = comp, \inst5|U0_1|flag[21]\, inst5|U0_1|flag[21], Main, 1
instance = comp, \inst5|U0_1|Add2~44\, inst5|U0_1|Add2~44, Main, 1
instance = comp, \inst5|U0_1|flag[22]\, inst5|U0_1|flag[22], Main, 1
instance = comp, \inst5|U0_1|Add2~46\, inst5|U0_1|Add2~46, Main, 1
instance = comp, \inst5|U0_1|flag[23]\, inst5|U0_1|flag[23], Main, 1
instance = comp, \inst5|U0_1|Equal2~6\, inst5|U0_1|Equal2~6, Main, 1
instance = comp, \inst5|U0_1|Equal2~5\, inst5|U0_1|Equal2~5, Main, 1
instance = comp, \inst5|U0_1|Equal2~7\, inst5|U0_1|Equal2~7, Main, 1
instance = comp, \inst5|U0_1|Add2~48\, inst5|U0_1|Add2~48, Main, 1
instance = comp, \inst5|U0_1|flag[24]\, inst5|U0_1|flag[24], Main, 1
instance = comp, \inst5|U0_1|Add2~50\, inst5|U0_1|Add2~50, Main, 1
instance = comp, \inst5|U0_1|flag[25]\, inst5|U0_1|flag[25], Main, 1
instance = comp, \inst5|U0_1|Add2~52\, inst5|U0_1|Add2~52, Main, 1
instance = comp, \inst5|U0_1|flag[26]\, inst5|U0_1|flag[26], Main, 1
instance = comp, \inst5|U0_1|Add2~54\, inst5|U0_1|Add2~54, Main, 1
instance = comp, \inst5|U0_1|flag[27]\, inst5|U0_1|flag[27], Main, 1
instance = comp, \inst5|U0_1|Add2~56\, inst5|U0_1|Add2~56, Main, 1
instance = comp, \inst5|U0_1|flag[28]\, inst5|U0_1|flag[28], Main, 1
instance = comp, \inst5|U0_1|Add2~58\, inst5|U0_1|Add2~58, Main, 1
instance = comp, \inst5|U0_1|flag[29]\, inst5|U0_1|flag[29], Main, 1
instance = comp, \inst5|U0_1|Add2~60\, inst5|U0_1|Add2~60, Main, 1
instance = comp, \inst5|U0_1|flag[30]\, inst5|U0_1|flag[30], Main, 1
instance = comp, \inst5|U0_1|Add2~62\, inst5|U0_1|Add2~62, Main, 1
instance = comp, \inst5|U0_1|flag[31]\, inst5|U0_1|flag[31], Main, 1
instance = comp, \inst5|U0_1|Equal2~9\, inst5|U0_1|Equal2~9, Main, 1
instance = comp, \inst5|U0_1|Equal2~3\, inst5|U0_1|Equal2~3, Main, 1
instance = comp, \inst5|U0_1|Equal2~0\, inst5|U0_1|Equal2~0, Main, 1
instance = comp, \inst5|U0_1|Equal2~2\, inst5|U0_1|Equal2~2, Main, 1
instance = comp, \inst5|U0_1|Equal2~1\, inst5|U0_1|Equal2~1, Main, 1
instance = comp, \inst5|U0_1|Equal2~4\, inst5|U0_1|Equal2~4, Main, 1
instance = comp, \inst5|U0_1|Equal2~8\, inst5|U0_1|Equal2~8, Main, 1
instance = comp, \inst5|U0_1|Equal2~10\, inst5|U0_1|Equal2~10, Main, 1
instance = comp, \inst5|U0_1|innercounter[2]~1\, inst5|U0_1|innercounter[2]~1, Main, 1
instance = comp, \inst5|U0_1|innercounter[1]\, inst5|U0_1|innercounter[1], Main, 1
instance = comp, \inst5|U0_1|innercounter~0\, inst5|U0_1|innercounter~0, Main, 1
instance = comp, \inst5|U0_1|innercounter[2]\, inst5|U0_1|innercounter[2], Main, 1
instance = comp, \inst5|U0_1|innercounter~2\, inst5|U0_1|innercounter~2, Main, 1
instance = comp, \inst5|U0_1|innercounter[0]\, inst5|U0_1|innercounter[0], Main, 1
instance = comp, \inst5|U0_1|PWM_DCmot~2\, inst5|U0_1|PWM_DCmot~2, Main, 1
instance = comp, \inst4|RX_data_OUT[5]~2\, inst4|RX_data_OUT[5]~2, Main, 1
instance = comp, \inst5|U0_1|PWM_DCmot~3\, inst5|U0_1|PWM_DCmot~3, Main, 1
instance = comp, \inst5|U0_1|PWM_DCmot~6\, inst5|U0_1|PWM_DCmot~6, Main, 1
instance = comp, \inst5|U0_1|PWM_DCmot~4\, inst5|U0_1|PWM_DCmot~4, Main, 1
instance = comp, \inst5|U0_1|PWM_DCmot~5\, inst5|U0_1|PWM_DCmot~5, Main, 1
instance = comp, \inst5|U0_1|PWM_DCmot\, inst5|U0_1|PWM_DCmot, Main, 1
instance = comp, \inst5|U0_2|PWM_DCmot~0\, inst5|U0_2|PWM_DCmot~0, Main, 1
instance = comp, \inst5|U0_2|PWM_DCmot~1\, inst5|U0_2|PWM_DCmot~1, Main, 1
instance = comp, \inst5|U0_2|PWM_DCmot~2\, inst5|U0_2|PWM_DCmot~2, Main, 1
instance = comp, \inst5|U0_2|PWM_DCmot~3\, inst5|U0_2|PWM_DCmot~3, Main, 1
instance = comp, \inst5|U0_2|PWM_DCmot~4\, inst5|U0_2|PWM_DCmot~4, Main, 1
instance = comp, \inst5|U0_2|PWM_DCmot\, inst5|U0_2|PWM_DCmot, Main, 1
instance = comp, \SW1~input\, SW1~input, Main, 1
instance = comp, \inst1|r_RX_Byte[7]~0\, inst1|r_RX_Byte[7]~0, Main, 1
instance = comp, \inst1|r_RX_Byte[7]\, inst1|r_RX_Byte[7], Main, 1
instance = comp, \inst4|RX_data_OUT[7]~0\, inst4|RX_data_OUT[7]~0, Main, 1
instance = comp, \inst5|PWM_DCmot~0\, inst5|PWM_DCmot~0, Main, 1
instance = comp, \inst5|PWM_DCmot\, inst5|PWM_DCmot, Main, 1
instance = comp, \inst5|U_rev_2|Equal1~0\, inst5|U_rev_2|Equal1~0, Main, 1
instance = comp, \inst5|U_rev1|Add2~0\, inst5|U_rev1|Add2~0, Main, 1
instance = comp, \inst5|U_rev1|flag~1\, inst5|U_rev1|flag~1, Main, 1
instance = comp, \inst5|U_rev1|innercounter[2]~4\, inst5|U_rev1|innercounter[2]~4, Main, 1
instance = comp, \inst5|U_rev1|flag[0]\, inst5|U_rev1|flag[0], Main, 1
instance = comp, \inst5|U_rev1|Add2~2\, inst5|U_rev1|Add2~2, Main, 1
instance = comp, \inst5|U_rev1|flag~0\, inst5|U_rev1|flag~0, Main, 1
instance = comp, \inst5|U_rev1|flag[1]\, inst5|U_rev1|flag[1], Main, 1
instance = comp, \inst5|U_rev1|Add2~4\, inst5|U_rev1|Add2~4, Main, 1
instance = comp, \inst5|U_rev1|flag~2\, inst5|U_rev1|flag~2, Main, 1
instance = comp, \inst5|U_rev1|flag[2]\, inst5|U_rev1|flag[2], Main, 1
instance = comp, \inst5|U_rev1|Add2~6\, inst5|U_rev1|Add2~6, Main, 1
instance = comp, \inst5|U_rev1|flag[3]\, inst5|U_rev1|flag[3], Main, 1
instance = comp, \inst5|U_rev1|Add2~8\, inst5|U_rev1|Add2~8, Main, 1
instance = comp, \inst5|U_rev1|flag~3\, inst5|U_rev1|flag~3, Main, 1
instance = comp, \inst5|U_rev1|flag[4]\, inst5|U_rev1|flag[4], Main, 1
instance = comp, \inst5|U_rev1|Add2~10\, inst5|U_rev1|Add2~10, Main, 1
instance = comp, \inst5|U_rev1|flag~4\, inst5|U_rev1|flag~4, Main, 1
instance = comp, \inst5|U_rev1|flag[5]\, inst5|U_rev1|flag[5], Main, 1
instance = comp, \inst5|U_rev1|Add2~12\, inst5|U_rev1|Add2~12, Main, 1
instance = comp, \inst5|U_rev1|flag~5\, inst5|U_rev1|flag~5, Main, 1
instance = comp, \inst5|U_rev1|flag[6]\, inst5|U_rev1|flag[6], Main, 1
instance = comp, \inst5|U_rev1|Add2~14\, inst5|U_rev1|Add2~14, Main, 1
instance = comp, \inst5|U_rev1|flag[7]\, inst5|U_rev1|flag[7], Main, 1
instance = comp, \inst5|U_rev1|Add2~16\, inst5|U_rev1|Add2~16, Main, 1
instance = comp, \inst5|U_rev1|flag[8]\, inst5|U_rev1|flag[8], Main, 1
instance = comp, \inst5|U_rev1|Add2~18\, inst5|U_rev1|Add2~18, Main, 1
instance = comp, \inst5|U_rev1|flag[9]\, inst5|U_rev1|flag[9], Main, 1
instance = comp, \inst5|U_rev1|Add2~20\, inst5|U_rev1|Add2~20, Main, 1
instance = comp, \inst5|U_rev1|flag~6\, inst5|U_rev1|flag~6, Main, 1
instance = comp, \inst5|U_rev1|flag[10]\, inst5|U_rev1|flag[10], Main, 1
instance = comp, \inst5|U_rev1|Add2~22\, inst5|U_rev1|Add2~22, Main, 1
instance = comp, \inst5|U_rev1|flag[11]\, inst5|U_rev1|flag[11], Main, 1
instance = comp, \inst5|U_rev1|Add2~24\, inst5|U_rev1|Add2~24, Main, 1
instance = comp, \inst5|U_rev1|flag[12]\, inst5|U_rev1|flag[12], Main, 1
instance = comp, \inst5|U_rev1|Add2~26\, inst5|U_rev1|Add2~26, Main, 1
instance = comp, \inst5|U_rev1|flag[13]\, inst5|U_rev1|flag[13], Main, 1
instance = comp, \inst5|U_rev1|Add2~28\, inst5|U_rev1|Add2~28, Main, 1
instance = comp, \inst5|U_rev1|flag[14]\, inst5|U_rev1|flag[14], Main, 1
instance = comp, \inst5|U_rev1|Add2~30\, inst5|U_rev1|Add2~30, Main, 1
instance = comp, \inst5|U_rev1|flag[15]\, inst5|U_rev1|flag[15], Main, 1
instance = comp, \inst5|U_rev1|Add2~32\, inst5|U_rev1|Add2~32, Main, 1
instance = comp, \inst5|U_rev1|flag[16]\, inst5|U_rev1|flag[16], Main, 1
instance = comp, \inst5|U_rev1|Add2~34\, inst5|U_rev1|Add2~34, Main, 1
instance = comp, \inst5|U_rev1|flag[17]\, inst5|U_rev1|flag[17], Main, 1
instance = comp, \inst5|U_rev1|Add2~36\, inst5|U_rev1|Add2~36, Main, 1
instance = comp, \inst5|U_rev1|flag[18]\, inst5|U_rev1|flag[18], Main, 1
instance = comp, \inst5|U_rev1|Add2~38\, inst5|U_rev1|Add2~38, Main, 1
instance = comp, \inst5|U_rev1|flag[19]\, inst5|U_rev1|flag[19], Main, 1
instance = comp, \inst5|U_rev1|Add2~40\, inst5|U_rev1|Add2~40, Main, 1
instance = comp, \inst5|U_rev1|flag[20]\, inst5|U_rev1|flag[20], Main, 1
instance = comp, \inst5|U_rev1|Add2~42\, inst5|U_rev1|Add2~42, Main, 1
instance = comp, \inst5|U_rev1|flag[21]\, inst5|U_rev1|flag[21], Main, 1
instance = comp, \inst5|U_rev1|Add2~44\, inst5|U_rev1|Add2~44, Main, 1
instance = comp, \inst5|U_rev1|flag[22]\, inst5|U_rev1|flag[22], Main, 1
instance = comp, \inst5|U_rev1|Add2~46\, inst5|U_rev1|Add2~46, Main, 1
instance = comp, \inst5|U_rev1|flag[23]\, inst5|U_rev1|flag[23], Main, 1
instance = comp, \inst5|U_rev1|Add2~48\, inst5|U_rev1|Add2~48, Main, 1
instance = comp, \inst5|U_rev1|flag[24]\, inst5|U_rev1|flag[24], Main, 1
instance = comp, \inst5|U_rev1|Add2~50\, inst5|U_rev1|Add2~50, Main, 1
instance = comp, \inst5|U_rev1|flag[25]\, inst5|U_rev1|flag[25], Main, 1
instance = comp, \inst5|U_rev1|Add2~52\, inst5|U_rev1|Add2~52, Main, 1
instance = comp, \inst5|U_rev1|flag[26]\, inst5|U_rev1|flag[26], Main, 1
instance = comp, \inst5|U_rev1|Add2~54\, inst5|U_rev1|Add2~54, Main, 1
instance = comp, \inst5|U_rev1|flag[27]\, inst5|U_rev1|flag[27], Main, 1
instance = comp, \inst5|U_rev1|Add2~56\, inst5|U_rev1|Add2~56, Main, 1
instance = comp, \inst5|U_rev1|flag[28]\, inst5|U_rev1|flag[28], Main, 1
instance = comp, \inst5|U_rev1|Add2~58\, inst5|U_rev1|Add2~58, Main, 1
instance = comp, \inst5|U_rev1|flag[29]\, inst5|U_rev1|flag[29], Main, 1
instance = comp, \inst5|U_rev1|Add2~60\, inst5|U_rev1|Add2~60, Main, 1
instance = comp, \inst5|U_rev1|flag[30]\, inst5|U_rev1|flag[30], Main, 1
instance = comp, \inst5|U_rev1|Add2~62\, inst5|U_rev1|Add2~62, Main, 1
instance = comp, \inst5|U_rev1|flag[31]\, inst5|U_rev1|flag[31], Main, 1
instance = comp, \inst5|U_rev1|Equal2~9\, inst5|U_rev1|Equal2~9, Main, 1
instance = comp, \inst5|U_rev1|Equal2~5\, inst5|U_rev1|Equal2~5, Main, 1
instance = comp, \inst5|U_rev1|Equal2~6\, inst5|U_rev1|Equal2~6, Main, 1
instance = comp, \inst5|U_rev1|Equal2~7\, inst5|U_rev1|Equal2~7, Main, 1
instance = comp, \inst5|U_rev1|Equal2~2\, inst5|U_rev1|Equal2~2, Main, 1
instance = comp, \inst5|U_rev1|Equal2~1\, inst5|U_rev1|Equal2~1, Main, 1
instance = comp, \inst5|U_rev1|Equal2~3\, inst5|U_rev1|Equal2~3, Main, 1
instance = comp, \inst5|U_rev1|Equal2~0\, inst5|U_rev1|Equal2~0, Main, 1
instance = comp, \inst5|U_rev1|Equal2~4\, inst5|U_rev1|Equal2~4, Main, 1
instance = comp, \inst5|U_rev1|Equal2~8\, inst5|U_rev1|Equal2~8, Main, 1
instance = comp, \inst5|U_rev1|Equal2~10\, inst5|U_rev1|Equal2~10, Main, 1
instance = comp, \inst5|U_rev1|innercounter~2\, inst5|U_rev1|innercounter~2, Main, 1
instance = comp, \inst5|U_rev1|innercounter[2]~1\, inst5|U_rev1|innercounter[2]~1, Main, 1
instance = comp, \inst5|U_rev1|innercounter[1]\, inst5|U_rev1|innercounter[1], Main, 1
instance = comp, \inst5|U_rev1|innercounter~3\, inst5|U_rev1|innercounter~3, Main, 1
instance = comp, \inst5|U_rev1|innercounter[0]\, inst5|U_rev1|innercounter[0], Main, 1
instance = comp, \inst5|U_rev1|innercounter~0\, inst5|U_rev1|innercounter~0, Main, 1
instance = comp, \inst5|U_rev1|innercounter[2]\, inst5|U_rev1|innercounter[2], Main, 1
instance = comp, \inst5|U_rev1|PWM_DCmot~6\, inst5|U_rev1|PWM_DCmot~6, Main, 1
instance = comp, \inst5|U_rev1|PWM_DCmot~7\, inst5|U_rev1|PWM_DCmot~7, Main, 1
instance = comp, \inst5|U_rev1|PWM_DCmot~4\, inst5|U_rev1|PWM_DCmot~4, Main, 1
instance = comp, \inst5|U_rev1|PWM_DCmot~5\, inst5|U_rev1|PWM_DCmot~5, Main, 1
instance = comp, \inst5|U_rev1|PWM_DCmot\, inst5|U_rev1|PWM_DCmot, Main, 1
instance = comp, \inst5|U_rev_2|PWM_DCmot~0\, inst5|U_rev_2|PWM_DCmot~0, Main, 1
instance = comp, \inst5|U_rev_2|PWM_DCmot\, inst5|U_rev_2|PWM_DCmot, Main, 1
instance = comp, \inst5|PWM_DCmot_rev~0\, inst5|PWM_DCmot_rev~0, Main, 1
instance = comp, \inst5|PWM_DCmot_rev\, inst5|PWM_DCmot_rev, Main, 1
instance = comp, \SW2~input\, SW2~input, Main, 1
instance = comp, \SW3~input\, SW3~input, Main, 1
instance = comp, \inst7|Mux0~0\, inst7|Mux0~0, Main, 1
instance = comp, \inst7|Mux1~0\, inst7|Mux1~0, Main, 1
instance = comp, \inst4|RX_data_OUT[6]~1\, inst4|RX_data_OUT[6]~1, Main, 1
instance = comp, \inst4|RX_data_OUT[4]~3\, inst4|RX_data_OUT[4]~3, Main, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Main, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, Main, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, Main, 1
