
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -5.32

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.40

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.40

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   1.09 source latency fdct_zigzag.dct_mod.dct_block_1.dct_unit_0.macu.result[1]$_DFFE_PP_/CLK ^
  -1.34 target latency fdct_zigzag.dct_mod.dct_block_1.dct_unit_0.macu.result[15]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.25 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[2]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.11    0.22    0.16    1.76 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.22    0.00    1.76 ^ qnr.qnt_cnt[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    0.33 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.03    0.52 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.15    0.66 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.08    0.01    0.67 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.16    0.43    0.33    1.00 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.43    0.01    1.01 ^ clkbuf_leaf_135_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    29    0.23    0.11    0.21    1.23 ^ clkbuf_leaf_135_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_135_clk (net)
                  0.11    0.00    1.23 ^ qnr.qnt_cnt[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.23   clock reconvergence pessimism
                          0.26    1.49   library removal time
                                  1.49   data required time
-----------------------------------------------------------------------------
                                  1.49   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    0.33 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.03    0.52 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.15    0.66 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.08    0.01    0.67 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.16    0.43    0.33    1.00 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.43    0.03    1.03 ^ clkbuf_leaf_132_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.24    0.11    0.22    1.25 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_132_clk (net)
                  0.11    0.00    1.25 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.40    1.65 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.08    0.00    1.65 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    0.33 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.03    0.52 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.15    0.66 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.08    0.01    0.67 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.16    0.43    0.33    1.00 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.43    0.03    1.03 ^ clkbuf_leaf_132_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.24    0.11    0.22    1.25 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_132_clk (net)
                  0.11    0.00    1.25 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.25   clock reconvergence pessimism
                          0.09    1.34   library hold time
                                  1.34   data required time
-----------------------------------------------------------------------------
                                  1.34   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.11    0.22    0.16    1.76 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.84    0.32    2.08 ^ fdct_zigzag.dct_mod.dddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.08   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.34    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    8.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    8.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    8.33 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    8.49 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.12    0.03    8.52 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.67 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.01    8.67 ^ clkbuf_4_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.71    0.27    0.25    8.92 ^ clkbuf_4_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3__leaf_clk (net)
                  0.27    0.02    8.94 ^ clkbuf_leaf_172_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.20    0.10    0.18    9.12 ^ clkbuf_leaf_172_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_172_clk (net)
                  0.10    0.00    9.12 ^ fdct_zigzag.dct_mod.dddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    9.12   clock reconvergence pessimism
                         -0.22    8.91   library recovery time
                                  8.91   data required time
-----------------------------------------------------------------------------
                                  8.91   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    0.33 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.02    0.51 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.66 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.01    0.67 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.52    0.38    1.06 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.52    0.03    1.09 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    23    0.21    0.11    0.22    1.31 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_144_clk (net)
                  0.11    0.01    1.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     2    0.04    0.10    0.46    1.78 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.10    0.00    1.78 v rebuffer49/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.06    0.06    0.14    1.92 v rebuffer49/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net97 (net)
                  0.06    0.00    1.92 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.42    0.15    0.17    2.09 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net46 (net)
                  0.18    0.04    2.12 v _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     8    0.66    0.08    0.17    2.29 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.56    0.22    2.52 v rebuffer8/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     4    0.38    0.13    0.29    2.81 v rebuffer8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net53 (net)
                  0.26    0.09    2.89 v rebuffer9/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     5    0.13    0.21    0.32    3.21 v rebuffer9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net54 (net)
                  0.21    0.01    3.22 v rebuffer10/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.03    0.21    0.72    3.95 v rebuffer10/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         net55 (net)
                  0.21    0.00    3.95 v _061566_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.07    0.17    0.26    4.21 v _061566_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _056315_ (net)
                  0.17    0.00    4.21 v _061567_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.10    0.19    0.16    4.37 ^ _061567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _042955_ (net)
                  0.19    0.00    4.37 ^ _097601_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.18    0.48    4.85 v _097601_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _043026_ (net)
                  0.18    0.00    4.85 v _097638_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.53    5.38 ^ _097638_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043147_ (net)
                  0.15    0.00    5.38 ^ _068818_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.46 v _068818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _043150_ (net)
                  0.09    0.00    5.46 v _097639_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    5.97 ^ _097639_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043153_ (net)
                  0.15    0.00    5.98 ^ _064235_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    6.05 v _064235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _043154_ (net)
                  0.08    0.00    6.05 v _097640_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.51    6.56 ^ _097640_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043156_ (net)
                  0.17    0.00    6.56 ^ _097645_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.20    0.47    7.02 v _097645_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043177_ (net)
                  0.20    0.00    7.02 v _097646_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.35    7.38 v _097646_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043178_ (net)
                  0.15    0.00    7.38 v _074228_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.68    8.06 ^ _074228_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _008232_ (net)
                  0.10    0.00    8.06 ^ _074231_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.56    8.62 v _074231_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _008235_ (net)
                  0.10    0.00    8.62 v _074232_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.32    8.94 ^ _074232_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _008236_ (net)
                  0.08    0.00    8.94 ^ _074236_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.29    9.23 v _074236_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _008240_ (net)
                  0.08    0.00    9.23 v _074238_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    9.44 v _074238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _000598_ (net)
                  0.07    0.00    9.44 v fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.44   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.34    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    8.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    8.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    8.33 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    8.49 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.12    0.03    8.52 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.67 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.01    8.67 ^ clkbuf_4_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.71    0.27    0.24    8.92 ^ clkbuf_4_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2__leaf_clk (net)
                  0.27    0.02    8.93 ^ clkbuf_leaf_184_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.22    0.10    0.19    9.12 ^ clkbuf_leaf_184_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_184_clk (net)
                  0.10    0.00    9.12 ^ fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    9.12   clock reconvergence pessimism
                         -0.08    9.04   library setup time
                                  9.04   data required time
-----------------------------------------------------------------------------
                                  9.04   data required time
                                 -9.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.11    0.22    0.16    1.76 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.84    0.32    2.08 ^ fdct_zigzag.dct_mod.dddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.08   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.34    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    8.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    8.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    8.33 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    8.49 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.12    0.03    8.52 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.67 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.01    8.67 ^ clkbuf_4_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.71    0.27    0.25    8.92 ^ clkbuf_4_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3__leaf_clk (net)
                  0.27    0.02    8.94 ^ clkbuf_leaf_172_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.20    0.10    0.18    9.12 ^ clkbuf_leaf_172_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_172_clk (net)
                  0.10    0.00    9.12 ^ fdct_zigzag.dct_mod.dddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    9.12   clock reconvergence pessimism
                         -0.22    8.91   library recovery time
                                  8.91   data required time
-----------------------------------------------------------------------------
                                  8.91   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    0.33 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.02    0.51 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.66 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.01    0.67 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.52    0.38    1.06 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.52    0.03    1.09 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    23    0.21    0.11    0.22    1.31 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_144_clk (net)
                  0.11    0.01    1.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     2    0.04    0.10    0.46    1.78 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.10    0.00    1.78 v rebuffer49/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.06    0.06    0.14    1.92 v rebuffer49/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net97 (net)
                  0.06    0.00    1.92 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.42    0.15    0.17    2.09 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net46 (net)
                  0.18    0.04    2.12 v _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     8    0.66    0.08    0.17    2.29 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.56    0.22    2.52 v rebuffer8/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     4    0.38    0.13    0.29    2.81 v rebuffer8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net53 (net)
                  0.26    0.09    2.89 v rebuffer9/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     5    0.13    0.21    0.32    3.21 v rebuffer9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net54 (net)
                  0.21    0.01    3.22 v rebuffer10/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.03    0.21    0.72    3.95 v rebuffer10/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         net55 (net)
                  0.21    0.00    3.95 v _061566_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.07    0.17    0.26    4.21 v _061566_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _056315_ (net)
                  0.17    0.00    4.21 v _061567_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.10    0.19    0.16    4.37 ^ _061567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _042955_ (net)
                  0.19    0.00    4.37 ^ _097601_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.18    0.48    4.85 v _097601_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _043026_ (net)
                  0.18    0.00    4.85 v _097638_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.53    5.38 ^ _097638_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043147_ (net)
                  0.15    0.00    5.38 ^ _068818_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.46 v _068818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _043150_ (net)
                  0.09    0.00    5.46 v _097639_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    5.97 ^ _097639_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043153_ (net)
                  0.15    0.00    5.98 ^ _064235_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    6.05 v _064235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _043154_ (net)
                  0.08    0.00    6.05 v _097640_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.51    6.56 ^ _097640_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043156_ (net)
                  0.17    0.00    6.56 ^ _097645_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.20    0.47    7.02 v _097645_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043177_ (net)
                  0.20    0.00    7.02 v _097646_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.35    7.38 v _097646_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _043178_ (net)
                  0.15    0.00    7.38 v _074228_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.68    8.06 ^ _074228_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _008232_ (net)
                  0.10    0.00    8.06 ^ _074231_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.56    8.62 v _074231_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _008235_ (net)
                  0.10    0.00    8.62 v _074232_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.32    8.94 ^ _074232_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _008236_ (net)
                  0.08    0.00    8.94 ^ _074236_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.29    9.23 v _074236_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _008240_ (net)
                  0.08    0.00    9.23 v _074238_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    9.44 v _074238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _000598_ (net)
                  0.07    0.00    9.44 v fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.44   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.34    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.22    0.09    8.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.17    0.21    8.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.03    8.33 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.10    0.16    8.49 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.12    0.03    8.52 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.67 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.01    8.67 ^ clkbuf_4_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.71    0.27    0.24    8.92 ^ clkbuf_4_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2__leaf_clk (net)
                  0.27    0.02    8.93 ^ clkbuf_leaf_184_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.22    0.10    0.19    9.12 ^ clkbuf_leaf_184_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_184_clk (net)
                  0.10    0.00    9.12 ^ fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    9.12   clock reconvergence pessimism
                         -0.08    9.04   library setup time
                                  9.04   data required time
-----------------------------------------------------------------------------
                                  9.04   data required time
                                 -9.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.7618684768676758

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6292

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.19674548506736755

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8819

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 36

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.66 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.39    1.06 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.31 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    1.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.46    1.78 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.14    1.92 v rebuffer49/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.17    2.09 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    2.29 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.51    2.81 v rebuffer8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.40    3.21 v rebuffer9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
   0.74    3.95 v rebuffer10/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
   0.26    4.21 v _061566_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.16    4.37 ^ _061567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.48    4.85 v _097601_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.53    5.38 ^ _097638_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    5.46 v _068818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.51    5.97 ^ _097639_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.07    6.05 v _064235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.51    6.56 ^ _097640_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.47    7.02 v _097645_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.35    7.38 v _097646_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.68    8.06 ^ _074228_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.56    8.62 v _074231_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.32    8.94 ^ _074232_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.29    9.23 v _074236_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    9.44 v _074238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    9.44 v fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           9.44   data arrival time

   8.00    8.00   clock clk (rise edge)
   0.00    8.00   clock source latency
   0.00    8.00 ^ clk (in)
   0.30    8.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    8.49 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    8.67 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    8.92 ^ clkbuf_4_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    9.12 ^ clkbuf_leaf_184_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    9.12 ^ fdct_zigzag.dct_mod.dct_block_1.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00    9.12   clock reconvergence pessimism
  -0.08    9.04   library setup time
           9.04   data required time
---------------------------------------------------------
           9.04   data required time
          -9.44   data arrival time
---------------------------------------------------------
          -0.40   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.66 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    1.00 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.25 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.25 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.65 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.65 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.65   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.66 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    1.00 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.25 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.25 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.25   clock reconvergence pessimism
   0.09    1.34   library hold time
           1.34   data required time
---------------------------------------------------------
           1.34   data required time
          -1.65   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
1.1241

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
1.2317

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
9.4387

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.3990

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-4.227277

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e+00   4.11e-01   2.61e-06   1.67e+00   5.1%
Combinational          1.89e+01   1.15e+01   1.12e-05   3.03e+01  93.2%
Clock                  3.13e-01   2.23e-01   5.72e-06   5.36e-01   1.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.04e+01   1.21e+01   1.95e-05   3.25e+01 100.0%
                          62.8%      37.2%       0.0%
