// Seed: 3041502197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  assign module_1.id_6 = 0;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    inout supply0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8
    , id_13,
    output uwire id_9,
    input wor id_10,
    input uwire id_11
);
  assign id_9 = id_7;
  assign id_0 = id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
