// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_HH_
#define _dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_164_6_1_1.h"
#include "myproject_axi_mul_mul_6s_16s_21_3_1.h"
#include "myproject_axi_mul_mul_6s_13s_19_3_1.h"
#include "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V.h"

namespace ap_rtl {

struct dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > data_0_V_read;
    sc_in< sc_lv<6> > data_1_V_read;
    sc_in< sc_lv<6> > data_2_V_read;
    sc_in< sc_lv<6> > data_3_V_read;
    sc_in< sc_lv<6> > data_4_V_read;
    sc_in< sc_lv<6> > data_5_V_read;
    sc_in< sc_lv<6> > data_6_V_read;
    sc_in< sc_lv<6> > data_7_V_read;
    sc_in< sc_lv<6> > data_8_V_read;
    sc_in< sc_lv<6> > data_9_V_read;
    sc_in< sc_lv<6> > data_10_V_read;
    sc_in< sc_lv<6> > data_11_V_read;
    sc_in< sc_lv<6> > data_12_V_read;
    sc_in< sc_lv<6> > data_13_V_read;
    sc_in< sc_lv<6> > data_14_V_read;
    sc_in< sc_lv<6> > data_15_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;


    // Module declarations
    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s(sc_module_name name);
    SC_HAS_PROCESS(dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s);

    ~dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V* w26_V_U;
    myproject_axi_mux_164_6_1_1<1,1,6,6,6,6,6,6,6,6,6,6,6,6,6,6,6,6,4,6>* myproject_axi_mux_164_6_1_1_U2265;
    myproject_axi_mul_mul_6s_16s_21_3_1<1,3,6,16,21>* myproject_axi_mul_mul_6s_16s_21_3_1_U2266;
    myproject_axi_mul_mul_6s_16s_21_3_1<1,3,6,16,21>* myproject_axi_mul_mul_6s_16s_21_3_1_U2267;
    myproject_axi_mul_mul_6s_13s_19_3_1<1,3,6,13,19>* myproject_axi_mul_mul_6s_13s_19_3_1_U2268;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln64_fu_717_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > w26_V_address0;
    sc_signal< sc_logic > w26_V_ce0;
    sc_signal< sc_lv<45> > w26_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_217;
    sc_signal< sc_lv<4> > w_index11_reg_233;
    sc_signal< sc_lv<6> > data_0_V_read12_rewind_reg_248;
    sc_signal< sc_lv<6> > data_1_V_read13_rewind_reg_262;
    sc_signal< sc_lv<6> > data_2_V_read14_rewind_reg_276;
    sc_signal< sc_lv<6> > data_3_V_read15_rewind_reg_290;
    sc_signal< sc_lv<6> > data_4_V_read16_rewind_reg_304;
    sc_signal< sc_lv<6> > data_5_V_read17_rewind_reg_318;
    sc_signal< sc_lv<6> > data_6_V_read18_rewind_reg_332;
    sc_signal< sc_lv<6> > data_7_V_read19_rewind_reg_346;
    sc_signal< sc_lv<6> > data_8_V_read20_rewind_reg_360;
    sc_signal< sc_lv<6> > data_9_V_read21_rewind_reg_374;
    sc_signal< sc_lv<6> > data_10_V_read22_rewind_reg_388;
    sc_signal< sc_lv<6> > data_11_V_read23_rewind_reg_402;
    sc_signal< sc_lv<6> > data_12_V_read24_rewind_reg_416;
    sc_signal< sc_lv<6> > data_13_V_read25_rewind_reg_430;
    sc_signal< sc_lv<6> > data_14_V_read26_rewind_reg_444;
    sc_signal< sc_lv<6> > data_15_V_read27_rewind_reg_458;
    sc_signal< sc_lv<6> > data_0_V_read12_phi_reg_472;
    sc_signal< sc_lv<6> > data_1_V_read13_phi_reg_484;
    sc_signal< sc_lv<6> > data_2_V_read14_phi_reg_496;
    sc_signal< sc_lv<6> > data_3_V_read15_phi_reg_508;
    sc_signal< sc_lv<6> > data_4_V_read16_phi_reg_520;
    sc_signal< sc_lv<6> > data_5_V_read17_phi_reg_532;
    sc_signal< sc_lv<6> > data_6_V_read18_phi_reg_544;
    sc_signal< sc_lv<6> > data_7_V_read19_phi_reg_556;
    sc_signal< sc_lv<6> > data_8_V_read20_phi_reg_568;
    sc_signal< sc_lv<6> > data_9_V_read21_phi_reg_580;
    sc_signal< sc_lv<6> > data_10_V_read22_phi_reg_592;
    sc_signal< sc_lv<6> > data_11_V_read23_phi_reg_604;
    sc_signal< sc_lv<6> > data_12_V_read24_phi_reg_616;
    sc_signal< sc_lv<6> > data_13_V_read25_phi_reg_628;
    sc_signal< sc_lv<6> > data_14_V_read26_phi_reg_640;
    sc_signal< sc_lv<6> > data_15_V_read27_phi_reg_652;
    sc_signal< sc_lv<14> > p_Val2_1110_reg_664;
    sc_signal< sc_lv<14> > p_Val2_108_reg_678;
    sc_signal< sc_lv<14> > p_Val2_6_reg_692;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_221_p6;
    sc_signal< sc_lv<4> > w_index_fu_711_p2;
    sc_signal< sc_lv<4> > w_index_reg_998;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1003;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1003_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1003_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1003_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1003_pp0_iter4_reg;
    sc_signal< sc_lv<6> > tmp_4_fu_723_p18;
    sc_signal< sc_lv<6> > tmp_4_reg_1007;
    sc_signal< sc_lv<16> > trunc_ln76_fu_761_p1;
    sc_signal< sc_lv<16> > trunc_ln76_reg_1013;
    sc_signal< sc_lv<16> > tmp_1_reg_1018;
    sc_signal< sc_lv<13> > tmp_5_reg_1023;
    sc_signal< sc_lv<21> > sext_ln1116_cast_fu_785_p1;
    sc_signal< sc_lv<21> > grp_fu_895_p2;
    sc_signal< sc_lv<21> > mul_ln1118_reg_1054;
    sc_signal< sc_lv<21> > grp_fu_901_p2;
    sc_signal< sc_lv<21> > mul_ln1118_22_reg_1059;
    sc_signal< sc_lv<19> > grp_fu_907_p2;
    sc_signal< sc_lv<19> > mul_ln1118_23_reg_1064;
    sc_signal< sc_lv<14> > acc_0_V_fu_809_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<14> > acc_1_V_fu_824_p2;
    sc_signal< sc_lv<14> > acc_2_V_fu_843_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_w_index11_phi_fu_237_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472;
    sc_signal< sc_lv<6> > ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484;
    sc_signal< sc_lv<6> > ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496;
    sc_signal< sc_lv<6> > ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508;
    sc_signal< sc_lv<6> > ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520;
    sc_signal< sc_lv<6> > ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532;
    sc_signal< sc_lv<6> > ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544;
    sc_signal< sc_lv<6> > ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556;
    sc_signal< sc_lv<6> > ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568;
    sc_signal< sc_lv<6> > ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580;
    sc_signal< sc_lv<6> > ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592;
    sc_signal< sc_lv<6> > ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604;
    sc_signal< sc_lv<6> > ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616;
    sc_signal< sc_lv<6> > ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628;
    sc_signal< sc_lv<6> > ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640;
    sc_signal< sc_lv<6> > ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652;
    sc_signal< sc_lv<64> > zext_ln76_fu_706_p1;
    sc_signal< sc_lv<14> > trunc_ln7_fu_800_p4;
    sc_signal< sc_lv<14> > trunc_ln708_s_fu_815_p4;
    sc_signal< sc_lv<12> > trunc_ln708_60_fu_830_p4;
    sc_signal< sc_lv<14> > sext_ln708_fu_839_p1;
    sc_signal< sc_lv<16> > res_0_V_write_assign_fu_849_p3;
    sc_signal< sc_lv<16> > res_1_V_write_assign_fu_857_p3;
    sc_signal< sc_lv<16> > res_2_V_write_assign_fu_865_p3;
    sc_signal< sc_lv<6> > grp_fu_895_p0;
    sc_signal< sc_lv<6> > grp_fu_901_p0;
    sc_signal< sc_logic > grp_fu_895_ce;
    sc_signal< sc_logic > grp_fu_901_ce;
    sc_signal< sc_logic > grp_fu_907_ce;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to4;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_248;
    sc_signal< bool > ap_condition_43;
    sc_signal< bool > ap_condition_242;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_3FAC;
    static const sc_lv<14> ap_const_lv14_43;
    static const sc_lv<14> ap_const_lv14_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_809_p2();
    void thread_acc_1_V_fu_824_p2();
    void thread_acc_2_V_fu_843_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_condition_242();
    void thread_ap_condition_248();
    void thread_ap_condition_43();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to4();
    void thread_ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4();
    void thread_ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6();
    void thread_ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4();
    void thread_ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6();
    void thread_ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4();
    void thread_ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6();
    void thread_ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4();
    void thread_ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6();
    void thread_ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4();
    void thread_ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6();
    void thread_ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4();
    void thread_ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6();
    void thread_ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4();
    void thread_ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6();
    void thread_ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4();
    void thread_ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6();
    void thread_ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4();
    void thread_ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6();
    void thread_ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4();
    void thread_ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6();
    void thread_ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4();
    void thread_ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6();
    void thread_ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4();
    void thread_ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6();
    void thread_ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4();
    void thread_ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6();
    void thread_ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4();
    void thread_ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6();
    void thread_ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4();
    void thread_ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6();
    void thread_ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4();
    void thread_ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6();
    void thread_ap_phi_mux_do_init_phi_fu_221_p6();
    void thread_ap_phi_mux_w_index11_phi_fu_237_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472();
    void thread_ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592();
    void thread_ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604();
    void thread_ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616();
    void thread_ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628();
    void thread_ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640();
    void thread_ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520();
    void thread_ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532();
    void thread_ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544();
    void thread_ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556();
    void thread_ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568();
    void thread_ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_grp_fu_895_ce();
    void thread_grp_fu_895_p0();
    void thread_grp_fu_901_ce();
    void thread_grp_fu_901_p0();
    void thread_grp_fu_907_ce();
    void thread_icmp_ln64_fu_717_p2();
    void thread_res_0_V_write_assign_fu_849_p3();
    void thread_res_1_V_write_assign_fu_857_p3();
    void thread_res_2_V_write_assign_fu_865_p3();
    void thread_sext_ln1116_cast_fu_785_p1();
    void thread_sext_ln708_fu_839_p1();
    void thread_trunc_ln708_60_fu_830_p4();
    void thread_trunc_ln708_s_fu_815_p4();
    void thread_trunc_ln76_fu_761_p1();
    void thread_trunc_ln7_fu_800_p4();
    void thread_w26_V_address0();
    void thread_w26_V_ce0();
    void thread_w_index_fu_711_p2();
    void thread_zext_ln76_fu_706_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
