
8. DAC Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c80  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  08008e08  08008e08  00018e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009488  08009488  00019488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009490  08009490  00019490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009494  08009494  00019494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08009498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          0000029c  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000478  20000478  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001a257  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003202  00000000  00000000  0003a463  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e88  00000000  00000000  0003d668  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d20  00000000  00000000  0003e4f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007631  00000000  00000000  0003f210  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000435d  00000000  00000000  00046841  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004ab9e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000447c  00000000  00000000  0004ac1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008df0 	.word	0x08008df0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	08008df0 	.word	0x08008df0

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_uldivmod>:
 8000af8:	b953      	cbnz	r3, 8000b10 <__aeabi_uldivmod+0x18>
 8000afa:	b94a      	cbnz	r2, 8000b10 <__aeabi_uldivmod+0x18>
 8000afc:	2900      	cmp	r1, #0
 8000afe:	bf08      	it	eq
 8000b00:	2800      	cmpeq	r0, #0
 8000b02:	bf1c      	itt	ne
 8000b04:	f04f 31ff 	movne.w	r1, #4294967295
 8000b08:	f04f 30ff 	movne.w	r0, #4294967295
 8000b0c:	f000 b97a 	b.w	8000e04 <__aeabi_idiv0>
 8000b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b18:	f000 f806 	bl	8000b28 <__udivmoddi4>
 8000b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b24:	b004      	add	sp, #16
 8000b26:	4770      	bx	lr

08000b28 <__udivmoddi4>:
 8000b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b2c:	468c      	mov	ip, r1
 8000b2e:	460d      	mov	r5, r1
 8000b30:	4604      	mov	r4, r0
 8000b32:	9e08      	ldr	r6, [sp, #32]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d151      	bne.n	8000bdc <__udivmoddi4+0xb4>
 8000b38:	428a      	cmp	r2, r1
 8000b3a:	4617      	mov	r7, r2
 8000b3c:	d96d      	bls.n	8000c1a <__udivmoddi4+0xf2>
 8000b3e:	fab2 fe82 	clz	lr, r2
 8000b42:	f1be 0f00 	cmp.w	lr, #0
 8000b46:	d00b      	beq.n	8000b60 <__udivmoddi4+0x38>
 8000b48:	f1ce 0c20 	rsb	ip, lr, #32
 8000b4c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b50:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b54:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b58:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b5c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b60:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b64:	0c25      	lsrs	r5, r4, #16
 8000b66:	fbbc f8fa 	udiv	r8, ip, sl
 8000b6a:	fa1f f987 	uxth.w	r9, r7
 8000b6e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b72:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b76:	fb08 f309 	mul.w	r3, r8, r9
 8000b7a:	42ab      	cmp	r3, r5
 8000b7c:	d90a      	bls.n	8000b94 <__udivmoddi4+0x6c>
 8000b7e:	19ed      	adds	r5, r5, r7
 8000b80:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b84:	f080 8123 	bcs.w	8000dce <__udivmoddi4+0x2a6>
 8000b88:	42ab      	cmp	r3, r5
 8000b8a:	f240 8120 	bls.w	8000dce <__udivmoddi4+0x2a6>
 8000b8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b92:	443d      	add	r5, r7
 8000b94:	1aed      	subs	r5, r5, r3
 8000b96:	b2a4      	uxth	r4, r4
 8000b98:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b9c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ba0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ba4:	fb00 f909 	mul.w	r9, r0, r9
 8000ba8:	45a1      	cmp	r9, r4
 8000baa:	d909      	bls.n	8000bc0 <__udivmoddi4+0x98>
 8000bac:	19e4      	adds	r4, r4, r7
 8000bae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb2:	f080 810a 	bcs.w	8000dca <__udivmoddi4+0x2a2>
 8000bb6:	45a1      	cmp	r9, r4
 8000bb8:	f240 8107 	bls.w	8000dca <__udivmoddi4+0x2a2>
 8000bbc:	3802      	subs	r0, #2
 8000bbe:	443c      	add	r4, r7
 8000bc0:	eba4 0409 	sub.w	r4, r4, r9
 8000bc4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d061      	beq.n	8000c92 <__udivmoddi4+0x16a>
 8000bce:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	6034      	str	r4, [r6, #0]
 8000bd6:	6073      	str	r3, [r6, #4]
 8000bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bdc:	428b      	cmp	r3, r1
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0xc8>
 8000be0:	2e00      	cmp	r6, #0
 8000be2:	d054      	beq.n	8000c8e <__udivmoddi4+0x166>
 8000be4:	2100      	movs	r1, #0
 8000be6:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bea:	4608      	mov	r0, r1
 8000bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf0:	fab3 f183 	clz	r1, r3
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	f040 808e 	bne.w	8000d16 <__udivmoddi4+0x1ee>
 8000bfa:	42ab      	cmp	r3, r5
 8000bfc:	d302      	bcc.n	8000c04 <__udivmoddi4+0xdc>
 8000bfe:	4282      	cmp	r2, r0
 8000c00:	f200 80fa 	bhi.w	8000df8 <__udivmoddi4+0x2d0>
 8000c04:	1a84      	subs	r4, r0, r2
 8000c06:	eb65 0503 	sbc.w	r5, r5, r3
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	46ac      	mov	ip, r5
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d03f      	beq.n	8000c92 <__udivmoddi4+0x16a>
 8000c12:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	b912      	cbnz	r2, 8000c22 <__udivmoddi4+0xfa>
 8000c1c:	2701      	movs	r7, #1
 8000c1e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c22:	fab7 fe87 	clz	lr, r7
 8000c26:	f1be 0f00 	cmp.w	lr, #0
 8000c2a:	d134      	bne.n	8000c96 <__udivmoddi4+0x16e>
 8000c2c:	1beb      	subs	r3, r5, r7
 8000c2e:	0c3a      	lsrs	r2, r7, #16
 8000c30:	fa1f fc87 	uxth.w	ip, r7
 8000c34:	2101      	movs	r1, #1
 8000c36:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c3a:	0c25      	lsrs	r5, r4, #16
 8000c3c:	fb02 3318 	mls	r3, r2, r8, r3
 8000c40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c44:	fb0c f308 	mul.w	r3, ip, r8
 8000c48:	42ab      	cmp	r3, r5
 8000c4a:	d907      	bls.n	8000c5c <__udivmoddi4+0x134>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x132>
 8000c54:	42ab      	cmp	r3, r5
 8000c56:	f200 80d1 	bhi.w	8000dfc <__udivmoddi4+0x2d4>
 8000c5a:	4680      	mov	r8, r0
 8000c5c:	1aed      	subs	r5, r5, r3
 8000c5e:	b2a3      	uxth	r3, r4
 8000c60:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c64:	fb02 5510 	mls	r5, r2, r0, r5
 8000c68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c6c:	fb0c fc00 	mul.w	ip, ip, r0
 8000c70:	45a4      	cmp	ip, r4
 8000c72:	d907      	bls.n	8000c84 <__udivmoddi4+0x15c>
 8000c74:	19e4      	adds	r4, r4, r7
 8000c76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x15a>
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	f200 80b8 	bhi.w	8000df2 <__udivmoddi4+0x2ca>
 8000c82:	4618      	mov	r0, r3
 8000c84:	eba4 040c 	sub.w	r4, r4, ip
 8000c88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c8c:	e79d      	b.n	8000bca <__udivmoddi4+0xa2>
 8000c8e:	4631      	mov	r1, r6
 8000c90:	4630      	mov	r0, r6
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	f1ce 0420 	rsb	r4, lr, #32
 8000c9a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c9e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ca2:	fa20 f804 	lsr.w	r8, r0, r4
 8000ca6:	0c3a      	lsrs	r2, r7, #16
 8000ca8:	fa25 f404 	lsr.w	r4, r5, r4
 8000cac:	ea48 0803 	orr.w	r8, r8, r3
 8000cb0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cb4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cb8:	fb02 4411 	mls	r4, r2, r1, r4
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000cc4:	fb01 f30c 	mul.w	r3, r1, ip
 8000cc8:	42ab      	cmp	r3, r5
 8000cca:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1bc>
 8000cd0:	19ed      	adds	r5, r5, r7
 8000cd2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cd6:	f080 808a 	bcs.w	8000dee <__udivmoddi4+0x2c6>
 8000cda:	42ab      	cmp	r3, r5
 8000cdc:	f240 8087 	bls.w	8000dee <__udivmoddi4+0x2c6>
 8000ce0:	3902      	subs	r1, #2
 8000ce2:	443d      	add	r5, r7
 8000ce4:	1aeb      	subs	r3, r5, r3
 8000ce6:	fa1f f588 	uxth.w	r5, r8
 8000cea:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cee:	fb02 3310 	mls	r3, r2, r0, r3
 8000cf2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cf6:	fb00 f30c 	mul.w	r3, r0, ip
 8000cfa:	42ab      	cmp	r3, r5
 8000cfc:	d907      	bls.n	8000d0e <__udivmoddi4+0x1e6>
 8000cfe:	19ed      	adds	r5, r5, r7
 8000d00:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d04:	d26f      	bcs.n	8000de6 <__udivmoddi4+0x2be>
 8000d06:	42ab      	cmp	r3, r5
 8000d08:	d96d      	bls.n	8000de6 <__udivmoddi4+0x2be>
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	443d      	add	r5, r7
 8000d0e:	1aeb      	subs	r3, r5, r3
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	e78f      	b.n	8000c36 <__udivmoddi4+0x10e>
 8000d16:	f1c1 0720 	rsb	r7, r1, #32
 8000d1a:	fa22 f807 	lsr.w	r8, r2, r7
 8000d1e:	408b      	lsls	r3, r1
 8000d20:	fa05 f401 	lsl.w	r4, r5, r1
 8000d24:	ea48 0303 	orr.w	r3, r8, r3
 8000d28:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d36:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d3e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d42:	fa1f f883 	uxth.w	r8, r3
 8000d46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d4a:	fb09 f408 	mul.w	r4, r9, r8
 8000d4e:	42ac      	cmp	r4, r5
 8000d50:	fa02 f201 	lsl.w	r2, r2, r1
 8000d54:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x244>
 8000d5a:	18ed      	adds	r5, r5, r3
 8000d5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d60:	d243      	bcs.n	8000dea <__udivmoddi4+0x2c2>
 8000d62:	42ac      	cmp	r4, r5
 8000d64:	d941      	bls.n	8000dea <__udivmoddi4+0x2c2>
 8000d66:	f1a9 0902 	sub.w	r9, r9, #2
 8000d6a:	441d      	add	r5, r3
 8000d6c:	1b2d      	subs	r5, r5, r4
 8000d6e:	fa1f fe8e 	uxth.w	lr, lr
 8000d72:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d76:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d7e:	fb00 f808 	mul.w	r8, r0, r8
 8000d82:	45a0      	cmp	r8, r4
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x26e>
 8000d86:	18e4      	adds	r4, r4, r3
 8000d88:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d8c:	d229      	bcs.n	8000de2 <__udivmoddi4+0x2ba>
 8000d8e:	45a0      	cmp	r8, r4
 8000d90:	d927      	bls.n	8000de2 <__udivmoddi4+0x2ba>
 8000d92:	3802      	subs	r0, #2
 8000d94:	441c      	add	r4, r3
 8000d96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d9a:	eba4 0408 	sub.w	r4, r4, r8
 8000d9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000da2:	454c      	cmp	r4, r9
 8000da4:	46c6      	mov	lr, r8
 8000da6:	464d      	mov	r5, r9
 8000da8:	d315      	bcc.n	8000dd6 <__udivmoddi4+0x2ae>
 8000daa:	d012      	beq.n	8000dd2 <__udivmoddi4+0x2aa>
 8000dac:	b156      	cbz	r6, 8000dc4 <__udivmoddi4+0x29c>
 8000dae:	ebba 030e 	subs.w	r3, sl, lr
 8000db2:	eb64 0405 	sbc.w	r4, r4, r5
 8000db6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dba:	40cb      	lsrs	r3, r1
 8000dbc:	431f      	orrs	r7, r3
 8000dbe:	40cc      	lsrs	r4, r1
 8000dc0:	6037      	str	r7, [r6, #0]
 8000dc2:	6074      	str	r4, [r6, #4]
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	e6f8      	b.n	8000bc0 <__udivmoddi4+0x98>
 8000dce:	4690      	mov	r8, r2
 8000dd0:	e6e0      	b.n	8000b94 <__udivmoddi4+0x6c>
 8000dd2:	45c2      	cmp	sl, r8
 8000dd4:	d2ea      	bcs.n	8000dac <__udivmoddi4+0x284>
 8000dd6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dda:	eb69 0503 	sbc.w	r5, r9, r3
 8000dde:	3801      	subs	r0, #1
 8000de0:	e7e4      	b.n	8000dac <__udivmoddi4+0x284>
 8000de2:	4628      	mov	r0, r5
 8000de4:	e7d7      	b.n	8000d96 <__udivmoddi4+0x26e>
 8000de6:	4640      	mov	r0, r8
 8000de8:	e791      	b.n	8000d0e <__udivmoddi4+0x1e6>
 8000dea:	4681      	mov	r9, r0
 8000dec:	e7be      	b.n	8000d6c <__udivmoddi4+0x244>
 8000dee:	4601      	mov	r1, r0
 8000df0:	e778      	b.n	8000ce4 <__udivmoddi4+0x1bc>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	e745      	b.n	8000c84 <__udivmoddi4+0x15c>
 8000df8:	4608      	mov	r0, r1
 8000dfa:	e708      	b.n	8000c0e <__udivmoddi4+0xe6>
 8000dfc:	f1a8 0802 	sub.w	r8, r8, #2
 8000e00:	443d      	add	r5, r7
 8000e02:	e72b      	b.n	8000c5c <__udivmoddi4+0x134>

08000e04 <__aeabi_idiv0>:
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e0c:	4a0e      	ldr	r2, [pc, #56]	; (8000e48 <HAL_Init+0x40>)
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <HAL_Init+0x40>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e18:	4a0b      	ldr	r2, [pc, #44]	; (8000e48 <HAL_Init+0x40>)
 8000e1a:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <HAL_Init+0x40>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e24:	4a08      	ldr	r2, [pc, #32]	; (8000e48 <HAL_Init+0x40>)
 8000e26:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <HAL_Init+0x40>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e30:	2003      	movs	r0, #3
 8000e32:	f000 fd11 	bl	8001858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f000 f808 	bl	8000e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e3c:	f005 f81c 	bl	8005e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e40:	2300      	movs	r3, #0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40023c00 	.word	0x40023c00

08000e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <HAL_InitTick+0x54>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_InitTick+0x58>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fd29 	bl	80018c2 <HAL_SYSTICK_Config>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	e00e      	b.n	8000e98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b0f      	cmp	r3, #15
 8000e7e:	d80a      	bhi.n	8000e96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e80:	2200      	movs	r2, #0
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	f04f 30ff 	mov.w	r0, #4294967295
 8000e88:	f000 fcf1 	bl	800186e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e8c:	4a06      	ldr	r2, [pc, #24]	; (8000ea8 <HAL_InitTick+0x5c>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e000      	b.n	8000e98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	20000004 	.word	0x20000004
 8000ea8:	20000000 	.word	0x20000000

08000eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_IncTick+0x20>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_IncTick+0x24>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <HAL_IncTick+0x24>)
 8000ebe:	6013      	str	r3, [r2, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000004 	.word	0x20000004
 8000ed0:	20000208 	.word	0x20000208

08000ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <HAL_GetTick+0x14>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000208 	.word	0x20000208

08000eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef4:	f7ff ffee 	bl	8000ed4 <HAL_GetTick>
 8000ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f04:	d005      	beq.n	8000f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <HAL_Delay+0x40>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4413      	add	r3, r2
 8000f10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f12:	bf00      	nop
 8000f14:	f7ff ffde 	bl	8000ed4 <HAL_GetTick>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	1ad2      	subs	r2, r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d3f7      	bcc.n	8000f14 <HAL_Delay+0x28>
  {
  }
}
 8000f24:	bf00      	nop
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000004 	.word	0x20000004

08000f30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d101      	bne.n	8000f46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e033      	b.n	8000fae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d109      	bne.n	8000f62 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f004 fbf9 	bl	8005754 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f66:	f003 0310 	and.w	r3, r3, #16
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d118      	bne.n	8000fa0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f76:	f023 0302 	bic.w	r3, r3, #2
 8000f7a:	f043 0202 	orr.w	r2, r3, #2
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 fa2c 	bl	80013e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f92:	f023 0303 	bic.w	r3, r3, #3
 8000f96:	f043 0201 	orr.w	r2, r3, #1
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	641a      	str	r2, [r3, #64]	; 0x40
 8000f9e:	e001      	b.n	8000fa4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d101      	bne.n	8000fd6 <HAL_ADC_Start_DMA+0x1e>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e0b0      	b.n	8001138 <HAL_ADC_Start_DMA+0x180>
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	f003 0301 	and.w	r3, r3, #1
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d018      	beq.n	800101e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	6812      	ldr	r2, [r2, #0]
 8000ff4:	6892      	ldr	r2, [r2, #8]
 8000ff6:	f042 0201 	orr.w	r2, r2, #1
 8000ffa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000ffc:	4b50      	ldr	r3, [pc, #320]	; (8001140 <HAL_ADC_Start_DMA+0x188>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a50      	ldr	r2, [pc, #320]	; (8001144 <HAL_ADC_Start_DMA+0x18c>)
 8001002:	fba2 2303 	umull	r2, r3, r2, r3
 8001006:	0c9a      	lsrs	r2, r3, #18
 8001008:	4613      	mov	r3, r2
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	4413      	add	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001010:	e002      	b.n	8001018 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	3b01      	subs	r3, #1
 8001016:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d1f9      	bne.n	8001012 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	2b00      	cmp	r3, #0
 800102a:	f000 8084 	beq.w	8001136 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001036:	f023 0301 	bic.w	r3, r3, #1
 800103a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800104c:	2b00      	cmp	r3, #0
 800104e:	d007      	beq.n	8001060 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001054:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001058:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001064:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d006      	beq.n	800107a <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001070:	f023 0206 	bic.w	r2, r3, #6
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	645a      	str	r2, [r3, #68]	; 0x44
 8001078:	e002      	b.n	8001080 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2200      	movs	r2, #0
 800107e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2200      	movs	r2, #0
 8001084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001088:	4b2f      	ldr	r3, [pc, #188]	; (8001148 <HAL_ADC_Start_DMA+0x190>)
 800108a:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001090:	4a2e      	ldr	r2, [pc, #184]	; (800114c <HAL_ADC_Start_DMA+0x194>)
 8001092:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001098:	4a2d      	ldr	r2, [pc, #180]	; (8001150 <HAL_ADC_Start_DMA+0x198>)
 800109a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010a0:	4a2c      	ldr	r2, [pc, #176]	; (8001154 <HAL_ADC_Start_DMA+0x19c>)
 80010a2:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010ac:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	6812      	ldr	r2, [r2, #0]
 80010b6:	6852      	ldr	r2, [r2, #4]
 80010b8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80010bc:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	6812      	ldr	r2, [r2, #0]
 80010c6:	6892      	ldr	r2, [r2, #8]
 80010c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010cc:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	334c      	adds	r3, #76	; 0x4c
 80010d8:	4619      	mov	r1, r3
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f000 fdcf 	bl	8001c80 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f003 031f 	and.w	r3, r3, #31
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10f      	bne.n	800110e <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d11c      	bne.n	8001136 <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	68fa      	ldr	r2, [r7, #12]
 8001102:	6812      	ldr	r2, [r2, #0]
 8001104:	6892      	ldr	r2, [r2, #8]
 8001106:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	e013      	b.n	8001136 <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a11      	ldr	r2, [pc, #68]	; (8001158 <HAL_ADC_Start_DMA+0x1a0>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d10e      	bne.n	8001136 <HAL_ADC_Start_DMA+0x17e>
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d107      	bne.n	8001136 <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68fa      	ldr	r2, [r7, #12]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	6892      	ldr	r2, [r2, #8]
 8001130:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001134:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000008 	.word	0x20000008
 8001144:	431bde83 	.word	0x431bde83
 8001148:	40012300 	.word	0x40012300
 800114c:	080015d5 	.word	0x080015d5
 8001150:	0800167b 	.word	0x0800167b
 8001154:	08001697 	.word	0x08001697
 8001158:	40012000 	.word	0x40012000

0800115c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001198:	b490      	push	{r4, r7}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d101      	bne.n	80011b4 <HAL_ADC_ConfigChannel+0x1c>
 80011b0:	2302      	movs	r3, #2
 80011b2:	e107      	b.n	80013c4 <HAL_ADC_ConfigChannel+0x22c>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2201      	movs	r2, #1
 80011b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b09      	cmp	r3, #9
 80011c2:	d926      	bls.n	8001212 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	68d9      	ldr	r1, [r3, #12]
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	4618      	mov	r0, r3
 80011d6:	4603      	mov	r3, r0
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	4403      	add	r3, r0
 80011dc:	3b1e      	subs	r3, #30
 80011de:	2007      	movs	r0, #7
 80011e0:	fa00 f303 	lsl.w	r3, r0, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	400b      	ands	r3, r1
 80011e8:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	68d9      	ldr	r1, [r3, #12]
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	6898      	ldr	r0, [r3, #8]
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	461c      	mov	r4, r3
 8001200:	4623      	mov	r3, r4
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4423      	add	r3, r4
 8001206:	3b1e      	subs	r3, #30
 8001208:	fa00 f303 	lsl.w	r3, r0, r3
 800120c:	430b      	orrs	r3, r1
 800120e:	60d3      	str	r3, [r2, #12]
 8001210:	e023      	b.n	800125a <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6919      	ldr	r1, [r3, #16]
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	b29b      	uxth	r3, r3
 8001222:	4618      	mov	r0, r3
 8001224:	4603      	mov	r3, r0
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	4403      	add	r3, r0
 800122a:	2007      	movs	r0, #7
 800122c:	fa00 f303 	lsl.w	r3, r0, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	400b      	ands	r3, r1
 8001234:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6919      	ldr	r1, [r3, #16]
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	6898      	ldr	r0, [r3, #8]
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	b29b      	uxth	r3, r3
 800124a:	461c      	mov	r4, r3
 800124c:	4623      	mov	r3, r4
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	4423      	add	r3, r4
 8001252:	fa00 f303 	lsl.w	r3, r0, r3
 8001256:	430b      	orrs	r3, r1
 8001258:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	2b06      	cmp	r3, #6
 8001260:	d824      	bhi.n	80012ac <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6819      	ldr	r1, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685a      	ldr	r2, [r3, #4]
 8001270:	4613      	mov	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4413      	add	r3, r2
 8001276:	3b05      	subs	r3, #5
 8001278:	221f      	movs	r2, #31
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	4003      	ands	r3, r0
 8001282:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6819      	ldr	r1, [r3, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	b29b      	uxth	r3, r3
 8001294:	461c      	mov	r4, r3
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	4613      	mov	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	3b05      	subs	r3, #5
 80012a2:	fa04 f303 	lsl.w	r3, r4, r3
 80012a6:	4303      	orrs	r3, r0
 80012a8:	634b      	str	r3, [r1, #52]	; 0x34
 80012aa:	e04c      	b.n	8001346 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b0c      	cmp	r3, #12
 80012b2:	d824      	bhi.n	80012fe <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6819      	ldr	r1, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685a      	ldr	r2, [r3, #4]
 80012c2:	4613      	mov	r3, r2
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	4413      	add	r3, r2
 80012c8:	3b23      	subs	r3, #35	; 0x23
 80012ca:	221f      	movs	r2, #31
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	4003      	ands	r3, r0
 80012d4:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6819      	ldr	r1, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	461c      	mov	r4, r3
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685a      	ldr	r2, [r3, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	3b23      	subs	r3, #35	; 0x23
 80012f4:	fa04 f303 	lsl.w	r3, r4, r3
 80012f8:	4303      	orrs	r3, r0
 80012fa:	630b      	str	r3, [r1, #48]	; 0x30
 80012fc:	e023      	b.n	8001346 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6819      	ldr	r1, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685a      	ldr	r2, [r3, #4]
 800130c:	4613      	mov	r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	3b41      	subs	r3, #65	; 0x41
 8001314:	221f      	movs	r2, #31
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	4003      	ands	r3, r0
 800131e:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6819      	ldr	r1, [r3, #0]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	b29b      	uxth	r3, r3
 8001330:	461c      	mov	r4, r3
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	4613      	mov	r3, r2
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	3b41      	subs	r3, #65	; 0x41
 800133e:	fa04 f303 	lsl.w	r3, r4, r3
 8001342:	4303      	orrs	r3, r0
 8001344:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001346:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <HAL_ADC_ConfigChannel+0x238>)
 8001348:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a21      	ldr	r2, [pc, #132]	; (80013d4 <HAL_ADC_ConfigChannel+0x23c>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d109      	bne.n	8001368 <HAL_ADC_ConfigChannel+0x1d0>
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b12      	cmp	r3, #18
 800135a:	d105      	bne.n	8001368 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a19      	ldr	r2, [pc, #100]	; (80013d4 <HAL_ADC_ConfigChannel+0x23c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d123      	bne.n	80013ba <HAL_ADC_ConfigChannel+0x222>
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b10      	cmp	r3, #16
 8001378:	d003      	beq.n	8001382 <HAL_ADC_ConfigChannel+0x1ea>
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b11      	cmp	r3, #17
 8001380:	d11b      	bne.n	80013ba <HAL_ADC_ConfigChannel+0x222>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b10      	cmp	r3, #16
 8001394:	d111      	bne.n	80013ba <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <HAL_ADC_ConfigChannel+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a10      	ldr	r2, [pc, #64]	; (80013dc <HAL_ADC_ConfigChannel+0x244>)
 800139c:	fba2 2303 	umull	r2, r3, r2, r3
 80013a0:	0c9a      	lsrs	r2, r3, #18
 80013a2:	4613      	mov	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4413      	add	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80013ac:	e002      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	3b01      	subs	r3, #1
 80013b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1f9      	bne.n	80013ae <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc90      	pop	{r4, r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	40012300 	.word	0x40012300
 80013d4:	40012000 	.word	0x40012000
 80013d8:	20000008 	.word	0x20000008
 80013dc:	431bde83 	.word	0x431bde83

080013e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013e8:	4b78      	ldr	r3, [pc, #480]	; (80015cc <ADC_Init+0x1ec>)
 80013ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	431a      	orrs	r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	6812      	ldr	r2, [r2, #0]
 800140e:	6852      	ldr	r2, [r2, #4]
 8001410:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001414:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	6851      	ldr	r1, [r2, #4]
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	6912      	ldr	r2, [r2, #16]
 8001424:	0212      	lsls	r2, r2, #8
 8001426:	430a      	orrs	r2, r1
 8001428:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	6852      	ldr	r2, [r2, #4]
 8001434:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001438:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	6812      	ldr	r2, [r2, #0]
 8001442:	6851      	ldr	r1, [r2, #4]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6892      	ldr	r2, [r2, #8]
 8001448:	430a      	orrs	r2, r1
 800144a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6812      	ldr	r2, [r2, #0]
 8001454:	6892      	ldr	r2, [r2, #8]
 8001456:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800145a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	6891      	ldr	r1, [r2, #8]
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	68d2      	ldr	r2, [r2, #12]
 800146a:	430a      	orrs	r2, r1
 800146c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001472:	4a57      	ldr	r2, [pc, #348]	; (80015d0 <ADC_Init+0x1f0>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d022      	beq.n	80014be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	6892      	ldr	r2, [r2, #8]
 8001482:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001486:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6812      	ldr	r2, [r2, #0]
 8001490:	6891      	ldr	r1, [r2, #8]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001496:	430a      	orrs	r2, r1
 8001498:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	6892      	ldr	r2, [r2, #8]
 80014a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	6812      	ldr	r2, [r2, #0]
 80014b2:	6891      	ldr	r1, [r2, #8]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80014b8:	430a      	orrs	r2, r1
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	e00f      	b.n	80014de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6812      	ldr	r2, [r2, #0]
 80014c6:	6892      	ldr	r2, [r2, #8]
 80014c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	6812      	ldr	r2, [r2, #0]
 80014d6:	6892      	ldr	r2, [r2, #8]
 80014d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	6892      	ldr	r2, [r2, #8]
 80014e8:	f022 0202 	bic.w	r2, r2, #2
 80014ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6812      	ldr	r2, [r2, #0]
 80014f6:	6891      	ldr	r1, [r2, #8]
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6992      	ldr	r2, [r2, #24]
 80014fc:	0052      	lsls	r2, r2, #1
 80014fe:	430a      	orrs	r2, r1
 8001500:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a1b      	ldr	r3, [r3, #32]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d01b      	beq.n	8001542 <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6812      	ldr	r2, [r2, #0]
 8001512:	6852      	ldr	r2, [r2, #4]
 8001514:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001518:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	6852      	ldr	r2, [r2, #4]
 8001524:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001528:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6812      	ldr	r2, [r2, #0]
 8001532:	6851      	ldr	r1, [r2, #4]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001538:	3a01      	subs	r2, #1
 800153a:	0352      	lsls	r2, r2, #13
 800153c:	430a      	orrs	r2, r1
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	e007      	b.n	8001552 <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6812      	ldr	r2, [r2, #0]
 800154a:	6852      	ldr	r2, [r2, #4]
 800154c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001550:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800155c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001560:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	69d2      	ldr	r2, [r2, #28]
 8001570:	3a01      	subs	r2, #1
 8001572:	0512      	lsls	r2, r2, #20
 8001574:	430a      	orrs	r2, r1
 8001576:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	6812      	ldr	r2, [r2, #0]
 8001580:	6892      	ldr	r2, [r2, #8]
 8001582:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	6891      	ldr	r1, [r2, #8]
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001596:	0252      	lsls	r2, r2, #9
 8001598:	430a      	orrs	r2, r1
 800159a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	6812      	ldr	r2, [r2, #0]
 80015a4:	6892      	ldr	r2, [r2, #8]
 80015a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	6812      	ldr	r2, [r2, #0]
 80015b4:	6891      	ldr	r1, [r2, #8]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6952      	ldr	r2, [r2, #20]
 80015ba:	0292      	lsls	r2, r2, #10
 80015bc:	430a      	orrs	r2, r1
 80015be:	609a      	str	r2, [r3, #8]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	40012300 	.word	0x40012300
 80015d0:	0f000001 	.word	0x0f000001

080015d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d13c      	bne.n	8001668 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d12b      	bne.n	8001660 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800160c:	2b00      	cmp	r3, #0
 800160e:	d127      	bne.n	8001660 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001616:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800161a:	2b00      	cmp	r3, #0
 800161c:	d006      	beq.n	800162c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001628:	2b00      	cmp	r3, #0
 800162a:	d119      	bne.n	8001660 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	6852      	ldr	r2, [r2, #4]
 8001636:	f022 0220 	bic.w	r2, r2, #32
 800163a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d105      	bne.n	8001660 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001658:	f043 0201 	orr.w	r2, r3, #1
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001660:	68f8      	ldr	r0, [r7, #12]
 8001662:	f7ff fd7b 	bl	800115c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001666:	e004      	b.n	8001672 <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	4798      	blx	r3
}
 8001672:	bf00      	nop
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b084      	sub	sp, #16
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001686:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001688:	68f8      	ldr	r0, [r7, #12]
 800168a:	f7ff fd71 	bl	8001170 <HAL_ADC_ConvHalfCpltCallback>
}
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b084      	sub	sp, #16
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2240      	movs	r2, #64	; 0x40
 80016a8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	f043 0204 	orr.w	r2, r3, #4
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f7ff fd64 	bl	8001184 <HAL_ADC_ErrorCallback>
}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <NVIC_SetPriorityGrouping+0x44>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016e0:	4013      	ands	r3, r2
 80016e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f6:	4a04      	ldr	r2, [pc, #16]	; (8001708 <NVIC_SetPriorityGrouping+0x44>)
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	60d3      	str	r3, [r2, #12]
}
 80016fc:	bf00      	nop
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001710:	4b04      	ldr	r3, [pc, #16]	; (8001724 <NVIC_GetPriorityGrouping+0x18>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	0a1b      	lsrs	r3, r3, #8
 8001716:	f003 0307 	and.w	r3, r3, #7
}
 800171a:	4618      	mov	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001732:	4909      	ldr	r1, [pc, #36]	; (8001758 <NVIC_EnableIRQ+0x30>)
 8001734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001738:	095b      	lsrs	r3, r3, #5
 800173a:	79fa      	ldrb	r2, [r7, #7]
 800173c:	f002 021f 	and.w	r2, r2, #31
 8001740:	2001      	movs	r0, #1
 8001742:	fa00 f202 	lsl.w	r2, r0, r2
 8001746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000e100 	.word	0xe000e100

0800175c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	2b00      	cmp	r3, #0
 800176e:	da0b      	bge.n	8001788 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001770:	490d      	ldr	r1, [pc, #52]	; (80017a8 <NVIC_SetPriority+0x4c>)
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	f003 030f 	and.w	r3, r3, #15
 8001778:	3b04      	subs	r3, #4
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	0112      	lsls	r2, r2, #4
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	440b      	add	r3, r1
 8001784:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001786:	e009      	b.n	800179c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	4908      	ldr	r1, [pc, #32]	; (80017ac <NVIC_SetPriority+0x50>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000ed00 	.word	0xe000ed00
 80017ac:	e000e100 	.word	0xe000e100

080017b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b089      	sub	sp, #36	; 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f1c3 0307 	rsb	r3, r3, #7
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	bf28      	it	cs
 80017ce:	2304      	movcs	r3, #4
 80017d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3304      	adds	r3, #4
 80017d6:	2b06      	cmp	r3, #6
 80017d8:	d902      	bls.n	80017e0 <NVIC_EncodePriority+0x30>
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3b03      	subs	r3, #3
 80017de:	e000      	b.n	80017e2 <NVIC_EncodePriority+0x32>
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	2201      	movs	r2, #1
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	1e5a      	subs	r2, r3, #1
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	401a      	ands	r2, r3
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f6:	2101      	movs	r1, #1
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	1e59      	subs	r1, r3, #1
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	4313      	orrs	r3, r2
         );
}
 8001806:	4618      	mov	r0, r3
 8001808:	3724      	adds	r7, #36	; 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3b01      	subs	r3, #1
 8001820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001824:	d301      	bcc.n	800182a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001826:	2301      	movs	r3, #1
 8001828:	e00f      	b.n	800184a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800182a:	4a0a      	ldr	r2, [pc, #40]	; (8001854 <SysTick_Config+0x40>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3b01      	subs	r3, #1
 8001830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001832:	210f      	movs	r1, #15
 8001834:	f04f 30ff 	mov.w	r0, #4294967295
 8001838:	f7ff ff90 	bl	800175c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800183c:	4b05      	ldr	r3, [pc, #20]	; (8001854 <SysTick_Config+0x40>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001842:	4b04      	ldr	r3, [pc, #16]	; (8001854 <SysTick_Config+0x40>)
 8001844:	2207      	movs	r2, #7
 8001846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	e000e010 	.word	0xe000e010

08001858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ff2f 	bl	80016c4 <NVIC_SetPriorityGrouping>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
 800187a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001880:	f7ff ff44 	bl	800170c <NVIC_GetPriorityGrouping>
 8001884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	68b9      	ldr	r1, [r7, #8]
 800188a:	6978      	ldr	r0, [r7, #20]
 800188c:	f7ff ff90 	bl	80017b0 <NVIC_EncodePriority>
 8001890:	4602      	mov	r2, r0
 8001892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff5f 	bl	800175c <NVIC_SetPriority>
}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4603      	mov	r3, r0
 80018ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff37 	bl	8001728 <NVIC_EnableIRQ>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff ffa2 	bl	8001814 <SysTick_Config>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b04      	cmp	r3, #4
 80018e8:	d106      	bne.n	80018f8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018ea:	4a09      	ldr	r2, [pc, #36]	; (8001910 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80018f6:	e005      	b.n	8001904 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80018f8:	4a05      	ldr	r2, [pc, #20]	; (8001910 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80018fa:	4b05      	ldr	r3, [pc, #20]	; (8001910 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f023 0304 	bic.w	r3, r3, #4
 8001902:	6013      	str	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000e010 	.word	0xe000e010

08001914 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001918:	f000 f802 	bl	8001920 <HAL_SYSTICK_Callback>
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e014      	b.n	800196a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	791b      	ldrb	r3, [r3, #4]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d105      	bne.n	8001956 <HAL_DAC_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	715a      	strb	r2, [r3, #5]
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f003 ff9f 	bl	8005894 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2202      	movs	r2, #2
 800195a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2201      	movs	r2, #1
 8001966:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001972:	b480      	push	{r7}
 8001974:	b085      	sub	sp, #20
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	795b      	ldrb	r3, [r3, #5]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d101      	bne.n	8001990 <HAL_DAC_Start+0x1e>
 800198c:	2302      	movs	r3, #2
 800198e:	e051      	b.n	8001a34 <HAL_DAC_Start+0xc2>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2202      	movs	r2, #2
 800199a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	6811      	ldr	r1, [r2, #0]
 80019a6:	2001      	movs	r0, #1
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	fa00 f202 	lsl.w	r2, r0, r2
 80019ae:	430a      	orrs	r2, r1
 80019b0:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d11a      	bne.n	80019ee <HAL_DAC_Start+0x7c>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019ce:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b04      	cmp	r3, #4
 80019d4:	d127      	bne.n	8001a26 <HAL_DAC_Start+0xb4>
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b38      	cmp	r3, #56	; 0x38
 80019da:	d124      	bne.n	8001a26 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	6852      	ldr	r2, [r2, #4]
 80019e6:	f042 0201 	orr.w	r2, r2, #1
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	e01b      	b.n	8001a26 <HAL_DAC_Start+0xb4>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019f8:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8001a04:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001a0c:	d10b      	bne.n	8001a26 <HAL_DAC_Start+0xb4>
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8001a14:	d107      	bne.n	8001a26 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6812      	ldr	r2, [r2, #0]
 8001a1e:	6852      	ldr	r2, [r2, #4]
 8001a20:	f042 0202 	orr.w	r2, r2, #2
 8001a24:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b087      	sub	sp, #28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	2300      	movs	r3, #0
 8001a52:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	795b      	ldrb	r3, [r3, #5]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <HAL_DAC_ConfigChannel+0x20>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e036      	b.n	8001ace <HAL_DAC_ConfigChannel+0x8e>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2201      	movs	r2, #1
 8001a64:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2202      	movs	r2, #2
 8001a6a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001a74:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	4013      	ands	r3, r2
 8001a84:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	6811      	ldr	r1, [r2, #0]
 8001ab2:	20c0      	movs	r0, #192	; 0xc0
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aba:	43d2      	mvns	r2, r2
 8001abc:	400a      	ands	r2, r1
 8001abe:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	371c      	adds	r7, #28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr

08001ada <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8001ada:	b480      	push	{r7}
 8001adc:	b087      	sub	sp, #28
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	60f8      	str	r0, [r7, #12]
 8001ae2:	60b9      	str	r1, [r7, #8]
 8001ae4:	607a      	str	r2, [r7, #4]
 8001ae6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d105      	bne.n	8001b04 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	3308      	adds	r3, #8
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	e004      	b.n	8001b0e <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	3314      	adds	r3, #20
 8001b0c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	461a      	mov	r2, r3
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	371c      	adds	r7, #28
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b30:	f7ff f9d0 	bl	8000ed4 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e099      	b.n	8001c74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	6812      	ldr	r2, [r2, #0]
 8001b5a:	f022 0201 	bic.w	r2, r2, #1
 8001b5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b60:	e00f      	b.n	8001b82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b62:	f7ff f9b7 	bl	8000ed4 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b05      	cmp	r3, #5
 8001b6e:	d908      	bls.n	8001b82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2220      	movs	r2, #32
 8001b74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2203      	movs	r2, #3
 8001b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e078      	b.n	8001c74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1e8      	bne.n	8001b62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	4b38      	ldr	r3, [pc, #224]	; (8001c7c <HAL_DMA_Init+0x158>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685a      	ldr	r2, [r3, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d107      	bne.n	8001bec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be4:	4313      	orrs	r3, r2
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	f023 0307 	bic.w	r3, r3, #7
 8001c02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c08:	697a      	ldr	r2, [r7, #20]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d117      	bne.n	8001c46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00e      	beq.n	8001c46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 fa99 	bl	8002160 <DMA_CheckFifoParam>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d008      	beq.n	8001c46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2240      	movs	r2, #64	; 0x40
 8001c38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c42:	2301      	movs	r3, #1
 8001c44:	e016      	b.n	8001c74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 fa50 	bl	80020f4 <DMA_CalcBaseAndBitshift>
 8001c54:	4603      	mov	r3, r0
 8001c56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c5c:	223f      	movs	r2, #63	; 0x3f
 8001c5e:	409a      	lsls	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	f010803f 	.word	0xf010803f

08001c80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
 8001c8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d101      	bne.n	8001ca6 <HAL_DMA_Start_IT+0x26>
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	e048      	b.n	8001d38 <HAL_DMA_Start_IT+0xb8>
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d137      	bne.n	8001d2a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	68b9      	ldr	r1, [r7, #8]
 8001cce:	68f8      	ldr	r0, [r7, #12]
 8001cd0:	f000 f9e2 	bl	8002098 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd8:	223f      	movs	r2, #63	; 0x3f
 8001cda:	409a      	lsls	r2, r3
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	6812      	ldr	r2, [r2, #0]
 8001cea:	f042 0216 	orr.w	r2, r2, #22
 8001cee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	6952      	ldr	r2, [r2, #20]
 8001cfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cfe:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d007      	beq.n	8001d18 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68fa      	ldr	r2, [r7, #12]
 8001d0e:	6812      	ldr	r2, [r2, #0]
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	f042 0208 	orr.w	r2, r2, #8
 8001d16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	f042 0201 	orr.w	r2, r2, #1
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	e005      	b.n	8001d36 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d32:	2302      	movs	r3, #2
 8001d34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d004      	beq.n	8001d5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e00c      	b.n	8001d78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2205      	movs	r2, #5
 8001d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	6812      	ldr	r2, [r2, #0]
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	f022 0201 	bic.w	r2, r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d90:	4b92      	ldr	r3, [pc, #584]	; (8001fdc <HAL_DMA_IRQHandler+0x258>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a92      	ldr	r2, [pc, #584]	; (8001fe0 <HAL_DMA_IRQHandler+0x25c>)
 8001d96:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9a:	0a9b      	lsrs	r3, r3, #10
 8001d9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dae:	2208      	movs	r2, #8
 8001db0:	409a      	lsls	r2, r3
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	4013      	ands	r3, r2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d01a      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d013      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	6812      	ldr	r2, [r2, #0]
 8001dd2:	f022 0204 	bic.w	r2, r2, #4
 8001dd6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ddc:	2208      	movs	r2, #8
 8001dde:	409a      	lsls	r2, r3
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001de8:	f043 0201 	orr.w	r2, r3, #1
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df4:	2201      	movs	r2, #1
 8001df6:	409a      	lsls	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d012      	beq.n	8001e26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00b      	beq.n	8001e26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e12:	2201      	movs	r2, #1
 8001e14:	409a      	lsls	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e1e:	f043 0202 	orr.w	r2, r3, #2
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e2a:	2204      	movs	r2, #4
 8001e2c:	409a      	lsls	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	4013      	ands	r3, r2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d012      	beq.n	8001e5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d00b      	beq.n	8001e5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e48:	2204      	movs	r2, #4
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e54:	f043 0204 	orr.w	r2, r3, #4
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e60:	2210      	movs	r2, #16
 8001e62:	409a      	lsls	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d043      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d03c      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e7e:	2210      	movs	r2, #16
 8001e80:	409a      	lsls	r2, r3
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d018      	beq.n	8001ec6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d108      	bne.n	8001eb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d024      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	4798      	blx	r3
 8001eb2:	e01f      	b.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d01b      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	4798      	blx	r3
 8001ec4:	e016      	b.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d107      	bne.n	8001ee4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	f022 0208 	bic.w	r2, r2, #8
 8001ee2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef8:	2220      	movs	r2, #32
 8001efa:	409a      	lsls	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4013      	ands	r3, r2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 808e 	beq.w	8002022 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 8086 	beq.w	8002022 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	d136      	bne.n	8001f9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	6812      	ldr	r2, [r2, #0]
 8001f36:	6812      	ldr	r2, [r2, #0]
 8001f38:	f022 0216 	bic.w	r2, r2, #22
 8001f3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	6952      	ldr	r2, [r2, #20]
 8001f48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d103      	bne.n	8001f5e <HAL_DMA_IRQHandler+0x1da>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d007      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	6812      	ldr	r2, [r2, #0]
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	f022 0208 	bic.w	r2, r2, #8
 8001f6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f72:	223f      	movs	r2, #63	; 0x3f
 8001f74:	409a      	lsls	r2, r3
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2201      	movs	r2, #1
 8001f86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d07d      	beq.n	800208e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	4798      	blx	r3
        }
        return;
 8001f9a:	e078      	b.n	800208e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d01c      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d108      	bne.n	8001fca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d030      	beq.n	8002022 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	4798      	blx	r3
 8001fc8:	e02b      	b.n	8002022 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d027      	beq.n	8002022 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	4798      	blx	r3
 8001fda:	e022      	b.n	8002022 <HAL_DMA_IRQHandler+0x29e>
 8001fdc:	20000008 	.word	0x20000008
 8001fe0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10f      	bne.n	8002012 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	f022 0210 	bic.w	r2, r2, #16
 8002000:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002026:	2b00      	cmp	r3, #0
 8002028:	d032      	beq.n	8002090 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b00      	cmp	r3, #0
 8002034:	d022      	beq.n	800207c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2205      	movs	r2, #5
 800203a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6812      	ldr	r2, [r2, #0]
 8002046:	6812      	ldr	r2, [r2, #0]
 8002048:	f022 0201 	bic.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	3301      	adds	r3, #1
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	4293      	cmp	r3, r2
 8002058:	d807      	bhi.n	800206a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f2      	bne.n	800204e <HAL_DMA_IRQHandler+0x2ca>
 8002068:	e000      	b.n	800206c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800206a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	4798      	blx	r3
 800208c:	e000      	b.n	8002090 <HAL_DMA_IRQHandler+0x30c>
        return;
 800208e:	bf00      	nop
    }
  }
}
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop

08002098 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
 80020a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2b40      	cmp	r3, #64	; 0x40
 80020c4:	d108      	bne.n	80020d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020d6:	e007      	b.n	80020e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	60da      	str	r2, [r3, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	3b10      	subs	r3, #16
 8002104:	4a14      	ldr	r2, [pc, #80]	; (8002158 <DMA_CalcBaseAndBitshift+0x64>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	091b      	lsrs	r3, r3, #4
 800210c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800210e:	4a13      	ldr	r2, [pc, #76]	; (800215c <DMA_CalcBaseAndBitshift+0x68>)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2b03      	cmp	r3, #3
 8002120:	d909      	bls.n	8002136 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800212a:	f023 0303 	bic.w	r3, r3, #3
 800212e:	1d1a      	adds	r2, r3, #4
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	659a      	str	r2, [r3, #88]	; 0x58
 8002134:	e007      	b.n	8002146 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800213e:	f023 0303 	bic.w	r3, r3, #3
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800214a:	4618      	mov	r0, r3
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	aaaaaaab 	.word	0xaaaaaaab
 800215c:	08008e6c 	.word	0x08008e6c

08002160 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002168:	2300      	movs	r3, #0
 800216a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002170:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d11f      	bne.n	80021ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b03      	cmp	r3, #3
 800217e:	d855      	bhi.n	800222c <DMA_CheckFifoParam+0xcc>
 8002180:	a201      	add	r2, pc, #4	; (adr r2, 8002188 <DMA_CheckFifoParam+0x28>)
 8002182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002186:	bf00      	nop
 8002188:	08002199 	.word	0x08002199
 800218c:	080021ab 	.word	0x080021ab
 8002190:	08002199 	.word	0x08002199
 8002194:	0800222d 	.word	0x0800222d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d045      	beq.n	8002230 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021a8:	e042      	b.n	8002230 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021b2:	d13f      	bne.n	8002234 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021b8:	e03c      	b.n	8002234 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021c2:	d121      	bne.n	8002208 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	2b03      	cmp	r3, #3
 80021c8:	d836      	bhi.n	8002238 <DMA_CheckFifoParam+0xd8>
 80021ca:	a201      	add	r2, pc, #4	; (adr r2, 80021d0 <DMA_CheckFifoParam+0x70>)
 80021cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d0:	080021e1 	.word	0x080021e1
 80021d4:	080021e7 	.word	0x080021e7
 80021d8:	080021e1 	.word	0x080021e1
 80021dc:	080021f9 	.word	0x080021f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	73fb      	strb	r3, [r7, #15]
      break;
 80021e4:	e02f      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d024      	beq.n	800223c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021f6:	e021      	b.n	800223c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002200:	d11e      	bne.n	8002240 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002206:	e01b      	b.n	8002240 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d902      	bls.n	8002214 <DMA_CheckFifoParam+0xb4>
 800220e:	2b03      	cmp	r3, #3
 8002210:	d003      	beq.n	800221a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002212:	e018      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	73fb      	strb	r3, [r7, #15]
      break;
 8002218:	e015      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00e      	beq.n	8002244 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
      break;
 800222a:	e00b      	b.n	8002244 <DMA_CheckFifoParam+0xe4>
      break;
 800222c:	bf00      	nop
 800222e:	e00a      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      break;
 8002230:	bf00      	nop
 8002232:	e008      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      break;
 8002234:	bf00      	nop
 8002236:	e006      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      break;
 8002238:	bf00      	nop
 800223a:	e004      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      break;
 800223c:	bf00      	nop
 800223e:	e002      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      break;   
 8002240:	bf00      	nop
 8002242:	e000      	b.n	8002246 <DMA_CheckFifoParam+0xe6>
      break;
 8002244:	bf00      	nop
    }
  } 
  
  return status; 
 8002246:	7bfb      	ldrb	r3, [r7, #15]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002254:	b480      	push	{r7}
 8002256:	b089      	sub	sp, #36	; 0x24
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002266:	2300      	movs	r3, #0
 8002268:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
 800226e:	e16b      	b.n	8002548 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002270:	2201      	movs	r2, #1
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	429a      	cmp	r2, r3
 800228a:	f040 815a 	bne.w	8002542 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d003      	beq.n	800229e <HAL_GPIO_Init+0x4a>
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b12      	cmp	r3, #18
 800229c:	d123      	bne.n	80022e6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	08da      	lsrs	r2, r3, #3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3208      	adds	r2, #8
 80022a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f003 0307 	and.w	r3, r3, #7
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	220f      	movs	r2, #15
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	691a      	ldr	r2, [r3, #16]
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	08da      	lsrs	r2, r3, #3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3208      	adds	r2, #8
 80022e0:	69b9      	ldr	r1, [r7, #24]
 80022e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	2203      	movs	r2, #3
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 0203 	and.w	r2, r3, #3
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d00b      	beq.n	800233a <HAL_GPIO_Init+0xe6>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d007      	beq.n	800233a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800232e:	2b11      	cmp	r3, #17
 8002330:	d003      	beq.n	800233a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b12      	cmp	r3, #18
 8002338:	d130      	bne.n	800239c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	2203      	movs	r2, #3
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4313      	orrs	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002370:	2201      	movs	r2, #1
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	091b      	lsrs	r3, r3, #4
 8002386:	f003 0201 	and.w	r2, r3, #1
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4313      	orrs	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	2203      	movs	r2, #3
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 80b4 	beq.w	8002542 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	4a5f      	ldr	r2, [pc, #380]	; (800255c <HAL_GPIO_Init+0x308>)
 80023e0:	4b5e      	ldr	r3, [pc, #376]	; (800255c <HAL_GPIO_Init+0x308>)
 80023e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023e8:	6453      	str	r3, [r2, #68]	; 0x44
 80023ea:	4b5c      	ldr	r3, [pc, #368]	; (800255c <HAL_GPIO_Init+0x308>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023f6:	4a5a      	ldr	r2, [pc, #360]	; (8002560 <HAL_GPIO_Init+0x30c>)
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	089b      	lsrs	r3, r3, #2
 80023fc:	3302      	adds	r3, #2
 80023fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002402:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	220f      	movs	r2, #15
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	43db      	mvns	r3, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4013      	ands	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a51      	ldr	r2, [pc, #324]	; (8002564 <HAL_GPIO_Init+0x310>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d02b      	beq.n	800247a <HAL_GPIO_Init+0x226>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a50      	ldr	r2, [pc, #320]	; (8002568 <HAL_GPIO_Init+0x314>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d025      	beq.n	8002476 <HAL_GPIO_Init+0x222>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a4f      	ldr	r2, [pc, #316]	; (800256c <HAL_GPIO_Init+0x318>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d01f      	beq.n	8002472 <HAL_GPIO_Init+0x21e>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a4e      	ldr	r2, [pc, #312]	; (8002570 <HAL_GPIO_Init+0x31c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d019      	beq.n	800246e <HAL_GPIO_Init+0x21a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4d      	ldr	r2, [pc, #308]	; (8002574 <HAL_GPIO_Init+0x320>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d013      	beq.n	800246a <HAL_GPIO_Init+0x216>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a4c      	ldr	r2, [pc, #304]	; (8002578 <HAL_GPIO_Init+0x324>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d00d      	beq.n	8002466 <HAL_GPIO_Init+0x212>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a4b      	ldr	r2, [pc, #300]	; (800257c <HAL_GPIO_Init+0x328>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d007      	beq.n	8002462 <HAL_GPIO_Init+0x20e>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a4a      	ldr	r2, [pc, #296]	; (8002580 <HAL_GPIO_Init+0x32c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d101      	bne.n	800245e <HAL_GPIO_Init+0x20a>
 800245a:	2307      	movs	r3, #7
 800245c:	e00e      	b.n	800247c <HAL_GPIO_Init+0x228>
 800245e:	2308      	movs	r3, #8
 8002460:	e00c      	b.n	800247c <HAL_GPIO_Init+0x228>
 8002462:	2306      	movs	r3, #6
 8002464:	e00a      	b.n	800247c <HAL_GPIO_Init+0x228>
 8002466:	2305      	movs	r3, #5
 8002468:	e008      	b.n	800247c <HAL_GPIO_Init+0x228>
 800246a:	2304      	movs	r3, #4
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x228>
 800246e:	2303      	movs	r3, #3
 8002470:	e004      	b.n	800247c <HAL_GPIO_Init+0x228>
 8002472:	2302      	movs	r3, #2
 8002474:	e002      	b.n	800247c <HAL_GPIO_Init+0x228>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <HAL_GPIO_Init+0x228>
 800247a:	2300      	movs	r3, #0
 800247c:	69fa      	ldr	r2, [r7, #28]
 800247e:	f002 0203 	and.w	r2, r2, #3
 8002482:	0092      	lsls	r2, r2, #2
 8002484:	4093      	lsls	r3, r2
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4313      	orrs	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800248c:	4934      	ldr	r1, [pc, #208]	; (8002560 <HAL_GPIO_Init+0x30c>)
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	089b      	lsrs	r3, r3, #2
 8002492:	3302      	adds	r3, #2
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800249a:	4b3a      	ldr	r3, [pc, #232]	; (8002584 <HAL_GPIO_Init+0x330>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024be:	4a31      	ldr	r2, [pc, #196]	; (8002584 <HAL_GPIO_Init+0x330>)
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80024c4:	4b2f      	ldr	r3, [pc, #188]	; (8002584 <HAL_GPIO_Init+0x330>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	4013      	ands	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024e8:	4a26      	ldr	r2, [pc, #152]	; (8002584 <HAL_GPIO_Init+0x330>)
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024ee:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_GPIO_Init+0x330>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	4013      	ands	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002512:	4a1c      	ldr	r2, [pc, #112]	; (8002584 <HAL_GPIO_Init+0x330>)
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002518:	4b1a      	ldr	r3, [pc, #104]	; (8002584 <HAL_GPIO_Init+0x330>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	43db      	mvns	r3, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4013      	ands	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800253c:	4a11      	ldr	r2, [pc, #68]	; (8002584 <HAL_GPIO_Init+0x330>)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3301      	adds	r3, #1
 8002546:	61fb      	str	r3, [r7, #28]
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	2b0f      	cmp	r3, #15
 800254c:	f67f ae90 	bls.w	8002270 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002550:	bf00      	nop
 8002552:	3724      	adds	r7, #36	; 0x24
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	40023800 	.word	0x40023800
 8002560:	40013800 	.word	0x40013800
 8002564:	40020000 	.word	0x40020000
 8002568:	40020400 	.word	0x40020400
 800256c:	40020800 	.word	0x40020800
 8002570:	40020c00 	.word	0x40020c00
 8002574:	40021000 	.word	0x40021000
 8002578:	40021400 	.word	0x40021400
 800257c:	40021800 	.word	0x40021800
 8002580:	40021c00 	.word	0x40021c00
 8002584:	40013c00 	.word	0x40013c00

08002588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	807b      	strh	r3, [r7, #2]
 8002594:	4613      	mov	r3, r2
 8002596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002598:	787b      	ldrb	r3, [r7, #1]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025a4:	e003      	b.n	80025ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	041a      	lsls	r2, r3, #16
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	619a      	str	r2, [r3, #24]
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695a      	ldr	r2, [r3, #20]
 80025ca:	887b      	ldrh	r3, [r7, #2]
 80025cc:	405a      	eors	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	615a      	str	r2, [r3, #20]
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80025ea:	4b08      	ldr	r3, [pc, #32]	; (800260c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	88fb      	ldrh	r3, [r7, #6]
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d006      	beq.n	8002604 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025f6:	4a05      	ldr	r2, [pc, #20]	; (800260c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025f8:	88fb      	ldrh	r3, [r7, #6]
 80025fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025fc:	88fb      	ldrh	r3, [r7, #6]
 80025fe:	4618      	mov	r0, r3
 8002600:	f003 fc06 	bl	8005e10 <HAL_GPIO_EXTI_Callback>
  }
}
 8002604:	bf00      	nop
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40013c00 	.word	0x40013c00

08002610 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e22d      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d075      	beq.n	800271a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800262e:	4ba3      	ldr	r3, [pc, #652]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 030c 	and.w	r3, r3, #12
 8002636:	2b04      	cmp	r3, #4
 8002638:	d00c      	beq.n	8002654 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800263a:	4ba0      	ldr	r3, [pc, #640]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002642:	2b08      	cmp	r3, #8
 8002644:	d112      	bne.n	800266c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002646:	4b9d      	ldr	r3, [pc, #628]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800264e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002652:	d10b      	bne.n	800266c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002654:	4b99      	ldr	r3, [pc, #612]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d05b      	beq.n	8002718 <HAL_RCC_OscConfig+0x108>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d157      	bne.n	8002718 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e208      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002674:	d106      	bne.n	8002684 <HAL_RCC_OscConfig+0x74>
 8002676:	4a91      	ldr	r2, [pc, #580]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002678:	4b90      	ldr	r3, [pc, #576]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	e01d      	b.n	80026c0 <HAL_RCC_OscConfig+0xb0>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x98>
 800268e:	4a8b      	ldr	r2, [pc, #556]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002690:	4b8a      	ldr	r3, [pc, #552]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	4a88      	ldr	r2, [pc, #544]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800269c:	4b87      	ldr	r3, [pc, #540]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	e00b      	b.n	80026c0 <HAL_RCC_OscConfig+0xb0>
 80026a8:	4a84      	ldr	r2, [pc, #528]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80026aa:	4b84      	ldr	r3, [pc, #528]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b2:	6013      	str	r3, [r2, #0]
 80026b4:	4a81      	ldr	r2, [pc, #516]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80026b6:	4b81      	ldr	r3, [pc, #516]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d013      	beq.n	80026f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7fe fc04 	bl	8000ed4 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026d0:	f7fe fc00 	bl	8000ed4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	; 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e1cd      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e2:	4b76      	ldr	r3, [pc, #472]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0xc0>
 80026ee:	e014      	b.n	800271a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7fe fbf0 	bl	8000ed4 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f8:	f7fe fbec 	bl	8000ed4 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	; 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e1b9      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270a:	4b6c      	ldr	r3, [pc, #432]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0xe8>
 8002716:	e000      	b.n	800271a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d063      	beq.n	80027ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002726:	4b65      	ldr	r3, [pc, #404]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00b      	beq.n	800274a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002732:	4b62      	ldr	r3, [pc, #392]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800273a:	2b08      	cmp	r3, #8
 800273c:	d11c      	bne.n	8002778 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800273e:	4b5f      	ldr	r3, [pc, #380]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d116      	bne.n	8002778 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274a:	4b5c      	ldr	r3, [pc, #368]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_RCC_OscConfig+0x152>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d001      	beq.n	8002762 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e18d      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	4956      	ldr	r1, [pc, #344]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002764:	4b55      	ldr	r3, [pc, #340]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	4313      	orrs	r3, r2
 8002774:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002776:	e03a      	b.n	80027ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002780:	4b4f      	ldr	r3, [pc, #316]	; (80028c0 <HAL_RCC_OscConfig+0x2b0>)
 8002782:	2201      	movs	r2, #1
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002786:	f7fe fba5 	bl	8000ed4 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800278e:	f7fe fba1 	bl	8000ed4 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e16e      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a0:	4b46      	ldr	r3, [pc, #280]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ac:	4943      	ldr	r1, [pc, #268]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80027ae:	4b43      	ldr	r3, [pc, #268]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]
 80027c0:	e015      	b.n	80027ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c2:	4b3f      	ldr	r3, [pc, #252]	; (80028c0 <HAL_RCC_OscConfig+0x2b0>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7fe fb84 	bl	8000ed4 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d0:	f7fe fb80 	bl	8000ed4 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e14d      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e2:	4b36      	ldr	r3, [pc, #216]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d030      	beq.n	800285c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d016      	beq.n	8002830 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002802:	4b30      	ldr	r3, [pc, #192]	; (80028c4 <HAL_RCC_OscConfig+0x2b4>)
 8002804:	2201      	movs	r2, #1
 8002806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002808:	f7fe fb64 	bl	8000ed4 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002810:	f7fe fb60 	bl	8000ed4 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e12d      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002822:	4b26      	ldr	r3, [pc, #152]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x200>
 800282e:	e015      	b.n	800285c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002830:	4b24      	ldr	r3, [pc, #144]	; (80028c4 <HAL_RCC_OscConfig+0x2b4>)
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002836:	f7fe fb4d 	bl	8000ed4 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800283e:	f7fe fb49 	bl	8000ed4 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e116      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002850:	4b1a      	ldr	r3, [pc, #104]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1f0      	bne.n	800283e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 80a0 	beq.w	80029aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800286a:	2300      	movs	r3, #0
 800286c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800286e:	4b13      	ldr	r3, [pc, #76]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10f      	bne.n	800289a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	4a0f      	ldr	r2, [pc, #60]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002880:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002888:	6413      	str	r3, [r2, #64]	; 0x40
 800288a:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <HAL_RCC_OscConfig+0x2ac>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002896:	2301      	movs	r3, #1
 8002898:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289a:	4b0b      	ldr	r3, [pc, #44]	; (80028c8 <HAL_RCC_OscConfig+0x2b8>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d121      	bne.n	80028ea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028a6:	4a08      	ldr	r2, [pc, #32]	; (80028c8 <HAL_RCC_OscConfig+0x2b8>)
 80028a8:	4b07      	ldr	r3, [pc, #28]	; (80028c8 <HAL_RCC_OscConfig+0x2b8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028b2:	f7fe fb0f 	bl	8000ed4 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b8:	e011      	b.n	80028de <HAL_RCC_OscConfig+0x2ce>
 80028ba:	bf00      	nop
 80028bc:	40023800 	.word	0x40023800
 80028c0:	42470000 	.word	0x42470000
 80028c4:	42470e80 	.word	0x42470e80
 80028c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028cc:	f7fe fb02 	bl	8000ed4 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e0cf      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028de:	4b6a      	ldr	r3, [pc, #424]	; (8002a88 <HAL_RCC_OscConfig+0x478>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d106      	bne.n	8002900 <HAL_RCC_OscConfig+0x2f0>
 80028f2:	4a66      	ldr	r2, [pc, #408]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80028f4:	4b65      	ldr	r3, [pc, #404]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80028f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6713      	str	r3, [r2, #112]	; 0x70
 80028fe:	e01c      	b.n	800293a <HAL_RCC_OscConfig+0x32a>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b05      	cmp	r3, #5
 8002906:	d10c      	bne.n	8002922 <HAL_RCC_OscConfig+0x312>
 8002908:	4a60      	ldr	r2, [pc, #384]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 800290a:	4b60      	ldr	r3, [pc, #384]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 800290c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290e:	f043 0304 	orr.w	r3, r3, #4
 8002912:	6713      	str	r3, [r2, #112]	; 0x70
 8002914:	4a5d      	ldr	r2, [pc, #372]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002916:	4b5d      	ldr	r3, [pc, #372]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	6713      	str	r3, [r2, #112]	; 0x70
 8002920:	e00b      	b.n	800293a <HAL_RCC_OscConfig+0x32a>
 8002922:	4a5a      	ldr	r2, [pc, #360]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002924:	4b59      	ldr	r3, [pc, #356]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002928:	f023 0301 	bic.w	r3, r3, #1
 800292c:	6713      	str	r3, [r2, #112]	; 0x70
 800292e:	4a57      	ldr	r2, [pc, #348]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002930:	4b56      	ldr	r3, [pc, #344]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002934:	f023 0304 	bic.w	r3, r3, #4
 8002938:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d015      	beq.n	800296e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002942:	f7fe fac7 	bl	8000ed4 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002948:	e00a      	b.n	8002960 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800294a:	f7fe fac3 	bl	8000ed4 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	f241 3288 	movw	r2, #5000	; 0x1388
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e08e      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002960:	4b4a      	ldr	r3, [pc, #296]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d0ee      	beq.n	800294a <HAL_RCC_OscConfig+0x33a>
 800296c:	e014      	b.n	8002998 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296e:	f7fe fab1 	bl	8000ed4 <HAL_GetTick>
 8002972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002974:	e00a      	b.n	800298c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002976:	f7fe faad 	bl	8000ed4 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	f241 3288 	movw	r2, #5000	; 0x1388
 8002984:	4293      	cmp	r3, r2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e078      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800298c:	4b3f      	ldr	r3, [pc, #252]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 800298e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002990:	f003 0302 	and.w	r3, r3, #2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1ee      	bne.n	8002976 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002998:	7dfb      	ldrb	r3, [r7, #23]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d105      	bne.n	80029aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800299e:	4a3b      	ldr	r2, [pc, #236]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80029a0:	4b3a      	ldr	r3, [pc, #232]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d064      	beq.n	8002a7c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029b2:	4b36      	ldr	r3, [pc, #216]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d05c      	beq.n	8002a78 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d141      	bne.n	8002a4a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c6:	4b32      	ldr	r3, [pc, #200]	; (8002a90 <HAL_RCC_OscConfig+0x480>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7fe fa82 	bl	8000ed4 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d4:	f7fe fa7e 	bl	8000ed4 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e04b      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e6:	4b29      	ldr	r3, [pc, #164]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029f2:	4926      	ldr	r1, [pc, #152]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69da      	ldr	r2, [r3, #28]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	019b      	lsls	r3, r3, #6
 8002a04:	431a      	orrs	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0a:	085b      	lsrs	r3, r3, #1
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	041b      	lsls	r3, r3, #16
 8002a10:	431a      	orrs	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a16:	061b      	lsls	r3, r3, #24
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a1c:	4b1c      	ldr	r3, [pc, #112]	; (8002a90 <HAL_RCC_OscConfig+0x480>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a22:	f7fe fa57 	bl	8000ed4 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a2a:	f7fe fa53 	bl	8000ed4 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e020      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a3c:	4b13      	ldr	r3, [pc, #76]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0f0      	beq.n	8002a2a <HAL_RCC_OscConfig+0x41a>
 8002a48:	e018      	b.n	8002a7c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4a:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <HAL_RCC_OscConfig+0x480>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a50:	f7fe fa40 	bl	8000ed4 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a58:	f7fe fa3c 	bl	8000ed4 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e009      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6a:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <HAL_RCC_OscConfig+0x47c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x448>
 8002a76:	e001      	b.n	8002a7c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e000      	b.n	8002a7e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3718      	adds	r7, #24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	40007000 	.word	0x40007000
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	42470060 	.word	0x42470060

08002a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0ca      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002aa8:	4b67      	ldr	r3, [pc, #412]	; (8002c48 <HAL_RCC_ClockConfig+0x1b4>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 020f 	and.w	r2, r3, #15
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d20c      	bcs.n	8002ad0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab6:	4b64      	ldr	r3, [pc, #400]	; (8002c48 <HAL_RCC_ClockConfig+0x1b4>)
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002abe:	4b62      	ldr	r3, [pc, #392]	; (8002c48 <HAL_RCC_ClockConfig+0x1b4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 020f 	and.w	r2, r3, #15
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d001      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0b6      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d020      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d005      	beq.n	8002af4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ae8:	4a58      	ldr	r2, [pc, #352]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002aea:	4b58      	ldr	r3, [pc, #352]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002af2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0308 	and.w	r3, r3, #8
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d005      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b00:	4a52      	ldr	r2, [pc, #328]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b02:	4b52      	ldr	r3, [pc, #328]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b0c:	494f      	ldr	r1, [pc, #316]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b0e:	4b4f      	ldr	r3, [pc, #316]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d044      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d107      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	4b46      	ldr	r3, [pc, #280]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d119      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e07d      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d003      	beq.n	8002b52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b4e:	2b03      	cmp	r3, #3
 8002b50:	d107      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b52:	4b3e      	ldr	r3, [pc, #248]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d109      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e06d      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b62:	4b3a      	ldr	r3, [pc, #232]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e065      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b72:	4936      	ldr	r1, [pc, #216]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b74:	4b35      	ldr	r3, [pc, #212]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f023 0203 	bic.w	r2, r3, #3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b84:	f7fe f9a6 	bl	8000ed4 <HAL_GetTick>
 8002b88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b8c:	f7fe f9a2 	bl	8000ed4 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e04d      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba2:	4b2a      	ldr	r3, [pc, #168]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 020c 	and.w	r2, r3, #12
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d1eb      	bne.n	8002b8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb4:	4b24      	ldr	r3, [pc, #144]	; (8002c48 <HAL_RCC_ClockConfig+0x1b4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 020f 	and.w	r2, r3, #15
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d90c      	bls.n	8002bdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc2:	4b21      	ldr	r3, [pc, #132]	; (8002c48 <HAL_RCC_ClockConfig+0x1b4>)
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	b2d2      	uxtb	r2, r2
 8002bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bca:	4b1f      	ldr	r3, [pc, #124]	; (8002c48 <HAL_RCC_ClockConfig+0x1b4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 020f 	and.w	r2, r3, #15
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d001      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e030      	b.n	8002c3e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d008      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002be8:	4918      	ldr	r1, [pc, #96]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002bea:	4b18      	ldr	r3, [pc, #96]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c06:	4911      	ldr	r1, [pc, #68]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002c08:	4b10      	ldr	r3, [pc, #64]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	4313      	orrs	r3, r2
 8002c18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c1a:	f000 f81d 	bl	8002c58 <HAL_RCC_GetSysClockFreq>
 8002c1e:	4601      	mov	r1, r0
 8002c20:	4b0a      	ldr	r3, [pc, #40]	; (8002c4c <HAL_RCC_ClockConfig+0x1b8>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	091b      	lsrs	r3, r3, #4
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	4a09      	ldr	r2, [pc, #36]	; (8002c50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2c:	5cd3      	ldrb	r3, [r2, r3]
 8002c2e:	fa21 f303 	lsr.w	r3, r1, r3
 8002c32:	4a08      	ldr	r2, [pc, #32]	; (8002c54 <HAL_RCC_ClockConfig+0x1c0>)
 8002c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c36:	2000      	movs	r0, #0
 8002c38:	f7fe f908 	bl	8000e4c <HAL_InitTick>

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40023c00 	.word	0x40023c00
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	08008e74 	.word	0x08008e74
 8002c54:	20000008 	.word	0x20000008

08002c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5c:	b08f      	sub	sp, #60	; 0x3c
 8002c5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c64:	2300      	movs	r3, #0
 8002c66:	637b      	str	r3, [r7, #52]	; 0x34
 8002c68:	2300      	movs	r3, #0
 8002c6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c70:	4b62      	ldr	r3, [pc, #392]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 030c 	and.w	r3, r3, #12
 8002c78:	2b04      	cmp	r3, #4
 8002c7a:	d007      	beq.n	8002c8c <HAL_RCC_GetSysClockFreq+0x34>
 8002c7c:	2b08      	cmp	r3, #8
 8002c7e:	d008      	beq.n	8002c92 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f040 80b2 	bne.w	8002dea <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c86:	4b5e      	ldr	r3, [pc, #376]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002c88:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8002c8a:	e0b1      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c8c:	4b5d      	ldr	r3, [pc, #372]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002c8e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c90:	e0ae      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c92:	4b5a      	ldr	r3, [pc, #360]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c9c:	4b57      	ldr	r3, [pc, #348]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d04e      	beq.n	8002d46 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca8:	4b54      	ldr	r3, [pc, #336]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	099b      	lsrs	r3, r3, #6
 8002cae:	f04f 0400 	mov.w	r4, #0
 8002cb2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	ea01 0103 	and.w	r1, r1, r3
 8002cbe:	ea02 0204 	and.w	r2, r2, r4
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4614      	mov	r4, r2
 8002cc6:	0160      	lsls	r0, r4, #5
 8002cc8:	6278      	str	r0, [r7, #36]	; 0x24
 8002cca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ccc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002cd0:	6278      	str	r0, [r7, #36]	; 0x24
 8002cd2:	015b      	lsls	r3, r3, #5
 8002cd4:	623b      	str	r3, [r7, #32]
 8002cd6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002cda:	1a5b      	subs	r3, r3, r1
 8002cdc:	eb64 0402 	sbc.w	r4, r4, r2
 8002ce0:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002ce4:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002ce8:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002cec:	ebb8 0803 	subs.w	r8, r8, r3
 8002cf0:	eb69 0904 	sbc.w	r9, r9, r4
 8002cf4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cf8:	61fb      	str	r3, [r7, #28]
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d00:	61fb      	str	r3, [r7, #28]
 8002d02:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002d06:	61bb      	str	r3, [r7, #24]
 8002d08:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002d0c:	eb18 0801 	adds.w	r8, r8, r1
 8002d10:	eb49 0902 	adc.w	r9, r9, r2
 8002d14:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002d18:	617b      	str	r3, [r7, #20]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002d2c:	4640      	mov	r0, r8
 8002d2e:	4649      	mov	r1, r9
 8002d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d32:	f04f 0400 	mov.w	r4, #0
 8002d36:	461a      	mov	r2, r3
 8002d38:	4623      	mov	r3, r4
 8002d3a:	f7fd fedd 	bl	8000af8 <__aeabi_uldivmod>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	460c      	mov	r4, r1
 8002d42:	637b      	str	r3, [r7, #52]	; 0x34
 8002d44:	e043      	b.n	8002dce <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d46:	4b2d      	ldr	r3, [pc, #180]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	099b      	lsrs	r3, r3, #6
 8002d4c:	f04f 0400 	mov.w	r4, #0
 8002d50:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	ea01 0103 	and.w	r1, r1, r3
 8002d5c:	ea02 0204 	and.w	r2, r2, r4
 8002d60:	460b      	mov	r3, r1
 8002d62:	4614      	mov	r4, r2
 8002d64:	0160      	lsls	r0, r4, #5
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	015b      	lsls	r3, r3, #5
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002d78:	1a5b      	subs	r3, r3, r1
 8002d7a:	eb64 0402 	sbc.w	r4, r4, r2
 8002d7e:	01a6      	lsls	r6, r4, #6
 8002d80:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002d84:	019d      	lsls	r5, r3, #6
 8002d86:	1aed      	subs	r5, r5, r3
 8002d88:	eb66 0604 	sbc.w	r6, r6, r4
 8002d8c:	00f3      	lsls	r3, r6, #3
 8002d8e:	607b      	str	r3, [r7, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002d96:	607b      	str	r3, [r7, #4]
 8002d98:	00eb      	lsls	r3, r5, #3
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002da0:	186d      	adds	r5, r5, r1
 8002da2:	eb46 0602 	adc.w	r6, r6, r2
 8002da6:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002daa:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002dae:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002db2:	4655      	mov	r5, sl
 8002db4:	465e      	mov	r6, fp
 8002db6:	4628      	mov	r0, r5
 8002db8:	4631      	mov	r1, r6
 8002dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dbc:	f04f 0400 	mov.w	r4, #0
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4623      	mov	r3, r4
 8002dc4:	f7fd fe98 	bl	8000af8 <__aeabi_uldivmod>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	460c      	mov	r4, r1
 8002dcc:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dce:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	0c1b      	lsrs	r3, r3, #16
 8002dd4:	f003 0303 	and.w	r3, r3, #3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8002dde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002de8:	e002      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002dec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002dee:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	373c      	adds	r7, #60	; 0x3c
 8002df6:	46bd      	mov	sp, r7
 8002df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	00f42400 	.word	0x00f42400
 8002e04:	007a1200 	.word	0x007a1200

08002e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	; (8002e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000008 	.word	0x20000008

08002e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e24:	f7ff fff0 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8002e28:	4601      	mov	r1, r0
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	0a9b      	lsrs	r3, r3, #10
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4a03      	ldr	r2, [pc, #12]	; (8002e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e36:	5cd3      	ldrb	r3, [r2, r3]
 8002e38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40023800 	.word	0x40023800
 8002e44:	08008e84 	.word	0x08008e84

08002e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e4c:	f7ff ffdc 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8002e50:	4601      	mov	r1, r0
 8002e52:	4b05      	ldr	r3, [pc, #20]	; (8002e68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	0b5b      	lsrs	r3, r3, #13
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	4a03      	ldr	r2, [pc, #12]	; (8002e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e5e:	5cd3      	ldrb	r3, [r2, r3]
 8002e60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	08008e84 	.word	0x08008e84

08002e70 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e01d      	b.n	8002ebe <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f003 fb60 	bl	800655c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3304      	adds	r3, #4
 8002eac:	4619      	mov	r1, r3
 8002eae:	4610      	mov	r0, r2
 8002eb0:	f000 fb60 	bl	8003574 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6812      	ldr	r2, [r2, #0]
 8002ed6:	68d2      	ldr	r2, [r2, #12]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	6812      	ldr	r2, [r2, #0]
 8002ee8:	f042 0201 	orr.w	r2, r2, #1
 8002eec:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e01d      	b.n	8002f4a <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d106      	bne.n	8002f28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f815 	bl	8002f52 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3304      	adds	r3, #4
 8002f38:	4619      	mov	r1, r3
 8002f3a:	4610      	mov	r0, r2
 8002f3c:	f000 fb1a 	bl	8003574 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}  
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_TIM_PWM_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
	...

08002f68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2201      	movs	r2, #1
 8002f78:	6839      	ldr	r1, [r7, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 fc1c 	bl	80037b8 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a10      	ldr	r2, [pc, #64]	; (8002fc8 <HAL_TIM_PWM_Start+0x60>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d004      	beq.n	8002f94 <HAL_TIM_PWM_Start+0x2c>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a0f      	ldr	r2, [pc, #60]	; (8002fcc <HAL_TIM_PWM_Start+0x64>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d101      	bne.n	8002f98 <HAL_TIM_PWM_Start+0x30>
 8002f94:	2301      	movs	r3, #1
 8002f96:	e000      	b.n	8002f9a <HAL_TIM_PWM_Start+0x32>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d007      	beq.n	8002fae <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002fa8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	f042 0201 	orr.w	r2, r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
} 
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40010000 	.word	0x40010000
 8002fcc:	40010400 	.word	0x40010400

08002fd0 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d122      	bne.n	800302c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d11b      	bne.n	800302c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f06f 0202 	mvn.w	r2, #2
 8002ffc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 fa8f 	bl	8003536 <HAL_TIM_IC_CaptureCallback>
 8003018:	e005      	b.n	8003026 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 fa81 	bl	8003522 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 fa92 	bl	800354a <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	f003 0304 	and.w	r3, r3, #4
 8003036:	2b04      	cmp	r3, #4
 8003038:	d122      	bne.n	8003080 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b04      	cmp	r3, #4
 8003046:	d11b      	bne.n	8003080 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f06f 0204 	mvn.w	r2, #4
 8003050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2202      	movs	r2, #2
 8003056:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 fa65 	bl	8003536 <HAL_TIM_IC_CaptureCallback>
 800306c:	e005      	b.n	800307a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 fa57 	bl	8003522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 fa68 	bl	800354a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b08      	cmp	r3, #8
 800308c:	d122      	bne.n	80030d4 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f003 0308 	and.w	r3, r3, #8
 8003098:	2b08      	cmp	r3, #8
 800309a:	d11b      	bne.n	80030d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0208 	mvn.w	r2, #8
 80030a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2204      	movs	r2, #4
 80030aa:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fa3b 	bl	8003536 <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 fa2d 	bl	8003522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 fa3e 	bl	800354a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	f003 0310 	and.w	r3, r3, #16
 80030de:	2b10      	cmp	r3, #16
 80030e0:	d122      	bne.n	8003128 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b10      	cmp	r3, #16
 80030ee:	d11b      	bne.n	8003128 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f06f 0210 	mvn.w	r2, #16
 80030f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2208      	movs	r2, #8
 80030fe:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fa11 	bl	8003536 <HAL_TIM_IC_CaptureCallback>
 8003114:	e005      	b.n	8003122 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fa03 	bl	8003522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 fa14 	bl	800354a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b01      	cmp	r3, #1
 8003134:	d10e      	bne.n	8003154 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b01      	cmp	r3, #1
 8003142:	d107      	bne.n	8003154 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0201 	mvn.w	r2, #1
 800314c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f002 fe12 	bl	8005d78 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315e:	2b80      	cmp	r3, #128	; 0x80
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800316c:	2b80      	cmp	r3, #128	; 0x80
 800316e:	d107      	bne.n	8003180 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003178:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 fd84 	bl	8003c88 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800318a:	2b40      	cmp	r3, #64	; 0x40
 800318c:	d10e      	bne.n	80031ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003198:	2b40      	cmp	r3, #64	; 0x40
 800319a:	d107      	bne.n	80031ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 f9d9 	bl	800355e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	d10e      	bne.n	80031d8 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f003 0320 	and.w	r3, r3, #32
 80031c4:	2b20      	cmp	r3, #32
 80031c6:	d107      	bne.n	80031d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f06f 0220 	mvn.w	r2, #32
 80031d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fd4e 	bl	8003c74 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80031d8:	bf00      	nop
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e0b4      	b.n	8003364 <HAL_TIM_PWM_ConfigChannel+0x184>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2202      	movs	r2, #2
 8003206:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	f200 809f 	bhi.w	8003350 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003212:	a201      	add	r2, pc, #4	; (adr r2, 8003218 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003218:	0800324d 	.word	0x0800324d
 800321c:	08003351 	.word	0x08003351
 8003220:	08003351 	.word	0x08003351
 8003224:	08003351 	.word	0x08003351
 8003228:	0800328d 	.word	0x0800328d
 800322c:	08003351 	.word	0x08003351
 8003230:	08003351 	.word	0x08003351
 8003234:	08003351 	.word	0x08003351
 8003238:	080032cf 	.word	0x080032cf
 800323c:	08003351 	.word	0x08003351
 8003240:	08003351 	.word	0x08003351
 8003244:	08003351 	.word	0x08003351
 8003248:	0800330f 	.word	0x0800330f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68b9      	ldr	r1, [r7, #8]
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fad4 	bl	8003800 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	6992      	ldr	r2, [r2, #24]
 8003262:	f042 0208 	orr.w	r2, r2, #8
 8003266:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	6992      	ldr	r2, [r2, #24]
 8003272:	f022 0204 	bic.w	r2, r2, #4
 8003276:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	6991      	ldr	r1, [r2, #24]
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	6912      	ldr	r2, [r2, #16]
 8003286:	430a      	orrs	r2, r1
 8003288:	619a      	str	r2, [r3, #24]
    }
    break;
 800328a:	e062      	b.n	8003352 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68b9      	ldr	r1, [r7, #8]
 8003292:	4618      	mov	r0, r3
 8003294:	f000 fa18 	bl	80036c8 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	6812      	ldr	r2, [r2, #0]
 80032a0:	6992      	ldr	r2, [r2, #24]
 80032a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032a6:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	6992      	ldr	r2, [r2, #24]
 80032b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	6991      	ldr	r1, [r2, #24]
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	6912      	ldr	r2, [r2, #16]
 80032c6:	0212      	lsls	r2, r2, #8
 80032c8:	430a      	orrs	r2, r1
 80032ca:	619a      	str	r2, [r3, #24]
    }
    break;
 80032cc:	e041      	b.n	8003352 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68b9      	ldr	r1, [r7, #8]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fb07 	bl	80038e8 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	69d2      	ldr	r2, [r2, #28]
 80032e4:	f042 0208 	orr.w	r2, r2, #8
 80032e8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	6812      	ldr	r2, [r2, #0]
 80032f2:	69d2      	ldr	r2, [r2, #28]
 80032f4:	f022 0204 	bic.w	r2, r2, #4
 80032f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	6812      	ldr	r2, [r2, #0]
 8003302:	69d1      	ldr	r1, [r2, #28]
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	6912      	ldr	r2, [r2, #16]
 8003308:	430a      	orrs	r2, r1
 800330a:	61da      	str	r2, [r3, #28]
    }
    break;
 800330c:	e021      	b.n	8003352 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68b9      	ldr	r1, [r7, #8]
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fb5f 	bl	80039d8 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	6812      	ldr	r2, [r2, #0]
 8003322:	69d2      	ldr	r2, [r2, #28]
 8003324:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003328:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	6812      	ldr	r2, [r2, #0]
 8003332:	69d2      	ldr	r2, [r2, #28]
 8003334:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	6812      	ldr	r2, [r2, #0]
 8003342:	69d1      	ldr	r1, [r2, #28]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	6912      	ldr	r2, [r2, #16]
 8003348:	0212      	lsls	r2, r2, #8
 800334a:	430a      	orrs	r2, r1
 800334c:	61da      	str	r2, [r3, #28]
    }
    break;
 800334e:	e000      	b.n	8003352 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8003350:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003380:	2b01      	cmp	r3, #1
 8003382:	d101      	bne.n	8003388 <HAL_TIM_ConfigClockSource+0x1c>
 8003384:	2302      	movs	r3, #2
 8003386:	e0c8      	b.n	800351a <HAL_TIM_ConfigClockSource+0x1ae>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b40      	cmp	r3, #64	; 0x40
 80033be:	d077      	beq.n	80034b0 <HAL_TIM_ConfigClockSource+0x144>
 80033c0:	2b40      	cmp	r3, #64	; 0x40
 80033c2:	d80e      	bhi.n	80033e2 <HAL_TIM_ConfigClockSource+0x76>
 80033c4:	2b10      	cmp	r3, #16
 80033c6:	f000 808a 	beq.w	80034de <HAL_TIM_ConfigClockSource+0x172>
 80033ca:	2b10      	cmp	r3, #16
 80033cc:	d802      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x68>
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d07e      	beq.n	80034d0 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80033d2:	e099      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80033d4:	2b20      	cmp	r3, #32
 80033d6:	f000 8089 	beq.w	80034ec <HAL_TIM_ConfigClockSource+0x180>
 80033da:	2b30      	cmp	r3, #48	; 0x30
 80033dc:	f000 808d 	beq.w	80034fa <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80033e0:	e092      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80033e2:	2b70      	cmp	r3, #112	; 0x70
 80033e4:	d016      	beq.n	8003414 <HAL_TIM_ConfigClockSource+0xa8>
 80033e6:	2b70      	cmp	r3, #112	; 0x70
 80033e8:	d804      	bhi.n	80033f4 <HAL_TIM_ConfigClockSource+0x88>
 80033ea:	2b50      	cmp	r3, #80	; 0x50
 80033ec:	d040      	beq.n	8003470 <HAL_TIM_ConfigClockSource+0x104>
 80033ee:	2b60      	cmp	r3, #96	; 0x60
 80033f0:	d04e      	beq.n	8003490 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80033f2:	e089      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80033f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033f8:	d003      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x96>
 80033fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033fe:	d024      	beq.n	800344a <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8003400:	e082      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6812      	ldr	r2, [r2, #0]
 800340a:	6892      	ldr	r2, [r2, #8]
 800340c:	f022 0207 	bic.w	r2, r2, #7
 8003410:	609a      	str	r2, [r3, #8]
    break;
 8003412:	e079      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6818      	ldr	r0, [r3, #0]
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	6899      	ldr	r1, [r3, #8]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	f000 fbbf 	bl	8003ba6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003436:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800343e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	609a      	str	r2, [r3, #8]
    break;
 8003448:	e05e      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	6899      	ldr	r1, [r3, #8]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f000 fba4 	bl	8003ba6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6812      	ldr	r2, [r2, #0]
 8003466:	6892      	ldr	r2, [r2, #8]
 8003468:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800346c:	609a      	str	r2, [r3, #8]
    break;
 800346e:	e04b      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	6859      	ldr	r1, [r3, #4]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	461a      	mov	r2, r3
 800347e:	f000 fb0b 	bl	8003a98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2150      	movs	r1, #80	; 0x50
 8003488:	4618      	mov	r0, r3
 800348a:	f000 fb6c 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 800348e:	e03b      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6818      	ldr	r0, [r3, #0]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	6859      	ldr	r1, [r3, #4]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	461a      	mov	r2, r3
 800349e:	f000 fb2e 	bl	8003afe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2160      	movs	r1, #96	; 0x60
 80034a8:	4618      	mov	r0, r3
 80034aa:	f000 fb5c 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 80034ae:	e02b      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	6859      	ldr	r1, [r3, #4]
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	461a      	mov	r2, r3
 80034be:	f000 faeb 	bl	8003a98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2140      	movs	r1, #64	; 0x40
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 fb4c 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 80034ce:	e01b      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2100      	movs	r1, #0
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fb45 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 80034dc:	e014      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2110      	movs	r1, #16
 80034e4:	4618      	mov	r0, r3
 80034e6:	f000 fb3e 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 80034ea:	e00d      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2120      	movs	r1, #32
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 fb37 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 80034f8:	e006      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2130      	movs	r1, #48	; 0x30
 8003500:	4618      	mov	r0, r3
 8003502:	f000 fb30 	bl	8003b66 <TIM_ITRx_SetConfig>
    break;
 8003506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
	...

08003574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a44      	ldr	r2, [pc, #272]	; (800369c <TIM_Base_SetConfig+0x128>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d013      	beq.n	80035b8 <TIM_Base_SetConfig+0x44>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003596:	d00f      	beq.n	80035b8 <TIM_Base_SetConfig+0x44>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a41      	ldr	r2, [pc, #260]	; (80036a0 <TIM_Base_SetConfig+0x12c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d00b      	beq.n	80035b8 <TIM_Base_SetConfig+0x44>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a40      	ldr	r2, [pc, #256]	; (80036a4 <TIM_Base_SetConfig+0x130>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d007      	beq.n	80035b8 <TIM_Base_SetConfig+0x44>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a3f      	ldr	r2, [pc, #252]	; (80036a8 <TIM_Base_SetConfig+0x134>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d003      	beq.n	80035b8 <TIM_Base_SetConfig+0x44>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a3e      	ldr	r2, [pc, #248]	; (80036ac <TIM_Base_SetConfig+0x138>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d101      	bne.n	80035bc <TIM_Base_SetConfig+0x48>
 80035b8:	2301      	movs	r3, #1
 80035ba:	e000      	b.n	80035be <TIM_Base_SetConfig+0x4a>
 80035bc:	2300      	movs	r3, #0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d008      	beq.n	80035d4 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a31      	ldr	r2, [pc, #196]	; (800369c <TIM_Base_SetConfig+0x128>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d02b      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e2:	d027      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a2e      	ldr	r2, [pc, #184]	; (80036a0 <TIM_Base_SetConfig+0x12c>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d023      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a2d      	ldr	r2, [pc, #180]	; (80036a4 <TIM_Base_SetConfig+0x130>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d01f      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a2c      	ldr	r2, [pc, #176]	; (80036a8 <TIM_Base_SetConfig+0x134>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d01b      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a2b      	ldr	r2, [pc, #172]	; (80036ac <TIM_Base_SetConfig+0x138>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d017      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a2a      	ldr	r2, [pc, #168]	; (80036b0 <TIM_Base_SetConfig+0x13c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d013      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a29      	ldr	r2, [pc, #164]	; (80036b4 <TIM_Base_SetConfig+0x140>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d00f      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a28      	ldr	r2, [pc, #160]	; (80036b8 <TIM_Base_SetConfig+0x144>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d00b      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a27      	ldr	r2, [pc, #156]	; (80036bc <TIM_Base_SetConfig+0x148>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d007      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a26      	ldr	r2, [pc, #152]	; (80036c0 <TIM_Base_SetConfig+0x14c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d003      	beq.n	8003634 <TIM_Base_SetConfig+0xc0>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a25      	ldr	r2, [pc, #148]	; (80036c4 <TIM_Base_SetConfig+0x150>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d101      	bne.n	8003638 <TIM_Base_SetConfig+0xc4>
 8003634:	2301      	movs	r3, #1
 8003636:	e000      	b.n	800363a <TIM_Base_SetConfig+0xc6>
 8003638:	2300      	movs	r3, #0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d008      	beq.n	8003650 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	4313      	orrs	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	689a      	ldr	r2, [r3, #8]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a0c      	ldr	r2, [pc, #48]	; (800369c <TIM_Base_SetConfig+0x128>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d003      	beq.n	8003676 <TIM_Base_SetConfig+0x102>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a0e      	ldr	r2, [pc, #56]	; (80036ac <TIM_Base_SetConfig+0x138>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d101      	bne.n	800367a <TIM_Base_SetConfig+0x106>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <TIM_Base_SetConfig+0x108>
 800367a:	2300      	movs	r3, #0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d003      	beq.n	8003688 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	615a      	str	r2, [r3, #20]
}
 800368e:	bf00      	nop
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40010000 	.word	0x40010000
 80036a0:	40000400 	.word	0x40000400
 80036a4:	40000800 	.word	0x40000800
 80036a8:	40000c00 	.word	0x40000c00
 80036ac:	40010400 	.word	0x40010400
 80036b0:	40014000 	.word	0x40014000
 80036b4:	40014400 	.word	0x40014400
 80036b8:	40014800 	.word	0x40014800
 80036bc:	40001800 	.word	0x40001800
 80036c0:	40001c00 	.word	0x40001c00
 80036c4:	40002000 	.word	0x40002000

080036c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	f023 0210 	bic.w	r2, r3, #16
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800370a:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	021b      	lsls	r3, r3, #8
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	4313      	orrs	r3, r2
 8003716:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f023 0320 	bic.w	r3, r3, #32
 800371e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	4313      	orrs	r3, r2
 800372a:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a20      	ldr	r2, [pc, #128]	; (80037b0 <TIM_OC2_SetConfig+0xe8>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d003      	beq.n	800373c <TIM_OC2_SetConfig+0x74>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a1f      	ldr	r2, [pc, #124]	; (80037b4 <TIM_OC2_SetConfig+0xec>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d101      	bne.n	8003740 <TIM_OC2_SetConfig+0x78>
 800373c:	2301      	movs	r3, #1
 800373e:	e000      	b.n	8003742 <TIM_OC2_SetConfig+0x7a>
 8003740:	2300      	movs	r3, #0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d021      	beq.n	800378a <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800374c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	011b      	lsls	r3, r3, #4
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	4313      	orrs	r3, r2
 8003758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003760:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4313      	orrs	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	621a      	str	r2, [r3, #32]
}
 80037a4:	bf00      	nop
 80037a6:	371c      	adds	r7, #28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	40010000 	.word	0x40010000
 80037b4:	40010400 	.word	0x40010400

080037b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b087      	sub	sp, #28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80037c8:	2201      	movs	r2, #1
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a1a      	ldr	r2, [r3, #32]
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	43db      	mvns	r3, r3
 80037da:	401a      	ands	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a1a      	ldr	r2, [r3, #32]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ec:	431a      	orrs	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	621a      	str	r2, [r3, #32]
}
 80037f2:	bf00      	nop
 80037f4:	371c      	adds	r7, #28
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
	...

08003800 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8003812:	2300      	movs	r3, #0
 8003814:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f023 0201 	bic.w	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 0303 	bic.w	r3, r3, #3
 8003842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f023 0302 	bic.w	r3, r3, #2
 8003854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4313      	orrs	r3, r2
 800385e:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a1f      	ldr	r2, [pc, #124]	; (80038e0 <TIM_OC1_SetConfig+0xe0>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d003      	beq.n	8003870 <TIM_OC1_SetConfig+0x70>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a1e      	ldr	r2, [pc, #120]	; (80038e4 <TIM_OC1_SetConfig+0xe4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d101      	bne.n	8003874 <TIM_OC1_SetConfig+0x74>
 8003870:	2301      	movs	r3, #1
 8003872:	e000      	b.n	8003876 <TIM_OC1_SetConfig+0x76>
 8003874:	2300      	movs	r3, #0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d01e      	beq.n	80038b8 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	f023 0308 	bic.w	r3, r3, #8
 8003880:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f023 0304 	bic.w	r3, r3, #4
 8003892:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800389a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685a      	ldr	r2, [r3, #4]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	621a      	str	r2, [r3, #32]
} 
 80038d2:	bf00      	nop
 80038d4:	371c      	adds	r7, #28
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	40010000 	.word	0x40010000
 80038e4:	40010400 	.word	0x40010400

080038e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 80038fa:	2300      	movs	r3, #0
 80038fc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a1b      	ldr	r3, [r3, #32]
 800390e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0303 	bic.w	r3, r3, #3
 800392a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4313      	orrs	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800393c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	4313      	orrs	r3, r2
 8003948:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a20      	ldr	r2, [pc, #128]	; (80039d0 <TIM_OC3_SetConfig+0xe8>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d003      	beq.n	800395a <TIM_OC3_SetConfig+0x72>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a1f      	ldr	r2, [pc, #124]	; (80039d4 <TIM_OC3_SetConfig+0xec>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d101      	bne.n	800395e <TIM_OC3_SetConfig+0x76>
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <TIM_OC3_SetConfig+0x78>
 800395e:	2300      	movs	r3, #0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d021      	beq.n	80039a8 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800396a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	021b      	lsls	r3, r3, #8
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	4313      	orrs	r3, r2
 8003976:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800397e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003986:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800398e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4313      	orrs	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	621a      	str	r2, [r3, #32]
}
 80039c2:	bf00      	nop
 80039c4:	371c      	adds	r7, #28
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40010000 	.word	0x40010000
 80039d4:	40010400 	.word	0x40010400

080039d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a12:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a1a:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	021b      	lsls	r3, r3, #8
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a2e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	031b      	lsls	r3, r3, #12
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a14      	ldr	r2, [pc, #80]	; (8003a90 <TIM_OC4_SetConfig+0xb8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d003      	beq.n	8003a4c <TIM_OC4_SetConfig+0x74>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a13      	ldr	r2, [pc, #76]	; (8003a94 <TIM_OC4_SetConfig+0xbc>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d101      	bne.n	8003a50 <TIM_OC4_SetConfig+0x78>
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e000      	b.n	8003a52 <TIM_OC4_SetConfig+0x7a>
 8003a50:	2300      	movs	r3, #0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d009      	beq.n	8003a6a <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	019b      	lsls	r3, r3, #6
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	621a      	str	r2, [r3, #32]
}
 8003a84:	bf00      	nop
 8003a86:	371c      	adds	r7, #28
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	40010000 	.word	0x40010000
 8003a94:	40010400 	.word	0x40010400

08003a98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	f023 0201 	bic.w	r2, r3, #1
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	f023 030a 	bic.w	r3, r3, #10
 8003adc:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	621a      	str	r2, [r3, #32]
}
 8003af2:	bf00      	nop
 8003af4:	371c      	adds	r7, #28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b087      	sub	sp, #28
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	60f8      	str	r0, [r7, #12]
 8003b06:	60b9      	str	r1, [r7, #8]
 8003b08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	f023 0210 	bic.w	r2, r3, #16
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	031b      	lsls	r3, r3, #12
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	621a      	str	r2, [r3, #32]
}
 8003b5a:	bf00      	nop
 8003b5c:	371c      	adds	r7, #28
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b085      	sub	sp, #20
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
 8003b6e:	460b      	mov	r3, r1
 8003b70:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003b84:	887b      	ldrh	r3, [r7, #2]
 8003b86:	f043 0307 	orr.w	r3, r3, #7
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	609a      	str	r2, [r3, #8]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b087      	sub	sp, #28
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	60f8      	str	r0, [r7, #12]
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bc4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	021a      	lsls	r2, r3, #8
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	609a      	str	r2, [r3, #8]
} 
 8003bde:	bf00      	nop
 8003be0:	371c      	adds	r7, #28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
 8003bf2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e032      	b.n	8003c68 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6812      	ldr	r2, [r2, #0]
 8003c1a:	6852      	ldr	r2, [r2, #4]
 8003c1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c20:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	6851      	ldr	r1, [r2, #4]
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	6812      	ldr	r2, [r2, #0]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6812      	ldr	r2, [r2, #0]
 8003c3c:	6892      	ldr	r2, [r2, #8]
 8003c3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c42:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	6891      	ldr	r1, [r2, #8]
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	6852      	ldr	r2, [r2, #4]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
} 
 8003c68:	4618      	mov	r0, r3
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e03f      	b.n	8003d2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f002 fd9e 	bl	8006804 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2224      	movs	r2, #36	; 0x24
 8003ccc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	68d2      	ldr	r2, [r2, #12]
 8003cda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cde:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 fb7f 	bl	80043e4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6812      	ldr	r2, [r2, #0]
 8003cee:	6912      	ldr	r2, [r2, #16]
 8003cf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	6952      	ldr	r2, [r2, #20]
 8003d00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d04:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6812      	ldr	r2, [r2, #0]
 8003d0e:	68d2      	ldr	r2, [r2, #12]
 8003d10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d14:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b088      	sub	sp, #32
 8003d3a:	af02      	add	r7, sp, #8
 8003d3c:	60f8      	str	r0, [r7, #12]
 8003d3e:	60b9      	str	r1, [r7, #8]
 8003d40:	603b      	str	r3, [r7, #0]
 8003d42:	4613      	mov	r3, r2
 8003d44:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b20      	cmp	r3, #32
 8003d54:	f040 8082 	bne.w	8003e5c <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_UART_Transmit+0x2e>
 8003d5e:	88fb      	ldrh	r3, [r7, #6]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d101      	bne.n	8003d68 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e07a      	b.n	8003e5e <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_UART_Transmit+0x40>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e073      	b.n	8003e5e <HAL_UART_Transmit+0x128>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2221      	movs	r2, #33	; 0x21
 8003d88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003d8c:	f7fd f8a2 	bl	8000ed4 <HAL_GetTick>
 8003d90:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	88fa      	ldrh	r2, [r7, #6]
 8003d96:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003d9e:	e041      	b.n	8003e24 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db6:	d121      	bne.n	8003dfc <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2180      	movs	r1, #128	; 0x80
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 f9ac 	bl	8004120 <UART_WaitOnFlagUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e045      	b.n	8003e5e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	8812      	ldrh	r2, [r2, #0]
 8003dde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003de2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d103      	bne.n	8003df4 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	3302      	adds	r3, #2
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	e017      	b.n	8003e24 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	3301      	adds	r3, #1
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	e013      	b.n	8003e24 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	2200      	movs	r2, #0
 8003e04:	2180      	movs	r1, #128	; 0x80
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 f98a 	bl	8004120 <UART_WaitOnFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e023      	b.n	8003e5e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	1c59      	adds	r1, r3, #1
 8003e1e:	60b9      	str	r1, [r7, #8]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1b8      	bne.n	8003da0 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2200      	movs	r2, #0
 8003e36:	2140      	movs	r1, #64	; 0x40
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 f971 	bl	8004120 <UART_WaitOnFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e00a      	b.n	8003e5e <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	e000      	b.n	8003e5e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003e5c:	2302      	movs	r3, #2
  }
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b085      	sub	sp, #20
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	4613      	mov	r3, r2
 8003e72:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b20      	cmp	r3, #32
 8003e7e:	d138      	bne.n	8003ef2 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <HAL_UART_Receive_IT+0x26>
 8003e86:	88fb      	ldrh	r3, [r7, #6]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e031      	b.n	8003ef4 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_UART_Receive_IT+0x38>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e02a      	b.n	8003ef4 <HAL_UART_Receive_IT+0x8e>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	88fa      	ldrh	r2, [r7, #6]
 8003eb0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	88fa      	ldrh	r2, [r7, #6]
 8003eb6:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2222      	movs	r2, #34	; 0x22
 8003ec2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	6952      	ldr	r2, [r2, #20]
 8003ed8:	f042 0201 	orr.w	r2, r2, #1
 8003edc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	6812      	ldr	r2, [r2, #0]
 8003ee6:	68d2      	ldr	r2, [r2, #12]
 8003ee8:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003eec:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	e000      	b.n	8003ef4 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8003ef2:	2302      	movs	r3, #2
  }
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3714      	adds	r7, #20
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b088      	sub	sp, #32
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003f24:	2300      	movs	r3, #0
 8003f26:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10d      	bne.n	8003f52 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d008      	beq.n	8003f52 <HAL_UART_IRQHandler+0x52>
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	f003 0320 	and.w	r3, r3, #32
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f9d1 	bl	80042f2 <UART_Receive_IT>
      return;
 8003f50:	e0cc      	b.n	80040ec <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f000 80ab 	beq.w	80040b0 <HAL_UART_IRQHandler+0x1b0>
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d105      	bne.n	8003f70 <HAL_UART_IRQHandler+0x70>
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80a0 	beq.w	80040b0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00a      	beq.n	8003f90 <HAL_UART_IRQHandler+0x90>
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f88:	f043 0201 	orr.w	r2, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f003 0304 	and.w	r3, r3, #4
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <HAL_UART_IRQHandler+0xb0>
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d005      	beq.n	8003fb0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa8:	f043 0202 	orr.w	r2, r3, #2
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <HAL_UART_IRQHandler+0xd0>
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00a      	beq.n	8003ff0 <HAL_UART_IRQHandler+0xf0>
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d005      	beq.n	8003ff0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe8:	f043 0208 	orr.w	r2, r3, #8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d078      	beq.n	80040ea <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	f003 0320 	and.w	r3, r3, #32
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d007      	beq.n	8004012 <HAL_UART_IRQHandler+0x112>
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	f003 0320 	and.w	r3, r3, #32
 8004008:	2b00      	cmp	r3, #0
 800400a:	d002      	beq.n	8004012 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 f970 	bl	80042f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf14      	ite	ne
 8004020:	2301      	movne	r3, #1
 8004022:	2300      	moveq	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402c:	f003 0308 	and.w	r3, r3, #8
 8004030:	2b00      	cmp	r3, #0
 8004032:	d102      	bne.n	800403a <HAL_UART_IRQHandler+0x13a>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d031      	beq.n	800409e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f8ba 	bl	80041b4 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404a:	2b00      	cmp	r3, #0
 800404c:	d023      	beq.n	8004096 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6812      	ldr	r2, [r2, #0]
 8004056:	6952      	ldr	r2, [r2, #20]
 8004058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800405c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004062:	2b00      	cmp	r3, #0
 8004064:	d013      	beq.n	800408e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800406a:	4a22      	ldr	r2, [pc, #136]	; (80040f4 <HAL_UART_IRQHandler+0x1f4>)
 800406c:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004072:	4618      	mov	r0, r3
 8004074:	f7fd fe64 	bl	8001d40 <HAL_DMA_Abort_IT>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d016      	beq.n	80040ac <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004088:	4610      	mov	r0, r2
 800408a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800408c:	e00e      	b.n	80040ac <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f83c 	bl	800410c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004094:	e00a      	b.n	80040ac <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f838 	bl	800410c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800409c:	e006      	b.n	80040ac <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f834 	bl	800410c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80040aa:	e01e      	b.n	80040ea <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ac:	bf00      	nop
    return;
 80040ae:	e01c      	b.n	80040ea <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d008      	beq.n	80040cc <HAL_UART_IRQHandler+0x1cc>
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f8a7 	bl	8004218 <UART_Transmit_IT>
    return;
 80040ca:	e00f      	b.n	80040ec <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <HAL_UART_IRQHandler+0x1ec>
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d005      	beq.n	80040ec <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f8ee 	bl	80042c2 <UART_EndTransmit_IT>
    return;
 80040e6:	bf00      	nop
 80040e8:	e000      	b.n	80040ec <HAL_UART_IRQHandler+0x1ec>
    return;
 80040ea:	bf00      	nop
  }
}
 80040ec:	3720      	adds	r7, #32
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	080041f1 	.word	0x080041f1

080040f8 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	603b      	str	r3, [r7, #0]
 800412c:	4613      	mov	r3, r2
 800412e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004130:	e02c      	b.n	800418c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004138:	d028      	beq.n	800418c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d007      	beq.n	8004150 <UART_WaitOnFlagUntilTimeout+0x30>
 8004140:	f7fc fec8 	bl	8000ed4 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	1ad2      	subs	r2, r2, r3
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	429a      	cmp	r2, r3
 800414e:	d91d      	bls.n	800418c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	6812      	ldr	r2, [r2, #0]
 8004158:	68d2      	ldr	r2, [r2, #12]
 800415a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800415e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	6812      	ldr	r2, [r2, #0]
 8004168:	6952      	ldr	r2, [r2, #20]
 800416a:	f022 0201 	bic.w	r2, r2, #1
 800416e:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2220      	movs	r2, #32
 8004174:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2220      	movs	r2, #32
 800417c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e00f      	b.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	401a      	ands	r2, r3
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	429a      	cmp	r2, r3
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d0c3      	beq.n	8004132 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	68d2      	ldr	r2, [r2, #12]
 80041c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80041ca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6812      	ldr	r2, [r2, #0]
 80041d4:	6952      	ldr	r2, [r2, #20]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2220      	movs	r2, #32
 80041e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f7ff ff7e 	bl	800410c <HAL_UART_ErrorCallback>
}
 8004210:	bf00      	nop
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b21      	cmp	r3, #33	; 0x21
 800422a:	d143      	bne.n	80042b4 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004234:	d119      	bne.n	800426a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	8812      	ldrh	r2, [r2, #0]
 8004244:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004248:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d105      	bne.n	800425e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	1c9a      	adds	r2, r3, #2
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	621a      	str	r2, [r3, #32]
 800425c:	e00e      	b.n	800427c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	621a      	str	r2, [r3, #32]
 8004268:	e008      	b.n	800427c <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	1c58      	adds	r0, r3, #1
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	6208      	str	r0, [r1, #32]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29b      	uxth	r3, r3
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	4619      	mov	r1, r3
 800428a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10f      	bne.n	80042b0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	6812      	ldr	r2, [r2, #0]
 8004298:	68d2      	ldr	r2, [r2, #12]
 800429a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800429e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	6812      	ldr	r2, [r2, #0]
 80042a8:	68d2      	ldr	r2, [r2, #12]
 80042aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	e000      	b.n	80042b6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80042b4:	2302      	movs	r3, #2
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b082      	sub	sp, #8
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6812      	ldr	r2, [r2, #0]
 80042d2:	68d2      	ldr	r2, [r2, #12]
 80042d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042d8:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff ff08 	bl	80040f8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b22      	cmp	r3, #34	; 0x22
 8004304:	d169      	bne.n	80043da <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430e:	d123      	bne.n	8004358 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004314:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10e      	bne.n	800433c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	b29b      	uxth	r3, r3
 8004326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432a:	b29a      	uxth	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004334:	1c9a      	adds	r2, r3, #2
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	629a      	str	r2, [r3, #40]	; 0x28
 800433a:	e029      	b.n	8004390 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	b29b      	uxth	r3, r3
 8004344:	b2db      	uxtb	r3, r3
 8004346:	b29a      	uxth	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004350:	1c5a      	adds	r2, r3, #1
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	629a      	str	r2, [r3, #40]	; 0x28
 8004356:	e01b      	b.n	8004390 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10a      	bne.n	8004376 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004364:	1c59      	adds	r1, r3, #1
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6291      	str	r1, [r2, #40]	; 0x28
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	6852      	ldr	r2, [r2, #4]
 8004370:	b2d2      	uxtb	r2, r2
 8004372:	701a      	strb	r2, [r3, #0]
 8004374:	e00c      	b.n	8004390 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437a:	1c59      	adds	r1, r3, #1
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6291      	str	r1, [r2, #40]	; 0x28
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6812      	ldr	r2, [r2, #0]
 8004384:	6852      	ldr	r2, [r2, #4]
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800438c:	b2d2      	uxtb	r2, r2
 800438e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004394:	b29b      	uxth	r3, r3
 8004396:	3b01      	subs	r3, #1
 8004398:	b29b      	uxth	r3, r3
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	4619      	mov	r1, r3
 800439e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d118      	bne.n	80043d6 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	6812      	ldr	r2, [r2, #0]
 80043ac:	68d2      	ldr	r2, [r2, #12]
 80043ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80043b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	6952      	ldr	r2, [r2, #20]
 80043be:	f022 0201 	bic.w	r2, r2, #1
 80043c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f001 fcb5 	bl	8005d3c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	e002      	b.n	80043dc <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 80043d6:	2300      	movs	r3, #0
 80043d8:	e000      	b.n	80043dc <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 80043da:	2302      	movs	r3, #2
  }
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80043fe:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004420:	f023 030c 	bic.w	r3, r3, #12
 8004424:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	695b      	ldr	r3, [r3, #20]
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	4313      	orrs	r3, r2
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	4313      	orrs	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004458:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	4313      	orrs	r3, r2
 8004462:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	69db      	ldr	r3, [r3, #28]
 8004470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004474:	f040 80e4 	bne.w	8004640 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4aab      	ldr	r2, [pc, #684]	; (800472c <UART_SetConfig+0x348>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d004      	beq.n	800448c <UART_SetConfig+0xa8>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4aaa      	ldr	r2, [pc, #680]	; (8004730 <UART_SetConfig+0x34c>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d16c      	bne.n	8004566 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681c      	ldr	r4, [r3, #0]
 8004490:	f7fe fcda 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 8004494:	4602      	mov	r2, r0
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	009a      	lsls	r2, r3, #2
 800449e:	441a      	add	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044aa:	4aa2      	ldr	r2, [pc, #648]	; (8004734 <UART_SetConfig+0x350>)
 80044ac:	fba2 2303 	umull	r2, r3, r2, r3
 80044b0:	095b      	lsrs	r3, r3, #5
 80044b2:	011d      	lsls	r5, r3, #4
 80044b4:	f7fe fcc8 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 80044b8:	4602      	mov	r2, r0
 80044ba:	4613      	mov	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4413      	add	r3, r2
 80044c0:	009a      	lsls	r2, r3, #2
 80044c2:	441a      	add	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80044ce:	f7fe fcbb 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 80044d2:	4602      	mov	r2, r0
 80044d4:	4613      	mov	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	009a      	lsls	r2, r3, #2
 80044dc:	441a      	add	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e8:	4a92      	ldr	r2, [pc, #584]	; (8004734 <UART_SetConfig+0x350>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	2264      	movs	r2, #100	; 0x64
 80044f2:	fb02 f303 	mul.w	r3, r2, r3
 80044f6:	1af3      	subs	r3, r6, r3
 80044f8:	00db      	lsls	r3, r3, #3
 80044fa:	3332      	adds	r3, #50	; 0x32
 80044fc:	4a8d      	ldr	r2, [pc, #564]	; (8004734 <UART_SetConfig+0x350>)
 80044fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800450a:	441d      	add	r5, r3
 800450c:	f7fe fc9c 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 8004510:	4602      	mov	r2, r0
 8004512:	4613      	mov	r3, r2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	4413      	add	r3, r2
 8004518:	009a      	lsls	r2, r3, #2
 800451a:	441a      	add	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	fbb2 f6f3 	udiv	r6, r2, r3
 8004526:	f7fe fc8f 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 800452a:	4602      	mov	r2, r0
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	009a      	lsls	r2, r3, #2
 8004534:	441a      	add	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004540:	4a7c      	ldr	r2, [pc, #496]	; (8004734 <UART_SetConfig+0x350>)
 8004542:	fba2 2303 	umull	r2, r3, r2, r3
 8004546:	095b      	lsrs	r3, r3, #5
 8004548:	2264      	movs	r2, #100	; 0x64
 800454a:	fb02 f303 	mul.w	r3, r2, r3
 800454e:	1af3      	subs	r3, r6, r3
 8004550:	00db      	lsls	r3, r3, #3
 8004552:	3332      	adds	r3, #50	; 0x32
 8004554:	4a77      	ldr	r2, [pc, #476]	; (8004734 <UART_SetConfig+0x350>)
 8004556:	fba2 2303 	umull	r2, r3, r2, r3
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	442b      	add	r3, r5
 8004562:	60a3      	str	r3, [r4, #8]
 8004564:	e154      	b.n	8004810 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681c      	ldr	r4, [r3, #0]
 800456a:	f7fe fc59 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 800456e:	4602      	mov	r2, r0
 8004570:	4613      	mov	r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	009a      	lsls	r2, r3, #2
 8004578:	441a      	add	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	fbb2 f3f3 	udiv	r3, r2, r3
 8004584:	4a6b      	ldr	r2, [pc, #428]	; (8004734 <UART_SetConfig+0x350>)
 8004586:	fba2 2303 	umull	r2, r3, r2, r3
 800458a:	095b      	lsrs	r3, r3, #5
 800458c:	011d      	lsls	r5, r3, #4
 800458e:	f7fe fc47 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004592:	4602      	mov	r2, r0
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	009a      	lsls	r2, r3, #2
 800459c:	441a      	add	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80045a8:	f7fe fc3a 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 80045ac:	4602      	mov	r2, r0
 80045ae:	4613      	mov	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	4413      	add	r3, r2
 80045b4:	009a      	lsls	r2, r3, #2
 80045b6:	441a      	add	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c2:	4a5c      	ldr	r2, [pc, #368]	; (8004734 <UART_SetConfig+0x350>)
 80045c4:	fba2 2303 	umull	r2, r3, r2, r3
 80045c8:	095b      	lsrs	r3, r3, #5
 80045ca:	2264      	movs	r2, #100	; 0x64
 80045cc:	fb02 f303 	mul.w	r3, r2, r3
 80045d0:	1af3      	subs	r3, r6, r3
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	3332      	adds	r3, #50	; 0x32
 80045d6:	4a57      	ldr	r2, [pc, #348]	; (8004734 <UART_SetConfig+0x350>)
 80045d8:	fba2 2303 	umull	r2, r3, r2, r3
 80045dc:	095b      	lsrs	r3, r3, #5
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045e4:	441d      	add	r5, r3
 80045e6:	f7fe fc1b 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 80045ea:	4602      	mov	r2, r0
 80045ec:	4613      	mov	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4413      	add	r3, r2
 80045f2:	009a      	lsls	r2, r3, #2
 80045f4:	441a      	add	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8004600:	f7fe fc0e 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004604:	4602      	mov	r2, r0
 8004606:	4613      	mov	r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4413      	add	r3, r2
 800460c:	009a      	lsls	r2, r3, #2
 800460e:	441a      	add	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	fbb2 f3f3 	udiv	r3, r2, r3
 800461a:	4a46      	ldr	r2, [pc, #280]	; (8004734 <UART_SetConfig+0x350>)
 800461c:	fba2 2303 	umull	r2, r3, r2, r3
 8004620:	095b      	lsrs	r3, r3, #5
 8004622:	2264      	movs	r2, #100	; 0x64
 8004624:	fb02 f303 	mul.w	r3, r2, r3
 8004628:	1af3      	subs	r3, r6, r3
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	3332      	adds	r3, #50	; 0x32
 800462e:	4a41      	ldr	r2, [pc, #260]	; (8004734 <UART_SetConfig+0x350>)
 8004630:	fba2 2303 	umull	r2, r3, r2, r3
 8004634:	095b      	lsrs	r3, r3, #5
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	442b      	add	r3, r5
 800463c:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800463e:	e0e7      	b.n	8004810 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a39      	ldr	r2, [pc, #228]	; (800472c <UART_SetConfig+0x348>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d004      	beq.n	8004654 <UART_SetConfig+0x270>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a38      	ldr	r2, [pc, #224]	; (8004730 <UART_SetConfig+0x34c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d171      	bne.n	8004738 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681c      	ldr	r4, [r3, #0]
 8004658:	f7fe fbf6 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 800465c:	4602      	mov	r2, r0
 800465e:	4613      	mov	r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	4413      	add	r3, r2
 8004664:	009a      	lsls	r2, r3, #2
 8004666:	441a      	add	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004672:	4a30      	ldr	r2, [pc, #192]	; (8004734 <UART_SetConfig+0x350>)
 8004674:	fba2 2303 	umull	r2, r3, r2, r3
 8004678:	095b      	lsrs	r3, r3, #5
 800467a:	011d      	lsls	r5, r3, #4
 800467c:	f7fe fbe4 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 8004680:	4602      	mov	r2, r0
 8004682:	4613      	mov	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	009a      	lsls	r2, r3, #2
 800468a:	441a      	add	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	fbb2 f6f3 	udiv	r6, r2, r3
 8004696:	f7fe fbd7 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 800469a:	4602      	mov	r2, r0
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	009a      	lsls	r2, r3, #2
 80046a4:	441a      	add	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b0:	4a20      	ldr	r2, [pc, #128]	; (8004734 <UART_SetConfig+0x350>)
 80046b2:	fba2 2303 	umull	r2, r3, r2, r3
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	2264      	movs	r2, #100	; 0x64
 80046ba:	fb02 f303 	mul.w	r3, r2, r3
 80046be:	1af3      	subs	r3, r6, r3
 80046c0:	011b      	lsls	r3, r3, #4
 80046c2:	3332      	adds	r3, #50	; 0x32
 80046c4:	4a1b      	ldr	r2, [pc, #108]	; (8004734 <UART_SetConfig+0x350>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	095b      	lsrs	r3, r3, #5
 80046cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046d0:	441d      	add	r5, r3
 80046d2:	f7fe fbb9 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 80046d6:	4602      	mov	r2, r0
 80046d8:	4613      	mov	r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	4413      	add	r3, r2
 80046de:	009a      	lsls	r2, r3, #2
 80046e0:	441a      	add	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80046ec:	f7fe fbac 	bl	8002e48 <HAL_RCC_GetPCLK2Freq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4613      	mov	r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	4413      	add	r3, r2
 80046f8:	009a      	lsls	r2, r3, #2
 80046fa:	441a      	add	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	fbb2 f3f3 	udiv	r3, r2, r3
 8004706:	4a0b      	ldr	r2, [pc, #44]	; (8004734 <UART_SetConfig+0x350>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	2264      	movs	r2, #100	; 0x64
 8004710:	fb02 f303 	mul.w	r3, r2, r3
 8004714:	1af3      	subs	r3, r6, r3
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	3332      	adds	r3, #50	; 0x32
 800471a:	4a06      	ldr	r2, [pc, #24]	; (8004734 <UART_SetConfig+0x350>)
 800471c:	fba2 2303 	umull	r2, r3, r2, r3
 8004720:	095b      	lsrs	r3, r3, #5
 8004722:	f003 030f 	and.w	r3, r3, #15
 8004726:	442b      	add	r3, r5
 8004728:	60a3      	str	r3, [r4, #8]
 800472a:	e071      	b.n	8004810 <UART_SetConfig+0x42c>
 800472c:	40011000 	.word	0x40011000
 8004730:	40011400 	.word	0x40011400
 8004734:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681c      	ldr	r4, [r3, #0]
 800473c:	f7fe fb70 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004740:	4602      	mov	r2, r0
 8004742:	4613      	mov	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	009a      	lsls	r2, r3, #2
 800474a:	441a      	add	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	fbb2 f3f3 	udiv	r3, r2, r3
 8004756:	4a30      	ldr	r2, [pc, #192]	; (8004818 <UART_SetConfig+0x434>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	095b      	lsrs	r3, r3, #5
 800475e:	011d      	lsls	r5, r3, #4
 8004760:	f7fe fb5e 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004764:	4602      	mov	r2, r0
 8004766:	4613      	mov	r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	4413      	add	r3, r2
 800476c:	009a      	lsls	r2, r3, #2
 800476e:	441a      	add	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	fbb2 f6f3 	udiv	r6, r2, r3
 800477a:	f7fe fb51 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 800477e:	4602      	mov	r2, r0
 8004780:	4613      	mov	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	009a      	lsls	r2, r3, #2
 8004788:	441a      	add	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	fbb2 f3f3 	udiv	r3, r2, r3
 8004794:	4a20      	ldr	r2, [pc, #128]	; (8004818 <UART_SetConfig+0x434>)
 8004796:	fba2 2303 	umull	r2, r3, r2, r3
 800479a:	095b      	lsrs	r3, r3, #5
 800479c:	2264      	movs	r2, #100	; 0x64
 800479e:	fb02 f303 	mul.w	r3, r2, r3
 80047a2:	1af3      	subs	r3, r6, r3
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	3332      	adds	r3, #50	; 0x32
 80047a8:	4a1b      	ldr	r2, [pc, #108]	; (8004818 <UART_SetConfig+0x434>)
 80047aa:	fba2 2303 	umull	r2, r3, r2, r3
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047b4:	441d      	add	r5, r3
 80047b6:	f7fe fb33 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 80047ba:	4602      	mov	r2, r0
 80047bc:	4613      	mov	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	009a      	lsls	r2, r3, #2
 80047c4:	441a      	add	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80047d0:	f7fe fb26 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 80047d4:	4602      	mov	r2, r0
 80047d6:	4613      	mov	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4413      	add	r3, r2
 80047dc:	009a      	lsls	r2, r3, #2
 80047de:	441a      	add	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ea:	4a0b      	ldr	r2, [pc, #44]	; (8004818 <UART_SetConfig+0x434>)
 80047ec:	fba2 2303 	umull	r2, r3, r2, r3
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	2264      	movs	r2, #100	; 0x64
 80047f4:	fb02 f303 	mul.w	r3, r2, r3
 80047f8:	1af3      	subs	r3, r6, r3
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	3332      	adds	r3, #50	; 0x32
 80047fe:	4a06      	ldr	r2, [pc, #24]	; (8004818 <UART_SetConfig+0x434>)
 8004800:	fba2 2303 	umull	r2, r3, r2, r3
 8004804:	095b      	lsrs	r3, r3, #5
 8004806:	f003 030f 	and.w	r3, r3, #15
 800480a:	442b      	add	r3, r5
 800480c:	60a3      	str	r3, [r4, #8]
}
 800480e:	e7ff      	b.n	8004810 <UART_SetConfig+0x42c>
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004818:	51eb851f 	.word	0x51eb851f

0800481c <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b08a      	sub	sp, #40	; 0x28
 8004820:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004822:	2300      	movs	r3, #0
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	4a6b      	ldr	r2, [pc, #428]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004828:	4b6a      	ldr	r3, [pc, #424]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 800482a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482c:	f043 0301 	orr.w	r3, r3, #1
 8004830:	6313      	str	r3, [r2, #48]	; 0x30
 8004832:	4b68      	ldr	r3, [pc, #416]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	4a64      	ldr	r2, [pc, #400]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004844:	4b63      	ldr	r3, [pc, #396]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004848:	f043 0304 	orr.w	r3, r3, #4
 800484c:	6313      	str	r3, [r2, #48]	; 0x30
 800484e:	4b61      	ldr	r3, [pc, #388]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004852:	f003 0304 	and.w	r3, r3, #4
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800485a:	2300      	movs	r3, #0
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	4a5d      	ldr	r2, [pc, #372]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004860:	4b5c      	ldr	r3, [pc, #368]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004864:	f043 0308 	orr.w	r3, r3, #8
 8004868:	6313      	str	r3, [r2, #48]	; 0x30
 800486a:	4b5a      	ldr	r3, [pc, #360]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	f003 0308 	and.w	r3, r3, #8
 8004872:	60bb      	str	r3, [r7, #8]
 8004874:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004876:	2300      	movs	r3, #0
 8004878:	607b      	str	r3, [r7, #4]
 800487a:	4a56      	ldr	r2, [pc, #344]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 800487c:	4b55      	ldr	r3, [pc, #340]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 800487e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004880:	f043 0310 	orr.w	r3, r3, #16
 8004884:	6313      	str	r3, [r2, #48]	; 0x30
 8004886:	4b53      	ldr	r3, [pc, #332]	; (80049d4 <_7SEG_GPIO_Init+0x1b8>)
 8004888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	607b      	str	r3, [r7, #4]
 8004890:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8004892:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004896:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004898:	2301      	movs	r3, #1
 800489a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800489c:	2300      	movs	r3, #0
 800489e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048a0:	2300      	movs	r3, #0
 80048a2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80048a4:	f107 0314 	add.w	r3, r7, #20
 80048a8:	4619      	mov	r1, r3
 80048aa:	484b      	ldr	r0, [pc, #300]	; (80049d8 <_7SEG_GPIO_Init+0x1bc>)
 80048ac:	f7fd fcd2 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80048b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048b4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80048b6:	f107 0314 	add.w	r3, r7, #20
 80048ba:	4619      	mov	r1, r3
 80048bc:	4847      	ldr	r0, [pc, #284]	; (80049dc <_7SEG_GPIO_Init+0x1c0>)
 80048be:	f7fd fcc9 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 80048c2:	2340      	movs	r3, #64	; 0x40
 80048c4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80048c6:	f107 0314 	add.w	r3, r7, #20
 80048ca:	4619      	mov	r1, r3
 80048cc:	4842      	ldr	r0, [pc, #264]	; (80049d8 <_7SEG_GPIO_Init+0x1bc>)
 80048ce:	f7fd fcc1 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80048d2:	2320      	movs	r3, #32
 80048d4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80048d6:	f107 0314 	add.w	r3, r7, #20
 80048da:	4619      	mov	r1, r3
 80048dc:	483e      	ldr	r0, [pc, #248]	; (80049d8 <_7SEG_GPIO_Init+0x1bc>)
 80048de:	f7fd fcb9 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 80048e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80048e6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 80048e8:	f107 0314 	add.w	r3, r7, #20
 80048ec:	4619      	mov	r1, r3
 80048ee:	483c      	ldr	r0, [pc, #240]	; (80049e0 <_7SEG_GPIO_Init+0x1c4>)
 80048f0:	f7fd fcb0 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 80048f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 80048fa:	f107 0314 	add.w	r3, r7, #20
 80048fe:	4619      	mov	r1, r3
 8004900:	4837      	ldr	r0, [pc, #220]	; (80049e0 <_7SEG_GPIO_Init+0x1c4>)
 8004902:	f7fd fca7 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8004906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800490a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800490c:	f107 0314 	add.w	r3, r7, #20
 8004910:	4619      	mov	r1, r3
 8004912:	4831      	ldr	r0, [pc, #196]	; (80049d8 <_7SEG_GPIO_Init+0x1bc>)
 8004914:	f7fd fc9e 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800491c:	f107 0314 	add.w	r3, r7, #20
 8004920:	4619      	mov	r1, r3
 8004922:	482d      	ldr	r0, [pc, #180]	; (80049d8 <_7SEG_GPIO_Init+0x1bc>)
 8004924:	f7fd fc96 	bl	8002254 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8004928:	f44f 7300 	mov.w	r3, #512	; 0x200
 800492c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800492e:	f107 0314 	add.w	r3, r7, #20
 8004932:	4619      	mov	r1, r3
 8004934:	482b      	ldr	r0, [pc, #172]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 8004936:	f7fd fc8d 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800493a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800493e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8004940:	f107 0314 	add.w	r3, r7, #20
 8004944:	4619      	mov	r1, r3
 8004946:	4827      	ldr	r0, [pc, #156]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 8004948:	f7fd fc84 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800494c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004950:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8004952:	f107 0314 	add.w	r3, r7, #20
 8004956:	4619      	mov	r1, r3
 8004958:	4822      	ldr	r0, [pc, #136]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 800495a:	f7fd fc7b 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 800495e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004962:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8004964:	f107 0314 	add.w	r3, r7, #20
 8004968:	4619      	mov	r1, r3
 800496a:	481e      	ldr	r0, [pc, #120]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 800496c:	f7fd fc72 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8004970:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004974:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8004976:	f107 0314 	add.w	r3, r7, #20
 800497a:	4619      	mov	r1, r3
 800497c:	4819      	ldr	r0, [pc, #100]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 800497e:	f7fd fc69 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 8004982:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004986:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 8004988:	f107 0314 	add.w	r3, r7, #20
 800498c:	4619      	mov	r1, r3
 800498e:	4815      	ldr	r0, [pc, #84]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 8004990:	f7fd fc60 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 8004994:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004998:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 800499a:	f107 0314 	add.w	r3, r7, #20
 800499e:	4619      	mov	r1, r3
 80049a0:	4810      	ldr	r0, [pc, #64]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 80049a2:	f7fd fc57 	bl	8002254 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80049a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049aa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80049ac:	f107 0314 	add.w	r3, r7, #20
 80049b0:	4619      	mov	r1, r3
 80049b2:	480c      	ldr	r0, [pc, #48]	; (80049e4 <_7SEG_GPIO_Init+0x1c8>)
 80049b4:	f7fd fc4e 	bl	8002254 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80049b8:	2201      	movs	r2, #1
 80049ba:	2100      	movs	r1, #0
 80049bc:	2000      	movs	r0, #0
 80049be:	f000 f813 	bl	80049e8 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 80049c2:	2201      	movs	r2, #1
 80049c4:	2100      	movs	r1, #0
 80049c6:	2001      	movs	r0, #1
 80049c8:	f000 f80e 	bl	80049e8 <_7SEG_SetNumber>
}
 80049cc:	bf00      	nop
 80049ce:	3728      	adds	r7, #40	; 0x28
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40023800 	.word	0x40023800
 80049d8:	40020c00 	.word	0x40020c00
 80049dc:	40020000 	.word	0x40020000
 80049e0:	40020800 	.word	0x40020800
 80049e4:	40021000 	.word	0x40021000

080049e8 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f040 81dc 	bne.w	8004db4 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 80049fc:	68b9      	ldr	r1, [r7, #8]
 80049fe:	4bcb      	ldr	r3, [pc, #812]	; (8004d2c <_7SEG_SetNumber+0x344>)
 8004a00:	fb83 2301 	smull	r2, r3, r3, r1
 8004a04:	109a      	asrs	r2, r3, #2
 8004a06:	17cb      	asrs	r3, r1, #31
 8004a08:	1ad2      	subs	r2, r2, r3
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	1aca      	subs	r2, r1, r3
 8004a14:	2a09      	cmp	r2, #9
 8004a16:	f200 81ba 	bhi.w	8004d8e <_7SEG_SetNumber+0x3a6>
 8004a1a:	a301      	add	r3, pc, #4	; (adr r3, 8004a20 <_7SEG_SetNumber+0x38>)
 8004a1c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8004a20:	08004a49 	.word	0x08004a49
 8004a24:	08004a9b 	.word	0x08004a9b
 8004a28:	08004aed 	.word	0x08004aed
 8004a2c:	08004b3f 	.word	0x08004b3f
 8004a30:	08004b91 	.word	0x08004b91
 8004a34:	08004be3 	.word	0x08004be3
 8004a38:	08004c35 	.word	0x08004c35
 8004a3c:	08004c87 	.word	0x08004c87
 8004a40:	08004cd9 	.word	0x08004cd9
 8004a44:	08004d3d 	.word	0x08004d3d
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a4e:	48b8      	ldr	r0, [pc, #736]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004a50:	f7fd fd9a 	bl	8002588 <HAL_GPIO_WritePin>
 8004a54:	2200      	movs	r2, #0
 8004a56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a5a:	48b6      	ldr	r0, [pc, #728]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004a5c:	f7fd fd94 	bl	8002588 <HAL_GPIO_WritePin>
 8004a60:	2200      	movs	r2, #0
 8004a62:	2140      	movs	r1, #64	; 0x40
 8004a64:	48b2      	ldr	r0, [pc, #712]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004a66:	f7fd fd8f 	bl	8002588 <HAL_GPIO_WritePin>
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2120      	movs	r1, #32
 8004a6e:	48b0      	ldr	r0, [pc, #704]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004a70:	f7fd fd8a 	bl	8002588 <HAL_GPIO_WritePin>
 8004a74:	2200      	movs	r2, #0
 8004a76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a7a:	48af      	ldr	r0, [pc, #700]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004a7c:	f7fd fd84 	bl	8002588 <HAL_GPIO_WritePin>
 8004a80:	2200      	movs	r2, #0
 8004a82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a86:	48ac      	ldr	r0, [pc, #688]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004a88:	f7fd fd7e 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a92:	48a7      	ldr	r0, [pc, #668]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004a94:	f7fd fd78 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004a98:	e179      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004aa0:	48a4      	ldr	r0, [pc, #656]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004aa2:	f7fd fd71 	bl	8002588 <HAL_GPIO_WritePin>
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2140      	movs	r1, #64	; 0x40
 8004aaa:	48a1      	ldr	r0, [pc, #644]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004aac:	f7fd fd6c 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ab6:	489e      	ldr	r0, [pc, #632]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004ab8:	f7fd fd66 	bl	8002588 <HAL_GPIO_WritePin>
 8004abc:	2201      	movs	r2, #1
 8004abe:	2120      	movs	r1, #32
 8004ac0:	489b      	ldr	r0, [pc, #620]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004ac2:	f7fd fd61 	bl	8002588 <HAL_GPIO_WritePin>
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004acc:	489a      	ldr	r0, [pc, #616]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004ace:	f7fd fd5b 	bl	8002588 <HAL_GPIO_WritePin>
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ad8:	4897      	ldr	r0, [pc, #604]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004ada:	f7fd fd55 	bl	8002588 <HAL_GPIO_WritePin>
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ae4:	4892      	ldr	r0, [pc, #584]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004ae6:	f7fd fd4f 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004aea:	e150      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8004aec:	2200      	movs	r2, #0
 8004aee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004af2:	488f      	ldr	r0, [pc, #572]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004af4:	f7fd fd48 	bl	8002588 <HAL_GPIO_WritePin>
 8004af8:	2200      	movs	r2, #0
 8004afa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004afe:	488d      	ldr	r0, [pc, #564]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004b00:	f7fd fd42 	bl	8002588 <HAL_GPIO_WritePin>
 8004b04:	2200      	movs	r2, #0
 8004b06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b0a:	4889      	ldr	r0, [pc, #548]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b0c:	f7fd fd3c 	bl	8002588 <HAL_GPIO_WritePin>
 8004b10:	2200      	movs	r2, #0
 8004b12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b16:	4888      	ldr	r0, [pc, #544]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004b18:	f7fd fd36 	bl	8002588 <HAL_GPIO_WritePin>
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	2120      	movs	r1, #32
 8004b20:	4883      	ldr	r0, [pc, #524]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b22:	f7fd fd31 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8004b26:	2201      	movs	r2, #1
 8004b28:	2140      	movs	r1, #64	; 0x40
 8004b2a:	4881      	ldr	r0, [pc, #516]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b2c:	f7fd fd2c 	bl	8002588 <HAL_GPIO_WritePin>
 8004b30:	2201      	movs	r2, #1
 8004b32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b36:	4880      	ldr	r0, [pc, #512]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004b38:	f7fd fd26 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004b3c:	e127      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b44:	487a      	ldr	r0, [pc, #488]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b46:	f7fd fd1f 	bl	8002588 <HAL_GPIO_WritePin>
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b50:	4878      	ldr	r0, [pc, #480]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004b52:	f7fd fd19 	bl	8002588 <HAL_GPIO_WritePin>
 8004b56:	2200      	movs	r2, #0
 8004b58:	2140      	movs	r1, #64	; 0x40
 8004b5a:	4875      	ldr	r0, [pc, #468]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b5c:	f7fd fd14 	bl	8002588 <HAL_GPIO_WritePin>
 8004b60:	2200      	movs	r2, #0
 8004b62:	2120      	movs	r1, #32
 8004b64:	4872      	ldr	r0, [pc, #456]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b66:	f7fd fd0f 	bl	8002588 <HAL_GPIO_WritePin>
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b70:	486f      	ldr	r0, [pc, #444]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004b72:	f7fd fd09 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8004b76:	2201      	movs	r2, #1
 8004b78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b7c:	486e      	ldr	r0, [pc, #440]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004b7e:	f7fd fd03 	bl	8002588 <HAL_GPIO_WritePin>
 8004b82:	2201      	movs	r2, #1
 8004b84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b88:	486b      	ldr	r0, [pc, #428]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004b8a:	f7fd fcfd 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004b8e:	e0fe      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 8004b90:	2200      	movs	r2, #0
 8004b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b96:	4868      	ldr	r0, [pc, #416]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004b98:	f7fd fcf6 	bl	8002588 <HAL_GPIO_WritePin>
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ba2:	4863      	ldr	r0, [pc, #396]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004ba4:	f7fd fcf0 	bl	8002588 <HAL_GPIO_WritePin>
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bae:	4861      	ldr	r0, [pc, #388]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004bb0:	f7fd fcea 	bl	8002588 <HAL_GPIO_WritePin>
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	2140      	movs	r1, #64	; 0x40
 8004bb8:	485d      	ldr	r0, [pc, #372]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004bba:	f7fd fce5 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004bc4:	485a      	ldr	r0, [pc, #360]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004bc6:	f7fd fcdf 	bl	8002588 <HAL_GPIO_WritePin>
 8004bca:	2201      	movs	r2, #1
 8004bcc:	2120      	movs	r1, #32
 8004bce:	4858      	ldr	r0, [pc, #352]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004bd0:	f7fd fcda 	bl	8002588 <HAL_GPIO_WritePin>
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004bda:	4857      	ldr	r0, [pc, #348]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004bdc:	f7fd fcd4 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004be0:	e0d5      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8004be2:	2200      	movs	r2, #0
 8004be4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004be8:	4851      	ldr	r0, [pc, #324]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004bea:	f7fd fccd 	bl	8002588 <HAL_GPIO_WritePin>
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004bf4:	4850      	ldr	r0, [pc, #320]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004bf6:	f7fd fcc7 	bl	8002588 <HAL_GPIO_WritePin>
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c00:	484b      	ldr	r0, [pc, #300]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c02:	f7fd fcc1 	bl	8002588 <HAL_GPIO_WritePin>
 8004c06:	2200      	movs	r2, #0
 8004c08:	2140      	movs	r1, #64	; 0x40
 8004c0a:	4849      	ldr	r0, [pc, #292]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c0c:	f7fd fcbc 	bl	8002588 <HAL_GPIO_WritePin>
 8004c10:	2200      	movs	r2, #0
 8004c12:	2120      	movs	r1, #32
 8004c14:	4846      	ldr	r0, [pc, #280]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c16:	f7fd fcb7 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c20:	4844      	ldr	r0, [pc, #272]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004c22:	f7fd fcb1 	bl	8002588 <HAL_GPIO_WritePin>
 8004c26:	2201      	movs	r2, #1
 8004c28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c2c:	4842      	ldr	r0, [pc, #264]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004c2e:	f7fd fcab 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004c32:	e0ac      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8004c34:	2200      	movs	r2, #0
 8004c36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c3a:	483d      	ldr	r0, [pc, #244]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c3c:	f7fd fca4 	bl	8002588 <HAL_GPIO_WritePin>
 8004c40:	2200      	movs	r2, #0
 8004c42:	2140      	movs	r1, #64	; 0x40
 8004c44:	483a      	ldr	r0, [pc, #232]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c46:	f7fd fc9f 	bl	8002588 <HAL_GPIO_WritePin>
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	2120      	movs	r1, #32
 8004c4e:	4838      	ldr	r0, [pc, #224]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c50:	f7fd fc9a 	bl	8002588 <HAL_GPIO_WritePin>
 8004c54:	2200      	movs	r2, #0
 8004c56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c5a:	4837      	ldr	r0, [pc, #220]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004c5c:	f7fd fc94 	bl	8002588 <HAL_GPIO_WritePin>
 8004c60:	2200      	movs	r2, #0
 8004c62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c66:	4834      	ldr	r0, [pc, #208]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004c68:	f7fd fc8e 	bl	8002588 <HAL_GPIO_WritePin>
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c72:	482f      	ldr	r0, [pc, #188]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c74:	f7fd fc88 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c7e:	482d      	ldr	r0, [pc, #180]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004c80:	f7fd fc82 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004c84:	e083      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8004c86:	2200      	movs	r2, #0
 8004c88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c8c:	482a      	ldr	r0, [pc, #168]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004c8e:	f7fd fc7b 	bl	8002588 <HAL_GPIO_WritePin>
 8004c92:	2200      	movs	r2, #0
 8004c94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c98:	4825      	ldr	r0, [pc, #148]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004c9a:	f7fd fc75 	bl	8002588 <HAL_GPIO_WritePin>
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ca4:	4823      	ldr	r0, [pc, #140]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004ca6:	f7fd fc6f 	bl	8002588 <HAL_GPIO_WritePin>
 8004caa:	2200      	movs	r2, #0
 8004cac:	2140      	movs	r1, #64	; 0x40
 8004cae:	4820      	ldr	r0, [pc, #128]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004cb0:	f7fd fc6a 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	2120      	movs	r1, #32
 8004cb8:	481d      	ldr	r0, [pc, #116]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004cba:	f7fd fc65 	bl	8002588 <HAL_GPIO_WritePin>
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004cc4:	481c      	ldr	r0, [pc, #112]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004cc6:	f7fd fc5f 	bl	8002588 <HAL_GPIO_WritePin>
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cd0:	4817      	ldr	r0, [pc, #92]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004cd2:	f7fd fc59 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004cd6:	e05a      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cde:	4814      	ldr	r0, [pc, #80]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004ce0:	f7fd fc52 	bl	8002588 <HAL_GPIO_WritePin>
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cea:	4812      	ldr	r0, [pc, #72]	; (8004d34 <_7SEG_SetNumber+0x34c>)
 8004cec:	f7fd fc4c 	bl	8002588 <HAL_GPIO_WritePin>
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2140      	movs	r1, #64	; 0x40
 8004cf4:	480e      	ldr	r0, [pc, #56]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004cf6:	f7fd fc47 	bl	8002588 <HAL_GPIO_WritePin>
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	2120      	movs	r1, #32
 8004cfe:	480c      	ldr	r0, [pc, #48]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004d00:	f7fd fc42 	bl	8002588 <HAL_GPIO_WritePin>
 8004d04:	2200      	movs	r2, #0
 8004d06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d0a:	480b      	ldr	r0, [pc, #44]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004d0c:	f7fd fc3c 	bl	8002588 <HAL_GPIO_WritePin>
 8004d10:	2200      	movs	r2, #0
 8004d12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d16:	4808      	ldr	r0, [pc, #32]	; (8004d38 <_7SEG_SetNumber+0x350>)
 8004d18:	f7fd fc36 	bl	8002588 <HAL_GPIO_WritePin>
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d22:	4803      	ldr	r0, [pc, #12]	; (8004d30 <_7SEG_SetNumber+0x348>)
 8004d24:	f7fd fc30 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004d28:	e031      	b.n	8004d8e <_7SEG_SetNumber+0x3a6>
 8004d2a:	bf00      	nop
 8004d2c:	66666667 	.word	0x66666667
 8004d30:	40020c00 	.word	0x40020c00
 8004d34:	40020000 	.word	0x40020000
 8004d38:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d42:	48c8      	ldr	r0, [pc, #800]	; (8005064 <_7SEG_SetNumber+0x67c>)
 8004d44:	f7fd fc20 	bl	8002588 <HAL_GPIO_WritePin>
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d4e:	48c6      	ldr	r0, [pc, #792]	; (8005068 <_7SEG_SetNumber+0x680>)
 8004d50:	f7fd fc1a 	bl	8002588 <HAL_GPIO_WritePin>
 8004d54:	2200      	movs	r2, #0
 8004d56:	2140      	movs	r1, #64	; 0x40
 8004d58:	48c2      	ldr	r0, [pc, #776]	; (8005064 <_7SEG_SetNumber+0x67c>)
 8004d5a:	f7fd fc15 	bl	8002588 <HAL_GPIO_WritePin>
 8004d5e:	2200      	movs	r2, #0
 8004d60:	2120      	movs	r1, #32
 8004d62:	48c0      	ldr	r0, [pc, #768]	; (8005064 <_7SEG_SetNumber+0x67c>)
 8004d64:	f7fd fc10 	bl	8002588 <HAL_GPIO_WritePin>
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d6e:	48bf      	ldr	r0, [pc, #764]	; (800506c <_7SEG_SetNumber+0x684>)
 8004d70:	f7fd fc0a 	bl	8002588 <HAL_GPIO_WritePin>
 8004d74:	2200      	movs	r2, #0
 8004d76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d7a:	48ba      	ldr	r0, [pc, #744]	; (8005064 <_7SEG_SetNumber+0x67c>)
 8004d7c:	f7fd fc04 	bl	8002588 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8004d80:	2201      	movs	r2, #1
 8004d82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d86:	48b9      	ldr	r0, [pc, #740]	; (800506c <_7SEG_SetNumber+0x684>)
 8004d88:	f7fd fbfe 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004d8c:	bf00      	nop
		}

		if(dp == ON)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d105      	bne.n	8004da0 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8004d94:	2200      	movs	r2, #0
 8004d96:	2180      	movs	r1, #128	; 0x80
 8004d98:	48b2      	ldr	r0, [pc, #712]	; (8005064 <_7SEG_SetNumber+0x67c>)
 8004d9a:	f7fd fbf5 	bl	8002588 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8004d9e:	e1ff      	b.n	80051a0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f040 81fc 	bne.w	80051a0 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8004da8:	2201      	movs	r2, #1
 8004daa:	2180      	movs	r1, #128	; 0x80
 8004dac:	48ad      	ldr	r0, [pc, #692]	; (8005064 <_7SEG_SetNumber+0x67c>)
 8004dae:	f7fd fbeb 	bl	8002588 <HAL_GPIO_WritePin>
}
 8004db2:	e1f5      	b.n	80051a0 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	f040 81f2 	bne.w	80051a0 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8004dbc:	68b9      	ldr	r1, [r7, #8]
 8004dbe:	4bac      	ldr	r3, [pc, #688]	; (8005070 <_7SEG_SetNumber+0x688>)
 8004dc0:	fb83 2301 	smull	r2, r3, r3, r1
 8004dc4:	109a      	asrs	r2, r3, #2
 8004dc6:	17cb      	asrs	r3, r1, #31
 8004dc8:	1ad2      	subs	r2, r2, r3
 8004dca:	4613      	mov	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	1aca      	subs	r2, r1, r3
 8004dd4:	2a09      	cmp	r2, #9
 8004dd6:	f200 81d0 	bhi.w	800517a <_7SEG_SetNumber+0x792>
 8004dda:	a301      	add	r3, pc, #4	; (adr r3, 8004de0 <_7SEG_SetNumber+0x3f8>)
 8004ddc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8004de0:	08004e09 	.word	0x08004e09
 8004de4:	08004e5f 	.word	0x08004e5f
 8004de8:	08004eb5 	.word	0x08004eb5
 8004dec:	08004f0b 	.word	0x08004f0b
 8004df0:	08004f61 	.word	0x08004f61
 8004df4:	08004fb7 	.word	0x08004fb7
 8004df8:	0800500d 	.word	0x0800500d
 8004dfc:	08005079 	.word	0x08005079
 8004e00:	080050cf 	.word	0x080050cf
 8004e04:	08005125 	.word	0x08005125
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e0e:	4899      	ldr	r0, [pc, #612]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e10:	f7fd fbba 	bl	8002588 <HAL_GPIO_WritePin>
 8004e14:	2200      	movs	r2, #0
 8004e16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e1a:	4896      	ldr	r0, [pc, #600]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e1c:	f7fd fbb4 	bl	8002588 <HAL_GPIO_WritePin>
 8004e20:	2200      	movs	r2, #0
 8004e22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e26:	4893      	ldr	r0, [pc, #588]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e28:	f7fd fbae 	bl	8002588 <HAL_GPIO_WritePin>
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e32:	4890      	ldr	r0, [pc, #576]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e34:	f7fd fba8 	bl	8002588 <HAL_GPIO_WritePin>
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e3e:	488d      	ldr	r0, [pc, #564]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e40:	f7fd fba2 	bl	8002588 <HAL_GPIO_WritePin>
 8004e44:	2200      	movs	r2, #0
 8004e46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e4a:	488a      	ldr	r0, [pc, #552]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e4c:	f7fd fb9c 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8004e50:	2201      	movs	r2, #1
 8004e52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e56:	4887      	ldr	r0, [pc, #540]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e58:	f7fd fb96 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004e5c:	e18d      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e64:	4883      	ldr	r0, [pc, #524]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e66:	f7fd fb8f 	bl	8002588 <HAL_GPIO_WritePin>
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e70:	4880      	ldr	r0, [pc, #512]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e72:	f7fd fb89 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8004e76:	2201      	movs	r2, #1
 8004e78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e7c:	487d      	ldr	r0, [pc, #500]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e7e:	f7fd fb83 	bl	8002588 <HAL_GPIO_WritePin>
 8004e82:	2201      	movs	r2, #1
 8004e84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e88:	487a      	ldr	r0, [pc, #488]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e8a:	f7fd fb7d 	bl	8002588 <HAL_GPIO_WritePin>
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e94:	4877      	ldr	r0, [pc, #476]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004e96:	f7fd fb77 	bl	8002588 <HAL_GPIO_WritePin>
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ea0:	4874      	ldr	r0, [pc, #464]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ea2:	f7fd fb71 	bl	8002588 <HAL_GPIO_WritePin>
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004eac:	4871      	ldr	r0, [pc, #452]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004eae:	f7fd fb6b 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004eb2:	e162      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004eba:	486e      	ldr	r0, [pc, #440]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ebc:	f7fd fb64 	bl	8002588 <HAL_GPIO_WritePin>
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ec6:	486b      	ldr	r0, [pc, #428]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ec8:	f7fd fb5e 	bl	8002588 <HAL_GPIO_WritePin>
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ed2:	4868      	ldr	r0, [pc, #416]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ed4:	f7fd fb58 	bl	8002588 <HAL_GPIO_WritePin>
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ede:	4865      	ldr	r0, [pc, #404]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ee0:	f7fd fb52 	bl	8002588 <HAL_GPIO_WritePin>
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004eea:	4862      	ldr	r0, [pc, #392]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004eec:	f7fd fb4c 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ef6:	485f      	ldr	r0, [pc, #380]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ef8:	f7fd fb46 	bl	8002588 <HAL_GPIO_WritePin>
 8004efc:	2201      	movs	r2, #1
 8004efe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f02:	485c      	ldr	r0, [pc, #368]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f04:	f7fd fb40 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004f08:	e137      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f10:	4858      	ldr	r0, [pc, #352]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f12:	f7fd fb39 	bl	8002588 <HAL_GPIO_WritePin>
 8004f16:	2200      	movs	r2, #0
 8004f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f1c:	4855      	ldr	r0, [pc, #340]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f1e:	f7fd fb33 	bl	8002588 <HAL_GPIO_WritePin>
 8004f22:	2200      	movs	r2, #0
 8004f24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f28:	4852      	ldr	r0, [pc, #328]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f2a:	f7fd fb2d 	bl	8002588 <HAL_GPIO_WritePin>
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004f34:	484f      	ldr	r0, [pc, #316]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f36:	f7fd fb27 	bl	8002588 <HAL_GPIO_WritePin>
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f40:	484c      	ldr	r0, [pc, #304]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f42:	f7fd fb21 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8004f46:	2201      	movs	r2, #1
 8004f48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f4c:	4849      	ldr	r0, [pc, #292]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f4e:	f7fd fb1b 	bl	8002588 <HAL_GPIO_WritePin>
 8004f52:	2201      	movs	r2, #1
 8004f54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f58:	4846      	ldr	r0, [pc, #280]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f5a:	f7fd fb15 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004f5e:	e10c      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8004f60:	2200      	movs	r2, #0
 8004f62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f66:	4843      	ldr	r0, [pc, #268]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f68:	f7fd fb0e 	bl	8002588 <HAL_GPIO_WritePin>
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f72:	4840      	ldr	r0, [pc, #256]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f74:	f7fd fb08 	bl	8002588 <HAL_GPIO_WritePin>
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f7e:	483d      	ldr	r0, [pc, #244]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f80:	f7fd fb02 	bl	8002588 <HAL_GPIO_WritePin>
 8004f84:	2200      	movs	r2, #0
 8004f86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f8a:	483a      	ldr	r0, [pc, #232]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f8c:	f7fd fafc 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8004f90:	2201      	movs	r2, #1
 8004f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f96:	4837      	ldr	r0, [pc, #220]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004f98:	f7fd faf6 	bl	8002588 <HAL_GPIO_WritePin>
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fa2:	4834      	ldr	r0, [pc, #208]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fa4:	f7fd faf0 	bl	8002588 <HAL_GPIO_WritePin>
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fae:	4831      	ldr	r0, [pc, #196]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fb0:	f7fd faea 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8004fb4:	e0e1      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fbc:	482d      	ldr	r0, [pc, #180]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fbe:	f7fd fae3 	bl	8002588 <HAL_GPIO_WritePin>
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fc8:	482a      	ldr	r0, [pc, #168]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fca:	f7fd fadd 	bl	8002588 <HAL_GPIO_WritePin>
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004fd4:	4827      	ldr	r0, [pc, #156]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fd6:	f7fd fad7 	bl	8002588 <HAL_GPIO_WritePin>
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004fe0:	4824      	ldr	r0, [pc, #144]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fe2:	f7fd fad1 	bl	8002588 <HAL_GPIO_WritePin>
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fec:	4821      	ldr	r0, [pc, #132]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004fee:	f7fd facb 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ff8:	481e      	ldr	r0, [pc, #120]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8004ffa:	f7fd fac5 	bl	8002588 <HAL_GPIO_WritePin>
 8004ffe:	2201      	movs	r2, #1
 8005000:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005004:	481b      	ldr	r0, [pc, #108]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8005006:	f7fd fabf 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 800500a:	e0b6      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800500c:	2200      	movs	r2, #0
 800500e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005012:	4818      	ldr	r0, [pc, #96]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8005014:	f7fd fab8 	bl	8002588 <HAL_GPIO_WritePin>
 8005018:	2200      	movs	r2, #0
 800501a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800501e:	4815      	ldr	r0, [pc, #84]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8005020:	f7fd fab2 	bl	8002588 <HAL_GPIO_WritePin>
 8005024:	2200      	movs	r2, #0
 8005026:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800502a:	4812      	ldr	r0, [pc, #72]	; (8005074 <_7SEG_SetNumber+0x68c>)
 800502c:	f7fd faac 	bl	8002588 <HAL_GPIO_WritePin>
 8005030:	2200      	movs	r2, #0
 8005032:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005036:	480f      	ldr	r0, [pc, #60]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8005038:	f7fd faa6 	bl	8002588 <HAL_GPIO_WritePin>
 800503c:	2200      	movs	r2, #0
 800503e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005042:	480c      	ldr	r0, [pc, #48]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8005044:	f7fd faa0 	bl	8002588 <HAL_GPIO_WritePin>
 8005048:	2200      	movs	r2, #0
 800504a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800504e:	4809      	ldr	r0, [pc, #36]	; (8005074 <_7SEG_SetNumber+0x68c>)
 8005050:	f7fd fa9a 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8005054:	2201      	movs	r2, #1
 8005056:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800505a:	4806      	ldr	r0, [pc, #24]	; (8005074 <_7SEG_SetNumber+0x68c>)
 800505c:	f7fd fa94 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8005060:	e08b      	b.n	800517a <_7SEG_SetNumber+0x792>
 8005062:	bf00      	nop
 8005064:	40020c00 	.word	0x40020c00
 8005068:	40020000 	.word	0x40020000
 800506c:	40020800 	.word	0x40020800
 8005070:	66666667 	.word	0x66666667
 8005074:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8005078:	2200      	movs	r2, #0
 800507a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800507e:	484a      	ldr	r0, [pc, #296]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005080:	f7fd fa82 	bl	8002588 <HAL_GPIO_WritePin>
 8005084:	2200      	movs	r2, #0
 8005086:	f44f 7100 	mov.w	r1, #512	; 0x200
 800508a:	4847      	ldr	r0, [pc, #284]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 800508c:	f7fd fa7c 	bl	8002588 <HAL_GPIO_WritePin>
 8005090:	2200      	movs	r2, #0
 8005092:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005096:	4844      	ldr	r0, [pc, #272]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005098:	f7fd fa76 	bl	8002588 <HAL_GPIO_WritePin>
 800509c:	2200      	movs	r2, #0
 800509e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80050a2:	4841      	ldr	r0, [pc, #260]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050a4:	f7fd fa70 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 80050a8:	2201      	movs	r2, #1
 80050aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050ae:	483e      	ldr	r0, [pc, #248]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050b0:	f7fd fa6a 	bl	8002588 <HAL_GPIO_WritePin>
 80050b4:	2201      	movs	r2, #1
 80050b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050ba:	483b      	ldr	r0, [pc, #236]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050bc:	f7fd fa64 	bl	8002588 <HAL_GPIO_WritePin>
 80050c0:	2201      	movs	r2, #1
 80050c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80050c6:	4838      	ldr	r0, [pc, #224]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050c8:	f7fd fa5e 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 80050cc:	e055      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 80050ce:	2200      	movs	r2, #0
 80050d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80050d4:	4834      	ldr	r0, [pc, #208]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050d6:	f7fd fa57 	bl	8002588 <HAL_GPIO_WritePin>
 80050da:	2200      	movs	r2, #0
 80050dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80050e0:	4831      	ldr	r0, [pc, #196]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050e2:	f7fd fa51 	bl	8002588 <HAL_GPIO_WritePin>
 80050e6:	2200      	movs	r2, #0
 80050e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80050ec:	482e      	ldr	r0, [pc, #184]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050ee:	f7fd fa4b 	bl	8002588 <HAL_GPIO_WritePin>
 80050f2:	2200      	movs	r2, #0
 80050f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050f8:	482b      	ldr	r0, [pc, #172]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 80050fa:	f7fd fa45 	bl	8002588 <HAL_GPIO_WritePin>
 80050fe:	2200      	movs	r2, #0
 8005100:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005104:	4828      	ldr	r0, [pc, #160]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005106:	f7fd fa3f 	bl	8002588 <HAL_GPIO_WritePin>
 800510a:	2200      	movs	r2, #0
 800510c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005110:	4825      	ldr	r0, [pc, #148]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005112:	f7fd fa39 	bl	8002588 <HAL_GPIO_WritePin>
 8005116:	2200      	movs	r2, #0
 8005118:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800511c:	4822      	ldr	r0, [pc, #136]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 800511e:	f7fd fa33 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8005122:	e02a      	b.n	800517a <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8005124:	2200      	movs	r2, #0
 8005126:	f44f 7100 	mov.w	r1, #512	; 0x200
 800512a:	481f      	ldr	r0, [pc, #124]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 800512c:	f7fd fa2c 	bl	8002588 <HAL_GPIO_WritePin>
 8005130:	2200      	movs	r2, #0
 8005132:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005136:	481c      	ldr	r0, [pc, #112]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005138:	f7fd fa26 	bl	8002588 <HAL_GPIO_WritePin>
 800513c:	2200      	movs	r2, #0
 800513e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005142:	4819      	ldr	r0, [pc, #100]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005144:	f7fd fa20 	bl	8002588 <HAL_GPIO_WritePin>
 8005148:	2200      	movs	r2, #0
 800514a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800514e:	4816      	ldr	r0, [pc, #88]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005150:	f7fd fa1a 	bl	8002588 <HAL_GPIO_WritePin>
 8005154:	2200      	movs	r2, #0
 8005156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800515a:	4813      	ldr	r0, [pc, #76]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 800515c:	f7fd fa14 	bl	8002588 <HAL_GPIO_WritePin>
 8005160:	2200      	movs	r2, #0
 8005162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005166:	4810      	ldr	r0, [pc, #64]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005168:	f7fd fa0e 	bl	8002588 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 800516c:	2201      	movs	r2, #1
 800516e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005172:	480d      	ldr	r0, [pc, #52]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005174:	f7fd fa08 	bl	8002588 <HAL_GPIO_WritePin>
				break;
 8005178:	bf00      	nop
		if(dp == ON)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d106      	bne.n	800518e <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8005180:	2200      	movs	r2, #0
 8005182:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005186:	4808      	ldr	r0, [pc, #32]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 8005188:	f7fd f9fe 	bl	8002588 <HAL_GPIO_WritePin>
}
 800518c:	e008      	b.n	80051a0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d105      	bne.n	80051a0 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8005194:	2201      	movs	r2, #1
 8005196:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800519a:	4803      	ldr	r0, [pc, #12]	; (80051a8 <_7SEG_SetNumber+0x7c0>)
 800519c:	f7fd f9f4 	bl	8002588 <HAL_GPIO_WritePin>
}
 80051a0:	bf00      	nop
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40021000 	.word	0x40021000

080051ac <CLCD_GPIO_Init>:
#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80051b2:	2300      	movs	r3, #0
 80051b4:	603b      	str	r3, [r7, #0]
 80051b6:	4a23      	ldr	r2, [pc, #140]	; (8005244 <CLCD_GPIO_Init+0x98>)
 80051b8:	4b22      	ldr	r3, [pc, #136]	; (8005244 <CLCD_GPIO_Init+0x98>)
 80051ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051bc:	f043 0310 	orr.w	r3, r3, #16
 80051c0:	6313      	str	r3, [r2, #48]	; 0x30
 80051c2:	4b20      	ldr	r3, [pc, #128]	; (8005244 <CLCD_GPIO_Init+0x98>)
 80051c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c6:	f003 0310 	and.w	r3, r3, #16
 80051ca:	603b      	str	r3, [r7, #0]
 80051cc:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80051ce:	2301      	movs	r3, #1
 80051d0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051d2:	2301      	movs	r3, #1
 80051d4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051da:	2300      	movs	r3, #0
 80051dc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80051de:	1d3b      	adds	r3, r7, #4
 80051e0:	4619      	mov	r1, r3
 80051e2:	4819      	ldr	r0, [pc, #100]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 80051e4:	f7fd f836 	bl	8002254 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80051e8:	2302      	movs	r3, #2
 80051ea:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80051ec:	1d3b      	adds	r3, r7, #4
 80051ee:	4619      	mov	r1, r3
 80051f0:	4815      	ldr	r0, [pc, #84]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 80051f2:	f7fd f82f 	bl	8002254 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80051f6:	2304      	movs	r3, #4
 80051f8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80051fa:	1d3b      	adds	r3, r7, #4
 80051fc:	4619      	mov	r1, r3
 80051fe:	4812      	ldr	r0, [pc, #72]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 8005200:	f7fd f828 	bl	8002254 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8005204:	2310      	movs	r3, #16
 8005206:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8005208:	1d3b      	adds	r3, r7, #4
 800520a:	4619      	mov	r1, r3
 800520c:	480e      	ldr	r0, [pc, #56]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 800520e:	f7fd f821 	bl	8002254 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8005212:	2320      	movs	r3, #32
 8005214:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8005216:	1d3b      	adds	r3, r7, #4
 8005218:	4619      	mov	r1, r3
 800521a:	480b      	ldr	r0, [pc, #44]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 800521c:	f7fd f81a 	bl	8002254 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8005220:	2340      	movs	r3, #64	; 0x40
 8005222:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8005224:	1d3b      	adds	r3, r7, #4
 8005226:	4619      	mov	r1, r3
 8005228:	4807      	ldr	r0, [pc, #28]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 800522a:	f7fd f813 	bl	8002254 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800522e:	2380      	movs	r3, #128	; 0x80
 8005230:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8005232:	1d3b      	adds	r3, r7, #4
 8005234:	4619      	mov	r1, r3
 8005236:	4804      	ldr	r0, [pc, #16]	; (8005248 <CLCD_GPIO_Init+0x9c>)
 8005238:	f7fd f80c 	bl	8002254 <HAL_GPIO_Init>
}
 800523c:	bf00      	nop
 800523e:	3718      	adds	r7, #24
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40023800 	.word	0x40023800
 8005248:	40021000 	.word	0x40021000

0800524c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	4603      	mov	r3, r0
 8005254:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8005256:	4a61      	ldr	r2, [pc, #388]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800525c:	2b00      	cmp	r3, #0
 800525e:	da04      	bge.n	800526a <CLCD_Write_Instruction+0x1e>
 8005260:	4b5e      	ldr	r3, [pc, #376]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005268:	e003      	b.n	8005272 <CLCD_Write_Instruction+0x26>
 800526a:	4b5c      	ldr	r3, [pc, #368]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800526c:	695b      	ldr	r3, [r3, #20]
 800526e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005272:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005274:	4a59      	ldr	r2, [pc, #356]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005276:	79fb      	ldrb	r3, [r7, #7]
 8005278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800527c:	2b00      	cmp	r3, #0
 800527e:	d004      	beq.n	800528a <CLCD_Write_Instruction+0x3e>
 8005280:	4b56      	ldr	r3, [pc, #344]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005288:	e003      	b.n	8005292 <CLCD_Write_Instruction+0x46>
 800528a:	4b54      	ldr	r3, [pc, #336]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005292:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005294:	4a51      	ldr	r2, [pc, #324]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005296:	79fb      	ldrb	r3, [r7, #7]
 8005298:	f003 0320 	and.w	r3, r3, #32
 800529c:	2b00      	cmp	r3, #0
 800529e:	d004      	beq.n	80052aa <CLCD_Write_Instruction+0x5e>
 80052a0:	4b4e      	ldr	r3, [pc, #312]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f043 0320 	orr.w	r3, r3, #32
 80052a8:	e003      	b.n	80052b2 <CLCD_Write_Instruction+0x66>
 80052aa:	4b4c      	ldr	r3, [pc, #304]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f023 0320 	bic.w	r3, r3, #32
 80052b2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80052b4:	4a49      	ldr	r2, [pc, #292]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052b6:	79fb      	ldrb	r3, [r7, #7]
 80052b8:	f003 0310 	and.w	r3, r3, #16
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d004      	beq.n	80052ca <CLCD_Write_Instruction+0x7e>
 80052c0:	4b46      	ldr	r3, [pc, #280]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	f043 0310 	orr.w	r3, r3, #16
 80052c8:	e003      	b.n	80052d2 <CLCD_Write_Instruction+0x86>
 80052ca:	4b44      	ldr	r3, [pc, #272]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	f023 0310 	bic.w	r3, r3, #16
 80052d2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80052d4:	4a41      	ldr	r2, [pc, #260]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052d6:	4b41      	ldr	r3, [pc, #260]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	f023 0301 	bic.w	r3, r3, #1
 80052de:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80052e0:	4a3e      	ldr	r2, [pc, #248]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052e2:	4b3e      	ldr	r3, [pc, #248]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	f023 0302 	bic.w	r3, r3, #2
 80052ea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80052ec:	4a3b      	ldr	r2, [pc, #236]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052ee:	4b3b      	ldr	r3, [pc, #236]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	f023 0304 	bic.w	r3, r3, #4
 80052f6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80052f8:	4a38      	ldr	r2, [pc, #224]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052fa:	4b38      	ldr	r3, [pc, #224]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	f043 0304 	orr.w	r3, r3, #4
 8005302:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005304:	4a35      	ldr	r2, [pc, #212]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005306:	4b35      	ldr	r3, [pc, #212]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	f023 0304 	bic.w	r3, r3, #4
 800530e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8005310:	4a32      	ldr	r2, [pc, #200]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005312:	79fb      	ldrb	r3, [r7, #7]
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b00      	cmp	r3, #0
 800531a:	d004      	beq.n	8005326 <CLCD_Write_Instruction+0xda>
 800531c:	4b2f      	ldr	r3, [pc, #188]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005324:	e003      	b.n	800532e <CLCD_Write_Instruction+0xe2>
 8005326:	4b2d      	ldr	r3, [pc, #180]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800532e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005330:	4a2a      	ldr	r2, [pc, #168]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005332:	79fb      	ldrb	r3, [r7, #7]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d004      	beq.n	8005346 <CLCD_Write_Instruction+0xfa>
 800533c:	4b27      	ldr	r3, [pc, #156]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800533e:	695b      	ldr	r3, [r3, #20]
 8005340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005344:	e003      	b.n	800534e <CLCD_Write_Instruction+0x102>
 8005346:	4b25      	ldr	r3, [pc, #148]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800534e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005350:	4a22      	ldr	r2, [pc, #136]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005352:	79fb      	ldrb	r3, [r7, #7]
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d004      	beq.n	8005366 <CLCD_Write_Instruction+0x11a>
 800535c:	4b1f      	ldr	r3, [pc, #124]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	f043 0320 	orr.w	r3, r3, #32
 8005364:	e003      	b.n	800536e <CLCD_Write_Instruction+0x122>
 8005366:	4b1d      	ldr	r3, [pc, #116]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	f023 0320 	bic.w	r3, r3, #32
 800536e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005370:	4a1a      	ldr	r2, [pc, #104]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005372:	79fb      	ldrb	r3, [r7, #7]
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d004      	beq.n	8005386 <CLCD_Write_Instruction+0x13a>
 800537c:	4b17      	ldr	r3, [pc, #92]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	f043 0310 	orr.w	r3, r3, #16
 8005384:	e003      	b.n	800538e <CLCD_Write_Instruction+0x142>
 8005386:	4b15      	ldr	r3, [pc, #84]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f023 0310 	bic.w	r3, r3, #16
 800538e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8005390:	4a12      	ldr	r2, [pc, #72]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005392:	4b12      	ldr	r3, [pc, #72]	; (80053dc <CLCD_Write_Instruction+0x190>)
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	f023 0301 	bic.w	r3, r3, #1
 800539a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800539c:	4a0f      	ldr	r2, [pc, #60]	; (80053dc <CLCD_Write_Instruction+0x190>)
 800539e:	4b0f      	ldr	r3, [pc, #60]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	f023 0302 	bic.w	r3, r3, #2
 80053a6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80053a8:	4a0c      	ldr	r2, [pc, #48]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053aa:	4b0c      	ldr	r3, [pc, #48]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	f023 0304 	bic.w	r3, r3, #4
 80053b2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80053b4:	4a09      	ldr	r2, [pc, #36]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053b6:	4b09      	ldr	r3, [pc, #36]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	f043 0304 	orr.w	r3, r3, #4
 80053be:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80053c0:	4a06      	ldr	r2, [pc, #24]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053c2:	4b06      	ldr	r3, [pc, #24]	; (80053dc <CLCD_Write_Instruction+0x190>)
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f023 0304 	bic.w	r3, r3, #4
 80053ca:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80053cc:	2001      	movs	r0, #1
 80053ce:	f7fb fd8d 	bl	8000eec <HAL_Delay>
}
 80053d2:	bf00      	nop
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	40021000 	.word	0x40021000

080053e0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	4603      	mov	r3, r0
 80053e8:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80053ea:	4a61      	ldr	r2, [pc, #388]	; (8005570 <CLCD_Write_Display+0x190>)
 80053ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	da04      	bge.n	80053fe <CLCD_Write_Display+0x1e>
 80053f4:	4b5e      	ldr	r3, [pc, #376]	; (8005570 <CLCD_Write_Display+0x190>)
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053fc:	e003      	b.n	8005406 <CLCD_Write_Display+0x26>
 80053fe:	4b5c      	ldr	r3, [pc, #368]	; (8005570 <CLCD_Write_Display+0x190>)
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005406:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005408:	4a59      	ldr	r2, [pc, #356]	; (8005570 <CLCD_Write_Display+0x190>)
 800540a:	79fb      	ldrb	r3, [r7, #7]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d004      	beq.n	800541e <CLCD_Write_Display+0x3e>
 8005414:	4b56      	ldr	r3, [pc, #344]	; (8005570 <CLCD_Write_Display+0x190>)
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800541c:	e003      	b.n	8005426 <CLCD_Write_Display+0x46>
 800541e:	4b54      	ldr	r3, [pc, #336]	; (8005570 <CLCD_Write_Display+0x190>)
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005426:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005428:	4a51      	ldr	r2, [pc, #324]	; (8005570 <CLCD_Write_Display+0x190>)
 800542a:	79fb      	ldrb	r3, [r7, #7]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d004      	beq.n	800543e <CLCD_Write_Display+0x5e>
 8005434:	4b4e      	ldr	r3, [pc, #312]	; (8005570 <CLCD_Write_Display+0x190>)
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	f043 0320 	orr.w	r3, r3, #32
 800543c:	e003      	b.n	8005446 <CLCD_Write_Display+0x66>
 800543e:	4b4c      	ldr	r3, [pc, #304]	; (8005570 <CLCD_Write_Display+0x190>)
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	f023 0320 	bic.w	r3, r3, #32
 8005446:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005448:	4a49      	ldr	r2, [pc, #292]	; (8005570 <CLCD_Write_Display+0x190>)
 800544a:	79fb      	ldrb	r3, [r7, #7]
 800544c:	f003 0310 	and.w	r3, r3, #16
 8005450:	2b00      	cmp	r3, #0
 8005452:	d004      	beq.n	800545e <CLCD_Write_Display+0x7e>
 8005454:	4b46      	ldr	r3, [pc, #280]	; (8005570 <CLCD_Write_Display+0x190>)
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	f043 0310 	orr.w	r3, r3, #16
 800545c:	e003      	b.n	8005466 <CLCD_Write_Display+0x86>
 800545e:	4b44      	ldr	r3, [pc, #272]	; (8005570 <CLCD_Write_Display+0x190>)
 8005460:	695b      	ldr	r3, [r3, #20]
 8005462:	f023 0310 	bic.w	r3, r3, #16
 8005466:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8005468:	4a41      	ldr	r2, [pc, #260]	; (8005570 <CLCD_Write_Display+0x190>)
 800546a:	4b41      	ldr	r3, [pc, #260]	; (8005570 <CLCD_Write_Display+0x190>)
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f043 0301 	orr.w	r3, r3, #1
 8005472:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005474:	4a3e      	ldr	r2, [pc, #248]	; (8005570 <CLCD_Write_Display+0x190>)
 8005476:	4b3e      	ldr	r3, [pc, #248]	; (8005570 <CLCD_Write_Display+0x190>)
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	f023 0302 	bic.w	r3, r3, #2
 800547e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005480:	4a3b      	ldr	r2, [pc, #236]	; (8005570 <CLCD_Write_Display+0x190>)
 8005482:	4b3b      	ldr	r3, [pc, #236]	; (8005570 <CLCD_Write_Display+0x190>)
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f023 0304 	bic.w	r3, r3, #4
 800548a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800548c:	4a38      	ldr	r2, [pc, #224]	; (8005570 <CLCD_Write_Display+0x190>)
 800548e:	4b38      	ldr	r3, [pc, #224]	; (8005570 <CLCD_Write_Display+0x190>)
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f043 0304 	orr.w	r3, r3, #4
 8005496:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005498:	4a35      	ldr	r2, [pc, #212]	; (8005570 <CLCD_Write_Display+0x190>)
 800549a:	4b35      	ldr	r3, [pc, #212]	; (8005570 <CLCD_Write_Display+0x190>)
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	f023 0304 	bic.w	r3, r3, #4
 80054a2:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80054a4:	4a32      	ldr	r2, [pc, #200]	; (8005570 <CLCD_Write_Display+0x190>)
 80054a6:	79fb      	ldrb	r3, [r7, #7]
 80054a8:	f003 0308 	and.w	r3, r3, #8
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d004      	beq.n	80054ba <CLCD_Write_Display+0xda>
 80054b0:	4b2f      	ldr	r3, [pc, #188]	; (8005570 <CLCD_Write_Display+0x190>)
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054b8:	e003      	b.n	80054c2 <CLCD_Write_Display+0xe2>
 80054ba:	4b2d      	ldr	r3, [pc, #180]	; (8005570 <CLCD_Write_Display+0x190>)
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054c2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80054c4:	4a2a      	ldr	r2, [pc, #168]	; (8005570 <CLCD_Write_Display+0x190>)
 80054c6:	79fb      	ldrb	r3, [r7, #7]
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d004      	beq.n	80054da <CLCD_Write_Display+0xfa>
 80054d0:	4b27      	ldr	r3, [pc, #156]	; (8005570 <CLCD_Write_Display+0x190>)
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054d8:	e003      	b.n	80054e2 <CLCD_Write_Display+0x102>
 80054da:	4b25      	ldr	r3, [pc, #148]	; (8005570 <CLCD_Write_Display+0x190>)
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054e2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80054e4:	4a22      	ldr	r2, [pc, #136]	; (8005570 <CLCD_Write_Display+0x190>)
 80054e6:	79fb      	ldrb	r3, [r7, #7]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d004      	beq.n	80054fa <CLCD_Write_Display+0x11a>
 80054f0:	4b1f      	ldr	r3, [pc, #124]	; (8005570 <CLCD_Write_Display+0x190>)
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f043 0320 	orr.w	r3, r3, #32
 80054f8:	e003      	b.n	8005502 <CLCD_Write_Display+0x122>
 80054fa:	4b1d      	ldr	r3, [pc, #116]	; (8005570 <CLCD_Write_Display+0x190>)
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	f023 0320 	bic.w	r3, r3, #32
 8005502:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005504:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <CLCD_Write_Display+0x190>)
 8005506:	79fb      	ldrb	r3, [r7, #7]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d004      	beq.n	800551a <CLCD_Write_Display+0x13a>
 8005510:	4b17      	ldr	r3, [pc, #92]	; (8005570 <CLCD_Write_Display+0x190>)
 8005512:	695b      	ldr	r3, [r3, #20]
 8005514:	f043 0310 	orr.w	r3, r3, #16
 8005518:	e003      	b.n	8005522 <CLCD_Write_Display+0x142>
 800551a:	4b15      	ldr	r3, [pc, #84]	; (8005570 <CLCD_Write_Display+0x190>)
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	f023 0310 	bic.w	r3, r3, #16
 8005522:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8005524:	4a12      	ldr	r2, [pc, #72]	; (8005570 <CLCD_Write_Display+0x190>)
 8005526:	4b12      	ldr	r3, [pc, #72]	; (8005570 <CLCD_Write_Display+0x190>)
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f043 0301 	orr.w	r3, r3, #1
 800552e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005530:	4a0f      	ldr	r2, [pc, #60]	; (8005570 <CLCD_Write_Display+0x190>)
 8005532:	4b0f      	ldr	r3, [pc, #60]	; (8005570 <CLCD_Write_Display+0x190>)
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	f023 0302 	bic.w	r3, r3, #2
 800553a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800553c:	4a0c      	ldr	r2, [pc, #48]	; (8005570 <CLCD_Write_Display+0x190>)
 800553e:	4b0c      	ldr	r3, [pc, #48]	; (8005570 <CLCD_Write_Display+0x190>)
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	f023 0304 	bic.w	r3, r3, #4
 8005546:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8005548:	4a09      	ldr	r2, [pc, #36]	; (8005570 <CLCD_Write_Display+0x190>)
 800554a:	4b09      	ldr	r3, [pc, #36]	; (8005570 <CLCD_Write_Display+0x190>)
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f043 0304 	orr.w	r3, r3, #4
 8005552:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005554:	4a06      	ldr	r2, [pc, #24]	; (8005570 <CLCD_Write_Display+0x190>)
 8005556:	4b06      	ldr	r3, [pc, #24]	; (8005570 <CLCD_Write_Display+0x190>)
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f023 0304 	bic.w	r3, r3, #4
 800555e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8005560:	2001      	movs	r0, #1
 8005562:	f7fb fcc3 	bl	8000eec <HAL_Delay>
}
 8005566:	bf00      	nop
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000

08005574 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	4603      	mov	r3, r0
 800557c:	460a      	mov	r2, r1
 800557e:	71fb      	strb	r3, [r7, #7]
 8005580:	4613      	mov	r3, r2
 8005582:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 Character LCD
	switch(y)
 8005584:	79bb      	ldrb	r3, [r7, #6]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <CLCD_Gotoxy+0x1c>
 800558a:	2b01      	cmp	r3, #1
 800558c:	d007      	beq.n	800559e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : instruction_out(0x90+x); break;
		//case 3 : instruction_out(0xd0+x); break;
	}
}
 800558e:	e00d      	b.n	80055ac <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	3b80      	subs	r3, #128	; 0x80
 8005594:	b2db      	uxtb	r3, r3
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff fe58 	bl	800524c <CLCD_Write_Instruction>
 800559c:	e006      	b.n	80055ac <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800559e:	79fb      	ldrb	r3, [r7, #7]
 80055a0:	3b40      	subs	r3, #64	; 0x40
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fe51 	bl	800524c <CLCD_Write_Instruction>
 80055aa:	bf00      	nop
}
 80055ac:	bf00      	nop
 80055ae:	3708      	adds	r7, #8
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	4603      	mov	r3, r0
 80055bc:	603a      	str	r2, [r7, #0]
 80055be:	71fb      	strb	r3, [r7, #7]
 80055c0:	460b      	mov	r3, r1
 80055c2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80055c4:	2300      	movs	r3, #0
 80055c6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80055c8:	79ba      	ldrb	r2, [r7, #6]
 80055ca:	79fb      	ldrb	r3, [r7, #7]
 80055cc:	4611      	mov	r1, r2
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff ffd0 	bl	8005574 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80055d4:	683a      	ldr	r2, [r7, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	4413      	add	r3, r2
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff feff 	bl	80053e0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	3301      	adds	r3, #1
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4413      	add	r3, r2
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1ef      	bne.n	80055d4 <CLCD_Puts+0x20>
}
 80055f4:	bf00      	nop
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <CLCD_Init>:

void CLCD_Init(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8005600:	2064      	movs	r0, #100	; 0x64
 8005602:	f7fb fc73 	bl	8000eec <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8005606:	2028      	movs	r0, #40	; 0x28
 8005608:	f7ff fe20 	bl	800524c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800560c:	200a      	movs	r0, #10
 800560e:	f7fb fc6d 	bl	8000eec <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8005612:	2028      	movs	r0, #40	; 0x28
 8005614:	f7ff fe1a 	bl	800524c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8005618:	200a      	movs	r0, #10
 800561a:	f7fb fc67 	bl	8000eec <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 800561e:	200c      	movs	r0, #12
 8005620:	f7ff fe14 	bl	800524c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8005624:	2006      	movs	r0, #6
 8005626:	f7ff fe11 	bl	800524c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 800562a:	2002      	movs	r0, #2
 800562c:	f7ff fe0e 	bl	800524c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8005630:	2001      	movs	r0, #1
 8005632:	f7ff fe0b 	bl	800524c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8005636:	2001      	movs	r0, #1
 8005638:	f7ff fe08 	bl	800524c <CLCD_Write_Instruction>
}
 800563c:	bf00      	nop
 800563e:	bd80      	pop	{r7, pc}

08005640 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 8005644:	2001      	movs	r0, #1
 8005646:	f7ff fe01 	bl	800524c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800564a:	200a      	movs	r0, #10
 800564c:	f7fb fc4e 	bl	8000eec <HAL_Delay>
}
 8005650:	bf00      	nop
 8005652:	bd80      	pop	{r7, pc}

08005654 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 800565a:	4b3a      	ldr	r3, [pc, #232]	; (8005744 <MX_ADC1_Init+0xf0>)
 800565c:	4a3a      	ldr	r2, [pc, #232]	; (8005748 <MX_ADC1_Init+0xf4>)
 800565e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005660:	4b38      	ldr	r3, [pc, #224]	; (8005744 <MX_ADC1_Init+0xf0>)
 8005662:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005666:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005668:	4b36      	ldr	r3, [pc, #216]	; (8005744 <MX_ADC1_Init+0xf0>)
 800566a:	2200      	movs	r2, #0
 800566c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800566e:	4b35      	ldr	r3, [pc, #212]	; (8005744 <MX_ADC1_Init+0xf0>)
 8005670:	2201      	movs	r2, #1
 8005672:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005674:	4b33      	ldr	r3, [pc, #204]	; (8005744 <MX_ADC1_Init+0xf0>)
 8005676:	2201      	movs	r2, #1
 8005678:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800567a:	4b32      	ldr	r3, [pc, #200]	; (8005744 <MX_ADC1_Init+0xf0>)
 800567c:	2200      	movs	r2, #0
 800567e:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005680:	4b30      	ldr	r3, [pc, #192]	; (8005744 <MX_ADC1_Init+0xf0>)
 8005682:	2200      	movs	r2, #0
 8005684:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005686:	4b2f      	ldr	r3, [pc, #188]	; (8005744 <MX_ADC1_Init+0xf0>)
 8005688:	4a30      	ldr	r2, [pc, #192]	; (800574c <MX_ADC1_Init+0xf8>)
 800568a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800568c:	4b2d      	ldr	r3, [pc, #180]	; (8005744 <MX_ADC1_Init+0xf0>)
 800568e:	2200      	movs	r2, #0
 8005690:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8005692:	4b2c      	ldr	r3, [pc, #176]	; (8005744 <MX_ADC1_Init+0xf0>)
 8005694:	2204      	movs	r2, #4
 8005696:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005698:	4b2a      	ldr	r3, [pc, #168]	; (8005744 <MX_ADC1_Init+0xf0>)
 800569a:	2201      	movs	r2, #1
 800569c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800569e:	4b29      	ldr	r3, [pc, #164]	; (8005744 <MX_ADC1_Init+0xf0>)
 80056a0:	2201      	movs	r2, #1
 80056a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80056a4:	4827      	ldr	r0, [pc, #156]	; (8005744 <MX_ADC1_Init+0xf0>)
 80056a6:	f7fb fc43 	bl	8000f30 <HAL_ADC_Init>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <MX_ADC1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 80056b0:	214a      	movs	r1, #74	; 0x4a
 80056b2:	4827      	ldr	r0, [pc, #156]	; (8005750 <MX_ADC1_Init+0xfc>)
 80056b4:	f000 fbda 	bl	8005e6c <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 80056b8:	230a      	movs	r3, #10
 80056ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80056bc:	2301      	movs	r3, #1
 80056be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80056c0:	2304      	movs	r3, #4
 80056c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80056c4:	463b      	mov	r3, r7
 80056c6:	4619      	mov	r1, r3
 80056c8:	481e      	ldr	r0, [pc, #120]	; (8005744 <MX_ADC1_Init+0xf0>)
 80056ca:	f7fb fd65 	bl	8001198 <HAL_ADC_ConfigChannel>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d003      	beq.n	80056dc <MX_ADC1_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 80056d4:	2154      	movs	r1, #84	; 0x54
 80056d6:	481e      	ldr	r0, [pc, #120]	; (8005750 <MX_ADC1_Init+0xfc>)
 80056d8:	f000 fbc8 	bl	8005e6c <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 80056dc:	230c      	movs	r3, #12
 80056de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80056e0:	2302      	movs	r3, #2
 80056e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80056e4:	463b      	mov	r3, r7
 80056e6:	4619      	mov	r1, r3
 80056e8:	4816      	ldr	r0, [pc, #88]	; (8005744 <MX_ADC1_Init+0xf0>)
 80056ea:	f7fb fd55 	bl	8001198 <HAL_ADC_ConfigChannel>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d003      	beq.n	80056fc <MX_ADC1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80056f4:	215d      	movs	r1, #93	; 0x5d
 80056f6:	4816      	ldr	r0, [pc, #88]	; (8005750 <MX_ADC1_Init+0xfc>)
 80056f8:	f000 fbb8 	bl	8005e6c <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 80056fc:	230d      	movs	r3, #13
 80056fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005700:	2303      	movs	r3, #3
 8005702:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005704:	463b      	mov	r3, r7
 8005706:	4619      	mov	r1, r3
 8005708:	480e      	ldr	r0, [pc, #56]	; (8005744 <MX_ADC1_Init+0xf0>)
 800570a:	f7fb fd45 	bl	8001198 <HAL_ADC_ConfigChannel>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <MX_ADC1_Init+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005714:	2166      	movs	r1, #102	; 0x66
 8005716:	480e      	ldr	r0, [pc, #56]	; (8005750 <MX_ADC1_Init+0xfc>)
 8005718:	f000 fba8 	bl	8005e6c <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 800571c:	2309      	movs	r3, #9
 800571e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005720:	2304      	movs	r3, #4
 8005722:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005724:	463b      	mov	r3, r7
 8005726:	4619      	mov	r1, r3
 8005728:	4806      	ldr	r0, [pc, #24]	; (8005744 <MX_ADC1_Init+0xf0>)
 800572a:	f7fb fd35 	bl	8001198 <HAL_ADC_ConfigChannel>
 800572e:	4603      	mov	r3, r0
 8005730:	2b00      	cmp	r3, #0
 8005732:	d003      	beq.n	800573c <MX_ADC1_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005734:	216f      	movs	r1, #111	; 0x6f
 8005736:	4806      	ldr	r0, [pc, #24]	; (8005750 <MX_ADC1_Init+0xfc>)
 8005738:	f000 fb98 	bl	8005e6c <_Error_Handler>
  }

}
 800573c:	bf00      	nop
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	2000020c 	.word	0x2000020c
 8005748:	40012000 	.word	0x40012000
 800574c:	0f000001 	.word	0x0f000001
 8005750:	08008e08 	.word	0x08008e08

08005754 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a2f      	ldr	r2, [pc, #188]	; (8005820 <HAL_ADC_MspInit+0xcc>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d157      	bne.n	8005816 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005766:	2300      	movs	r3, #0
 8005768:	60bb      	str	r3, [r7, #8]
 800576a:	4a2e      	ldr	r2, [pc, #184]	; (8005824 <HAL_ADC_MspInit+0xd0>)
 800576c:	4b2d      	ldr	r3, [pc, #180]	; (8005824 <HAL_ADC_MspInit+0xd0>)
 800576e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005774:	6453      	str	r3, [r2, #68]	; 0x44
 8005776:	4b2b      	ldr	r3, [pc, #172]	; (8005824 <HAL_ADC_MspInit+0xd0>)
 8005778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800577a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800577e:	60bb      	str	r3, [r7, #8]
 8005780:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8005782:	230d      	movs	r3, #13
 8005784:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005786:	2303      	movs	r3, #3
 8005788:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800578a:	2300      	movs	r3, #0
 800578c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800578e:	f107 030c 	add.w	r3, r7, #12
 8005792:	4619      	mov	r1, r3
 8005794:	4824      	ldr	r0, [pc, #144]	; (8005828 <HAL_ADC_MspInit+0xd4>)
 8005796:	f7fc fd5d 	bl	8002254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800579a:	2302      	movs	r3, #2
 800579c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800579e:	2303      	movs	r3, #3
 80057a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057a6:	f107 030c 	add.w	r3, r7, #12
 80057aa:	4619      	mov	r1, r3
 80057ac:	481f      	ldr	r0, [pc, #124]	; (800582c <HAL_ADC_MspInit+0xd8>)
 80057ae:	f7fc fd51 	bl	8002254 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80057b2:	4b1f      	ldr	r3, [pc, #124]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057b4:	4a1f      	ldr	r2, [pc, #124]	; (8005834 <HAL_ADC_MspInit+0xe0>)
 80057b6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80057b8:	4b1d      	ldr	r3, [pc, #116]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057be:	4b1c      	ldr	r3, [pc, #112]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80057c4:	4b1a      	ldr	r3, [pc, #104]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80057ca:	4b19      	ldr	r3, [pc, #100]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80057d2:	4b17      	ldr	r3, [pc, #92]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80057da:	4b15      	ldr	r3, [pc, #84]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80057e2:	4b13      	ldr	r3, [pc, #76]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80057ea:	4b11      	ldr	r3, [pc, #68]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057f0:	4b0f      	ldr	r3, [pc, #60]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80057f6:	480e      	ldr	r0, [pc, #56]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 80057f8:	f7fc f994 	bl	8001b24 <HAL_DMA_Init>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d003      	beq.n	800580a <HAL_ADC_MspInit+0xb6>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005802:	219e      	movs	r1, #158	; 0x9e
 8005804:	480c      	ldr	r0, [pc, #48]	; (8005838 <HAL_ADC_MspInit+0xe4>)
 8005806:	f000 fb31 	bl	8005e6c <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a08      	ldr	r2, [pc, #32]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 800580e:	639a      	str	r2, [r3, #56]	; 0x38
 8005810:	4a07      	ldr	r2, [pc, #28]	; (8005830 <HAL_ADC_MspInit+0xdc>)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005816:	bf00      	nop
 8005818:	3720      	adds	r7, #32
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	40012000 	.word	0x40012000
 8005824:	40023800 	.word	0x40023800
 8005828:	40020800 	.word	0x40020800
 800582c:	40020400 	.word	0x40020400
 8005830:	20000254 	.word	0x20000254
 8005834:	40026410 	.word	0x40026410
 8005838:	08008e08 	.word	0x08008e08

0800583c <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 8005842:	4b11      	ldr	r3, [pc, #68]	; (8005888 <MX_DAC_Init+0x4c>)
 8005844:	4a11      	ldr	r2, [pc, #68]	; (800588c <MX_DAC_Init+0x50>)
 8005846:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8005848:	480f      	ldr	r0, [pc, #60]	; (8005888 <MX_DAC_Init+0x4c>)
 800584a:	f7fc f870 	bl	800192e <HAL_DAC_Init>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <MX_DAC_Init+0x20>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005854:	213d      	movs	r1, #61	; 0x3d
 8005856:	480e      	ldr	r0, [pc, #56]	; (8005890 <MX_DAC_Init+0x54>)
 8005858:	f000 fb08 	bl	8005e6c <_Error_Handler>
  }

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800585c:	2300      	movs	r3, #0
 800585e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005860:	2300      	movs	r3, #0
 8005862:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005864:	463b      	mov	r3, r7
 8005866:	2200      	movs	r2, #0
 8005868:	4619      	mov	r1, r3
 800586a:	4807      	ldr	r0, [pc, #28]	; (8005888 <MX_DAC_Init+0x4c>)
 800586c:	f7fc f8e8 	bl	8001a40 <HAL_DAC_ConfigChannel>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d003      	beq.n	800587e <MX_DAC_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005876:	2146      	movs	r1, #70	; 0x46
 8005878:	4805      	ldr	r0, [pc, #20]	; (8005890 <MX_DAC_Init+0x54>)
 800587a:	f000 faf7 	bl	8005e6c <_Error_Handler>
  }

}
 800587e:	bf00      	nop
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	200002b4 	.word	0x200002b4
 800588c:	40007400 	.word	0x40007400
 8005890:	08008e18 	.word	0x08008e18

08005894 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b088      	sub	sp, #32
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(dacHandle->Instance==DAC)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a10      	ldr	r2, [pc, #64]	; (80058e4 <HAL_DAC_MspInit+0x50>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d119      	bne.n	80058da <HAL_DAC_MspInit+0x46>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80058a6:	2300      	movs	r3, #0
 80058a8:	60bb      	str	r3, [r7, #8]
 80058aa:	4a0f      	ldr	r2, [pc, #60]	; (80058e8 <HAL_DAC_MspInit+0x54>)
 80058ac:	4b0e      	ldr	r3, [pc, #56]	; (80058e8 <HAL_DAC_MspInit+0x54>)
 80058ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80058b4:	6413      	str	r3, [r2, #64]	; 0x40
 80058b6:	4b0c      	ldr	r3, [pc, #48]	; (80058e8 <HAL_DAC_MspInit+0x54>)
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058be:	60bb      	str	r3, [r7, #8]
 80058c0:	68bb      	ldr	r3, [r7, #8]
  
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80058c2:	2310      	movs	r3, #16
 80058c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058c6:	2303      	movs	r3, #3
 80058c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ca:	2300      	movs	r3, #0
 80058cc:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ce:	f107 030c 	add.w	r3, r7, #12
 80058d2:	4619      	mov	r1, r3
 80058d4:	4805      	ldr	r0, [pc, #20]	; (80058ec <HAL_DAC_MspInit+0x58>)
 80058d6:	f7fc fcbd 	bl	8002254 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80058da:	bf00      	nop
 80058dc:	3720      	adds	r7, #32
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	40007400 	.word	0x40007400
 80058e8:	40023800 	.word	0x40023800
 80058ec:	40020000 	.word	0x40020000

080058f0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80058f6:	2300      	movs	r3, #0
 80058f8:	607b      	str	r3, [r7, #4]
 80058fa:	4a0c      	ldr	r2, [pc, #48]	; (800592c <MX_DMA_Init+0x3c>)
 80058fc:	4b0b      	ldr	r3, [pc, #44]	; (800592c <MX_DMA_Init+0x3c>)
 80058fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005900:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005904:	6313      	str	r3, [r2, #48]	; 0x30
 8005906:	4b09      	ldr	r3, [pc, #36]	; (800592c <MX_DMA_Init+0x3c>)
 8005908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800590a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800590e:	607b      	str	r3, [r7, #4]
 8005910:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005912:	2200      	movs	r2, #0
 8005914:	2100      	movs	r1, #0
 8005916:	2038      	movs	r0, #56	; 0x38
 8005918:	f7fb ffa9 	bl	800186e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800591c:	2038      	movs	r0, #56	; 0x38
 800591e:	f7fb ffc2 	bl	80018a6 <HAL_NVIC_EnableIRQ>

}
 8005922:	bf00      	nop
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	40023800 	.word	0x40023800

08005930 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08c      	sub	sp, #48	; 0x30
 8005934:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005936:	2300      	movs	r3, #0
 8005938:	61bb      	str	r3, [r7, #24]
 800593a:	4a47      	ldr	r2, [pc, #284]	; (8005a58 <MX_GPIO_Init+0x128>)
 800593c:	4b46      	ldr	r3, [pc, #280]	; (8005a58 <MX_GPIO_Init+0x128>)
 800593e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005940:	f043 0310 	orr.w	r3, r3, #16
 8005944:	6313      	str	r3, [r2, #48]	; 0x30
 8005946:	4b44      	ldr	r3, [pc, #272]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594a:	f003 0310 	and.w	r3, r3, #16
 800594e:	61bb      	str	r3, [r7, #24]
 8005950:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005952:	2300      	movs	r3, #0
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	4a40      	ldr	r2, [pc, #256]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005958:	4b3f      	ldr	r3, [pc, #252]	; (8005a58 <MX_GPIO_Init+0x128>)
 800595a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595c:	f043 0304 	orr.w	r3, r3, #4
 8005960:	6313      	str	r3, [r2, #48]	; 0x30
 8005962:	4b3d      	ldr	r3, [pc, #244]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005966:	f003 0304 	and.w	r3, r3, #4
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800596e:	2300      	movs	r3, #0
 8005970:	613b      	str	r3, [r7, #16]
 8005972:	4a39      	ldr	r2, [pc, #228]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005974:	4b38      	ldr	r3, [pc, #224]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800597c:	6313      	str	r3, [r2, #48]	; 0x30
 800597e:	4b36      	ldr	r3, [pc, #216]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005986:	613b      	str	r3, [r7, #16]
 8005988:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800598a:	2300      	movs	r3, #0
 800598c:	60fb      	str	r3, [r7, #12]
 800598e:	4a32      	ldr	r2, [pc, #200]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005990:	4b31      	ldr	r3, [pc, #196]	; (8005a58 <MX_GPIO_Init+0x128>)
 8005992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	6313      	str	r3, [r2, #48]	; 0x30
 800599a:	4b2f      	ldr	r3, [pc, #188]	; (8005a58 <MX_GPIO_Init+0x128>)
 800599c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80059a6:	2300      	movs	r3, #0
 80059a8:	60bb      	str	r3, [r7, #8]
 80059aa:	4a2b      	ldr	r2, [pc, #172]	; (8005a58 <MX_GPIO_Init+0x128>)
 80059ac:	4b2a      	ldr	r3, [pc, #168]	; (8005a58 <MX_GPIO_Init+0x128>)
 80059ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b0:	f043 0302 	orr.w	r3, r3, #2
 80059b4:	6313      	str	r3, [r2, #48]	; 0x30
 80059b6:	4b28      	ldr	r3, [pc, #160]	; (8005a58 <MX_GPIO_Init+0x128>)
 80059b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	60bb      	str	r3, [r7, #8]
 80059c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80059c2:	2300      	movs	r3, #0
 80059c4:	607b      	str	r3, [r7, #4]
 80059c6:	4a24      	ldr	r2, [pc, #144]	; (8005a58 <MX_GPIO_Init+0x128>)
 80059c8:	4b23      	ldr	r3, [pc, #140]	; (8005a58 <MX_GPIO_Init+0x128>)
 80059ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059cc:	f043 0308 	orr.w	r3, r3, #8
 80059d0:	6313      	str	r3, [r2, #48]	; 0x30
 80059d2:	4b21      	ldr	r3, [pc, #132]	; (8005a58 <MX_GPIO_Init+0x128>)
 80059d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d6:	f003 0308 	and.w	r3, r3, #8
 80059da:	607b      	str	r3, [r7, #4]
 80059dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80059de:	2200      	movs	r2, #0
 80059e0:	21f7      	movs	r1, #247	; 0xf7
 80059e2:	481e      	ldr	r0, [pc, #120]	; (8005a5c <MX_GPIO_Init+0x12c>)
 80059e4:	f7fc fdd0 	bl	8002588 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 PE6 
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80059e8:	23f7      	movs	r3, #247	; 0xf7
 80059ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059ec:	2301      	movs	r3, #1
 80059ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059f0:	2300      	movs	r3, #0
 80059f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059f4:	2300      	movs	r3, #0
 80059f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80059f8:	f107 031c 	add.w	r3, r7, #28
 80059fc:	4619      	mov	r1, r3
 80059fe:	4817      	ldr	r0, [pc, #92]	; (8005a5c <MX_GPIO_Init+0x12c>)
 8005a00:	f7fc fc28 	bl	8002254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005a04:	2308      	movs	r3, #8
 8005a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a08:	4b15      	ldr	r3, [pc, #84]	; (8005a60 <MX_GPIO_Init+0x130>)
 8005a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a10:	f107 031c 	add.w	r3, r7, #28
 8005a14:	4619      	mov	r1, r3
 8005a16:	4811      	ldr	r0, [pc, #68]	; (8005a5c <MX_GPIO_Init+0x12c>)
 8005a18:	f7fc fc1c 	bl	8002254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005a1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a22:	4b0f      	ldr	r3, [pc, #60]	; (8005a60 <MX_GPIO_Init+0x130>)
 8005a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a26:	2300      	movs	r3, #0
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a2a:	f107 031c 	add.w	r3, r7, #28
 8005a2e:	4619      	mov	r1, r3
 8005a30:	480c      	ldr	r0, [pc, #48]	; (8005a64 <MX_GPIO_Init+0x134>)
 8005a32:	f7fc fc0f 	bl	8002254 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8005a36:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8005a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a3c:	4b08      	ldr	r3, [pc, #32]	; (8005a60 <MX_GPIO_Init+0x130>)
 8005a3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a40:	2300      	movs	r3, #0
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a44:	f107 031c 	add.w	r3, r7, #28
 8005a48:	4619      	mov	r1, r3
 8005a4a:	4807      	ldr	r0, [pc, #28]	; (8005a68 <MX_GPIO_Init+0x138>)
 8005a4c:	f7fc fc02 	bl	8002254 <HAL_GPIO_Init>

}
 8005a50:	bf00      	nop
 8005a52:	3730      	adds	r7, #48	; 0x30
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	40021000 	.word	0x40021000
 8005a60:	10110000 	.word	0x10110000
 8005a64:	40020800 	.word	0x40020800
 8005a68:	40020c00 	.word	0x40020c00

08005a6c <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b08c      	sub	sp, #48	; 0x30
 8005a70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a72:	f7fb f9c9 	bl	8000e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005a76:	f000 f8bf 	bl	8005bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005a7a:	f7ff ff59 	bl	8005930 <MX_GPIO_Init>
  MX_DMA_Init();
 8005a7e:	f7ff ff37 	bl	80058f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8005a82:	f000 fe91 	bl	80067a8 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8005a86:	f000 fce5 	bl	8006454 <MX_TIM7_Init>
  MX_TIM3_Init();
 8005a8a:	f000 fb4f 	bl	800612c <MX_TIM3_Init>
  MX_TIM4_Init();
 8005a8e:	f000 fbd9 	bl	8006244 <MX_TIM4_Init>
  MX_TIM10_Init();
 8005a92:	f000 fd15 	bl	80064c0 <MX_TIM10_Init>
  MX_TIM2_Init();
 8005a96:	f000 fadf 	bl	8006058 <MX_TIM2_Init>
  MX_TIM5_Init();
 8005a9a:	f000 fc5f 	bl	800635c <MX_TIM5_Init>
  MX_ADC1_Init();
 8005a9e:	f7ff fdd9 	bl	8005654 <MX_ADC1_Init>
  MX_DAC_Init();
 8005aa2:	f7ff fecb 	bl	800583c <MX_DAC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8005aa6:	f000 f91d 	bl	8005ce4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8005aaa:	2201      	movs	r2, #1
 8005aac:	2140      	movs	r1, #64	; 0x40
 8005aae:	4841      	ldr	r0, [pc, #260]	; (8005bb4 <main+0x148>)
 8005ab0:	f7fc fd6a 	bl	8002588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	2101      	movs	r1, #1
 8005ab8:	483f      	ldr	r0, [pc, #252]	; (8005bb8 <main+0x14c>)
 8005aba:	f7fc fd65 	bl	8002588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8005abe:	2201      	movs	r2, #1
 8005ac0:	2120      	movs	r1, #32
 8005ac2:	483d      	ldr	r0, [pc, #244]	; (8005bb8 <main+0x14c>)
 8005ac4:	f7fc fd60 	bl	8002588 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8005ac8:	2201      	movs	r2, #1
 8005aca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ace:	483b      	ldr	r0, [pc, #236]	; (8005bbc <main+0x150>)
 8005ad0:	f7fc fd5a 	bl	8002588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ada:	4838      	ldr	r0, [pc, #224]	; (8005bbc <main+0x150>)
 8005adc:	f7fc fd54 	bl	8002588 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005ae6:	4835      	ldr	r0, [pc, #212]	; (8005bbc <main+0x150>)
 8005ae8:	f7fc fd4e 	bl	8002588 <HAL_GPIO_WritePin>

	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8005aec:	2201      	movs	r2, #1
 8005aee:	4934      	ldr	r1, [pc, #208]	; (8005bc0 <main+0x154>)
 8005af0:	4834      	ldr	r0, [pc, #208]	; (8005bc4 <main+0x158>)
 8005af2:	f7fe f9b8 	bl	8003e66 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005af6:	4834      	ldr	r0, [pc, #208]	; (8005bc8 <main+0x15c>)
 8005af8:	f7fd f9e5 	bl	8002ec6 <HAL_TIM_Base_Start_IT>

	CLCD_GPIO_Init();
 8005afc:	f7ff fb56 	bl	80051ac <CLCD_GPIO_Init>
	CLCD_Init();
 8005b00:	f7ff fd7c 	bl	80055fc <CLCD_Init>
	CLCD_Puts(0, 0, "Welcome to");
 8005b04:	4a31      	ldr	r2, [pc, #196]	; (8005bcc <main+0x160>)
 8005b06:	2100      	movs	r1, #0
 8005b08:	2000      	movs	r0, #0
 8005b0a:	f7ff fd53 	bl	80055b4 <CLCD_Puts>
	CLCD_Puts(0, 1, "M-HIVE");
 8005b0e:	4a30      	ldr	r2, [pc, #192]	; (8005bd0 <main+0x164>)
 8005b10:	2101      	movs	r1, #1
 8005b12:	2000      	movs	r0, #0
 8005b14:	f7ff fd4e 	bl	80055b4 <CLCD_Puts>
	CLCD_Clear();
 8005b18:	f7ff fd92 	bl	8005640 <CLCD_Clear>

	_7SEG_GPIO_Init();
 8005b1c:	f7fe fe7e 	bl	800481c <_7SEG_GPIO_Init>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8005b20:	2100      	movs	r1, #0
 8005b22:	482c      	ldr	r0, [pc, #176]	; (8005bd4 <main+0x168>)
 8005b24:	f7fd fa20 	bl	8002f68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8005b28:	2104      	movs	r1, #4
 8005b2a:	482a      	ldr	r0, [pc, #168]	; (8005bd4 <main+0x168>)
 8005b2c:	f7fd fa1c 	bl	8002f68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8005b30:	2108      	movs	r1, #8
 8005b32:	4828      	ldr	r0, [pc, #160]	; (8005bd4 <main+0x168>)
 8005b34:	f7fd fa18 	bl	8002f68 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8005b38:	2100      	movs	r1, #0
 8005b3a:	4827      	ldr	r0, [pc, #156]	; (8005bd8 <main+0x16c>)
 8005b3c:	f7fd fa14 	bl	8002f68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8005b40:	2104      	movs	r1, #4
 8005b42:	4825      	ldr	r0, [pc, #148]	; (8005bd8 <main+0x16c>)
 8005b44:	f7fd fa10 	bl	8002f68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8005b48:	2108      	movs	r1, #8
 8005b4a:	4823      	ldr	r0, [pc, #140]	; (8005bd8 <main+0x16c>)
 8005b4c:	f7fd fa0c 	bl	8002f68 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8005b50:	2100      	movs	r1, #0
 8005b52:	4822      	ldr	r0, [pc, #136]	; (8005bdc <main+0x170>)
 8005b54:	f7fd fa08 	bl	8002f68 <HAL_TIM_PWM_Start>

	//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8005b58:	2100      	movs	r1, #0
 8005b5a:	4821      	ldr	r0, [pc, #132]	; (8005be0 <main+0x174>)
 8005b5c:	f7fd fa04 	bl	8002f68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8005b60:	210c      	movs	r1, #12
 8005b62:	481f      	ldr	r0, [pc, #124]	; (8005be0 <main+0x174>)
 8005b64:	f7fd fa00 	bl	8002f68 <HAL_TIM_PWM_Start>

	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 8005b68:	f107 0318 	add.w	r3, r7, #24
 8005b6c:	2204      	movs	r2, #4
 8005b6e:	4619      	mov	r1, r3
 8005b70:	481c      	ldr	r0, [pc, #112]	; (8005be4 <main+0x178>)
 8005b72:	f7fb fa21 	bl	8000fb8 <HAL_ADC_Start_DMA>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8005b76:	2100      	movs	r1, #0
 8005b78:	481b      	ldr	r0, [pc, #108]	; (8005be8 <main+0x17c>)
 8005b7a:	f7fb fefa 	bl	8001972 <HAL_DAC_Start>

	TIM10->CCR1 = 1500;
 8005b7e:	4b1b      	ldr	r3, [pc, #108]	; (8005bec <main+0x180>)
 8005b80:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005b84:	635a      	str	r2, [r3, #52]	; 0x34


	TIM5->CCR1 = 0;
 8005b86:	4b1a      	ldr	r3, [pc, #104]	; (8005bf0 <main+0x184>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR4 = 5000;
 8005b8c:	4b18      	ldr	r3, [pc, #96]	; (8005bf0 <main+0x184>)
 8005b8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b92:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 8005b94:	2300      	movs	r3, #0
 8005b96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	float f = 1.234;
 8005b9a:	4b16      	ldr	r3, [pc, #88]	; (8005bf4 <main+0x188>)
 8005b9c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t str[20];
	uint16_t ccr = 0;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t psc = 1000;
 8005ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ba6:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint8_t ud_flag = 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint16_t dacval = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	843b      	strh	r3, [r7, #32]
  while (1)
 8005bb2:	e7fe      	b.n	8005bb2 <main+0x146>
 8005bb4:	40020800 	.word	0x40020800
 8005bb8:	40020400 	.word	0x40020400
 8005bbc:	40020c00 	.word	0x40020c00
 8005bc0:	200002c8 	.word	0x200002c8
 8005bc4:	20000434 	.word	0x20000434
 8005bc8:	200003f8 	.word	0x200003f8
 8005bcc:	08008e28 	.word	0x08008e28
 8005bd0:	08008e34 	.word	0x08008e34
 8005bd4:	20000380 	.word	0x20000380
 8005bd8:	200002cc 	.word	0x200002cc
 8005bdc:	20000308 	.word	0x20000308
 8005be0:	20000344 	.word	0x20000344
 8005be4:	2000020c 	.word	0x2000020c
 8005be8:	200002b4 	.word	0x200002b4
 8005bec:	40014400 	.word	0x40014400
 8005bf0:	40000c00 	.word	0x40000c00
 8005bf4:	3f9df3b6 	.word	0x3f9df3b6

08005bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b094      	sub	sp, #80	; 0x50
 8005bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005bfe:	2300      	movs	r3, #0
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	4a34      	ldr	r2, [pc, #208]	; (8005cd4 <SystemClock_Config+0xdc>)
 8005c04:	4b33      	ldr	r3, [pc, #204]	; (8005cd4 <SystemClock_Config+0xdc>)
 8005c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c0e:	4b31      	ldr	r3, [pc, #196]	; (8005cd4 <SystemClock_Config+0xdc>)
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c16:	60bb      	str	r3, [r7, #8]
 8005c18:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	607b      	str	r3, [r7, #4]
 8005c1e:	4a2e      	ldr	r2, [pc, #184]	; (8005cd8 <SystemClock_Config+0xe0>)
 8005c20:	4b2d      	ldr	r3, [pc, #180]	; (8005cd8 <SystemClock_Config+0xe0>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c28:	6013      	str	r3, [r2, #0]
 8005c2a:	4b2b      	ldr	r3, [pc, #172]	; (8005cd8 <SystemClock_Config+0xe0>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c32:	607b      	str	r3, [r7, #4]
 8005c34:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005c36:	2301      	movs	r3, #1
 8005c38:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005c3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005c40:	2302      	movs	r3, #2
 8005c42:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005c44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005c48:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005c4a:	2304      	movs	r3, #4
 8005c4c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005c4e:	23a8      	movs	r3, #168	; 0xa8
 8005c50:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005c52:	2302      	movs	r3, #2
 8005c54:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005c56:	2304      	movs	r3, #4
 8005c58:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005c5a:	f107 0320 	add.w	r3, r7, #32
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7fc fcd6 	bl	8002610 <HAL_RCC_OscConfig>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005c6a:	21d8      	movs	r1, #216	; 0xd8
 8005c6c:	481b      	ldr	r0, [pc, #108]	; (8005cdc <SystemClock_Config+0xe4>)
 8005c6e:	f000 f8fd 	bl	8005e6c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005c72:	230f      	movs	r3, #15
 8005c74:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005c76:	2302      	movs	r3, #2
 8005c78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005c7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005c82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005c84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005c8a:	f107 030c 	add.w	r3, r7, #12
 8005c8e:	2105      	movs	r1, #5
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fc feff 	bl	8002a94 <HAL_RCC_ClockConfig>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <SystemClock_Config+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005c9c:	21e6      	movs	r1, #230	; 0xe6
 8005c9e:	480f      	ldr	r0, [pc, #60]	; (8005cdc <SystemClock_Config+0xe4>)
 8005ca0:	f000 f8e4 	bl	8005e6c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005ca4:	f7fd f8b0 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	4b0d      	ldr	r3, [pc, #52]	; (8005ce0 <SystemClock_Config+0xe8>)
 8005cac:	fba3 2302 	umull	r2, r3, r3, r2
 8005cb0:	099b      	lsrs	r3, r3, #6
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fb fe05 	bl	80018c2 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005cb8:	2004      	movs	r0, #4
 8005cba:	f7fb fe0f 	bl	80018dc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc6:	f7fb fdd2 	bl	800186e <HAL_NVIC_SetPriority>
}
 8005cca:	bf00      	nop
 8005ccc:	3750      	adds	r7, #80	; 0x50
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	40023800 	.word	0x40023800
 8005cd8:	40007000 	.word	0x40007000
 8005cdc:	08008e3c 	.word	0x08008e3c
 8005ce0:	10624dd3 	.word	0x10624dd3

08005ce4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2100      	movs	r1, #0
 8005cec:	2027      	movs	r0, #39	; 0x27
 8005cee:	f7fb fdbe 	bl	800186e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005cf2:	2027      	movs	r0, #39	; 0x27
 8005cf4:	f7fb fdd7 	bl	80018a6 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	2037      	movs	r0, #55	; 0x37
 8005cfe:	f7fb fdb6 	bl	800186e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005d02:	2037      	movs	r0, #55	; 0x37
 8005d04:	f7fb fdcf 	bl	80018a6 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8005d08:	2200      	movs	r2, #0
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	2009      	movs	r0, #9
 8005d0e:	f7fb fdae 	bl	800186e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8005d12:	2009      	movs	r0, #9
 8005d14:	f7fb fdc7 	bl	80018a6 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	200a      	movs	r0, #10
 8005d1e:	f7fb fda6 	bl	800186e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005d22:	200a      	movs	r0, #10
 8005d24:	f7fb fdbf 	bl	80018a6 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	2028      	movs	r0, #40	; 0x28
 8005d2e:	f7fb fd9e 	bl	800186e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005d32:	2028      	movs	r0, #40	; 0x28
 8005d34:	f7fb fdb7 	bl	80018a6 <HAL_NVIC_EnableIRQ>
}
 8005d38:	bf00      	nop
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a08      	ldr	r2, [pc, #32]	; (8005d6c <HAL_UART_RxCpltCallback+0x30>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d10a      	bne.n	8005d64 <HAL_UART_RxCpltCallback+0x28>
	{
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8005d4e:	2201      	movs	r2, #1
 8005d50:	4907      	ldr	r1, [pc, #28]	; (8005d70 <HAL_UART_RxCpltCallback+0x34>)
 8005d52:	4808      	ldr	r0, [pc, #32]	; (8005d74 <HAL_UART_RxCpltCallback+0x38>)
 8005d54:	f7fe f887 	bl	8003e66 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8005d58:	230a      	movs	r3, #10
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	4904      	ldr	r1, [pc, #16]	; (8005d70 <HAL_UART_RxCpltCallback+0x34>)
 8005d5e:	4805      	ldr	r0, [pc, #20]	; (8005d74 <HAL_UART_RxCpltCallback+0x38>)
 8005d60:	f7fd ffe9 	bl	8003d36 <HAL_UART_Transmit>
	}
}
 8005d64:	bf00      	nop
 8005d66:	3708      	adds	r7, #8
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40004800 	.word	0x40004800
 8005d70:	200002c8 	.word	0x200002c8
 8005d74:	20000434 	.word	0x20000434

08005d78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
	static unsigned short cnt = 0;
	if(htim->Instance == TIM7)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a1c      	ldr	r2, [pc, #112]	; (8005df8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d132      	bne.n	8005df0 <HAL_TIM_PeriodElapsedCallback+0x78>
	{
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047);
 8005d8a:	4b1c      	ldr	r3, [pc, #112]	; (8005dfc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005d8c:	881b      	ldrh	r3, [r3, #0]
 8005d8e:	ee07 3a90 	vmov	s15, r3
 8005d92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d96:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005e00 <HAL_TIM_PeriodElapsedCallback+0x88>
 8005d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d9e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005e04 <HAL_TIM_PeriodElapsedCallback+0x8c>
 8005da2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005da6:	eeb0 0a66 	vmov.f32	s0, s13
 8005daa:	f002 faeb 	bl	8008384 <sinf>
 8005dae:	eeb0 7a40 	vmov.f32	s14, s0
 8005db2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dba:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8005e08 <HAL_TIM_PeriodElapsedCallback+0x90>
 8005dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dc6:	ee17 3a90 	vmov	r3, s15
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2100      	movs	r1, #0
 8005dce:	480f      	ldr	r0, [pc, #60]	; (8005e0c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005dd0:	f7fb fe83 	bl	8001ada <HAL_DAC_SetValue>
		cnt++;
 8005dd4:	4b09      	ldr	r3, [pc, #36]	; (8005dfc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005dd6:	881b      	ldrh	r3, [r3, #0]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	4b07      	ldr	r3, [pc, #28]	; (8005dfc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005dde:	801a      	strh	r2, [r3, #0]
		if(cnt > 999) cnt = 0;
 8005de0:	4b06      	ldr	r3, [pc, #24]	; (8005dfc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005de8:	d302      	bcc.n	8005df0 <HAL_TIM_PeriodElapsedCallback+0x78>
 8005dea:	4b04      	ldr	r3, [pc, #16]	; (8005dfc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005dec:	2200      	movs	r2, #0
 8005dee:	801a      	strh	r2, [r3, #0]
	}
}
 8005df0:	bf00      	nop
 8005df2:	3708      	adds	r7, #8
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	40001400 	.word	0x40001400
 8005dfc:	200001f8 	.word	0x200001f8
 8005e00:	441d1463 	.word	0x441d1463
 8005e04:	447a0000 	.word	0x447a0000
 8005e08:	44ffe000 	.word	0x44ffe000
 8005e0c:	200002b4 	.word	0x200002b4

08005e10 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	4603      	mov	r3, r0
 8005e18:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3)
 8005e1a:	88fb      	ldrh	r3, [r7, #6]
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d104      	bne.n	8005e2a <HAL_GPIO_EXTI_Callback+0x1a>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8005e20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e24:	480f      	ldr	r0, [pc, #60]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x54>)
 8005e26:	f7fc fbc8 	bl	80025ba <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_15)
 8005e2a:	88fb      	ldrh	r3, [r7, #6]
 8005e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e30:	d104      	bne.n	8005e3c <HAL_GPIO_EXTI_Callback+0x2c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8005e32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e36:	480b      	ldr	r0, [pc, #44]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x54>)
 8005e38:	f7fc fbbf 	bl	80025ba <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_4)
 8005e3c:	88fb      	ldrh	r3, [r7, #6]
 8005e3e:	2b10      	cmp	r3, #16
 8005e40:	d104      	bne.n	8005e4c <HAL_GPIO_EXTI_Callback+0x3c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8005e42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e46:	4807      	ldr	r0, [pc, #28]	; (8005e64 <HAL_GPIO_EXTI_Callback+0x54>)
 8005e48:	f7fc fbb7 	bl	80025ba <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_10)
 8005e4c:	88fb      	ldrh	r3, [r7, #6]
 8005e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e52:	d103      	bne.n	8005e5c <HAL_GPIO_EXTI_Callback+0x4c>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8005e54:	2101      	movs	r1, #1
 8005e56:	4804      	ldr	r0, [pc, #16]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x58>)
 8005e58:	f7fc fbaf 	bl	80025ba <HAL_GPIO_TogglePin>
	}
}
 8005e5c:	bf00      	nop
 8005e5e:	3708      	adds	r7, #8
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	40020c00 	.word	0x40020c00
 8005e68:	40020400 	.word	0x40020400

08005e6c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8005e76:	e7fe      	b.n	8005e76 <_Error_Handler+0xa>

08005e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e7e:	2300      	movs	r3, #0
 8005e80:	607b      	str	r3, [r7, #4]
 8005e82:	4a25      	ldr	r2, [pc, #148]	; (8005f18 <HAL_MspInit+0xa0>)
 8005e84:	4b24      	ldr	r3, [pc, #144]	; (8005f18 <HAL_MspInit+0xa0>)
 8005e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8005e8e:	4b22      	ldr	r3, [pc, #136]	; (8005f18 <HAL_MspInit+0xa0>)
 8005e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e96:	607b      	str	r3, [r7, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	603b      	str	r3, [r7, #0]
 8005e9e:	4a1e      	ldr	r2, [pc, #120]	; (8005f18 <HAL_MspInit+0xa0>)
 8005ea0:	4b1d      	ldr	r3, [pc, #116]	; (8005f18 <HAL_MspInit+0xa0>)
 8005ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8005eaa:	4b1b      	ldr	r3, [pc, #108]	; (8005f18 <HAL_MspInit+0xa0>)
 8005eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005eb6:	2003      	movs	r0, #3
 8005eb8:	f7fb fcce 	bl	8001858 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	f06f 000b 	mvn.w	r0, #11
 8005ec4:	f7fb fcd3 	bl	800186e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005ec8:	2200      	movs	r2, #0
 8005eca:	2100      	movs	r1, #0
 8005ecc:	f06f 000a 	mvn.w	r0, #10
 8005ed0:	f7fb fccd 	bl	800186e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	f06f 0009 	mvn.w	r0, #9
 8005edc:	f7fb fcc7 	bl	800186e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	f06f 0004 	mvn.w	r0, #4
 8005ee8:	f7fb fcc1 	bl	800186e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005eec:	2200      	movs	r2, #0
 8005eee:	2100      	movs	r1, #0
 8005ef0:	f06f 0003 	mvn.w	r0, #3
 8005ef4:	f7fb fcbb 	bl	800186e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005ef8:	2200      	movs	r2, #0
 8005efa:	2100      	movs	r1, #0
 8005efc:	f06f 0001 	mvn.w	r0, #1
 8005f00:	f7fb fcb5 	bl	800186e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005f04:	2200      	movs	r2, #0
 8005f06:	2100      	movs	r1, #0
 8005f08:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0c:	f7fb fcaf 	bl	800186e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005f10:	bf00      	nop
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	40023800 	.word	0x40023800

08005f1c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005f20:	bf00      	nop
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f2e:	e7fe      	b.n	8005f2e <HardFault_Handler+0x4>

08005f30 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f34:	e7fe      	b.n	8005f34 <MemManage_Handler+0x4>

08005f36 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005f36:	b480      	push	{r7}
 8005f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f3a:	e7fe      	b.n	8005f3a <BusFault_Handler+0x4>

08005f3c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f40:	e7fe      	b.n	8005f40 <UsageFault_Handler+0x4>

08005f42 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8005f42:	b480      	push	{r7}
 8005f44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f46:	bf00      	nop
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005f50:	b480      	push	{r7}
 8005f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005f54:	bf00      	nop
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005f5e:	b480      	push	{r7}
 8005f60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f62:	bf00      	nop
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f70:	f7fa ff9c 	bl	8000eac <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8005f74:	f7fb fcce 	bl	8001914 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f78:	bf00      	nop
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005f80:	2008      	movs	r0, #8
 8005f82:	f7fc fb2d 	bl	80025e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005f86:	bf00      	nop
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005f8e:	2010      	movs	r0, #16
 8005f90:	f7fc fb26 	bl	80025e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005f94:	bf00      	nop
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005f9c:	4802      	ldr	r0, [pc, #8]	; (8005fa8 <USART3_IRQHandler+0x10>)
 8005f9e:	f7fd ffaf 	bl	8003f00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005fa2:	bf00      	nop
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	20000434 	.word	0x20000434

08005fac <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8005fb0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005fb4:	f7fc fb14 	bl	80025e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005fb8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005fbc:	f7fc fb10 	bl	80025e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005fc0:	bf00      	nop
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005fc8:	4802      	ldr	r0, [pc, #8]	; (8005fd4 <TIM7_IRQHandler+0x10>)
 8005fca:	f7fd f801 	bl	8002fd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005fce:	bf00      	nop
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	200003f8 	.word	0x200003f8

08005fd8 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005fdc:	4802      	ldr	r0, [pc, #8]	; (8005fe8 <DMA2_Stream0_IRQHandler+0x10>)
 8005fde:	f7fb fed1 	bl	8001d84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005fe2:	bf00      	nop
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	20000254 	.word	0x20000254

08005fec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ff0:	4a16      	ldr	r2, [pc, #88]	; (800604c <SystemInit+0x60>)
 8005ff2:	4b16      	ldr	r3, [pc, #88]	; (800604c <SystemInit+0x60>)
 8005ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ff8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ffc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006000:	4a13      	ldr	r2, [pc, #76]	; (8006050 <SystemInit+0x64>)
 8006002:	4b13      	ldr	r3, [pc, #76]	; (8006050 <SystemInit+0x64>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f043 0301 	orr.w	r3, r3, #1
 800600a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800600c:	4b10      	ldr	r3, [pc, #64]	; (8006050 <SystemInit+0x64>)
 800600e:	2200      	movs	r2, #0
 8006010:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006012:	4a0f      	ldr	r2, [pc, #60]	; (8006050 <SystemInit+0x64>)
 8006014:	4b0e      	ldr	r3, [pc, #56]	; (8006050 <SystemInit+0x64>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800601c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006020:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006022:	4b0b      	ldr	r3, [pc, #44]	; (8006050 <SystemInit+0x64>)
 8006024:	4a0b      	ldr	r2, [pc, #44]	; (8006054 <SystemInit+0x68>)
 8006026:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006028:	4a09      	ldr	r2, [pc, #36]	; (8006050 <SystemInit+0x64>)
 800602a:	4b09      	ldr	r3, [pc, #36]	; (8006050 <SystemInit+0x64>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006032:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006034:	4b06      	ldr	r3, [pc, #24]	; (8006050 <SystemInit+0x64>)
 8006036:	2200      	movs	r2, #0
 8006038:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800603a:	4b04      	ldr	r3, [pc, #16]	; (800604c <SystemInit+0x60>)
 800603c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006040:	609a      	str	r2, [r3, #8]
#endif
}
 8006042:	bf00      	nop
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	e000ed00 	.word	0xe000ed00
 8006050:	40023800 	.word	0x40023800
 8006054:	24003010 	.word	0x24003010

08006058 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08e      	sub	sp, #56	; 0x38
 800605c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 800605e:	4b31      	ldr	r3, [pc, #196]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006060:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006064:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8006066:	4b2f      	ldr	r3, [pc, #188]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006068:	f240 32e7 	movw	r2, #999	; 0x3e7
 800606c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800606e:	4b2d      	ldr	r3, [pc, #180]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006070:	2200      	movs	r2, #0
 8006072:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 168-1;
 8006074:	4b2b      	ldr	r3, [pc, #172]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006076:	22a7      	movs	r2, #167	; 0xa7
 8006078:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800607a:	4b2a      	ldr	r3, [pc, #168]	; (8006124 <MX_TIM2_Init+0xcc>)
 800607c:	2200      	movs	r2, #0
 800607e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006080:	4828      	ldr	r0, [pc, #160]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006082:	f7fc fef5 	bl	8002e70 <HAL_TIM_Base_Init>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d003      	beq.n	8006094 <MX_TIM2_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800608c:	2144      	movs	r1, #68	; 0x44
 800608e:	4826      	ldr	r0, [pc, #152]	; (8006128 <MX_TIM2_Init+0xd0>)
 8006090:	f7ff feec 	bl	8005e6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006098:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800609a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800609e:	4619      	mov	r1, r3
 80060a0:	4820      	ldr	r0, [pc, #128]	; (8006124 <MX_TIM2_Init+0xcc>)
 80060a2:	f7fd f963 	bl	800336c <HAL_TIM_ConfigClockSource>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d003      	beq.n	80060b4 <MX_TIM2_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060ac:	214a      	movs	r1, #74	; 0x4a
 80060ae:	481e      	ldr	r0, [pc, #120]	; (8006128 <MX_TIM2_Init+0xd0>)
 80060b0:	f7ff fedc 	bl	8005e6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80060b4:	481b      	ldr	r0, [pc, #108]	; (8006124 <MX_TIM2_Init+0xcc>)
 80060b6:	f7fc ff21 	bl	8002efc <HAL_TIM_PWM_Init>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d003      	beq.n	80060c8 <MX_TIM2_Init+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060c0:	214f      	movs	r1, #79	; 0x4f
 80060c2:	4819      	ldr	r0, [pc, #100]	; (8006128 <MX_TIM2_Init+0xd0>)
 80060c4:	f7ff fed2 	bl	8005e6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060c8:	2300      	movs	r3, #0
 80060ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060cc:	2300      	movs	r3, #0
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80060d0:	f107 0320 	add.w	r3, r7, #32
 80060d4:	4619      	mov	r1, r3
 80060d6:	4813      	ldr	r0, [pc, #76]	; (8006124 <MX_TIM2_Init+0xcc>)
 80060d8:	f7fd fd87 	bl	8003bea <HAL_TIMEx_MasterConfigSynchronization>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <MX_TIM2_Init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060e2:	2156      	movs	r1, #86	; 0x56
 80060e4:	4810      	ldr	r0, [pc, #64]	; (8006128 <MX_TIM2_Init+0xd0>)
 80060e6:	f7ff fec1 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80060ea:	2360      	movs	r3, #96	; 0x60
 80060ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84;
 80060ee:	2354      	movs	r3, #84	; 0x54
 80060f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80060f2:	2300      	movs	r3, #0
 80060f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80060f6:	2300      	movs	r3, #0
 80060f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80060fa:	1d3b      	adds	r3, r7, #4
 80060fc:	2200      	movs	r2, #0
 80060fe:	4619      	mov	r1, r3
 8006100:	4808      	ldr	r0, [pc, #32]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006102:	f7fd f86d 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d003      	beq.n	8006114 <MX_TIM2_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800610c:	215f      	movs	r1, #95	; 0x5f
 800610e:	4806      	ldr	r0, [pc, #24]	; (8006128 <MX_TIM2_Init+0xd0>)
 8006110:	f7ff feac 	bl	8005e6c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8006114:	4803      	ldr	r0, [pc, #12]	; (8006124 <MX_TIM2_Init+0xcc>)
 8006116:	f000 faaf 	bl	8006678 <HAL_TIM_MspPostInit>

}
 800611a:	bf00      	nop
 800611c:	3738      	adds	r7, #56	; 0x38
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	200003bc 	.word	0x200003bc
 8006128:	08008e4c 	.word	0x08008e4c

0800612c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b08e      	sub	sp, #56	; 0x38
 8006130:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 8006132:	4b41      	ldr	r3, [pc, #260]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006134:	4a41      	ldr	r2, [pc, #260]	; (800623c <MX_TIM3_Init+0x110>)
 8006136:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8006138:	4b3f      	ldr	r3, [pc, #252]	; (8006238 <MX_TIM3_Init+0x10c>)
 800613a:	2209      	movs	r2, #9
 800613c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800613e:	4b3e      	ldr	r3, [pc, #248]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006140:	2200      	movs	r2, #0
 8006142:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42000-1;
 8006144:	4b3c      	ldr	r3, [pc, #240]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006146:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800614a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800614c:	4b3a      	ldr	r3, [pc, #232]	; (8006238 <MX_TIM3_Init+0x10c>)
 800614e:	2200      	movs	r2, #0
 8006150:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006152:	4839      	ldr	r0, [pc, #228]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006154:	f7fc fe8c 	bl	8002e70 <HAL_TIM_Base_Init>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d003      	beq.n	8006166 <MX_TIM3_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800615e:	2173      	movs	r1, #115	; 0x73
 8006160:	4837      	ldr	r0, [pc, #220]	; (8006240 <MX_TIM3_Init+0x114>)
 8006162:	f7ff fe83 	bl	8005e6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006166:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800616a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800616c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006170:	4619      	mov	r1, r3
 8006172:	4831      	ldr	r0, [pc, #196]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006174:	f7fd f8fa 	bl	800336c <HAL_TIM_ConfigClockSource>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <MX_TIM3_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800617e:	2179      	movs	r1, #121	; 0x79
 8006180:	482f      	ldr	r0, [pc, #188]	; (8006240 <MX_TIM3_Init+0x114>)
 8006182:	f7ff fe73 	bl	8005e6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006186:	482c      	ldr	r0, [pc, #176]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006188:	f7fc feb8 	bl	8002efc <HAL_TIM_PWM_Init>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <MX_TIM3_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006192:	217e      	movs	r1, #126	; 0x7e
 8006194:	482a      	ldr	r0, [pc, #168]	; (8006240 <MX_TIM3_Init+0x114>)
 8006196:	f7ff fe69 	bl	8005e6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800619a:	2300      	movs	r3, #0
 800619c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800619e:	2300      	movs	r3, #0
 80061a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80061a2:	f107 0320 	add.w	r3, r7, #32
 80061a6:	4619      	mov	r1, r3
 80061a8:	4823      	ldr	r0, [pc, #140]	; (8006238 <MX_TIM3_Init+0x10c>)
 80061aa:	f7fd fd1e 	bl	8003bea <HAL_TIMEx_MasterConfigSynchronization>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d003      	beq.n	80061bc <MX_TIM3_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80061b4:	2185      	movs	r1, #133	; 0x85
 80061b6:	4822      	ldr	r0, [pc, #136]	; (8006240 <MX_TIM3_Init+0x114>)
 80061b8:	f7ff fe58 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80061bc:	2360      	movs	r3, #96	; 0x60
 80061be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 80061c0:	f245 2307 	movw	r3, #20999	; 0x5207
 80061c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80061c6:	2300      	movs	r3, #0
 80061c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061ce:	1d3b      	adds	r3, r7, #4
 80061d0:	2200      	movs	r2, #0
 80061d2:	4619      	mov	r1, r3
 80061d4:	4818      	ldr	r0, [pc, #96]	; (8006238 <MX_TIM3_Init+0x10c>)
 80061d6:	f7fd f803 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d003      	beq.n	80061e8 <MX_TIM3_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80061e0:	218e      	movs	r1, #142	; 0x8e
 80061e2:	4817      	ldr	r0, [pc, #92]	; (8006240 <MX_TIM3_Init+0x114>)
 80061e4:	f7ff fe42 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.Pulse = 10500-1;
 80061e8:	f642 1303 	movw	r3, #10499	; 0x2903
 80061ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80061ee:	1d3b      	adds	r3, r7, #4
 80061f0:	2204      	movs	r2, #4
 80061f2:	4619      	mov	r1, r3
 80061f4:	4810      	ldr	r0, [pc, #64]	; (8006238 <MX_TIM3_Init+0x10c>)
 80061f6:	f7fc fff3 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <MX_TIM3_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006200:	2194      	movs	r1, #148	; 0x94
 8006202:	480f      	ldr	r0, [pc, #60]	; (8006240 <MX_TIM3_Init+0x114>)
 8006204:	f7ff fe32 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.Pulse = 5250-1;
 8006208:	f241 4381 	movw	r3, #5249	; 0x1481
 800620c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800620e:	1d3b      	adds	r3, r7, #4
 8006210:	2208      	movs	r2, #8
 8006212:	4619      	mov	r1, r3
 8006214:	4808      	ldr	r0, [pc, #32]	; (8006238 <MX_TIM3_Init+0x10c>)
 8006216:	f7fc ffe3 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d003      	beq.n	8006228 <MX_TIM3_Init+0xfc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006220:	219a      	movs	r1, #154	; 0x9a
 8006222:	4807      	ldr	r0, [pc, #28]	; (8006240 <MX_TIM3_Init+0x114>)
 8006224:	f7ff fe22 	bl	8005e6c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 8006228:	4803      	ldr	r0, [pc, #12]	; (8006238 <MX_TIM3_Init+0x10c>)
 800622a:	f000 fa25 	bl	8006678 <HAL_TIM_MspPostInit>

}
 800622e:	bf00      	nop
 8006230:	3738      	adds	r7, #56	; 0x38
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	20000380 	.word	0x20000380
 800623c:	40000400 	.word	0x40000400
 8006240:	08008e4c 	.word	0x08008e4c

08006244 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08e      	sub	sp, #56	; 0x38
 8006248:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 800624a:	4b41      	ldr	r3, [pc, #260]	; (8006350 <MX_TIM4_Init+0x10c>)
 800624c:	4a41      	ldr	r2, [pc, #260]	; (8006354 <MX_TIM4_Init+0x110>)
 800624e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20-1;
 8006250:	4b3f      	ldr	r3, [pc, #252]	; (8006350 <MX_TIM4_Init+0x10c>)
 8006252:	2213      	movs	r2, #19
 8006254:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006256:	4b3e      	ldr	r3, [pc, #248]	; (8006350 <MX_TIM4_Init+0x10c>)
 8006258:	2200      	movs	r2, #0
 800625a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42000-1;
 800625c:	4b3c      	ldr	r3, [pc, #240]	; (8006350 <MX_TIM4_Init+0x10c>)
 800625e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8006262:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006264:	4b3a      	ldr	r3, [pc, #232]	; (8006350 <MX_TIM4_Init+0x10c>)
 8006266:	2200      	movs	r2, #0
 8006268:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800626a:	4839      	ldr	r0, [pc, #228]	; (8006350 <MX_TIM4_Init+0x10c>)
 800626c:	f7fc fe00 	bl	8002e70 <HAL_TIM_Base_Init>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <MX_TIM4_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006276:	21ae      	movs	r1, #174	; 0xae
 8006278:	4837      	ldr	r0, [pc, #220]	; (8006358 <MX_TIM4_Init+0x114>)
 800627a:	f7ff fdf7 	bl	8005e6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800627e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006282:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8006284:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006288:	4619      	mov	r1, r3
 800628a:	4831      	ldr	r0, [pc, #196]	; (8006350 <MX_TIM4_Init+0x10c>)
 800628c:	f7fd f86e 	bl	800336c <HAL_TIM_ConfigClockSource>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <MX_TIM4_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006296:	21b4      	movs	r1, #180	; 0xb4
 8006298:	482f      	ldr	r0, [pc, #188]	; (8006358 <MX_TIM4_Init+0x114>)
 800629a:	f7ff fde7 	bl	8005e6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800629e:	482c      	ldr	r0, [pc, #176]	; (8006350 <MX_TIM4_Init+0x10c>)
 80062a0:	f7fc fe2c 	bl	8002efc <HAL_TIM_PWM_Init>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <MX_TIM4_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062aa:	21b9      	movs	r1, #185	; 0xb9
 80062ac:	482a      	ldr	r0, [pc, #168]	; (8006358 <MX_TIM4_Init+0x114>)
 80062ae:	f7ff fddd 	bl	8005e6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062b2:	2300      	movs	r3, #0
 80062b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062b6:	2300      	movs	r3, #0
 80062b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80062ba:	f107 0320 	add.w	r3, r7, #32
 80062be:	4619      	mov	r1, r3
 80062c0:	4823      	ldr	r0, [pc, #140]	; (8006350 <MX_TIM4_Init+0x10c>)
 80062c2:	f7fd fc92 	bl	8003bea <HAL_TIMEx_MasterConfigSynchronization>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <MX_TIM4_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062cc:	21c0      	movs	r1, #192	; 0xc0
 80062ce:	4822      	ldr	r0, [pc, #136]	; (8006358 <MX_TIM4_Init+0x114>)
 80062d0:	f7ff fdcc 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062d4:	2360      	movs	r3, #96	; 0x60
 80062d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 80062d8:	f245 2307 	movw	r3, #20999	; 0x5207
 80062dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062de:	2300      	movs	r3, #0
 80062e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062e2:	2300      	movs	r3, #0
 80062e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062e6:	1d3b      	adds	r3, r7, #4
 80062e8:	2200      	movs	r2, #0
 80062ea:	4619      	mov	r1, r3
 80062ec:	4818      	ldr	r0, [pc, #96]	; (8006350 <MX_TIM4_Init+0x10c>)
 80062ee:	f7fc ff77 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <MX_TIM4_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062f8:	21c9      	movs	r1, #201	; 0xc9
 80062fa:	4817      	ldr	r0, [pc, #92]	; (8006358 <MX_TIM4_Init+0x114>)
 80062fc:	f7ff fdb6 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.Pulse = 10500-1;
 8006300:	f642 1303 	movw	r3, #10499	; 0x2903
 8006304:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006306:	1d3b      	adds	r3, r7, #4
 8006308:	2204      	movs	r2, #4
 800630a:	4619      	mov	r1, r3
 800630c:	4810      	ldr	r0, [pc, #64]	; (8006350 <MX_TIM4_Init+0x10c>)
 800630e:	f7fc ff67 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d003      	beq.n	8006320 <MX_TIM4_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006318:	21cf      	movs	r1, #207	; 0xcf
 800631a:	480f      	ldr	r0, [pc, #60]	; (8006358 <MX_TIM4_Init+0x114>)
 800631c:	f7ff fda6 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.Pulse = 5250-1;
 8006320:	f241 4381 	movw	r3, #5249	; 0x1481
 8006324:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006326:	1d3b      	adds	r3, r7, #4
 8006328:	2208      	movs	r2, #8
 800632a:	4619      	mov	r1, r3
 800632c:	4808      	ldr	r0, [pc, #32]	; (8006350 <MX_TIM4_Init+0x10c>)
 800632e:	f7fc ff57 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <MX_TIM4_Init+0xfc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006338:	21d5      	movs	r1, #213	; 0xd5
 800633a:	4807      	ldr	r0, [pc, #28]	; (8006358 <MX_TIM4_Init+0x114>)
 800633c:	f7ff fd96 	bl	8005e6c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 8006340:	4803      	ldr	r0, [pc, #12]	; (8006350 <MX_TIM4_Init+0x10c>)
 8006342:	f000 f999 	bl	8006678 <HAL_TIM_MspPostInit>

}
 8006346:	bf00      	nop
 8006348:	3738      	adds	r7, #56	; 0x38
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	200002cc 	.word	0x200002cc
 8006354:	40000800 	.word	0x40000800
 8006358:	08008e4c 	.word	0x08008e4c

0800635c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b08e      	sub	sp, #56	; 0x38
 8006360:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim5.Instance = TIM5;
 8006362:	4b39      	ldr	r3, [pc, #228]	; (8006448 <MX_TIM5_Init+0xec>)
 8006364:	4a39      	ldr	r2, [pc, #228]	; (800644c <MX_TIM5_Init+0xf0>)
 8006366:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8006368:	4b37      	ldr	r3, [pc, #220]	; (8006448 <MX_TIM5_Init+0xec>)
 800636a:	2253      	movs	r2, #83	; 0x53
 800636c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800636e:	4b36      	ldr	r3, [pc, #216]	; (8006448 <MX_TIM5_Init+0xec>)
 8006370:	2200      	movs	r2, #0
 8006372:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8006374:	4b34      	ldr	r3, [pc, #208]	; (8006448 <MX_TIM5_Init+0xec>)
 8006376:	f242 720f 	movw	r2, #9999	; 0x270f
 800637a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800637c:	4b32      	ldr	r3, [pc, #200]	; (8006448 <MX_TIM5_Init+0xec>)
 800637e:	2200      	movs	r2, #0
 8006380:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8006382:	4831      	ldr	r0, [pc, #196]	; (8006448 <MX_TIM5_Init+0xec>)
 8006384:	f7fc fd74 	bl	8002e70 <HAL_TIM_Base_Init>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <MX_TIM5_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800638e:	21e9      	movs	r1, #233	; 0xe9
 8006390:	482f      	ldr	r0, [pc, #188]	; (8006450 <MX_TIM5_Init+0xf4>)
 8006392:	f7ff fd6b 	bl	8005e6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006396:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800639a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800639c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80063a0:	4619      	mov	r1, r3
 80063a2:	4829      	ldr	r0, [pc, #164]	; (8006448 <MX_TIM5_Init+0xec>)
 80063a4:	f7fc ffe2 	bl	800336c <HAL_TIM_ConfigClockSource>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <MX_TIM5_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80063ae:	21ef      	movs	r1, #239	; 0xef
 80063b0:	4827      	ldr	r0, [pc, #156]	; (8006450 <MX_TIM5_Init+0xf4>)
 80063b2:	f7ff fd5b 	bl	8005e6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80063b6:	4824      	ldr	r0, [pc, #144]	; (8006448 <MX_TIM5_Init+0xec>)
 80063b8:	f7fc fda0 	bl	8002efc <HAL_TIM_PWM_Init>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <MX_TIM5_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80063c2:	21f4      	movs	r1, #244	; 0xf4
 80063c4:	4822      	ldr	r0, [pc, #136]	; (8006450 <MX_TIM5_Init+0xf4>)
 80063c6:	f7ff fd51 	bl	8005e6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063ca:	2300      	movs	r3, #0
 80063cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063ce:	2300      	movs	r3, #0
 80063d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80063d2:	f107 0320 	add.w	r3, r7, #32
 80063d6:	4619      	mov	r1, r3
 80063d8:	481b      	ldr	r0, [pc, #108]	; (8006448 <MX_TIM5_Init+0xec>)
 80063da:	f7fd fc06 	bl	8003bea <HAL_TIMEx_MasterConfigSynchronization>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d003      	beq.n	80063ec <MX_TIM5_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80063e4:	21fb      	movs	r1, #251	; 0xfb
 80063e6:	481a      	ldr	r0, [pc, #104]	; (8006450 <MX_TIM5_Init+0xf4>)
 80063e8:	f7ff fd40 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063ec:	2360      	movs	r3, #96	; 0x60
 80063ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 80063f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80063f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80063fa:	2300      	movs	r3, #0
 80063fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80063fe:	1d3b      	adds	r3, r7, #4
 8006400:	2200      	movs	r2, #0
 8006402:	4619      	mov	r1, r3
 8006404:	4810      	ldr	r0, [pc, #64]	; (8006448 <MX_TIM5_Init+0xec>)
 8006406:	f7fc feeb 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d004      	beq.n	800641a <MX_TIM5_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006410:	f44f 7182 	mov.w	r1, #260	; 0x104
 8006414:	480e      	ldr	r0, [pc, #56]	; (8006450 <MX_TIM5_Init+0xf4>)
 8006416:	f7ff fd29 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.Pulse = 0;
 800641a:	2300      	movs	r3, #0
 800641c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800641e:	1d3b      	adds	r3, r7, #4
 8006420:	220c      	movs	r2, #12
 8006422:	4619      	mov	r1, r3
 8006424:	4808      	ldr	r0, [pc, #32]	; (8006448 <MX_TIM5_Init+0xec>)
 8006426:	f7fc fedb 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d004      	beq.n	800643a <MX_TIM5_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006430:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8006434:	4806      	ldr	r0, [pc, #24]	; (8006450 <MX_TIM5_Init+0xf4>)
 8006436:	f7ff fd19 	bl	8005e6c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 800643a:	4803      	ldr	r0, [pc, #12]	; (8006448 <MX_TIM5_Init+0xec>)
 800643c:	f000 f91c 	bl	8006678 <HAL_TIM_MspPostInit>

}
 8006440:	bf00      	nop
 8006442:	3738      	adds	r7, #56	; 0x38
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	20000344 	.word	0x20000344
 800644c:	40000c00 	.word	0x40000c00
 8006450:	08008e4c 	.word	0x08008e4c

08006454 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 800645a:	4b16      	ldr	r3, [pc, #88]	; (80064b4 <MX_TIM7_Init+0x60>)
 800645c:	4a16      	ldr	r2, [pc, #88]	; (80064b8 <MX_TIM7_Init+0x64>)
 800645e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9;
 8006460:	4b14      	ldr	r3, [pc, #80]	; (80064b4 <MX_TIM7_Init+0x60>)
 8006462:	2209      	movs	r2, #9
 8006464:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006466:	4b13      	ldr	r3, [pc, #76]	; (80064b4 <MX_TIM7_Init+0x60>)
 8006468:	2200      	movs	r2, #0
 800646a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 800646c:	4b11      	ldr	r3, [pc, #68]	; (80064b4 <MX_TIM7_Init+0x60>)
 800646e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8006472:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006474:	480f      	ldr	r0, [pc, #60]	; (80064b4 <MX_TIM7_Init+0x60>)
 8006476:	f7fc fcfb 	bl	8002e70 <HAL_TIM_Base_Init>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d004      	beq.n	800648a <MX_TIM7_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006480:	f240 111b 	movw	r1, #283	; 0x11b
 8006484:	480d      	ldr	r0, [pc, #52]	; (80064bc <MX_TIM7_Init+0x68>)
 8006486:	f7ff fcf1 	bl	8005e6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800648a:	2300      	movs	r3, #0
 800648c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800648e:	2300      	movs	r3, #0
 8006490:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006492:	463b      	mov	r3, r7
 8006494:	4619      	mov	r1, r3
 8006496:	4807      	ldr	r0, [pc, #28]	; (80064b4 <MX_TIM7_Init+0x60>)
 8006498:	f7fd fba7 	bl	8003bea <HAL_TIMEx_MasterConfigSynchronization>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d004      	beq.n	80064ac <MX_TIM7_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 80064a2:	f44f 7191 	mov.w	r1, #290	; 0x122
 80064a6:	4805      	ldr	r0, [pc, #20]	; (80064bc <MX_TIM7_Init+0x68>)
 80064a8:	f7ff fce0 	bl	8005e6c <_Error_Handler>
  }

}
 80064ac:	bf00      	nop
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	200003f8 	.word	0x200003f8
 80064b8:	40001400 	.word	0x40001400
 80064bc:	08008e4c 	.word	0x08008e4c

080064c0 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC;

  htim10.Instance = TIM10;
 80064c6:	4b22      	ldr	r3, [pc, #136]	; (8006550 <MX_TIM10_Init+0x90>)
 80064c8:	4a22      	ldr	r2, [pc, #136]	; (8006554 <MX_TIM10_Init+0x94>)
 80064ca:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 336-1;
 80064cc:	4b20      	ldr	r3, [pc, #128]	; (8006550 <MX_TIM10_Init+0x90>)
 80064ce:	f240 124f 	movw	r2, #335	; 0x14f
 80064d2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064d4:	4b1e      	ldr	r3, [pc, #120]	; (8006550 <MX_TIM10_Init+0x90>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80064da:	4b1d      	ldr	r3, [pc, #116]	; (8006550 <MX_TIM10_Init+0x90>)
 80064dc:	f242 720f 	movw	r2, #9999	; 0x270f
 80064e0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80064e2:	4b1b      	ldr	r3, [pc, #108]	; (8006550 <MX_TIM10_Init+0x90>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80064e8:	4819      	ldr	r0, [pc, #100]	; (8006550 <MX_TIM10_Init+0x90>)
 80064ea:	f7fc fcc1 	bl	8002e70 <HAL_TIM_Base_Init>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d004      	beq.n	80064fe <MX_TIM10_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80064f4:	f44f 7199 	mov.w	r1, #306	; 0x132
 80064f8:	4817      	ldr	r0, [pc, #92]	; (8006558 <MX_TIM10_Init+0x98>)
 80064fa:	f7ff fcb7 	bl	8005e6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80064fe:	4814      	ldr	r0, [pc, #80]	; (8006550 <MX_TIM10_Init+0x90>)
 8006500:	f7fc fcfc 	bl	8002efc <HAL_TIM_PWM_Init>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d004      	beq.n	8006514 <MX_TIM10_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 800650a:	f240 1137 	movw	r1, #311	; 0x137
 800650e:	4812      	ldr	r0, [pc, #72]	; (8006558 <MX_TIM10_Init+0x98>)
 8006510:	f7ff fcac 	bl	8005e6c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006514:	2360      	movs	r3, #96	; 0x60
 8006516:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8006518:	2364      	movs	r3, #100	; 0x64
 800651a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006520:	2300      	movs	r3, #0
 8006522:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006524:	1d3b      	adds	r3, r7, #4
 8006526:	2200      	movs	r2, #0
 8006528:	4619      	mov	r1, r3
 800652a:	4809      	ldr	r0, [pc, #36]	; (8006550 <MX_TIM10_Init+0x90>)
 800652c:	f7fc fe58 	bl	80031e0 <HAL_TIM_PWM_ConfigChannel>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d004      	beq.n	8006540 <MX_TIM10_Init+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006536:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800653a:	4807      	ldr	r0, [pc, #28]	; (8006558 <MX_TIM10_Init+0x98>)
 800653c:	f7ff fc96 	bl	8005e6c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim10);
 8006540:	4803      	ldr	r0, [pc, #12]	; (8006550 <MX_TIM10_Init+0x90>)
 8006542:	f000 f899 	bl	8006678 <HAL_TIM_MspPostInit>

}
 8006546:	bf00      	nop
 8006548:	3720      	adds	r7, #32
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20000308 	.word	0x20000308
 8006554:	40014400 	.word	0x40014400
 8006558:	08008e4c 	.word	0x08008e4c

0800655c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800655c:	b480      	push	{r7}
 800655e:	b089      	sub	sp, #36	; 0x24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800656c:	d10e      	bne.n	800658c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800656e:	2300      	movs	r3, #0
 8006570:	61fb      	str	r3, [r7, #28]
 8006572:	4a3b      	ldr	r2, [pc, #236]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006574:	4b3a      	ldr	r3, [pc, #232]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006578:	f043 0301 	orr.w	r3, r3, #1
 800657c:	6413      	str	r3, [r2, #64]	; 0x40
 800657e:	4b38      	ldr	r3, [pc, #224]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	61fb      	str	r3, [r7, #28]
 8006588:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800658a:	e062      	b.n	8006652 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a34      	ldr	r2, [pc, #208]	; (8006664 <HAL_TIM_Base_MspInit+0x108>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d10e      	bne.n	80065b4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006596:	2300      	movs	r3, #0
 8006598:	61bb      	str	r3, [r7, #24]
 800659a:	4a31      	ldr	r2, [pc, #196]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 800659c:	4b30      	ldr	r3, [pc, #192]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	f043 0302 	orr.w	r3, r3, #2
 80065a4:	6413      	str	r3, [r2, #64]	; 0x40
 80065a6:	4b2e      	ldr	r3, [pc, #184]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	61bb      	str	r3, [r7, #24]
 80065b0:	69bb      	ldr	r3, [r7, #24]
}
 80065b2:	e04e      	b.n	8006652 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM4)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a2b      	ldr	r2, [pc, #172]	; (8006668 <HAL_TIM_Base_MspInit+0x10c>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d10e      	bne.n	80065dc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80065be:	2300      	movs	r3, #0
 80065c0:	617b      	str	r3, [r7, #20]
 80065c2:	4a27      	ldr	r2, [pc, #156]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065c4:	4b26      	ldr	r3, [pc, #152]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c8:	f043 0304 	orr.w	r3, r3, #4
 80065cc:	6413      	str	r3, [r2, #64]	; 0x40
 80065ce:	4b24      	ldr	r3, [pc, #144]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	697b      	ldr	r3, [r7, #20]
}
 80065da:	e03a      	b.n	8006652 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM5)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a22      	ldr	r2, [pc, #136]	; (800666c <HAL_TIM_Base_MspInit+0x110>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d10e      	bne.n	8006604 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80065e6:	2300      	movs	r3, #0
 80065e8:	613b      	str	r3, [r7, #16]
 80065ea:	4a1d      	ldr	r2, [pc, #116]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065ec:	4b1c      	ldr	r3, [pc, #112]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f0:	f043 0308 	orr.w	r3, r3, #8
 80065f4:	6413      	str	r3, [r2, #64]	; 0x40
 80065f6:	4b1a      	ldr	r3, [pc, #104]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	f003 0308 	and.w	r3, r3, #8
 80065fe:	613b      	str	r3, [r7, #16]
 8006600:	693b      	ldr	r3, [r7, #16]
}
 8006602:	e026      	b.n	8006652 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM7)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a19      	ldr	r2, [pc, #100]	; (8006670 <HAL_TIM_Base_MspInit+0x114>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d10e      	bne.n	800662c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800660e:	2300      	movs	r3, #0
 8006610:	60fb      	str	r3, [r7, #12]
 8006612:	4a13      	ldr	r2, [pc, #76]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006614:	4b12      	ldr	r3, [pc, #72]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006618:	f043 0320 	orr.w	r3, r3, #32
 800661c:	6413      	str	r3, [r2, #64]	; 0x40
 800661e:	4b10      	ldr	r3, [pc, #64]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006622:	f003 0320 	and.w	r3, r3, #32
 8006626:	60fb      	str	r3, [r7, #12]
 8006628:	68fb      	ldr	r3, [r7, #12]
}
 800662a:	e012      	b.n	8006652 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM10)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a10      	ldr	r2, [pc, #64]	; (8006674 <HAL_TIM_Base_MspInit+0x118>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d10d      	bne.n	8006652 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006636:	2300      	movs	r3, #0
 8006638:	60bb      	str	r3, [r7, #8]
 800663a:	4a09      	ldr	r2, [pc, #36]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 800663c:	4b08      	ldr	r3, [pc, #32]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 800663e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006644:	6453      	str	r3, [r2, #68]	; 0x44
 8006646:	4b06      	ldr	r3, [pc, #24]	; (8006660 <HAL_TIM_Base_MspInit+0x104>)
 8006648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800664a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800664e:	60bb      	str	r3, [r7, #8]
 8006650:	68bb      	ldr	r3, [r7, #8]
}
 8006652:	bf00      	nop
 8006654:	3724      	adds	r7, #36	; 0x24
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	40023800 	.word	0x40023800
 8006664:	40000400 	.word	0x40000400
 8006668:	40000800 	.word	0x40000800
 800666c:	40000c00 	.word	0x40000c00
 8006670:	40001400 	.word	0x40001400
 8006674:	40014400 	.word	0x40014400

08006678 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b088      	sub	sp, #32
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006688:	d110      	bne.n	80066ac <HAL_TIM_MspPostInit+0x34>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800668a:	2320      	movs	r3, #32
 800668c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800668e:	2302      	movs	r3, #2
 8006690:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006692:	2300      	movs	r3, #0
 8006694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800669a:	2301      	movs	r3, #1
 800669c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800669e:	f107 030c 	add.w	r3, r7, #12
 80066a2:	4619      	mov	r1, r3
 80066a4:	4838      	ldr	r0, [pc, #224]	; (8006788 <HAL_TIM_MspPostInit+0x110>)
 80066a6:	f7fb fdd5 	bl	8002254 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 80066aa:	e068      	b.n	800677e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM3)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a36      	ldr	r2, [pc, #216]	; (800678c <HAL_TIM_MspPostInit+0x114>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d120      	bne.n	80066f8 <HAL_TIM_MspPostInit+0x80>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80066b6:	2321      	movs	r3, #33	; 0x21
 80066b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066ba:	2302      	movs	r3, #2
 80066bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066c2:	2300      	movs	r3, #0
 80066c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80066c6:	2302      	movs	r3, #2
 80066c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066ca:	f107 030c 	add.w	r3, r7, #12
 80066ce:	4619      	mov	r1, r3
 80066d0:	482f      	ldr	r0, [pc, #188]	; (8006790 <HAL_TIM_MspPostInit+0x118>)
 80066d2:	f7fb fdbf 	bl	8002254 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80066d6:	2340      	movs	r3, #64	; 0x40
 80066d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066da:	2302      	movs	r3, #2
 80066dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066de:	2300      	movs	r3, #0
 80066e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066e2:	2300      	movs	r3, #0
 80066e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80066e6:	2302      	movs	r3, #2
 80066e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066ea:	f107 030c 	add.w	r3, r7, #12
 80066ee:	4619      	mov	r1, r3
 80066f0:	4828      	ldr	r0, [pc, #160]	; (8006794 <HAL_TIM_MspPostInit+0x11c>)
 80066f2:	f7fb fdaf 	bl	8002254 <HAL_GPIO_Init>
}
 80066f6:	e042      	b.n	800677e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM4)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a26      	ldr	r2, [pc, #152]	; (8006798 <HAL_TIM_MspPostInit+0x120>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d111      	bne.n	8006726 <HAL_TIM_MspPostInit+0xae>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8006702:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8006706:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006708:	2302      	movs	r3, #2
 800670a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800670c:	2300      	movs	r3, #0
 800670e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006710:	2300      	movs	r3, #0
 8006712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006714:	2302      	movs	r3, #2
 8006716:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006718:	f107 030c 	add.w	r3, r7, #12
 800671c:	4619      	mov	r1, r3
 800671e:	481f      	ldr	r0, [pc, #124]	; (800679c <HAL_TIM_MspPostInit+0x124>)
 8006720:	f7fb fd98 	bl	8002254 <HAL_GPIO_Init>
}
 8006724:	e02b      	b.n	800677e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM5)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a1d      	ldr	r2, [pc, #116]	; (80067a0 <HAL_TIM_MspPostInit+0x128>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d110      	bne.n	8006752 <HAL_TIM_MspPostInit+0xda>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8006730:	2309      	movs	r3, #9
 8006732:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006734:	2302      	movs	r3, #2
 8006736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006738:	2300      	movs	r3, #0
 800673a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800673c:	2300      	movs	r3, #0
 800673e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8006740:	2302      	movs	r3, #2
 8006742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006744:	f107 030c 	add.w	r3, r7, #12
 8006748:	4619      	mov	r1, r3
 800674a:	480f      	ldr	r0, [pc, #60]	; (8006788 <HAL_TIM_MspPostInit+0x110>)
 800674c:	f7fb fd82 	bl	8002254 <HAL_GPIO_Init>
}
 8006750:	e015      	b.n	800677e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM10)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a13      	ldr	r2, [pc, #76]	; (80067a4 <HAL_TIM_MspPostInit+0x12c>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d110      	bne.n	800677e <HAL_TIM_MspPostInit+0x106>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800675c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006760:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006762:	2302      	movs	r3, #2
 8006764:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006766:	2300      	movs	r3, #0
 8006768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800676a:	2300      	movs	r3, #0
 800676c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800676e:	2303      	movs	r3, #3
 8006770:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006772:	f107 030c 	add.w	r3, r7, #12
 8006776:	4619      	mov	r1, r3
 8006778:	4805      	ldr	r0, [pc, #20]	; (8006790 <HAL_TIM_MspPostInit+0x118>)
 800677a:	f7fb fd6b 	bl	8002254 <HAL_GPIO_Init>
}
 800677e:	bf00      	nop
 8006780:	3720      	adds	r7, #32
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	40020000 	.word	0x40020000
 800678c:	40000400 	.word	0x40000400
 8006790:	40020400 	.word	0x40020400
 8006794:	40020800 	.word	0x40020800
 8006798:	40000800 	.word	0x40000800
 800679c:	40020c00 	.word	0x40020c00
 80067a0:	40000c00 	.word	0x40000c00
 80067a4:	40014400 	.word	0x40014400

080067a8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80067ac:	4b12      	ldr	r3, [pc, #72]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067ae:	4a13      	ldr	r2, [pc, #76]	; (80067fc <MX_USART3_UART_Init+0x54>)
 80067b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80067b2:	4b11      	ldr	r3, [pc, #68]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80067b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80067ba:	4b0f      	ldr	r3, [pc, #60]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067bc:	2200      	movs	r2, #0
 80067be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80067c0:	4b0d      	ldr	r3, [pc, #52]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80067c6:	4b0c      	ldr	r3, [pc, #48]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80067cc:	4b0a      	ldr	r3, [pc, #40]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067ce:	220c      	movs	r2, #12
 80067d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80067d2:	4b09      	ldr	r3, [pc, #36]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80067d8:	4b07      	ldr	r3, [pc, #28]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067da:	2200      	movs	r2, #0
 80067dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80067de:	4806      	ldr	r0, [pc, #24]	; (80067f8 <MX_USART3_UART_Init+0x50>)
 80067e0:	f7fd fa5c 	bl	8003c9c <HAL_UART_Init>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80067ea:	2142      	movs	r1, #66	; 0x42
 80067ec:	4804      	ldr	r0, [pc, #16]	; (8006800 <MX_USART3_UART_Init+0x58>)
 80067ee:	f7ff fb3d 	bl	8005e6c <_Error_Handler>
  }

}
 80067f2:	bf00      	nop
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	20000434 	.word	0x20000434
 80067fc:	40004800 	.word	0x40004800
 8006800:	08008e5c 	.word	0x08008e5c

08006804 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b088      	sub	sp, #32
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a12      	ldr	r2, [pc, #72]	; (800685c <HAL_UART_MspInit+0x58>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d11e      	bne.n	8006854 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006816:	2300      	movs	r3, #0
 8006818:	60bb      	str	r3, [r7, #8]
 800681a:	4a11      	ldr	r2, [pc, #68]	; (8006860 <HAL_UART_MspInit+0x5c>)
 800681c:	4b10      	ldr	r3, [pc, #64]	; (8006860 <HAL_UART_MspInit+0x5c>)
 800681e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006824:	6413      	str	r3, [r2, #64]	; 0x40
 8006826:	4b0e      	ldr	r3, [pc, #56]	; (8006860 <HAL_UART_MspInit+0x5c>)
 8006828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800682e:	60bb      	str	r3, [r7, #8]
 8006830:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006832:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006836:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006838:	2302      	movs	r3, #2
 800683a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800683c:	2301      	movs	r3, #1
 800683e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006840:	2303      	movs	r3, #3
 8006842:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006844:	2307      	movs	r3, #7
 8006846:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006848:	f107 030c 	add.w	r3, r7, #12
 800684c:	4619      	mov	r1, r3
 800684e:	4805      	ldr	r0, [pc, #20]	; (8006864 <HAL_UART_MspInit+0x60>)
 8006850:	f7fb fd00 	bl	8002254 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006854:	bf00      	nop
 8006856:	3720      	adds	r7, #32
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	40004800 	.word	0x40004800
 8006860:	40023800 	.word	0x40023800
 8006864:	40020c00 	.word	0x40020c00

08006868 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006868:	f8df d034 	ldr.w	sp, [pc, #52]	; 80068a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800686c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800686e:	e003      	b.n	8006878 <LoopCopyDataInit>

08006870 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006870:	4b0c      	ldr	r3, [pc, #48]	; (80068a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006872:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006874:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006876:	3104      	adds	r1, #4

08006878 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006878:	480b      	ldr	r0, [pc, #44]	; (80068a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800687a:	4b0c      	ldr	r3, [pc, #48]	; (80068ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800687c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800687e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006880:	d3f6      	bcc.n	8006870 <CopyDataInit>
  ldr  r2, =_sbss
 8006882:	4a0b      	ldr	r2, [pc, #44]	; (80068b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006884:	e002      	b.n	800688c <LoopFillZerobss>

08006886 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006886:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006888:	f842 3b04 	str.w	r3, [r2], #4

0800688c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800688c:	4b09      	ldr	r3, [pc, #36]	; (80068b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800688e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006890:	d3f9      	bcc.n	8006886 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006892:	f7ff fbab 	bl	8005fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006896:	f000 f811 	bl	80068bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800689a:	f7ff f8e7 	bl	8005a6c <main>
  bx  lr    
 800689e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80068a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80068a4:	08009498 	.word	0x08009498
  ldr  r0, =_sdata
 80068a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80068ac:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80068b0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80068b4:	20000478 	.word	0x20000478

080068b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80068b8:	e7fe      	b.n	80068b8 <ADC_IRQHandler>
	...

080068bc <__libc_init_array>:
 80068bc:	b570      	push	{r4, r5, r6, lr}
 80068be:	4e0d      	ldr	r6, [pc, #52]	; (80068f4 <__libc_init_array+0x38>)
 80068c0:	4c0d      	ldr	r4, [pc, #52]	; (80068f8 <__libc_init_array+0x3c>)
 80068c2:	1ba4      	subs	r4, r4, r6
 80068c4:	10a4      	asrs	r4, r4, #2
 80068c6:	2500      	movs	r5, #0
 80068c8:	42a5      	cmp	r5, r4
 80068ca:	d109      	bne.n	80068e0 <__libc_init_array+0x24>
 80068cc:	4e0b      	ldr	r6, [pc, #44]	; (80068fc <__libc_init_array+0x40>)
 80068ce:	4c0c      	ldr	r4, [pc, #48]	; (8006900 <__libc_init_array+0x44>)
 80068d0:	f002 fa8e 	bl	8008df0 <_init>
 80068d4:	1ba4      	subs	r4, r4, r6
 80068d6:	10a4      	asrs	r4, r4, #2
 80068d8:	2500      	movs	r5, #0
 80068da:	42a5      	cmp	r5, r4
 80068dc:	d105      	bne.n	80068ea <__libc_init_array+0x2e>
 80068de:	bd70      	pop	{r4, r5, r6, pc}
 80068e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068e4:	4798      	blx	r3
 80068e6:	3501      	adds	r5, #1
 80068e8:	e7ee      	b.n	80068c8 <__libc_init_array+0xc>
 80068ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068ee:	4798      	blx	r3
 80068f0:	3501      	adds	r5, #1
 80068f2:	e7f2      	b.n	80068da <__libc_init_array+0x1e>
 80068f4:	08009490 	.word	0x08009490
 80068f8:	08009490 	.word	0x08009490
 80068fc:	08009490 	.word	0x08009490
 8006900:	08009494 	.word	0x08009494

08006904 <__cvt>:
 8006904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006908:	ec55 4b10 	vmov	r4, r5, d0
 800690c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800690e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006912:	2d00      	cmp	r5, #0
 8006914:	460e      	mov	r6, r1
 8006916:	4691      	mov	r9, r2
 8006918:	4619      	mov	r1, r3
 800691a:	bfb8      	it	lt
 800691c:	4622      	movlt	r2, r4
 800691e:	462b      	mov	r3, r5
 8006920:	f027 0720 	bic.w	r7, r7, #32
 8006924:	bfbb      	ittet	lt
 8006926:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800692a:	461d      	movlt	r5, r3
 800692c:	2300      	movge	r3, #0
 800692e:	232d      	movlt	r3, #45	; 0x2d
 8006930:	bfb8      	it	lt
 8006932:	4614      	movlt	r4, r2
 8006934:	2f46      	cmp	r7, #70	; 0x46
 8006936:	700b      	strb	r3, [r1, #0]
 8006938:	d004      	beq.n	8006944 <__cvt+0x40>
 800693a:	2f45      	cmp	r7, #69	; 0x45
 800693c:	d100      	bne.n	8006940 <__cvt+0x3c>
 800693e:	3601      	adds	r6, #1
 8006940:	2102      	movs	r1, #2
 8006942:	e000      	b.n	8006946 <__cvt+0x42>
 8006944:	2103      	movs	r1, #3
 8006946:	ab03      	add	r3, sp, #12
 8006948:	9301      	str	r3, [sp, #4]
 800694a:	ab02      	add	r3, sp, #8
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	4632      	mov	r2, r6
 8006950:	4653      	mov	r3, sl
 8006952:	ec45 4b10 	vmov	d0, r4, r5
 8006956:	f000 fbaf 	bl	80070b8 <_dtoa_r>
 800695a:	2f47      	cmp	r7, #71	; 0x47
 800695c:	4680      	mov	r8, r0
 800695e:	d102      	bne.n	8006966 <__cvt+0x62>
 8006960:	f019 0f01 	tst.w	r9, #1
 8006964:	d026      	beq.n	80069b4 <__cvt+0xb0>
 8006966:	2f46      	cmp	r7, #70	; 0x46
 8006968:	eb08 0906 	add.w	r9, r8, r6
 800696c:	d111      	bne.n	8006992 <__cvt+0x8e>
 800696e:	f898 3000 	ldrb.w	r3, [r8]
 8006972:	2b30      	cmp	r3, #48	; 0x30
 8006974:	d10a      	bne.n	800698c <__cvt+0x88>
 8006976:	2200      	movs	r2, #0
 8006978:	2300      	movs	r3, #0
 800697a:	4620      	mov	r0, r4
 800697c:	4629      	mov	r1, r5
 800697e:	f7fa f84b 	bl	8000a18 <__aeabi_dcmpeq>
 8006982:	b918      	cbnz	r0, 800698c <__cvt+0x88>
 8006984:	f1c6 0601 	rsb	r6, r6, #1
 8006988:	f8ca 6000 	str.w	r6, [sl]
 800698c:	f8da 3000 	ldr.w	r3, [sl]
 8006990:	4499      	add	r9, r3
 8006992:	2200      	movs	r2, #0
 8006994:	2300      	movs	r3, #0
 8006996:	4620      	mov	r0, r4
 8006998:	4629      	mov	r1, r5
 800699a:	f7fa f83d 	bl	8000a18 <__aeabi_dcmpeq>
 800699e:	b938      	cbnz	r0, 80069b0 <__cvt+0xac>
 80069a0:	2230      	movs	r2, #48	; 0x30
 80069a2:	9b03      	ldr	r3, [sp, #12]
 80069a4:	4599      	cmp	r9, r3
 80069a6:	d905      	bls.n	80069b4 <__cvt+0xb0>
 80069a8:	1c59      	adds	r1, r3, #1
 80069aa:	9103      	str	r1, [sp, #12]
 80069ac:	701a      	strb	r2, [r3, #0]
 80069ae:	e7f8      	b.n	80069a2 <__cvt+0x9e>
 80069b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80069b4:	9b03      	ldr	r3, [sp, #12]
 80069b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069b8:	eba3 0308 	sub.w	r3, r3, r8
 80069bc:	4640      	mov	r0, r8
 80069be:	6013      	str	r3, [r2, #0]
 80069c0:	b004      	add	sp, #16
 80069c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080069c6 <__exponent>:
 80069c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069c8:	4603      	mov	r3, r0
 80069ca:	2900      	cmp	r1, #0
 80069cc:	bfb8      	it	lt
 80069ce:	4249      	neglt	r1, r1
 80069d0:	f803 2b02 	strb.w	r2, [r3], #2
 80069d4:	bfb4      	ite	lt
 80069d6:	222d      	movlt	r2, #45	; 0x2d
 80069d8:	222b      	movge	r2, #43	; 0x2b
 80069da:	2909      	cmp	r1, #9
 80069dc:	7042      	strb	r2, [r0, #1]
 80069de:	dd20      	ble.n	8006a22 <__exponent+0x5c>
 80069e0:	f10d 0207 	add.w	r2, sp, #7
 80069e4:	4617      	mov	r7, r2
 80069e6:	260a      	movs	r6, #10
 80069e8:	fb91 f5f6 	sdiv	r5, r1, r6
 80069ec:	fb06 1115 	mls	r1, r6, r5, r1
 80069f0:	3130      	adds	r1, #48	; 0x30
 80069f2:	2d09      	cmp	r5, #9
 80069f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80069f8:	f102 34ff 	add.w	r4, r2, #4294967295
 80069fc:	4629      	mov	r1, r5
 80069fe:	dc09      	bgt.n	8006a14 <__exponent+0x4e>
 8006a00:	3130      	adds	r1, #48	; 0x30
 8006a02:	3a02      	subs	r2, #2
 8006a04:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a08:	42ba      	cmp	r2, r7
 8006a0a:	461c      	mov	r4, r3
 8006a0c:	d304      	bcc.n	8006a18 <__exponent+0x52>
 8006a0e:	1a20      	subs	r0, r4, r0
 8006a10:	b003      	add	sp, #12
 8006a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a14:	4622      	mov	r2, r4
 8006a16:	e7e7      	b.n	80069e8 <__exponent+0x22>
 8006a18:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006a1c:	f803 1b01 	strb.w	r1, [r3], #1
 8006a20:	e7f2      	b.n	8006a08 <__exponent+0x42>
 8006a22:	2230      	movs	r2, #48	; 0x30
 8006a24:	461c      	mov	r4, r3
 8006a26:	4411      	add	r1, r2
 8006a28:	f804 2b02 	strb.w	r2, [r4], #2
 8006a2c:	7059      	strb	r1, [r3, #1]
 8006a2e:	e7ee      	b.n	8006a0e <__exponent+0x48>

08006a30 <_printf_float>:
 8006a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a34:	b08d      	sub	sp, #52	; 0x34
 8006a36:	460c      	mov	r4, r1
 8006a38:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006a3c:	4616      	mov	r6, r2
 8006a3e:	461f      	mov	r7, r3
 8006a40:	4605      	mov	r5, r0
 8006a42:	f001 f907 	bl	8007c54 <_localeconv_r>
 8006a46:	6803      	ldr	r3, [r0, #0]
 8006a48:	9304      	str	r3, [sp, #16]
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7f9 fbbc 	bl	80001c8 <strlen>
 8006a50:	2300      	movs	r3, #0
 8006a52:	930a      	str	r3, [sp, #40]	; 0x28
 8006a54:	f8d8 3000 	ldr.w	r3, [r8]
 8006a58:	9005      	str	r0, [sp, #20]
 8006a5a:	3307      	adds	r3, #7
 8006a5c:	f023 0307 	bic.w	r3, r3, #7
 8006a60:	f103 0208 	add.w	r2, r3, #8
 8006a64:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a68:	f8d4 b000 	ldr.w	fp, [r4]
 8006a6c:	f8c8 2000 	str.w	r2, [r8]
 8006a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a74:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a78:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006a7c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a80:	9307      	str	r3, [sp, #28]
 8006a82:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a86:	f04f 32ff 	mov.w	r2, #4294967295
 8006a8a:	4ba5      	ldr	r3, [pc, #660]	; (8006d20 <_printf_float+0x2f0>)
 8006a8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a90:	f7f9 fff4 	bl	8000a7c <__aeabi_dcmpun>
 8006a94:	2800      	cmp	r0, #0
 8006a96:	f040 81fb 	bne.w	8006e90 <_printf_float+0x460>
 8006a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a9e:	4ba0      	ldr	r3, [pc, #640]	; (8006d20 <_printf_float+0x2f0>)
 8006aa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aa4:	f7f9 ffcc 	bl	8000a40 <__aeabi_dcmple>
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	f040 81f1 	bne.w	8006e90 <_printf_float+0x460>
 8006aae:	2200      	movs	r2, #0
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	f7f9 ffb9 	bl	8000a2c <__aeabi_dcmplt>
 8006aba:	b110      	cbz	r0, 8006ac2 <_printf_float+0x92>
 8006abc:	232d      	movs	r3, #45	; 0x2d
 8006abe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ac2:	4b98      	ldr	r3, [pc, #608]	; (8006d24 <_printf_float+0x2f4>)
 8006ac4:	4a98      	ldr	r2, [pc, #608]	; (8006d28 <_printf_float+0x2f8>)
 8006ac6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006aca:	bf8c      	ite	hi
 8006acc:	4690      	movhi	r8, r2
 8006ace:	4698      	movls	r8, r3
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	f02b 0204 	bic.w	r2, fp, #4
 8006ad6:	6123      	str	r3, [r4, #16]
 8006ad8:	6022      	str	r2, [r4, #0]
 8006ada:	f04f 0900 	mov.w	r9, #0
 8006ade:	9700      	str	r7, [sp, #0]
 8006ae0:	4633      	mov	r3, r6
 8006ae2:	aa0b      	add	r2, sp, #44	; 0x2c
 8006ae4:	4621      	mov	r1, r4
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	f000 f9e2 	bl	8006eb0 <_printf_common>
 8006aec:	3001      	adds	r0, #1
 8006aee:	f040 8093 	bne.w	8006c18 <_printf_float+0x1e8>
 8006af2:	f04f 30ff 	mov.w	r0, #4294967295
 8006af6:	b00d      	add	sp, #52	; 0x34
 8006af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006afc:	6861      	ldr	r1, [r4, #4]
 8006afe:	1c4b      	adds	r3, r1, #1
 8006b00:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006b04:	d13f      	bne.n	8006b86 <_printf_float+0x156>
 8006b06:	2306      	movs	r3, #6
 8006b08:	6063      	str	r3, [r4, #4]
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	9303      	str	r3, [sp, #12]
 8006b0e:	ab0a      	add	r3, sp, #40	; 0x28
 8006b10:	9302      	str	r3, [sp, #8]
 8006b12:	ab09      	add	r3, sp, #36	; 0x24
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	ec49 8b10 	vmov	d0, r8, r9
 8006b1a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b1e:	6022      	str	r2, [r4, #0]
 8006b20:	f8cd a004 	str.w	sl, [sp, #4]
 8006b24:	6861      	ldr	r1, [r4, #4]
 8006b26:	4628      	mov	r0, r5
 8006b28:	f7ff feec 	bl	8006904 <__cvt>
 8006b2c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006b30:	2b47      	cmp	r3, #71	; 0x47
 8006b32:	4680      	mov	r8, r0
 8006b34:	d109      	bne.n	8006b4a <_printf_float+0x11a>
 8006b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b38:	1cd8      	adds	r0, r3, #3
 8006b3a:	db02      	blt.n	8006b42 <_printf_float+0x112>
 8006b3c:	6862      	ldr	r2, [r4, #4]
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	dd57      	ble.n	8006bf2 <_printf_float+0x1c2>
 8006b42:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b46:	fa5f fa8a 	uxtb.w	sl, sl
 8006b4a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006b4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b50:	d834      	bhi.n	8006bbc <_printf_float+0x18c>
 8006b52:	3901      	subs	r1, #1
 8006b54:	4652      	mov	r2, sl
 8006b56:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b5a:	9109      	str	r1, [sp, #36]	; 0x24
 8006b5c:	f7ff ff33 	bl	80069c6 <__exponent>
 8006b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b62:	1883      	adds	r3, r0, r2
 8006b64:	2a01      	cmp	r2, #1
 8006b66:	4681      	mov	r9, r0
 8006b68:	6123      	str	r3, [r4, #16]
 8006b6a:	dc02      	bgt.n	8006b72 <_printf_float+0x142>
 8006b6c:	6822      	ldr	r2, [r4, #0]
 8006b6e:	07d1      	lsls	r1, r2, #31
 8006b70:	d501      	bpl.n	8006b76 <_printf_float+0x146>
 8006b72:	3301      	adds	r3, #1
 8006b74:	6123      	str	r3, [r4, #16]
 8006b76:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d0af      	beq.n	8006ade <_printf_float+0xae>
 8006b7e:	232d      	movs	r3, #45	; 0x2d
 8006b80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b84:	e7ab      	b.n	8006ade <_printf_float+0xae>
 8006b86:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006b8a:	d002      	beq.n	8006b92 <_printf_float+0x162>
 8006b8c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006b90:	d1bb      	bne.n	8006b0a <_printf_float+0xda>
 8006b92:	b189      	cbz	r1, 8006bb8 <_printf_float+0x188>
 8006b94:	2300      	movs	r3, #0
 8006b96:	9303      	str	r3, [sp, #12]
 8006b98:	ab0a      	add	r3, sp, #40	; 0x28
 8006b9a:	9302      	str	r3, [sp, #8]
 8006b9c:	ab09      	add	r3, sp, #36	; 0x24
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	ec49 8b10 	vmov	d0, r8, r9
 8006ba4:	6022      	str	r2, [r4, #0]
 8006ba6:	f8cd a004 	str.w	sl, [sp, #4]
 8006baa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006bae:	4628      	mov	r0, r5
 8006bb0:	f7ff fea8 	bl	8006904 <__cvt>
 8006bb4:	4680      	mov	r8, r0
 8006bb6:	e7be      	b.n	8006b36 <_printf_float+0x106>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e7a5      	b.n	8006b08 <_printf_float+0xd8>
 8006bbc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006bc0:	d119      	bne.n	8006bf6 <_printf_float+0x1c6>
 8006bc2:	2900      	cmp	r1, #0
 8006bc4:	6863      	ldr	r3, [r4, #4]
 8006bc6:	dd0c      	ble.n	8006be2 <_printf_float+0x1b2>
 8006bc8:	6121      	str	r1, [r4, #16]
 8006bca:	b913      	cbnz	r3, 8006bd2 <_printf_float+0x1a2>
 8006bcc:	6822      	ldr	r2, [r4, #0]
 8006bce:	07d2      	lsls	r2, r2, #31
 8006bd0:	d502      	bpl.n	8006bd8 <_printf_float+0x1a8>
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	440b      	add	r3, r1
 8006bd6:	6123      	str	r3, [r4, #16]
 8006bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bda:	65a3      	str	r3, [r4, #88]	; 0x58
 8006bdc:	f04f 0900 	mov.w	r9, #0
 8006be0:	e7c9      	b.n	8006b76 <_printf_float+0x146>
 8006be2:	b913      	cbnz	r3, 8006bea <_printf_float+0x1ba>
 8006be4:	6822      	ldr	r2, [r4, #0]
 8006be6:	07d0      	lsls	r0, r2, #31
 8006be8:	d501      	bpl.n	8006bee <_printf_float+0x1be>
 8006bea:	3302      	adds	r3, #2
 8006bec:	e7f3      	b.n	8006bd6 <_printf_float+0x1a6>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e7f1      	b.n	8006bd6 <_printf_float+0x1a6>
 8006bf2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	db05      	blt.n	8006c0a <_printf_float+0x1da>
 8006bfe:	6822      	ldr	r2, [r4, #0]
 8006c00:	6123      	str	r3, [r4, #16]
 8006c02:	07d1      	lsls	r1, r2, #31
 8006c04:	d5e8      	bpl.n	8006bd8 <_printf_float+0x1a8>
 8006c06:	3301      	adds	r3, #1
 8006c08:	e7e5      	b.n	8006bd6 <_printf_float+0x1a6>
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	bfd4      	ite	le
 8006c0e:	f1c3 0302 	rsble	r3, r3, #2
 8006c12:	2301      	movgt	r3, #1
 8006c14:	4413      	add	r3, r2
 8006c16:	e7de      	b.n	8006bd6 <_printf_float+0x1a6>
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	055a      	lsls	r2, r3, #21
 8006c1c:	d407      	bmi.n	8006c2e <_printf_float+0x1fe>
 8006c1e:	6923      	ldr	r3, [r4, #16]
 8006c20:	4642      	mov	r2, r8
 8006c22:	4631      	mov	r1, r6
 8006c24:	4628      	mov	r0, r5
 8006c26:	47b8      	blx	r7
 8006c28:	3001      	adds	r0, #1
 8006c2a:	d12b      	bne.n	8006c84 <_printf_float+0x254>
 8006c2c:	e761      	b.n	8006af2 <_printf_float+0xc2>
 8006c2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006c32:	f240 80e2 	bls.w	8006dfa <_printf_float+0x3ca>
 8006c36:	2200      	movs	r2, #0
 8006c38:	2300      	movs	r3, #0
 8006c3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c3e:	f7f9 feeb 	bl	8000a18 <__aeabi_dcmpeq>
 8006c42:	2800      	cmp	r0, #0
 8006c44:	d03c      	beq.n	8006cc0 <_printf_float+0x290>
 8006c46:	2301      	movs	r3, #1
 8006c48:	4a38      	ldr	r2, [pc, #224]	; (8006d2c <_printf_float+0x2fc>)
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f af4e 	beq.w	8006af2 <_printf_float+0xc2>
 8006c56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	db02      	blt.n	8006c64 <_printf_float+0x234>
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	07d8      	lsls	r0, r3, #31
 8006c62:	d50f      	bpl.n	8006c84 <_printf_float+0x254>
 8006c64:	9b05      	ldr	r3, [sp, #20]
 8006c66:	9a04      	ldr	r2, [sp, #16]
 8006c68:	4631      	mov	r1, r6
 8006c6a:	4628      	mov	r0, r5
 8006c6c:	47b8      	blx	r7
 8006c6e:	3001      	adds	r0, #1
 8006c70:	f43f af3f 	beq.w	8006af2 <_printf_float+0xc2>
 8006c74:	f04f 0800 	mov.w	r8, #0
 8006c78:	f104 091a 	add.w	r9, r4, #26
 8006c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	4598      	cmp	r8, r3
 8006c82:	db12      	blt.n	8006caa <_printf_float+0x27a>
 8006c84:	6823      	ldr	r3, [r4, #0]
 8006c86:	079b      	lsls	r3, r3, #30
 8006c88:	d509      	bpl.n	8006c9e <_printf_float+0x26e>
 8006c8a:	f04f 0800 	mov.w	r8, #0
 8006c8e:	f104 0919 	add.w	r9, r4, #25
 8006c92:	68e3      	ldr	r3, [r4, #12]
 8006c94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c96:	1a9b      	subs	r3, r3, r2
 8006c98:	4598      	cmp	r8, r3
 8006c9a:	f2c0 80ee 	blt.w	8006e7a <_printf_float+0x44a>
 8006c9e:	68e0      	ldr	r0, [r4, #12]
 8006ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ca2:	4298      	cmp	r0, r3
 8006ca4:	bfb8      	it	lt
 8006ca6:	4618      	movlt	r0, r3
 8006ca8:	e725      	b.n	8006af6 <_printf_float+0xc6>
 8006caa:	2301      	movs	r3, #1
 8006cac:	464a      	mov	r2, r9
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	47b8      	blx	r7
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	f43f af1c 	beq.w	8006af2 <_printf_float+0xc2>
 8006cba:	f108 0801 	add.w	r8, r8, #1
 8006cbe:	e7dd      	b.n	8006c7c <_printf_float+0x24c>
 8006cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	dc34      	bgt.n	8006d30 <_printf_float+0x300>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	4a18      	ldr	r2, [pc, #96]	; (8006d2c <_printf_float+0x2fc>)
 8006cca:	4631      	mov	r1, r6
 8006ccc:	4628      	mov	r0, r5
 8006cce:	47b8      	blx	r7
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	f43f af0e 	beq.w	8006af2 <_printf_float+0xc2>
 8006cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cd8:	b923      	cbnz	r3, 8006ce4 <_printf_float+0x2b4>
 8006cda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cdc:	b913      	cbnz	r3, 8006ce4 <_printf_float+0x2b4>
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	07d9      	lsls	r1, r3, #31
 8006ce2:	d5cf      	bpl.n	8006c84 <_printf_float+0x254>
 8006ce4:	9b05      	ldr	r3, [sp, #20]
 8006ce6:	9a04      	ldr	r2, [sp, #16]
 8006ce8:	4631      	mov	r1, r6
 8006cea:	4628      	mov	r0, r5
 8006cec:	47b8      	blx	r7
 8006cee:	3001      	adds	r0, #1
 8006cf0:	f43f aeff 	beq.w	8006af2 <_printf_float+0xc2>
 8006cf4:	f04f 0900 	mov.w	r9, #0
 8006cf8:	f104 0a1a 	add.w	sl, r4, #26
 8006cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfe:	425b      	negs	r3, r3
 8006d00:	4599      	cmp	r9, r3
 8006d02:	db01      	blt.n	8006d08 <_printf_float+0x2d8>
 8006d04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d06:	e78b      	b.n	8006c20 <_printf_float+0x1f0>
 8006d08:	2301      	movs	r3, #1
 8006d0a:	4652      	mov	r2, sl
 8006d0c:	4631      	mov	r1, r6
 8006d0e:	4628      	mov	r0, r5
 8006d10:	47b8      	blx	r7
 8006d12:	3001      	adds	r0, #1
 8006d14:	f43f aeed 	beq.w	8006af2 <_printf_float+0xc2>
 8006d18:	f109 0901 	add.w	r9, r9, #1
 8006d1c:	e7ee      	b.n	8006cfc <_printf_float+0x2cc>
 8006d1e:	bf00      	nop
 8006d20:	7fefffff 	.word	0x7fefffff
 8006d24:	08008e8c 	.word	0x08008e8c
 8006d28:	08008e90 	.word	0x08008e90
 8006d2c:	08008e9c 	.word	0x08008e9c
 8006d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d34:	429a      	cmp	r2, r3
 8006d36:	bfa8      	it	ge
 8006d38:	461a      	movge	r2, r3
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	4691      	mov	r9, r2
 8006d3e:	dc38      	bgt.n	8006db2 <_printf_float+0x382>
 8006d40:	f104 031a 	add.w	r3, r4, #26
 8006d44:	f04f 0b00 	mov.w	fp, #0
 8006d48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d4c:	9306      	str	r3, [sp, #24]
 8006d4e:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006d52:	ebaa 0309 	sub.w	r3, sl, r9
 8006d56:	459b      	cmp	fp, r3
 8006d58:	db33      	blt.n	8006dc2 <_printf_float+0x392>
 8006d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	db3a      	blt.n	8006dd8 <_printf_float+0x3a8>
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	07da      	lsls	r2, r3, #31
 8006d66:	d437      	bmi.n	8006dd8 <_printf_float+0x3a8>
 8006d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d6c:	eba3 020a 	sub.w	r2, r3, sl
 8006d70:	eba3 0901 	sub.w	r9, r3, r1
 8006d74:	4591      	cmp	r9, r2
 8006d76:	bfa8      	it	ge
 8006d78:	4691      	movge	r9, r2
 8006d7a:	f1b9 0f00 	cmp.w	r9, #0
 8006d7e:	dc33      	bgt.n	8006de8 <_printf_float+0x3b8>
 8006d80:	f04f 0800 	mov.w	r8, #0
 8006d84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d88:	f104 0a1a 	add.w	sl, r4, #26
 8006d8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d90:	1a9b      	subs	r3, r3, r2
 8006d92:	eba3 0309 	sub.w	r3, r3, r9
 8006d96:	4598      	cmp	r8, r3
 8006d98:	f6bf af74 	bge.w	8006c84 <_printf_float+0x254>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	4652      	mov	r2, sl
 8006da0:	4631      	mov	r1, r6
 8006da2:	4628      	mov	r0, r5
 8006da4:	47b8      	blx	r7
 8006da6:	3001      	adds	r0, #1
 8006da8:	f43f aea3 	beq.w	8006af2 <_printf_float+0xc2>
 8006dac:	f108 0801 	add.w	r8, r8, #1
 8006db0:	e7ec      	b.n	8006d8c <_printf_float+0x35c>
 8006db2:	4613      	mov	r3, r2
 8006db4:	4631      	mov	r1, r6
 8006db6:	4642      	mov	r2, r8
 8006db8:	4628      	mov	r0, r5
 8006dba:	47b8      	blx	r7
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	d1bf      	bne.n	8006d40 <_printf_float+0x310>
 8006dc0:	e697      	b.n	8006af2 <_printf_float+0xc2>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	9a06      	ldr	r2, [sp, #24]
 8006dc6:	4631      	mov	r1, r6
 8006dc8:	4628      	mov	r0, r5
 8006dca:	47b8      	blx	r7
 8006dcc:	3001      	adds	r0, #1
 8006dce:	f43f ae90 	beq.w	8006af2 <_printf_float+0xc2>
 8006dd2:	f10b 0b01 	add.w	fp, fp, #1
 8006dd6:	e7ba      	b.n	8006d4e <_printf_float+0x31e>
 8006dd8:	9b05      	ldr	r3, [sp, #20]
 8006dda:	9a04      	ldr	r2, [sp, #16]
 8006ddc:	4631      	mov	r1, r6
 8006dde:	4628      	mov	r0, r5
 8006de0:	47b8      	blx	r7
 8006de2:	3001      	adds	r0, #1
 8006de4:	d1c0      	bne.n	8006d68 <_printf_float+0x338>
 8006de6:	e684      	b.n	8006af2 <_printf_float+0xc2>
 8006de8:	464b      	mov	r3, r9
 8006dea:	eb08 020a 	add.w	r2, r8, sl
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	d1c3      	bne.n	8006d80 <_printf_float+0x350>
 8006df8:	e67b      	b.n	8006af2 <_printf_float+0xc2>
 8006dfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dfc:	2a01      	cmp	r2, #1
 8006dfe:	dc01      	bgt.n	8006e04 <_printf_float+0x3d4>
 8006e00:	07db      	lsls	r3, r3, #31
 8006e02:	d537      	bpl.n	8006e74 <_printf_float+0x444>
 8006e04:	2301      	movs	r3, #1
 8006e06:	4642      	mov	r2, r8
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	f43f ae6f 	beq.w	8006af2 <_printf_float+0xc2>
 8006e14:	9b05      	ldr	r3, [sp, #20]
 8006e16:	9a04      	ldr	r2, [sp, #16]
 8006e18:	4631      	mov	r1, r6
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	47b8      	blx	r7
 8006e1e:	3001      	adds	r0, #1
 8006e20:	f43f ae67 	beq.w	8006af2 <_printf_float+0xc2>
 8006e24:	2200      	movs	r2, #0
 8006e26:	2300      	movs	r3, #0
 8006e28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e2c:	f7f9 fdf4 	bl	8000a18 <__aeabi_dcmpeq>
 8006e30:	b158      	cbz	r0, 8006e4a <_printf_float+0x41a>
 8006e32:	f04f 0800 	mov.w	r8, #0
 8006e36:	f104 0a1a 	add.w	sl, r4, #26
 8006e3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	4598      	cmp	r8, r3
 8006e40:	db0d      	blt.n	8006e5e <_printf_float+0x42e>
 8006e42:	464b      	mov	r3, r9
 8006e44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e48:	e6eb      	b.n	8006c22 <_printf_float+0x1f2>
 8006e4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e4c:	f108 0201 	add.w	r2, r8, #1
 8006e50:	3b01      	subs	r3, #1
 8006e52:	4631      	mov	r1, r6
 8006e54:	4628      	mov	r0, r5
 8006e56:	47b8      	blx	r7
 8006e58:	3001      	adds	r0, #1
 8006e5a:	d1f2      	bne.n	8006e42 <_printf_float+0x412>
 8006e5c:	e649      	b.n	8006af2 <_printf_float+0xc2>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4652      	mov	r2, sl
 8006e62:	4631      	mov	r1, r6
 8006e64:	4628      	mov	r0, r5
 8006e66:	47b8      	blx	r7
 8006e68:	3001      	adds	r0, #1
 8006e6a:	f43f ae42 	beq.w	8006af2 <_printf_float+0xc2>
 8006e6e:	f108 0801 	add.w	r8, r8, #1
 8006e72:	e7e2      	b.n	8006e3a <_printf_float+0x40a>
 8006e74:	2301      	movs	r3, #1
 8006e76:	4642      	mov	r2, r8
 8006e78:	e7eb      	b.n	8006e52 <_printf_float+0x422>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	464a      	mov	r2, r9
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4628      	mov	r0, r5
 8006e82:	47b8      	blx	r7
 8006e84:	3001      	adds	r0, #1
 8006e86:	f43f ae34 	beq.w	8006af2 <_printf_float+0xc2>
 8006e8a:	f108 0801 	add.w	r8, r8, #1
 8006e8e:	e700      	b.n	8006c92 <_printf_float+0x262>
 8006e90:	4642      	mov	r2, r8
 8006e92:	464b      	mov	r3, r9
 8006e94:	4640      	mov	r0, r8
 8006e96:	4649      	mov	r1, r9
 8006e98:	f7f9 fdf0 	bl	8000a7c <__aeabi_dcmpun>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	f43f ae2d 	beq.w	8006afc <_printf_float+0xcc>
 8006ea2:	4b01      	ldr	r3, [pc, #4]	; (8006ea8 <_printf_float+0x478>)
 8006ea4:	4a01      	ldr	r2, [pc, #4]	; (8006eac <_printf_float+0x47c>)
 8006ea6:	e60e      	b.n	8006ac6 <_printf_float+0x96>
 8006ea8:	08008e94 	.word	0x08008e94
 8006eac:	08008e98 	.word	0x08008e98

08006eb0 <_printf_common>:
 8006eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb4:	4691      	mov	r9, r2
 8006eb6:	461f      	mov	r7, r3
 8006eb8:	688a      	ldr	r2, [r1, #8]
 8006eba:	690b      	ldr	r3, [r1, #16]
 8006ebc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	bfb8      	it	lt
 8006ec4:	4613      	movlt	r3, r2
 8006ec6:	f8c9 3000 	str.w	r3, [r9]
 8006eca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ece:	4606      	mov	r6, r0
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	b112      	cbz	r2, 8006eda <_printf_common+0x2a>
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	f8c9 3000 	str.w	r3, [r9]
 8006eda:	6823      	ldr	r3, [r4, #0]
 8006edc:	0699      	lsls	r1, r3, #26
 8006ede:	bf42      	ittt	mi
 8006ee0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006ee4:	3302      	addmi	r3, #2
 8006ee6:	f8c9 3000 	strmi.w	r3, [r9]
 8006eea:	6825      	ldr	r5, [r4, #0]
 8006eec:	f015 0506 	ands.w	r5, r5, #6
 8006ef0:	d107      	bne.n	8006f02 <_printf_common+0x52>
 8006ef2:	f104 0a19 	add.w	sl, r4, #25
 8006ef6:	68e3      	ldr	r3, [r4, #12]
 8006ef8:	f8d9 2000 	ldr.w	r2, [r9]
 8006efc:	1a9b      	subs	r3, r3, r2
 8006efe:	429d      	cmp	r5, r3
 8006f00:	db29      	blt.n	8006f56 <_printf_common+0xa6>
 8006f02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006f06:	6822      	ldr	r2, [r4, #0]
 8006f08:	3300      	adds	r3, #0
 8006f0a:	bf18      	it	ne
 8006f0c:	2301      	movne	r3, #1
 8006f0e:	0692      	lsls	r2, r2, #26
 8006f10:	d42e      	bmi.n	8006f70 <_printf_common+0xc0>
 8006f12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f16:	4639      	mov	r1, r7
 8006f18:	4630      	mov	r0, r6
 8006f1a:	47c0      	blx	r8
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	d021      	beq.n	8006f64 <_printf_common+0xb4>
 8006f20:	6823      	ldr	r3, [r4, #0]
 8006f22:	68e5      	ldr	r5, [r4, #12]
 8006f24:	f8d9 2000 	ldr.w	r2, [r9]
 8006f28:	f003 0306 	and.w	r3, r3, #6
 8006f2c:	2b04      	cmp	r3, #4
 8006f2e:	bf08      	it	eq
 8006f30:	1aad      	subeq	r5, r5, r2
 8006f32:	68a3      	ldr	r3, [r4, #8]
 8006f34:	6922      	ldr	r2, [r4, #16]
 8006f36:	bf0c      	ite	eq
 8006f38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f3c:	2500      	movne	r5, #0
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	bfc4      	itt	gt
 8006f42:	1a9b      	subgt	r3, r3, r2
 8006f44:	18ed      	addgt	r5, r5, r3
 8006f46:	f04f 0900 	mov.w	r9, #0
 8006f4a:	341a      	adds	r4, #26
 8006f4c:	454d      	cmp	r5, r9
 8006f4e:	d11b      	bne.n	8006f88 <_printf_common+0xd8>
 8006f50:	2000      	movs	r0, #0
 8006f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f56:	2301      	movs	r3, #1
 8006f58:	4652      	mov	r2, sl
 8006f5a:	4639      	mov	r1, r7
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	47c0      	blx	r8
 8006f60:	3001      	adds	r0, #1
 8006f62:	d103      	bne.n	8006f6c <_printf_common+0xbc>
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295
 8006f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6c:	3501      	adds	r5, #1
 8006f6e:	e7c2      	b.n	8006ef6 <_printf_common+0x46>
 8006f70:	18e1      	adds	r1, r4, r3
 8006f72:	1c5a      	adds	r2, r3, #1
 8006f74:	2030      	movs	r0, #48	; 0x30
 8006f76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f7a:	4422      	add	r2, r4
 8006f7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f84:	3302      	adds	r3, #2
 8006f86:	e7c4      	b.n	8006f12 <_printf_common+0x62>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	4622      	mov	r2, r4
 8006f8c:	4639      	mov	r1, r7
 8006f8e:	4630      	mov	r0, r6
 8006f90:	47c0      	blx	r8
 8006f92:	3001      	adds	r0, #1
 8006f94:	d0e6      	beq.n	8006f64 <_printf_common+0xb4>
 8006f96:	f109 0901 	add.w	r9, r9, #1
 8006f9a:	e7d7      	b.n	8006f4c <_printf_common+0x9c>

08006f9c <quorem>:
 8006f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa0:	6903      	ldr	r3, [r0, #16]
 8006fa2:	690c      	ldr	r4, [r1, #16]
 8006fa4:	429c      	cmp	r4, r3
 8006fa6:	4680      	mov	r8, r0
 8006fa8:	f300 8082 	bgt.w	80070b0 <quorem+0x114>
 8006fac:	3c01      	subs	r4, #1
 8006fae:	f101 0714 	add.w	r7, r1, #20
 8006fb2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006fb6:	f100 0614 	add.w	r6, r0, #20
 8006fba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006fbe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006fc2:	eb06 030e 	add.w	r3, r6, lr
 8006fc6:	3501      	adds	r5, #1
 8006fc8:	eb07 090e 	add.w	r9, r7, lr
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	fbb0 f5f5 	udiv	r5, r0, r5
 8006fd2:	b395      	cbz	r5, 800703a <quorem+0x9e>
 8006fd4:	f04f 0a00 	mov.w	sl, #0
 8006fd8:	4638      	mov	r0, r7
 8006fda:	46b4      	mov	ip, r6
 8006fdc:	46d3      	mov	fp, sl
 8006fde:	f850 2b04 	ldr.w	r2, [r0], #4
 8006fe2:	b293      	uxth	r3, r2
 8006fe4:	fb05 a303 	mla	r3, r5, r3, sl
 8006fe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	ebab 0303 	sub.w	r3, fp, r3
 8006ff2:	0c12      	lsrs	r2, r2, #16
 8006ff4:	f8bc b000 	ldrh.w	fp, [ip]
 8006ff8:	fb05 a202 	mla	r2, r5, r2, sl
 8006ffc:	fa13 f38b 	uxtah	r3, r3, fp
 8007000:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007004:	fa1f fb82 	uxth.w	fp, r2
 8007008:	f8dc 2000 	ldr.w	r2, [ip]
 800700c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007010:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007014:	b29b      	uxth	r3, r3
 8007016:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800701a:	4581      	cmp	r9, r0
 800701c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007020:	f84c 3b04 	str.w	r3, [ip], #4
 8007024:	d2db      	bcs.n	8006fde <quorem+0x42>
 8007026:	f856 300e 	ldr.w	r3, [r6, lr]
 800702a:	b933      	cbnz	r3, 800703a <quorem+0x9e>
 800702c:	9b01      	ldr	r3, [sp, #4]
 800702e:	3b04      	subs	r3, #4
 8007030:	429e      	cmp	r6, r3
 8007032:	461a      	mov	r2, r3
 8007034:	d330      	bcc.n	8007098 <quorem+0xfc>
 8007036:	f8c8 4010 	str.w	r4, [r8, #16]
 800703a:	4640      	mov	r0, r8
 800703c:	f001 f835 	bl	80080aa <__mcmp>
 8007040:	2800      	cmp	r0, #0
 8007042:	db25      	blt.n	8007090 <quorem+0xf4>
 8007044:	3501      	adds	r5, #1
 8007046:	4630      	mov	r0, r6
 8007048:	f04f 0e00 	mov.w	lr, #0
 800704c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007050:	f8d0 c000 	ldr.w	ip, [r0]
 8007054:	b293      	uxth	r3, r2
 8007056:	ebae 0303 	sub.w	r3, lr, r3
 800705a:	0c12      	lsrs	r2, r2, #16
 800705c:	fa13 f38c 	uxtah	r3, r3, ip
 8007060:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007064:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007068:	b29b      	uxth	r3, r3
 800706a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800706e:	45b9      	cmp	r9, r7
 8007070:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007074:	f840 3b04 	str.w	r3, [r0], #4
 8007078:	d2e8      	bcs.n	800704c <quorem+0xb0>
 800707a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800707e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007082:	b92a      	cbnz	r2, 8007090 <quorem+0xf4>
 8007084:	3b04      	subs	r3, #4
 8007086:	429e      	cmp	r6, r3
 8007088:	461a      	mov	r2, r3
 800708a:	d30b      	bcc.n	80070a4 <quorem+0x108>
 800708c:	f8c8 4010 	str.w	r4, [r8, #16]
 8007090:	4628      	mov	r0, r5
 8007092:	b003      	add	sp, #12
 8007094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007098:	6812      	ldr	r2, [r2, #0]
 800709a:	3b04      	subs	r3, #4
 800709c:	2a00      	cmp	r2, #0
 800709e:	d1ca      	bne.n	8007036 <quorem+0x9a>
 80070a0:	3c01      	subs	r4, #1
 80070a2:	e7c5      	b.n	8007030 <quorem+0x94>
 80070a4:	6812      	ldr	r2, [r2, #0]
 80070a6:	3b04      	subs	r3, #4
 80070a8:	2a00      	cmp	r2, #0
 80070aa:	d1ef      	bne.n	800708c <quorem+0xf0>
 80070ac:	3c01      	subs	r4, #1
 80070ae:	e7ea      	b.n	8007086 <quorem+0xea>
 80070b0:	2000      	movs	r0, #0
 80070b2:	e7ee      	b.n	8007092 <quorem+0xf6>
 80070b4:	0000      	movs	r0, r0
	...

080070b8 <_dtoa_r>:
 80070b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	ec57 6b10 	vmov	r6, r7, d0
 80070c0:	b097      	sub	sp, #92	; 0x5c
 80070c2:	e9cd 6700 	strd	r6, r7, [sp]
 80070c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070c8:	9107      	str	r1, [sp, #28]
 80070ca:	4604      	mov	r4, r0
 80070cc:	920a      	str	r2, [sp, #40]	; 0x28
 80070ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80070d0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80070d2:	b93e      	cbnz	r6, 80070e4 <_dtoa_r+0x2c>
 80070d4:	2010      	movs	r0, #16
 80070d6:	f000 fdcb 	bl	8007c70 <malloc>
 80070da:	6260      	str	r0, [r4, #36]	; 0x24
 80070dc:	6046      	str	r6, [r0, #4]
 80070de:	6086      	str	r6, [r0, #8]
 80070e0:	6006      	str	r6, [r0, #0]
 80070e2:	60c6      	str	r6, [r0, #12]
 80070e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070e6:	6819      	ldr	r1, [r3, #0]
 80070e8:	b151      	cbz	r1, 8007100 <_dtoa_r+0x48>
 80070ea:	685a      	ldr	r2, [r3, #4]
 80070ec:	604a      	str	r2, [r1, #4]
 80070ee:	2301      	movs	r3, #1
 80070f0:	4093      	lsls	r3, r2
 80070f2:	608b      	str	r3, [r1, #8]
 80070f4:	4620      	mov	r0, r4
 80070f6:	f000 fe02 	bl	8007cfe <_Bfree>
 80070fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070fc:	2200      	movs	r2, #0
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	9b01      	ldr	r3, [sp, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	bfbf      	itttt	lt
 8007106:	2301      	movlt	r3, #1
 8007108:	602b      	strlt	r3, [r5, #0]
 800710a:	9b01      	ldrlt	r3, [sp, #4]
 800710c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007110:	bfb2      	itee	lt
 8007112:	9301      	strlt	r3, [sp, #4]
 8007114:	2300      	movge	r3, #0
 8007116:	602b      	strge	r3, [r5, #0]
 8007118:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800711c:	4ba8      	ldr	r3, [pc, #672]	; (80073c0 <_dtoa_r+0x308>)
 800711e:	ea33 0308 	bics.w	r3, r3, r8
 8007122:	d11b      	bne.n	800715c <_dtoa_r+0xa4>
 8007124:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007126:	f242 730f 	movw	r3, #9999	; 0x270f
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	9b00      	ldr	r3, [sp, #0]
 800712e:	b923      	cbnz	r3, 800713a <_dtoa_r+0x82>
 8007130:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007134:	2800      	cmp	r0, #0
 8007136:	f000 8578 	beq.w	8007c2a <_dtoa_r+0xb72>
 800713a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800713c:	b953      	cbnz	r3, 8007154 <_dtoa_r+0x9c>
 800713e:	4ba1      	ldr	r3, [pc, #644]	; (80073c4 <_dtoa_r+0x30c>)
 8007140:	e021      	b.n	8007186 <_dtoa_r+0xce>
 8007142:	4ba1      	ldr	r3, [pc, #644]	; (80073c8 <_dtoa_r+0x310>)
 8007144:	9302      	str	r3, [sp, #8]
 8007146:	3308      	adds	r3, #8
 8007148:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800714a:	6013      	str	r3, [r2, #0]
 800714c:	9802      	ldr	r0, [sp, #8]
 800714e:	b017      	add	sp, #92	; 0x5c
 8007150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007154:	4b9b      	ldr	r3, [pc, #620]	; (80073c4 <_dtoa_r+0x30c>)
 8007156:	9302      	str	r3, [sp, #8]
 8007158:	3303      	adds	r3, #3
 800715a:	e7f5      	b.n	8007148 <_dtoa_r+0x90>
 800715c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007160:	2200      	movs	r2, #0
 8007162:	2300      	movs	r3, #0
 8007164:	4630      	mov	r0, r6
 8007166:	4639      	mov	r1, r7
 8007168:	f7f9 fc56 	bl	8000a18 <__aeabi_dcmpeq>
 800716c:	4681      	mov	r9, r0
 800716e:	b160      	cbz	r0, 800718a <_dtoa_r+0xd2>
 8007170:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007172:	2301      	movs	r3, #1
 8007174:	6013      	str	r3, [r2, #0]
 8007176:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 8553 	beq.w	8007c24 <_dtoa_r+0xb6c>
 800717e:	4b93      	ldr	r3, [pc, #588]	; (80073cc <_dtoa_r+0x314>)
 8007180:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007182:	6013      	str	r3, [r2, #0]
 8007184:	3b01      	subs	r3, #1
 8007186:	9302      	str	r3, [sp, #8]
 8007188:	e7e0      	b.n	800714c <_dtoa_r+0x94>
 800718a:	aa14      	add	r2, sp, #80	; 0x50
 800718c:	a915      	add	r1, sp, #84	; 0x54
 800718e:	ec47 6b10 	vmov	d0, r6, r7
 8007192:	4620      	mov	r0, r4
 8007194:	f001 f801 	bl	800819a <__d2b>
 8007198:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800719c:	4682      	mov	sl, r0
 800719e:	2d00      	cmp	r5, #0
 80071a0:	d07e      	beq.n	80072a0 <_dtoa_r+0x1e8>
 80071a2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80071aa:	4630      	mov	r0, r6
 80071ac:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80071b0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071b4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80071b8:	2200      	movs	r2, #0
 80071ba:	4b85      	ldr	r3, [pc, #532]	; (80073d0 <_dtoa_r+0x318>)
 80071bc:	f7f9 f810 	bl	80001e0 <__aeabi_dsub>
 80071c0:	a379      	add	r3, pc, #484	; (adr r3, 80073a8 <_dtoa_r+0x2f0>)
 80071c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c6:	f7f9 f9bf 	bl	8000548 <__aeabi_dmul>
 80071ca:	a379      	add	r3, pc, #484	; (adr r3, 80073b0 <_dtoa_r+0x2f8>)
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f7f9 f808 	bl	80001e4 <__adddf3>
 80071d4:	4606      	mov	r6, r0
 80071d6:	4628      	mov	r0, r5
 80071d8:	460f      	mov	r7, r1
 80071da:	f7f9 f94f 	bl	800047c <__aeabi_i2d>
 80071de:	a376      	add	r3, pc, #472	; (adr r3, 80073b8 <_dtoa_r+0x300>)
 80071e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e4:	f7f9 f9b0 	bl	8000548 <__aeabi_dmul>
 80071e8:	4602      	mov	r2, r0
 80071ea:	460b      	mov	r3, r1
 80071ec:	4630      	mov	r0, r6
 80071ee:	4639      	mov	r1, r7
 80071f0:	f7f8 fff8 	bl	80001e4 <__adddf3>
 80071f4:	4606      	mov	r6, r0
 80071f6:	460f      	mov	r7, r1
 80071f8:	f7f9 fc56 	bl	8000aa8 <__aeabi_d2iz>
 80071fc:	2200      	movs	r2, #0
 80071fe:	4683      	mov	fp, r0
 8007200:	2300      	movs	r3, #0
 8007202:	4630      	mov	r0, r6
 8007204:	4639      	mov	r1, r7
 8007206:	f7f9 fc11 	bl	8000a2c <__aeabi_dcmplt>
 800720a:	b158      	cbz	r0, 8007224 <_dtoa_r+0x16c>
 800720c:	4658      	mov	r0, fp
 800720e:	f7f9 f935 	bl	800047c <__aeabi_i2d>
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	4630      	mov	r0, r6
 8007218:	4639      	mov	r1, r7
 800721a:	f7f9 fbfd 	bl	8000a18 <__aeabi_dcmpeq>
 800721e:	b908      	cbnz	r0, 8007224 <_dtoa_r+0x16c>
 8007220:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007224:	f1bb 0f16 	cmp.w	fp, #22
 8007228:	d859      	bhi.n	80072de <_dtoa_r+0x226>
 800722a:	496a      	ldr	r1, [pc, #424]	; (80073d4 <_dtoa_r+0x31c>)
 800722c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007230:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007234:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007238:	f7f9 fc16 	bl	8000a68 <__aeabi_dcmpgt>
 800723c:	2800      	cmp	r0, #0
 800723e:	d050      	beq.n	80072e2 <_dtoa_r+0x22a>
 8007240:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007244:	2300      	movs	r3, #0
 8007246:	930e      	str	r3, [sp, #56]	; 0x38
 8007248:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800724a:	1b5d      	subs	r5, r3, r5
 800724c:	1e6b      	subs	r3, r5, #1
 800724e:	9306      	str	r3, [sp, #24]
 8007250:	bf45      	ittet	mi
 8007252:	f1c5 0301 	rsbmi	r3, r5, #1
 8007256:	9305      	strmi	r3, [sp, #20]
 8007258:	2300      	movpl	r3, #0
 800725a:	2300      	movmi	r3, #0
 800725c:	bf4c      	ite	mi
 800725e:	9306      	strmi	r3, [sp, #24]
 8007260:	9305      	strpl	r3, [sp, #20]
 8007262:	f1bb 0f00 	cmp.w	fp, #0
 8007266:	db3e      	blt.n	80072e6 <_dtoa_r+0x22e>
 8007268:	9b06      	ldr	r3, [sp, #24]
 800726a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800726e:	445b      	add	r3, fp
 8007270:	9306      	str	r3, [sp, #24]
 8007272:	2300      	movs	r3, #0
 8007274:	9308      	str	r3, [sp, #32]
 8007276:	9b07      	ldr	r3, [sp, #28]
 8007278:	2b09      	cmp	r3, #9
 800727a:	f200 80af 	bhi.w	80073dc <_dtoa_r+0x324>
 800727e:	2b05      	cmp	r3, #5
 8007280:	bfc4      	itt	gt
 8007282:	3b04      	subgt	r3, #4
 8007284:	9307      	strgt	r3, [sp, #28]
 8007286:	9b07      	ldr	r3, [sp, #28]
 8007288:	f1a3 0302 	sub.w	r3, r3, #2
 800728c:	bfcc      	ite	gt
 800728e:	2600      	movgt	r6, #0
 8007290:	2601      	movle	r6, #1
 8007292:	2b03      	cmp	r3, #3
 8007294:	f200 80ae 	bhi.w	80073f4 <_dtoa_r+0x33c>
 8007298:	e8df f003 	tbb	[pc, r3]
 800729c:	772f8482 	.word	0x772f8482
 80072a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072a2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80072a4:	441d      	add	r5, r3
 80072a6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80072aa:	2b20      	cmp	r3, #32
 80072ac:	dd11      	ble.n	80072d2 <_dtoa_r+0x21a>
 80072ae:	9a00      	ldr	r2, [sp, #0]
 80072b0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80072b4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80072b8:	fa22 f000 	lsr.w	r0, r2, r0
 80072bc:	fa08 f303 	lsl.w	r3, r8, r3
 80072c0:	4318      	orrs	r0, r3
 80072c2:	f7f9 f8cb 	bl	800045c <__aeabi_ui2d>
 80072c6:	2301      	movs	r3, #1
 80072c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80072cc:	3d01      	subs	r5, #1
 80072ce:	9312      	str	r3, [sp, #72]	; 0x48
 80072d0:	e772      	b.n	80071b8 <_dtoa_r+0x100>
 80072d2:	f1c3 0020 	rsb	r0, r3, #32
 80072d6:	9b00      	ldr	r3, [sp, #0]
 80072d8:	fa03 f000 	lsl.w	r0, r3, r0
 80072dc:	e7f1      	b.n	80072c2 <_dtoa_r+0x20a>
 80072de:	2301      	movs	r3, #1
 80072e0:	e7b1      	b.n	8007246 <_dtoa_r+0x18e>
 80072e2:	900e      	str	r0, [sp, #56]	; 0x38
 80072e4:	e7b0      	b.n	8007248 <_dtoa_r+0x190>
 80072e6:	9b05      	ldr	r3, [sp, #20]
 80072e8:	eba3 030b 	sub.w	r3, r3, fp
 80072ec:	9305      	str	r3, [sp, #20]
 80072ee:	f1cb 0300 	rsb	r3, fp, #0
 80072f2:	9308      	str	r3, [sp, #32]
 80072f4:	2300      	movs	r3, #0
 80072f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80072f8:	e7bd      	b.n	8007276 <_dtoa_r+0x1be>
 80072fa:	2301      	movs	r3, #1
 80072fc:	9309      	str	r3, [sp, #36]	; 0x24
 80072fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007300:	2b00      	cmp	r3, #0
 8007302:	dd7a      	ble.n	80073fa <_dtoa_r+0x342>
 8007304:	9304      	str	r3, [sp, #16]
 8007306:	9303      	str	r3, [sp, #12]
 8007308:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800730a:	2200      	movs	r2, #0
 800730c:	606a      	str	r2, [r5, #4]
 800730e:	2104      	movs	r1, #4
 8007310:	f101 0214 	add.w	r2, r1, #20
 8007314:	429a      	cmp	r2, r3
 8007316:	d975      	bls.n	8007404 <_dtoa_r+0x34c>
 8007318:	6869      	ldr	r1, [r5, #4]
 800731a:	4620      	mov	r0, r4
 800731c:	f000 fcbb 	bl	8007c96 <_Balloc>
 8007320:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007322:	6028      	str	r0, [r5, #0]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	9302      	str	r3, [sp, #8]
 8007328:	9b03      	ldr	r3, [sp, #12]
 800732a:	2b0e      	cmp	r3, #14
 800732c:	f200 80e5 	bhi.w	80074fa <_dtoa_r+0x442>
 8007330:	2e00      	cmp	r6, #0
 8007332:	f000 80e2 	beq.w	80074fa <_dtoa_r+0x442>
 8007336:	ed9d 7b00 	vldr	d7, [sp]
 800733a:	f1bb 0f00 	cmp.w	fp, #0
 800733e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007342:	dd74      	ble.n	800742e <_dtoa_r+0x376>
 8007344:	4a23      	ldr	r2, [pc, #140]	; (80073d4 <_dtoa_r+0x31c>)
 8007346:	f00b 030f 	and.w	r3, fp, #15
 800734a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800734e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007352:	06f0      	lsls	r0, r6, #27
 8007354:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007358:	d559      	bpl.n	800740e <_dtoa_r+0x356>
 800735a:	4b1f      	ldr	r3, [pc, #124]	; (80073d8 <_dtoa_r+0x320>)
 800735c:	ec51 0b17 	vmov	r0, r1, d7
 8007360:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007364:	f7f9 fa1a 	bl	800079c <__aeabi_ddiv>
 8007368:	e9cd 0100 	strd	r0, r1, [sp]
 800736c:	f006 060f 	and.w	r6, r6, #15
 8007370:	2503      	movs	r5, #3
 8007372:	4f19      	ldr	r7, [pc, #100]	; (80073d8 <_dtoa_r+0x320>)
 8007374:	2e00      	cmp	r6, #0
 8007376:	d14c      	bne.n	8007412 <_dtoa_r+0x35a>
 8007378:	4642      	mov	r2, r8
 800737a:	464b      	mov	r3, r9
 800737c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007380:	f7f9 fa0c 	bl	800079c <__aeabi_ddiv>
 8007384:	e9cd 0100 	strd	r0, r1, [sp]
 8007388:	e06a      	b.n	8007460 <_dtoa_r+0x3a8>
 800738a:	2301      	movs	r3, #1
 800738c:	9309      	str	r3, [sp, #36]	; 0x24
 800738e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007390:	445b      	add	r3, fp
 8007392:	9304      	str	r3, [sp, #16]
 8007394:	3301      	adds	r3, #1
 8007396:	2b01      	cmp	r3, #1
 8007398:	9303      	str	r3, [sp, #12]
 800739a:	bfb8      	it	lt
 800739c:	2301      	movlt	r3, #1
 800739e:	e7b3      	b.n	8007308 <_dtoa_r+0x250>
 80073a0:	2300      	movs	r3, #0
 80073a2:	e7ab      	b.n	80072fc <_dtoa_r+0x244>
 80073a4:	2300      	movs	r3, #0
 80073a6:	e7f1      	b.n	800738c <_dtoa_r+0x2d4>
 80073a8:	636f4361 	.word	0x636f4361
 80073ac:	3fd287a7 	.word	0x3fd287a7
 80073b0:	8b60c8b3 	.word	0x8b60c8b3
 80073b4:	3fc68a28 	.word	0x3fc68a28
 80073b8:	509f79fb 	.word	0x509f79fb
 80073bc:	3fd34413 	.word	0x3fd34413
 80073c0:	7ff00000 	.word	0x7ff00000
 80073c4:	08008ea7 	.word	0x08008ea7
 80073c8:	08008e9e 	.word	0x08008e9e
 80073cc:	08008e9d 	.word	0x08008e9d
 80073d0:	3ff80000 	.word	0x3ff80000
 80073d4:	08008ed8 	.word	0x08008ed8
 80073d8:	08008eb0 	.word	0x08008eb0
 80073dc:	2601      	movs	r6, #1
 80073de:	2300      	movs	r3, #0
 80073e0:	9307      	str	r3, [sp, #28]
 80073e2:	9609      	str	r6, [sp, #36]	; 0x24
 80073e4:	f04f 33ff 	mov.w	r3, #4294967295
 80073e8:	9304      	str	r3, [sp, #16]
 80073ea:	9303      	str	r3, [sp, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	2312      	movs	r3, #18
 80073f0:	920a      	str	r2, [sp, #40]	; 0x28
 80073f2:	e789      	b.n	8007308 <_dtoa_r+0x250>
 80073f4:	2301      	movs	r3, #1
 80073f6:	9309      	str	r3, [sp, #36]	; 0x24
 80073f8:	e7f4      	b.n	80073e4 <_dtoa_r+0x32c>
 80073fa:	2301      	movs	r3, #1
 80073fc:	9304      	str	r3, [sp, #16]
 80073fe:	9303      	str	r3, [sp, #12]
 8007400:	461a      	mov	r2, r3
 8007402:	e7f5      	b.n	80073f0 <_dtoa_r+0x338>
 8007404:	686a      	ldr	r2, [r5, #4]
 8007406:	3201      	adds	r2, #1
 8007408:	606a      	str	r2, [r5, #4]
 800740a:	0049      	lsls	r1, r1, #1
 800740c:	e780      	b.n	8007310 <_dtoa_r+0x258>
 800740e:	2502      	movs	r5, #2
 8007410:	e7af      	b.n	8007372 <_dtoa_r+0x2ba>
 8007412:	07f1      	lsls	r1, r6, #31
 8007414:	d508      	bpl.n	8007428 <_dtoa_r+0x370>
 8007416:	4640      	mov	r0, r8
 8007418:	4649      	mov	r1, r9
 800741a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800741e:	f7f9 f893 	bl	8000548 <__aeabi_dmul>
 8007422:	3501      	adds	r5, #1
 8007424:	4680      	mov	r8, r0
 8007426:	4689      	mov	r9, r1
 8007428:	1076      	asrs	r6, r6, #1
 800742a:	3708      	adds	r7, #8
 800742c:	e7a2      	b.n	8007374 <_dtoa_r+0x2bc>
 800742e:	f000 809d 	beq.w	800756c <_dtoa_r+0x4b4>
 8007432:	f1cb 0600 	rsb	r6, fp, #0
 8007436:	4b9f      	ldr	r3, [pc, #636]	; (80076b4 <_dtoa_r+0x5fc>)
 8007438:	4f9f      	ldr	r7, [pc, #636]	; (80076b8 <_dtoa_r+0x600>)
 800743a:	f006 020f 	and.w	r2, r6, #15
 800743e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800744a:	f7f9 f87d 	bl	8000548 <__aeabi_dmul>
 800744e:	e9cd 0100 	strd	r0, r1, [sp]
 8007452:	1136      	asrs	r6, r6, #4
 8007454:	2300      	movs	r3, #0
 8007456:	2502      	movs	r5, #2
 8007458:	2e00      	cmp	r6, #0
 800745a:	d17c      	bne.n	8007556 <_dtoa_r+0x49e>
 800745c:	2b00      	cmp	r3, #0
 800745e:	d191      	bne.n	8007384 <_dtoa_r+0x2cc>
 8007460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 8084 	beq.w	8007570 <_dtoa_r+0x4b8>
 8007468:	e9dd 8900 	ldrd	r8, r9, [sp]
 800746c:	2200      	movs	r2, #0
 800746e:	4b93      	ldr	r3, [pc, #588]	; (80076bc <_dtoa_r+0x604>)
 8007470:	4640      	mov	r0, r8
 8007472:	4649      	mov	r1, r9
 8007474:	f7f9 fada 	bl	8000a2c <__aeabi_dcmplt>
 8007478:	2800      	cmp	r0, #0
 800747a:	d079      	beq.n	8007570 <_dtoa_r+0x4b8>
 800747c:	9b03      	ldr	r3, [sp, #12]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d076      	beq.n	8007570 <_dtoa_r+0x4b8>
 8007482:	9b04      	ldr	r3, [sp, #16]
 8007484:	2b00      	cmp	r3, #0
 8007486:	dd34      	ble.n	80074f2 <_dtoa_r+0x43a>
 8007488:	2200      	movs	r2, #0
 800748a:	4b8d      	ldr	r3, [pc, #564]	; (80076c0 <_dtoa_r+0x608>)
 800748c:	4640      	mov	r0, r8
 800748e:	4649      	mov	r1, r9
 8007490:	f7f9 f85a 	bl	8000548 <__aeabi_dmul>
 8007494:	e9cd 0100 	strd	r0, r1, [sp]
 8007498:	9e04      	ldr	r6, [sp, #16]
 800749a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800749e:	3501      	adds	r5, #1
 80074a0:	4628      	mov	r0, r5
 80074a2:	f7f8 ffeb 	bl	800047c <__aeabi_i2d>
 80074a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074aa:	f7f9 f84d 	bl	8000548 <__aeabi_dmul>
 80074ae:	2200      	movs	r2, #0
 80074b0:	4b84      	ldr	r3, [pc, #528]	; (80076c4 <_dtoa_r+0x60c>)
 80074b2:	f7f8 fe97 	bl	80001e4 <__adddf3>
 80074b6:	4680      	mov	r8, r0
 80074b8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80074bc:	2e00      	cmp	r6, #0
 80074be:	d15a      	bne.n	8007576 <_dtoa_r+0x4be>
 80074c0:	2200      	movs	r2, #0
 80074c2:	4b81      	ldr	r3, [pc, #516]	; (80076c8 <_dtoa_r+0x610>)
 80074c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074c8:	f7f8 fe8a 	bl	80001e0 <__aeabi_dsub>
 80074cc:	4642      	mov	r2, r8
 80074ce:	464b      	mov	r3, r9
 80074d0:	e9cd 0100 	strd	r0, r1, [sp]
 80074d4:	f7f9 fac8 	bl	8000a68 <__aeabi_dcmpgt>
 80074d8:	2800      	cmp	r0, #0
 80074da:	f040 829b 	bne.w	8007a14 <_dtoa_r+0x95c>
 80074de:	4642      	mov	r2, r8
 80074e0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80074e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074e8:	f7f9 faa0 	bl	8000a2c <__aeabi_dcmplt>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	f040 828f 	bne.w	8007a10 <_dtoa_r+0x958>
 80074f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80074f6:	e9cd 2300 	strd	r2, r3, [sp]
 80074fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f2c0 8150 	blt.w	80077a2 <_dtoa_r+0x6ea>
 8007502:	f1bb 0f0e 	cmp.w	fp, #14
 8007506:	f300 814c 	bgt.w	80077a2 <_dtoa_r+0x6ea>
 800750a:	4b6a      	ldr	r3, [pc, #424]	; (80076b4 <_dtoa_r+0x5fc>)
 800750c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007510:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007514:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007516:	2b00      	cmp	r3, #0
 8007518:	f280 80da 	bge.w	80076d0 <_dtoa_r+0x618>
 800751c:	9b03      	ldr	r3, [sp, #12]
 800751e:	2b00      	cmp	r3, #0
 8007520:	f300 80d6 	bgt.w	80076d0 <_dtoa_r+0x618>
 8007524:	f040 8273 	bne.w	8007a0e <_dtoa_r+0x956>
 8007528:	2200      	movs	r2, #0
 800752a:	4b67      	ldr	r3, [pc, #412]	; (80076c8 <_dtoa_r+0x610>)
 800752c:	4640      	mov	r0, r8
 800752e:	4649      	mov	r1, r9
 8007530:	f7f9 f80a 	bl	8000548 <__aeabi_dmul>
 8007534:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007538:	f7f9 fa8c 	bl	8000a54 <__aeabi_dcmpge>
 800753c:	9e03      	ldr	r6, [sp, #12]
 800753e:	4637      	mov	r7, r6
 8007540:	2800      	cmp	r0, #0
 8007542:	f040 824a 	bne.w	80079da <_dtoa_r+0x922>
 8007546:	9b02      	ldr	r3, [sp, #8]
 8007548:	9a02      	ldr	r2, [sp, #8]
 800754a:	1c5d      	adds	r5, r3, #1
 800754c:	2331      	movs	r3, #49	; 0x31
 800754e:	7013      	strb	r3, [r2, #0]
 8007550:	f10b 0b01 	add.w	fp, fp, #1
 8007554:	e245      	b.n	80079e2 <_dtoa_r+0x92a>
 8007556:	07f2      	lsls	r2, r6, #31
 8007558:	d505      	bpl.n	8007566 <_dtoa_r+0x4ae>
 800755a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800755e:	f7f8 fff3 	bl	8000548 <__aeabi_dmul>
 8007562:	3501      	adds	r5, #1
 8007564:	2301      	movs	r3, #1
 8007566:	1076      	asrs	r6, r6, #1
 8007568:	3708      	adds	r7, #8
 800756a:	e775      	b.n	8007458 <_dtoa_r+0x3a0>
 800756c:	2502      	movs	r5, #2
 800756e:	e777      	b.n	8007460 <_dtoa_r+0x3a8>
 8007570:	465f      	mov	r7, fp
 8007572:	9e03      	ldr	r6, [sp, #12]
 8007574:	e794      	b.n	80074a0 <_dtoa_r+0x3e8>
 8007576:	9a02      	ldr	r2, [sp, #8]
 8007578:	4b4e      	ldr	r3, [pc, #312]	; (80076b4 <_dtoa_r+0x5fc>)
 800757a:	4432      	add	r2, r6
 800757c:	9213      	str	r2, [sp, #76]	; 0x4c
 800757e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007580:	1e71      	subs	r1, r6, #1
 8007582:	2a00      	cmp	r2, #0
 8007584:	d048      	beq.n	8007618 <_dtoa_r+0x560>
 8007586:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800758a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758e:	2000      	movs	r0, #0
 8007590:	494e      	ldr	r1, [pc, #312]	; (80076cc <_dtoa_r+0x614>)
 8007592:	f7f9 f903 	bl	800079c <__aeabi_ddiv>
 8007596:	4642      	mov	r2, r8
 8007598:	464b      	mov	r3, r9
 800759a:	f7f8 fe21 	bl	80001e0 <__aeabi_dsub>
 800759e:	9d02      	ldr	r5, [sp, #8]
 80075a0:	4680      	mov	r8, r0
 80075a2:	4689      	mov	r9, r1
 80075a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075a8:	f7f9 fa7e 	bl	8000aa8 <__aeabi_d2iz>
 80075ac:	4606      	mov	r6, r0
 80075ae:	f7f8 ff65 	bl	800047c <__aeabi_i2d>
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075ba:	f7f8 fe11 	bl	80001e0 <__aeabi_dsub>
 80075be:	3630      	adds	r6, #48	; 0x30
 80075c0:	f805 6b01 	strb.w	r6, [r5], #1
 80075c4:	4642      	mov	r2, r8
 80075c6:	464b      	mov	r3, r9
 80075c8:	e9cd 0100 	strd	r0, r1, [sp]
 80075cc:	f7f9 fa2e 	bl	8000a2c <__aeabi_dcmplt>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	d165      	bne.n	80076a0 <_dtoa_r+0x5e8>
 80075d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075d8:	2000      	movs	r0, #0
 80075da:	4938      	ldr	r1, [pc, #224]	; (80076bc <_dtoa_r+0x604>)
 80075dc:	f7f8 fe00 	bl	80001e0 <__aeabi_dsub>
 80075e0:	4642      	mov	r2, r8
 80075e2:	464b      	mov	r3, r9
 80075e4:	f7f9 fa22 	bl	8000a2c <__aeabi_dcmplt>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	f040 80ba 	bne.w	8007762 <_dtoa_r+0x6aa>
 80075ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80075f0:	429d      	cmp	r5, r3
 80075f2:	f43f af7e 	beq.w	80074f2 <_dtoa_r+0x43a>
 80075f6:	2200      	movs	r2, #0
 80075f8:	4b31      	ldr	r3, [pc, #196]	; (80076c0 <_dtoa_r+0x608>)
 80075fa:	4640      	mov	r0, r8
 80075fc:	4649      	mov	r1, r9
 80075fe:	f7f8 ffa3 	bl	8000548 <__aeabi_dmul>
 8007602:	2200      	movs	r2, #0
 8007604:	4680      	mov	r8, r0
 8007606:	4689      	mov	r9, r1
 8007608:	4b2d      	ldr	r3, [pc, #180]	; (80076c0 <_dtoa_r+0x608>)
 800760a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800760e:	f7f8 ff9b 	bl	8000548 <__aeabi_dmul>
 8007612:	e9cd 0100 	strd	r0, r1, [sp]
 8007616:	e7c5      	b.n	80075a4 <_dtoa_r+0x4ec>
 8007618:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800761c:	4642      	mov	r2, r8
 800761e:	464b      	mov	r3, r9
 8007620:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007624:	f7f8 ff90 	bl	8000548 <__aeabi_dmul>
 8007628:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800762c:	9d02      	ldr	r5, [sp, #8]
 800762e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007632:	f7f9 fa39 	bl	8000aa8 <__aeabi_d2iz>
 8007636:	4606      	mov	r6, r0
 8007638:	f7f8 ff20 	bl	800047c <__aeabi_i2d>
 800763c:	3630      	adds	r6, #48	; 0x30
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007646:	f7f8 fdcb 	bl	80001e0 <__aeabi_dsub>
 800764a:	f805 6b01 	strb.w	r6, [r5], #1
 800764e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007650:	42ab      	cmp	r3, r5
 8007652:	4680      	mov	r8, r0
 8007654:	4689      	mov	r9, r1
 8007656:	f04f 0200 	mov.w	r2, #0
 800765a:	d125      	bne.n	80076a8 <_dtoa_r+0x5f0>
 800765c:	4b1b      	ldr	r3, [pc, #108]	; (80076cc <_dtoa_r+0x614>)
 800765e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007662:	f7f8 fdbf 	bl	80001e4 <__adddf3>
 8007666:	4602      	mov	r2, r0
 8007668:	460b      	mov	r3, r1
 800766a:	4640      	mov	r0, r8
 800766c:	4649      	mov	r1, r9
 800766e:	f7f9 f9fb 	bl	8000a68 <__aeabi_dcmpgt>
 8007672:	2800      	cmp	r0, #0
 8007674:	d175      	bne.n	8007762 <_dtoa_r+0x6aa>
 8007676:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800767a:	2000      	movs	r0, #0
 800767c:	4913      	ldr	r1, [pc, #76]	; (80076cc <_dtoa_r+0x614>)
 800767e:	f7f8 fdaf 	bl	80001e0 <__aeabi_dsub>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	4640      	mov	r0, r8
 8007688:	4649      	mov	r1, r9
 800768a:	f7f9 f9cf 	bl	8000a2c <__aeabi_dcmplt>
 800768e:	2800      	cmp	r0, #0
 8007690:	f43f af2f 	beq.w	80074f2 <_dtoa_r+0x43a>
 8007694:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007698:	2b30      	cmp	r3, #48	; 0x30
 800769a:	f105 32ff 	add.w	r2, r5, #4294967295
 800769e:	d001      	beq.n	80076a4 <_dtoa_r+0x5ec>
 80076a0:	46bb      	mov	fp, r7
 80076a2:	e04d      	b.n	8007740 <_dtoa_r+0x688>
 80076a4:	4615      	mov	r5, r2
 80076a6:	e7f5      	b.n	8007694 <_dtoa_r+0x5dc>
 80076a8:	4b05      	ldr	r3, [pc, #20]	; (80076c0 <_dtoa_r+0x608>)
 80076aa:	f7f8 ff4d 	bl	8000548 <__aeabi_dmul>
 80076ae:	e9cd 0100 	strd	r0, r1, [sp]
 80076b2:	e7bc      	b.n	800762e <_dtoa_r+0x576>
 80076b4:	08008ed8 	.word	0x08008ed8
 80076b8:	08008eb0 	.word	0x08008eb0
 80076bc:	3ff00000 	.word	0x3ff00000
 80076c0:	40240000 	.word	0x40240000
 80076c4:	401c0000 	.word	0x401c0000
 80076c8:	40140000 	.word	0x40140000
 80076cc:	3fe00000 	.word	0x3fe00000
 80076d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80076d4:	9d02      	ldr	r5, [sp, #8]
 80076d6:	4642      	mov	r2, r8
 80076d8:	464b      	mov	r3, r9
 80076da:	4630      	mov	r0, r6
 80076dc:	4639      	mov	r1, r7
 80076de:	f7f9 f85d 	bl	800079c <__aeabi_ddiv>
 80076e2:	f7f9 f9e1 	bl	8000aa8 <__aeabi_d2iz>
 80076e6:	9000      	str	r0, [sp, #0]
 80076e8:	f7f8 fec8 	bl	800047c <__aeabi_i2d>
 80076ec:	4642      	mov	r2, r8
 80076ee:	464b      	mov	r3, r9
 80076f0:	f7f8 ff2a 	bl	8000548 <__aeabi_dmul>
 80076f4:	4602      	mov	r2, r0
 80076f6:	460b      	mov	r3, r1
 80076f8:	4630      	mov	r0, r6
 80076fa:	4639      	mov	r1, r7
 80076fc:	f7f8 fd70 	bl	80001e0 <__aeabi_dsub>
 8007700:	9e00      	ldr	r6, [sp, #0]
 8007702:	9f03      	ldr	r7, [sp, #12]
 8007704:	3630      	adds	r6, #48	; 0x30
 8007706:	f805 6b01 	strb.w	r6, [r5], #1
 800770a:	9e02      	ldr	r6, [sp, #8]
 800770c:	1bae      	subs	r6, r5, r6
 800770e:	42b7      	cmp	r7, r6
 8007710:	4602      	mov	r2, r0
 8007712:	460b      	mov	r3, r1
 8007714:	d138      	bne.n	8007788 <_dtoa_r+0x6d0>
 8007716:	f7f8 fd65 	bl	80001e4 <__adddf3>
 800771a:	4606      	mov	r6, r0
 800771c:	460f      	mov	r7, r1
 800771e:	4602      	mov	r2, r0
 8007720:	460b      	mov	r3, r1
 8007722:	4640      	mov	r0, r8
 8007724:	4649      	mov	r1, r9
 8007726:	f7f9 f981 	bl	8000a2c <__aeabi_dcmplt>
 800772a:	b9c8      	cbnz	r0, 8007760 <_dtoa_r+0x6a8>
 800772c:	4632      	mov	r2, r6
 800772e:	463b      	mov	r3, r7
 8007730:	4640      	mov	r0, r8
 8007732:	4649      	mov	r1, r9
 8007734:	f7f9 f970 	bl	8000a18 <__aeabi_dcmpeq>
 8007738:	b110      	cbz	r0, 8007740 <_dtoa_r+0x688>
 800773a:	9b00      	ldr	r3, [sp, #0]
 800773c:	07db      	lsls	r3, r3, #31
 800773e:	d40f      	bmi.n	8007760 <_dtoa_r+0x6a8>
 8007740:	4651      	mov	r1, sl
 8007742:	4620      	mov	r0, r4
 8007744:	f000 fadb 	bl	8007cfe <_Bfree>
 8007748:	2300      	movs	r3, #0
 800774a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800774c:	702b      	strb	r3, [r5, #0]
 800774e:	f10b 0301 	add.w	r3, fp, #1
 8007752:	6013      	str	r3, [r2, #0]
 8007754:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007756:	2b00      	cmp	r3, #0
 8007758:	f43f acf8 	beq.w	800714c <_dtoa_r+0x94>
 800775c:	601d      	str	r5, [r3, #0]
 800775e:	e4f5      	b.n	800714c <_dtoa_r+0x94>
 8007760:	465f      	mov	r7, fp
 8007762:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007766:	2a39      	cmp	r2, #57	; 0x39
 8007768:	f105 33ff 	add.w	r3, r5, #4294967295
 800776c:	d106      	bne.n	800777c <_dtoa_r+0x6c4>
 800776e:	9a02      	ldr	r2, [sp, #8]
 8007770:	429a      	cmp	r2, r3
 8007772:	d107      	bne.n	8007784 <_dtoa_r+0x6cc>
 8007774:	2330      	movs	r3, #48	; 0x30
 8007776:	7013      	strb	r3, [r2, #0]
 8007778:	3701      	adds	r7, #1
 800777a:	4613      	mov	r3, r2
 800777c:	781a      	ldrb	r2, [r3, #0]
 800777e:	3201      	adds	r2, #1
 8007780:	701a      	strb	r2, [r3, #0]
 8007782:	e78d      	b.n	80076a0 <_dtoa_r+0x5e8>
 8007784:	461d      	mov	r5, r3
 8007786:	e7ec      	b.n	8007762 <_dtoa_r+0x6aa>
 8007788:	2200      	movs	r2, #0
 800778a:	4ba4      	ldr	r3, [pc, #656]	; (8007a1c <_dtoa_r+0x964>)
 800778c:	f7f8 fedc 	bl	8000548 <__aeabi_dmul>
 8007790:	2200      	movs	r2, #0
 8007792:	2300      	movs	r3, #0
 8007794:	4606      	mov	r6, r0
 8007796:	460f      	mov	r7, r1
 8007798:	f7f9 f93e 	bl	8000a18 <__aeabi_dcmpeq>
 800779c:	2800      	cmp	r0, #0
 800779e:	d09a      	beq.n	80076d6 <_dtoa_r+0x61e>
 80077a0:	e7ce      	b.n	8007740 <_dtoa_r+0x688>
 80077a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077a4:	2a00      	cmp	r2, #0
 80077a6:	f000 80cd 	beq.w	8007944 <_dtoa_r+0x88c>
 80077aa:	9a07      	ldr	r2, [sp, #28]
 80077ac:	2a01      	cmp	r2, #1
 80077ae:	f300 80af 	bgt.w	8007910 <_dtoa_r+0x858>
 80077b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80077b4:	2a00      	cmp	r2, #0
 80077b6:	f000 80a7 	beq.w	8007908 <_dtoa_r+0x850>
 80077ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077be:	9e08      	ldr	r6, [sp, #32]
 80077c0:	9d05      	ldr	r5, [sp, #20]
 80077c2:	9a05      	ldr	r2, [sp, #20]
 80077c4:	441a      	add	r2, r3
 80077c6:	9205      	str	r2, [sp, #20]
 80077c8:	9a06      	ldr	r2, [sp, #24]
 80077ca:	2101      	movs	r1, #1
 80077cc:	441a      	add	r2, r3
 80077ce:	4620      	mov	r0, r4
 80077d0:	9206      	str	r2, [sp, #24]
 80077d2:	f000 fb34 	bl	8007e3e <__i2b>
 80077d6:	4607      	mov	r7, r0
 80077d8:	2d00      	cmp	r5, #0
 80077da:	dd0c      	ble.n	80077f6 <_dtoa_r+0x73e>
 80077dc:	9b06      	ldr	r3, [sp, #24]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	dd09      	ble.n	80077f6 <_dtoa_r+0x73e>
 80077e2:	42ab      	cmp	r3, r5
 80077e4:	9a05      	ldr	r2, [sp, #20]
 80077e6:	bfa8      	it	ge
 80077e8:	462b      	movge	r3, r5
 80077ea:	1ad2      	subs	r2, r2, r3
 80077ec:	9205      	str	r2, [sp, #20]
 80077ee:	9a06      	ldr	r2, [sp, #24]
 80077f0:	1aed      	subs	r5, r5, r3
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	9306      	str	r3, [sp, #24]
 80077f6:	9b08      	ldr	r3, [sp, #32]
 80077f8:	b1f3      	cbz	r3, 8007838 <_dtoa_r+0x780>
 80077fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 80a5 	beq.w	800794c <_dtoa_r+0x894>
 8007802:	2e00      	cmp	r6, #0
 8007804:	dd10      	ble.n	8007828 <_dtoa_r+0x770>
 8007806:	4639      	mov	r1, r7
 8007808:	4632      	mov	r2, r6
 800780a:	4620      	mov	r0, r4
 800780c:	f000 fbae 	bl	8007f6c <__pow5mult>
 8007810:	4652      	mov	r2, sl
 8007812:	4601      	mov	r1, r0
 8007814:	4607      	mov	r7, r0
 8007816:	4620      	mov	r0, r4
 8007818:	f000 fb1a 	bl	8007e50 <__multiply>
 800781c:	4651      	mov	r1, sl
 800781e:	4680      	mov	r8, r0
 8007820:	4620      	mov	r0, r4
 8007822:	f000 fa6c 	bl	8007cfe <_Bfree>
 8007826:	46c2      	mov	sl, r8
 8007828:	9b08      	ldr	r3, [sp, #32]
 800782a:	1b9a      	subs	r2, r3, r6
 800782c:	d004      	beq.n	8007838 <_dtoa_r+0x780>
 800782e:	4651      	mov	r1, sl
 8007830:	4620      	mov	r0, r4
 8007832:	f000 fb9b 	bl	8007f6c <__pow5mult>
 8007836:	4682      	mov	sl, r0
 8007838:	2101      	movs	r1, #1
 800783a:	4620      	mov	r0, r4
 800783c:	f000 faff 	bl	8007e3e <__i2b>
 8007840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007842:	2b00      	cmp	r3, #0
 8007844:	4606      	mov	r6, r0
 8007846:	f340 8083 	ble.w	8007950 <_dtoa_r+0x898>
 800784a:	461a      	mov	r2, r3
 800784c:	4601      	mov	r1, r0
 800784e:	4620      	mov	r0, r4
 8007850:	f000 fb8c 	bl	8007f6c <__pow5mult>
 8007854:	9b07      	ldr	r3, [sp, #28]
 8007856:	2b01      	cmp	r3, #1
 8007858:	4606      	mov	r6, r0
 800785a:	dd7c      	ble.n	8007956 <_dtoa_r+0x89e>
 800785c:	f04f 0800 	mov.w	r8, #0
 8007860:	6933      	ldr	r3, [r6, #16]
 8007862:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007866:	6918      	ldr	r0, [r3, #16]
 8007868:	f000 fa9b 	bl	8007da2 <__hi0bits>
 800786c:	f1c0 0020 	rsb	r0, r0, #32
 8007870:	9b06      	ldr	r3, [sp, #24]
 8007872:	4418      	add	r0, r3
 8007874:	f010 001f 	ands.w	r0, r0, #31
 8007878:	f000 8096 	beq.w	80079a8 <_dtoa_r+0x8f0>
 800787c:	f1c0 0320 	rsb	r3, r0, #32
 8007880:	2b04      	cmp	r3, #4
 8007882:	f340 8087 	ble.w	8007994 <_dtoa_r+0x8dc>
 8007886:	9b05      	ldr	r3, [sp, #20]
 8007888:	f1c0 001c 	rsb	r0, r0, #28
 800788c:	4403      	add	r3, r0
 800788e:	9305      	str	r3, [sp, #20]
 8007890:	9b06      	ldr	r3, [sp, #24]
 8007892:	4405      	add	r5, r0
 8007894:	4403      	add	r3, r0
 8007896:	9306      	str	r3, [sp, #24]
 8007898:	9b05      	ldr	r3, [sp, #20]
 800789a:	2b00      	cmp	r3, #0
 800789c:	dd05      	ble.n	80078aa <_dtoa_r+0x7f2>
 800789e:	4651      	mov	r1, sl
 80078a0:	461a      	mov	r2, r3
 80078a2:	4620      	mov	r0, r4
 80078a4:	f000 fbb0 	bl	8008008 <__lshift>
 80078a8:	4682      	mov	sl, r0
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	dd05      	ble.n	80078bc <_dtoa_r+0x804>
 80078b0:	4631      	mov	r1, r6
 80078b2:	461a      	mov	r2, r3
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 fba7 	bl	8008008 <__lshift>
 80078ba:	4606      	mov	r6, r0
 80078bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d074      	beq.n	80079ac <_dtoa_r+0x8f4>
 80078c2:	4631      	mov	r1, r6
 80078c4:	4650      	mov	r0, sl
 80078c6:	f000 fbf0 	bl	80080aa <__mcmp>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	da6e      	bge.n	80079ac <_dtoa_r+0x8f4>
 80078ce:	2300      	movs	r3, #0
 80078d0:	4651      	mov	r1, sl
 80078d2:	220a      	movs	r2, #10
 80078d4:	4620      	mov	r0, r4
 80078d6:	f000 fa29 	bl	8007d2c <__multadd>
 80078da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078e0:	4682      	mov	sl, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f000 81a8 	beq.w	8007c38 <_dtoa_r+0xb80>
 80078e8:	2300      	movs	r3, #0
 80078ea:	4639      	mov	r1, r7
 80078ec:	220a      	movs	r2, #10
 80078ee:	4620      	mov	r0, r4
 80078f0:	f000 fa1c 	bl	8007d2c <__multadd>
 80078f4:	9b04      	ldr	r3, [sp, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	4607      	mov	r7, r0
 80078fa:	f300 80c8 	bgt.w	8007a8e <_dtoa_r+0x9d6>
 80078fe:	9b07      	ldr	r3, [sp, #28]
 8007900:	2b02      	cmp	r3, #2
 8007902:	f340 80c4 	ble.w	8007a8e <_dtoa_r+0x9d6>
 8007906:	e059      	b.n	80079bc <_dtoa_r+0x904>
 8007908:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800790a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800790e:	e756      	b.n	80077be <_dtoa_r+0x706>
 8007910:	9b03      	ldr	r3, [sp, #12]
 8007912:	1e5e      	subs	r6, r3, #1
 8007914:	9b08      	ldr	r3, [sp, #32]
 8007916:	42b3      	cmp	r3, r6
 8007918:	bfbf      	itttt	lt
 800791a:	9b08      	ldrlt	r3, [sp, #32]
 800791c:	9608      	strlt	r6, [sp, #32]
 800791e:	1af2      	sublt	r2, r6, r3
 8007920:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007922:	bfb6      	itet	lt
 8007924:	189b      	addlt	r3, r3, r2
 8007926:	1b9e      	subge	r6, r3, r6
 8007928:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800792a:	9b03      	ldr	r3, [sp, #12]
 800792c:	bfb8      	it	lt
 800792e:	2600      	movlt	r6, #0
 8007930:	2b00      	cmp	r3, #0
 8007932:	bfb9      	ittee	lt
 8007934:	9b05      	ldrlt	r3, [sp, #20]
 8007936:	9a03      	ldrlt	r2, [sp, #12]
 8007938:	9d05      	ldrge	r5, [sp, #20]
 800793a:	9b03      	ldrge	r3, [sp, #12]
 800793c:	bfbc      	itt	lt
 800793e:	1a9d      	sublt	r5, r3, r2
 8007940:	2300      	movlt	r3, #0
 8007942:	e73e      	b.n	80077c2 <_dtoa_r+0x70a>
 8007944:	9e08      	ldr	r6, [sp, #32]
 8007946:	9d05      	ldr	r5, [sp, #20]
 8007948:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800794a:	e745      	b.n	80077d8 <_dtoa_r+0x720>
 800794c:	9a08      	ldr	r2, [sp, #32]
 800794e:	e76e      	b.n	800782e <_dtoa_r+0x776>
 8007950:	9b07      	ldr	r3, [sp, #28]
 8007952:	2b01      	cmp	r3, #1
 8007954:	dc19      	bgt.n	800798a <_dtoa_r+0x8d2>
 8007956:	9b00      	ldr	r3, [sp, #0]
 8007958:	b9bb      	cbnz	r3, 800798a <_dtoa_r+0x8d2>
 800795a:	9b01      	ldr	r3, [sp, #4]
 800795c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007960:	b99b      	cbnz	r3, 800798a <_dtoa_r+0x8d2>
 8007962:	9b01      	ldr	r3, [sp, #4]
 8007964:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007968:	0d1b      	lsrs	r3, r3, #20
 800796a:	051b      	lsls	r3, r3, #20
 800796c:	b183      	cbz	r3, 8007990 <_dtoa_r+0x8d8>
 800796e:	9b05      	ldr	r3, [sp, #20]
 8007970:	3301      	adds	r3, #1
 8007972:	9305      	str	r3, [sp, #20]
 8007974:	9b06      	ldr	r3, [sp, #24]
 8007976:	3301      	adds	r3, #1
 8007978:	9306      	str	r3, [sp, #24]
 800797a:	f04f 0801 	mov.w	r8, #1
 800797e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007980:	2b00      	cmp	r3, #0
 8007982:	f47f af6d 	bne.w	8007860 <_dtoa_r+0x7a8>
 8007986:	2001      	movs	r0, #1
 8007988:	e772      	b.n	8007870 <_dtoa_r+0x7b8>
 800798a:	f04f 0800 	mov.w	r8, #0
 800798e:	e7f6      	b.n	800797e <_dtoa_r+0x8c6>
 8007990:	4698      	mov	r8, r3
 8007992:	e7f4      	b.n	800797e <_dtoa_r+0x8c6>
 8007994:	d080      	beq.n	8007898 <_dtoa_r+0x7e0>
 8007996:	9a05      	ldr	r2, [sp, #20]
 8007998:	331c      	adds	r3, #28
 800799a:	441a      	add	r2, r3
 800799c:	9205      	str	r2, [sp, #20]
 800799e:	9a06      	ldr	r2, [sp, #24]
 80079a0:	441a      	add	r2, r3
 80079a2:	441d      	add	r5, r3
 80079a4:	4613      	mov	r3, r2
 80079a6:	e776      	b.n	8007896 <_dtoa_r+0x7de>
 80079a8:	4603      	mov	r3, r0
 80079aa:	e7f4      	b.n	8007996 <_dtoa_r+0x8de>
 80079ac:	9b03      	ldr	r3, [sp, #12]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	dc36      	bgt.n	8007a20 <_dtoa_r+0x968>
 80079b2:	9b07      	ldr	r3, [sp, #28]
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	dd33      	ble.n	8007a20 <_dtoa_r+0x968>
 80079b8:	9b03      	ldr	r3, [sp, #12]
 80079ba:	9304      	str	r3, [sp, #16]
 80079bc:	9b04      	ldr	r3, [sp, #16]
 80079be:	b963      	cbnz	r3, 80079da <_dtoa_r+0x922>
 80079c0:	4631      	mov	r1, r6
 80079c2:	2205      	movs	r2, #5
 80079c4:	4620      	mov	r0, r4
 80079c6:	f000 f9b1 	bl	8007d2c <__multadd>
 80079ca:	4601      	mov	r1, r0
 80079cc:	4606      	mov	r6, r0
 80079ce:	4650      	mov	r0, sl
 80079d0:	f000 fb6b 	bl	80080aa <__mcmp>
 80079d4:	2800      	cmp	r0, #0
 80079d6:	f73f adb6 	bgt.w	8007546 <_dtoa_r+0x48e>
 80079da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079dc:	9d02      	ldr	r5, [sp, #8]
 80079de:	ea6f 0b03 	mvn.w	fp, r3
 80079e2:	2300      	movs	r3, #0
 80079e4:	9303      	str	r3, [sp, #12]
 80079e6:	4631      	mov	r1, r6
 80079e8:	4620      	mov	r0, r4
 80079ea:	f000 f988 	bl	8007cfe <_Bfree>
 80079ee:	2f00      	cmp	r7, #0
 80079f0:	f43f aea6 	beq.w	8007740 <_dtoa_r+0x688>
 80079f4:	9b03      	ldr	r3, [sp, #12]
 80079f6:	b12b      	cbz	r3, 8007a04 <_dtoa_r+0x94c>
 80079f8:	42bb      	cmp	r3, r7
 80079fa:	d003      	beq.n	8007a04 <_dtoa_r+0x94c>
 80079fc:	4619      	mov	r1, r3
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 f97d 	bl	8007cfe <_Bfree>
 8007a04:	4639      	mov	r1, r7
 8007a06:	4620      	mov	r0, r4
 8007a08:	f000 f979 	bl	8007cfe <_Bfree>
 8007a0c:	e698      	b.n	8007740 <_dtoa_r+0x688>
 8007a0e:	2600      	movs	r6, #0
 8007a10:	4637      	mov	r7, r6
 8007a12:	e7e2      	b.n	80079da <_dtoa_r+0x922>
 8007a14:	46bb      	mov	fp, r7
 8007a16:	4637      	mov	r7, r6
 8007a18:	e595      	b.n	8007546 <_dtoa_r+0x48e>
 8007a1a:	bf00      	nop
 8007a1c:	40240000 	.word	0x40240000
 8007a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a22:	bb93      	cbnz	r3, 8007a8a <_dtoa_r+0x9d2>
 8007a24:	9b03      	ldr	r3, [sp, #12]
 8007a26:	9304      	str	r3, [sp, #16]
 8007a28:	9d02      	ldr	r5, [sp, #8]
 8007a2a:	4631      	mov	r1, r6
 8007a2c:	4650      	mov	r0, sl
 8007a2e:	f7ff fab5 	bl	8006f9c <quorem>
 8007a32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a36:	f805 9b01 	strb.w	r9, [r5], #1
 8007a3a:	9b02      	ldr	r3, [sp, #8]
 8007a3c:	9a04      	ldr	r2, [sp, #16]
 8007a3e:	1aeb      	subs	r3, r5, r3
 8007a40:	429a      	cmp	r2, r3
 8007a42:	f300 80dc 	bgt.w	8007bfe <_dtoa_r+0xb46>
 8007a46:	9b02      	ldr	r3, [sp, #8]
 8007a48:	2a01      	cmp	r2, #1
 8007a4a:	bfac      	ite	ge
 8007a4c:	189b      	addge	r3, r3, r2
 8007a4e:	3301      	addlt	r3, #1
 8007a50:	4698      	mov	r8, r3
 8007a52:	2300      	movs	r3, #0
 8007a54:	9303      	str	r3, [sp, #12]
 8007a56:	4651      	mov	r1, sl
 8007a58:	2201      	movs	r2, #1
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f000 fad4 	bl	8008008 <__lshift>
 8007a60:	4631      	mov	r1, r6
 8007a62:	4682      	mov	sl, r0
 8007a64:	f000 fb21 	bl	80080aa <__mcmp>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	f300 808d 	bgt.w	8007b88 <_dtoa_r+0xad0>
 8007a6e:	d103      	bne.n	8007a78 <_dtoa_r+0x9c0>
 8007a70:	f019 0f01 	tst.w	r9, #1
 8007a74:	f040 8088 	bne.w	8007b88 <_dtoa_r+0xad0>
 8007a78:	4645      	mov	r5, r8
 8007a7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a7e:	2b30      	cmp	r3, #48	; 0x30
 8007a80:	f105 32ff 	add.w	r2, r5, #4294967295
 8007a84:	d1af      	bne.n	80079e6 <_dtoa_r+0x92e>
 8007a86:	4615      	mov	r5, r2
 8007a88:	e7f7      	b.n	8007a7a <_dtoa_r+0x9c2>
 8007a8a:	9b03      	ldr	r3, [sp, #12]
 8007a8c:	9304      	str	r3, [sp, #16]
 8007a8e:	2d00      	cmp	r5, #0
 8007a90:	dd05      	ble.n	8007a9e <_dtoa_r+0x9e6>
 8007a92:	4639      	mov	r1, r7
 8007a94:	462a      	mov	r2, r5
 8007a96:	4620      	mov	r0, r4
 8007a98:	f000 fab6 	bl	8008008 <__lshift>
 8007a9c:	4607      	mov	r7, r0
 8007a9e:	f1b8 0f00 	cmp.w	r8, #0
 8007aa2:	d04c      	beq.n	8007b3e <_dtoa_r+0xa86>
 8007aa4:	6879      	ldr	r1, [r7, #4]
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	f000 f8f5 	bl	8007c96 <_Balloc>
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	3202      	adds	r2, #2
 8007ab0:	4605      	mov	r5, r0
 8007ab2:	0092      	lsls	r2, r2, #2
 8007ab4:	f107 010c 	add.w	r1, r7, #12
 8007ab8:	300c      	adds	r0, #12
 8007aba:	f000 f8e1 	bl	8007c80 <memcpy>
 8007abe:	2201      	movs	r2, #1
 8007ac0:	4629      	mov	r1, r5
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 faa0 	bl	8008008 <__lshift>
 8007ac8:	9b00      	ldr	r3, [sp, #0]
 8007aca:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007ace:	9703      	str	r7, [sp, #12]
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	4607      	mov	r7, r0
 8007ad6:	9305      	str	r3, [sp, #20]
 8007ad8:	4631      	mov	r1, r6
 8007ada:	4650      	mov	r0, sl
 8007adc:	f7ff fa5e 	bl	8006f9c <quorem>
 8007ae0:	9903      	ldr	r1, [sp, #12]
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ae8:	4650      	mov	r0, sl
 8007aea:	f000 fade 	bl	80080aa <__mcmp>
 8007aee:	463a      	mov	r2, r7
 8007af0:	9000      	str	r0, [sp, #0]
 8007af2:	4631      	mov	r1, r6
 8007af4:	4620      	mov	r0, r4
 8007af6:	f000 faf2 	bl	80080de <__mdiff>
 8007afa:	68c3      	ldr	r3, [r0, #12]
 8007afc:	4602      	mov	r2, r0
 8007afe:	bb03      	cbnz	r3, 8007b42 <_dtoa_r+0xa8a>
 8007b00:	4601      	mov	r1, r0
 8007b02:	9006      	str	r0, [sp, #24]
 8007b04:	4650      	mov	r0, sl
 8007b06:	f000 fad0 	bl	80080aa <__mcmp>
 8007b0a:	9a06      	ldr	r2, [sp, #24]
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	4611      	mov	r1, r2
 8007b10:	4620      	mov	r0, r4
 8007b12:	9306      	str	r3, [sp, #24]
 8007b14:	f000 f8f3 	bl	8007cfe <_Bfree>
 8007b18:	9b06      	ldr	r3, [sp, #24]
 8007b1a:	b9a3      	cbnz	r3, 8007b46 <_dtoa_r+0xa8e>
 8007b1c:	9a07      	ldr	r2, [sp, #28]
 8007b1e:	b992      	cbnz	r2, 8007b46 <_dtoa_r+0xa8e>
 8007b20:	9a05      	ldr	r2, [sp, #20]
 8007b22:	b982      	cbnz	r2, 8007b46 <_dtoa_r+0xa8e>
 8007b24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b28:	d029      	beq.n	8007b7e <_dtoa_r+0xac6>
 8007b2a:	9b00      	ldr	r3, [sp, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	dd01      	ble.n	8007b34 <_dtoa_r+0xa7c>
 8007b30:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007b34:	f108 0501 	add.w	r5, r8, #1
 8007b38:	f888 9000 	strb.w	r9, [r8]
 8007b3c:	e753      	b.n	80079e6 <_dtoa_r+0x92e>
 8007b3e:	4638      	mov	r0, r7
 8007b40:	e7c2      	b.n	8007ac8 <_dtoa_r+0xa10>
 8007b42:	2301      	movs	r3, #1
 8007b44:	e7e3      	b.n	8007b0e <_dtoa_r+0xa56>
 8007b46:	9a00      	ldr	r2, [sp, #0]
 8007b48:	2a00      	cmp	r2, #0
 8007b4a:	db04      	blt.n	8007b56 <_dtoa_r+0xa9e>
 8007b4c:	d125      	bne.n	8007b9a <_dtoa_r+0xae2>
 8007b4e:	9a07      	ldr	r2, [sp, #28]
 8007b50:	bb1a      	cbnz	r2, 8007b9a <_dtoa_r+0xae2>
 8007b52:	9a05      	ldr	r2, [sp, #20]
 8007b54:	bb0a      	cbnz	r2, 8007b9a <_dtoa_r+0xae2>
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	ddec      	ble.n	8007b34 <_dtoa_r+0xa7c>
 8007b5a:	4651      	mov	r1, sl
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	4620      	mov	r0, r4
 8007b60:	f000 fa52 	bl	8008008 <__lshift>
 8007b64:	4631      	mov	r1, r6
 8007b66:	4682      	mov	sl, r0
 8007b68:	f000 fa9f 	bl	80080aa <__mcmp>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	dc03      	bgt.n	8007b78 <_dtoa_r+0xac0>
 8007b70:	d1e0      	bne.n	8007b34 <_dtoa_r+0xa7c>
 8007b72:	f019 0f01 	tst.w	r9, #1
 8007b76:	d0dd      	beq.n	8007b34 <_dtoa_r+0xa7c>
 8007b78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b7c:	d1d8      	bne.n	8007b30 <_dtoa_r+0xa78>
 8007b7e:	2339      	movs	r3, #57	; 0x39
 8007b80:	f888 3000 	strb.w	r3, [r8]
 8007b84:	f108 0801 	add.w	r8, r8, #1
 8007b88:	4645      	mov	r5, r8
 8007b8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b8e:	2b39      	cmp	r3, #57	; 0x39
 8007b90:	f105 32ff 	add.w	r2, r5, #4294967295
 8007b94:	d03b      	beq.n	8007c0e <_dtoa_r+0xb56>
 8007b96:	3301      	adds	r3, #1
 8007b98:	e040      	b.n	8007c1c <_dtoa_r+0xb64>
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f108 0501 	add.w	r5, r8, #1
 8007ba0:	dd05      	ble.n	8007bae <_dtoa_r+0xaf6>
 8007ba2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ba6:	d0ea      	beq.n	8007b7e <_dtoa_r+0xac6>
 8007ba8:	f109 0901 	add.w	r9, r9, #1
 8007bac:	e7c4      	b.n	8007b38 <_dtoa_r+0xa80>
 8007bae:	9b02      	ldr	r3, [sp, #8]
 8007bb0:	9a04      	ldr	r2, [sp, #16]
 8007bb2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007bb6:	1aeb      	subs	r3, r5, r3
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	46a8      	mov	r8, r5
 8007bbc:	f43f af4b 	beq.w	8007a56 <_dtoa_r+0x99e>
 8007bc0:	4651      	mov	r1, sl
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	220a      	movs	r2, #10
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f000 f8b0 	bl	8007d2c <__multadd>
 8007bcc:	9b03      	ldr	r3, [sp, #12]
 8007bce:	9903      	ldr	r1, [sp, #12]
 8007bd0:	42bb      	cmp	r3, r7
 8007bd2:	4682      	mov	sl, r0
 8007bd4:	f04f 0300 	mov.w	r3, #0
 8007bd8:	f04f 020a 	mov.w	r2, #10
 8007bdc:	4620      	mov	r0, r4
 8007bde:	d104      	bne.n	8007bea <_dtoa_r+0xb32>
 8007be0:	f000 f8a4 	bl	8007d2c <__multadd>
 8007be4:	9003      	str	r0, [sp, #12]
 8007be6:	4607      	mov	r7, r0
 8007be8:	e776      	b.n	8007ad8 <_dtoa_r+0xa20>
 8007bea:	f000 f89f 	bl	8007d2c <__multadd>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	9003      	str	r0, [sp, #12]
 8007bf2:	220a      	movs	r2, #10
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f000 f898 	bl	8007d2c <__multadd>
 8007bfc:	e7f3      	b.n	8007be6 <_dtoa_r+0xb2e>
 8007bfe:	4651      	mov	r1, sl
 8007c00:	2300      	movs	r3, #0
 8007c02:	220a      	movs	r2, #10
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 f891 	bl	8007d2c <__multadd>
 8007c0a:	4682      	mov	sl, r0
 8007c0c:	e70d      	b.n	8007a2a <_dtoa_r+0x972>
 8007c0e:	9b02      	ldr	r3, [sp, #8]
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d105      	bne.n	8007c20 <_dtoa_r+0xb68>
 8007c14:	9a02      	ldr	r2, [sp, #8]
 8007c16:	f10b 0b01 	add.w	fp, fp, #1
 8007c1a:	2331      	movs	r3, #49	; 0x31
 8007c1c:	7013      	strb	r3, [r2, #0]
 8007c1e:	e6e2      	b.n	80079e6 <_dtoa_r+0x92e>
 8007c20:	4615      	mov	r5, r2
 8007c22:	e7b2      	b.n	8007b8a <_dtoa_r+0xad2>
 8007c24:	4b09      	ldr	r3, [pc, #36]	; (8007c4c <_dtoa_r+0xb94>)
 8007c26:	f7ff baae 	b.w	8007186 <_dtoa_r+0xce>
 8007c2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f47f aa88 	bne.w	8007142 <_dtoa_r+0x8a>
 8007c32:	4b07      	ldr	r3, [pc, #28]	; (8007c50 <_dtoa_r+0xb98>)
 8007c34:	f7ff baa7 	b.w	8007186 <_dtoa_r+0xce>
 8007c38:	9b04      	ldr	r3, [sp, #16]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f73f aef4 	bgt.w	8007a28 <_dtoa_r+0x970>
 8007c40:	9b07      	ldr	r3, [sp, #28]
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	f77f aef0 	ble.w	8007a28 <_dtoa_r+0x970>
 8007c48:	e6b8      	b.n	80079bc <_dtoa_r+0x904>
 8007c4a:	bf00      	nop
 8007c4c:	08008e9c 	.word	0x08008e9c
 8007c50:	08008e9e 	.word	0x08008e9e

08007c54 <_localeconv_r>:
 8007c54:	4b04      	ldr	r3, [pc, #16]	; (8007c68 <_localeconv_r+0x14>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6a18      	ldr	r0, [r3, #32]
 8007c5a:	4b04      	ldr	r3, [pc, #16]	; (8007c6c <_localeconv_r+0x18>)
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	bf08      	it	eq
 8007c60:	4618      	moveq	r0, r3
 8007c62:	30f0      	adds	r0, #240	; 0xf0
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	2000000c 	.word	0x2000000c
 8007c6c:	20000070 	.word	0x20000070

08007c70 <malloc>:
 8007c70:	4b02      	ldr	r3, [pc, #8]	; (8007c7c <malloc+0xc>)
 8007c72:	4601      	mov	r1, r0
 8007c74:	6818      	ldr	r0, [r3, #0]
 8007c76:	f000 baed 	b.w	8008254 <_malloc_r>
 8007c7a:	bf00      	nop
 8007c7c:	2000000c 	.word	0x2000000c

08007c80 <memcpy>:
 8007c80:	b510      	push	{r4, lr}
 8007c82:	1e43      	subs	r3, r0, #1
 8007c84:	440a      	add	r2, r1
 8007c86:	4291      	cmp	r1, r2
 8007c88:	d100      	bne.n	8007c8c <memcpy+0xc>
 8007c8a:	bd10      	pop	{r4, pc}
 8007c8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c94:	e7f7      	b.n	8007c86 <memcpy+0x6>

08007c96 <_Balloc>:
 8007c96:	b570      	push	{r4, r5, r6, lr}
 8007c98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	460e      	mov	r6, r1
 8007c9e:	b93d      	cbnz	r5, 8007cb0 <_Balloc+0x1a>
 8007ca0:	2010      	movs	r0, #16
 8007ca2:	f7ff ffe5 	bl	8007c70 <malloc>
 8007ca6:	6260      	str	r0, [r4, #36]	; 0x24
 8007ca8:	6045      	str	r5, [r0, #4]
 8007caa:	6085      	str	r5, [r0, #8]
 8007cac:	6005      	str	r5, [r0, #0]
 8007cae:	60c5      	str	r5, [r0, #12]
 8007cb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007cb2:	68eb      	ldr	r3, [r5, #12]
 8007cb4:	b183      	cbz	r3, 8007cd8 <_Balloc+0x42>
 8007cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007cbe:	b9b8      	cbnz	r0, 8007cf0 <_Balloc+0x5a>
 8007cc0:	2101      	movs	r1, #1
 8007cc2:	fa01 f506 	lsl.w	r5, r1, r6
 8007cc6:	1d6a      	adds	r2, r5, #5
 8007cc8:	0092      	lsls	r2, r2, #2
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 fab4 	bl	8008238 <_calloc_r>
 8007cd0:	b160      	cbz	r0, 8007cec <_Balloc+0x56>
 8007cd2:	6046      	str	r6, [r0, #4]
 8007cd4:	6085      	str	r5, [r0, #8]
 8007cd6:	e00e      	b.n	8007cf6 <_Balloc+0x60>
 8007cd8:	2221      	movs	r2, #33	; 0x21
 8007cda:	2104      	movs	r1, #4
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 faab 	bl	8008238 <_calloc_r>
 8007ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ce4:	60e8      	str	r0, [r5, #12]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e4      	bne.n	8007cb6 <_Balloc+0x20>
 8007cec:	2000      	movs	r0, #0
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	6802      	ldr	r2, [r0, #0]
 8007cf2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	6103      	str	r3, [r0, #16]
 8007cfa:	60c3      	str	r3, [r0, #12]
 8007cfc:	bd70      	pop	{r4, r5, r6, pc}

08007cfe <_Bfree>:
 8007cfe:	b570      	push	{r4, r5, r6, lr}
 8007d00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007d02:	4606      	mov	r6, r0
 8007d04:	460d      	mov	r5, r1
 8007d06:	b93c      	cbnz	r4, 8007d18 <_Bfree+0x1a>
 8007d08:	2010      	movs	r0, #16
 8007d0a:	f7ff ffb1 	bl	8007c70 <malloc>
 8007d0e:	6270      	str	r0, [r6, #36]	; 0x24
 8007d10:	6044      	str	r4, [r0, #4]
 8007d12:	6084      	str	r4, [r0, #8]
 8007d14:	6004      	str	r4, [r0, #0]
 8007d16:	60c4      	str	r4, [r0, #12]
 8007d18:	b13d      	cbz	r5, 8007d2a <_Bfree+0x2c>
 8007d1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d1c:	686a      	ldr	r2, [r5, #4]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d24:	6029      	str	r1, [r5, #0]
 8007d26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d2a:	bd70      	pop	{r4, r5, r6, pc}

08007d2c <__multadd>:
 8007d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d30:	690d      	ldr	r5, [r1, #16]
 8007d32:	461f      	mov	r7, r3
 8007d34:	4606      	mov	r6, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	f101 0e14 	add.w	lr, r1, #20
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f8de 0000 	ldr.w	r0, [lr]
 8007d42:	b281      	uxth	r1, r0
 8007d44:	fb02 7101 	mla	r1, r2, r1, r7
 8007d48:	0c0f      	lsrs	r7, r1, #16
 8007d4a:	0c00      	lsrs	r0, r0, #16
 8007d4c:	fb02 7000 	mla	r0, r2, r0, r7
 8007d50:	b289      	uxth	r1, r1
 8007d52:	3301      	adds	r3, #1
 8007d54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007d58:	429d      	cmp	r5, r3
 8007d5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007d5e:	f84e 1b04 	str.w	r1, [lr], #4
 8007d62:	dcec      	bgt.n	8007d3e <__multadd+0x12>
 8007d64:	b1d7      	cbz	r7, 8007d9c <__multadd+0x70>
 8007d66:	68a3      	ldr	r3, [r4, #8]
 8007d68:	429d      	cmp	r5, r3
 8007d6a:	db12      	blt.n	8007d92 <__multadd+0x66>
 8007d6c:	6861      	ldr	r1, [r4, #4]
 8007d6e:	4630      	mov	r0, r6
 8007d70:	3101      	adds	r1, #1
 8007d72:	f7ff ff90 	bl	8007c96 <_Balloc>
 8007d76:	6922      	ldr	r2, [r4, #16]
 8007d78:	3202      	adds	r2, #2
 8007d7a:	f104 010c 	add.w	r1, r4, #12
 8007d7e:	4680      	mov	r8, r0
 8007d80:	0092      	lsls	r2, r2, #2
 8007d82:	300c      	adds	r0, #12
 8007d84:	f7ff ff7c 	bl	8007c80 <memcpy>
 8007d88:	4621      	mov	r1, r4
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ffb7 	bl	8007cfe <_Bfree>
 8007d90:	4644      	mov	r4, r8
 8007d92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d96:	3501      	adds	r5, #1
 8007d98:	615f      	str	r7, [r3, #20]
 8007d9a:	6125      	str	r5, [r4, #16]
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007da2 <__hi0bits>:
 8007da2:	0c02      	lsrs	r2, r0, #16
 8007da4:	0412      	lsls	r2, r2, #16
 8007da6:	4603      	mov	r3, r0
 8007da8:	b9b2      	cbnz	r2, 8007dd8 <__hi0bits+0x36>
 8007daa:	0403      	lsls	r3, r0, #16
 8007dac:	2010      	movs	r0, #16
 8007dae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007db2:	bf04      	itt	eq
 8007db4:	021b      	lsleq	r3, r3, #8
 8007db6:	3008      	addeq	r0, #8
 8007db8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007dbc:	bf04      	itt	eq
 8007dbe:	011b      	lsleq	r3, r3, #4
 8007dc0:	3004      	addeq	r0, #4
 8007dc2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007dc6:	bf04      	itt	eq
 8007dc8:	009b      	lsleq	r3, r3, #2
 8007dca:	3002      	addeq	r0, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	db06      	blt.n	8007dde <__hi0bits+0x3c>
 8007dd0:	005b      	lsls	r3, r3, #1
 8007dd2:	d503      	bpl.n	8007ddc <__hi0bits+0x3a>
 8007dd4:	3001      	adds	r0, #1
 8007dd6:	4770      	bx	lr
 8007dd8:	2000      	movs	r0, #0
 8007dda:	e7e8      	b.n	8007dae <__hi0bits+0xc>
 8007ddc:	2020      	movs	r0, #32
 8007dde:	4770      	bx	lr

08007de0 <__lo0bits>:
 8007de0:	6803      	ldr	r3, [r0, #0]
 8007de2:	f013 0207 	ands.w	r2, r3, #7
 8007de6:	4601      	mov	r1, r0
 8007de8:	d00b      	beq.n	8007e02 <__lo0bits+0x22>
 8007dea:	07da      	lsls	r2, r3, #31
 8007dec:	d423      	bmi.n	8007e36 <__lo0bits+0x56>
 8007dee:	0798      	lsls	r0, r3, #30
 8007df0:	bf49      	itett	mi
 8007df2:	085b      	lsrmi	r3, r3, #1
 8007df4:	089b      	lsrpl	r3, r3, #2
 8007df6:	2001      	movmi	r0, #1
 8007df8:	600b      	strmi	r3, [r1, #0]
 8007dfa:	bf5c      	itt	pl
 8007dfc:	600b      	strpl	r3, [r1, #0]
 8007dfe:	2002      	movpl	r0, #2
 8007e00:	4770      	bx	lr
 8007e02:	b298      	uxth	r0, r3
 8007e04:	b9a8      	cbnz	r0, 8007e32 <__lo0bits+0x52>
 8007e06:	0c1b      	lsrs	r3, r3, #16
 8007e08:	2010      	movs	r0, #16
 8007e0a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e0e:	bf04      	itt	eq
 8007e10:	0a1b      	lsreq	r3, r3, #8
 8007e12:	3008      	addeq	r0, #8
 8007e14:	071a      	lsls	r2, r3, #28
 8007e16:	bf04      	itt	eq
 8007e18:	091b      	lsreq	r3, r3, #4
 8007e1a:	3004      	addeq	r0, #4
 8007e1c:	079a      	lsls	r2, r3, #30
 8007e1e:	bf04      	itt	eq
 8007e20:	089b      	lsreq	r3, r3, #2
 8007e22:	3002      	addeq	r0, #2
 8007e24:	07da      	lsls	r2, r3, #31
 8007e26:	d402      	bmi.n	8007e2e <__lo0bits+0x4e>
 8007e28:	085b      	lsrs	r3, r3, #1
 8007e2a:	d006      	beq.n	8007e3a <__lo0bits+0x5a>
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	600b      	str	r3, [r1, #0]
 8007e30:	4770      	bx	lr
 8007e32:	4610      	mov	r0, r2
 8007e34:	e7e9      	b.n	8007e0a <__lo0bits+0x2a>
 8007e36:	2000      	movs	r0, #0
 8007e38:	4770      	bx	lr
 8007e3a:	2020      	movs	r0, #32
 8007e3c:	4770      	bx	lr

08007e3e <__i2b>:
 8007e3e:	b510      	push	{r4, lr}
 8007e40:	460c      	mov	r4, r1
 8007e42:	2101      	movs	r1, #1
 8007e44:	f7ff ff27 	bl	8007c96 <_Balloc>
 8007e48:	2201      	movs	r2, #1
 8007e4a:	6144      	str	r4, [r0, #20]
 8007e4c:	6102      	str	r2, [r0, #16]
 8007e4e:	bd10      	pop	{r4, pc}

08007e50 <__multiply>:
 8007e50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e54:	4614      	mov	r4, r2
 8007e56:	690a      	ldr	r2, [r1, #16]
 8007e58:	6923      	ldr	r3, [r4, #16]
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	bfb8      	it	lt
 8007e5e:	460b      	movlt	r3, r1
 8007e60:	4689      	mov	r9, r1
 8007e62:	bfbc      	itt	lt
 8007e64:	46a1      	movlt	r9, r4
 8007e66:	461c      	movlt	r4, r3
 8007e68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e6c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007e70:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007e74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e78:	eb07 060a 	add.w	r6, r7, sl
 8007e7c:	429e      	cmp	r6, r3
 8007e7e:	bfc8      	it	gt
 8007e80:	3101      	addgt	r1, #1
 8007e82:	f7ff ff08 	bl	8007c96 <_Balloc>
 8007e86:	f100 0514 	add.w	r5, r0, #20
 8007e8a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e8e:	462b      	mov	r3, r5
 8007e90:	2200      	movs	r2, #0
 8007e92:	4543      	cmp	r3, r8
 8007e94:	d316      	bcc.n	8007ec4 <__multiply+0x74>
 8007e96:	f104 0214 	add.w	r2, r4, #20
 8007e9a:	f109 0114 	add.w	r1, r9, #20
 8007e9e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007ea2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007ea6:	9301      	str	r3, [sp, #4]
 8007ea8:	9c01      	ldr	r4, [sp, #4]
 8007eaa:	4294      	cmp	r4, r2
 8007eac:	4613      	mov	r3, r2
 8007eae:	d80c      	bhi.n	8007eca <__multiply+0x7a>
 8007eb0:	2e00      	cmp	r6, #0
 8007eb2:	dd03      	ble.n	8007ebc <__multiply+0x6c>
 8007eb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d054      	beq.n	8007f66 <__multiply+0x116>
 8007ebc:	6106      	str	r6, [r0, #16]
 8007ebe:	b003      	add	sp, #12
 8007ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec4:	f843 2b04 	str.w	r2, [r3], #4
 8007ec8:	e7e3      	b.n	8007e92 <__multiply+0x42>
 8007eca:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ece:	3204      	adds	r2, #4
 8007ed0:	f1ba 0f00 	cmp.w	sl, #0
 8007ed4:	d020      	beq.n	8007f18 <__multiply+0xc8>
 8007ed6:	46ae      	mov	lr, r5
 8007ed8:	4689      	mov	r9, r1
 8007eda:	f04f 0c00 	mov.w	ip, #0
 8007ede:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ee2:	f8be b000 	ldrh.w	fp, [lr]
 8007ee6:	b2a3      	uxth	r3, r4
 8007ee8:	fb0a b303 	mla	r3, sl, r3, fp
 8007eec:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007ef0:	f8de 4000 	ldr.w	r4, [lr]
 8007ef4:	4463      	add	r3, ip
 8007ef6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007efa:	fb0a c40b 	mla	r4, sl, fp, ip
 8007efe:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007f08:	454f      	cmp	r7, r9
 8007f0a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007f0e:	f84e 3b04 	str.w	r3, [lr], #4
 8007f12:	d8e4      	bhi.n	8007ede <__multiply+0x8e>
 8007f14:	f8ce c000 	str.w	ip, [lr]
 8007f18:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007f1c:	f1b9 0f00 	cmp.w	r9, #0
 8007f20:	d01f      	beq.n	8007f62 <__multiply+0x112>
 8007f22:	682b      	ldr	r3, [r5, #0]
 8007f24:	46ae      	mov	lr, r5
 8007f26:	468c      	mov	ip, r1
 8007f28:	f04f 0a00 	mov.w	sl, #0
 8007f2c:	f8bc 4000 	ldrh.w	r4, [ip]
 8007f30:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007f34:	fb09 b404 	mla	r4, r9, r4, fp
 8007f38:	44a2      	add	sl, r4
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007f40:	f84e 3b04 	str.w	r3, [lr], #4
 8007f44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f48:	f8be 4000 	ldrh.w	r4, [lr]
 8007f4c:	0c1b      	lsrs	r3, r3, #16
 8007f4e:	fb09 4303 	mla	r3, r9, r3, r4
 8007f52:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007f56:	4567      	cmp	r7, ip
 8007f58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f5c:	d8e6      	bhi.n	8007f2c <__multiply+0xdc>
 8007f5e:	f8ce 3000 	str.w	r3, [lr]
 8007f62:	3504      	adds	r5, #4
 8007f64:	e7a0      	b.n	8007ea8 <__multiply+0x58>
 8007f66:	3e01      	subs	r6, #1
 8007f68:	e7a2      	b.n	8007eb0 <__multiply+0x60>
	...

08007f6c <__pow5mult>:
 8007f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f70:	4615      	mov	r5, r2
 8007f72:	f012 0203 	ands.w	r2, r2, #3
 8007f76:	4606      	mov	r6, r0
 8007f78:	460f      	mov	r7, r1
 8007f7a:	d007      	beq.n	8007f8c <__pow5mult+0x20>
 8007f7c:	3a01      	subs	r2, #1
 8007f7e:	4c21      	ldr	r4, [pc, #132]	; (8008004 <__pow5mult+0x98>)
 8007f80:	2300      	movs	r3, #0
 8007f82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f86:	f7ff fed1 	bl	8007d2c <__multadd>
 8007f8a:	4607      	mov	r7, r0
 8007f8c:	10ad      	asrs	r5, r5, #2
 8007f8e:	d035      	beq.n	8007ffc <__pow5mult+0x90>
 8007f90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f92:	b93c      	cbnz	r4, 8007fa4 <__pow5mult+0x38>
 8007f94:	2010      	movs	r0, #16
 8007f96:	f7ff fe6b 	bl	8007c70 <malloc>
 8007f9a:	6270      	str	r0, [r6, #36]	; 0x24
 8007f9c:	6044      	str	r4, [r0, #4]
 8007f9e:	6084      	str	r4, [r0, #8]
 8007fa0:	6004      	str	r4, [r0, #0]
 8007fa2:	60c4      	str	r4, [r0, #12]
 8007fa4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007fa8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fac:	b94c      	cbnz	r4, 8007fc2 <__pow5mult+0x56>
 8007fae:	f240 2171 	movw	r1, #625	; 0x271
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	f7ff ff43 	bl	8007e3e <__i2b>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	6003      	str	r3, [r0, #0]
 8007fc2:	f04f 0800 	mov.w	r8, #0
 8007fc6:	07eb      	lsls	r3, r5, #31
 8007fc8:	d50a      	bpl.n	8007fe0 <__pow5mult+0x74>
 8007fca:	4639      	mov	r1, r7
 8007fcc:	4622      	mov	r2, r4
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f7ff ff3e 	bl	8007e50 <__multiply>
 8007fd4:	4639      	mov	r1, r7
 8007fd6:	4681      	mov	r9, r0
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f7ff fe90 	bl	8007cfe <_Bfree>
 8007fde:	464f      	mov	r7, r9
 8007fe0:	106d      	asrs	r5, r5, #1
 8007fe2:	d00b      	beq.n	8007ffc <__pow5mult+0x90>
 8007fe4:	6820      	ldr	r0, [r4, #0]
 8007fe6:	b938      	cbnz	r0, 8007ff8 <__pow5mult+0x8c>
 8007fe8:	4622      	mov	r2, r4
 8007fea:	4621      	mov	r1, r4
 8007fec:	4630      	mov	r0, r6
 8007fee:	f7ff ff2f 	bl	8007e50 <__multiply>
 8007ff2:	6020      	str	r0, [r4, #0]
 8007ff4:	f8c0 8000 	str.w	r8, [r0]
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	e7e4      	b.n	8007fc6 <__pow5mult+0x5a>
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008002:	bf00      	nop
 8008004:	08008fa0 	.word	0x08008fa0

08008008 <__lshift>:
 8008008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800800c:	460c      	mov	r4, r1
 800800e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008012:	6923      	ldr	r3, [r4, #16]
 8008014:	6849      	ldr	r1, [r1, #4]
 8008016:	eb0a 0903 	add.w	r9, sl, r3
 800801a:	68a3      	ldr	r3, [r4, #8]
 800801c:	4607      	mov	r7, r0
 800801e:	4616      	mov	r6, r2
 8008020:	f109 0501 	add.w	r5, r9, #1
 8008024:	42ab      	cmp	r3, r5
 8008026:	db31      	blt.n	800808c <__lshift+0x84>
 8008028:	4638      	mov	r0, r7
 800802a:	f7ff fe34 	bl	8007c96 <_Balloc>
 800802e:	2200      	movs	r2, #0
 8008030:	4680      	mov	r8, r0
 8008032:	f100 0314 	add.w	r3, r0, #20
 8008036:	4611      	mov	r1, r2
 8008038:	4552      	cmp	r2, sl
 800803a:	db2a      	blt.n	8008092 <__lshift+0x8a>
 800803c:	6920      	ldr	r0, [r4, #16]
 800803e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008042:	f104 0114 	add.w	r1, r4, #20
 8008046:	f016 021f 	ands.w	r2, r6, #31
 800804a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800804e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008052:	d022      	beq.n	800809a <__lshift+0x92>
 8008054:	f1c2 0c20 	rsb	ip, r2, #32
 8008058:	2000      	movs	r0, #0
 800805a:	680e      	ldr	r6, [r1, #0]
 800805c:	4096      	lsls	r6, r2
 800805e:	4330      	orrs	r0, r6
 8008060:	f843 0b04 	str.w	r0, [r3], #4
 8008064:	f851 0b04 	ldr.w	r0, [r1], #4
 8008068:	458e      	cmp	lr, r1
 800806a:	fa20 f00c 	lsr.w	r0, r0, ip
 800806e:	d8f4      	bhi.n	800805a <__lshift+0x52>
 8008070:	6018      	str	r0, [r3, #0]
 8008072:	b108      	cbz	r0, 8008078 <__lshift+0x70>
 8008074:	f109 0502 	add.w	r5, r9, #2
 8008078:	3d01      	subs	r5, #1
 800807a:	4638      	mov	r0, r7
 800807c:	f8c8 5010 	str.w	r5, [r8, #16]
 8008080:	4621      	mov	r1, r4
 8008082:	f7ff fe3c 	bl	8007cfe <_Bfree>
 8008086:	4640      	mov	r0, r8
 8008088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800808c:	3101      	adds	r1, #1
 800808e:	005b      	lsls	r3, r3, #1
 8008090:	e7c8      	b.n	8008024 <__lshift+0x1c>
 8008092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008096:	3201      	adds	r2, #1
 8008098:	e7ce      	b.n	8008038 <__lshift+0x30>
 800809a:	3b04      	subs	r3, #4
 800809c:	f851 2b04 	ldr.w	r2, [r1], #4
 80080a0:	f843 2f04 	str.w	r2, [r3, #4]!
 80080a4:	458e      	cmp	lr, r1
 80080a6:	d8f9      	bhi.n	800809c <__lshift+0x94>
 80080a8:	e7e6      	b.n	8008078 <__lshift+0x70>

080080aa <__mcmp>:
 80080aa:	6903      	ldr	r3, [r0, #16]
 80080ac:	690a      	ldr	r2, [r1, #16]
 80080ae:	1a9b      	subs	r3, r3, r2
 80080b0:	b530      	push	{r4, r5, lr}
 80080b2:	d10c      	bne.n	80080ce <__mcmp+0x24>
 80080b4:	0092      	lsls	r2, r2, #2
 80080b6:	3014      	adds	r0, #20
 80080b8:	3114      	adds	r1, #20
 80080ba:	1884      	adds	r4, r0, r2
 80080bc:	4411      	add	r1, r2
 80080be:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080c2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080c6:	4295      	cmp	r5, r2
 80080c8:	d003      	beq.n	80080d2 <__mcmp+0x28>
 80080ca:	d305      	bcc.n	80080d8 <__mcmp+0x2e>
 80080cc:	2301      	movs	r3, #1
 80080ce:	4618      	mov	r0, r3
 80080d0:	bd30      	pop	{r4, r5, pc}
 80080d2:	42a0      	cmp	r0, r4
 80080d4:	d3f3      	bcc.n	80080be <__mcmp+0x14>
 80080d6:	e7fa      	b.n	80080ce <__mcmp+0x24>
 80080d8:	f04f 33ff 	mov.w	r3, #4294967295
 80080dc:	e7f7      	b.n	80080ce <__mcmp+0x24>

080080de <__mdiff>:
 80080de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080e2:	460d      	mov	r5, r1
 80080e4:	4607      	mov	r7, r0
 80080e6:	4611      	mov	r1, r2
 80080e8:	4628      	mov	r0, r5
 80080ea:	4614      	mov	r4, r2
 80080ec:	f7ff ffdd 	bl	80080aa <__mcmp>
 80080f0:	1e06      	subs	r6, r0, #0
 80080f2:	d108      	bne.n	8008106 <__mdiff+0x28>
 80080f4:	4631      	mov	r1, r6
 80080f6:	4638      	mov	r0, r7
 80080f8:	f7ff fdcd 	bl	8007c96 <_Balloc>
 80080fc:	2301      	movs	r3, #1
 80080fe:	6103      	str	r3, [r0, #16]
 8008100:	6146      	str	r6, [r0, #20]
 8008102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008106:	bfa4      	itt	ge
 8008108:	4623      	movge	r3, r4
 800810a:	462c      	movge	r4, r5
 800810c:	4638      	mov	r0, r7
 800810e:	6861      	ldr	r1, [r4, #4]
 8008110:	bfa6      	itte	ge
 8008112:	461d      	movge	r5, r3
 8008114:	2600      	movge	r6, #0
 8008116:	2601      	movlt	r6, #1
 8008118:	f7ff fdbd 	bl	8007c96 <_Balloc>
 800811c:	692b      	ldr	r3, [r5, #16]
 800811e:	60c6      	str	r6, [r0, #12]
 8008120:	6926      	ldr	r6, [r4, #16]
 8008122:	f105 0914 	add.w	r9, r5, #20
 8008126:	f104 0214 	add.w	r2, r4, #20
 800812a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800812e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008132:	f100 0514 	add.w	r5, r0, #20
 8008136:	f04f 0c00 	mov.w	ip, #0
 800813a:	f852 ab04 	ldr.w	sl, [r2], #4
 800813e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008142:	fa1c f18a 	uxtah	r1, ip, sl
 8008146:	b2a3      	uxth	r3, r4
 8008148:	1ac9      	subs	r1, r1, r3
 800814a:	0c23      	lsrs	r3, r4, #16
 800814c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008150:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008154:	b289      	uxth	r1, r1
 8008156:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800815a:	45c8      	cmp	r8, r9
 800815c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008160:	4696      	mov	lr, r2
 8008162:	f845 3b04 	str.w	r3, [r5], #4
 8008166:	d8e8      	bhi.n	800813a <__mdiff+0x5c>
 8008168:	45be      	cmp	lr, r7
 800816a:	d305      	bcc.n	8008178 <__mdiff+0x9a>
 800816c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008170:	b18b      	cbz	r3, 8008196 <__mdiff+0xb8>
 8008172:	6106      	str	r6, [r0, #16]
 8008174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008178:	f85e 1b04 	ldr.w	r1, [lr], #4
 800817c:	fa1c f381 	uxtah	r3, ip, r1
 8008180:	141a      	asrs	r2, r3, #16
 8008182:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008186:	b29b      	uxth	r3, r3
 8008188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800818c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008190:	f845 3b04 	str.w	r3, [r5], #4
 8008194:	e7e8      	b.n	8008168 <__mdiff+0x8a>
 8008196:	3e01      	subs	r6, #1
 8008198:	e7e8      	b.n	800816c <__mdiff+0x8e>

0800819a <__d2b>:
 800819a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800819e:	460e      	mov	r6, r1
 80081a0:	2101      	movs	r1, #1
 80081a2:	ec59 8b10 	vmov	r8, r9, d0
 80081a6:	4615      	mov	r5, r2
 80081a8:	f7ff fd75 	bl	8007c96 <_Balloc>
 80081ac:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80081b0:	4607      	mov	r7, r0
 80081b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081b6:	bb34      	cbnz	r4, 8008206 <__d2b+0x6c>
 80081b8:	9301      	str	r3, [sp, #4]
 80081ba:	f1b8 0f00 	cmp.w	r8, #0
 80081be:	d027      	beq.n	8008210 <__d2b+0x76>
 80081c0:	a802      	add	r0, sp, #8
 80081c2:	f840 8d08 	str.w	r8, [r0, #-8]!
 80081c6:	f7ff fe0b 	bl	8007de0 <__lo0bits>
 80081ca:	9900      	ldr	r1, [sp, #0]
 80081cc:	b1f0      	cbz	r0, 800820c <__d2b+0x72>
 80081ce:	9a01      	ldr	r2, [sp, #4]
 80081d0:	f1c0 0320 	rsb	r3, r0, #32
 80081d4:	fa02 f303 	lsl.w	r3, r2, r3
 80081d8:	430b      	orrs	r3, r1
 80081da:	40c2      	lsrs	r2, r0
 80081dc:	617b      	str	r3, [r7, #20]
 80081de:	9201      	str	r2, [sp, #4]
 80081e0:	9b01      	ldr	r3, [sp, #4]
 80081e2:	61bb      	str	r3, [r7, #24]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	bf14      	ite	ne
 80081e8:	2102      	movne	r1, #2
 80081ea:	2101      	moveq	r1, #1
 80081ec:	6139      	str	r1, [r7, #16]
 80081ee:	b1c4      	cbz	r4, 8008222 <__d2b+0x88>
 80081f0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081f4:	4404      	add	r4, r0
 80081f6:	6034      	str	r4, [r6, #0]
 80081f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081fc:	6028      	str	r0, [r5, #0]
 80081fe:	4638      	mov	r0, r7
 8008200:	b003      	add	sp, #12
 8008202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800820a:	e7d5      	b.n	80081b8 <__d2b+0x1e>
 800820c:	6179      	str	r1, [r7, #20]
 800820e:	e7e7      	b.n	80081e0 <__d2b+0x46>
 8008210:	a801      	add	r0, sp, #4
 8008212:	f7ff fde5 	bl	8007de0 <__lo0bits>
 8008216:	9b01      	ldr	r3, [sp, #4]
 8008218:	617b      	str	r3, [r7, #20]
 800821a:	2101      	movs	r1, #1
 800821c:	6139      	str	r1, [r7, #16]
 800821e:	3020      	adds	r0, #32
 8008220:	e7e5      	b.n	80081ee <__d2b+0x54>
 8008222:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008226:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800822a:	6030      	str	r0, [r6, #0]
 800822c:	6918      	ldr	r0, [r3, #16]
 800822e:	f7ff fdb8 	bl	8007da2 <__hi0bits>
 8008232:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008236:	e7e1      	b.n	80081fc <__d2b+0x62>

08008238 <_calloc_r>:
 8008238:	b538      	push	{r3, r4, r5, lr}
 800823a:	fb02 f401 	mul.w	r4, r2, r1
 800823e:	4621      	mov	r1, r4
 8008240:	f000 f808 	bl	8008254 <_malloc_r>
 8008244:	4605      	mov	r5, r0
 8008246:	b118      	cbz	r0, 8008250 <_calloc_r+0x18>
 8008248:	4622      	mov	r2, r4
 800824a:	2100      	movs	r1, #0
 800824c:	f000 f882 	bl	8008354 <memset>
 8008250:	4628      	mov	r0, r5
 8008252:	bd38      	pop	{r3, r4, r5, pc}

08008254 <_malloc_r>:
 8008254:	b570      	push	{r4, r5, r6, lr}
 8008256:	1ccd      	adds	r5, r1, #3
 8008258:	f025 0503 	bic.w	r5, r5, #3
 800825c:	3508      	adds	r5, #8
 800825e:	2d0c      	cmp	r5, #12
 8008260:	bf38      	it	cc
 8008262:	250c      	movcc	r5, #12
 8008264:	2d00      	cmp	r5, #0
 8008266:	4606      	mov	r6, r0
 8008268:	db01      	blt.n	800826e <_malloc_r+0x1a>
 800826a:	42a9      	cmp	r1, r5
 800826c:	d903      	bls.n	8008276 <_malloc_r+0x22>
 800826e:	230c      	movs	r3, #12
 8008270:	6033      	str	r3, [r6, #0]
 8008272:	2000      	movs	r0, #0
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	f000 f875 	bl	8008364 <__malloc_lock>
 800827a:	4a23      	ldr	r2, [pc, #140]	; (8008308 <_malloc_r+0xb4>)
 800827c:	6814      	ldr	r4, [r2, #0]
 800827e:	4621      	mov	r1, r4
 8008280:	b991      	cbnz	r1, 80082a8 <_malloc_r+0x54>
 8008282:	4c22      	ldr	r4, [pc, #136]	; (800830c <_malloc_r+0xb8>)
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	b91b      	cbnz	r3, 8008290 <_malloc_r+0x3c>
 8008288:	4630      	mov	r0, r6
 800828a:	f000 f841 	bl	8008310 <_sbrk_r>
 800828e:	6020      	str	r0, [r4, #0]
 8008290:	4629      	mov	r1, r5
 8008292:	4630      	mov	r0, r6
 8008294:	f000 f83c 	bl	8008310 <_sbrk_r>
 8008298:	1c43      	adds	r3, r0, #1
 800829a:	d126      	bne.n	80082ea <_malloc_r+0x96>
 800829c:	230c      	movs	r3, #12
 800829e:	6033      	str	r3, [r6, #0]
 80082a0:	4630      	mov	r0, r6
 80082a2:	f000 f860 	bl	8008366 <__malloc_unlock>
 80082a6:	e7e4      	b.n	8008272 <_malloc_r+0x1e>
 80082a8:	680b      	ldr	r3, [r1, #0]
 80082aa:	1b5b      	subs	r3, r3, r5
 80082ac:	d41a      	bmi.n	80082e4 <_malloc_r+0x90>
 80082ae:	2b0b      	cmp	r3, #11
 80082b0:	d90f      	bls.n	80082d2 <_malloc_r+0x7e>
 80082b2:	600b      	str	r3, [r1, #0]
 80082b4:	50cd      	str	r5, [r1, r3]
 80082b6:	18cc      	adds	r4, r1, r3
 80082b8:	4630      	mov	r0, r6
 80082ba:	f000 f854 	bl	8008366 <__malloc_unlock>
 80082be:	f104 000b 	add.w	r0, r4, #11
 80082c2:	1d23      	adds	r3, r4, #4
 80082c4:	f020 0007 	bic.w	r0, r0, #7
 80082c8:	1ac3      	subs	r3, r0, r3
 80082ca:	d01b      	beq.n	8008304 <_malloc_r+0xb0>
 80082cc:	425a      	negs	r2, r3
 80082ce:	50e2      	str	r2, [r4, r3]
 80082d0:	bd70      	pop	{r4, r5, r6, pc}
 80082d2:	428c      	cmp	r4, r1
 80082d4:	bf0d      	iteet	eq
 80082d6:	6863      	ldreq	r3, [r4, #4]
 80082d8:	684b      	ldrne	r3, [r1, #4]
 80082da:	6063      	strne	r3, [r4, #4]
 80082dc:	6013      	streq	r3, [r2, #0]
 80082de:	bf18      	it	ne
 80082e0:	460c      	movne	r4, r1
 80082e2:	e7e9      	b.n	80082b8 <_malloc_r+0x64>
 80082e4:	460c      	mov	r4, r1
 80082e6:	6849      	ldr	r1, [r1, #4]
 80082e8:	e7ca      	b.n	8008280 <_malloc_r+0x2c>
 80082ea:	1cc4      	adds	r4, r0, #3
 80082ec:	f024 0403 	bic.w	r4, r4, #3
 80082f0:	42a0      	cmp	r0, r4
 80082f2:	d005      	beq.n	8008300 <_malloc_r+0xac>
 80082f4:	1a21      	subs	r1, r4, r0
 80082f6:	4630      	mov	r0, r6
 80082f8:	f000 f80a 	bl	8008310 <_sbrk_r>
 80082fc:	3001      	adds	r0, #1
 80082fe:	d0cd      	beq.n	800829c <_malloc_r+0x48>
 8008300:	6025      	str	r5, [r4, #0]
 8008302:	e7d9      	b.n	80082b8 <_malloc_r+0x64>
 8008304:	bd70      	pop	{r4, r5, r6, pc}
 8008306:	bf00      	nop
 8008308:	200001fc 	.word	0x200001fc
 800830c:	20000200 	.word	0x20000200

08008310 <_sbrk_r>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	4c06      	ldr	r4, [pc, #24]	; (800832c <_sbrk_r+0x1c>)
 8008314:	2300      	movs	r3, #0
 8008316:	4605      	mov	r5, r0
 8008318:	4608      	mov	r0, r1
 800831a:	6023      	str	r3, [r4, #0]
 800831c:	f000 fd5a 	bl	8008dd4 <_sbrk>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d102      	bne.n	800832a <_sbrk_r+0x1a>
 8008324:	6823      	ldr	r3, [r4, #0]
 8008326:	b103      	cbz	r3, 800832a <_sbrk_r+0x1a>
 8008328:	602b      	str	r3, [r5, #0]
 800832a:	bd38      	pop	{r3, r4, r5, pc}
 800832c:	20000474 	.word	0x20000474

08008330 <__ascii_mbtowc>:
 8008330:	b082      	sub	sp, #8
 8008332:	b901      	cbnz	r1, 8008336 <__ascii_mbtowc+0x6>
 8008334:	a901      	add	r1, sp, #4
 8008336:	b142      	cbz	r2, 800834a <__ascii_mbtowc+0x1a>
 8008338:	b14b      	cbz	r3, 800834e <__ascii_mbtowc+0x1e>
 800833a:	7813      	ldrb	r3, [r2, #0]
 800833c:	600b      	str	r3, [r1, #0]
 800833e:	7812      	ldrb	r2, [r2, #0]
 8008340:	1c10      	adds	r0, r2, #0
 8008342:	bf18      	it	ne
 8008344:	2001      	movne	r0, #1
 8008346:	b002      	add	sp, #8
 8008348:	4770      	bx	lr
 800834a:	4610      	mov	r0, r2
 800834c:	e7fb      	b.n	8008346 <__ascii_mbtowc+0x16>
 800834e:	f06f 0001 	mvn.w	r0, #1
 8008352:	e7f8      	b.n	8008346 <__ascii_mbtowc+0x16>

08008354 <memset>:
 8008354:	4402      	add	r2, r0
 8008356:	4603      	mov	r3, r0
 8008358:	4293      	cmp	r3, r2
 800835a:	d100      	bne.n	800835e <memset+0xa>
 800835c:	4770      	bx	lr
 800835e:	f803 1b01 	strb.w	r1, [r3], #1
 8008362:	e7f9      	b.n	8008358 <memset+0x4>

08008364 <__malloc_lock>:
 8008364:	4770      	bx	lr

08008366 <__malloc_unlock>:
 8008366:	4770      	bx	lr

08008368 <__ascii_wctomb>:
 8008368:	b149      	cbz	r1, 800837e <__ascii_wctomb+0x16>
 800836a:	2aff      	cmp	r2, #255	; 0xff
 800836c:	bf85      	ittet	hi
 800836e:	238a      	movhi	r3, #138	; 0x8a
 8008370:	6003      	strhi	r3, [r0, #0]
 8008372:	700a      	strbls	r2, [r1, #0]
 8008374:	f04f 30ff 	movhi.w	r0, #4294967295
 8008378:	bf98      	it	ls
 800837a:	2001      	movls	r0, #1
 800837c:	4770      	bx	lr
 800837e:	4608      	mov	r0, r1
 8008380:	4770      	bx	lr
	...

08008384 <sinf>:
 8008384:	ee10 3a10 	vmov	r3, s0
 8008388:	b507      	push	{r0, r1, r2, lr}
 800838a:	4a1d      	ldr	r2, [pc, #116]	; (8008400 <sinf+0x7c>)
 800838c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008390:	4293      	cmp	r3, r2
 8008392:	dc05      	bgt.n	80083a0 <sinf+0x1c>
 8008394:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8008404 <sinf+0x80>
 8008398:	2000      	movs	r0, #0
 800839a:	f000 fc1d 	bl	8008bd8 <__kernel_sinf>
 800839e:	e004      	b.n	80083aa <sinf+0x26>
 80083a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80083a4:	db04      	blt.n	80083b0 <sinf+0x2c>
 80083a6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80083aa:	b003      	add	sp, #12
 80083ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80083b0:	4668      	mov	r0, sp
 80083b2:	f000 f829 	bl	8008408 <__ieee754_rem_pio2f>
 80083b6:	f000 0003 	and.w	r0, r0, #3
 80083ba:	2801      	cmp	r0, #1
 80083bc:	d008      	beq.n	80083d0 <sinf+0x4c>
 80083be:	2802      	cmp	r0, #2
 80083c0:	d00d      	beq.n	80083de <sinf+0x5a>
 80083c2:	b9b0      	cbnz	r0, 80083f2 <sinf+0x6e>
 80083c4:	2001      	movs	r0, #1
 80083c6:	eddd 0a01 	vldr	s1, [sp, #4]
 80083ca:	ed9d 0a00 	vldr	s0, [sp]
 80083ce:	e7e4      	b.n	800839a <sinf+0x16>
 80083d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80083d4:	ed9d 0a00 	vldr	s0, [sp]
 80083d8:	f000 f942 	bl	8008660 <__kernel_cosf>
 80083dc:	e7e5      	b.n	80083aa <sinf+0x26>
 80083de:	2001      	movs	r0, #1
 80083e0:	eddd 0a01 	vldr	s1, [sp, #4]
 80083e4:	ed9d 0a00 	vldr	s0, [sp]
 80083e8:	f000 fbf6 	bl	8008bd8 <__kernel_sinf>
 80083ec:	eeb1 0a40 	vneg.f32	s0, s0
 80083f0:	e7db      	b.n	80083aa <sinf+0x26>
 80083f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80083f6:	ed9d 0a00 	vldr	s0, [sp]
 80083fa:	f000 f931 	bl	8008660 <__kernel_cosf>
 80083fe:	e7f5      	b.n	80083ec <sinf+0x68>
 8008400:	3f490fd8 	.word	0x3f490fd8
 8008404:	00000000 	.word	0x00000000

08008408 <__ieee754_rem_pio2f>:
 8008408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800840a:	ee10 6a10 	vmov	r6, s0
 800840e:	4b86      	ldr	r3, [pc, #536]	; (8008628 <__ieee754_rem_pio2f+0x220>)
 8008410:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8008414:	429c      	cmp	r4, r3
 8008416:	b087      	sub	sp, #28
 8008418:	4605      	mov	r5, r0
 800841a:	dc05      	bgt.n	8008428 <__ieee754_rem_pio2f+0x20>
 800841c:	2300      	movs	r3, #0
 800841e:	ed85 0a00 	vstr	s0, [r5]
 8008422:	6043      	str	r3, [r0, #4]
 8008424:	2000      	movs	r0, #0
 8008426:	e020      	b.n	800846a <__ieee754_rem_pio2f+0x62>
 8008428:	4b80      	ldr	r3, [pc, #512]	; (800862c <__ieee754_rem_pio2f+0x224>)
 800842a:	429c      	cmp	r4, r3
 800842c:	dc38      	bgt.n	80084a0 <__ieee754_rem_pio2f+0x98>
 800842e:	2e00      	cmp	r6, #0
 8008430:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8008630 <__ieee754_rem_pio2f+0x228>
 8008434:	4b7f      	ldr	r3, [pc, #508]	; (8008634 <__ieee754_rem_pio2f+0x22c>)
 8008436:	f024 040f 	bic.w	r4, r4, #15
 800843a:	dd18      	ble.n	800846e <__ieee754_rem_pio2f+0x66>
 800843c:	429c      	cmp	r4, r3
 800843e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8008442:	bf09      	itett	eq
 8008444:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8008638 <__ieee754_rem_pio2f+0x230>
 8008448:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800863c <__ieee754_rem_pio2f+0x234>
 800844c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8008450:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8008640 <__ieee754_rem_pio2f+0x238>
 8008454:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008458:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800845c:	edc0 6a00 	vstr	s13, [r0]
 8008460:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008464:	edc0 7a01 	vstr	s15, [r0, #4]
 8008468:	2001      	movs	r0, #1
 800846a:	b007      	add	sp, #28
 800846c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800846e:	429c      	cmp	r4, r3
 8008470:	ee70 7a07 	vadd.f32	s15, s0, s14
 8008474:	bf09      	itett	eq
 8008476:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8008638 <__ieee754_rem_pio2f+0x230>
 800847a:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800863c <__ieee754_rem_pio2f+0x234>
 800847e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8008482:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8008640 <__ieee754_rem_pio2f+0x238>
 8008486:	ee77 6a87 	vadd.f32	s13, s15, s14
 800848a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800848e:	edc0 6a00 	vstr	s13, [r0]
 8008492:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008496:	edc0 7a01 	vstr	s15, [r0, #4]
 800849a:	f04f 30ff 	mov.w	r0, #4294967295
 800849e:	e7e4      	b.n	800846a <__ieee754_rem_pio2f+0x62>
 80084a0:	4b68      	ldr	r3, [pc, #416]	; (8008644 <__ieee754_rem_pio2f+0x23c>)
 80084a2:	429c      	cmp	r4, r3
 80084a4:	dc71      	bgt.n	800858a <__ieee754_rem_pio2f+0x182>
 80084a6:	f000 fbdf 	bl	8008c68 <fabsf>
 80084aa:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008648 <__ieee754_rem_pio2f+0x240>
 80084ae:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80084b2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80084b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80084ba:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80084be:	ee17 0a90 	vmov	r0, s15
 80084c2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8008630 <__ieee754_rem_pio2f+0x228>
 80084c6:	eeb1 7a46 	vneg.f32	s14, s12
 80084ca:	eea7 0a27 	vfma.f32	s0, s14, s15
 80084ce:	281f      	cmp	r0, #31
 80084d0:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800863c <__ieee754_rem_pio2f+0x234>
 80084d4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80084d8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80084dc:	ee16 3a90 	vmov	r3, s13
 80084e0:	dc1c      	bgt.n	800851c <__ieee754_rem_pio2f+0x114>
 80084e2:	1e47      	subs	r7, r0, #1
 80084e4:	4959      	ldr	r1, [pc, #356]	; (800864c <__ieee754_rem_pio2f+0x244>)
 80084e6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80084ea:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 80084ee:	428a      	cmp	r2, r1
 80084f0:	d014      	beq.n	800851c <__ieee754_rem_pio2f+0x114>
 80084f2:	602b      	str	r3, [r5, #0]
 80084f4:	ed95 7a00 	vldr	s14, [r5]
 80084f8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80084fc:	2e00      	cmp	r6, #0
 80084fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008502:	ed85 0a01 	vstr	s0, [r5, #4]
 8008506:	dab0      	bge.n	800846a <__ieee754_rem_pio2f+0x62>
 8008508:	eeb1 7a47 	vneg.f32	s14, s14
 800850c:	eeb1 0a40 	vneg.f32	s0, s0
 8008510:	ed85 7a00 	vstr	s14, [r5]
 8008514:	ed85 0a01 	vstr	s0, [r5, #4]
 8008518:	4240      	negs	r0, r0
 800851a:	e7a6      	b.n	800846a <__ieee754_rem_pio2f+0x62>
 800851c:	15e4      	asrs	r4, r4, #23
 800851e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008522:	1aa2      	subs	r2, r4, r2
 8008524:	2a08      	cmp	r2, #8
 8008526:	dde4      	ble.n	80084f2 <__ieee754_rem_pio2f+0xea>
 8008528:	eddf 7a43 	vldr	s15, [pc, #268]	; 8008638 <__ieee754_rem_pio2f+0x230>
 800852c:	eef0 6a40 	vmov.f32	s13, s0
 8008530:	eee7 6a27 	vfma.f32	s13, s14, s15
 8008534:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008538:	eea7 0a27 	vfma.f32	s0, s14, s15
 800853c:	eddf 7a40 	vldr	s15, [pc, #256]	; 8008640 <__ieee754_rem_pio2f+0x238>
 8008540:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8008544:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8008548:	eef0 7a40 	vmov.f32	s15, s0
 800854c:	ee15 3a90 	vmov	r3, s11
 8008550:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008554:	1aa4      	subs	r4, r4, r2
 8008556:	2c19      	cmp	r4, #25
 8008558:	dc04      	bgt.n	8008564 <__ieee754_rem_pio2f+0x15c>
 800855a:	edc5 5a00 	vstr	s11, [r5]
 800855e:	eeb0 0a66 	vmov.f32	s0, s13
 8008562:	e7c7      	b.n	80084f4 <__ieee754_rem_pio2f+0xec>
 8008564:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8008650 <__ieee754_rem_pio2f+0x248>
 8008568:	eeb0 0a66 	vmov.f32	s0, s13
 800856c:	eea7 0a25 	vfma.f32	s0, s14, s11
 8008570:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008574:	eee7 7a25 	vfma.f32	s15, s14, s11
 8008578:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008654 <__ieee754_rem_pio2f+0x24c>
 800857c:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8008580:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008584:	ed85 7a00 	vstr	s14, [r5]
 8008588:	e7b4      	b.n	80084f4 <__ieee754_rem_pio2f+0xec>
 800858a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800858e:	db06      	blt.n	800859e <__ieee754_rem_pio2f+0x196>
 8008590:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008594:	edc0 7a01 	vstr	s15, [r0, #4]
 8008598:	edc0 7a00 	vstr	s15, [r0]
 800859c:	e742      	b.n	8008424 <__ieee754_rem_pio2f+0x1c>
 800859e:	15e2      	asrs	r2, r4, #23
 80085a0:	3a86      	subs	r2, #134	; 0x86
 80085a2:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 80085a6:	ee07 3a90 	vmov	s15, r3
 80085aa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80085ae:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8008658 <__ieee754_rem_pio2f+0x250>
 80085b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80085b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085ba:	ed8d 7a03 	vstr	s14, [sp, #12]
 80085be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80085c2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80085c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80085ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085ce:	ed8d 7a04 	vstr	s14, [sp, #16]
 80085d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80085d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80085da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085de:	edcd 7a05 	vstr	s15, [sp, #20]
 80085e2:	d11e      	bne.n	8008622 <__ieee754_rem_pio2f+0x21a>
 80085e4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80085e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ec:	bf14      	ite	ne
 80085ee:	2302      	movne	r3, #2
 80085f0:	2301      	moveq	r3, #1
 80085f2:	491a      	ldr	r1, [pc, #104]	; (800865c <__ieee754_rem_pio2f+0x254>)
 80085f4:	9101      	str	r1, [sp, #4]
 80085f6:	2102      	movs	r1, #2
 80085f8:	9100      	str	r1, [sp, #0]
 80085fa:	a803      	add	r0, sp, #12
 80085fc:	4629      	mov	r1, r5
 80085fe:	f000 f88d 	bl	800871c <__kernel_rem_pio2f>
 8008602:	2e00      	cmp	r6, #0
 8008604:	f6bf af31 	bge.w	800846a <__ieee754_rem_pio2f+0x62>
 8008608:	edd5 7a00 	vldr	s15, [r5]
 800860c:	eef1 7a67 	vneg.f32	s15, s15
 8008610:	edc5 7a00 	vstr	s15, [r5]
 8008614:	edd5 7a01 	vldr	s15, [r5, #4]
 8008618:	eef1 7a67 	vneg.f32	s15, s15
 800861c:	edc5 7a01 	vstr	s15, [r5, #4]
 8008620:	e77a      	b.n	8008518 <__ieee754_rem_pio2f+0x110>
 8008622:	2303      	movs	r3, #3
 8008624:	e7e5      	b.n	80085f2 <__ieee754_rem_pio2f+0x1ea>
 8008626:	bf00      	nop
 8008628:	3f490fd8 	.word	0x3f490fd8
 800862c:	4016cbe3 	.word	0x4016cbe3
 8008630:	3fc90f80 	.word	0x3fc90f80
 8008634:	3fc90fd0 	.word	0x3fc90fd0
 8008638:	37354400 	.word	0x37354400
 800863c:	37354443 	.word	0x37354443
 8008640:	2e85a308 	.word	0x2e85a308
 8008644:	43490f80 	.word	0x43490f80
 8008648:	3f22f984 	.word	0x3f22f984
 800864c:	080090b8 	.word	0x080090b8
 8008650:	2e85a300 	.word	0x2e85a300
 8008654:	248d3132 	.word	0x248d3132
 8008658:	43800000 	.word	0x43800000
 800865c:	08009138 	.word	0x08009138

08008660 <__kernel_cosf>:
 8008660:	ee10 3a10 	vmov	r3, s0
 8008664:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008668:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800866c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008670:	da05      	bge.n	800867e <__kernel_cosf+0x1e>
 8008672:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008676:	ee17 2a90 	vmov	r2, s15
 800867a:	2a00      	cmp	r2, #0
 800867c:	d03b      	beq.n	80086f6 <__kernel_cosf+0x96>
 800867e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008682:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 80086fc <__kernel_cosf+0x9c>
 8008686:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8008700 <__kernel_cosf+0xa0>
 800868a:	eddf 5a1e 	vldr	s11, [pc, #120]	; 8008704 <__kernel_cosf+0xa4>
 800868e:	4a1e      	ldr	r2, [pc, #120]	; (8008708 <__kernel_cosf+0xa8>)
 8008690:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008694:	4293      	cmp	r3, r2
 8008696:	ee60 0a20 	vmul.f32	s1, s0, s1
 800869a:	eee7 5a06 	vfma.f32	s11, s14, s12
 800869e:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 800870c <__kernel_cosf+0xac>
 80086a2:	eea7 6a25 	vfma.f32	s12, s14, s11
 80086a6:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8008710 <__kernel_cosf+0xb0>
 80086aa:	eee7 5a06 	vfma.f32	s11, s14, s12
 80086ae:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8008714 <__kernel_cosf+0xb4>
 80086b2:	eea7 6a25 	vfma.f32	s12, s14, s11
 80086b6:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80086ba:	ee26 6a07 	vmul.f32	s12, s12, s14
 80086be:	dc06      	bgt.n	80086ce <__kernel_cosf+0x6e>
 80086c0:	eed7 0a06 	vfnms.f32	s1, s14, s12
 80086c4:	eed7 0a25 	vfnms.f32	s1, s14, s11
 80086c8:	ee36 0ae0 	vsub.f32	s0, s13, s1
 80086cc:	4770      	bx	lr
 80086ce:	4a12      	ldr	r2, [pc, #72]	; (8008718 <__kernel_cosf+0xb8>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	bfda      	itte	le
 80086d4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80086d8:	ee07 3a90 	vmovle	s15, r3
 80086dc:	eef5 7a02 	vmovgt.f32	s15, #82	; 0x3e900000  0.2812500
 80086e0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80086e4:	eed7 0a06 	vfnms.f32	s1, s14, s12
 80086e8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80086ec:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80086f0:	ee36 0ae7 	vsub.f32	s0, s13, s15
 80086f4:	4770      	bx	lr
 80086f6:	eeb0 0a66 	vmov.f32	s0, s13
 80086fa:	4770      	bx	lr
 80086fc:	310f74f6 	.word	0x310f74f6
 8008700:	ad47d74e 	.word	0xad47d74e
 8008704:	b493f27c 	.word	0xb493f27c
 8008708:	3e999999 	.word	0x3e999999
 800870c:	37d00d01 	.word	0x37d00d01
 8008710:	bab60b61 	.word	0xbab60b61
 8008714:	3d2aaaab 	.word	0x3d2aaaab
 8008718:	3f480000 	.word	0x3f480000

0800871c <__kernel_rem_pio2f>:
 800871c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008720:	ed2d 8b04 	vpush	{d8-d9}
 8008724:	b0d7      	sub	sp, #348	; 0x15c
 8008726:	468b      	mov	fp, r1
 8008728:	9301      	str	r3, [sp, #4]
 800872a:	9964      	ldr	r1, [sp, #400]	; 0x190
 800872c:	4bcb      	ldr	r3, [pc, #812]	; (8008a5c <__kernel_rem_pio2f+0x340>)
 800872e:	9002      	str	r0, [sp, #8]
 8008730:	f853 a021 	ldr.w	sl, [r3, r1, lsl #2]
 8008734:	9b01      	ldr	r3, [sp, #4]
 8008736:	9e65      	ldr	r6, [sp, #404]	; 0x194
 8008738:	ed9f 7acc 	vldr	s14, [pc, #816]	; 8008a6c <__kernel_rem_pio2f+0x350>
 800873c:	3b01      	subs	r3, #1
 800873e:	1ed0      	subs	r0, r2, #3
 8008740:	2408      	movs	r4, #8
 8008742:	fb90 f0f4 	sdiv	r0, r0, r4
 8008746:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800874a:	1c45      	adds	r5, r0, #1
 800874c:	1ac7      	subs	r7, r0, r3
 800874e:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8008752:	eb0a 0e03 	add.w	lr, sl, r3
 8008756:	ac1a      	add	r4, sp, #104	; 0x68
 8008758:	eb06 0c87 	add.w	ip, r6, r7, lsl #2
 800875c:	2200      	movs	r2, #0
 800875e:	4572      	cmp	r2, lr
 8008760:	dd0f      	ble.n	8008782 <__kernel_rem_pio2f+0x66>
 8008762:	f50d 7e84 	add.w	lr, sp, #264	; 0x108
 8008766:	2400      	movs	r4, #0
 8008768:	4554      	cmp	r4, sl
 800876a:	dc26      	bgt.n	80087ba <__kernel_rem_pio2f+0x9e>
 800876c:	9a01      	ldr	r2, [sp, #4]
 800876e:	9f02      	ldr	r7, [sp, #8]
 8008770:	eddf 7abe 	vldr	s15, [pc, #760]	; 8008a6c <__kernel_rem_pio2f+0x350>
 8008774:	4422      	add	r2, r4
 8008776:	a91a      	add	r1, sp, #104	; 0x68
 8008778:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800877c:	f04f 0c00 	mov.w	ip, #0
 8008780:	e015      	b.n	80087ae <__kernel_rem_pio2f+0x92>
 8008782:	42d7      	cmn	r7, r2
 8008784:	bf5d      	ittte	pl
 8008786:	f85c 1022 	ldrpl.w	r1, [ip, r2, lsl #2]
 800878a:	ee07 1a90 	vmovpl	s15, r1
 800878e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8008792:	eef0 7a47 	vmovmi.f32	s15, s14
 8008796:	ece4 7a01 	vstmia	r4!, {s15}
 800879a:	3201      	adds	r2, #1
 800879c:	e7df      	b.n	800875e <__kernel_rem_pio2f+0x42>
 800879e:	ecf7 6a01 	vldmia	r7!, {s13}
 80087a2:	ed32 7a01 	vldmdb	r2!, {s14}
 80087a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80087aa:	f10c 0c01 	add.w	ip, ip, #1
 80087ae:	459c      	cmp	ip, r3
 80087b0:	ddf5      	ble.n	800879e <__kernel_rem_pio2f+0x82>
 80087b2:	ecee 7a01 	vstmia	lr!, {s15}
 80087b6:	3401      	adds	r4, #1
 80087b8:	e7d6      	b.n	8008768 <__kernel_rem_pio2f+0x4c>
 80087ba:	aa06      	add	r2, sp, #24
 80087bc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80087c0:	9204      	str	r2, [sp, #16]
 80087c2:	eddf 8aa7 	vldr	s17, [pc, #668]	; 8008a60 <__kernel_rem_pio2f+0x344>
 80087c6:	ed9f 9aa7 	vldr	s18, [pc, #668]	; 8008a64 <__kernel_rem_pio2f+0x348>
 80087ca:	eb06 0280 	add.w	r2, r6, r0, lsl #2
 80087ce:	9203      	str	r2, [sp, #12]
 80087d0:	4657      	mov	r7, sl
 80087d2:	aa56      	add	r2, sp, #344	; 0x158
 80087d4:	f107 4880 	add.w	r8, r7, #1073741824	; 0x40000000
 80087d8:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 80087dc:	f108 38ff 	add.w	r8, r8, #4294967295
 80087e0:	ed12 0a14 	vldr	s0, [r2, #-80]	; 0xffffffb0
 80087e4:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80087e8:	aa56      	add	r2, sp, #344	; 0x158
 80087ea:	eb02 0008 	add.w	r0, r2, r8
 80087ee:	384c      	subs	r0, #76	; 0x4c
 80087f0:	2200      	movs	r2, #0
 80087f2:	1abc      	subs	r4, r7, r2
 80087f4:	2c00      	cmp	r4, #0
 80087f6:	dc4a      	bgt.n	800888e <__kernel_rem_pio2f+0x172>
 80087f8:	4628      	mov	r0, r5
 80087fa:	9305      	str	r3, [sp, #20]
 80087fc:	f000 fa7e 	bl	8008cfc <scalbnf>
 8008800:	eeb0 8a40 	vmov.f32	s16, s0
 8008804:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008808:	ee28 0a00 	vmul.f32	s0, s16, s0
 800880c:	f000 fa34 	bl	8008c78 <floorf>
 8008810:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008814:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008818:	2d00      	cmp	r5, #0
 800881a:	9b05      	ldr	r3, [sp, #20]
 800881c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008820:	ee17 9a90 	vmov	r9, s15
 8008824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008828:	ee38 8a67 	vsub.f32	s16, s16, s15
 800882c:	dd44      	ble.n	80088b8 <__kernel_rem_pio2f+0x19c>
 800882e:	1e78      	subs	r0, r7, #1
 8008830:	aa06      	add	r2, sp, #24
 8008832:	f1c5 0408 	rsb	r4, r5, #8
 8008836:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800883a:	fa46 f204 	asr.w	r2, r6, r4
 800883e:	4491      	add	r9, r2
 8008840:	40a2      	lsls	r2, r4
 8008842:	1ab6      	subs	r6, r6, r2
 8008844:	aa06      	add	r2, sp, #24
 8008846:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 800884a:	f1c5 0207 	rsb	r2, r5, #7
 800884e:	4116      	asrs	r6, r2
 8008850:	2e00      	cmp	r6, #0
 8008852:	dd40      	ble.n	80088d6 <__kernel_rem_pio2f+0x1ba>
 8008854:	2400      	movs	r4, #0
 8008856:	f109 0901 	add.w	r9, r9, #1
 800885a:	4620      	mov	r0, r4
 800885c:	42a7      	cmp	r7, r4
 800885e:	dc75      	bgt.n	800894c <__kernel_rem_pio2f+0x230>
 8008860:	2d00      	cmp	r5, #0
 8008862:	dd05      	ble.n	8008870 <__kernel_rem_pio2f+0x154>
 8008864:	2d01      	cmp	r5, #1
 8008866:	f000 8086 	beq.w	8008976 <__kernel_rem_pio2f+0x25a>
 800886a:	2d02      	cmp	r5, #2
 800886c:	f000 808d 	beq.w	800898a <__kernel_rem_pio2f+0x26e>
 8008870:	2e02      	cmp	r6, #2
 8008872:	d130      	bne.n	80088d6 <__kernel_rem_pio2f+0x1ba>
 8008874:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008878:	ee30 8a48 	vsub.f32	s16, s0, s16
 800887c:	b358      	cbz	r0, 80088d6 <__kernel_rem_pio2f+0x1ba>
 800887e:	4628      	mov	r0, r5
 8008880:	9305      	str	r3, [sp, #20]
 8008882:	f000 fa3b 	bl	8008cfc <scalbnf>
 8008886:	9b05      	ldr	r3, [sp, #20]
 8008888:	ee38 8a40 	vsub.f32	s16, s16, s0
 800888c:	e023      	b.n	80088d6 <__kernel_rem_pio2f+0x1ba>
 800888e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008892:	ac06      	add	r4, sp, #24
 8008894:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800889c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80088a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80088a4:	ee10 1a10 	vmov	r1, s0
 80088a8:	ed30 0a01 	vldmdb	r0!, {s0}
 80088ac:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80088b0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80088b4:	3201      	adds	r2, #1
 80088b6:	e79c      	b.n	80087f2 <__kernel_rem_pio2f+0xd6>
 80088b8:	d105      	bne.n	80088c6 <__kernel_rem_pio2f+0x1aa>
 80088ba:	1e7a      	subs	r2, r7, #1
 80088bc:	a906      	add	r1, sp, #24
 80088be:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 80088c2:	1236      	asrs	r6, r6, #8
 80088c4:	e7c4      	b.n	8008850 <__kernel_rem_pio2f+0x134>
 80088c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80088ca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80088ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d2:	da39      	bge.n	8008948 <__kernel_rem_pio2f+0x22c>
 80088d4:	2600      	movs	r6, #0
 80088d6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80088da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088de:	f040 808d 	bne.w	80089fc <__kernel_rem_pio2f+0x2e0>
 80088e2:	1e7c      	subs	r4, r7, #1
 80088e4:	4620      	mov	r0, r4
 80088e6:	2200      	movs	r2, #0
 80088e8:	4550      	cmp	r0, sl
 80088ea:	da55      	bge.n	8008998 <__kernel_rem_pio2f+0x27c>
 80088ec:	2a00      	cmp	r2, #0
 80088ee:	d164      	bne.n	80089ba <__kernel_rem_pio2f+0x29e>
 80088f0:	2401      	movs	r4, #1
 80088f2:	f06f 0003 	mvn.w	r0, #3
 80088f6:	fb00 f204 	mul.w	r2, r0, r4
 80088fa:	9904      	ldr	r1, [sp, #16]
 80088fc:	588a      	ldr	r2, [r1, r2]
 80088fe:	2a00      	cmp	r2, #0
 8008900:	d050      	beq.n	80089a4 <__kernel_rem_pio2f+0x288>
 8008902:	aa56      	add	r2, sp, #344	; 0x158
 8008904:	4490      	add	r8, r2
 8008906:	9a01      	ldr	r2, [sp, #4]
 8008908:	a91a      	add	r1, sp, #104	; 0x68
 800890a:	443a      	add	r2, r7
 800890c:	1c78      	adds	r0, r7, #1
 800890e:	f1a8 0848 	sub.w	r8, r8, #72	; 0x48
 8008912:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8008916:	4427      	add	r7, r4
 8008918:	42b8      	cmp	r0, r7
 800891a:	f73f af5a 	bgt.w	80087d2 <__kernel_rem_pio2f+0xb6>
 800891e:	9903      	ldr	r1, [sp, #12]
 8008920:	9e02      	ldr	r6, [sp, #8]
 8008922:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008926:	9105      	str	r1, [sp, #20]
 8008928:	ee07 1a90 	vmov	s15, r1
 800892c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008930:	2400      	movs	r4, #0
 8008932:	ece2 7a01 	vstmia	r2!, {s15}
 8008936:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8008a6c <__kernel_rem_pio2f+0x350>
 800893a:	4696      	mov	lr, r2
 800893c:	429c      	cmp	r4, r3
 800893e:	dd33      	ble.n	80089a8 <__kernel_rem_pio2f+0x28c>
 8008940:	ece8 7a01 	vstmia	r8!, {s15}
 8008944:	3001      	adds	r0, #1
 8008946:	e7e7      	b.n	8008918 <__kernel_rem_pio2f+0x1fc>
 8008948:	2602      	movs	r6, #2
 800894a:	e783      	b.n	8008854 <__kernel_rem_pio2f+0x138>
 800894c:	aa06      	add	r2, sp, #24
 800894e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8008952:	b948      	cbnz	r0, 8008968 <__kernel_rem_pio2f+0x24c>
 8008954:	b12a      	cbz	r2, 8008962 <__kernel_rem_pio2f+0x246>
 8008956:	a906      	add	r1, sp, #24
 8008958:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 800895c:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8008960:	2201      	movs	r2, #1
 8008962:	3401      	adds	r4, #1
 8008964:	4610      	mov	r0, r2
 8008966:	e779      	b.n	800885c <__kernel_rem_pio2f+0x140>
 8008968:	a906      	add	r1, sp, #24
 800896a:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 800896e:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8008972:	4602      	mov	r2, r0
 8008974:	e7f5      	b.n	8008962 <__kernel_rem_pio2f+0x246>
 8008976:	1e7c      	subs	r4, r7, #1
 8008978:	aa06      	add	r2, sp, #24
 800897a:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800897e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008982:	a906      	add	r1, sp, #24
 8008984:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8008988:	e772      	b.n	8008870 <__kernel_rem_pio2f+0x154>
 800898a:	1e7c      	subs	r4, r7, #1
 800898c:	aa06      	add	r2, sp, #24
 800898e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8008992:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8008996:	e7f4      	b.n	8008982 <__kernel_rem_pio2f+0x266>
 8008998:	a906      	add	r1, sp, #24
 800899a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800899e:	3801      	subs	r0, #1
 80089a0:	430a      	orrs	r2, r1
 80089a2:	e7a1      	b.n	80088e8 <__kernel_rem_pio2f+0x1cc>
 80089a4:	3401      	adds	r4, #1
 80089a6:	e7a6      	b.n	80088f6 <__kernel_rem_pio2f+0x1da>
 80089a8:	ecf6 6a01 	vldmia	r6!, {s13}
 80089ac:	ed3e 7a01 	vldmdb	lr!, {s14}
 80089b0:	3401      	adds	r4, #1
 80089b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80089b6:	e7c1      	b.n	800893c <__kernel_rem_pio2f+0x220>
 80089b8:	3c01      	subs	r4, #1
 80089ba:	ab06      	add	r3, sp, #24
 80089bc:	3d08      	subs	r5, #8
 80089be:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d0f8      	beq.n	80089b8 <__kernel_rem_pio2f+0x29c>
 80089c6:	4628      	mov	r0, r5
 80089c8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80089cc:	f000 f996 	bl	8008cfc <scalbnf>
 80089d0:	00a3      	lsls	r3, r4, #2
 80089d2:	aa42      	add	r2, sp, #264	; 0x108
 80089d4:	3304      	adds	r3, #4
 80089d6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8008a60 <__kernel_rem_pio2f+0x344>
 80089da:	18d0      	adds	r0, r2, r3
 80089dc:	4622      	mov	r2, r4
 80089de:	2a00      	cmp	r2, #0
 80089e0:	da46      	bge.n	8008a70 <__kernel_rem_pio2f+0x354>
 80089e2:	f10d 0eb8 	add.w	lr, sp, #184	; 0xb8
 80089e6:	2200      	movs	r2, #0
 80089e8:	1aa5      	subs	r5, r4, r2
 80089ea:	d460      	bmi.n	8008aae <__kernel_rem_pio2f+0x392>
 80089ec:	a942      	add	r1, sp, #264	; 0x108
 80089ee:	4f1e      	ldr	r7, [pc, #120]	; (8008a68 <__kernel_rem_pio2f+0x34c>)
 80089f0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8008a6c <__kernel_rem_pio2f+0x350>
 80089f4:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 80089f8:	2000      	movs	r0, #0
 80089fa:	e050      	b.n	8008a9e <__kernel_rem_pio2f+0x382>
 80089fc:	4268      	negs	r0, r5
 80089fe:	eeb0 0a48 	vmov.f32	s0, s16
 8008a02:	f000 f97b 	bl	8008cfc <scalbnf>
 8008a06:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8008a64 <__kernel_rem_pio2f+0x348>
 8008a0a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a12:	db19      	blt.n	8008a48 <__kernel_rem_pio2f+0x32c>
 8008a14:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008a60 <__kernel_rem_pio2f+0x344>
 8008a18:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008a1c:	aa06      	add	r2, sp, #24
 8008a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008a22:	1c7c      	adds	r4, r7, #1
 8008a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a28:	3508      	adds	r5, #8
 8008a2a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008a32:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008a36:	ee10 3a10 	vmov	r3, s0
 8008a3a:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8008a3e:	ee17 3a90 	vmov	r3, s15
 8008a42:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008a46:	e7be      	b.n	80089c6 <__kernel_rem_pio2f+0x2aa>
 8008a48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008a4c:	aa06      	add	r2, sp, #24
 8008a4e:	ee10 3a10 	vmov	r3, s0
 8008a52:	463c      	mov	r4, r7
 8008a54:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8008a58:	e7b5      	b.n	80089c6 <__kernel_rem_pio2f+0x2aa>
 8008a5a:	bf00      	nop
 8008a5c:	0800947c 	.word	0x0800947c
 8008a60:	3b800000 	.word	0x3b800000
 8008a64:	43800000 	.word	0x43800000
 8008a68:	08009450 	.word	0x08009450
 8008a6c:	00000000 	.word	0x00000000
 8008a70:	a906      	add	r1, sp, #24
 8008a72:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8008a76:	9101      	str	r1, [sp, #4]
 8008a78:	ee07 1a90 	vmov	s15, r1
 8008a7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a80:	3a01      	subs	r2, #1
 8008a82:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008a86:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008a8a:	ed60 7a01 	vstmdb	r0!, {s15}
 8008a8e:	e7a6      	b.n	80089de <__kernel_rem_pio2f+0x2c2>
 8008a90:	ecf7 6a01 	vldmia	r7!, {s13}
 8008a94:	ecb5 7a01 	vldmia	r5!, {s14}
 8008a98:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	4550      	cmp	r0, sl
 8008aa0:	dc01      	bgt.n	8008aa6 <__kernel_rem_pio2f+0x38a>
 8008aa2:	4290      	cmp	r0, r2
 8008aa4:	ddf4      	ble.n	8008a90 <__kernel_rem_pio2f+0x374>
 8008aa6:	ecee 7a01 	vstmia	lr!, {s15}
 8008aaa:	3201      	adds	r2, #1
 8008aac:	e79c      	b.n	80089e8 <__kernel_rem_pio2f+0x2cc>
 8008aae:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008ab0:	2a03      	cmp	r2, #3
 8008ab2:	d843      	bhi.n	8008b3c <__kernel_rem_pio2f+0x420>
 8008ab4:	e8df f002 	tbb	[pc, r2]
 8008ab8:	021d1d37 	.word	0x021d1d37
 8008abc:	aa2e      	add	r2, sp, #184	; 0xb8
 8008abe:	4413      	add	r3, r2
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	dc55      	bgt.n	8008b74 <__kernel_rem_pio2f+0x458>
 8008ac8:	461a      	mov	r2, r3
 8008aca:	4620      	mov	r0, r4
 8008acc:	2801      	cmp	r0, #1
 8008ace:	dc61      	bgt.n	8008b94 <__kernel_rem_pio2f+0x478>
 8008ad0:	ed5f 7a1a 	vldr	s15, [pc, #-104]	; 8008a6c <__kernel_rem_pio2f+0x350>
 8008ad4:	2c01      	cmp	r4, #1
 8008ad6:	dc6d      	bgt.n	8008bb4 <__kernel_rem_pio2f+0x498>
 8008ad8:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8008adc:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008ae0:	2e00      	cmp	r6, #0
 8008ae2:	d16d      	bne.n	8008bc0 <__kernel_rem_pio2f+0x4a4>
 8008ae4:	edcb 6a00 	vstr	s13, [fp]
 8008ae8:	ed8b 7a01 	vstr	s14, [fp, #4]
 8008aec:	edcb 7a02 	vstr	s15, [fp, #8]
 8008af0:	e024      	b.n	8008b3c <__kernel_rem_pio2f+0x420>
 8008af2:	aa2e      	add	r2, sp, #184	; 0xb8
 8008af4:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 8008a6c <__kernel_rem_pio2f+0x350>
 8008af8:	4413      	add	r3, r2
 8008afa:	4622      	mov	r2, r4
 8008afc:	2a00      	cmp	r2, #0
 8008afe:	da2a      	bge.n	8008b56 <__kernel_rem_pio2f+0x43a>
 8008b00:	b37e      	cbz	r6, 8008b62 <__kernel_rem_pio2f+0x446>
 8008b02:	eef1 7a47 	vneg.f32	s15, s14
 8008b06:	edcb 7a00 	vstr	s15, [fp]
 8008b0a:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8008b0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008b12:	aa2f      	add	r2, sp, #188	; 0xbc
 8008b14:	2301      	movs	r3, #1
 8008b16:	429c      	cmp	r4, r3
 8008b18:	da26      	bge.n	8008b68 <__kernel_rem_pio2f+0x44c>
 8008b1a:	b10e      	cbz	r6, 8008b20 <__kernel_rem_pio2f+0x404>
 8008b1c:	eef1 7a67 	vneg.f32	s15, s15
 8008b20:	edcb 7a01 	vstr	s15, [fp, #4]
 8008b24:	e00a      	b.n	8008b3c <__kernel_rem_pio2f+0x420>
 8008b26:	aa2e      	add	r2, sp, #184	; 0xb8
 8008b28:	ed5f 7a30 	vldr	s15, [pc, #-192]	; 8008a6c <__kernel_rem_pio2f+0x350>
 8008b2c:	4413      	add	r3, r2
 8008b2e:	2c00      	cmp	r4, #0
 8008b30:	da0b      	bge.n	8008b4a <__kernel_rem_pio2f+0x42e>
 8008b32:	b10e      	cbz	r6, 8008b38 <__kernel_rem_pio2f+0x41c>
 8008b34:	eef1 7a67 	vneg.f32	s15, s15
 8008b38:	edcb 7a00 	vstr	s15, [fp]
 8008b3c:	f009 0007 	and.w	r0, r9, #7
 8008b40:	b057      	add	sp, #348	; 0x15c
 8008b42:	ecbd 8b04 	vpop	{d8-d9}
 8008b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4a:	ed33 7a01 	vldmdb	r3!, {s14}
 8008b4e:	3c01      	subs	r4, #1
 8008b50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b54:	e7eb      	b.n	8008b2e <__kernel_rem_pio2f+0x412>
 8008b56:	ed73 7a01 	vldmdb	r3!, {s15}
 8008b5a:	3a01      	subs	r2, #1
 8008b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008b60:	e7cc      	b.n	8008afc <__kernel_rem_pio2f+0x3e0>
 8008b62:	eef0 7a47 	vmov.f32	s15, s14
 8008b66:	e7ce      	b.n	8008b06 <__kernel_rem_pio2f+0x3ea>
 8008b68:	ecb2 7a01 	vldmia	r2!, {s14}
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b72:	e7d0      	b.n	8008b16 <__kernel_rem_pio2f+0x3fa>
 8008b74:	ed52 6a01 	vldr	s13, [r2, #-4]
 8008b78:	ed52 7a02 	vldr	s15, [r2, #-8]
 8008b7c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008b80:	3801      	subs	r0, #1
 8008b82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b8a:	ed62 7a01 	vstmdb	r2!, {s15}
 8008b8e:	ed02 7a01 	vstr	s14, [r2, #-4]
 8008b92:	e797      	b.n	8008ac4 <__kernel_rem_pio2f+0x3a8>
 8008b94:	ed52 6a01 	vldr	s13, [r2, #-4]
 8008b98:	ed52 7a02 	vldr	s15, [r2, #-8]
 8008b9c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008ba0:	3801      	subs	r0, #1
 8008ba2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008baa:	ed62 7a01 	vstmdb	r2!, {s15}
 8008bae:	ed02 7a01 	vstr	s14, [r2, #-4]
 8008bb2:	e78b      	b.n	8008acc <__kernel_rem_pio2f+0x3b0>
 8008bb4:	ed33 7a01 	vldmdb	r3!, {s14}
 8008bb8:	3c01      	subs	r4, #1
 8008bba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008bbe:	e789      	b.n	8008ad4 <__kernel_rem_pio2f+0x3b8>
 8008bc0:	eef1 6a66 	vneg.f32	s13, s13
 8008bc4:	eeb1 7a47 	vneg.f32	s14, s14
 8008bc8:	edcb 6a00 	vstr	s13, [fp]
 8008bcc:	ed8b 7a01 	vstr	s14, [fp, #4]
 8008bd0:	eef1 7a67 	vneg.f32	s15, s15
 8008bd4:	e78a      	b.n	8008aec <__kernel_rem_pio2f+0x3d0>
 8008bd6:	bf00      	nop

08008bd8 <__kernel_sinf>:
 8008bd8:	ee10 3a10 	vmov	r3, s0
 8008bdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008be0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008be4:	da04      	bge.n	8008bf0 <__kernel_sinf+0x18>
 8008be6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008bea:	ee17 3a90 	vmov	r3, s15
 8008bee:	b35b      	cbz	r3, 8008c48 <__kernel_sinf+0x70>
 8008bf0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008bf4:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008c4c <__kernel_sinf+0x74>
 8008bf8:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8008c50 <__kernel_sinf+0x78>
 8008bfc:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008c00:	eddf 7a14 	vldr	s15, [pc, #80]	; 8008c54 <__kernel_sinf+0x7c>
 8008c04:	eee7 7a06 	vfma.f32	s15, s14, s12
 8008c08:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8008c58 <__kernel_sinf+0x80>
 8008c0c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008c10:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008c5c <__kernel_sinf+0x84>
 8008c14:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008c18:	eee7 7a06 	vfma.f32	s15, s14, s12
 8008c1c:	b930      	cbnz	r0, 8008c2c <__kernel_sinf+0x54>
 8008c1e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8008c60 <__kernel_sinf+0x88>
 8008c22:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008c26:	eea6 0a86 	vfma.f32	s0, s13, s12
 8008c2a:	4770      	bx	lr
 8008c2c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008c30:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8008c34:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008c38:	eed7 0a27 	vfnms.f32	s1, s14, s15
 8008c3c:	eddf 7a09 	vldr	s15, [pc, #36]	; 8008c64 <__kernel_sinf+0x8c>
 8008c40:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008c44:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008c48:	4770      	bx	lr
 8008c4a:	bf00      	nop
 8008c4c:	2f2ec9d3 	.word	0x2f2ec9d3
 8008c50:	b2d72f34 	.word	0xb2d72f34
 8008c54:	3638ef1b 	.word	0x3638ef1b
 8008c58:	b9500d01 	.word	0xb9500d01
 8008c5c:	3c088889 	.word	0x3c088889
 8008c60:	be2aaaab 	.word	0xbe2aaaab
 8008c64:	3e2aaaab 	.word	0x3e2aaaab

08008c68 <fabsf>:
 8008c68:	ee10 3a10 	vmov	r3, s0
 8008c6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c70:	ee00 3a10 	vmov	s0, r3
 8008c74:	4770      	bx	lr
	...

08008c78 <floorf>:
 8008c78:	ee10 3a10 	vmov	r3, s0
 8008c7c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008c80:	0dca      	lsrs	r2, r1, #23
 8008c82:	3a7f      	subs	r2, #127	; 0x7f
 8008c84:	2a16      	cmp	r2, #22
 8008c86:	dc2a      	bgt.n	8008cde <floorf+0x66>
 8008c88:	2a00      	cmp	r2, #0
 8008c8a:	da11      	bge.n	8008cb0 <floorf+0x38>
 8008c8c:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008cf0 <floorf+0x78>
 8008c90:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008c94:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c9c:	dd05      	ble.n	8008caa <floorf+0x32>
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	da23      	bge.n	8008cea <floorf+0x72>
 8008ca2:	4a14      	ldr	r2, [pc, #80]	; (8008cf4 <floorf+0x7c>)
 8008ca4:	2900      	cmp	r1, #0
 8008ca6:	bf18      	it	ne
 8008ca8:	4613      	movne	r3, r2
 8008caa:	ee00 3a10 	vmov	s0, r3
 8008cae:	4770      	bx	lr
 8008cb0:	4911      	ldr	r1, [pc, #68]	; (8008cf8 <floorf+0x80>)
 8008cb2:	4111      	asrs	r1, r2
 8008cb4:	420b      	tst	r3, r1
 8008cb6:	d0fa      	beq.n	8008cae <floorf+0x36>
 8008cb8:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008cf0 <floorf+0x78>
 8008cbc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008cc0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cc8:	ddef      	ble.n	8008caa <floorf+0x32>
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	bfbe      	ittt	lt
 8008cce:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008cd2:	fa40 f202 	asrlt.w	r2, r0, r2
 8008cd6:	189b      	addlt	r3, r3, r2
 8008cd8:	ea23 0301 	bic.w	r3, r3, r1
 8008cdc:	e7e5      	b.n	8008caa <floorf+0x32>
 8008cde:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008ce2:	d3e4      	bcc.n	8008cae <floorf+0x36>
 8008ce4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008ce8:	4770      	bx	lr
 8008cea:	2300      	movs	r3, #0
 8008cec:	e7dd      	b.n	8008caa <floorf+0x32>
 8008cee:	bf00      	nop
 8008cf0:	7149f2ca 	.word	0x7149f2ca
 8008cf4:	bf800000 	.word	0xbf800000
 8008cf8:	007fffff 	.word	0x007fffff

08008cfc <scalbnf>:
 8008cfc:	b508      	push	{r3, lr}
 8008cfe:	ee10 2a10 	vmov	r2, s0
 8008d02:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8008d06:	ed2d 8b02 	vpush	{d8}
 8008d0a:	eef0 0a40 	vmov.f32	s1, s0
 8008d0e:	d004      	beq.n	8008d1a <scalbnf+0x1e>
 8008d10:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008d14:	d306      	bcc.n	8008d24 <scalbnf+0x28>
 8008d16:	ee70 0a00 	vadd.f32	s1, s0, s0
 8008d1a:	ecbd 8b02 	vpop	{d8}
 8008d1e:	eeb0 0a60 	vmov.f32	s0, s1
 8008d22:	bd08      	pop	{r3, pc}
 8008d24:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008d28:	d21c      	bcs.n	8008d64 <scalbnf+0x68>
 8008d2a:	4b1f      	ldr	r3, [pc, #124]	; (8008da8 <scalbnf+0xac>)
 8008d2c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008dac <scalbnf+0xb0>
 8008d30:	4298      	cmp	r0, r3
 8008d32:	ee60 0a27 	vmul.f32	s1, s0, s15
 8008d36:	db10      	blt.n	8008d5a <scalbnf+0x5e>
 8008d38:	ee10 2a90 	vmov	r2, s1
 8008d3c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8008d40:	3b19      	subs	r3, #25
 8008d42:	4403      	add	r3, r0
 8008d44:	2bfe      	cmp	r3, #254	; 0xfe
 8008d46:	dd0f      	ble.n	8008d68 <scalbnf+0x6c>
 8008d48:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8008db0 <scalbnf+0xb4>
 8008d4c:	eeb0 0a48 	vmov.f32	s0, s16
 8008d50:	f000 f834 	bl	8008dbc <copysignf>
 8008d54:	ee60 0a08 	vmul.f32	s1, s0, s16
 8008d58:	e7df      	b.n	8008d1a <scalbnf+0x1e>
 8008d5a:	eddf 7a16 	vldr	s15, [pc, #88]	; 8008db4 <scalbnf+0xb8>
 8008d5e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8008d62:	e7da      	b.n	8008d1a <scalbnf+0x1e>
 8008d64:	0ddb      	lsrs	r3, r3, #23
 8008d66:	e7ec      	b.n	8008d42 <scalbnf+0x46>
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	dd06      	ble.n	8008d7a <scalbnf+0x7e>
 8008d6c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008d70:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8008d74:	ee00 3a90 	vmov	s1, r3
 8008d78:	e7cf      	b.n	8008d1a <scalbnf+0x1e>
 8008d7a:	f113 0f16 	cmn.w	r3, #22
 8008d7e:	da06      	bge.n	8008d8e <scalbnf+0x92>
 8008d80:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008d84:	4298      	cmp	r0, r3
 8008d86:	dcdf      	bgt.n	8008d48 <scalbnf+0x4c>
 8008d88:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8008db4 <scalbnf+0xb8>
 8008d8c:	e7de      	b.n	8008d4c <scalbnf+0x50>
 8008d8e:	3319      	adds	r3, #25
 8008d90:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008d94:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8008d98:	eddf 7a07 	vldr	s15, [pc, #28]	; 8008db8 <scalbnf+0xbc>
 8008d9c:	ee07 3a10 	vmov	s14, r3
 8008da0:	ee67 0a27 	vmul.f32	s1, s14, s15
 8008da4:	e7b9      	b.n	8008d1a <scalbnf+0x1e>
 8008da6:	bf00      	nop
 8008da8:	ffff3cb0 	.word	0xffff3cb0
 8008dac:	4c000000 	.word	0x4c000000
 8008db0:	7149f2ca 	.word	0x7149f2ca
 8008db4:	0da24260 	.word	0x0da24260
 8008db8:	33000000 	.word	0x33000000

08008dbc <copysignf>:
 8008dbc:	ee10 3a10 	vmov	r3, s0
 8008dc0:	ee10 2a90 	vmov	r2, s1
 8008dc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008dc8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	ee00 3a10 	vmov	s0, r3
 8008dd2:	4770      	bx	lr

08008dd4 <_sbrk>:
 8008dd4:	4b04      	ldr	r3, [pc, #16]	; (8008de8 <_sbrk+0x14>)
 8008dd6:	6819      	ldr	r1, [r3, #0]
 8008dd8:	4602      	mov	r2, r0
 8008dda:	b909      	cbnz	r1, 8008de0 <_sbrk+0xc>
 8008ddc:	4903      	ldr	r1, [pc, #12]	; (8008dec <_sbrk+0x18>)
 8008dde:	6019      	str	r1, [r3, #0]
 8008de0:	6818      	ldr	r0, [r3, #0]
 8008de2:	4402      	add	r2, r0
 8008de4:	601a      	str	r2, [r3, #0]
 8008de6:	4770      	bx	lr
 8008de8:	20000204 	.word	0x20000204
 8008dec:	20000478 	.word	0x20000478

08008df0 <_init>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr

08008dfc <_fini>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr
