Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Jun  3 15:43:54 2025
| Host         : bowang1308-Precision-M4800 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file SPI_Master_With_Multi_CS_control_sets_placed.rpt
| Design       : SPI_Master_With_Multi_CS
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              23 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+-------------------------+------------------+----------------+--------------+
|   Clock Signal   |                Enable Signal               |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------+-------------------------+------------------+----------------+--------------+
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[2]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/o_SPI_MOSI_i_1_n_0         | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[3]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/o_RX_DV5_out               | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[5]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[6]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[4]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[7]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/p_0_in[1]                  | SPI_Master_Inst/i_Rst_L |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG |                                            |                         |                1 |              2 |         2.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/E[0]                       | SPI_Master_Inst/i_Rst_L |                1 |              4 |         4.00 |
|  i_Clk_IBUF_BUFG | SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0 | SPI_Master_Inst/i_Rst_L |                2 |              5 |         2.50 |
|  i_Clk_IBUF_BUFG | i_TX_DV_IBUF                               | SPI_Master_Inst/i_Rst_L |                2 |              8 |         4.00 |
|  i_Clk_IBUF_BUFG |                                            | SPI_Master_Inst/i_Rst_L |               12 |             23 |         1.92 |
+------------------+--------------------------------------------+-------------------------+------------------+----------------+--------------+


