
*** Running vivado
    with args -log MULTIPLEXOR_VIO.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MULTIPLEXOR_VIO.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MULTIPLEXOR_VIO.tcl -notrace
Command: link_design -top MULTIPLEXOR_VIO -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'multiplexor_vio'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: multiplexor_vio UUID: fa3e5ebc-86f3-5e0c-be08-d5bbd8158312 
Parsing XDC File [c:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'multiplexor_vio'
Finished Parsing XDC File [c:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'multiplexor_vio'
Parsing XDC File [C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 623.453 ; gain = 326.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 636.188 ; gain = 12.715
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "e8f9b5324a43a5f9".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1222.039 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 9fec49a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1222.039 ; gain = 37.477

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1038e4523

Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1222.039 ; gain = 37.477
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16c6b3b7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1222.039 ; gain = 37.477
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: c7615956

Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1222.039 ; gain = 37.477
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_i_IBUF_BUFG_inst to drive 742 load(s) on clock net clk_i_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: a77e7c97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1222.039 ; gain = 37.477
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: a77e7c97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1222.039 ; gain = 37.477
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: a77e7c97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1222.039 ; gain = 37.477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1222.039 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a77e7c97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1222.039 ; gain = 37.477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e2cfc207

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1222.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1222.039 ; gain = 598.586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1222.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.runs/impl_1/MULTIPLEXOR_VIO_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MULTIPLEXOR_VIO_drc_opted.rpt -pb MULTIPLEXOR_VIO_drc_opted.pb -rpx MULTIPLEXOR_VIO_drc_opted.rpx
Command: report_drc -file MULTIPLEXOR_VIO_drc_opted.rpt -pb MULTIPLEXOR_VIO_drc_opted.pb -rpx MULTIPLEXOR_VIO_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.runs/impl_1/MULTIPLEXOR_VIO_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1222.039 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6d92070a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1222.039 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178b1ab82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c4fd4355

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c4fd4355

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.039 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c4fd4355

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b9ae5c50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b9ae5c50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd644d8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17dfb2e51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17dfb2e51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2017d8a9c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c2532e58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c2532e58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.039 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c2532e58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1698612

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1698612

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.429. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11a4ccf48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11a4ccf48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11a4ccf48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11a4ccf48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f1aa8008

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f1aa8008

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000
Ending Placer Task | Checksum: 9a702e7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.039 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1229.277 ; gain = 7.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.runs/impl_1/MULTIPLEXOR_VIO_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MULTIPLEXOR_VIO_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1229.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MULTIPLEXOR_VIO_utilization_placed.rpt -pb MULTIPLEXOR_VIO_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1229.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MULTIPLEXOR_VIO_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1229.277 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 31b71866 ConstDB: 0 ShapeSum: 68b91617 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e3b5422e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1285.711 ; gain = 56.434
Post Restoration Checksum: NetGraph: 3a2a481d NumContArr: a98afa11 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e3b5422e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1285.711 ; gain = 56.434

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e3b5422e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.719 ; gain = 62.441

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e3b5422e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.719 ; gain = 62.441
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b159044a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1296.387 ; gain = 67.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.398 | TNS=0.000  | WHS=-0.163 | THS=-21.134|

Phase 2 Router Initialization | Checksum: 15a59f538

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1936ed184

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.867 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13fcba2ab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.867 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e68a3590

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109
Phase 4 Rip-up And Reroute | Checksum: e68a3590

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1673ebc1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.016 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1673ebc1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1673ebc1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109
Phase 5 Delay and Skew Optimization | Checksum: 1673ebc1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1088a16fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.016 | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 142be01f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109
Phase 6 Post Hold Fix | Checksum: 142be01f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.48536 %
  Global Horizontal Routing Utilization  = 0.638097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f9fbc62

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.387 ; gain = 67.109

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f9fbc62

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.641 ; gain = 67.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1443e58a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.641 ; gain = 67.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.016 | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1443e58a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.641 ; gain = 67.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.641 ; gain = 67.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1296.641 ; gain = 67.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.886 . Memory (MB): peak = 1303.320 ; gain = 6.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.runs/impl_1/MULTIPLEXOR_VIO_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MULTIPLEXOR_VIO_drc_routed.rpt -pb MULTIPLEXOR_VIO_drc_routed.pb -rpx MULTIPLEXOR_VIO_drc_routed.rpx
Command: report_drc -file MULTIPLEXOR_VIO_drc_routed.rpt -pb MULTIPLEXOR_VIO_drc_routed.pb -rpx MULTIPLEXOR_VIO_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.runs/impl_1/MULTIPLEXOR_VIO_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file MULTIPLEXOR_VIO_methodology_drc_routed.rpt -pb MULTIPLEXOR_VIO_methodology_drc_routed.pb -rpx MULTIPLEXOR_VIO_methodology_drc_routed.rpx
Command: report_methodology -file MULTIPLEXOR_VIO_methodology_drc_routed.rpt -pb MULTIPLEXOR_VIO_methodology_drc_routed.pb -rpx MULTIPLEXOR_VIO_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/royer.sanabria/Desktop/ROYER/FPGA/Proyecto/Codigos/Simulacion/ALU/ALU.runs/impl_1/MULTIPLEXOR_VIO_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.859 ; gain = 1.539
INFO: [runtcl-4] Executing : report_power -file MULTIPLEXOR_VIO_power_routed.rpt -pb MULTIPLEXOR_VIO_power_summary_routed.pb -rpx MULTIPLEXOR_VIO_power_routed.rpx
Command: report_power -file MULTIPLEXOR_VIO_power_routed.rpt -pb MULTIPLEXOR_VIO_power_summary_routed.pb -rpx MULTIPLEXOR_VIO_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MULTIPLEXOR_VIO_route_status.rpt -pb MULTIPLEXOR_VIO_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MULTIPLEXOR_VIO_timing_summary_routed.rpt -pb MULTIPLEXOR_VIO_timing_summary_routed.pb -rpx MULTIPLEXOR_VIO_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MULTIPLEXOR_VIO_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file MULTIPLEXOR_VIO_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force MULTIPLEXOR_VIO.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net MULTIPLEXOR_INST/m_Cout_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin MULTIPLEXOR_INST/m_Cout_reg[0]_i_2/O, cell MULTIPLEXOR_INST/m_Cout_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], and dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MULTIPLEXOR_VIO.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1734.934 ; gain = 403.629
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 23:28:33 2024...

*** Running vivado
    with args -log MULTIPLEXOR_VIO.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MULTIPLEXOR_VIO.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MULTIPLEXOR_VIO.tcl -notrace
Command: open_checkpoint MULTIPLEXOR_VIO_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 230.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1102.406 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1102.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 1102.406 ; gain = 871.938
Command: write_bitstream -force MULTIPLEXOR_VIO.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net MULTIPLEXOR_INST/m_Cout_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin MULTIPLEXOR_INST/m_Cout_reg[0]_i_2/O, cell MULTIPLEXOR_INST/m_Cout_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], and dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MULTIPLEXOR_VIO.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1567.609 ; gain = 465.203
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 00:52:48 2024...
