

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'
================================================================
* Date:           Sun Sep 15 03:58:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_4  |       52|       52|        47|          2|          2|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 2, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 50 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln74_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_42"   --->   Operation 51 'read' 'sext_ln74_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln74_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_41"   --->   Operation 52 'read' 'sext_ln74_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln74_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_40"   --->   Operation 53 'read' 'sext_ln74_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln74_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_39"   --->   Operation 54 'read' 'sext_ln74_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln74_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_38"   --->   Operation 55 'read' 'sext_ln74_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln74_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_37"   --->   Operation 56 'read' 'sext_ln74_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln74_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_36"   --->   Operation 57 'read' 'sext_ln74_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln74_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_35"   --->   Operation 58 'read' 'sext_ln74_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln74_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_34"   --->   Operation 59 'read' 'sext_ln74_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln74_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_33"   --->   Operation 60 'read' 'sext_ln74_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln74_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_32"   --->   Operation 61 'read' 'sext_ln74_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln74_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_31"   --->   Operation 62 'read' 'sext_ln74_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln74_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_30"   --->   Operation 63 'read' 'sext_ln74_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln74_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_29"   --->   Operation 64 'read' 'sext_ln74_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln74_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_28"   --->   Operation 65 'read' 'sext_ln74_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln74_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_27"   --->   Operation 66 'read' 'sext_ln74_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln74_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_26"   --->   Operation 67 'read' 'sext_ln74_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln74_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_25"   --->   Operation 68 'read' 'sext_ln74_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln74_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_24"   --->   Operation 69 'read' 'sext_ln74_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln74_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_23"   --->   Operation 70 'read' 'sext_ln74_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln74_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_22"   --->   Operation 71 'read' 'sext_ln74_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln74_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_21"   --->   Operation 72 'read' 'sext_ln74_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln74_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_20"   --->   Operation 73 'read' 'sext_ln74_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln74_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_19"   --->   Operation 74 'read' 'sext_ln74_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln74_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_18"   --->   Operation 75 'read' 'sext_ln74_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln74_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_17"   --->   Operation 76 'read' 'sext_ln74_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln74_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_16"   --->   Operation 77 'read' 'sext_ln74_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln74_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_15"   --->   Operation 78 'read' 'sext_ln74_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln74_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_14"   --->   Operation 79 'read' 'sext_ln74_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln74_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_13"   --->   Operation 80 'read' 'sext_ln74_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln74_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_12"   --->   Operation 81 'read' 'sext_ln74_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln74_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_11"   --->   Operation 82 'read' 'sext_ln74_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln74_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_10"   --->   Operation 83 'read' 'sext_ln74_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln74_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_9"   --->   Operation 84 'read' 'sext_ln74_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln74_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_8"   --->   Operation 85 'read' 'sext_ln74_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln74_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_7"   --->   Operation 86 'read' 'sext_ln74_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln74_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_6"   --->   Operation 87 'read' 'sext_ln74_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln74_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_5"   --->   Operation 88 'read' 'sext_ln74_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln74_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_4"   --->   Operation 89 'read' 'sext_ln74_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln74_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_3"   --->   Operation 90 'read' 'sext_ln74_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln74_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_2"   --->   Operation 91 'read' 'sext_ln74_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln74_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_1"   --->   Operation 92 'read' 'sext_ln74_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74"   --->   Operation 93 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 94 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln74_42_cast = sext i16 %sext_ln74_42_read"   --->   Operation 95 'sext' 'sext_ln74_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln74_41_cast = sext i16 %sext_ln74_41_read"   --->   Operation 96 'sext' 'sext_ln74_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln74_40_cast = sext i16 %sext_ln74_40_read"   --->   Operation 97 'sext' 'sext_ln74_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln74_39_cast = sext i16 %sext_ln74_39_read"   --->   Operation 98 'sext' 'sext_ln74_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln74_38_cast = sext i16 %sext_ln74_38_read"   --->   Operation 99 'sext' 'sext_ln74_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln74_37_cast = sext i16 %sext_ln74_37_read"   --->   Operation 100 'sext' 'sext_ln74_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln74_36_cast = sext i16 %sext_ln74_36_read"   --->   Operation 101 'sext' 'sext_ln74_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln74_35_cast = sext i16 %sext_ln74_35_read"   --->   Operation 102 'sext' 'sext_ln74_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln74_34_cast = sext i16 %sext_ln74_34_read"   --->   Operation 103 'sext' 'sext_ln74_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln74_33_cast = sext i16 %sext_ln74_33_read"   --->   Operation 104 'sext' 'sext_ln74_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln74_32_cast = sext i16 %sext_ln74_32_read"   --->   Operation 105 'sext' 'sext_ln74_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln74_31_cast = sext i16 %sext_ln74_31_read"   --->   Operation 106 'sext' 'sext_ln74_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln74_30_cast = sext i16 %sext_ln74_30_read"   --->   Operation 107 'sext' 'sext_ln74_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln74_29_cast = sext i16 %sext_ln74_29_read"   --->   Operation 108 'sext' 'sext_ln74_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln74_28_cast = sext i16 %sext_ln74_28_read"   --->   Operation 109 'sext' 'sext_ln74_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln74_27_cast = sext i16 %sext_ln74_27_read"   --->   Operation 110 'sext' 'sext_ln74_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln74_26_cast = sext i16 %sext_ln74_26_read"   --->   Operation 111 'sext' 'sext_ln74_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln74_25_cast = sext i16 %sext_ln74_25_read"   --->   Operation 112 'sext' 'sext_ln74_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln74_24_cast = sext i16 %sext_ln74_24_read"   --->   Operation 113 'sext' 'sext_ln74_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln74_23_cast = sext i16 %sext_ln74_23_read"   --->   Operation 114 'sext' 'sext_ln74_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln74_22_cast = sext i16 %sext_ln74_22_read"   --->   Operation 115 'sext' 'sext_ln74_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln74_21_cast = sext i16 %sext_ln74_21_read"   --->   Operation 116 'sext' 'sext_ln74_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln74_20_cast = sext i16 %sext_ln74_20_read"   --->   Operation 117 'sext' 'sext_ln74_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln74_19_cast = sext i16 %sext_ln74_19_read"   --->   Operation 118 'sext' 'sext_ln74_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln74_18_cast = sext i16 %sext_ln74_18_read"   --->   Operation 119 'sext' 'sext_ln74_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln74_17_cast = sext i16 %sext_ln74_17_read"   --->   Operation 120 'sext' 'sext_ln74_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln74_16_cast = sext i16 %sext_ln74_16_read"   --->   Operation 121 'sext' 'sext_ln74_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln74_15_cast = sext i16 %sext_ln74_15_read"   --->   Operation 122 'sext' 'sext_ln74_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln74_14_cast = sext i16 %sext_ln74_14_read"   --->   Operation 123 'sext' 'sext_ln74_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln74_13_cast = sext i16 %sext_ln74_13_read"   --->   Operation 124 'sext' 'sext_ln74_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln74_12_cast = sext i16 %sext_ln74_12_read"   --->   Operation 125 'sext' 'sext_ln74_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln74_11_cast = sext i16 %sext_ln74_11_read"   --->   Operation 126 'sext' 'sext_ln74_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln74_10_cast = sext i16 %sext_ln74_10_read"   --->   Operation 127 'sext' 'sext_ln74_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln74_9_cast = sext i16 %sext_ln74_9_read"   --->   Operation 128 'sext' 'sext_ln74_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln74_8_cast = sext i16 %sext_ln74_8_read"   --->   Operation 129 'sext' 'sext_ln74_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln74_7_cast = sext i16 %sext_ln74_7_read"   --->   Operation 130 'sext' 'sext_ln74_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln74_6_cast = sext i16 %sext_ln74_6_read"   --->   Operation 131 'sext' 'sext_ln74_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln74_5_cast = sext i16 %sext_ln74_5_read"   --->   Operation 132 'sext' 'sext_ln74_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln74_4_cast = sext i16 %sext_ln74_4_read"   --->   Operation 133 'sext' 'sext_ln74_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln74_3_cast = sext i16 %sext_ln74_3_read"   --->   Operation 134 'sext' 'sext_ln74_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln74_2_cast = sext i16 %sext_ln74_2_read"   --->   Operation 135 'sext' 'sext_ln74_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln74_1_cast = sext i16 %sext_ln74_1_read"   --->   Operation 136 'sext' 'sext_ln74_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i16 %sext_ln74_read"   --->   Operation 137 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond56"   --->   Operation 139 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [nn.cpp:70]   --->   Operation 140 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i3 %i" [nn.cpp:70]   --->   Operation 141 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.68ns)   --->   "%icmp_ln70 = icmp_eq  i3 %i, i3 4" [nn.cpp:70]   --->   Operation 142 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.68ns)   --->   "%add_ln70_1 = add i3 %i, i3 1" [nn.cpp:70]   --->   Operation 144 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body68, void %for.inc89.exitStub" [nn.cpp:70]   --->   Operation 145 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i3 %i" [nn.cpp:70]   --->   Operation 146 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i15 %layer1_weight_tile, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 147 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 148 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i15 %layer1_weight_tile_1, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 149 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 150 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i15 %layer1_weight_tile_2, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 151 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 152 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_1 : Operation 153 [1/1] (1.84ns)   --->   "%switch_ln77 = switch i2 %trunc_ln70, void %arrayidx85.case.3, i2 0, void %arrayidx85.case.0, i2 1, void %arrayidx85.case.1, i2 2, void %arrayidx85.case.2" [nn.cpp:77]   --->   Operation 153 'switch' 'switch_ln77' <Predicate = (!icmp_ln70)> <Delay = 1.84>
ST_1 : Operation 154 [1/1] (1.61ns)   --->   "%store_ln70 = store i3 %add_ln70_1, i3 %i_1" [nn.cpp:70]   --->   Operation 154 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.cond56" [nn.cpp:70]   --->   Operation 155 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 156 [1/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 156 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_2 : Operation 157 [1/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 157 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln74_44 = sext i15 %layer1_weight_tile_1_load" [nn.cpp:74]   --->   Operation 158 'sext' 'sext_ln74_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 159 [3/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_44, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 159 'mul' 'mul_ln74_1' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 160 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln74_43 = sext i15 %layer1_weight_tile_load" [nn.cpp:74]   --->   Operation 161 'sext' 'sext_ln74_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (5.57ns)   --->   "%mul_ln74 = mul i24 %sext_ln74_43, i24 %sext_ln74_cast" [nn.cpp:74]   --->   Operation 162 'mul' 'mul_ln74' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [2/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_44, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 163 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 164 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln74_45 = sext i15 %layer1_weight_tile_2_load" [nn.cpp:74]   --->   Operation 165 'sext' 'sext_ln74_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_45, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 166 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i15 %layer1_weight_tile_3, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 167 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 168 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4_addr = getelementptr i15 %layer1_weight_tile_4, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 169 'getelementptr' 'layer1_weight_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (2.15ns)   --->   "%layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr" [nn.cpp:74]   --->   Operation 170 'load' 'layer1_weight_tile_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_44, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 171 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:74]   --->   Operation 172 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 173 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_45, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 174 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 175 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln74_46 = sext i15 %layer1_weight_tile_3_load" [nn.cpp:74]   --->   Operation 176 'sext' 'sext_ln74_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_46, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 177 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/2] (2.15ns)   --->   "%layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr" [nn.cpp:74]   --->   Operation 178 'load' 'layer1_weight_tile_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 179 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 179 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_45, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 180 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 181 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln74_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:74]   --->   Operation 182 'bitconcatenate' 'shl_ln74_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 183 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_46, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 184 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln74_47 = sext i15 %layer1_weight_tile_4_load" [nn.cpp:74]   --->   Operation 185 'sext' 'sext_ln74_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_47, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 186 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5_addr = getelementptr i15 %layer1_weight_tile_5, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 187 'getelementptr' 'layer1_weight_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (2.15ns)   --->   "%layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr" [nn.cpp:74]   --->   Operation 188 'load' 'layer1_weight_tile_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6_addr = getelementptr i15 %layer1_weight_tile_6, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 189 'getelementptr' 'layer1_weight_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [2/2] (2.15ns)   --->   "%layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr" [nn.cpp:74]   --->   Operation 190 'load' 'layer1_weight_tile_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 191 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 191 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_46, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 192 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_1, i32 8, i32 23" [nn.cpp:74]   --->   Operation 193 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln74_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:74]   --->   Operation 194 'bitconcatenate' 'shl_ln74_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 195 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_47, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 196 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/2] (2.15ns)   --->   "%layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr" [nn.cpp:74]   --->   Operation 197 'load' 'layer1_weight_tile_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln74_48 = sext i15 %layer1_weight_tile_5_load" [nn.cpp:74]   --->   Operation 198 'sext' 'sext_ln74_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_48, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 199 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/2] (2.15ns)   --->   "%layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr" [nn.cpp:74]   --->   Operation 200 'load' 'layer1_weight_tile_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 201 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 201 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_47, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 202 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_2, i32 8, i32 23" [nn.cpp:74]   --->   Operation 203 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln74_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:74]   --->   Operation 204 'bitconcatenate' 'shl_ln74_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4" [nn.cpp:74]   --->   Operation 205 'add' 'add_ln74_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_48, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 206 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln74_49 = sext i15 %layer1_weight_tile_6_load" [nn.cpp:74]   --->   Operation 207 'sext' 'sext_ln74_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_49, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 208 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7_addr = getelementptr i15 %layer1_weight_tile_7, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 209 'getelementptr' 'layer1_weight_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [2/2] (2.15ns)   --->   "%layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr" [nn.cpp:74]   --->   Operation 210 'load' 'layer1_weight_tile_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8_addr = getelementptr i15 %layer1_weight_tile_8, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 211 'getelementptr' 'layer1_weight_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [2/2] (2.15ns)   --->   "%layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr" [nn.cpp:74]   --->   Operation 212 'load' 'layer1_weight_tile_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 213 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4" [nn.cpp:74]   --->   Operation 213 'add' 'add_ln74_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 214 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_48, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 214 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_3, i32 8, i32 23" [nn.cpp:74]   --->   Operation 215 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln74_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:74]   --->   Operation 216 'bitconcatenate' 'shl_ln74_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5" [nn.cpp:74]   --->   Operation 217 'add' 'add_ln74_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 218 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_49, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 218 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/2] (2.15ns)   --->   "%layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr" [nn.cpp:74]   --->   Operation 219 'load' 'layer1_weight_tile_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln74_50 = sext i15 %layer1_weight_tile_7_load" [nn.cpp:74]   --->   Operation 220 'sext' 'sext_ln74_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_50, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 221 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 222 [1/2] (2.15ns)   --->   "%layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr" [nn.cpp:74]   --->   Operation 222 'load' 'layer1_weight_tile_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5" [nn.cpp:74]   --->   Operation 223 'add' 'add_ln74_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_49, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 224 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_4, i32 8, i32 23" [nn.cpp:74]   --->   Operation 225 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln74_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:74]   --->   Operation 226 'bitconcatenate' 'shl_ln74_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6" [nn.cpp:74]   --->   Operation 227 'add' 'add_ln74_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_50, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 228 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln74_51 = sext i15 %layer1_weight_tile_8_load" [nn.cpp:74]   --->   Operation 229 'sext' 'sext_ln74_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_51, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 230 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9_addr = getelementptr i15 %layer1_weight_tile_9, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 231 'getelementptr' 'layer1_weight_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [2/2] (2.15ns)   --->   "%layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr" [nn.cpp:74]   --->   Operation 232 'load' 'layer1_weight_tile_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10_addr = getelementptr i15 %layer1_weight_tile_10, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 233 'getelementptr' 'layer1_weight_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [2/2] (2.15ns)   --->   "%layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr" [nn.cpp:74]   --->   Operation 234 'load' 'layer1_weight_tile_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 235 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6" [nn.cpp:74]   --->   Operation 235 'add' 'add_ln74_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_50, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 236 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_5, i32 8, i32 23" [nn.cpp:74]   --->   Operation 237 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln74_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:74]   --->   Operation 238 'bitconcatenate' 'shl_ln74_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7" [nn.cpp:74]   --->   Operation 239 'add' 'add_ln74_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 240 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_51, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 240 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 241 [1/2] (2.15ns)   --->   "%layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr" [nn.cpp:74]   --->   Operation 241 'load' 'layer1_weight_tile_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln74_52 = sext i15 %layer1_weight_tile_9_load" [nn.cpp:74]   --->   Operation 242 'sext' 'sext_ln74_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_52, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 243 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 244 [1/2] (2.15ns)   --->   "%layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr" [nn.cpp:74]   --->   Operation 244 'load' 'layer1_weight_tile_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 245 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7" [nn.cpp:74]   --->   Operation 245 'add' 'add_ln74_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 246 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_51, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 246 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_6, i32 8, i32 23" [nn.cpp:74]   --->   Operation 247 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln74_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:74]   --->   Operation 248 'bitconcatenate' 'shl_ln74_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8" [nn.cpp:74]   --->   Operation 249 'add' 'add_ln74_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_52, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 250 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln74_53 = sext i15 %layer1_weight_tile_10_load" [nn.cpp:74]   --->   Operation 251 'sext' 'sext_ln74_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_53, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 252 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11_addr = getelementptr i15 %layer1_weight_tile_11, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 253 'getelementptr' 'layer1_weight_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [2/2] (2.15ns)   --->   "%layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr" [nn.cpp:74]   --->   Operation 254 'load' 'layer1_weight_tile_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12_addr = getelementptr i15 %layer1_weight_tile_12, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 255 'getelementptr' 'layer1_weight_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [2/2] (2.15ns)   --->   "%layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr" [nn.cpp:74]   --->   Operation 256 'load' 'layer1_weight_tile_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 257 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8" [nn.cpp:74]   --->   Operation 257 'add' 'add_ln74_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_52, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 258 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_7, i32 8, i32 23" [nn.cpp:74]   --->   Operation 259 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln74_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:74]   --->   Operation 260 'bitconcatenate' 'shl_ln74_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9" [nn.cpp:74]   --->   Operation 261 'add' 'add_ln74_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 262 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_53, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 262 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 263 [1/2] (2.15ns)   --->   "%layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr" [nn.cpp:74]   --->   Operation 263 'load' 'layer1_weight_tile_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln74_54 = sext i15 %layer1_weight_tile_11_load" [nn.cpp:74]   --->   Operation 264 'sext' 'sext_ln74_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_54, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 265 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 266 [1/2] (2.15ns)   --->   "%layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr" [nn.cpp:74]   --->   Operation 266 'load' 'layer1_weight_tile_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 267 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9" [nn.cpp:74]   --->   Operation 267 'add' 'add_ln74_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_53, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 268 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_8, i32 8, i32 23" [nn.cpp:74]   --->   Operation 269 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln74_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:74]   --->   Operation 270 'bitconcatenate' 'shl_ln74_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10" [nn.cpp:74]   --->   Operation 271 'add' 'add_ln74_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 272 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_54, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 272 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln74_55 = sext i15 %layer1_weight_tile_12_load" [nn.cpp:74]   --->   Operation 273 'sext' 'sext_ln74_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_55, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 274 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13_addr = getelementptr i15 %layer1_weight_tile_13, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 275 'getelementptr' 'layer1_weight_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [2/2] (2.15ns)   --->   "%layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr" [nn.cpp:74]   --->   Operation 276 'load' 'layer1_weight_tile_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14_addr = getelementptr i15 %layer1_weight_tile_14, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 277 'getelementptr' 'layer1_weight_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [2/2] (2.15ns)   --->   "%layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr" [nn.cpp:74]   --->   Operation 278 'load' 'layer1_weight_tile_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 279 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10" [nn.cpp:74]   --->   Operation 279 'add' 'add_ln74_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_54, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 280 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_9, i32 8, i32 23" [nn.cpp:74]   --->   Operation 281 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln74_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:74]   --->   Operation 282 'bitconcatenate' 'shl_ln74_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11" [nn.cpp:74]   --->   Operation 283 'add' 'add_ln74_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 284 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_55, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 284 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 285 [1/2] (2.15ns)   --->   "%layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr" [nn.cpp:74]   --->   Operation 285 'load' 'layer1_weight_tile_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln74_56 = sext i15 %layer1_weight_tile_13_load" [nn.cpp:74]   --->   Operation 286 'sext' 'sext_ln74_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_56, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 287 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 288 [1/2] (2.15ns)   --->   "%layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr" [nn.cpp:74]   --->   Operation 288 'load' 'layer1_weight_tile_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 289 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11" [nn.cpp:74]   --->   Operation 289 'add' 'add_ln74_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_55, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 290 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_10, i32 8, i32 23" [nn.cpp:74]   --->   Operation 291 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln74_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:74]   --->   Operation 292 'bitconcatenate' 'shl_ln74_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12" [nn.cpp:74]   --->   Operation 293 'add' 'add_ln74_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 294 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_56, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 294 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln74_57 = sext i15 %layer1_weight_tile_14_load" [nn.cpp:74]   --->   Operation 295 'sext' 'sext_ln74_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_57, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 296 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15_addr = getelementptr i15 %layer1_weight_tile_15, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 297 'getelementptr' 'layer1_weight_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [2/2] (2.15ns)   --->   "%layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr" [nn.cpp:74]   --->   Operation 298 'load' 'layer1_weight_tile_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16_addr = getelementptr i15 %layer1_weight_tile_16, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 299 'getelementptr' 'layer1_weight_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [2/2] (2.15ns)   --->   "%layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr" [nn.cpp:74]   --->   Operation 300 'load' 'layer1_weight_tile_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 301 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12" [nn.cpp:74]   --->   Operation 301 'add' 'add_ln74_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_56, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 302 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_11, i32 8, i32 23" [nn.cpp:74]   --->   Operation 303 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln74_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:74]   --->   Operation 304 'bitconcatenate' 'shl_ln74_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13" [nn.cpp:74]   --->   Operation 305 'add' 'add_ln74_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 306 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_57, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 306 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 307 [1/2] (2.15ns)   --->   "%layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr" [nn.cpp:74]   --->   Operation 307 'load' 'layer1_weight_tile_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln74_58 = sext i15 %layer1_weight_tile_15_load" [nn.cpp:74]   --->   Operation 308 'sext' 'sext_ln74_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_58, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 309 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 310 [1/2] (2.15ns)   --->   "%layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr" [nn.cpp:74]   --->   Operation 310 'load' 'layer1_weight_tile_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 311 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13" [nn.cpp:74]   --->   Operation 311 'add' 'add_ln74_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_57, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 312 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_12, i32 8, i32 23" [nn.cpp:74]   --->   Operation 313 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln74_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:74]   --->   Operation 314 'bitconcatenate' 'shl_ln74_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14" [nn.cpp:74]   --->   Operation 315 'add' 'add_ln74_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 316 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_58, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 316 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln74_59 = sext i15 %layer1_weight_tile_16_load" [nn.cpp:74]   --->   Operation 317 'sext' 'sext_ln74_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 318 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_59, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 318 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17_addr = getelementptr i15 %layer1_weight_tile_17, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 319 'getelementptr' 'layer1_weight_tile_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 320 [2/2] (2.15ns)   --->   "%layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr" [nn.cpp:74]   --->   Operation 320 'load' 'layer1_weight_tile_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%layer1_weight_tile_18_addr = getelementptr i15 %layer1_weight_tile_18, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 321 'getelementptr' 'layer1_weight_tile_18_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 322 [2/2] (2.15ns)   --->   "%layer1_weight_tile_18_load = load i2 %layer1_weight_tile_18_addr" [nn.cpp:74]   --->   Operation 322 'load' 'layer1_weight_tile_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 323 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14" [nn.cpp:74]   --->   Operation 323 'add' 'add_ln74_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 324 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_58, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 324 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_13, i32 8, i32 23" [nn.cpp:74]   --->   Operation 325 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln74_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:74]   --->   Operation 326 'bitconcatenate' 'shl_ln74_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15" [nn.cpp:74]   --->   Operation 327 'add' 'add_ln74_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 328 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_59, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 328 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 329 [1/2] (2.15ns)   --->   "%layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr" [nn.cpp:74]   --->   Operation 329 'load' 'layer1_weight_tile_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln74_60 = sext i15 %layer1_weight_tile_17_load" [nn.cpp:74]   --->   Operation 330 'sext' 'sext_ln74_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_60, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 331 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 332 [1/2] (2.15ns)   --->   "%layer1_weight_tile_18_load = load i2 %layer1_weight_tile_18_addr" [nn.cpp:74]   --->   Operation 332 'load' 'layer1_weight_tile_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 333 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15" [nn.cpp:74]   --->   Operation 333 'add' 'add_ln74_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 334 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_59, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 334 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_14, i32 8, i32 23" [nn.cpp:74]   --->   Operation 335 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln74_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:74]   --->   Operation 336 'bitconcatenate' 'shl_ln74_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16" [nn.cpp:74]   --->   Operation 337 'add' 'add_ln74_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 338 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_60, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 338 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln74_61 = sext i15 %layer1_weight_tile_18_load" [nn.cpp:74]   --->   Operation 339 'sext' 'sext_ln74_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 340 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_17)   --->   "%mul_ln74_18 = mul i24 %sext_ln74_61, i24 %sext_ln74_18_cast" [nn.cpp:74]   --->   Operation 340 'mul' 'mul_ln74_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%layer1_weight_tile_19_addr = getelementptr i15 %layer1_weight_tile_19, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 341 'getelementptr' 'layer1_weight_tile_19_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [2/2] (2.15ns)   --->   "%layer1_weight_tile_19_load = load i2 %layer1_weight_tile_19_addr" [nn.cpp:74]   --->   Operation 342 'load' 'layer1_weight_tile_19_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%layer1_weight_tile_20_addr = getelementptr i15 %layer1_weight_tile_20, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 343 'getelementptr' 'layer1_weight_tile_20_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 344 [2/2] (2.15ns)   --->   "%layer1_weight_tile_20_load = load i2 %layer1_weight_tile_20_addr" [nn.cpp:74]   --->   Operation 344 'load' 'layer1_weight_tile_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 345 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16" [nn.cpp:74]   --->   Operation 345 'add' 'add_ln74_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 346 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_60, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 346 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_15, i32 8, i32 23" [nn.cpp:74]   --->   Operation 347 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln74_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:74]   --->   Operation 348 'bitconcatenate' 'shl_ln74_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17" [nn.cpp:74]   --->   Operation 349 'add' 'add_ln74_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 350 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_17)   --->   "%mul_ln74_18 = mul i24 %sext_ln74_61, i24 %sext_ln74_18_cast" [nn.cpp:74]   --->   Operation 350 'mul' 'mul_ln74_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 351 [1/2] (2.15ns)   --->   "%layer1_weight_tile_19_load = load i2 %layer1_weight_tile_19_addr" [nn.cpp:74]   --->   Operation 351 'load' 'layer1_weight_tile_19_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln74_62 = sext i15 %layer1_weight_tile_19_load" [nn.cpp:74]   --->   Operation 352 'sext' 'sext_ln74_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 353 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_18)   --->   "%mul_ln74_19 = mul i24 %sext_ln74_62, i24 %sext_ln74_19_cast" [nn.cpp:74]   --->   Operation 353 'mul' 'mul_ln74_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 354 [1/2] (2.15ns)   --->   "%layer1_weight_tile_20_load = load i2 %layer1_weight_tile_20_addr" [nn.cpp:74]   --->   Operation 354 'load' 'layer1_weight_tile_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 355 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17" [nn.cpp:74]   --->   Operation 355 'add' 'add_ln74_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_17)   --->   "%mul_ln74_18 = mul i24 %sext_ln74_61, i24 %sext_ln74_18_cast" [nn.cpp:74]   --->   Operation 356 'mul' 'mul_ln74_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_16, i32 8, i32 23" [nn.cpp:74]   --->   Operation 357 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln74_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:74]   --->   Operation 358 'bitconcatenate' 'shl_ln74_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_17 = add i24 %shl_ln74_16, i24 %mul_ln74_18" [nn.cpp:74]   --->   Operation 359 'add' 'add_ln74_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 360 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_18)   --->   "%mul_ln74_19 = mul i24 %sext_ln74_62, i24 %sext_ln74_19_cast" [nn.cpp:74]   --->   Operation 360 'mul' 'mul_ln74_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln74_63 = sext i15 %layer1_weight_tile_20_load" [nn.cpp:74]   --->   Operation 361 'sext' 'sext_ln74_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_19)   --->   "%mul_ln74_20 = mul i24 %sext_ln74_63, i24 %sext_ln74_20_cast" [nn.cpp:74]   --->   Operation 362 'mul' 'mul_ln74_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%layer1_weight_tile_21_addr = getelementptr i15 %layer1_weight_tile_21, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 363 'getelementptr' 'layer1_weight_tile_21_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [2/2] (2.15ns)   --->   "%layer1_weight_tile_21_load = load i2 %layer1_weight_tile_21_addr" [nn.cpp:74]   --->   Operation 364 'load' 'layer1_weight_tile_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%layer1_weight_tile_22_addr = getelementptr i15 %layer1_weight_tile_22, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 365 'getelementptr' 'layer1_weight_tile_22_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [2/2] (2.15ns)   --->   "%layer1_weight_tile_22_load = load i2 %layer1_weight_tile_22_addr" [nn.cpp:74]   --->   Operation 366 'load' 'layer1_weight_tile_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_17 = add i24 %shl_ln74_16, i24 %mul_ln74_18" [nn.cpp:74]   --->   Operation 367 'add' 'add_ln74_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 368 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_18)   --->   "%mul_ln74_19 = mul i24 %sext_ln74_62, i24 %sext_ln74_19_cast" [nn.cpp:74]   --->   Operation 368 'mul' 'mul_ln74_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_17, i32 8, i32 23" [nn.cpp:74]   --->   Operation 369 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln74_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:74]   --->   Operation 370 'bitconcatenate' 'shl_ln74_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 371 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_18 = add i24 %shl_ln74_17, i24 %mul_ln74_19" [nn.cpp:74]   --->   Operation 371 'add' 'add_ln74_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 372 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_19)   --->   "%mul_ln74_20 = mul i24 %sext_ln74_63, i24 %sext_ln74_20_cast" [nn.cpp:74]   --->   Operation 372 'mul' 'mul_ln74_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 373 [1/2] (2.15ns)   --->   "%layer1_weight_tile_21_load = load i2 %layer1_weight_tile_21_addr" [nn.cpp:74]   --->   Operation 373 'load' 'layer1_weight_tile_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln74_64 = sext i15 %layer1_weight_tile_21_load" [nn.cpp:74]   --->   Operation 374 'sext' 'sext_ln74_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 375 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_20)   --->   "%mul_ln74_21 = mul i24 %sext_ln74_64, i24 %sext_ln74_21_cast" [nn.cpp:74]   --->   Operation 375 'mul' 'mul_ln74_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 376 [1/2] (2.15ns)   --->   "%layer1_weight_tile_22_load = load i2 %layer1_weight_tile_22_addr" [nn.cpp:74]   --->   Operation 376 'load' 'layer1_weight_tile_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 377 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_18 = add i24 %shl_ln74_17, i24 %mul_ln74_19" [nn.cpp:74]   --->   Operation 377 'add' 'add_ln74_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 378 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_19)   --->   "%mul_ln74_20 = mul i24 %sext_ln74_63, i24 %sext_ln74_20_cast" [nn.cpp:74]   --->   Operation 378 'mul' 'mul_ln74_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_18, i32 8, i32 23" [nn.cpp:74]   --->   Operation 379 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln74_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:74]   --->   Operation 380 'bitconcatenate' 'shl_ln74_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 381 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_19 = add i24 %shl_ln74_18, i24 %mul_ln74_20" [nn.cpp:74]   --->   Operation 381 'add' 'add_ln74_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 382 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_20)   --->   "%mul_ln74_21 = mul i24 %sext_ln74_64, i24 %sext_ln74_21_cast" [nn.cpp:74]   --->   Operation 382 'mul' 'mul_ln74_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln74_65 = sext i15 %layer1_weight_tile_22_load" [nn.cpp:74]   --->   Operation 383 'sext' 'sext_ln74_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_21)   --->   "%mul_ln74_22 = mul i24 %sext_ln74_65, i24 %sext_ln74_22_cast" [nn.cpp:74]   --->   Operation 384 'mul' 'mul_ln74_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%layer1_weight_tile_23_addr = getelementptr i15 %layer1_weight_tile_23, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 385 'getelementptr' 'layer1_weight_tile_23_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 386 [2/2] (2.15ns)   --->   "%layer1_weight_tile_23_load = load i2 %layer1_weight_tile_23_addr" [nn.cpp:74]   --->   Operation 386 'load' 'layer1_weight_tile_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%layer1_weight_tile_24_addr = getelementptr i15 %layer1_weight_tile_24, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 387 'getelementptr' 'layer1_weight_tile_24_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [2/2] (2.15ns)   --->   "%layer1_weight_tile_24_load = load i2 %layer1_weight_tile_24_addr" [nn.cpp:74]   --->   Operation 388 'load' 'layer1_weight_tile_24_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 389 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_19 = add i24 %shl_ln74_18, i24 %mul_ln74_20" [nn.cpp:74]   --->   Operation 389 'add' 'add_ln74_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 390 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_20)   --->   "%mul_ln74_21 = mul i24 %sext_ln74_64, i24 %sext_ln74_21_cast" [nn.cpp:74]   --->   Operation 390 'mul' 'mul_ln74_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_19, i32 8, i32 23" [nn.cpp:74]   --->   Operation 391 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln74_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:74]   --->   Operation 392 'bitconcatenate' 'shl_ln74_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 393 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_20 = add i24 %shl_ln74_19, i24 %mul_ln74_21" [nn.cpp:74]   --->   Operation 393 'add' 'add_ln74_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 394 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_21)   --->   "%mul_ln74_22 = mul i24 %sext_ln74_65, i24 %sext_ln74_22_cast" [nn.cpp:74]   --->   Operation 394 'mul' 'mul_ln74_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 395 [1/2] (2.15ns)   --->   "%layer1_weight_tile_23_load = load i2 %layer1_weight_tile_23_addr" [nn.cpp:74]   --->   Operation 395 'load' 'layer1_weight_tile_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln74_66 = sext i15 %layer1_weight_tile_23_load" [nn.cpp:74]   --->   Operation 396 'sext' 'sext_ln74_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_22)   --->   "%mul_ln74_23 = mul i24 %sext_ln74_66, i24 %sext_ln74_23_cast" [nn.cpp:74]   --->   Operation 397 'mul' 'mul_ln74_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 398 [1/2] (2.15ns)   --->   "%layer1_weight_tile_24_load = load i2 %layer1_weight_tile_24_addr" [nn.cpp:74]   --->   Operation 398 'load' 'layer1_weight_tile_24_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 399 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_20 = add i24 %shl_ln74_19, i24 %mul_ln74_21" [nn.cpp:74]   --->   Operation 399 'add' 'add_ln74_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_21)   --->   "%mul_ln74_22 = mul i24 %sext_ln74_65, i24 %sext_ln74_22_cast" [nn.cpp:74]   --->   Operation 400 'mul' 'mul_ln74_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_20, i32 8, i32 23" [nn.cpp:74]   --->   Operation 401 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln74_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:74]   --->   Operation 402 'bitconcatenate' 'shl_ln74_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 403 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_21 = add i24 %shl_ln74_20, i24 %mul_ln74_22" [nn.cpp:74]   --->   Operation 403 'add' 'add_ln74_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 404 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_22)   --->   "%mul_ln74_23 = mul i24 %sext_ln74_66, i24 %sext_ln74_23_cast" [nn.cpp:74]   --->   Operation 404 'mul' 'mul_ln74_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln74_67 = sext i15 %layer1_weight_tile_24_load" [nn.cpp:74]   --->   Operation 405 'sext' 'sext_ln74_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 406 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_23)   --->   "%mul_ln74_24 = mul i24 %sext_ln74_67, i24 %sext_ln74_24_cast" [nn.cpp:74]   --->   Operation 406 'mul' 'mul_ln74_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 407 [1/1] (0.00ns)   --->   "%layer1_weight_tile_25_addr = getelementptr i15 %layer1_weight_tile_25, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 407 'getelementptr' 'layer1_weight_tile_25_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 408 [2/2] (2.15ns)   --->   "%layer1_weight_tile_25_load = load i2 %layer1_weight_tile_25_addr" [nn.cpp:74]   --->   Operation 408 'load' 'layer1_weight_tile_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_25 : Operation 409 [1/1] (0.00ns)   --->   "%layer1_weight_tile_26_addr = getelementptr i15 %layer1_weight_tile_26, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 409 'getelementptr' 'layer1_weight_tile_26_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 410 [2/2] (2.15ns)   --->   "%layer1_weight_tile_26_load = load i2 %layer1_weight_tile_26_addr" [nn.cpp:74]   --->   Operation 410 'load' 'layer1_weight_tile_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 411 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_21 = add i24 %shl_ln74_20, i24 %mul_ln74_22" [nn.cpp:74]   --->   Operation 411 'add' 'add_ln74_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 412 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_22)   --->   "%mul_ln74_23 = mul i24 %sext_ln74_66, i24 %sext_ln74_23_cast" [nn.cpp:74]   --->   Operation 412 'mul' 'mul_ln74_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_21, i32 8, i32 23" [nn.cpp:74]   --->   Operation 413 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln74_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:74]   --->   Operation 414 'bitconcatenate' 'shl_ln74_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 415 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_22 = add i24 %shl_ln74_21, i24 %mul_ln74_23" [nn.cpp:74]   --->   Operation 415 'add' 'add_ln74_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 416 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_23)   --->   "%mul_ln74_24 = mul i24 %sext_ln74_67, i24 %sext_ln74_24_cast" [nn.cpp:74]   --->   Operation 416 'mul' 'mul_ln74_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 417 [1/2] (2.15ns)   --->   "%layer1_weight_tile_25_load = load i2 %layer1_weight_tile_25_addr" [nn.cpp:74]   --->   Operation 417 'load' 'layer1_weight_tile_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_26 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln74_68 = sext i15 %layer1_weight_tile_25_load" [nn.cpp:74]   --->   Operation 418 'sext' 'sext_ln74_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 419 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_24)   --->   "%mul_ln74_25 = mul i24 %sext_ln74_68, i24 %sext_ln74_25_cast" [nn.cpp:74]   --->   Operation 419 'mul' 'mul_ln74_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 420 [1/2] (2.15ns)   --->   "%layer1_weight_tile_26_load = load i2 %layer1_weight_tile_26_addr" [nn.cpp:74]   --->   Operation 420 'load' 'layer1_weight_tile_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 421 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_22 = add i24 %shl_ln74_21, i24 %mul_ln74_23" [nn.cpp:74]   --->   Operation 421 'add' 'add_ln74_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 422 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_23)   --->   "%mul_ln74_24 = mul i24 %sext_ln74_67, i24 %sext_ln74_24_cast" [nn.cpp:74]   --->   Operation 422 'mul' 'mul_ln74_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_22, i32 8, i32 23" [nn.cpp:74]   --->   Operation 423 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln74_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:74]   --->   Operation 424 'bitconcatenate' 'shl_ln74_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 425 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_23 = add i24 %shl_ln74_22, i24 %mul_ln74_24" [nn.cpp:74]   --->   Operation 425 'add' 'add_ln74_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 426 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_24)   --->   "%mul_ln74_25 = mul i24 %sext_ln74_68, i24 %sext_ln74_25_cast" [nn.cpp:74]   --->   Operation 426 'mul' 'mul_ln74_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln74_69 = sext i15 %layer1_weight_tile_26_load" [nn.cpp:74]   --->   Operation 427 'sext' 'sext_ln74_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 428 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_25)   --->   "%mul_ln74_26 = mul i24 %sext_ln74_69, i24 %sext_ln74_26_cast" [nn.cpp:74]   --->   Operation 428 'mul' 'mul_ln74_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 429 [1/1] (0.00ns)   --->   "%layer1_weight_tile_27_addr = getelementptr i15 %layer1_weight_tile_27, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 429 'getelementptr' 'layer1_weight_tile_27_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 430 [2/2] (2.15ns)   --->   "%layer1_weight_tile_27_load = load i2 %layer1_weight_tile_27_addr" [nn.cpp:74]   --->   Operation 430 'load' 'layer1_weight_tile_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_27 : Operation 431 [1/1] (0.00ns)   --->   "%layer1_weight_tile_28_addr = getelementptr i15 %layer1_weight_tile_28, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 431 'getelementptr' 'layer1_weight_tile_28_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 432 [2/2] (2.15ns)   --->   "%layer1_weight_tile_28_load = load i2 %layer1_weight_tile_28_addr" [nn.cpp:74]   --->   Operation 432 'load' 'layer1_weight_tile_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 433 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_23 = add i24 %shl_ln74_22, i24 %mul_ln74_24" [nn.cpp:74]   --->   Operation 433 'add' 'add_ln74_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_24)   --->   "%mul_ln74_25 = mul i24 %sext_ln74_68, i24 %sext_ln74_25_cast" [nn.cpp:74]   --->   Operation 434 'mul' 'mul_ln74_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_23, i32 8, i32 23" [nn.cpp:74]   --->   Operation 435 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln74_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:74]   --->   Operation 436 'bitconcatenate' 'shl_ln74_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 437 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_24 = add i24 %shl_ln74_23, i24 %mul_ln74_25" [nn.cpp:74]   --->   Operation 437 'add' 'add_ln74_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 438 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_25)   --->   "%mul_ln74_26 = mul i24 %sext_ln74_69, i24 %sext_ln74_26_cast" [nn.cpp:74]   --->   Operation 438 'mul' 'mul_ln74_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 439 [1/2] (2.15ns)   --->   "%layer1_weight_tile_27_load = load i2 %layer1_weight_tile_27_addr" [nn.cpp:74]   --->   Operation 439 'load' 'layer1_weight_tile_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln74_70 = sext i15 %layer1_weight_tile_27_load" [nn.cpp:74]   --->   Operation 440 'sext' 'sext_ln74_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_26)   --->   "%mul_ln74_27 = mul i24 %sext_ln74_70, i24 %sext_ln74_27_cast" [nn.cpp:74]   --->   Operation 441 'mul' 'mul_ln74_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 442 [1/2] (2.15ns)   --->   "%layer1_weight_tile_28_load = load i2 %layer1_weight_tile_28_addr" [nn.cpp:74]   --->   Operation 442 'load' 'layer1_weight_tile_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 443 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_24 = add i24 %shl_ln74_23, i24 %mul_ln74_25" [nn.cpp:74]   --->   Operation 443 'add' 'add_ln74_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 444 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_25)   --->   "%mul_ln74_26 = mul i24 %sext_ln74_69, i24 %sext_ln74_26_cast" [nn.cpp:74]   --->   Operation 444 'mul' 'mul_ln74_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_24, i32 8, i32 23" [nn.cpp:74]   --->   Operation 445 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln74_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:74]   --->   Operation 446 'bitconcatenate' 'shl_ln74_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_25 = add i24 %shl_ln74_24, i24 %mul_ln74_26" [nn.cpp:74]   --->   Operation 447 'add' 'add_ln74_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 448 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_26)   --->   "%mul_ln74_27 = mul i24 %sext_ln74_70, i24 %sext_ln74_27_cast" [nn.cpp:74]   --->   Operation 448 'mul' 'mul_ln74_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln74_71 = sext i15 %layer1_weight_tile_28_load" [nn.cpp:74]   --->   Operation 449 'sext' 'sext_ln74_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 450 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_27)   --->   "%mul_ln74_28 = mul i24 %sext_ln74_71, i24 %sext_ln74_28_cast" [nn.cpp:74]   --->   Operation 450 'mul' 'mul_ln74_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%layer1_weight_tile_29_addr = getelementptr i15 %layer1_weight_tile_29, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 451 'getelementptr' 'layer1_weight_tile_29_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 452 [2/2] (2.15ns)   --->   "%layer1_weight_tile_29_load = load i2 %layer1_weight_tile_29_addr" [nn.cpp:74]   --->   Operation 452 'load' 'layer1_weight_tile_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%layer1_weight_tile_30_addr = getelementptr i15 %layer1_weight_tile_30, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 453 'getelementptr' 'layer1_weight_tile_30_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 454 [2/2] (2.15ns)   --->   "%layer1_weight_tile_30_load = load i2 %layer1_weight_tile_30_addr" [nn.cpp:74]   --->   Operation 454 'load' 'layer1_weight_tile_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 455 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_25 = add i24 %shl_ln74_24, i24 %mul_ln74_26" [nn.cpp:74]   --->   Operation 455 'add' 'add_ln74_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 456 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_26)   --->   "%mul_ln74_27 = mul i24 %sext_ln74_70, i24 %sext_ln74_27_cast" [nn.cpp:74]   --->   Operation 456 'mul' 'mul_ln74_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_25, i32 8, i32 23" [nn.cpp:74]   --->   Operation 457 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln74_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:74]   --->   Operation 458 'bitconcatenate' 'shl_ln74_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 459 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_26 = add i24 %shl_ln74_25, i24 %mul_ln74_27" [nn.cpp:74]   --->   Operation 459 'add' 'add_ln74_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 460 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_27)   --->   "%mul_ln74_28 = mul i24 %sext_ln74_71, i24 %sext_ln74_28_cast" [nn.cpp:74]   --->   Operation 460 'mul' 'mul_ln74_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 461 [1/2] (2.15ns)   --->   "%layer1_weight_tile_29_load = load i2 %layer1_weight_tile_29_addr" [nn.cpp:74]   --->   Operation 461 'load' 'layer1_weight_tile_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_30 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln74_72 = sext i15 %layer1_weight_tile_29_load" [nn.cpp:74]   --->   Operation 462 'sext' 'sext_ln74_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 463 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_28)   --->   "%mul_ln74_29 = mul i24 %sext_ln74_72, i24 %sext_ln74_29_cast" [nn.cpp:74]   --->   Operation 463 'mul' 'mul_ln74_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 464 [1/2] (2.15ns)   --->   "%layer1_weight_tile_30_load = load i2 %layer1_weight_tile_30_addr" [nn.cpp:74]   --->   Operation 464 'load' 'layer1_weight_tile_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 465 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_26 = add i24 %shl_ln74_25, i24 %mul_ln74_27" [nn.cpp:74]   --->   Operation 465 'add' 'add_ln74_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 466 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_27)   --->   "%mul_ln74_28 = mul i24 %sext_ln74_71, i24 %sext_ln74_28_cast" [nn.cpp:74]   --->   Operation 466 'mul' 'mul_ln74_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_26, i32 8, i32 23" [nn.cpp:74]   --->   Operation 467 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln74_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:74]   --->   Operation 468 'bitconcatenate' 'shl_ln74_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 469 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_27 = add i24 %shl_ln74_26, i24 %mul_ln74_28" [nn.cpp:74]   --->   Operation 469 'add' 'add_ln74_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 470 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_28)   --->   "%mul_ln74_29 = mul i24 %sext_ln74_72, i24 %sext_ln74_29_cast" [nn.cpp:74]   --->   Operation 470 'mul' 'mul_ln74_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln74_73 = sext i15 %layer1_weight_tile_30_load" [nn.cpp:74]   --->   Operation 471 'sext' 'sext_ln74_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 472 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_29)   --->   "%mul_ln74_30 = mul i24 %sext_ln74_73, i24 %sext_ln74_30_cast" [nn.cpp:74]   --->   Operation 472 'mul' 'mul_ln74_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 473 [1/1] (0.00ns)   --->   "%layer1_weight_tile_31_addr = getelementptr i15 %layer1_weight_tile_31, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 473 'getelementptr' 'layer1_weight_tile_31_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 474 [2/2] (2.15ns)   --->   "%layer1_weight_tile_31_load = load i2 %layer1_weight_tile_31_addr" [nn.cpp:74]   --->   Operation 474 'load' 'layer1_weight_tile_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%layer1_weight_tile_32_addr = getelementptr i15 %layer1_weight_tile_32, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 475 'getelementptr' 'layer1_weight_tile_32_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [2/2] (2.15ns)   --->   "%layer1_weight_tile_32_load = load i2 %layer1_weight_tile_32_addr" [nn.cpp:74]   --->   Operation 476 'load' 'layer1_weight_tile_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 477 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_27 = add i24 %shl_ln74_26, i24 %mul_ln74_28" [nn.cpp:74]   --->   Operation 477 'add' 'add_ln74_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 478 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_28)   --->   "%mul_ln74_29 = mul i24 %sext_ln74_72, i24 %sext_ln74_29_cast" [nn.cpp:74]   --->   Operation 478 'mul' 'mul_ln74_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_27, i32 8, i32 23" [nn.cpp:74]   --->   Operation 479 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln74_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:74]   --->   Operation 480 'bitconcatenate' 'shl_ln74_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 481 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_28 = add i24 %shl_ln74_27, i24 %mul_ln74_29" [nn.cpp:74]   --->   Operation 481 'add' 'add_ln74_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 482 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_29)   --->   "%mul_ln74_30 = mul i24 %sext_ln74_73, i24 %sext_ln74_30_cast" [nn.cpp:74]   --->   Operation 482 'mul' 'mul_ln74_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 483 [1/2] (2.15ns)   --->   "%layer1_weight_tile_31_load = load i2 %layer1_weight_tile_31_addr" [nn.cpp:74]   --->   Operation 483 'load' 'layer1_weight_tile_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln74_74 = sext i15 %layer1_weight_tile_31_load" [nn.cpp:74]   --->   Operation 484 'sext' 'sext_ln74_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 485 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_30)   --->   "%mul_ln74_31 = mul i24 %sext_ln74_74, i24 %sext_ln74_31_cast" [nn.cpp:74]   --->   Operation 485 'mul' 'mul_ln74_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 486 [1/2] (2.15ns)   --->   "%layer1_weight_tile_32_load = load i2 %layer1_weight_tile_32_addr" [nn.cpp:74]   --->   Operation 486 'load' 'layer1_weight_tile_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 487 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_28 = add i24 %shl_ln74_27, i24 %mul_ln74_29" [nn.cpp:74]   --->   Operation 487 'add' 'add_ln74_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 488 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_29)   --->   "%mul_ln74_30 = mul i24 %sext_ln74_73, i24 %sext_ln74_30_cast" [nn.cpp:74]   --->   Operation 488 'mul' 'mul_ln74_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_28, i32 8, i32 23" [nn.cpp:74]   --->   Operation 489 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln74_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:74]   --->   Operation 490 'bitconcatenate' 'shl_ln74_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 491 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_29 = add i24 %shl_ln74_28, i24 %mul_ln74_30" [nn.cpp:74]   --->   Operation 491 'add' 'add_ln74_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 492 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_30)   --->   "%mul_ln74_31 = mul i24 %sext_ln74_74, i24 %sext_ln74_31_cast" [nn.cpp:74]   --->   Operation 492 'mul' 'mul_ln74_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln74_75 = sext i15 %layer1_weight_tile_32_load" [nn.cpp:74]   --->   Operation 493 'sext' 'sext_ln74_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 494 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_31)   --->   "%mul_ln74_32 = mul i24 %sext_ln74_75, i24 %sext_ln74_32_cast" [nn.cpp:74]   --->   Operation 494 'mul' 'mul_ln74_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 495 [1/1] (0.00ns)   --->   "%layer1_weight_tile_33_addr = getelementptr i15 %layer1_weight_tile_33, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 495 'getelementptr' 'layer1_weight_tile_33_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 496 [2/2] (2.15ns)   --->   "%layer1_weight_tile_33_load = load i2 %layer1_weight_tile_33_addr" [nn.cpp:74]   --->   Operation 496 'load' 'layer1_weight_tile_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "%layer1_weight_tile_34_addr = getelementptr i15 %layer1_weight_tile_34, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 497 'getelementptr' 'layer1_weight_tile_34_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 498 [2/2] (2.15ns)   --->   "%layer1_weight_tile_34_load = load i2 %layer1_weight_tile_34_addr" [nn.cpp:74]   --->   Operation 498 'load' 'layer1_weight_tile_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 499 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_29 = add i24 %shl_ln74_28, i24 %mul_ln74_30" [nn.cpp:74]   --->   Operation 499 'add' 'add_ln74_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 500 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_30)   --->   "%mul_ln74_31 = mul i24 %sext_ln74_74, i24 %sext_ln74_31_cast" [nn.cpp:74]   --->   Operation 500 'mul' 'mul_ln74_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_29, i32 8, i32 23" [nn.cpp:74]   --->   Operation 501 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln74_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:74]   --->   Operation 502 'bitconcatenate' 'shl_ln74_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 503 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_30 = add i24 %shl_ln74_29, i24 %mul_ln74_31" [nn.cpp:74]   --->   Operation 503 'add' 'add_ln74_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 504 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_31)   --->   "%mul_ln74_32 = mul i24 %sext_ln74_75, i24 %sext_ln74_32_cast" [nn.cpp:74]   --->   Operation 504 'mul' 'mul_ln74_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 505 [1/2] (2.15ns)   --->   "%layer1_weight_tile_33_load = load i2 %layer1_weight_tile_33_addr" [nn.cpp:74]   --->   Operation 505 'load' 'layer1_weight_tile_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_34 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln74_76 = sext i15 %layer1_weight_tile_33_load" [nn.cpp:74]   --->   Operation 506 'sext' 'sext_ln74_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 507 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_32)   --->   "%mul_ln74_33 = mul i24 %sext_ln74_76, i24 %sext_ln74_33_cast" [nn.cpp:74]   --->   Operation 507 'mul' 'mul_ln74_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 508 [1/2] (2.15ns)   --->   "%layer1_weight_tile_34_load = load i2 %layer1_weight_tile_34_addr" [nn.cpp:74]   --->   Operation 508 'load' 'layer1_weight_tile_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 509 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_30 = add i24 %shl_ln74_29, i24 %mul_ln74_31" [nn.cpp:74]   --->   Operation 509 'add' 'add_ln74_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 510 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_31)   --->   "%mul_ln74_32 = mul i24 %sext_ln74_75, i24 %sext_ln74_32_cast" [nn.cpp:74]   --->   Operation 510 'mul' 'mul_ln74_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_30, i32 8, i32 23" [nn.cpp:74]   --->   Operation 511 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln74_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:74]   --->   Operation 512 'bitconcatenate' 'shl_ln74_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 513 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_31 = add i24 %shl_ln74_30, i24 %mul_ln74_32" [nn.cpp:74]   --->   Operation 513 'add' 'add_ln74_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 514 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_32)   --->   "%mul_ln74_33 = mul i24 %sext_ln74_76, i24 %sext_ln74_33_cast" [nn.cpp:74]   --->   Operation 514 'mul' 'mul_ln74_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln74_77 = sext i15 %layer1_weight_tile_34_load" [nn.cpp:74]   --->   Operation 515 'sext' 'sext_ln74_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 516 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_33)   --->   "%mul_ln74_34 = mul i24 %sext_ln74_77, i24 %sext_ln74_34_cast" [nn.cpp:74]   --->   Operation 516 'mul' 'mul_ln74_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 517 [1/1] (0.00ns)   --->   "%layer1_weight_tile_35_addr = getelementptr i15 %layer1_weight_tile_35, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 517 'getelementptr' 'layer1_weight_tile_35_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 518 [2/2] (2.15ns)   --->   "%layer1_weight_tile_35_load = load i2 %layer1_weight_tile_35_addr" [nn.cpp:74]   --->   Operation 518 'load' 'layer1_weight_tile_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_35 : Operation 519 [1/1] (0.00ns)   --->   "%layer1_weight_tile_36_addr = getelementptr i15 %layer1_weight_tile_36, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 519 'getelementptr' 'layer1_weight_tile_36_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 520 [2/2] (2.15ns)   --->   "%layer1_weight_tile_36_load = load i2 %layer1_weight_tile_36_addr" [nn.cpp:74]   --->   Operation 520 'load' 'layer1_weight_tile_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 521 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_31 = add i24 %shl_ln74_30, i24 %mul_ln74_32" [nn.cpp:74]   --->   Operation 521 'add' 'add_ln74_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_32)   --->   "%mul_ln74_33 = mul i24 %sext_ln74_76, i24 %sext_ln74_33_cast" [nn.cpp:74]   --->   Operation 522 'mul' 'mul_ln74_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_31, i32 8, i32 23" [nn.cpp:74]   --->   Operation 523 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln74_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:74]   --->   Operation 524 'bitconcatenate' 'shl_ln74_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 525 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_32 = add i24 %shl_ln74_31, i24 %mul_ln74_33" [nn.cpp:74]   --->   Operation 525 'add' 'add_ln74_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 526 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_33)   --->   "%mul_ln74_34 = mul i24 %sext_ln74_77, i24 %sext_ln74_34_cast" [nn.cpp:74]   --->   Operation 526 'mul' 'mul_ln74_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 527 [1/2] (2.15ns)   --->   "%layer1_weight_tile_35_load = load i2 %layer1_weight_tile_35_addr" [nn.cpp:74]   --->   Operation 527 'load' 'layer1_weight_tile_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_36 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln74_78 = sext i15 %layer1_weight_tile_35_load" [nn.cpp:74]   --->   Operation 528 'sext' 'sext_ln74_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 529 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_34)   --->   "%mul_ln74_35 = mul i24 %sext_ln74_78, i24 %sext_ln74_35_cast" [nn.cpp:74]   --->   Operation 529 'mul' 'mul_ln74_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 530 [1/2] (2.15ns)   --->   "%layer1_weight_tile_36_load = load i2 %layer1_weight_tile_36_addr" [nn.cpp:74]   --->   Operation 530 'load' 'layer1_weight_tile_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 531 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_32 = add i24 %shl_ln74_31, i24 %mul_ln74_33" [nn.cpp:74]   --->   Operation 531 'add' 'add_ln74_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 532 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_33)   --->   "%mul_ln74_34 = mul i24 %sext_ln74_77, i24 %sext_ln74_34_cast" [nn.cpp:74]   --->   Operation 532 'mul' 'mul_ln74_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_32, i32 8, i32 23" [nn.cpp:74]   --->   Operation 533 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln74_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:74]   --->   Operation 534 'bitconcatenate' 'shl_ln74_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 535 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_33 = add i24 %shl_ln74_32, i24 %mul_ln74_34" [nn.cpp:74]   --->   Operation 535 'add' 'add_ln74_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 536 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_34)   --->   "%mul_ln74_35 = mul i24 %sext_ln74_78, i24 %sext_ln74_35_cast" [nn.cpp:74]   --->   Operation 536 'mul' 'mul_ln74_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln74_79 = sext i15 %layer1_weight_tile_36_load" [nn.cpp:74]   --->   Operation 537 'sext' 'sext_ln74_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 538 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_35)   --->   "%mul_ln74_36 = mul i24 %sext_ln74_79, i24 %sext_ln74_36_cast" [nn.cpp:74]   --->   Operation 538 'mul' 'mul_ln74_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 539 [1/1] (0.00ns)   --->   "%layer1_weight_tile_37_addr = getelementptr i15 %layer1_weight_tile_37, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 539 'getelementptr' 'layer1_weight_tile_37_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 540 [2/2] (2.15ns)   --->   "%layer1_weight_tile_37_load = load i2 %layer1_weight_tile_37_addr" [nn.cpp:74]   --->   Operation 540 'load' 'layer1_weight_tile_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_37 : Operation 541 [1/1] (0.00ns)   --->   "%layer1_weight_tile_38_addr = getelementptr i15 %layer1_weight_tile_38, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 541 'getelementptr' 'layer1_weight_tile_38_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 542 [2/2] (2.15ns)   --->   "%layer1_weight_tile_38_load = load i2 %layer1_weight_tile_38_addr" [nn.cpp:74]   --->   Operation 542 'load' 'layer1_weight_tile_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 543 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_33 = add i24 %shl_ln74_32, i24 %mul_ln74_34" [nn.cpp:74]   --->   Operation 543 'add' 'add_ln74_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 544 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_34)   --->   "%mul_ln74_35 = mul i24 %sext_ln74_78, i24 %sext_ln74_35_cast" [nn.cpp:74]   --->   Operation 544 'mul' 'mul_ln74_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_33, i32 8, i32 23" [nn.cpp:74]   --->   Operation 545 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln74_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:74]   --->   Operation 546 'bitconcatenate' 'shl_ln74_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 547 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_34 = add i24 %shl_ln74_33, i24 %mul_ln74_35" [nn.cpp:74]   --->   Operation 547 'add' 'add_ln74_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 548 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_35)   --->   "%mul_ln74_36 = mul i24 %sext_ln74_79, i24 %sext_ln74_36_cast" [nn.cpp:74]   --->   Operation 548 'mul' 'mul_ln74_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 549 [1/2] (2.15ns)   --->   "%layer1_weight_tile_37_load = load i2 %layer1_weight_tile_37_addr" [nn.cpp:74]   --->   Operation 549 'load' 'layer1_weight_tile_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_38 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln74_80 = sext i15 %layer1_weight_tile_37_load" [nn.cpp:74]   --->   Operation 550 'sext' 'sext_ln74_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 551 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_36)   --->   "%mul_ln74_37 = mul i24 %sext_ln74_80, i24 %sext_ln74_37_cast" [nn.cpp:74]   --->   Operation 551 'mul' 'mul_ln74_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 552 [1/2] (2.15ns)   --->   "%layer1_weight_tile_38_load = load i2 %layer1_weight_tile_38_addr" [nn.cpp:74]   --->   Operation 552 'load' 'layer1_weight_tile_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 553 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_34 = add i24 %shl_ln74_33, i24 %mul_ln74_35" [nn.cpp:74]   --->   Operation 553 'add' 'add_ln74_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_35)   --->   "%mul_ln74_36 = mul i24 %sext_ln74_79, i24 %sext_ln74_36_cast" [nn.cpp:74]   --->   Operation 554 'mul' 'mul_ln74_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_34, i32 8, i32 23" [nn.cpp:74]   --->   Operation 555 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln74_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:74]   --->   Operation 556 'bitconcatenate' 'shl_ln74_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_35 = add i24 %shl_ln74_34, i24 %mul_ln74_36" [nn.cpp:74]   --->   Operation 557 'add' 'add_ln74_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 558 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_36)   --->   "%mul_ln74_37 = mul i24 %sext_ln74_80, i24 %sext_ln74_37_cast" [nn.cpp:74]   --->   Operation 558 'mul' 'mul_ln74_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln74_81 = sext i15 %layer1_weight_tile_38_load" [nn.cpp:74]   --->   Operation 559 'sext' 'sext_ln74_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 560 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_37)   --->   "%mul_ln74_38 = mul i24 %sext_ln74_81, i24 %sext_ln74_38_cast" [nn.cpp:74]   --->   Operation 560 'mul' 'mul_ln74_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 561 [1/1] (0.00ns)   --->   "%layer1_weight_tile_39_addr = getelementptr i15 %layer1_weight_tile_39, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 561 'getelementptr' 'layer1_weight_tile_39_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 562 [2/2] (2.15ns)   --->   "%layer1_weight_tile_39_load = load i2 %layer1_weight_tile_39_addr" [nn.cpp:74]   --->   Operation 562 'load' 'layer1_weight_tile_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_39 : Operation 563 [1/1] (0.00ns)   --->   "%layer1_weight_tile_40_addr = getelementptr i15 %layer1_weight_tile_40, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 563 'getelementptr' 'layer1_weight_tile_40_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 564 [2/2] (2.15ns)   --->   "%layer1_weight_tile_40_load = load i2 %layer1_weight_tile_40_addr" [nn.cpp:74]   --->   Operation 564 'load' 'layer1_weight_tile_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 565 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_35 = add i24 %shl_ln74_34, i24 %mul_ln74_36" [nn.cpp:74]   --->   Operation 565 'add' 'add_ln74_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 566 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_36)   --->   "%mul_ln74_37 = mul i24 %sext_ln74_80, i24 %sext_ln74_37_cast" [nn.cpp:74]   --->   Operation 566 'mul' 'mul_ln74_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_35, i32 8, i32 23" [nn.cpp:74]   --->   Operation 567 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln74_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:74]   --->   Operation 568 'bitconcatenate' 'shl_ln74_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 569 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_36 = add i24 %shl_ln74_35, i24 %mul_ln74_37" [nn.cpp:74]   --->   Operation 569 'add' 'add_ln74_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 570 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_37)   --->   "%mul_ln74_38 = mul i24 %sext_ln74_81, i24 %sext_ln74_38_cast" [nn.cpp:74]   --->   Operation 570 'mul' 'mul_ln74_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 571 [1/2] (2.15ns)   --->   "%layer1_weight_tile_39_load = load i2 %layer1_weight_tile_39_addr" [nn.cpp:74]   --->   Operation 571 'load' 'layer1_weight_tile_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_40 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln74_82 = sext i15 %layer1_weight_tile_39_load" [nn.cpp:74]   --->   Operation 572 'sext' 'sext_ln74_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 573 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_38)   --->   "%mul_ln74_39 = mul i24 %sext_ln74_82, i24 %sext_ln74_39_cast" [nn.cpp:74]   --->   Operation 573 'mul' 'mul_ln74_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 574 [1/2] (2.15ns)   --->   "%layer1_weight_tile_40_load = load i2 %layer1_weight_tile_40_addr" [nn.cpp:74]   --->   Operation 574 'load' 'layer1_weight_tile_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 41 <SV = 40> <Delay = 4.20>
ST_41 : Operation 575 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_36 = add i24 %shl_ln74_35, i24 %mul_ln74_37" [nn.cpp:74]   --->   Operation 575 'add' 'add_ln74_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_37)   --->   "%mul_ln74_38 = mul i24 %sext_ln74_81, i24 %sext_ln74_38_cast" [nn.cpp:74]   --->   Operation 576 'mul' 'mul_ln74_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_36, i32 8, i32 23" [nn.cpp:74]   --->   Operation 577 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln74_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:74]   --->   Operation 578 'bitconcatenate' 'shl_ln74_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 579 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_37 = add i24 %shl_ln74_36, i24 %mul_ln74_38" [nn.cpp:74]   --->   Operation 579 'add' 'add_ln74_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 580 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_38)   --->   "%mul_ln74_39 = mul i24 %sext_ln74_82, i24 %sext_ln74_39_cast" [nn.cpp:74]   --->   Operation 580 'mul' 'mul_ln74_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln74_83 = sext i15 %layer1_weight_tile_40_load" [nn.cpp:74]   --->   Operation 581 'sext' 'sext_ln74_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 582 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_39)   --->   "%mul_ln74_40 = mul i24 %sext_ln74_83, i24 %sext_ln74_40_cast" [nn.cpp:74]   --->   Operation 582 'mul' 'mul_ln74_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 583 [1/1] (0.00ns)   --->   "%layer1_weight_tile_41_addr = getelementptr i15 %layer1_weight_tile_41, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 583 'getelementptr' 'layer1_weight_tile_41_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 584 [2/2] (2.15ns)   --->   "%layer1_weight_tile_41_load = load i2 %layer1_weight_tile_41_addr" [nn.cpp:74]   --->   Operation 584 'load' 'layer1_weight_tile_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_41 : Operation 585 [1/1] (0.00ns)   --->   "%layer1_weight_tile_42_addr = getelementptr i15 %layer1_weight_tile_42, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 585 'getelementptr' 'layer1_weight_tile_42_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 586 [2/2] (2.15ns)   --->   "%layer1_weight_tile_42_load = load i2 %layer1_weight_tile_42_addr" [nn.cpp:74]   --->   Operation 586 'load' 'layer1_weight_tile_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 587 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_37 = add i24 %shl_ln74_36, i24 %mul_ln74_38" [nn.cpp:74]   --->   Operation 587 'add' 'add_ln74_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 588 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_38)   --->   "%mul_ln74_39 = mul i24 %sext_ln74_82, i24 %sext_ln74_39_cast" [nn.cpp:74]   --->   Operation 588 'mul' 'mul_ln74_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_37, i32 8, i32 23" [nn.cpp:74]   --->   Operation 589 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%shl_ln74_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:74]   --->   Operation 590 'bitconcatenate' 'shl_ln74_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 591 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_38 = add i24 %shl_ln74_37, i24 %mul_ln74_39" [nn.cpp:74]   --->   Operation 591 'add' 'add_ln74_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 592 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_39)   --->   "%mul_ln74_40 = mul i24 %sext_ln74_83, i24 %sext_ln74_40_cast" [nn.cpp:74]   --->   Operation 592 'mul' 'mul_ln74_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 593 [1/2] (2.15ns)   --->   "%layer1_weight_tile_41_load = load i2 %layer1_weight_tile_41_addr" [nn.cpp:74]   --->   Operation 593 'load' 'layer1_weight_tile_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_42 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln74_84 = sext i15 %layer1_weight_tile_41_load" [nn.cpp:74]   --->   Operation 594 'sext' 'sext_ln74_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 595 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_40)   --->   "%mul_ln74_41 = mul i24 %sext_ln74_84, i24 %sext_ln74_41_cast" [nn.cpp:74]   --->   Operation 595 'mul' 'mul_ln74_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 596 [1/2] (2.15ns)   --->   "%layer1_weight_tile_42_load = load i2 %layer1_weight_tile_42_addr" [nn.cpp:74]   --->   Operation 596 'load' 'layer1_weight_tile_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 597 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_38 = add i24 %shl_ln74_37, i24 %mul_ln74_39" [nn.cpp:74]   --->   Operation 597 'add' 'add_ln74_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_39)   --->   "%mul_ln74_40 = mul i24 %sext_ln74_83, i24 %sext_ln74_40_cast" [nn.cpp:74]   --->   Operation 598 'mul' 'mul_ln74_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_38, i32 8, i32 23" [nn.cpp:74]   --->   Operation 599 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln74_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:74]   --->   Operation 600 'bitconcatenate' 'shl_ln74_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 601 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_39 = add i24 %shl_ln74_38, i24 %mul_ln74_40" [nn.cpp:74]   --->   Operation 601 'add' 'add_ln74_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 602 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_40)   --->   "%mul_ln74_41 = mul i24 %sext_ln74_84, i24 %sext_ln74_41_cast" [nn.cpp:74]   --->   Operation 602 'mul' 'mul_ln74_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln74_85 = sext i15 %layer1_weight_tile_42_load" [nn.cpp:74]   --->   Operation 603 'sext' 'sext_ln74_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 604 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_41)   --->   "%mul_ln74_42 = mul i24 %sext_ln74_85, i24 %sext_ln74_42_cast" [nn.cpp:74]   --->   Operation 604 'mul' 'mul_ln74_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 605 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_39 = add i24 %shl_ln74_38, i24 %mul_ln74_40" [nn.cpp:74]   --->   Operation 605 'add' 'add_ln74_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 606 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_40)   --->   "%mul_ln74_41 = mul i24 %sext_ln74_84, i24 %sext_ln74_41_cast" [nn.cpp:74]   --->   Operation 606 'mul' 'mul_ln74_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_39, i32 8, i32 23" [nn.cpp:74]   --->   Operation 607 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln74_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:74]   --->   Operation 608 'bitconcatenate' 'shl_ln74_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 609 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_40 = add i24 %shl_ln74_39, i24 %mul_ln74_41" [nn.cpp:74]   --->   Operation 609 'add' 'add_ln74_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 610 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_41)   --->   "%mul_ln74_42 = mul i24 %sext_ln74_85, i24 %sext_ln74_42_cast" [nn.cpp:74]   --->   Operation 610 'mul' 'mul_ln74_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i3 %i" [nn.cpp:70]   --->   Operation 611 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 612 [1/1] (1.94ns)   --->   "%add_ln70 = add i6 %zext_ln70_3, i6 %trunc_ln_read" [nn.cpp:70]   --->   Operation 612 'add' 'add_ln70' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %add_ln70" [nn.cpp:70]   --->   Operation 613 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 614 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln70, i32 2, i32 5" [nn.cpp:70]   --->   Operation 614 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 615 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_40 = add i24 %shl_ln74_39, i24 %mul_ln74_41" [nn.cpp:74]   --->   Operation 615 'add' 'add_ln74_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_41)   --->   "%mul_ln74_42 = mul i24 %sext_ln74_85, i24 %sext_ln74_42_cast" [nn.cpp:74]   --->   Operation 616 'mul' 'mul_ln74_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_40, i32 8, i32 23" [nn.cpp:74]   --->   Operation 617 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln74_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:74]   --->   Operation 618 'bitconcatenate' 'shl_ln74_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 619 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_41 = add i24 %shl_ln74_40, i24 %mul_ln74_42" [nn.cpp:74]   --->   Operation 619 'add' 'add_ln74_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 620 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i11 %layer1_bias, i64 0, i64 %zext_ln70" [nn.cpp:76]   --->   Operation 620 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 621 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 621 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_45 : Operation 647 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 647 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 6.44>
ST_46 : Operation 622 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_41 = add i24 %shl_ln74_40, i24 %mul_ln74_42" [nn.cpp:74]   --->   Operation 622 'add' 'add_ln74_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 623 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_41, i32 8, i32 23" [nn.cpp:74]   --->   Operation 623 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 624 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 624 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_46 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i11 %layer1_bias_load" [nn.cpp:76]   --->   Operation 625 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln74_41, i32 8, i32 22" [nn.cpp:76]   --->   Operation 626 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i11 %layer1_bias_load" [nn.cpp:76]   --->   Operation 627 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 628 [1/1] (2.14ns)   --->   "%sum_2 = add i16 %sext_ln76, i16 %sum" [nn.cpp:76]   --->   Operation 628 'add' 'sum_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 629 [1/1] (2.14ns)   --->   "%add_ln72 = add i15 %sext_ln76_1, i15 %trunc_ln2" [nn.cpp:72]   --->   Operation 629 'add' 'add_ln72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 630 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_2, i16 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 630 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.14>
ST_47 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i4 %lshr_ln" [nn.cpp:70]   --->   Operation 631 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 632 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:71]   --->   Operation 632 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [nn.cpp:70]   --->   Operation 633 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 634 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln72, i15 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 634 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 635 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 635 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 636 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 636 'getelementptr' 'layer1_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 637 'getelementptr' 'layer1_output_2_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 638 'getelementptr' 'layer1_output_3_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 639 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i4 %layer1_output_2_addr" [nn.cpp:77]   --->   Operation 639 'store' 'store_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_47 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 640 'br' 'br_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 0.00>
ST_47 : Operation 641 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i4 %layer1_output_1_addr" [nn.cpp:77]   --->   Operation 641 'store' 'store_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_47 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 642 'br' 'br_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 0.00>
ST_47 : Operation 643 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i4 %layer1_output_addr" [nn.cpp:77]   --->   Operation 643 'store' 'store_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_47 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 644 'br' 'br_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 0.00>
ST_47 : Operation 645 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i4 %layer1_output_3_addr" [nn.cpp:77]   --->   Operation 645 'store' 'store_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_47 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 646 'br' 'br_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [93]  (0.000 ns)
	'load' operation ('i', nn.cpp:70) on local variable 'i' [184]  (0.000 ns)
	'add' operation ('add_ln70_1', nn.cpp:70) [188]  (1.680 ns)
	'store' operation ('store_ln70', nn.cpp:70) of variable 'add_ln70_1', nn.cpp:70 on local variable 'i' [525]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weight_tile_1_load', nn.cpp:74) on array 'layer1_weight_tile_1' [204]  (2.152 ns)
	'mul' operation of DSP[209] ('mul_ln74_1', nn.cpp:74) [206]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln74', nn.cpp:74) [202]  (5.570 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weight_tile_3_load', nn.cpp:74) on array 'layer1_weight_tile_3' [218]  (2.152 ns)
	'mul' operation of DSP[223] ('mul_ln74_3', nn.cpp:74) [220]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[209] ('add_ln74', nn.cpp:74) [209]  (2.100 ns)
	'add' operation of DSP[216] ('add_ln74_1', nn.cpp:74) [216]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[216] ('add_ln74_1', nn.cpp:74) [216]  (2.100 ns)
	'add' operation of DSP[223] ('add_ln74_2', nn.cpp:74) [223]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[223] ('add_ln74_2', nn.cpp:74) [223]  (2.100 ns)
	'add' operation of DSP[230] ('add_ln74_3', nn.cpp:74) [230]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[230] ('add_ln74_3', nn.cpp:74) [230]  (2.100 ns)
	'add' operation of DSP[237] ('add_ln74_4', nn.cpp:74) [237]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[237] ('add_ln74_4', nn.cpp:74) [237]  (2.100 ns)
	'add' operation of DSP[244] ('add_ln74_5', nn.cpp:74) [244]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[244] ('add_ln74_5', nn.cpp:74) [244]  (2.100 ns)
	'add' operation of DSP[251] ('add_ln74_6', nn.cpp:74) [251]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[251] ('add_ln74_6', nn.cpp:74) [251]  (2.100 ns)
	'add' operation of DSP[258] ('add_ln74_7', nn.cpp:74) [258]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[258] ('add_ln74_7', nn.cpp:74) [258]  (2.100 ns)
	'add' operation of DSP[265] ('add_ln74_8', nn.cpp:74) [265]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[265] ('add_ln74_8', nn.cpp:74) [265]  (2.100 ns)
	'add' operation of DSP[272] ('add_ln74_9', nn.cpp:74) [272]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[272] ('add_ln74_9', nn.cpp:74) [272]  (2.100 ns)
	'add' operation of DSP[279] ('add_ln74_10', nn.cpp:74) [279]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[279] ('add_ln74_10', nn.cpp:74) [279]  (2.100 ns)
	'add' operation of DSP[286] ('add_ln74_11', nn.cpp:74) [286]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[286] ('add_ln74_11', nn.cpp:74) [286]  (2.100 ns)
	'add' operation of DSP[293] ('add_ln74_12', nn.cpp:74) [293]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[293] ('add_ln74_12', nn.cpp:74) [293]  (2.100 ns)
	'add' operation of DSP[300] ('add_ln74_13', nn.cpp:74) [300]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[300] ('add_ln74_13', nn.cpp:74) [300]  (2.100 ns)
	'add' operation of DSP[307] ('add_ln74_14', nn.cpp:74) [307]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[307] ('add_ln74_14', nn.cpp:74) [307]  (2.100 ns)
	'add' operation of DSP[314] ('add_ln74_15', nn.cpp:74) [314]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[314] ('add_ln74_15', nn.cpp:74) [314]  (2.100 ns)
	'add' operation of DSP[321] ('add_ln74_16', nn.cpp:74) [321]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[321] ('add_ln74_16', nn.cpp:74) [321]  (2.100 ns)
	'add' operation of DSP[328] ('add_ln74_17', nn.cpp:74) [328]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[328] ('add_ln74_17', nn.cpp:74) [328]  (2.100 ns)
	'add' operation of DSP[335] ('add_ln74_18', nn.cpp:74) [335]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[335] ('add_ln74_18', nn.cpp:74) [335]  (2.100 ns)
	'add' operation of DSP[342] ('add_ln74_19', nn.cpp:74) [342]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[342] ('add_ln74_19', nn.cpp:74) [342]  (2.100 ns)
	'add' operation of DSP[349] ('add_ln74_20', nn.cpp:74) [349]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[349] ('add_ln74_20', nn.cpp:74) [349]  (2.100 ns)
	'add' operation of DSP[356] ('add_ln74_21', nn.cpp:74) [356]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[356] ('add_ln74_21', nn.cpp:74) [356]  (2.100 ns)
	'add' operation of DSP[363] ('add_ln74_22', nn.cpp:74) [363]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[363] ('add_ln74_22', nn.cpp:74) [363]  (2.100 ns)
	'add' operation of DSP[370] ('add_ln74_23', nn.cpp:74) [370]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[370] ('add_ln74_23', nn.cpp:74) [370]  (2.100 ns)
	'add' operation of DSP[377] ('add_ln74_24', nn.cpp:74) [377]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[377] ('add_ln74_24', nn.cpp:74) [377]  (2.100 ns)
	'add' operation of DSP[384] ('add_ln74_25', nn.cpp:74) [384]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[384] ('add_ln74_25', nn.cpp:74) [384]  (2.100 ns)
	'add' operation of DSP[391] ('add_ln74_26', nn.cpp:74) [391]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[391] ('add_ln74_26', nn.cpp:74) [391]  (2.100 ns)
	'add' operation of DSP[398] ('add_ln74_27', nn.cpp:74) [398]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[398] ('add_ln74_27', nn.cpp:74) [398]  (2.100 ns)
	'add' operation of DSP[405] ('add_ln74_28', nn.cpp:74) [405]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[405] ('add_ln74_28', nn.cpp:74) [405]  (2.100 ns)
	'add' operation of DSP[412] ('add_ln74_29', nn.cpp:74) [412]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[412] ('add_ln74_29', nn.cpp:74) [412]  (2.100 ns)
	'add' operation of DSP[419] ('add_ln74_30', nn.cpp:74) [419]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[419] ('add_ln74_30', nn.cpp:74) [419]  (2.100 ns)
	'add' operation of DSP[426] ('add_ln74_31', nn.cpp:74) [426]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[426] ('add_ln74_31', nn.cpp:74) [426]  (2.100 ns)
	'add' operation of DSP[433] ('add_ln74_32', nn.cpp:74) [433]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[433] ('add_ln74_32', nn.cpp:74) [433]  (2.100 ns)
	'add' operation of DSP[440] ('add_ln74_33', nn.cpp:74) [440]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[440] ('add_ln74_33', nn.cpp:74) [440]  (2.100 ns)
	'add' operation of DSP[447] ('add_ln74_34', nn.cpp:74) [447]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[447] ('add_ln74_34', nn.cpp:74) [447]  (2.100 ns)
	'add' operation of DSP[454] ('add_ln74_35', nn.cpp:74) [454]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[454] ('add_ln74_35', nn.cpp:74) [454]  (2.100 ns)
	'add' operation of DSP[461] ('add_ln74_36', nn.cpp:74) [461]  (2.100 ns)

 <State 41>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[461] ('add_ln74_36', nn.cpp:74) [461]  (2.100 ns)
	'add' operation of DSP[468] ('add_ln74_37', nn.cpp:74) [468]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[468] ('add_ln74_37', nn.cpp:74) [468]  (2.100 ns)
	'add' operation of DSP[475] ('add_ln74_38', nn.cpp:74) [475]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[475] ('add_ln74_38', nn.cpp:74) [475]  (2.100 ns)
	'add' operation of DSP[482] ('add_ln74_39', nn.cpp:74) [482]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[482] ('add_ln74_39', nn.cpp:74) [482]  (2.100 ns)
	'add' operation of DSP[489] ('add_ln74_40', nn.cpp:74) [489]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[489] ('add_ln74_40', nn.cpp:74) [489]  (2.100 ns)
	'add' operation of DSP[496] ('add_ln74_41', nn.cpp:74) [496]  (2.100 ns)

 <State 46>: 6.444ns
The critical path consists of the following:
	'load' operation ('layer1_bias_load', nn.cpp:76) on array 'layer1_bias' [499]  (2.152 ns)
	'add' operation ('sum', nn.cpp:76) [503]  (2.146 ns)
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:77) [505]  (2.146 ns)

 <State 47>: 3.147ns
The critical path consists of the following:
	'select' operation ('select_ln14', nn.cpp:14->nn.cpp:77) [506]  (0.995 ns)
	'store' operation ('store_ln77', nn.cpp:77) of variable 'select_ln14', nn.cpp:14->nn.cpp:77 on array 'layer1_output_2' [513]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
