<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxrtc</spirit:name>
  <spirit:version>1.3</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">resetn:reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>iic_rtcc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_scl_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_sda_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rtc</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="rtc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="rtc_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sda_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sda_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rtcc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_iic_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1c776d5d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rtcc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_iic_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c2243d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>rtcc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_axi_iic_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f798a0e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_scl_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_sda_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/rtcc_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_rtcc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_1_0/rtcc_fifo_generator_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_18fe0f77</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_1_0/rtcc_fifo_generator_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/synth/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/rtcc_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_rtcc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/hdl/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1cf657dc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_iic_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_iic" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_1_0/rtcc_fifo_generator_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_controller_0_0/sim/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_rtc_0_0/sim/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_registers_0_0/sim/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_rtc_reset_0_0/sim/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_1_0/rtcc_fifo_generator_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/sim/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/hdl/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_iic_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_iic" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_axi_iic_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_iic" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxrtc_v1_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxrtc_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rtcc_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/specnext</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxrtc_v1_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>specnext.com:specnext:rtcc_wrapper:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-03-15T14:53:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2163642e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c7e036_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ab87b4_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@473fcf3e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b8b1b41_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51f5cd6a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f819afe_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@274dd475_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e9893c2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ec9dc77_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d69af81_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fdb8ecb_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b738392_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8bb00f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@347a5f61_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@331fa930_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eadf2a9_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31c104c8_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f2074f0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38456273_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18c7e9da_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@151c338d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2feb7eb1_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c08ae47_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58efaa51_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cae1542_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16babf6_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef3bc8e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7274f137_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34f233c5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3536451c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@143647dc_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@347f90f6_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@297daef0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf1e15f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d969b9_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc383e3_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ac63f49_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@573d4748_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9076144_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@355c0236_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76e9bb66_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea6e133_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aae9838_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e22048b_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57fb35ad_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24491cc9_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758537fa_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e5885c7_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7caab64b_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ee5df96_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34372e60_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e56a9b4_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bc79d95_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d26120_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c5b46a4_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e61a28_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13233bc2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d279c5b_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d128c23_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@260ccf78_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d40e475_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13df7645_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bf41a71_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2779eda5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a507315_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d02c26_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a6c642a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1987f2bd_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1063b295_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a37d24c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@722626aa_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4156ff26_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17666a49_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18783e2c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77d5dcf3_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@596fae51_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26e28b5a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e872724_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75052d88_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f9b5a5d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bb73f8f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba60281_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fbe8c08_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c15a033_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2daf0a36_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfa4456_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@750a7117_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@330ce548_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4516a92b_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@579112cf_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d5a8a5d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67f8c106_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fe00a5a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b707fdd_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1880bea0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c3c2040_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e1819_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ee13aa1_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6123667a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@485b2992_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39407667_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d3c346f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66906585_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621f720a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e7e27f5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6baffe0d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@172fef0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="858f71eb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0451d852"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="aa215419"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="acdc58fa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
