I 000051 55 1144          1714494728133 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714494728134 2024.04.30 12:32:08)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code a8fcabffa4fffbbea9adeef2fdaeadafacaeadaeab)
	(_coverage d)
	(_ent
		(_time 1714494728124)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1144          1714494797370 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714494797371 2024.04.30 12:33:17)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 1b4e1b1c4d4c480d1a1e5d414e1d1e1c1f1d1e1d18)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714494797790 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714494797791 2024.04.30 12:33:17)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code c195c494939793d49690d29a90c7c8c497c6c3c6c9)
	(_coverage d)
	(_ent
		(_time 1714494797419)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1144          1714502583173 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502583174 2024.04.30 14:43:03)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 111e1616144642071014574b441714161517141712)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714502583212 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502583213 2024.04.30 14:43:03)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 313f3034636763246660226a603738346736333639)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1144          1714502603812 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502603813 2024.04.30 14:43:23)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code b2e1b5e6b4e5e1a4b3b7f4e8e7b4b7b5b6b4b7b4b1)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714502603840 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502603841 2024.04.30 14:43:23)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code c290c397939490d79593d19993c4cbc794c5c0c5ca)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714502603868 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714502603869 2024.04.30 14:43:23)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code e1b3e1b3e8b5e3f7e1e7f4bbb6e7e7e4b7e6e3e7e4)
	(_coverage d)
	(_ent
		(_time 1714502603860)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000051 55 1144          1714502899964 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502899965 2024.04.30 14:48:19)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 7f7f7d7e2d282c697e7a39252a797a787b797a797c)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714502899991 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502899992 2024.04.30 14:48:19)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 9e9f9a9198c8cc8bc9cf8dc5cf98979bc8999c9996)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714502900020 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714502900021 2024.04.30 14:48:20)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code bdbcb8e8e1e9bfabbdbba8e7eabbbbb8ebbabfbbb8)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000051 55 1144          1714502910900 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502910901 2024.04.30 14:48:30)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 38373f3d346f6b2e393d7e626d3e3d3f3c3e3d3e3b)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714502910928 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714502910929 2024.04.30 14:48:30)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 57595654030105420006440c06515e52015055505f)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714502910954 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714502910955 2024.04.30 14:48:30)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 67696766683365716761723d306161623160656162)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714502910978 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714502910979 2024.04.30 14:48:30)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 8689808885d1d190d1d292dcd2818483d085848182)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000051 55 1144          1714503207409 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503207410 2024.04.30 14:53:27)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 6c6b616c3b3b3f7a6d692a36396a696b686a696a6f)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503207436 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503207437 2024.04.30 14:53:27)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 8b8d80858addd99edcda98d0da8d828edd8c898c83)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503207460 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503207461 2024.04.30 14:53:27)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code abada1fdf1ffa9bdabadbef1fcadadaefdaca9adae)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503207483 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503207484 2024.04.30 14:53:27)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code babdb6eeeeededacedeeaee0eebdb8bfecb9b8bdbe)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000051 55 1144          1714503213728 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503213729 2024.04.30 14:53:33)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 24212020247377322521627e712221232022212227)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503213771 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503213772 2024.04.30 14:53:33)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 53575150030501460402400802555a56055451545b)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503213802 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503213803 2024.04.30 14:53:33)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 636760626837617563657639346565663564616566)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503213831 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503213832 2024.04.30 14:53:33)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 8287878c85d5d594d5d696d8d6858087d481808586)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503213855 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503213856 2024.04.30 14:53:33)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code a1a4a8f6a5f7fdb4f6f2b5fbf9a7a6a7a8a6a5a4f7)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000051 55 1144          1714503419057 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503419058 2024.04.30 14:56:59)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 34373231346367223531726e613231333032313237)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503419084 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503419085 2024.04.30 14:56:59)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 44464446131216511315571f15424d41124346434c)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503419109 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503419110 2024.04.30 14:56:59)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 636162626837617563657639346565663564616566)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503419133 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503419134 2024.04.30 14:56:59)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 8380848d85d4d495d4d797d9d7848186d580818487)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503419157 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503419158 2024.04.30 14:56:59)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 9291999d95c4ce87c5c186c8ca9495949b959697c4)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000051 55 1144          1714503425508 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503425509 2024.04.30 14:57:05)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 6a6a3c6a3f3d397c6b6f2c303f6c6f6d6e6c6f6c69)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503425537 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503425538 2024.04.30 14:57:05)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 79782978232f2b6c2e286a22287f707c2f7e7b7e71)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503425561 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503425562 2024.04.30 14:57:05)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 9899c99698cc9a8e989e8dc2cf9e9e9dce9f9a9e9d)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503425603 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503425604 2024.04.30 14:57:05)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code c7c79092c59090d19093d39d93c0c5c291c4c5c0c3)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503425628 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503425629 2024.04.30 14:57:05)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code d7d78c85d5818bc28084c38d8fd1d0d1ded0d3d281)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000051 55 1144          1714503433164 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503433165 2024.04.30 14:57:13)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 525c06515405014453571408075457555654575451)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503433192 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503433193 2024.04.30 14:57:13)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 616e3361333733743630723a306768643766636669)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503433216 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503433217 2024.04.30 14:57:13)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 818ed28e88d58397818794dbd6878784d786838784)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503433242 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503433243 2024.04.30 14:57:13)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 909ec59f95c7c786c7c484cac4979295c693929794)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503433266 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503433267 2024.04.30 14:57:13)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code b0bee9e4b5e6eca5e7e3a4eae8b6b7b6b9b7b4b5e6)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503433290 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503433291 2024.04.30 14:57:13)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code cfc1969a9c9993da989adb9597c9c8ca99c99bc8ca)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1144          1714503439717 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503439718 2024.04.30 14:57:19)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code e5b2e3b6e4b2b6f3e4e0a3bfb0e3e0e2e1e3e0e3e6)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503439745 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503439746 2024.04.30 14:57:19)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 04520302535256115355175f55020d01520306030c)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503439770 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503439771 2024.04.30 14:57:19)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 14421212184016021412014e431212114213161211)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503439809 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503439810 2024.04.30 14:57:19)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 421542404515155415165618164540471441404546)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503440231 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503440232 2024.04.30 14:57:20)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code e8bfe5bbe5beb4fdbfbbfcb2b0eeefeee1efecedbe)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503440497 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503440498 2024.04.30 14:57:20)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code f2a5fca2f5a4aee7a5a7e6a8aaf4f5f7a4f4a6f5f7)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1144          1714503546913 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503546914 2024.04.30 14:59:06)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 989a9b9794cfcb8e999ddec2cd9e9d9f9c9e9d9e9b)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503547315 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503547316 2024.04.30 14:59:07)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 2e2d252a28787c3b797f3d757f28272b78292c2926)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503547364 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503547365 2024.04.30 14:59:07)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 5d5e575f01095f4b5d5b48070a5b5b580b5a5f5b58)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503547398 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503547399 2024.04.30 14:59:07)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 7d7f717c2c2a2a6b2a296927297a7f782b7e7f7a79)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503547423 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503547424 2024.04.30 14:59:07)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 9c9e9c93cacac089cbcf88c6c49a9b9a959b9899ca)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503547447 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503547448 2024.04.30 14:59:07)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code bbb9bbefecede7aeeceeafe1e3bdbcbeedbdefbcbe)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
V 000051 55 1482          1714503547494 Behavioral
(_unit VHDL(hex_driver 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503547495 2024.04.30 14:59:07)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code eae8eab9bebcb6ffbdb8feb1b9ece3edececefede8)
	(_coverage d)
	(_ent
		(_time 1714503547484)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1144          1714503563011 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503563012 2024.04.30 14:59:23)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 8688868884d1d5908783c0dcd38083818280838085)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503563039 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503563040 2024.04.30 14:59:23)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 959a939ac3c3c780c2c486cec4939c90c39297929d)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503563062 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503563063 2024.04.30 14:59:23)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code b4bbb3e1b8e0b6a2b4b2a1eee3b2b2b1e2b3b6b2b1)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503563086 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503563087 2024.04.30 14:59:23)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code c4cac591c59393d29390d09e90c3c6c192c7c6c3c0)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503563219 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503563220 2024.04.30 14:59:23)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 515f5f5255070d440602450b095756575856555407)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503563273 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503563274 2024.04.30 14:59:23)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 808e8e8e85d6dc95d7d594dad8868785d686d48785)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1144          1714503570640 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503570641 2024.04.30 14:59:30)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 4f18494d1d181c594e4a09151a494a484b494a494c)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503570667 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503570668 2024.04.30 14:59:30)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 6e386e6e68383c7b393f7d353f68676b38696c6966)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503570690 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503570691 2024.04.30 14:59:30)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 7d2b7c7d21297f6b7d7b68272a7b7b782b7a7f7b78)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503570731 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503570732 2024.04.30 14:59:30)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code acfbabfbfafbfbbafbf8b8f6f8abaea9faafaeaba8)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503570754 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503570755 2024.04.30 14:59:30)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code bcebb7e8eaeae0a9ebefa8e6e4babbbab5bbb8b9ea)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503570778 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503570779 2024.04.30 14:59:30)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code db8cd0898c8d87ce8c8ecf8183dddcde8ddd8fdcde)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714503570828 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503570829 2024.04.30 14:59:30)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 0a5d060c5e5c561f5d5919505e0d0c0c0f0c5f0c02)
	(_coverage d)
	(_ent
		(_time 1714503570819)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1144          1714503803866 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503803867 2024.04.30 15:03:23)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 51545652540602475054170b045754565557545752)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503803893 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503803894 2024.04.30 15:03:23)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 71757070232723642620622a207778742776737679)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503803918 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503803919 2024.04.30 15:03:23)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 9094909e98c49286909685cac7969695c697929695)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503803942 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503803943 2024.04.30 15:03:23)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 9f9a9990ccc8c889c8cb8bc5cb989d9ac99c9d989b)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503803966 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503803967 2024.04.30 15:03:23)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code bfbab5ebece9e3aae8ecabe5e7b9b8b9b6b8bbbae9)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503803990 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503803991 2024.04.30 15:03:23)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code cecbc49b9e9892db999bda9496c8c9cb98c89ac9cb)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714503804386 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503804387 2024.04.30 15:03:24)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 65606965653339703236763f31626363606330636d)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1144          1714503836345 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503836346 2024.04.30 15:03:56)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 36623233346165203733706c633033313230333035)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503836373 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503836374 2024.04.30 15:03:56)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 55005756030307400204460e04535c50035257525d)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503836404 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503836405 2024.04.30 15:03:56)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 74217774782076627472612e237272712273767271)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503836447 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503836448 2024.04.30 15:03:56)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 93c7969c95c4c485c4c787c9c7949196c590919497)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503836471 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503836472 2024.04.30 15:03:56)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code b3e7bae7b5e5efa6e4e0a7e9ebb5b4b5bab4b7b6e5)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503836495 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503836496 2024.04.30 15:03:56)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code c296cb97c5949ed79597d6989ac4c5c794c496c5c7)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714503836524 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503836525 2024.04.30 15:03:56)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code e2b6ebb1e5b4bef7b5b1f1b8b6e5e4e4e7e4b7e4ea)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1144          1714503848603 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503848604 2024.04.30 15:04:08)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 10431417144743061115564a451615171416151613)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714503848631 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503848632 2024.04.30 15:04:08)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 2f7d2d2b2a797d3a787e3c747e29262a79282d2827)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714503848658 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714503848659 2024.04.30 15:04:08)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 4e1c4d4d131a4c584e485b141948484b18494c484b)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714503848682 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714503848683 2024.04.30 15:04:08)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 5e0d5b5d0e090948090a4a040a595c5b085d5c595a)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714503848707 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714503848708 2024.04.30 15:04:08)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 7d2e747c2c2b21682a2e6927257b7a7b747a79782b)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714503848732 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714503848733 2024.04.30 15:04:08)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 9ccf9593cacac089cbc988c6c49a9b99ca9ac89b99)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714503848760 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714503848761 2024.04.30 15:04:08)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code acffa5fbfafaf0b9fbffbff6f8abaaaaa9aaf9aaa4)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714503848786 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714503848787 2024.04.30 15:04:08)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code cb98999ecf9c9eddcc9d8d919ecdc2cdcccdc2cccf)
	(_coverage d)
	(_ent
		(_time 1714503848783)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1144          1714505236523 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505236524 2024.04.30 15:27:16)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 9294c29d94c5c1849397d4c8c79497959694979491)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505236557 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505236558 2024.04.30 15:27:16)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code c1c69794939793d49690d29a90c7c8c497c6c3c6c9)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505236587 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505236588 2024.04.30 15:27:16)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code d0d78783d884d2c6d0d6c58a87d6d6d586d7d2d6d5)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505236616 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505236617 2024.04.30 15:27:16)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code f0f6a1a0f5a7a7e6a7a4e4aaa4f7f2f5a6f3f2f7f4)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505236640 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505236641 2024.04.30 15:27:16)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 0f0951095c59531a585c1b555709080906080b0a59)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505237030 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505237031 2024.04.30 15:27:17)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 96919e9995c0ca83c1c382ccce909193c090c29193)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505237063 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505237064 2024.04.30 15:27:17)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code b5b2bde1b5e3e9a0e2e6a6efe1b2b3b3b0b3e0b3bd)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505237091 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505237092 2024.04.30 15:27:17)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code d4d38786868381c2d382928e81d2ddd2d3d2ddd3d0)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1144          1714505253056 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505253057 2024.04.30 15:27:33)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 35376630346266233430736f603330323133303336)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505253087 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505253088 2024.04.30 15:27:33)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 54570157030206410305470f05525d51025356535c)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505253112 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505253113 2024.04.30 15:27:33)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 64673065683066726462713e336262613263666261)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505253146 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505253147 2024.04.30 15:27:33)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 8381d18d85d4d495d4d797d9d7848186d580818487)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505253172 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505253173 2024.04.30 15:27:33)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code a2a0fcf5a5f4feb7f5f1b6f8faa4a5a4aba5a6a7f4)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505253197 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505253198 2024.04.30 15:27:33)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code b2b0ece6b5e4eea7e5e7a6e8eab4b5b7e4b4e6b5b7)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505253230 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505253231 2024.04.30 15:27:33)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code e1e3bfb2e5b7bdf4b6b2f2bbb5e6e7e7e4e7b4e7e9)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505253265 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505253266 2024.04.30 15:27:33)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 00035306565755160756465a550609060706090704)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1144          1714505274803 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505274804 2024.04.30 15:27:54)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 1b4c1a1c4d4c480d1a1e5d414e1d1e1c1f1d1e1d18)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505274834 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505274835 2024.04.30 15:27:54)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 3a6c3d3f386c682f6d6b29616b3c333f6c3d383d32)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505274864 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505274865 2024.04.30 15:27:54)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 5a0c5c58030e584c5a5c4f000d5c5c5f0c5d585c5f)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505274891 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505274892 2024.04.30 15:27:54)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 792e7978752e2e6f2e2d6d232d7e7b7c2f7a7b7e7d)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505274920 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505274921 2024.04.30 15:27:54)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 98cf949795cec48dcfcb8cc2c09e9f9e919f9c9dce)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505274969 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505274970 2024.04.30 15:27:54)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code c790cb92c5919bd29092d39d9fc1c0c291c193c0c2)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505274999 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505275000 2024.04.30 15:27:54)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code e6b1eab5e5b0baf3b1b5f5bcb2e1e0e0e3e0b3e0ee)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505275024 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505275025 2024.04.30 15:27:55)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code f6a1a1a6a6a1a3e0f1a0b0aca3f0fff0f1f0fff1f2)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1144          1714505353358 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505353359 2024.04.30 15:29:13)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code feacfdaeafa9ade8fffbb8a4abf8fbf9faf8fbf8fd)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505353390 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505353391 2024.04.30 15:29:13)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 1d4e191a1a4b4f084a4c0e464c1b14184b1a1f1a15)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505353417 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505353418 2024.04.30 15:29:13)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 2d7e282871792f3b2d2b38777a2b2b287b2a2f2b28)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505353440 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505353441 2024.04.30 15:29:13)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 4c1e4f4e1a1b1b5a1b185816184b4e491a4f4e4b48)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505353488 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505353489 2024.04.30 15:29:13)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 7b29747a2c2d276e2c286f21237d7c7d727c7f7e2d)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505353515 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505353516 2024.04.30 15:29:13)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 9ac89595ceccc68fcdcf8ec0c29c9d9fcc9cce9d9f)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505353550 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505353551 2024.04.30 15:29:13)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code b9ebb6edb5efe5aceeeaaae3edbebfbfbcbfecbfb1)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505353590 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505353591 2024.04.30 15:29:13)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code e8babcbbb6bfbdfeefbeaeb2bdeee1eeefeee1efec)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
V 000051 55 1144          1714505369286 Behavioral
(_unit VHDL(edge_detector 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505369287 2024.04.30 15:29:29)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 30373035346763263135766a653635373436353633)
	(_coverage d)
	(_ent
		(_time 1714494728123)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505369313 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505369314 2024.04.30 15:29:29)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 4f49494d4a191d5a181e5c141e49464a19484d4847)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505369339 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505369340 2024.04.30 15:29:29)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 6e68696f333a6c786e687b343968686b38696c686b)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505369365 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505369366 2024.04.30 15:29:29)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 7e797f7f2e292968292a6a242a797c7b287d7c797a)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505369394 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505369395 2024.04.30 15:29:29)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 9d9a9092cccbc188cace89c7c59b9a9b949a9998cb)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505369422 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505369423 2024.04.30 15:29:29)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code bcbbb1e8eaeae0a9ebe9a8e6e4babbb9eabae8bbb9)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505369452 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505369453 2024.04.30 15:29:29)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code dbdcd6898c8d87ce8c88c8818fdcdddddedd8eddd3)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505369481 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505369482 2024.04.30 15:29:29)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code fbfcadabffacaeedfcadbda1aefdf2fdfcfdf2fcff)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1139          1714505424047 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505424048 2024.04.30 15:30:24)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 1d4e4a1a4d4a4e0b1c185b47481b181a191b181b19)
	(_coverage d)
	(_ent
		(_time 1714505424038)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505424157 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505424158 2024.04.30 15:30:24)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 8bd9da858addd99edcda98d0da8d828edd8c898c83)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505424211 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505424212 2024.04.30 15:30:24)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code b9ebe9ecb8edbbafb9bface3eebfbfbcefbebbbfbc)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505424253 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505424254 2024.04.30 15:30:24)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code e8bbbebbe5bfbffebfbcfcb2bcefeaedbeebeaefec)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505424304 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505424305 2024.04.30 15:30:24)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 17444c1015414b024044034d4f1110111e10131241)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505424345 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505424346 2024.04.30 15:30:24)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 46151d4445101a531113521c1e4041431040124143)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505424758 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505424759 2024.04.30 15:30:24)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code dc8f808e8a8a80c98b8fcf8688dbdadad9da89dad4)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505424810 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505424811 2024.04.30 15:30:24)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 1b481d1c1f4c4e0d1c4d5d414e1d121d1c1d121c1f)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1139          1714505435923 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505435924 2024.04.30 15:30:35)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 80878c8e84d7d3968185c6dad58685878486858684)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505435952 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505435953 2024.04.30 15:30:35)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 9f9995909ac9cd8ac8ce8cc4ce99969ac9989d9897)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505435985 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505435986 2024.04.30 15:30:35)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code bfb9b4eae1ebbda9bfb9aae5e8b9b9bae9b8bdb9ba)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505436024 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505436025 2024.04.30 15:30:36)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code ded9d38c8e8989c8898aca848ad9dcdb88dddcd9da)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505436048 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505436049 2024.04.30 15:30:36)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code fdfafcadacaba1e8aaaee9a7a5fbfafbf4faf9f8ab)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505436080 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505436081 2024.04.30 15:30:36)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 1c1b451b4a4a40094b490846441a1b194a1a481b19)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505436111 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505436112 2024.04.30 15:30:36)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 3c3b65396a6a60296b6f2f66683b3a3a393a693a34)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505436139 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505436140 2024.04.30 15:30:36)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 5b5c59585f0c0e4d5c0d1d010e5d525d5c5d525c5f)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1139          1714505450077 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505450078 2024.04.30 15:30:50)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code cccfc9999b9b9fdacdc98a9699cac9cbc8cac9cac8)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505450107 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505450108 2024.04.30 15:30:50)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code eceeefbfecbabef9bbbdffb7bdeae5e9baebeeebe4)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505450132 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505450133 2024.04.30 15:30:50)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code fbf9f9aaa1aff9edfbfdeea1acfdfdfeadfcf9fdfe)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505450160 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505450161 2024.04.30 15:30:50)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 1b181e1c4c4c4c0d4c4f0f414f1c191e4d18191c1f)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505450185 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505450186 2024.04.30 15:30:50)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 3a39333f6e6c662f6d692e60623c3d3c333d3e3f6c)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505450210 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505450211 2024.04.30 15:30:50)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 494a404b451f155c1e1c5d13114f4e4c1f4f1d4e4c)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505450252 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505450253 2024.04.30 15:30:50)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 787b7179752e246d2f2b6b222c7f7e7e7d7e2d7e70)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505451972 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505451973 2024.04.30 15:30:51)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 2f2c742b2f787a39287969757a292629282926282b)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3898          1714505452643 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714505452644 2024.04.30 15:30:52)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code cfccca9b9c98c8d8cccbd6959ac9c6c9c8c9c6c8cb)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000051 55 1139          1714505530881 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505530882 2024.04.30 15:32:10)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 69673f69643e3a7f686c2f333c6f6c6e6d6f6c6f6d)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505530915 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505530916 2024.04.30 15:32:10)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 8986d987d3dfdb9cded89ad2d88f808cdf8e8b8e81)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505530940 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505530941 2024.04.30 15:32:10)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code a8a7f9fea8fcaabea8aebdf2ffaeaeadfeafaaaead)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505530970 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505530971 2024.04.30 15:32:10)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code c7c99092c59090d19093d39d93c0c5c291c4c5c0c3)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505531356 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505531357 2024.04.30 15:32:11)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 4e40134c1e18125b191d5a141648494847494a4b18)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505531390 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505531391 2024.04.30 15:32:11)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 6d63306d3c3b31783a387937356b6a683b6b396a68)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505531419 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505531420 2024.04.30 15:32:11)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 8c82d182dadad099dbdf9fd6d88b8a8a898ad98a84)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505531443 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505531444 2024.04.30 15:32:11)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 9c929a9399cbc98a9bcadac6c99a959a9b9a959b98)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3898          1714505531479 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714505531480 2024.04.30 15:32:11)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code bbb5baeeececbcacb8bfa2e1eebdb2bdbcbdb2bcbf)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000051 55 1139          1714505555836 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505555837 2024.04.30 15:32:35)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code e2b1b3b1e4b5b1f4e3e7a4b8b7e4e7e5e6e4e7e4e6)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505555869 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505555870 2024.04.30 15:32:35)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 02505404535450175553115953040b07540500050a)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505555899 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505555900 2024.04.30 15:32:35)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 21737624287523372127347b762727247726232724)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505555926 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505555927 2024.04.30 15:32:35)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 40131142451717561714541a144742451643424744)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505555950 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505555951 2024.04.30 15:32:35)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 50030d5355060c450703440a085657565957545506)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505555973 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505555974 2024.04.30 15:32:35)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 6f3c326f3c39337a383a7b353769686a39693b686a)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505556016 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505556017 2024.04.30 15:32:36)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 9ecdc391cec8c28bc9cd8dc4ca9998989b98cb9896)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505556047 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505556048 2024.04.30 15:32:36)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code bdeebbe9bfeae8abbaebfbe7e8bbb4bbbabbb4bab9)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3898          1714505556073 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714505556074 2024.04.30 15:32:36)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code cd9ecc999c9acadacec9d49798cbc4cbcacbc4cac9)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000051 55 1139          1714505564745 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505564746 2024.04.30 15:32:44)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code adaaa8fafdfafebbaca8ebf7f8aba8aaa9aba8aba9)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714505564775 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505564776 2024.04.30 15:32:44)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code cccacf99cc9a9ed99b9ddf979dcac5c99acbcecbc4)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714505564804 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714505564805 2024.04.30 15:32:44)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code ebede9b9b1bfe9fdebedfeb1bcededeebdece9edee)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714505564833 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714505564834 2024.04.30 15:32:44)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 0a0d0f0c5e5d5d1c5d5e1e505e0d080f5c09080d0e)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714505564861 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714505564862 2024.04.30 15:32:44)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 2a2d232e7e7c763f7d793e70722c2d2c232d2e2f7c)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714505564887 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714505564888 2024.04.30 15:32:44)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 494e404b451f155c1e1c5d13114f4e4c1f4f1d4e4c)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714505564938 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714505564939 2024.04.30 15:32:44)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 787f7179752e246d2f2b6b222c7f7e7e7d7e2d7e70)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714505564963 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714505564964 2024.04.30 15:32:44)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 8780d589d6d0d29180d1c1ddd2818e8180818e8083)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3898          1714505564987 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714505564988 2024.04.30 15:32:44)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code a7a0f2f1a5f0a0b0a4a3befdf2a1aea1a0a1aea0a3)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714505565022 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714505565023 2024.04.30 15:32:45)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code c6c0c492c0919bd396c2829d92c1cec390c0c2c0cf)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000055 55 1162          1714506143733 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714506143734 2024.04.30 15:42:23)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 55060056060200435203130f00535c5352535c5251)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000051 55 1139          1714506230065 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506230066 2024.04.30 15:43:50)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 9d989f92cdcace8b9c98dbc7c89b989a999b989b99)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714506230114 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506230115 2024.04.30 15:43:50)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code ccc8c899cc9a9ed99b9ddf979dcac5c99acbcecbc4)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714506230149 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714506230150 2024.04.30 15:43:50)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code ebefeeb9b1bfe9fdebedfeb1bcededeebdece9edee)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714506230178 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714506230179 2024.04.30 15:43:50)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 0a0f060c5e5d5d1c5d5e1e505e0d080f5c09080d0e)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714506230221 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714506230222 2024.04.30 15:43:50)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 292c292d257f753c7e7a3d73712f2e2f202e2d2c7f)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714506230255 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714506230256 2024.04.30 15:43:50)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 585d585b550e044d0f0d4c02005e5f5d0e5e0c5f5d)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714506230287 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506230288 2024.04.30 15:43:50)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 787d7879752e246d2f2b6b222c7f7e7e7d7e2d7e70)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000071 55 3898          1714506230355 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714506230356 2024.04.30 15:43:50)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code b6b3eae3b5e1b1a1b5b2afece3b0bfb0b1b0bfb1b2)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714506230400 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714506230401 2024.04.30 15:43:50)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e1eeb7e0b2b8f0b5e1a1beb1e2ede0b3e3e1e3ec)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714506423868 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506423869 2024.04.30 15:47:03)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code a2a6f4f5a4f5f1b4a3a7e4f8f7a4a7a5a6a4a7a4a6)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714506423914 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506423915 2024.04.30 15:47:03)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code d1d48183838783c48680c28a80d7d8d487d6d3d6d9)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714506423942 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714506423943 2024.04.30 15:47:03)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code e0e5b1b2e8b4e2f6e0e6f5bab7e6e6e5b6e7e2e6e5)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714506423981 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714506423982 2024.04.30 15:47:03)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 0f0b5f095c585819585b1b555b080d0a590c0d080b)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714506424006 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714506424007 2024.04.30 15:47:04)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 2e2a722a7e78723b797d3a747628292827292a2b78)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714506424407 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714506424408 2024.04.30 15:47:04)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code b5b1e8e1b5e3e9a0e2e0a1efedb3b2b0e3b3e1b2b0)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714506424448 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506424449 2024.04.30 15:47:04)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code e4e0b9b7e5b2b8f1b3b7f7beb0e3e2e2e1e2b1e2ec)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000071 55 3901          1714506424502 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714506424503 2024.04.30 15:47:04)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 131711151544140410170a4946151a1514151a1417)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714506424530 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714506424531 2024.04.30 15:47:04)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 3237673630656f276236766966353a37643436343b)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714506440038 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506440039 2024.04.30 15:47:20)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code cece999b9f999dd8cfcb88949bc8cbc9cac8cbc8ca)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714506440080 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506440081 2024.04.30 15:47:20)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code edecbcbeeabbbff8babcfeb6bcebe4e8bbeaefeae5)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714506440105 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714506440106 2024.04.30 15:47:20)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 0c0d5d0b57580e1a0c0a19565b0a0a095a0b0e0a09)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714506440140 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714506440141 2024.04.30 15:47:20)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 2b2b7c2f7c7c7c3d7c7f3f717f2c292e7d28292c2f)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714506440165 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714506440166 2024.04.30 15:47:20)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 4b4b10491c1d175e1c185f11134d4c4d424c4f4e1d)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714506440191 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714506440192 2024.04.30 15:47:20)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 5a5a01590e0c064f0d0f4e00025c5d5f0c5c0e5d5f)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714506440216 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506440217 2024.04.30 15:47:20)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 79792278752f256c2e2a6a232d7e7f7f7c7f2c7f71)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714506440251 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714506440252 2024.04.30 15:47:20)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 99999996c6cecc8f999cdfc3cc9f909f9e9f909e9d)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714506440292 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714506440293 2024.04.30 15:47:20)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code c8c8cf9cc59fcfdfcbccd1929dcec1cecfcec1cfcc)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714506440719 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714506440720 2024.04.30 15:47:20)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 6d6c3b6c393a30783d692936396a65683b6b696b64)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714506456274 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506456275 2024.04.30 15:47:36)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 386f6f3d346f6b2e393d7e626d3e3d3f3c3e3d3e3c)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714506456305 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506456306 2024.04.30 15:47:36)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 57010654030105420006440c06515e52015055505f)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714506456339 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714506456340 2024.04.30 15:47:36)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 76202676782274607670632c217070732071747073)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714506456363 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714506456364 2024.04.30 15:47:36)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 86d1d08885d1d190d1d292dcd2818483d085848182)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714506456404 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714506456405 2024.04.30 15:47:36)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code b5e2efe1b5e3e9a0e2e6a1efedb3b2b3bcb2b1b0e3)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1031          1714506456436 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714506456437 2024.04.30 15:47:36)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code d4838e86d58288c18381c08e8cd2d3d182d280d3d1)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714506456462 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506456463 2024.04.30 15:47:36)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code f3a4a9a3f5a5afe6a4a0e0a9a7f4f5f5f6f5a6f5fb)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714506456490 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714506456491 2024.04.30 15:47:36)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 03540305565456150306455956050a0504050a0407)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714506456539 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714506456540 2024.04.30 15:47:36)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 421545414515455541465b1817444b4445444b4546)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714506456565 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714506456566 2024.04.30 15:47:36)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 5107015350060c440155150a055659540757555758)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714506879369 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506879370 2024.04.30 15:54:39)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code eee9bdbdbfb9bdf8efeba8b4bbe8ebe9eae8ebe8ea)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714506879415 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506879416 2024.04.30 15:54:39)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 0d080e0b0a5b5f185a5c1e565c0b04085b0a0f0a05)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714506879446 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714506879447 2024.04.30 15:54:39)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 2c292e2977782e3a2c2a39767b2a2a297a2b2e2a29)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714506879473 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714506879474 2024.04.30 15:54:39)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 4b4f4f491c1c1c5d1c1f5f111f4c494e1d48494c4f)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714506879514 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714506879515 2024.04.30 15:54:39)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 7a7e727b2e2c266f2d296e20227c7d7c737d7e7f2c)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1040          1714506879539 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714506879540 2024.04.30 15:54:39)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 8a8e8284dedcd69fdddf9ed0d28c8d8fdc8cde8d8f)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714506879607 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506879608 2024.04.30 15:54:39)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code d8dcd08ad58e84cd8f8bcb828cdfdededdde8dded0)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714506879641 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714506879642 2024.04.30 15:54:39)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code f7f3a4a7a6a0a2e1f7f2b1ada2f1fef1f0f1fef0f3)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714506879669 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714506879670 2024.04.30 15:54:39)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 171342111540100014130e4d42111e1110111e1013)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714506879692 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714506879693 2024.04.30 15:54:39)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 2623242320717b337622627d72212e23702022202f)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714506993324 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506993325 2024.04.30 15:56:33)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 0f5d5e095d585c190e0a49555a090a080b090a090b)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714506993739 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506993740 2024.04.30 15:56:33)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code a5f6f3f2f3f3f7b0f2f4b6fef4a3aca0f3a2a7a2ad)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714506994121 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714506994122 2024.04.30 15:56:34)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 2c7e2e2977782e3a2c2a39767b2a2a297a2b2e2a29)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000054 55 1017          1714506994909 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714506994910 2024.04.30 15:56:34)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 396a323c356f652c6e6a2d63613f3e3f303e3d3c6f)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1040          1714506994953 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714506994954 2024.04.30 15:56:34)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 683b6368653e347d3f3d7c32306e6f6d3e6e3c6f6d)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714506995000 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714506995001 2024.04.30 15:56:34)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 97c49c9895c1cb82c0c484cdc39091919291c2919f)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714506995044 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714506995045 2024.04.30 15:56:35)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code c6959693969193d0c6c3809c93c0cfc0c1c0cfc1c2)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714506995104 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714506995105 2024.04.30 15:56:35)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code f4a7a3a5f5a3f3e3f7f0edaea1f2fdf2f3f2fdf3f0)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714506995149 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714506995150 2024.04.30 15:56:35)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 2371242620747e367327677877242b26752527252a)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714507056293 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507056294 2024.04.30 15:57:36)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 085a0e0e045f5b1e090d4e525d0e0d0f0c0e0d0e0c)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714507056332 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507056333 2024.04.30 15:57:36)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 27742723737175327076347c76212e22712025202f)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714507056356 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714507056357 2024.04.30 15:57:36)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 46154745481244504640531c114040431041444043)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714507056392 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714507056393 2024.04.30 15:57:36)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 65376265653232733231713f316267603366676261)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714507056430 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714507056431 2024.04.30 15:57:36)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 85d78e8b85d3d990d2d691dfdd8382838c828180d3)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1040          1714507056456 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714507056457 2024.04.30 15:57:36)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code a4f6aff3a5f2f8b1f3f1b0fefca2a3a1f2a2f0a3a1)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714507056483 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507056484 2024.04.30 15:57:36)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code c391c896c5959fd69490d09997c4c5c5c6c596c5cb)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714507056518 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714507056519 2024.04.30 15:57:36)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code e2b0b2b1b6b5b7f4e2e7a4b8b7e4ebe4e5e4ebe5e6)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714507056566 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714507056567 2024.04.30 15:57:36)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 11434117154616061215084b441718171617181615)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714507056592 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714507056593 2024.04.30 15:57:36)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 3063373430676d256034746b643738356636343639)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714507081268 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507081269 2024.04.30 15:58:01)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 9095919f94c7c3869195d6cac59695979496959694)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714507081300 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507081301 2024.04.30 15:58:01)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code b0b4b7e4e3e6e2a5e7e1a3ebe1b6b9b5e6b7b2b7b8)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714507081329 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714507081330 2024.04.30 15:58:01)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code cfcbc99b919bcdd9cfc9da9598c9c9ca99c8cdc9ca)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714507081355 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714507081356 2024.04.30 15:58:01)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code dedbde8c8e8989c8898aca848ad9dcdb88dddcd9da)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714507081386 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714507081387 2024.04.30 15:58:01)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 0d08000b5c5b51185a5e1957550b0a0b040a09085b)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1040          1714507081452 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714507081453 2024.04.30 15:58:01)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 4c49414e1a1a10591b195816144a4b491a4a184b49)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714507081523 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507081524 2024.04.30 15:58:01)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 8a8f8784dedcd69fddd999d0de8d8c8c8f8cdf8c82)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714507081634 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714507081635 2024.04.30 15:58:01)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code f8fdaea8a6afadeef8fdbea2adfef1fefffef1fffc)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714507082243 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714507082244 2024.04.30 15:58:02)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 595c055b550e5e4e5a5d40030c5f505f5e5f505e5d)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714507082621 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714507082622 2024.04.30 15:58:02)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code e0e4eab2e0b7bdf5b0e4a4bbb4e7e8e5b6e6e4e6e9)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714507149364 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507149365 2024.04.30 15:59:09)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code 8e8bde80dfd9dd988f8bc8d4db888b898a888b888a)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714507149395 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507149396 2024.04.30 15:59:09)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code ada9fbfaaafbffb8fafcbef6fcaba4a8fbaaafaaa5)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714507149420 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714507149421 2024.04.30 15:59:09)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code cdc99a999199cfdbcdcbd8979acbcbc89bcacfcbc8)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714507149447 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714507149448 2024.04.30 15:59:09)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code dcd98d8e8a8b8bca8b88c88688dbded98adfdedbd8)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714507149480 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714507149481 2024.04.30 15:59:09)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code fbfea6abacada7eeaca8efa1a3fdfcfdf2fcfffead)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1040          1714507149503 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714507149504 2024.04.30 15:59:09)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 1b1e451c4c4d470e4c4e0f41431d1c1e4d1d4f1c1e)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714507149529 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507149530 2024.04.30 15:59:09)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 3a3f643f6e6c662f6d6929606e3d3c3c3f3c6f3c32)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714507149558 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714507149559 2024.04.30 15:59:09)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 4a4f4f484d1d1f5c4a4f0c101f4c434c4d4c434d4e)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714507149597 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714507149598 2024.04.30 15:59:09)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 787d7a78752f7f6f7b7c61222d7e717e7f7e717f7c)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714507149624 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714507149625 2024.04.30 15:59:09)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 989ccd9690cfc58dc89cdcc3cc9f909dce9e9c9e91)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000051 55 1139          1714507176330 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507176331 2024.04.30 15:59:36)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code e7b0e5b4e4b0b4f1e6e2a1bdb2e1e2e0e3e1e2e1e3)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1133          1714507176383 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507176384 2024.04.30 15:59:36)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 16401d11434044034147054d47101f13401114111e)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 964           1714507176415 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714507176416 2024.04.30 15:59:36)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 35633f31386137233533206f623333306332373330)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
I 000053 55 934           1714507176446 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714507176447 2024.04.30 15:59:36)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 54035857550303420300400e005356510257565350)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
I 000054 55 1017          1714507176480 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714507176481 2024.04.30 15:59:36)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 7324737275252f66242067292b7574757a74777625)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
I 000052 55 1040          1714507177221 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714507177222 2024.04.30 15:59:37)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code 61363b6165373d743634753b396766643767356664)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
I 000051 55 1481          1714507177260 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507177261 2024.04.30 15:59:37)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 81d6db8f85d7dd94d6d292dbd58687878487d48789)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000055 55 1162          1714507177328 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714507177329 2024.04.30 15:59:37)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code cf98ce9acf989ad9cfca89959ac9c6c9c8c9c6c8cb)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
I 000071 55 3901          1714507177700 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714507177701 2024.04.30 15:59:37)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code 366136323561312135322f6c63303f3031303f3132)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
I 000056 55 2268          1714507177725 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714507177726 2024.04.30 15:59:37)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code 55030257500208400551110e01525d50035351535c)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000051 55 1139          1714507265932 Behavioral
(_unit VHDL(edge_det 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507265933 2024.04.30 16:01:05)
	(_source(\../src/edge_det.vhd\))
	(_parameters dbg tan)
	(_code e1e7e1b2e4b6b2f7e0e4a7bbb4e7e4e6e5e7e4e7e5)
	(_coverage d)
	(_ent
		(_time 1714505424037)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int sig -1 0 36(_ent(_in))))
		(_port(_int pos -1 0 36(_ent(_in))))
		(_port(_int sig_edge -1 0 37(_ent(_out))))
		(_type(_int state 0 42(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 43(_arch(_uni))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 55(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 63(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1133          1714507266312 Behavioral
(_unit VHDL(slv_spi_rx_shifter 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507266313 2024.04.30 16:01:06)
	(_source(\../src/slv_spi_rx_shifter.vhd\))
	(_parameters dbg tan)
	(_code 67606367333135723036743c36616e62316065606f)
	(_coverage d)
	(_ent
		(_time 1714494797418)
	)
	(_object
		(_port(_int rxd -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int sel_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int reg 1 0 44(_prcs 0)))
		(_prcs
			(sh(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000052 55 964           1714507266361 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 34(rx_buff_reg 0 44))
	(_version ve8)
	(_time 1714507266362 2024.04.30 16:01:06)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters dbg tan)
	(_code 9691939898c29480969083ccc1909093c091949093)
	(_coverage d)
	(_ent
		(_time 1714502603859)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int load_en -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 37(_ent(_in))))
		(_port(_int rx_buff_out 0 0 38(_ent(_out))))
		(_prcs
			(pulse(_arch 0 0 48(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . rx_buff_reg 1 -1)
)
V 000053 55 934           1714507266546 decoder_2to4
(_unit VHDL(decoder_2to4 0 33(decoder_2to4 0 42))
	(_version ve8)
	(_time 1714507266547 2024.04.30 16:01:06)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 52545e515505054405064608065550570451505556)
	(_coverage d)
	(_ent
		(_time 1714502900050)
	)
	(_object
		(_port(_int b -1 0 35(_ent(_in))))
		(_port(_int a -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int y 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . decoder_2to4 1 -1)
)
V 000054 55 1017          1714507266589 hex_digit_reg
(_unit VHDL(hex_digit_reg 0 33(hex_digit_reg 0 43))
	(_version ve8)
	(_time 1714507266590 2024.04.30 16:01:06)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters dbg tan)
	(_code 7177717075272d642622652b297776777876757427)
	(_coverage d)
	(_ent
		(_time 1714503207513)
	)
	(_object
		(_port(_int rst_bar -1 0 35(_ent(_in))))
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 35(_ent(_in))))
		(_port(_int load_en2 -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(update_reg(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . hex_digit_reg 1 -1)
)
V 000052 55 1040          1714507266975 hex_dig_mux
(_unit VHDL(hex_dig_mux 0 33(hex_dig_mux 0 43))
	(_version ve8)
	(_time 1714507266977 2024.04.30 16:01:06)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code f7f1f6a7f5a1abe2a0a2e3adaff1f0f2a1f1a3f0f2)
	(_coverage d)
	(_ent
		(_time 1714503425652)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 35(_ent(_in))))
		(_port(_int hex_dig_1 0 0 35(_ent(_in))))
		(_port(_int hex_dig_2 0 0 35(_ent(_in))))
		(_port(_int hex_dig_3 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 36(_ent(_in))))
		(_port(_int hex_dig_out 0 0 37(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . hex_dig_mux 1 -1)
)
V 000051 55 1481          1714507267379 Behavioral
(_unit VHDL(hex_seven 0 34(behavioral 0 41))
	(_version ve8)
	(_time 1714507267380 2024.04.30 16:01:07)
	(_source(\../src/hex_seven.vhd\))
	(_parameters dbg tan)
	(_code 8e88d480ded8d29bd9dd9dd4da8988888b88db8886)
	(_coverage d)
	(_ent
		(_time 1714503570818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_type(_int segments 0 42(_array 2((_to i 0 i 15)))))
		(_sig(_int hex_pattern 3 0 43(_arch(_uni(((_string \"1111110"\))((_string \"0110000"\))((_string \"1101101"\))((_string \"1111001"\))((_string \"0110011"\))((_string \"1011011"\))((_string \"1011111"\))((_string \"1110000"\))((_string \"1111111"\))((_string \"1111011"\))((_string \"1110111"\))((_string \"0011111"\))((_string \"1001110"\))((_string \"0111101"\))((_string \"1001111"\))((_string \"1000111"\)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000055 55 1162          1714507267413 load_digit_fsm
(_unit VHDL(load_digit_fsm 0 34(load_digit_fsm 0 43))
	(_version ve8)
	(_time 1714507267414 2024.04.30 16:01:07)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code adabacfaaffaf8bbada8ebf7f8aba4abaaaba4aaa9)
	(_coverage d)
	(_ent
		(_time 1714503848782)
	)
	(_object
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 36(_ent(_in))))
		(_port(_int ld_cmnd -1 0 36(_ent(_in))))
		(_port(_int load_dig -1 0 37(_ent(_out))))
		(_type(_int state 0 44(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 45(_arch(_uni))))
		(_sig(_int next_state 0 0 45(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 57(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 65(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm 3 -1)
)
V 000071 55 3901          1714507267446 multidigit_muxed_seven_seg_spi
(_unit VHDL(multidigit_muxed_seven_seg_spi 0 34(multidigit_muxed_seven_seg_spi 0 44))
	(_version ve8)
	(_time 1714507267447 2024.04.30 16:01:07)
	(_source(\../src/multidigit_muxed_seven_seg_spi.vhd\))
	(_parameters dbg tan)
	(_code cccaca989a9bcbdbcfc8d59699cac5cacbcac5cbc8)
	(_coverage d)
	(_ent
		(_time 1714505369502)
	)
	(_inst u1 0 51(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sck_pe))
		)
	)
	(_inst u2 0 58(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sck_pe))
			((rx_data_out)(rx_data_out))
		)
	)
	(_inst u3 0 66(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(ss_bar_pe))
		)
	)
	(_inst u4 0 73(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(ss_bar_pe))
			((rx_buff_in)(rx_data_out))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_inst u5 0 80(_ent . decoder_2to4)
		(_port
			((b)(rx_buff_out(5)))
			((a)(rx_buff_out(4)))
			((y)(y))
		)
	)
	(_inst u12 0 85(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmnd)(rx_buff_out(7)))
			((load_dig)(load_dig))
		)
	)
	(_inst u6 0 92(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(0)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_0))
		)
	)
	(_inst u7 0 100(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(1)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_1))
		)
	)
	(_inst u8 0 108(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(2)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_2))
		)
	)
	(_inst u9 0 116(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(y(3)))
			((load_en2)(load_dig))
			((hex_dig_in)(rx_buff_out(d_3_0)))
			((hex_dig_out)(hex_dig_3))
		)
	)
	(_inst u10 0 124(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_inst u11 0 132(_ent . hex_seven)
		(_port
			((hex)(hex_dig_out))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int ss_bar -1 0 36(_ent(_in))))
		(_port(_int mosi -1 0 36(_ent(_in))))
		(_port(_int rst_bar -1 0 36(_ent(_in))))
		(_port(_int clk -1 0 36(_ent(_in))))
		(_port(_int sck -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 38(_ent(_out))))
		(_sig(_int sck_pe -1 0 45(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 45(_arch(_uni))))
		(_sig(_int load_dig -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_data_out 2 0 46(_arch(_uni))))
		(_sig(_int rx_buff_out 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_0 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_1 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_2 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_3 3 0 47(_arch(_uni))))
		(_sig(_int hex_dig_out 3 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . multidigit_muxed_seven_seg_spi 2 -1)
)
V 000056 55 2268          1714507267475 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714507267476 2024.04.30 16:01:07)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code ebecbab9b9bcb6febbefafb0bfece3eebdedefede2)
	(_coverage d)
	(_ent
		(_time 1714505531516)
	)
	(_inst UUT 0 38(_ent . multidigit_muxed_seven_seg_spi)
		(_port
			((ss_bar)(ss_bar))
			((mosi)(mosi))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sck)(sck))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
