{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637883807526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637883807526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 17:43:27 2021 " "Processing started: Thu Nov 25 17:43:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637883807526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883807526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883807526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637883807853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637883807853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813399 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "program_sequencer.v(48) " "Verilog HDL Event Control warning at program_sequencer.v(48): Event Control contains a complex event expression" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 48 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1637883813401 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "program_sequencer.v(66) " "Verilog HDL Event Control warning at program_sequencer.v(66): Event Control contains a complex event expression" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 66 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1637883813401 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_sequencer.v(148) " "Verilog HDL information at program_sequencer.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637883813402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_multi " "Found entity 1: cache_multi" {  } { { "cache_multi.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_ram " "Found entity 1: cache_ram" {  } { { "cache_ram.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdline microprocessor.v(74) " "Verilog HDL Implicit Net warning at microprocessor.v(74): created implicit net for \"rdline\"" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrline microprocessor.v(76) " "Verilog HDL Implicit Net warning at microprocessor.v(76): created implicit net for \"wrline\"" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache_wrline microprocessor.v(110) " "Verilog HDL Implicit Net warning at microprocessor.v(110): created implicit net for \"cache_wrline\"" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache_rdline microprocessor.v(111) " "Verilog HDL Implicit Net warning at microprocessor.v(111): created implicit net for \"cache_rdline\"" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "show_reset_1shot microprocessor.v(120) " "Verilog HDL Implicit Net warning at microprocessor.v(120): created implicit net for \"show_reset_1shot\"" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637883813464 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hold_on microprocessor.v(46) " "Output port \"hold_on\" at microprocessor.v(46) has no driver" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637883813465 "|microprocessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset_1shot microprocessor.v(54) " "Output port \"reset_1shot\" at microprocessor.v(54) has no driver" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637883813465 "|microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_multi cache_multi:c " "Elaborating entity \"cache_multi\" for hierarchy \"cache_multi:c\"" {  } { { "microprocessor.v" "c" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_ram cache_multi:c\|cache_ram:cache_ram_inst " "Elaborating entity \"cache_ram\" for hierarchy \"cache_multi:c\|cache_ram:cache_ram_inst\"" {  } { { "cache_multi.v" "cache_ram_inst" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_multi.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "cache_ram.v" "altsyncram_component" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "cache_ram.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813556 ""}  } { { "cache_ram.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637883813556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4q1 " "Found entity 1: altsyncram_b4q1" {  } { { "db/altsyncram_b4q1.tdf" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/db/altsyncram_b4q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4q1 cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated " "Elaborating entity \"altsyncram_b4q1\" for hierarchy \"cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "microprocessor.v" "data_mem" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813625 ""}  } { { "data_memory.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637883813625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_93g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_93g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_93g1 " "Found entity 1: altsyncram_93g1" {  } { { "db/altsyncram_93g1.tdf" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/db/altsyncram_93g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_93g1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_93g1:auto_generated " "Elaborating entity \"altsyncram_93g1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_93g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_memory " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_memory\"" {  } { { "microprocessor.v" "prog_memory" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file computational_test_for_cache_Lab5.hex " "Parameter \"init_file\" = \"computational_test_for_cache_Lab5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883813666 ""}  } { { "program_memory.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637883813666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plc1 " "Found entity 1: altsyncram_plc1" {  } { { "db/altsyncram_plc1.tdf" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/db/altsyncram_plc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883813700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plc1 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_plc1:auto_generated " "Elaborating entity \"altsyncram_plc1\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_plc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "microprocessor.v" "prog_sequencer" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 program_sequencer.v(69) " "Verilog HDL assignment warning at program_sequencer.v(69): truncated value with size 3 to match size of target (1)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pm_addr program_sequencer.v(148) " "Verilog HDL Always Construct warning at program_sequencer.v(148): inferring latch(es) for variable \"pm_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[0\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[0\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[1\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[1\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[2\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[2\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[3\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[3\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[4\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[4\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[5\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[5\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813702 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[6\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[6\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813703 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[7\] program_sequencer.v(150) " "Inferred latch for \"pm_addr\[7\]\" at program_sequencer.v(150)" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813703 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst_decoder\"" {  } { { "microprocessor.v" "inst_decoder" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "microprocessor.v" "comp_unit" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883813704 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out_temp computational_unit.v(154) " "Verilog HDL Always Construct warning at computational_unit.v(154): inferring latch(es) for variable \"alu_out_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[0\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[0\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[1\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[1\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[2\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[2\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[3\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[3\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[4\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[4\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[5\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[5\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[6\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[6\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[7\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[7\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883813705 "|microprocessor|computational_unit:comp_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wroffset\[4\] " "Net \"wroffset\[4\]\" is missing source, defaulting to GND" {  } { { "microprocessor.v" "wroffset\[4\]" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637883813738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wroffset\[3\] " "Net \"wroffset\[3\]\" is missing source, defaulting to GND" {  } { { "microprocessor.v" "wroffset\[3\]" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637883813738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rdoffset\[4\] " "Net \"rdoffset\[4\]\" is missing source, defaulting to GND" {  } { { "microprocessor.v" "rdoffset\[4\]" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637883813738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rdoffset\[3\] " "Net \"rdoffset\[3\]\" is missing source, defaulting to GND" {  } { { "microprocessor.v" "rdoffset\[3\]" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637883813738 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1637883813738 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "computational_unit:comp_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"computational_unit:comp_unit\|Mult0\"" {  } { { "computational_unit.v" "Mult0" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637883814127 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637883814127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"computational_unit:comp_unit\|lpm_mult:Mult0\"" {  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883814221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"computational_unit:comp_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637883814221 ""}  } { { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637883814221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637883814260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883814260 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "computational_unit.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/computational_unit.v" 155 -1 0 } } { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637883814280 "|microprocessor|computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637883814280 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637883814280 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637883814470 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1637883814479 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1637883814479 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1637883814479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[0\] GND " "Pin \"from_CU\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[1\] GND " "Pin \"from_CU\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[2\] GND " "Pin \"from_CU\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[3\] GND " "Pin \"from_CU\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[4\] GND " "Pin \"from_CU\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[5\] GND " "Pin \"from_CU\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[6\] GND " "Pin \"from_CU\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[7\] GND " "Pin \"from_CU\[7\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_CU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[0\] GND " "Pin \"from_ID\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[1\] GND " "Pin \"from_ID\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[2\] GND " "Pin \"from_ID\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[3\] GND " "Pin \"from_ID\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] GND " "Pin \"from_ID\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[5\] GND " "Pin \"from_ID\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[6\] GND " "Pin \"from_ID\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[7\] GND " "Pin \"from_ID\[7\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[0\] GND " "Pin \"from_PS\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[1\] GND " "Pin \"from_PS\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[2\] GND " "Pin \"from_PS\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[3\] GND " "Pin \"from_PS\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[4\] GND " "Pin \"from_PS\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[5\] GND " "Pin \"from_PS\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[6\] GND " "Pin \"from_PS\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[7\] GND " "Pin \"from_PS\[7\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|from_PS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wroffset\[3\] GND " "Pin \"wroffset\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|wroffset[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wroffset\[4\] GND " "Pin \"wroffset\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|wroffset[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdoffset\[3\] GND " "Pin \"rdoffset\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|rdoffset[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdoffset\[4\] GND " "Pin \"rdoffset\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|rdoffset[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_on GND " "Pin \"hold_on\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|hold_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_1shot GND " "Pin \"reset_1shot\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637883814584 "|microprocessor|reset_1shot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637883814584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637883814657 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"cache_multi:c\|cache_ram:cache_ram_inst\|altsyncram:altsyncram_component\|altsyncram_b4q1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b4q1.tdf" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/db/altsyncram_b4q1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cache_ram.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_ram.v" 92 0 0 } } { "cache_multi.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/cache_multi.v" 37 0 0 } } { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 80 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883815231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/output_files/microprocessor.map.smsg " "Generated suppressed messages file C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/output_files/microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883815294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637883815481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637883815481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "559 " "Implemented 559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637883815645 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637883815645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637883815645 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637883815645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637883815645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637883815667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 17:43:35 2021 " "Processing ended: Thu Nov 25 17:43:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637883815667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637883815667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637883815667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637883815667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637883817703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637883817703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 17:43:37 2021 " "Processing started: Thu Nov 25 17:43:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637883817703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637883817703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637883817703 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637883818411 ""}
{ "Info" "0" "" "Project  = microprocessor" {  } {  } 0 0 "Project  = microprocessor" 0 0 "Fitter" 0 0 1637883818412 ""}
{ "Info" "0" "" "Revision = microprocessor" {  } {  } 0 0 "Revision = microprocessor" 0 0 "Fitter" 0 0 1637883818412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637883818477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637883818478 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"microprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637883818495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637883818541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637883818541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637883818896 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637883818912 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637883819184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1637883819184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637883819203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637883819203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637883819203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637883819203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637883819203 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1637883819203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637883819209 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637883819279 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 137 " "No exact pin location assignment(s) for 137 pins of 137 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1637883819868 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1637883820193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637883820194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637883820196 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: datad  to: combout " "Cell: comp_unit\|always11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637883820199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1637883820199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637883820202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637883820202 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637883820205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir\[1\] " "Destination node instruction_decoder:inst_decoder\|ir\[1\]" {  } { { "instruction_decoder.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/instruction_decoder.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir\[2\] " "Destination node instruction_decoder:inst_decoder\|ir\[2\]" {  } { { "instruction_decoder.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/instruction_decoder.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|start_hold " "Destination node program_sequencer:prog_sequencer\|start_hold" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637883820249 ""}  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637883820249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "program_sequencer:prog_sequencer\|always2~0  " "Automatically promoted node program_sequencer:prog_sequencer\|always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637883820249 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637883820249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "computational_unit:comp_unit\|always11~0  " "Automatically promoted node computational_unit:comp_unit\|always11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637883820249 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637883820249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "program_sequencer:prog_sequencer\|hold  " "Automatically promoted node program_sequencer:prog_sequencer\|hold " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|cache_wren " "Destination node program_sequencer:prog_sequencer\|cache_wren" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|hold_out~0 " "Destination node program_sequencer:prog_sequencer\|hold_out~0" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_decoder:inst_decoder\|ir~5 " "Destination node instruction_decoder:inst_decoder\|ir~5" {  } { { "instruction_decoder.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/instruction_decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|hold_count\[2\]~1 " "Destination node program_sequencer:prog_sequencer\|hold_count\[2\]~1" {  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_sequencer:prog_sequencer\|always8~0 " "Destination node program_sequencer:prog_sequencer\|always8~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold~output " "Destination node hold~output" {  } { { "microprocessor.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/microprocessor.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637883820249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637883820249 ""}  } { { "program_sequencer.v" "" { Text "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/program_sequencer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637883820249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637883820506 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637883820506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637883820507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637883820508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637883820509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637883820510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637883820510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637883820510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637883820541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637883820541 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637883820541 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "136 unused 2.5V 5 131 0 " "Number of I/O pins in group: 136 (unused VREF, 2.5V VCCIO, 5 input, 131 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1637883820546 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1637883820546 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1637883820546 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637883820547 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1637883820547 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1637883820547 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637883820712 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1637883820729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637883822417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637883822580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637883822621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637883830424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637883830425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637883830731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X46_Y0 X57_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11" {  } { { "loc" "" { Generic "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11"} { { 12 { 0 ""} 46 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637883833262 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637883833262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637883835157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637883835157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637883835160 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637883835277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637883835292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637883835532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637883835532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637883835728 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637883836104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/output_files/microprocessor.fit.smsg " "Generated suppressed messages file C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/output_files/microprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637883836541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5841 " "Peak virtual memory: 5841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637883836845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 17:43:56 2021 " "Processing ended: Thu Nov 25 17:43:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637883836845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637883836845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637883836845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637883836845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637883837936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637883837937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 17:43:57 2021 " "Processing started: Thu Nov 25 17:43:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637883837937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637883837937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637883837937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637883838190 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1637883840250 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637883840331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637883842663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 17:44:02 2021 " "Processing ended: Thu Nov 25 17:44:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637883842663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637883842663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637883842663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637883842663 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637883843336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637883843887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637883843887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 17:44:03 2021 " "Processing started: Thu Nov 25 17:44:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637883843887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637883843887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microprocessor -c microprocessor " "Command: quartus_sta microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637883843887 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637883843991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637883844141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637883844141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883844185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883844185 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1637883844502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637883844532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883844532 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637883844534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name program_sequencer:prog_sequencer\|end_hold program_sequencer:prog_sequencer\|end_hold " "create_clock -period 1.000 -name program_sequencer:prog_sequencer\|end_hold program_sequencer:prog_sequencer\|end_hold" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637883844534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name program_sequencer:prog_sequencer\|hold program_sequencer:prog_sequencer\|hold " "create_clock -period 1.000 -name program_sequencer:prog_sequencer\|hold program_sequencer:prog_sequencer\|hold" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637883844534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction_decoder:inst_decoder\|ir\[0\] instruction_decoder:inst_decoder\|ir\[0\] " "create_clock -period 1.000 -name instruction_decoder:inst_decoder\|ir\[0\] instruction_decoder:inst_decoder\|ir\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637883844534 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637883844534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: dataa  to: combout " "Cell: comp_unit\|always11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637883844535 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637883844535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637883844537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637883844538 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637883844540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637883846576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637883846606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637883846606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.122 " "Worst-case setup slack is -9.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.122            -381.141 clk  " "   -9.122            -381.141 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.459             -31.578 instruction_decoder:inst_decoder\|ir\[0\]  " "   -4.459             -31.578 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.979             -22.540 program_sequencer:prog_sequencer\|hold  " "   -3.979             -22.540 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617             -17.929 program_sequencer:prog_sequencer\|end_hold  " "   -1.617             -17.929 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883846608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 program_sequencer:prog_sequencer\|end_hold  " "    0.196               0.000 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 program_sequencer:prog_sequencer\|hold  " "    0.844               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 instruction_decoder:inst_decoder\|ir\[0\]  " "    0.872               0.000 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883846614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.385 " "Worst-case recovery slack is -1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385              -9.301 program_sequencer:prog_sequencer\|hold  " "   -1.385              -9.301 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883846618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.583 " "Worst-case removal slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 program_sequencer:prog_sequencer\|hold  " "    0.583               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883846644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.372 clk  " "   -3.000            -120.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 program_sequencer:prog_sequencer\|end_hold  " "   -1.285             -20.560 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 instruction_decoder:inst_decoder\|ir\[0\]  " "    0.398               0.000 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 program_sequencer:prog_sequencer\|hold  " "    0.413               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883846646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883846646 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637883846737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637883846755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637883847033 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: dataa  to: combout " "Cell: comp_unit\|always11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637883847072 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637883847072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637883847073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637883847083 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637883847083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.399 " "Worst-case setup slack is -8.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.399            -347.172 clk  " "   -8.399            -347.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.978             -28.249 instruction_decoder:inst_decoder\|ir\[0\]  " "   -3.978             -28.249 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.595             -20.064 program_sequencer:prog_sequencer\|hold  " "   -3.595             -20.064 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -15.547 program_sequencer:prog_sequencer\|end_hold  " "   -1.398             -15.547 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.191 " "Worst-case hold slack is 0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 program_sequencer:prog_sequencer\|end_hold  " "    0.191               0.000 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 clk  " "    0.255               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 instruction_decoder:inst_decoder\|ir\[0\]  " "    0.720               0.000 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 program_sequencer:prog_sequencer\|hold  " "    0.745               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.190 " "Worst-case recovery slack is -1.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.190              -7.877 program_sequencer:prog_sequencer\|hold  " "   -1.190              -7.877 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.521 " "Worst-case removal slack is 0.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 program_sequencer:prog_sequencer\|hold  " "    0.521               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -119.756 clk  " "   -3.000            -119.756 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 program_sequencer:prog_sequencer\|end_hold  " "   -1.285             -20.560 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 program_sequencer:prog_sequencer\|hold  " "    0.472               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 instruction_decoder:inst_decoder\|ir\[0\]  " "    0.476               0.000 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847105 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637883847208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comp_unit\|always11~0  from: dataa  to: combout " "Cell: comp_unit\|always11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637883847269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637883847269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637883847270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637883847273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637883847273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.327 " "Worst-case setup slack is -4.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.327            -167.142 clk  " "   -4.327            -167.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735             -11.746 instruction_decoder:inst_decoder\|ir\[0\]  " "   -1.735             -11.746 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657              -7.720 program_sequencer:prog_sequencer\|hold  " "   -1.657              -7.720 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -1.200 program_sequencer:prog_sequencer\|end_hold  " "   -0.305              -1.200 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.046 " "Worst-case hold slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 program_sequencer:prog_sequencer\|end_hold  " "    0.046               0.000 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 clk  " "    0.080               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 program_sequencer:prog_sequencer\|hold  " "    0.339               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 instruction_decoder:inst_decoder\|ir\[0\]  " "    0.382               0.000 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.322 " "Worst-case recovery slack is -0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -1.612 program_sequencer:prog_sequencer\|hold  " "   -0.322              -1.612 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.287 " "Worst-case removal slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 program_sequencer:prog_sequencer\|hold  " "    0.287               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.451 clk  " "   -3.000             -84.451 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 program_sequencer:prog_sequencer\|end_hold  " "   -1.000             -16.000 program_sequencer:prog_sequencer\|end_hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 instruction_decoder:inst_decoder\|ir\[0\]  " "    0.261               0.000 instruction_decoder:inst_decoder\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 program_sequencer:prog_sequencer\|hold  " "    0.315               0.000 program_sequencer:prog_sequencer\|hold " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637883847303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637883847303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637883847782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637883847784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637883847872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 17:44:07 2021 " "Processing ended: Thu Nov 25 17:44:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637883847872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637883847872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637883847872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637883847872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1637883848856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637883848856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 17:44:08 2021 " "Processing started: Thu Nov 25 17:44:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637883848856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637883848856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637883848856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1637883849254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor.vo C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/simulation/modelsim/ simulation " "Generated file microprocessor.vo in folder \"C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/multi_cache/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637883849360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637883849392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 17:44:09 2021 " "Processing ended: Thu Nov 25 17:44:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637883849392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637883849392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637883849392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637883849392 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637883850022 ""}
