circuit MatrixVectorCore : @[:@2.0]
  module MAC : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a : SInt<2> @[:@6.4]
    input io_b : SInt<2> @[:@6.4]
    input io_c : SInt<1> @[:@6.4]
    output io_y : SInt<5> @[:@6.4]
  
    reg rA : SInt<2>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 29:19:@10.4]
    reg rB : SInt<2>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 30:19:@12.4]
    reg rC : SInt<1>, clock with :
      reset => (UInt<1>("h0"), rC) @[Gemm.scala 31:19:@14.4]
    node _T_18 = mul(rA, rB) @[Gemm.scala 33:14:@16.4]
    node mult = _T_18 @[Gemm.scala 27:18:@8.4 Gemm.scala 33:8:@17.4]
    node _T_19 = add(rC, mult) @[Gemm.scala 34:13:@18.4]
    node add = _T_19 @[Gemm.scala 28:18:@9.4 Gemm.scala 34:7:@19.4]
    io_y <= add @[Gemm.scala 36:8:@20.4]
    rA <= io_a @[Gemm.scala 29:19:@11.4]
    rB <= io_b @[Gemm.scala 30:19:@13.4]
    rC <= io_c @[Gemm.scala 31:19:@15.4]

  module PipeAdder : @[:@155.2]
    input clock : Clock @[:@156.4]
    input reset : UInt<1> @[:@157.4]
    input io_a : SInt<5> @[:@158.4]
    input io_b : SInt<5> @[:@158.4]
    output io_y : SInt<6> @[:@158.4]
  
    reg rA : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 48:19:@161.4]
    reg rB : SInt<5>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 49:19:@163.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 50:13:@165.4]
    node add = _T_14 @[Gemm.scala 47:17:@160.4 Gemm.scala 50:7:@166.4]
    io_y <= add @[Gemm.scala 51:8:@167.4]
    rA <= io_a @[Gemm.scala 48:19:@162.4]
    rB <= io_b @[Gemm.scala 49:19:@164.4]

  module PipeAdder_4 : @[:@211.2]
    input clock : Clock @[:@212.4]
    input reset : UInt<1> @[:@213.4]
    input io_a : SInt<6> @[:@214.4]
    input io_b : SInt<6> @[:@214.4]
    output io_y : SInt<7> @[:@214.4]
  
    reg rA : SInt<6>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 48:19:@217.4]
    reg rB : SInt<6>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 49:19:@219.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 50:13:@221.4]
    node add = _T_14 @[Gemm.scala 47:17:@216.4 Gemm.scala 50:7:@222.4]
    io_y <= add @[Gemm.scala 51:8:@223.4]
    rA <= io_a @[Gemm.scala 48:19:@218.4]
    rB <= io_b @[Gemm.scala 49:19:@220.4]

  module PipeAdder_6 : @[:@239.2]
    input clock : Clock @[:@240.4]
    input reset : UInt<1> @[:@241.4]
    input io_a : SInt<7> @[:@242.4]
    input io_b : SInt<7> @[:@242.4]
    output io_y : SInt<8> @[:@242.4]
  
    reg rA : SInt<7>, clock with :
      reset => (UInt<1>("h0"), rA) @[Gemm.scala 48:19:@245.4]
    reg rB : SInt<7>, clock with :
      reset => (UInt<1>("h0"), rB) @[Gemm.scala 49:19:@247.4]
    node _T_14 = add(rA, rB) @[Gemm.scala 50:13:@249.4]
    node add = _T_14 @[Gemm.scala 47:17:@244.4 Gemm.scala 50:7:@250.4]
    io_y <= add @[Gemm.scala 51:8:@251.4]
    rA <= io_a @[Gemm.scala 48:19:@246.4]
    rB <= io_b @[Gemm.scala 49:19:@248.4]

  module DotProduct : @[:@253.2]
    input clock : Clock @[:@254.4]
    input reset : UInt<1> @[:@255.4]
    input io_a_0 : SInt<2> @[:@256.4]
    input io_a_1 : SInt<2> @[:@256.4]
    input io_a_2 : SInt<2> @[:@256.4]
    input io_a_3 : SInt<2> @[:@256.4]
    input io_a_4 : SInt<2> @[:@256.4]
    input io_a_5 : SInt<2> @[:@256.4]
    input io_a_6 : SInt<2> @[:@256.4]
    input io_a_7 : SInt<2> @[:@256.4]
    input io_b_0 : SInt<2> @[:@256.4]
    input io_b_1 : SInt<2> @[:@256.4]
    input io_b_2 : SInt<2> @[:@256.4]
    input io_b_3 : SInt<2> @[:@256.4]
    input io_b_4 : SInt<2> @[:@256.4]
    input io_b_5 : SInt<2> @[:@256.4]
    input io_b_6 : SInt<2> @[:@256.4]
    input io_b_7 : SInt<2> @[:@256.4]
    output io_y : SInt<8> @[:@256.4]
  
    inst m_0 of MAC @[Gemm.scala 68:32:@258.4]
    inst m_1 of MAC @[Gemm.scala 68:32:@261.4]
    inst m_2 of MAC @[Gemm.scala 68:32:@264.4]
    inst m_3 of MAC @[Gemm.scala 68:32:@267.4]
    inst m_4 of MAC @[Gemm.scala 68:32:@270.4]
    inst m_5 of MAC @[Gemm.scala 68:32:@273.4]
    inst m_6 of MAC @[Gemm.scala 68:32:@276.4]
    inst m_7 of MAC @[Gemm.scala 68:32:@279.4]
    inst a_0_0 of PipeAdder @[Gemm.scala 70:30:@282.4]
    inst a_0_1 of PipeAdder @[Gemm.scala 70:30:@285.4]
    inst a_0_2 of PipeAdder @[Gemm.scala 70:30:@288.4]
    inst a_0_3 of PipeAdder @[Gemm.scala 70:30:@291.4]
    inst a_1_0 of PipeAdder_4 @[Gemm.scala 70:30:@294.4]
    inst a_1_1 of PipeAdder_4 @[Gemm.scala 70:30:@297.4]
    inst a_2_0 of PipeAdder_6 @[Gemm.scala 70:30:@300.4]
    io_y <= a_2_0.io_y @[Gemm.scala 95:8:@341.4]
    m_0.clock <= clock @[:@259.4]
    m_0.reset <= reset @[:@260.4]
    m_0.io_a <= io_a_0 @[Gemm.scala 75:15:@303.4]
    m_0.io_b <= io_b_0 @[Gemm.scala 76:15:@304.4]
    m_0.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@305.4]
    m_1.clock <= clock @[:@262.4]
    m_1.reset <= reset @[:@263.4]
    m_1.io_a <= io_a_1 @[Gemm.scala 75:15:@306.4]
    m_1.io_b <= io_b_1 @[Gemm.scala 76:15:@307.4]
    m_1.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@308.4]
    m_2.clock <= clock @[:@265.4]
    m_2.reset <= reset @[:@266.4]
    m_2.io_a <= io_a_2 @[Gemm.scala 75:15:@309.4]
    m_2.io_b <= io_b_2 @[Gemm.scala 76:15:@310.4]
    m_2.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@311.4]
    m_3.clock <= clock @[:@268.4]
    m_3.reset <= reset @[:@269.4]
    m_3.io_a <= io_a_3 @[Gemm.scala 75:15:@312.4]
    m_3.io_b <= io_b_3 @[Gemm.scala 76:15:@313.4]
    m_3.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@314.4]
    m_4.clock <= clock @[:@271.4]
    m_4.reset <= reset @[:@272.4]
    m_4.io_a <= io_a_4 @[Gemm.scala 75:15:@315.4]
    m_4.io_b <= io_b_4 @[Gemm.scala 76:15:@316.4]
    m_4.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@317.4]
    m_5.clock <= clock @[:@274.4]
    m_5.reset <= reset @[:@275.4]
    m_5.io_a <= io_a_5 @[Gemm.scala 75:15:@318.4]
    m_5.io_b <= io_b_5 @[Gemm.scala 76:15:@319.4]
    m_5.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@320.4]
    m_6.clock <= clock @[:@277.4]
    m_6.reset <= reset @[:@278.4]
    m_6.io_a <= io_a_6 @[Gemm.scala 75:15:@321.4]
    m_6.io_b <= io_b_6 @[Gemm.scala 76:15:@322.4]
    m_6.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@323.4]
    m_7.clock <= clock @[:@280.4]
    m_7.reset <= reset @[:@281.4]
    m_7.io_a <= io_a_7 @[Gemm.scala 75:15:@324.4]
    m_7.io_b <= io_b_7 @[Gemm.scala 76:15:@325.4]
    m_7.io_c <= asSInt(UInt<1>("h0")) @[Gemm.scala 77:15:@326.4]
    a_0_0.clock <= clock @[:@283.4]
    a_0_0.reset <= reset @[:@284.4]
    a_0_0.io_a <= m_0.io_y @[Gemm.scala 85:22:@327.4]
    a_0_0.io_b <= m_1.io_y @[Gemm.scala 86:22:@328.4]
    a_0_1.clock <= clock @[:@286.4]
    a_0_1.reset <= reset @[:@287.4]
    a_0_1.io_a <= m_2.io_y @[Gemm.scala 85:22:@329.4]
    a_0_1.io_b <= m_3.io_y @[Gemm.scala 86:22:@330.4]
    a_0_2.clock <= clock @[:@289.4]
    a_0_2.reset <= reset @[:@290.4]
    a_0_2.io_a <= m_4.io_y @[Gemm.scala 85:22:@331.4]
    a_0_2.io_b <= m_5.io_y @[Gemm.scala 86:22:@332.4]
    a_0_3.clock <= clock @[:@292.4]
    a_0_3.reset <= reset @[:@293.4]
    a_0_3.io_a <= m_6.io_y @[Gemm.scala 85:22:@333.4]
    a_0_3.io_b <= m_7.io_y @[Gemm.scala 86:22:@334.4]
    a_1_0.clock <= clock @[:@295.4]
    a_1_0.reset <= reset @[:@296.4]
    a_1_0.io_a <= a_0_0.io_y @[Gemm.scala 88:22:@335.4]
    a_1_0.io_b <= a_0_1.io_y @[Gemm.scala 89:22:@336.4]
    a_1_1.clock <= clock @[:@298.4]
    a_1_1.reset <= reset @[:@299.4]
    a_1_1.io_a <= a_0_2.io_y @[Gemm.scala 88:22:@337.4]
    a_1_1.io_b <= a_0_3.io_y @[Gemm.scala 89:22:@338.4]
    a_2_0.clock <= clock @[:@301.4]
    a_2_0.reset <= reset @[:@302.4]
    a_2_0.io_a <= a_1_0.io_y @[Gemm.scala 88:22:@339.4]
    a_2_0.io_b <= a_1_1.io_y @[Gemm.scala 89:22:@340.4]

  module Pipe : @[:@2723.2]
    input clock : Clock @[:@2724.4]
    input reset : UInt<1> @[:@2725.4]
    input io_enq_valid : UInt<1> @[:@2726.4]
    input io_enq_bits : UInt<32> @[:@2726.4]
    output io_deq_valid : UInt<1> @[:@2726.4]
    output io_deq_bits : UInt<32> @[:@2726.4]
  
    reg _T_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_19) @[Valid.scala 48:22:@2728.4]
    reg _T_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_21) @[Reg.scala 11:16:@2730.4]
    node _GEN_0 = mux(io_enq_valid, io_enq_bits, _T_21) @[Reg.scala 12:19:@2731.4]
    reg _T_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_24) @[Valid.scala 48:22:@2734.4]
    reg _T_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_26) @[Reg.scala 11:16:@2736.4]
    node _GEN_1 = mux(_T_19, _T_21, _T_26) @[Reg.scala 12:19:@2737.4]
    reg _T_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_29) @[Valid.scala 48:22:@2740.4]
    reg _T_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_31) @[Reg.scala 11:16:@2742.4]
    node _GEN_2 = mux(_T_24, _T_26, _T_31) @[Reg.scala 12:19:@2743.4]
    reg _T_34 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_34) @[Valid.scala 48:22:@2746.4]
    reg _T_36 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_36) @[Reg.scala 11:16:@2748.4]
    node _GEN_3 = mux(_T_29, _T_31, _T_36) @[Reg.scala 12:19:@2749.4]
    reg _T_39 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_39) @[Valid.scala 48:22:@2752.4]
    reg _T_41 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_41) @[Reg.scala 11:16:@2754.4]
    node _GEN_4 = mux(_T_34, _T_36, _T_41) @[Reg.scala 12:19:@2755.4]
    node _T_45_valid = _T_39 @[Valid.scala 43:21:@2758.4 Valid.scala 44:17:@2759.4]
    node _T_45_bits = _T_41 @[Valid.scala 43:21:@2758.4 Valid.scala 45:16:@2760.4]
    io_deq_valid <= _T_45_valid @[Valid.scala 70:10:@2762.4]
    io_deq_bits <= _T_45_bits @[Valid.scala 70:10:@2761.4]
    _T_19 <= mux(reset, UInt<1>("h0"), io_enq_valid) @[Valid.scala 48:22:@2729.4]
    _T_21 <= _GEN_0 @[Reg.scala 12:23:@2732.6]
    _T_24 <= mux(reset, UInt<1>("h0"), _T_19) @[Valid.scala 48:22:@2735.4]
    _T_26 <= _GEN_1 @[Reg.scala 12:23:@2738.6]
    _T_29 <= mux(reset, UInt<1>("h0"), _T_24) @[Valid.scala 48:22:@2741.4]
    _T_31 <= _GEN_2 @[Reg.scala 12:23:@2744.6]
    _T_34 <= mux(reset, UInt<1>("h0"), _T_29) @[Valid.scala 48:22:@2747.4]
    _T_36 <= _GEN_3 @[Reg.scala 12:23:@2750.6]
    _T_39 <= mux(reset, UInt<1>("h0"), _T_34) @[Valid.scala 48:22:@2753.4]
    _T_41 <= _GEN_4 @[Reg.scala 12:23:@2756.6]

  module MatrixVectorCore : @[:@3051.2]
    input clock : Clock @[:@3052.4]
    input reset : UInt<1> @[:@3053.4]
    input io_reset : UInt<1> @[:@3054.4]
    input io_inp_valid : UInt<1> @[:@3054.4]
    input io_inp_bits_0_0 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_1 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_2 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_3 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_4 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_5 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_6 : UInt<2> @[:@3054.4]
    input io_inp_bits_0_7 : UInt<2> @[:@3054.4]
    input io_wgt_valid : UInt<1> @[:@3054.4]
    input io_wgt_bits_0_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_0_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_1_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_2_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_3_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_4_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_5_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_6_7 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_0 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_1 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_2 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_3 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_4 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_5 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_6 : UInt<2> @[:@3054.4]
    input io_wgt_bits_7_7 : UInt<2> @[:@3054.4]
    input io_acc_i_valid : UInt<1> @[:@3054.4]
    input io_acc_i_bits_0_0 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_1 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_2 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_3 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_4 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_5 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_6 : UInt<32> @[:@3054.4]
    input io_acc_i_bits_0_7 : UInt<32> @[:@3054.4]
    input io_shift_valid : UInt<1> @[:@3054.4]
    input io_shift_bits : UInt<6> @[:@3054.4]
    output io_acc_o_valid : UInt<1> @[:@3054.4]
    output io_acc_o_bits_0_0 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_1 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_2 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_3 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_4 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_5 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_6 : UInt<32> @[:@3054.4]
    output io_acc_o_bits_0_7 : UInt<32> @[:@3054.4]
    output io_out_valid : UInt<1> @[:@3054.4]
    output io_out_bits_0_0 : UInt<8> @[:@3054.4]
    output io_out_bits_0_1 : UInt<8> @[:@3054.4]
    output io_out_bits_0_2 : UInt<8> @[:@3054.4]
    output io_out_bits_0_3 : UInt<8> @[:@3054.4]
    output io_out_bits_0_4 : UInt<8> @[:@3054.4]
    output io_out_bits_0_5 : UInt<8> @[:@3054.4]
    output io_out_bits_0_6 : UInt<8> @[:@3054.4]
    output io_out_bits_0_7 : UInt<8> @[:@3054.4]
  
    inst dot_0 of DotProduct @[Gemm.scala 115:34:@3056.4]
    inst dot_1 of DotProduct @[Gemm.scala 115:34:@3059.4]
    inst dot_2 of DotProduct @[Gemm.scala 115:34:@3062.4]
    inst dot_3 of DotProduct @[Gemm.scala 115:34:@3065.4]
    inst dot_4 of DotProduct @[Gemm.scala 115:34:@3068.4]
    inst dot_5 of DotProduct @[Gemm.scala 115:34:@3071.4]
    inst dot_6 of DotProduct @[Gemm.scala 115:34:@3074.4]
    inst dot_7 of DotProduct @[Gemm.scala 115:34:@3077.4]
    inst acc_0 of Pipe @[Gemm.scala 116:34:@3080.4]
    inst acc_1 of Pipe @[Gemm.scala 116:34:@3083.4]
    inst acc_2 of Pipe @[Gemm.scala 116:34:@3086.4]
    inst acc_3 of Pipe @[Gemm.scala 116:34:@3089.4]
    inst acc_4 of Pipe @[Gemm.scala 116:34:@3092.4]
    inst acc_5 of Pipe @[Gemm.scala 116:34:@3095.4]
    inst acc_6 of Pipe @[Gemm.scala 116:34:@3098.4]
    inst acc_7 of Pipe @[Gemm.scala 116:34:@3101.4]
    reg shiftReg_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_0) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_1) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_2) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_3) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_4) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_5) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_6) @[Gemm.scala 119:31:@3122.4]
    reg shiftReg_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), shiftReg_7) @[Gemm.scala 119:31:@3122.4]
    node _T_2342 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3123.4]
    node _T_2343 = and(_T_2342, io_acc_i_valid) @[Gemm.scala 122:56:@3124.4]
    node _T_2344 = and(_T_2343, io_shift_valid) @[Gemm.scala 122:73:@3125.4]
    node _T_2345 = not(io_reset) @[Gemm.scala 122:92:@3126.4]
    node _T_2346 = and(_T_2344, _T_2345) @[Gemm.scala 122:90:@3127.4]
    node _T_2347 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3130.4]
    node _T_2348 = asSInt(io_wgt_bits_0_0) @[Gemm.scala 126:43:@3132.4]
    node _T_2349 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3134.4]
    node _T_2350 = asSInt(io_wgt_bits_0_1) @[Gemm.scala 126:43:@3136.4]
    node _T_2351 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3138.4]
    node _T_2352 = asSInt(io_wgt_bits_0_2) @[Gemm.scala 126:43:@3140.4]
    node _T_2353 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3142.4]
    node _T_2354 = asSInt(io_wgt_bits_0_3) @[Gemm.scala 126:43:@3144.4]
    node _T_2355 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3146.4]
    node _T_2356 = asSInt(io_wgt_bits_0_4) @[Gemm.scala 126:43:@3148.4]
    node _T_2357 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3150.4]
    node _T_2358 = asSInt(io_wgt_bits_0_5) @[Gemm.scala 126:43:@3152.4]
    node _T_2359 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3154.4]
    node _T_2360 = asSInt(io_wgt_bits_0_6) @[Gemm.scala 126:43:@3156.4]
    node _T_2361 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3158.4]
    node _T_2362 = asSInt(io_wgt_bits_0_7) @[Gemm.scala 126:43:@3160.4]
    node _T_2363 = dshl(dot_0.io_y, io_shift_bits) @[Gemm.scala 128:44:@3162.4]
    node _T_2364 = asSInt(acc_0.io_deq_bits) @[Gemm.scala 129:34:@3164.4]
    node _T_2365 = add(_T_2364, shiftReg_0) @[Gemm.scala 129:41:@3165.4]
    node _T_2366 = tail(_T_2365, 1) @[Gemm.scala 129:41:@3166.4]
    node _T_2367 = asSInt(_T_2366) @[Gemm.scala 129:41:@3167.4]
    node add_0 = _T_2367 @[Gemm.scala 117:32:@3104.4 Gemm.scala 129:12:@3168.4]
    node _T_2369 = asUInt(add_0) @[Gemm.scala 130:54:@3169.4]
    node _T_2370 = mux(io_reset, UInt<1>("h0"), _T_2369) @[Gemm.scala 130:31:@3170.4]
    node _T_2371 = asUInt(add_0) @[Gemm.scala 131:33:@3172.4]
    node _T_2372 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3175.4]
    node _T_2373 = and(_T_2372, io_acc_i_valid) @[Gemm.scala 122:56:@3176.4]
    node _T_2374 = and(_T_2373, io_shift_valid) @[Gemm.scala 122:73:@3177.4]
    node _T_2375 = not(io_reset) @[Gemm.scala 122:92:@3178.4]
    node _T_2376 = and(_T_2374, _T_2375) @[Gemm.scala 122:90:@3179.4]
    node _T_2377 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3182.4]
    node _T_2378 = asSInt(io_wgt_bits_1_0) @[Gemm.scala 126:43:@3184.4]
    node _T_2379 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3186.4]
    node _T_2380 = asSInt(io_wgt_bits_1_1) @[Gemm.scala 126:43:@3188.4]
    node _T_2381 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3190.4]
    node _T_2382 = asSInt(io_wgt_bits_1_2) @[Gemm.scala 126:43:@3192.4]
    node _T_2383 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3194.4]
    node _T_2384 = asSInt(io_wgt_bits_1_3) @[Gemm.scala 126:43:@3196.4]
    node _T_2385 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3198.4]
    node _T_2386 = asSInt(io_wgt_bits_1_4) @[Gemm.scala 126:43:@3200.4]
    node _T_2387 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3202.4]
    node _T_2388 = asSInt(io_wgt_bits_1_5) @[Gemm.scala 126:43:@3204.4]
    node _T_2389 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3206.4]
    node _T_2390 = asSInt(io_wgt_bits_1_6) @[Gemm.scala 126:43:@3208.4]
    node _T_2391 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3210.4]
    node _T_2392 = asSInt(io_wgt_bits_1_7) @[Gemm.scala 126:43:@3212.4]
    node _T_2393 = dshl(dot_1.io_y, io_shift_bits) @[Gemm.scala 128:44:@3214.4]
    node _T_2394 = asSInt(acc_1.io_deq_bits) @[Gemm.scala 129:34:@3216.4]
    node _T_2395 = add(_T_2394, shiftReg_1) @[Gemm.scala 129:41:@3217.4]
    node _T_2396 = tail(_T_2395, 1) @[Gemm.scala 129:41:@3218.4]
    node _T_2397 = asSInt(_T_2396) @[Gemm.scala 129:41:@3219.4]
    node add_1 = _T_2397 @[Gemm.scala 117:32:@3105.4 Gemm.scala 129:12:@3220.4]
    node _T_2399 = asUInt(add_1) @[Gemm.scala 130:54:@3221.4]
    node _T_2400 = mux(io_reset, UInt<1>("h0"), _T_2399) @[Gemm.scala 130:31:@3222.4]
    node _T_2401 = asUInt(add_1) @[Gemm.scala 131:33:@3224.4]
    node _T_2402 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3227.4]
    node _T_2403 = and(_T_2402, io_acc_i_valid) @[Gemm.scala 122:56:@3228.4]
    node _T_2404 = and(_T_2403, io_shift_valid) @[Gemm.scala 122:73:@3229.4]
    node _T_2405 = not(io_reset) @[Gemm.scala 122:92:@3230.4]
    node _T_2406 = and(_T_2404, _T_2405) @[Gemm.scala 122:90:@3231.4]
    node _T_2407 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3234.4]
    node _T_2408 = asSInt(io_wgt_bits_2_0) @[Gemm.scala 126:43:@3236.4]
    node _T_2409 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3238.4]
    node _T_2410 = asSInt(io_wgt_bits_2_1) @[Gemm.scala 126:43:@3240.4]
    node _T_2411 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3242.4]
    node _T_2412 = asSInt(io_wgt_bits_2_2) @[Gemm.scala 126:43:@3244.4]
    node _T_2413 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3246.4]
    node _T_2414 = asSInt(io_wgt_bits_2_3) @[Gemm.scala 126:43:@3248.4]
    node _T_2415 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3250.4]
    node _T_2416 = asSInt(io_wgt_bits_2_4) @[Gemm.scala 126:43:@3252.4]
    node _T_2417 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3254.4]
    node _T_2418 = asSInt(io_wgt_bits_2_5) @[Gemm.scala 126:43:@3256.4]
    node _T_2419 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3258.4]
    node _T_2420 = asSInt(io_wgt_bits_2_6) @[Gemm.scala 126:43:@3260.4]
    node _T_2421 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3262.4]
    node _T_2422 = asSInt(io_wgt_bits_2_7) @[Gemm.scala 126:43:@3264.4]
    node _T_2423 = dshl(dot_2.io_y, io_shift_bits) @[Gemm.scala 128:44:@3266.4]
    node _T_2424 = asSInt(acc_2.io_deq_bits) @[Gemm.scala 129:34:@3268.4]
    node _T_2425 = add(_T_2424, shiftReg_2) @[Gemm.scala 129:41:@3269.4]
    node _T_2426 = tail(_T_2425, 1) @[Gemm.scala 129:41:@3270.4]
    node _T_2427 = asSInt(_T_2426) @[Gemm.scala 129:41:@3271.4]
    node add_2 = _T_2427 @[Gemm.scala 117:32:@3106.4 Gemm.scala 129:12:@3272.4]
    node _T_2429 = asUInt(add_2) @[Gemm.scala 130:54:@3273.4]
    node _T_2430 = mux(io_reset, UInt<1>("h0"), _T_2429) @[Gemm.scala 130:31:@3274.4]
    node _T_2431 = asUInt(add_2) @[Gemm.scala 131:33:@3276.4]
    node _T_2432 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3279.4]
    node _T_2433 = and(_T_2432, io_acc_i_valid) @[Gemm.scala 122:56:@3280.4]
    node _T_2434 = and(_T_2433, io_shift_valid) @[Gemm.scala 122:73:@3281.4]
    node _T_2435 = not(io_reset) @[Gemm.scala 122:92:@3282.4]
    node _T_2436 = and(_T_2434, _T_2435) @[Gemm.scala 122:90:@3283.4]
    node _T_2437 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3286.4]
    node _T_2438 = asSInt(io_wgt_bits_3_0) @[Gemm.scala 126:43:@3288.4]
    node _T_2439 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3290.4]
    node _T_2440 = asSInt(io_wgt_bits_3_1) @[Gemm.scala 126:43:@3292.4]
    node _T_2441 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3294.4]
    node _T_2442 = asSInt(io_wgt_bits_3_2) @[Gemm.scala 126:43:@3296.4]
    node _T_2443 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3298.4]
    node _T_2444 = asSInt(io_wgt_bits_3_3) @[Gemm.scala 126:43:@3300.4]
    node _T_2445 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3302.4]
    node _T_2446 = asSInt(io_wgt_bits_3_4) @[Gemm.scala 126:43:@3304.4]
    node _T_2447 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3306.4]
    node _T_2448 = asSInt(io_wgt_bits_3_5) @[Gemm.scala 126:43:@3308.4]
    node _T_2449 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3310.4]
    node _T_2450 = asSInt(io_wgt_bits_3_6) @[Gemm.scala 126:43:@3312.4]
    node _T_2451 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3314.4]
    node _T_2452 = asSInt(io_wgt_bits_3_7) @[Gemm.scala 126:43:@3316.4]
    node _T_2453 = dshl(dot_3.io_y, io_shift_bits) @[Gemm.scala 128:44:@3318.4]
    node _T_2454 = asSInt(acc_3.io_deq_bits) @[Gemm.scala 129:34:@3320.4]
    node _T_2455 = add(_T_2454, shiftReg_3) @[Gemm.scala 129:41:@3321.4]
    node _T_2456 = tail(_T_2455, 1) @[Gemm.scala 129:41:@3322.4]
    node _T_2457 = asSInt(_T_2456) @[Gemm.scala 129:41:@3323.4]
    node add_3 = _T_2457 @[Gemm.scala 117:32:@3107.4 Gemm.scala 129:12:@3324.4]
    node _T_2459 = asUInt(add_3) @[Gemm.scala 130:54:@3325.4]
    node _T_2460 = mux(io_reset, UInt<1>("h0"), _T_2459) @[Gemm.scala 130:31:@3326.4]
    node _T_2461 = asUInt(add_3) @[Gemm.scala 131:33:@3328.4]
    node _T_2462 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3331.4]
    node _T_2463 = and(_T_2462, io_acc_i_valid) @[Gemm.scala 122:56:@3332.4]
    node _T_2464 = and(_T_2463, io_shift_valid) @[Gemm.scala 122:73:@3333.4]
    node _T_2465 = not(io_reset) @[Gemm.scala 122:92:@3334.4]
    node _T_2466 = and(_T_2464, _T_2465) @[Gemm.scala 122:90:@3335.4]
    node _T_2467 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3338.4]
    node _T_2468 = asSInt(io_wgt_bits_4_0) @[Gemm.scala 126:43:@3340.4]
    node _T_2469 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3342.4]
    node _T_2470 = asSInt(io_wgt_bits_4_1) @[Gemm.scala 126:43:@3344.4]
    node _T_2471 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3346.4]
    node _T_2472 = asSInt(io_wgt_bits_4_2) @[Gemm.scala 126:43:@3348.4]
    node _T_2473 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3350.4]
    node _T_2474 = asSInt(io_wgt_bits_4_3) @[Gemm.scala 126:43:@3352.4]
    node _T_2475 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3354.4]
    node _T_2476 = asSInt(io_wgt_bits_4_4) @[Gemm.scala 126:43:@3356.4]
    node _T_2477 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3358.4]
    node _T_2478 = asSInt(io_wgt_bits_4_5) @[Gemm.scala 126:43:@3360.4]
    node _T_2479 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3362.4]
    node _T_2480 = asSInt(io_wgt_bits_4_6) @[Gemm.scala 126:43:@3364.4]
    node _T_2481 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3366.4]
    node _T_2482 = asSInt(io_wgt_bits_4_7) @[Gemm.scala 126:43:@3368.4]
    node _T_2483 = dshl(dot_4.io_y, io_shift_bits) @[Gemm.scala 128:44:@3370.4]
    node _T_2484 = asSInt(acc_4.io_deq_bits) @[Gemm.scala 129:34:@3372.4]
    node _T_2485 = add(_T_2484, shiftReg_4) @[Gemm.scala 129:41:@3373.4]
    node _T_2486 = tail(_T_2485, 1) @[Gemm.scala 129:41:@3374.4]
    node _T_2487 = asSInt(_T_2486) @[Gemm.scala 129:41:@3375.4]
    node add_4 = _T_2487 @[Gemm.scala 117:32:@3108.4 Gemm.scala 129:12:@3376.4]
    node _T_2489 = asUInt(add_4) @[Gemm.scala 130:54:@3377.4]
    node _T_2490 = mux(io_reset, UInt<1>("h0"), _T_2489) @[Gemm.scala 130:31:@3378.4]
    node _T_2491 = asUInt(add_4) @[Gemm.scala 131:33:@3380.4]
    node _T_2492 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3383.4]
    node _T_2493 = and(_T_2492, io_acc_i_valid) @[Gemm.scala 122:56:@3384.4]
    node _T_2494 = and(_T_2493, io_shift_valid) @[Gemm.scala 122:73:@3385.4]
    node _T_2495 = not(io_reset) @[Gemm.scala 122:92:@3386.4]
    node _T_2496 = and(_T_2494, _T_2495) @[Gemm.scala 122:90:@3387.4]
    node _T_2497 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3390.4]
    node _T_2498 = asSInt(io_wgt_bits_5_0) @[Gemm.scala 126:43:@3392.4]
    node _T_2499 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3394.4]
    node _T_2500 = asSInt(io_wgt_bits_5_1) @[Gemm.scala 126:43:@3396.4]
    node _T_2501 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3398.4]
    node _T_2502 = asSInt(io_wgt_bits_5_2) @[Gemm.scala 126:43:@3400.4]
    node _T_2503 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3402.4]
    node _T_2504 = asSInt(io_wgt_bits_5_3) @[Gemm.scala 126:43:@3404.4]
    node _T_2505 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3406.4]
    node _T_2506 = asSInt(io_wgt_bits_5_4) @[Gemm.scala 126:43:@3408.4]
    node _T_2507 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3410.4]
    node _T_2508 = asSInt(io_wgt_bits_5_5) @[Gemm.scala 126:43:@3412.4]
    node _T_2509 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3414.4]
    node _T_2510 = asSInt(io_wgt_bits_5_6) @[Gemm.scala 126:43:@3416.4]
    node _T_2511 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3418.4]
    node _T_2512 = asSInt(io_wgt_bits_5_7) @[Gemm.scala 126:43:@3420.4]
    node _T_2513 = dshl(dot_5.io_y, io_shift_bits) @[Gemm.scala 128:44:@3422.4]
    node _T_2514 = asSInt(acc_5.io_deq_bits) @[Gemm.scala 129:34:@3424.4]
    node _T_2515 = add(_T_2514, shiftReg_5) @[Gemm.scala 129:41:@3425.4]
    node _T_2516 = tail(_T_2515, 1) @[Gemm.scala 129:41:@3426.4]
    node _T_2517 = asSInt(_T_2516) @[Gemm.scala 129:41:@3427.4]
    node add_5 = _T_2517 @[Gemm.scala 117:32:@3109.4 Gemm.scala 129:12:@3428.4]
    node _T_2519 = asUInt(add_5) @[Gemm.scala 130:54:@3429.4]
    node _T_2520 = mux(io_reset, UInt<1>("h0"), _T_2519) @[Gemm.scala 130:31:@3430.4]
    node _T_2521 = asUInt(add_5) @[Gemm.scala 131:33:@3432.4]
    node _T_2522 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3435.4]
    node _T_2523 = and(_T_2522, io_acc_i_valid) @[Gemm.scala 122:56:@3436.4]
    node _T_2524 = and(_T_2523, io_shift_valid) @[Gemm.scala 122:73:@3437.4]
    node _T_2525 = not(io_reset) @[Gemm.scala 122:92:@3438.4]
    node _T_2526 = and(_T_2524, _T_2525) @[Gemm.scala 122:90:@3439.4]
    node _T_2527 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3442.4]
    node _T_2528 = asSInt(io_wgt_bits_6_0) @[Gemm.scala 126:43:@3444.4]
    node _T_2529 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3446.4]
    node _T_2530 = asSInt(io_wgt_bits_6_1) @[Gemm.scala 126:43:@3448.4]
    node _T_2531 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3450.4]
    node _T_2532 = asSInt(io_wgt_bits_6_2) @[Gemm.scala 126:43:@3452.4]
    node _T_2533 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3454.4]
    node _T_2534 = asSInt(io_wgt_bits_6_3) @[Gemm.scala 126:43:@3456.4]
    node _T_2535 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3458.4]
    node _T_2536 = asSInt(io_wgt_bits_6_4) @[Gemm.scala 126:43:@3460.4]
    node _T_2537 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3462.4]
    node _T_2538 = asSInt(io_wgt_bits_6_5) @[Gemm.scala 126:43:@3464.4]
    node _T_2539 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3466.4]
    node _T_2540 = asSInt(io_wgt_bits_6_6) @[Gemm.scala 126:43:@3468.4]
    node _T_2541 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3470.4]
    node _T_2542 = asSInt(io_wgt_bits_6_7) @[Gemm.scala 126:43:@3472.4]
    node _T_2543 = dshl(dot_6.io_y, io_shift_bits) @[Gemm.scala 128:44:@3474.4]
    node _T_2544 = asSInt(acc_6.io_deq_bits) @[Gemm.scala 129:34:@3476.4]
    node _T_2545 = add(_T_2544, shiftReg_6) @[Gemm.scala 129:41:@3477.4]
    node _T_2546 = tail(_T_2545, 1) @[Gemm.scala 129:41:@3478.4]
    node _T_2547 = asSInt(_T_2546) @[Gemm.scala 129:41:@3479.4]
    node add_6 = _T_2547 @[Gemm.scala 117:32:@3110.4 Gemm.scala 129:12:@3480.4]
    node _T_2549 = asUInt(add_6) @[Gemm.scala 130:54:@3481.4]
    node _T_2550 = mux(io_reset, UInt<1>("h0"), _T_2549) @[Gemm.scala 130:31:@3482.4]
    node _T_2551 = asUInt(add_6) @[Gemm.scala 131:33:@3484.4]
    node _T_2552 = and(io_inp_valid, io_wgt_valid) @[Gemm.scala 122:41:@3487.4]
    node _T_2553 = and(_T_2552, io_acc_i_valid) @[Gemm.scala 122:56:@3488.4]
    node _T_2554 = and(_T_2553, io_shift_valid) @[Gemm.scala 122:73:@3489.4]
    node _T_2555 = not(io_reset) @[Gemm.scala 122:92:@3490.4]
    node _T_2556 = and(_T_2554, _T_2555) @[Gemm.scala 122:90:@3491.4]
    node _T_2557 = asSInt(io_inp_bits_0_0) @[Gemm.scala 125:43:@3494.4]
    node _T_2558 = asSInt(io_wgt_bits_7_0) @[Gemm.scala 126:43:@3496.4]
    node _T_2559 = asSInt(io_inp_bits_0_1) @[Gemm.scala 125:43:@3498.4]
    node _T_2560 = asSInt(io_wgt_bits_7_1) @[Gemm.scala 126:43:@3500.4]
    node _T_2561 = asSInt(io_inp_bits_0_2) @[Gemm.scala 125:43:@3502.4]
    node _T_2562 = asSInt(io_wgt_bits_7_2) @[Gemm.scala 126:43:@3504.4]
    node _T_2563 = asSInt(io_inp_bits_0_3) @[Gemm.scala 125:43:@3506.4]
    node _T_2564 = asSInt(io_wgt_bits_7_3) @[Gemm.scala 126:43:@3508.4]
    node _T_2565 = asSInt(io_inp_bits_0_4) @[Gemm.scala 125:43:@3510.4]
    node _T_2566 = asSInt(io_wgt_bits_7_4) @[Gemm.scala 126:43:@3512.4]
    node _T_2567 = asSInt(io_inp_bits_0_5) @[Gemm.scala 125:43:@3514.4]
    node _T_2568 = asSInt(io_wgt_bits_7_5) @[Gemm.scala 126:43:@3516.4]
    node _T_2569 = asSInt(io_inp_bits_0_6) @[Gemm.scala 125:43:@3518.4]
    node _T_2570 = asSInt(io_wgt_bits_7_6) @[Gemm.scala 126:43:@3520.4]
    node _T_2571 = asSInt(io_inp_bits_0_7) @[Gemm.scala 125:43:@3522.4]
    node _T_2572 = asSInt(io_wgt_bits_7_7) @[Gemm.scala 126:43:@3524.4]
    node _T_2573 = dshl(dot_7.io_y, io_shift_bits) @[Gemm.scala 128:44:@3526.4]
    node _T_2574 = asSInt(acc_7.io_deq_bits) @[Gemm.scala 129:34:@3528.4]
    node _T_2575 = add(_T_2574, shiftReg_7) @[Gemm.scala 129:41:@3529.4]
    node _T_2576 = tail(_T_2575, 1) @[Gemm.scala 129:41:@3530.4]
    node _T_2577 = asSInt(_T_2576) @[Gemm.scala 129:41:@3531.4]
    node add_7 = _T_2577 @[Gemm.scala 117:32:@3111.4 Gemm.scala 129:12:@3532.4]
    node _T_2579 = asUInt(add_7) @[Gemm.scala 130:54:@3533.4]
    node _T_2580 = mux(io_reset, UInt<1>("h0"), _T_2579) @[Gemm.scala 130:31:@3534.4]
    node _T_2581 = asUInt(add_7) @[Gemm.scala 131:33:@3536.4]
    node vld_1 = acc_1.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3226.4]
    node vld_0 = acc_0.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3174.4]
    node _T_2582 = cat(vld_1, vld_0) @[Gemm.scala 134:25:@3539.4]
    node vld_3 = acc_3.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3330.4]
    node vld_2 = acc_2.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3278.4]
    node _T_2583 = cat(vld_3, vld_2) @[Gemm.scala 134:25:@3540.4]
    node _T_2584 = cat(_T_2583, _T_2582) @[Gemm.scala 134:25:@3541.4]
    node vld_5 = acc_5.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3434.4]
    node vld_4 = acc_4.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3382.4]
    node _T_2585 = cat(vld_5, vld_4) @[Gemm.scala 134:25:@3542.4]
    node vld_7 = acc_7.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3538.4]
    node vld_6 = acc_6.io_deq_valid @[Gemm.scala 118:17:@3112.4 Gemm.scala 132:12:@3486.4]
    node _T_2586 = cat(vld_7, vld_6) @[Gemm.scala 134:25:@3543.4]
    node _T_2587 = cat(_T_2586, _T_2585) @[Gemm.scala 134:25:@3544.4]
    node _T_2588 = cat(_T_2587, _T_2584) @[Gemm.scala 134:25:@3545.4]
    node _T_2589 = not(_T_2588) @[Gemm.scala 134:32:@3546.4]
    node _T_2591 = eq(_T_2589, UInt<1>("h0")) @[Gemm.scala 134:32:@3547.4]
    node _T_2592 = or(_T_2591, io_reset) @[Gemm.scala 134:37:@3548.4]
    node _T_2593 = cat(vld_1, vld_0) @[Gemm.scala 135:23:@3550.4]
    node _T_2594 = cat(vld_3, vld_2) @[Gemm.scala 135:23:@3551.4]
    node _T_2595 = cat(_T_2594, _T_2593) @[Gemm.scala 135:23:@3552.4]
    node _T_2596 = cat(vld_5, vld_4) @[Gemm.scala 135:23:@3553.4]
    node _T_2597 = cat(vld_7, vld_6) @[Gemm.scala 135:23:@3554.4]
    node _T_2598 = cat(_T_2597, _T_2596) @[Gemm.scala 135:23:@3555.4]
    node _T_2599 = cat(_T_2598, _T_2595) @[Gemm.scala 135:23:@3556.4]
    node _T_2600 = not(_T_2599) @[Gemm.scala 135:30:@3557.4]
    node _T_2602 = eq(_T_2600, UInt<1>("h0")) @[Gemm.scala 135:30:@3558.4]
    node _T_2283_0 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3114.4]
    node _T_2283_1 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3115.4]
    node _T_2283_2 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3116.4]
    node _T_2283_3 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3117.4]
    node _T_2283_4 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3118.4]
    node _T_2283_5 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3119.4]
    node _T_2283_6 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3120.4]
    node _T_2283_7 = asSInt(UInt<32>("h0")) @[Gemm.scala 119:39:@3113.4 Gemm.scala 119:39:@3121.4]
    io_acc_o_valid <= _T_2592 @[Gemm.scala 134:18:@3549.4]
    io_acc_o_bits_0_0 <= _T_2370 @[Gemm.scala 130:25:@3171.4]
    io_acc_o_bits_0_1 <= _T_2400 @[Gemm.scala 130:25:@3223.4]
    io_acc_o_bits_0_2 <= _T_2430 @[Gemm.scala 130:25:@3275.4]
    io_acc_o_bits_0_3 <= _T_2460 @[Gemm.scala 130:25:@3327.4]
    io_acc_o_bits_0_4 <= _T_2490 @[Gemm.scala 130:25:@3379.4]
    io_acc_o_bits_0_5 <= _T_2520 @[Gemm.scala 130:25:@3431.4]
    io_acc_o_bits_0_6 <= _T_2550 @[Gemm.scala 130:25:@3483.4]
    io_acc_o_bits_0_7 <= _T_2580 @[Gemm.scala 130:25:@3535.4]
    io_out_valid <= _T_2602 @[Gemm.scala 135:16:@3559.4]
    io_out_bits_0_0 <= bits(_T_2371, 7, 0) @[Gemm.scala 131:23:@3173.4]
    io_out_bits_0_1 <= bits(_T_2401, 7, 0) @[Gemm.scala 131:23:@3225.4]
    io_out_bits_0_2 <= bits(_T_2431, 7, 0) @[Gemm.scala 131:23:@3277.4]
    io_out_bits_0_3 <= bits(_T_2461, 7, 0) @[Gemm.scala 131:23:@3329.4]
    io_out_bits_0_4 <= bits(_T_2491, 7, 0) @[Gemm.scala 131:23:@3381.4]
    io_out_bits_0_5 <= bits(_T_2521, 7, 0) @[Gemm.scala 131:23:@3433.4]
    io_out_bits_0_6 <= bits(_T_2551, 7, 0) @[Gemm.scala 131:23:@3485.4]
    io_out_bits_0_7 <= bits(_T_2581, 7, 0) @[Gemm.scala 131:23:@3537.4]
    dot_0.clock <= clock @[:@3057.4]
    dot_0.reset <= reset @[:@3058.4]
    dot_0.io_a_0 <= _T_2347 @[Gemm.scala 125:22:@3131.4]
    dot_0.io_a_1 <= _T_2349 @[Gemm.scala 125:22:@3135.4]
    dot_0.io_a_2 <= _T_2351 @[Gemm.scala 125:22:@3139.4]
    dot_0.io_a_3 <= _T_2353 @[Gemm.scala 125:22:@3143.4]
    dot_0.io_a_4 <= _T_2355 @[Gemm.scala 125:22:@3147.4]
    dot_0.io_a_5 <= _T_2357 @[Gemm.scala 125:22:@3151.4]
    dot_0.io_a_6 <= _T_2359 @[Gemm.scala 125:22:@3155.4]
    dot_0.io_a_7 <= _T_2361 @[Gemm.scala 125:22:@3159.4]
    dot_0.io_b_0 <= _T_2348 @[Gemm.scala 126:22:@3133.4]
    dot_0.io_b_1 <= _T_2350 @[Gemm.scala 126:22:@3137.4]
    dot_0.io_b_2 <= _T_2352 @[Gemm.scala 126:22:@3141.4]
    dot_0.io_b_3 <= _T_2354 @[Gemm.scala 126:22:@3145.4]
    dot_0.io_b_4 <= _T_2356 @[Gemm.scala 126:22:@3149.4]
    dot_0.io_b_5 <= _T_2358 @[Gemm.scala 126:22:@3153.4]
    dot_0.io_b_6 <= _T_2360 @[Gemm.scala 126:22:@3157.4]
    dot_0.io_b_7 <= _T_2362 @[Gemm.scala 126:22:@3161.4]
    dot_1.clock <= clock @[:@3060.4]
    dot_1.reset <= reset @[:@3061.4]
    dot_1.io_a_0 <= _T_2377 @[Gemm.scala 125:22:@3183.4]
    dot_1.io_a_1 <= _T_2379 @[Gemm.scala 125:22:@3187.4]
    dot_1.io_a_2 <= _T_2381 @[Gemm.scala 125:22:@3191.4]
    dot_1.io_a_3 <= _T_2383 @[Gemm.scala 125:22:@3195.4]
    dot_1.io_a_4 <= _T_2385 @[Gemm.scala 125:22:@3199.4]
    dot_1.io_a_5 <= _T_2387 @[Gemm.scala 125:22:@3203.4]
    dot_1.io_a_6 <= _T_2389 @[Gemm.scala 125:22:@3207.4]
    dot_1.io_a_7 <= _T_2391 @[Gemm.scala 125:22:@3211.4]
    dot_1.io_b_0 <= _T_2378 @[Gemm.scala 126:22:@3185.4]
    dot_1.io_b_1 <= _T_2380 @[Gemm.scala 126:22:@3189.4]
    dot_1.io_b_2 <= _T_2382 @[Gemm.scala 126:22:@3193.4]
    dot_1.io_b_3 <= _T_2384 @[Gemm.scala 126:22:@3197.4]
    dot_1.io_b_4 <= _T_2386 @[Gemm.scala 126:22:@3201.4]
    dot_1.io_b_5 <= _T_2388 @[Gemm.scala 126:22:@3205.4]
    dot_1.io_b_6 <= _T_2390 @[Gemm.scala 126:22:@3209.4]
    dot_1.io_b_7 <= _T_2392 @[Gemm.scala 126:22:@3213.4]
    dot_2.clock <= clock @[:@3063.4]
    dot_2.reset <= reset @[:@3064.4]
    dot_2.io_a_0 <= _T_2407 @[Gemm.scala 125:22:@3235.4]
    dot_2.io_a_1 <= _T_2409 @[Gemm.scala 125:22:@3239.4]
    dot_2.io_a_2 <= _T_2411 @[Gemm.scala 125:22:@3243.4]
    dot_2.io_a_3 <= _T_2413 @[Gemm.scala 125:22:@3247.4]
    dot_2.io_a_4 <= _T_2415 @[Gemm.scala 125:22:@3251.4]
    dot_2.io_a_5 <= _T_2417 @[Gemm.scala 125:22:@3255.4]
    dot_2.io_a_6 <= _T_2419 @[Gemm.scala 125:22:@3259.4]
    dot_2.io_a_7 <= _T_2421 @[Gemm.scala 125:22:@3263.4]
    dot_2.io_b_0 <= _T_2408 @[Gemm.scala 126:22:@3237.4]
    dot_2.io_b_1 <= _T_2410 @[Gemm.scala 126:22:@3241.4]
    dot_2.io_b_2 <= _T_2412 @[Gemm.scala 126:22:@3245.4]
    dot_2.io_b_3 <= _T_2414 @[Gemm.scala 126:22:@3249.4]
    dot_2.io_b_4 <= _T_2416 @[Gemm.scala 126:22:@3253.4]
    dot_2.io_b_5 <= _T_2418 @[Gemm.scala 126:22:@3257.4]
    dot_2.io_b_6 <= _T_2420 @[Gemm.scala 126:22:@3261.4]
    dot_2.io_b_7 <= _T_2422 @[Gemm.scala 126:22:@3265.4]
    dot_3.clock <= clock @[:@3066.4]
    dot_3.reset <= reset @[:@3067.4]
    dot_3.io_a_0 <= _T_2437 @[Gemm.scala 125:22:@3287.4]
    dot_3.io_a_1 <= _T_2439 @[Gemm.scala 125:22:@3291.4]
    dot_3.io_a_2 <= _T_2441 @[Gemm.scala 125:22:@3295.4]
    dot_3.io_a_3 <= _T_2443 @[Gemm.scala 125:22:@3299.4]
    dot_3.io_a_4 <= _T_2445 @[Gemm.scala 125:22:@3303.4]
    dot_3.io_a_5 <= _T_2447 @[Gemm.scala 125:22:@3307.4]
    dot_3.io_a_6 <= _T_2449 @[Gemm.scala 125:22:@3311.4]
    dot_3.io_a_7 <= _T_2451 @[Gemm.scala 125:22:@3315.4]
    dot_3.io_b_0 <= _T_2438 @[Gemm.scala 126:22:@3289.4]
    dot_3.io_b_1 <= _T_2440 @[Gemm.scala 126:22:@3293.4]
    dot_3.io_b_2 <= _T_2442 @[Gemm.scala 126:22:@3297.4]
    dot_3.io_b_3 <= _T_2444 @[Gemm.scala 126:22:@3301.4]
    dot_3.io_b_4 <= _T_2446 @[Gemm.scala 126:22:@3305.4]
    dot_3.io_b_5 <= _T_2448 @[Gemm.scala 126:22:@3309.4]
    dot_3.io_b_6 <= _T_2450 @[Gemm.scala 126:22:@3313.4]
    dot_3.io_b_7 <= _T_2452 @[Gemm.scala 126:22:@3317.4]
    dot_4.clock <= clock @[:@3069.4]
    dot_4.reset <= reset @[:@3070.4]
    dot_4.io_a_0 <= _T_2467 @[Gemm.scala 125:22:@3339.4]
    dot_4.io_a_1 <= _T_2469 @[Gemm.scala 125:22:@3343.4]
    dot_4.io_a_2 <= _T_2471 @[Gemm.scala 125:22:@3347.4]
    dot_4.io_a_3 <= _T_2473 @[Gemm.scala 125:22:@3351.4]
    dot_4.io_a_4 <= _T_2475 @[Gemm.scala 125:22:@3355.4]
    dot_4.io_a_5 <= _T_2477 @[Gemm.scala 125:22:@3359.4]
    dot_4.io_a_6 <= _T_2479 @[Gemm.scala 125:22:@3363.4]
    dot_4.io_a_7 <= _T_2481 @[Gemm.scala 125:22:@3367.4]
    dot_4.io_b_0 <= _T_2468 @[Gemm.scala 126:22:@3341.4]
    dot_4.io_b_1 <= _T_2470 @[Gemm.scala 126:22:@3345.4]
    dot_4.io_b_2 <= _T_2472 @[Gemm.scala 126:22:@3349.4]
    dot_4.io_b_3 <= _T_2474 @[Gemm.scala 126:22:@3353.4]
    dot_4.io_b_4 <= _T_2476 @[Gemm.scala 126:22:@3357.4]
    dot_4.io_b_5 <= _T_2478 @[Gemm.scala 126:22:@3361.4]
    dot_4.io_b_6 <= _T_2480 @[Gemm.scala 126:22:@3365.4]
    dot_4.io_b_7 <= _T_2482 @[Gemm.scala 126:22:@3369.4]
    dot_5.clock <= clock @[:@3072.4]
    dot_5.reset <= reset @[:@3073.4]
    dot_5.io_a_0 <= _T_2497 @[Gemm.scala 125:22:@3391.4]
    dot_5.io_a_1 <= _T_2499 @[Gemm.scala 125:22:@3395.4]
    dot_5.io_a_2 <= _T_2501 @[Gemm.scala 125:22:@3399.4]
    dot_5.io_a_3 <= _T_2503 @[Gemm.scala 125:22:@3403.4]
    dot_5.io_a_4 <= _T_2505 @[Gemm.scala 125:22:@3407.4]
    dot_5.io_a_5 <= _T_2507 @[Gemm.scala 125:22:@3411.4]
    dot_5.io_a_6 <= _T_2509 @[Gemm.scala 125:22:@3415.4]
    dot_5.io_a_7 <= _T_2511 @[Gemm.scala 125:22:@3419.4]
    dot_5.io_b_0 <= _T_2498 @[Gemm.scala 126:22:@3393.4]
    dot_5.io_b_1 <= _T_2500 @[Gemm.scala 126:22:@3397.4]
    dot_5.io_b_2 <= _T_2502 @[Gemm.scala 126:22:@3401.4]
    dot_5.io_b_3 <= _T_2504 @[Gemm.scala 126:22:@3405.4]
    dot_5.io_b_4 <= _T_2506 @[Gemm.scala 126:22:@3409.4]
    dot_5.io_b_5 <= _T_2508 @[Gemm.scala 126:22:@3413.4]
    dot_5.io_b_6 <= _T_2510 @[Gemm.scala 126:22:@3417.4]
    dot_5.io_b_7 <= _T_2512 @[Gemm.scala 126:22:@3421.4]
    dot_6.clock <= clock @[:@3075.4]
    dot_6.reset <= reset @[:@3076.4]
    dot_6.io_a_0 <= _T_2527 @[Gemm.scala 125:22:@3443.4]
    dot_6.io_a_1 <= _T_2529 @[Gemm.scala 125:22:@3447.4]
    dot_6.io_a_2 <= _T_2531 @[Gemm.scala 125:22:@3451.4]
    dot_6.io_a_3 <= _T_2533 @[Gemm.scala 125:22:@3455.4]
    dot_6.io_a_4 <= _T_2535 @[Gemm.scala 125:22:@3459.4]
    dot_6.io_a_5 <= _T_2537 @[Gemm.scala 125:22:@3463.4]
    dot_6.io_a_6 <= _T_2539 @[Gemm.scala 125:22:@3467.4]
    dot_6.io_a_7 <= _T_2541 @[Gemm.scala 125:22:@3471.4]
    dot_6.io_b_0 <= _T_2528 @[Gemm.scala 126:22:@3445.4]
    dot_6.io_b_1 <= _T_2530 @[Gemm.scala 126:22:@3449.4]
    dot_6.io_b_2 <= _T_2532 @[Gemm.scala 126:22:@3453.4]
    dot_6.io_b_3 <= _T_2534 @[Gemm.scala 126:22:@3457.4]
    dot_6.io_b_4 <= _T_2536 @[Gemm.scala 126:22:@3461.4]
    dot_6.io_b_5 <= _T_2538 @[Gemm.scala 126:22:@3465.4]
    dot_6.io_b_6 <= _T_2540 @[Gemm.scala 126:22:@3469.4]
    dot_6.io_b_7 <= _T_2542 @[Gemm.scala 126:22:@3473.4]
    dot_7.clock <= clock @[:@3078.4]
    dot_7.reset <= reset @[:@3079.4]
    dot_7.io_a_0 <= _T_2557 @[Gemm.scala 125:22:@3495.4]
    dot_7.io_a_1 <= _T_2559 @[Gemm.scala 125:22:@3499.4]
    dot_7.io_a_2 <= _T_2561 @[Gemm.scala 125:22:@3503.4]
    dot_7.io_a_3 <= _T_2563 @[Gemm.scala 125:22:@3507.4]
    dot_7.io_a_4 <= _T_2565 @[Gemm.scala 125:22:@3511.4]
    dot_7.io_a_5 <= _T_2567 @[Gemm.scala 125:22:@3515.4]
    dot_7.io_a_6 <= _T_2569 @[Gemm.scala 125:22:@3519.4]
    dot_7.io_a_7 <= _T_2571 @[Gemm.scala 125:22:@3523.4]
    dot_7.io_b_0 <= _T_2558 @[Gemm.scala 126:22:@3497.4]
    dot_7.io_b_1 <= _T_2560 @[Gemm.scala 126:22:@3501.4]
    dot_7.io_b_2 <= _T_2562 @[Gemm.scala 126:22:@3505.4]
    dot_7.io_b_3 <= _T_2564 @[Gemm.scala 126:22:@3509.4]
    dot_7.io_b_4 <= _T_2566 @[Gemm.scala 126:22:@3513.4]
    dot_7.io_b_5 <= _T_2568 @[Gemm.scala 126:22:@3517.4]
    dot_7.io_b_6 <= _T_2570 @[Gemm.scala 126:22:@3521.4]
    dot_7.io_b_7 <= _T_2572 @[Gemm.scala 126:22:@3525.4]
    acc_0.clock <= clock @[:@3081.4]
    acc_0.reset <= reset @[:@3082.4]
    acc_0.io_enq_valid <= _T_2346 @[Gemm.scala 122:25:@3128.4]
    acc_0.io_enq_bits <= io_acc_i_bits_0_0 @[Gemm.scala 123:24:@3129.4]
    acc_1.clock <= clock @[:@3084.4]
    acc_1.reset <= reset @[:@3085.4]
    acc_1.io_enq_valid <= _T_2376 @[Gemm.scala 122:25:@3180.4]
    acc_1.io_enq_bits <= io_acc_i_bits_0_1 @[Gemm.scala 123:24:@3181.4]
    acc_2.clock <= clock @[:@3087.4]
    acc_2.reset <= reset @[:@3088.4]
    acc_2.io_enq_valid <= _T_2406 @[Gemm.scala 122:25:@3232.4]
    acc_2.io_enq_bits <= io_acc_i_bits_0_2 @[Gemm.scala 123:24:@3233.4]
    acc_3.clock <= clock @[:@3090.4]
    acc_3.reset <= reset @[:@3091.4]
    acc_3.io_enq_valid <= _T_2436 @[Gemm.scala 122:25:@3284.4]
    acc_3.io_enq_bits <= io_acc_i_bits_0_3 @[Gemm.scala 123:24:@3285.4]
    acc_4.clock <= clock @[:@3093.4]
    acc_4.reset <= reset @[:@3094.4]
    acc_4.io_enq_valid <= _T_2466 @[Gemm.scala 122:25:@3336.4]
    acc_4.io_enq_bits <= io_acc_i_bits_0_4 @[Gemm.scala 123:24:@3337.4]
    acc_5.clock <= clock @[:@3096.4]
    acc_5.reset <= reset @[:@3097.4]
    acc_5.io_enq_valid <= _T_2496 @[Gemm.scala 122:25:@3388.4]
    acc_5.io_enq_bits <= io_acc_i_bits_0_5 @[Gemm.scala 123:24:@3389.4]
    acc_6.clock <= clock @[:@3099.4]
    acc_6.reset <= reset @[:@3100.4]
    acc_6.io_enq_valid <= _T_2526 @[Gemm.scala 122:25:@3440.4]
    acc_6.io_enq_bits <= io_acc_i_bits_0_6 @[Gemm.scala 123:24:@3441.4]
    acc_7.clock <= clock @[:@3102.4]
    acc_7.reset <= reset @[:@3103.4]
    acc_7.io_enq_valid <= _T_2556 @[Gemm.scala 122:25:@3492.4]
    acc_7.io_enq_bits <= io_acc_i_bits_0_7 @[Gemm.scala 123:24:@3493.4]
    shiftReg_0 <= mux(reset, _T_2283_0, asSInt(bits(_T_2363, 31, 0))) @[Gemm.scala 128:29:@3163.4]
    shiftReg_1 <= mux(reset, _T_2283_1, asSInt(bits(_T_2393, 31, 0))) @[Gemm.scala 128:29:@3215.4]
    shiftReg_2 <= mux(reset, _T_2283_2, asSInt(bits(_T_2423, 31, 0))) @[Gemm.scala 128:29:@3267.4]
    shiftReg_3 <= mux(reset, _T_2283_3, asSInt(bits(_T_2453, 31, 0))) @[Gemm.scala 128:29:@3319.4]
    shiftReg_4 <= mux(reset, _T_2283_4, asSInt(bits(_T_2483, 31, 0))) @[Gemm.scala 128:29:@3371.4]
    shiftReg_5 <= mux(reset, _T_2283_5, asSInt(bits(_T_2513, 31, 0))) @[Gemm.scala 128:29:@3423.4]
    shiftReg_6 <= mux(reset, _T_2283_6, asSInt(bits(_T_2543, 31, 0))) @[Gemm.scala 128:29:@3475.4]
    shiftReg_7 <= mux(reset, _T_2283_7, asSInt(bits(_T_2573, 31, 0))) @[Gemm.scala 128:29:@3527.4]
