Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3e059f2617a14f3983d694030ae91dd3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_original_behav xil_defaultlib.tb_original xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port br_instruction [C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Core.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port addr_sel [C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Core.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SLL
Compiling module xil_defaultlib.ShiftRight
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.InstrDecoder
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.tb_original
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_original_behav
