/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [3:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_3z[0] ? celloutsig_0_4z[1] : _00_);
  assign celloutsig_1_5z = ~celloutsig_1_4z[1];
  reg [6:0] _05_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= celloutsig_1_4z[8:2];
  assign out_data[134:128] = _05_;
  reg [3:0] _06_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _06_ <= 4'h0;
    else _06_ <= celloutsig_0_0z[8:5];
  assign { _02_[3], _00_, _02_[1:0] } = _06_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_1_4z[7:4], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[69] ? in_data[89:80] : in_data[12:3];
  assign celloutsig_1_19z = celloutsig_1_4z[1] ? { celloutsig_1_14z[7:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, out_data[134:128] } : { celloutsig_1_13z[4:1], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_4z = _02_[1] ? in_data[28:25] : { _00_, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_4z[1] ? { celloutsig_0_0z[8:1], celloutsig_0_5z } : { in_data[67:62], celloutsig_0_2z };
  assign celloutsig_0_2z = - in_data[32:30];
  assign celloutsig_0_8z = ~ celloutsig_0_3z[2:0];
  assign celloutsig_1_16z = celloutsig_1_10z[4] & celloutsig_1_7z;
  assign celloutsig_1_11z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z[3:1] };
  assign celloutsig_0_12z = ^ in_data[94:84];
  assign celloutsig_1_7z = ^ in_data[131:120];
  assign celloutsig_1_8z = ^ { celloutsig_1_1z[2:0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[9:2] >> celloutsig_0_0z[7:0];
  assign celloutsig_1_12z = { in_data[124:122], celloutsig_1_7z } >> { _01_[1:0], celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[138:133] - in_data[157:152];
  assign celloutsig_1_1z = in_data[132:129] - celloutsig_1_0z[4:1];
  assign celloutsig_1_3z = celloutsig_1_0z[5:3] - celloutsig_1_1z[3:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[3:2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } - in_data[178:170];
  assign celloutsig_1_14z = { in_data[162:161], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z } - { in_data[188:183], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_4z[8:5], celloutsig_1_7z } ~^ { celloutsig_1_10z[6:4], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_2z = ~((in_data[135] & celloutsig_1_1z[3]) | celloutsig_1_1z[3]);
  assign celloutsig_0_11z = ~((celloutsig_0_6z[4] & celloutsig_0_8z[0]) | (celloutsig_0_6z[4] & celloutsig_0_4z[2]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[2] & celloutsig_1_0z[4]) | (celloutsig_1_4z[2] & celloutsig_1_4z[7]));
  assign celloutsig_1_10z[8:1] = in_data[163:156] ^ { celloutsig_1_4z[5:1], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z };
  assign _02_[2] = _00_;
  assign celloutsig_1_10z[0] = 1'h0;
  assign { out_data[114:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
