$date
	Sat Oct 22 22:47:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#627827
b11001 !
1"
#627830
b11001 &
b11001 %
1$
#627831
0"
#627834
b1001100 &
b1001100 %
#627838
b100110 &
b100110 %
#627842
b10011 &
b10011 %
#627846
b111010 &
b111010 %
#627850
b11101 &
b11101 %
#627854
b1011000 &
b1011000 %
#627858
b101100 &
b101100 %
#627862
b10110 &
b10110 %
#627866
b1011 &
b1011 %
#627870
b100010 &
b100010 %
#627874
b10001 &
b10001 %
#627878
b110100 &
b110100 %
#627882
b11010 &
b11010 %
#627886
b1101 &
b1101 %
#627890
b101000 &
b101000 %
#627894
b10100 &
b10100 %
#627898
b1010 &
b1010 %
#627902
b101 &
b101 %
#627906
b10000 &
b10000 %
#627910
b1000 &
b1000 %
#627914
b100 &
b100 %
#627918
b10 &
b10 %
#627922
b1 &
b1 %
1#
#627926
b0 &
0#
b0 %
0$
#1643340
b10101 !
1"
#1643342
b10101 &
b10101 %
1$
#1643343
0"
#1643346
b1000000 &
b1000000 %
#1643350
b100000 &
b100000 %
#1643354
b10000 &
b10000 %
#1643358
b1000 &
b1000 %
#1643362
b100 &
b100 %
#1643366
b10 &
b10 %
#1643370
b1 &
b1 %
1#
#1643374
b0 &
0#
b0 %
0$
#2650350
b1 &
b1 %
1$
b1 !
1"
#2650351
0"
#2650354
1#
#2650358
b0 &
0#
b0 %
0$
#4500012
