// Seed: 2362681532
module module_0 (
    input  uwire id_0
    , id_4,
    input  wire  id_1,
    output wor   id_2
);
  wire [-1 : -1 'b0] id_5;
  logic id_6 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output logic id_3,
    output uwire id_4,
    input  wor   id_5
    , id_9,
    input  wire  id_6,
    output uwire id_7
);
  parameter id_10 = 1;
  always @(negedge id_6) begin : LABEL_0
    id_3 <= -1 - id_1;
  end
  parameter id_11 = id_10;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_7
  );
endmodule
