Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: text_lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "text_lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "text_lcd"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : text_lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "text_lcd.v" in library work
Module <text_lcd> compiled
No errors in compilation
Analysis of file <"text_lcd.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <text_lcd> in library <work> with parameters.
	DELAYT = "110"
	DISP_ONOFF = "010"
	ENTRY_MODE = "011"
	FUNCTION_SET = "001"
	INIT = "000"
	LINE1 = "100"
	LINE2 = "101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <text_lcd>.
	DELAYT = 3'b110
	DISP_ONOFF = 3'b010
	ENTRY_MODE = 3'b011
	FUNCTION_SET = 3'b001
	INIT = 3'b000
	LINE1 = 3'b100
	LINE2 = 3'b101
Module <text_lcd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <addr> in unit <text_lcd> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <text_lcd>.
    Related source file is "text_lcd.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 14                                             |
    | Clock              | clk_100khz                (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2110 - Clock of register <lcd_e> seems to be also used in the data or control logic of that element.
    Found 16x10-bit ROM for signal <command$mux0001>.
    Found 1-bit register for signal <lcd_e>.
    Found 4-bit comparator greatequal for signal <clk_100khz$cmp_ge0000> created at line 92.
    Found 4-bit comparator lessequal for signal <clk_100khz$cmp_le0000> created at line 92.
    Found 13-bit up counter for signal <cnt>.
    Found 13-bit comparator equal for signal <cnt$cmp_eq0000> created at line 137.
    Found 10-bit register for signal <command>.
    Found 10-bit comparator lessequal for signal <command$cmp_le0000> created at line 227.
    Found 10-bit comparator lessequal for signal <command$cmp_le0001> created at line 228.
    Found 1-bit register for signal <cs_down_reg>.
    Found 1-bit register for signal <cs_home_reg>.
    Found 1-bit register for signal <cs_left_reg>.
    Found 1-bit register for signal <cs_right_reg>.
    Found 1-bit register for signal <cs_up_reg>.
    Found 4-bit up counter for signal <samplecnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <text_lcd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x10-bit ROM                                         : 1
# Counters                                             : 2
 13-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 6
 10-bit register                                       : 1
# Comparators                                          : 5
 10-bit comparator lessequal                           : 2
 13-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x10-bit ROM                                         : 1
# Counters                                             : 2
 13-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 5
 10-bit comparator lessequal                           : 2
 13-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <text_lcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block text_lcd, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : text_lcd.ngr
Top Level Output File Name         : text_lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 172
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 14
#      LUT2                        : 19
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 14
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 48
#      LUT4_D                      : 6
#      LUT4_L                      : 9
#      MUXCY                       : 33
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 40
#      FD                          : 3
#      FDR                         : 15
#      FDRE                        : 16
#      FDS                         : 5
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 14
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       65  out of   1920     3%  
 Number of Slice Flip Flops:             40  out of   3840     1%  
 Number of 4 input LUTs:                123  out of   3840     3%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    141    18%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100khz1(clk_100khz1:O)         | BUFG(*)(cs_right_reg)  | 36    |
clk_1mhz                           | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.926ns (Maximum Frequency: 112.032MHz)
   Minimum input arrival time before clock: 8.781ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100khz1'
  Clock period: 8.926ns (frequency: 112.032MHz)
  Total number of paths / destination ports: 1031 / 67
-------------------------------------------------------------------------
Delay:               8.926ns (Levels of Logic = 8)
  Source:            state_FSM_FFd3 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk_100khz1 rising
  Destination Clock: clk_100khz1 rising

  Data Path: state_FSM_FFd3 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.720   1.463  state_FSM_FFd3 (state_FSM_FFd3)
     LUT3_D:I0->O          2   0.551   0.903  state_FSM_Out111 (cnt_max<4>)
     LUT4:I3->O            1   0.551   0.000  Mcompar_cnt_cmp_eq0000_lut<2> (Mcompar_cnt_cmp_eq0000_lut<2>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_cnt_cmp_eq0000_cy<2> (Mcompar_cnt_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_cnt_cmp_eq0000_cy<3> (Mcompar_cnt_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_cnt_cmp_eq0000_cy<4> (Mcompar_cnt_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_cnt_cmp_eq0000_cy<5> (Mcompar_cnt_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.303   0.996  Mcompar_cnt_cmp_eq0000_cy<6> (Mcompar_cnt_cmp_eq0000_cy<6>)
     LUT3:I1->O           13   0.551   1.170  cnt_or00001 (cnt_or0000)
     FDRE:R                    1.026          cnt_0
    ----------------------------------------
    Total                      8.926ns (4.394ns logic, 4.532ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1mhz'
  Clock period: 5.402ns (frequency: 185.117MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.402ns (Levels of Logic = 2)
  Source:            samplecnt_0 (FF)
  Destination:       samplecnt_0 (FF)
  Source Clock:      clk_1mhz rising
  Destination Clock: clk_1mhz rising

  Data Path: samplecnt_0 to samplecnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  samplecnt_0 (samplecnt_0)
     LUT2_L:I0->LO         1   0.551   0.295  samplecnt_or0000_SW0 (N02)
     LUT4:I1->O            4   0.551   0.917  samplecnt_or0000 (samplecnt_or0000)
     FDR:R                     1.026          samplecnt_0
    ----------------------------------------
    Total                      5.402ns (2.848ns logic, 2.554ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100khz1'
  Total number of paths / destination ports: 232 / 59
-------------------------------------------------------------------------
Offset:              8.781ns (Levels of Logic = 5)
  Source:            cs_home (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk_100khz1 rising

  Data Path: cs_home to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  cs_home_IBUF (cs_home_IBUF)
     LUT2_D:I0->O          3   0.551   0.933  cs_home_trig1 (cs_home_trig)
     LUT4_L:I3->LO         1   0.551   0.126  cnt_not0001_SW0 (N10)
     LUT4:I3->O           14   0.551   1.255  cnt_not0001 (cnt_not0001)
     LUT3:I2->O           13   0.551   1.170  cnt_or00001 (cnt_or0000)
     FDRE:R                    1.026          cnt_0
    ----------------------------------------
    Total                      8.781ns (4.051ns logic, 4.730ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1mhz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.529ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       samplecnt_0 (FF)
  Destination Clock: clk_1mhz rising

  Data Path: reset to samplecnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.821   1.214  reset_IBUF (reset_IBUF)
     LUT4:I3->O            4   0.551   0.917  samplecnt_or0000 (samplecnt_or0000)
     FDR:R                     1.026          samplecnt_0
    ----------------------------------------
    Total                      4.529ns (2.398ns logic, 2.131ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100khz1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            command_9 (FF)
  Destination:       lcd_rs (PAD)
  Source Clock:      clk_100khz1 rising

  Data Path: command_9 to lcd_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.720   0.907  command_9 (command_9)
     OBUF:I->O                 5.644          lcd_rs_OBUF (lcd_rs)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.61 secs
 
--> 

Total memory usage is 259540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

