#ifndef EXTI_BITS_H
#define EXTI_BITS_H

// Interrupt Enable Register / Event Enable Register

// Single bit field bit position
#define MR0_Pos     0
#define MR1_Pos     1
#define MR2_Pos     2
#define MR3_Pos     3
#define MR4_Pos     4
#define MR5_Pos     5
#define MR6_Pos     6
#define MR7_Pos     7
#define MR8_Pos     8
#define MR9_Pos     9
// Single bit field bit msk
#define MR0_Msk     (0x01 << MR0_Pos)
#define MR1_Msk     (0x01 << MR1_Pos)
#define MR2_Msk     (0x01 << MR2_Pos)
#define MR3_Msk     (0x01 << MR3_Pos)
#define MR4_Msk     (0x01 << MR4_Pos)
#define MR5_Msk     (0x01 << MR5_Pos)
#define MR6_Msk     (0x01 << MR6_Pos)
#define MR7_Msk     (0x01 << MR7_Pos)
#define MR8_Msk     (0x01 << MR8_Pos)
#define MR9_Msk     (0x01 << MR9_Pos)

// Rising Edge Trigger Enable Register / Falling Edge Trigger Enable Register

// Single bit field bit position
#define TR0_Pos     0
#define TR1_Pos     1
#define TR2_Pos     2
#define TR3_Pos     3
#define TR4_Pos     4
#define TR5_Pos     5
#define TR6_Pos     6
#define TR7_Pos     7
#define TR8_Pos     8
#define TR9_Pos     9
// Single bit field bit msk
#define TR0_Msk     (0x01 << TR0_Pos)
#define TR1_Msk     (0x01 << TR1_Pos)
#define TR2_Msk     (0x01 << TR2_Pos)
#define TR3_Msk     (0x01 << TR3_Pos)
#define TR4_Msk     (0x01 << TR4_Pos)
#define TR5_Msk     (0x01 << TR5_Pos)
#define TR6_Msk     (0x01 << TR6_Pos)
#define TR7_Msk     (0x01 << TR7_Pos)
#define TR8_Msk     (0x01 << TR8_Pos)
#define TR9_Msk     (0x01 << TR9_Pos)

// Software Interrupt Event Register

// Single bit field bit position
#define SWIER0_Pos     0
#define SWIER1_Pos     1
#define SWIER2_Pos     2
#define SWIER3_Pos     3
#define SWIER4_Pos     4
#define SWIER5_Pos     5
#define SWIER6_Pos     6
#define SWIER7_Pos     7
#define SWIER8_Pos     8
#define SWIER9_Pos     9
// Single bit field bit msk
#define SWIER0_Msk     (0x01 << SWIER0_Pos)
#define SWIER1_Msk     (0x01 << SWIER1_Pos)
#define SWIER2_Msk     (0x01 << SWIER2_Pos)
#define SWIER3_Msk     (0x01 << SWIER3_Pos)
#define SWIER4_Msk     (0x01 << SWIER4_Pos)
#define SWIER5_Msk     (0x01 << SWIER5_Pos)
#define SWIER6_Msk     (0x01 << SWIER6_Pos)
#define SWIER7_Msk     (0x01 << SWIER7_Pos)
#define SWIER8_Msk     (0x01 << SWIER8_Pos)
#define SWIER9_Msk     (0x01 << SWIER9_Pos)

// Interrupt Flag Register

// Single bit field bit position
#define IF0_Pos     0
#define IF1_Pos     1
#define IF2_Pos     2
#define IF3_Pos     3
#define IF4_Pos     4
#define IF5_Pos     5
#define IF6_Pos     6
#define IF7_Pos     7
#define IF8_Pos     8
#define IF9_Pos     9
// Single bit field bit msk
#define IF0_Msk     (0x01 << IF0_Pos)
#define IF1_Msk     (0x01 << IF1_Pos)
#define IF2_Msk     (0x01 << IF2_Pos)
#define IF3_Msk     (0x01 << IF3_Pos)
#define IF4_Msk     (0x01 << IF4_Pos)
#define IF5_Msk     (0x01 << IF5_Pos)
#define IF6_Msk     (0x01 << IF6_Pos)
#define IF7_Msk     (0x01 << IF7_Pos)
#define IF8_Msk     (0x01 << IF8_Pos)
#define IF9_Msk     (0x01 << IF9_Pos)

#endif /* EXTI_BITS_H */