{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575467876444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575467876444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 08:57:56 2019 " "Processing started: Wed Dec 04 08:57:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575467876444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575467876444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575467876444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575467877261 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type block.v(6) " "Verilog HDL Declaration warning at block.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "block.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/block.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1575467877354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.v 1 1 " "Found 1 design units, including 1 entities, in source file block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antfarm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antfarm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 antfarm " "Found entity 1: antfarm" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877362 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MovePopRegistere.v " "Can't analyze file -- file MovePopRegistere.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575467877368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MovePopRegister.v(18) " "Verilog HDL information at MovePopRegister.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575467877376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movepopregister.v 1 1 " "Found 1 design units, including 1 entities, in source file movepopregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MovePopRegister " "Found entity 1: MovePopRegister" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877376 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "3BitPopRegisterNode.v " "Can't analyze file -- file 3BitPopRegisterNode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575467877382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitpopregisternode.v 1 1 " "Found 1 design units, including 1 entities, in source file threebitpopregisternode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitPopRegisterNode " "Found entity 1: ThreeBitPopRegisterNode" {  } { { "ThreeBitPopRegisterNode.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/ThreeBitPopRegisterNode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitby3popregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitby3popregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threeBitby3popregister " "Found entity 1: threeBitby3popregister" {  } { { "threeBitby3popregister.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/threeBitby3popregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 testController.v(14) " "Verilog HDL Expression warning at testController.v(14): truncated literal to match 4 bits" {  } { { "testController.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/testController.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1575467877408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file testcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 testController " "Found entity 1: testController" {  } { { "testController.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/testController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetofour.v 1 1 " "Found 1 design units, including 1 entities, in source file threetofour.v" { { "Info" "ISGN_ENTITY_NAME" "1 threeToFour " "Found entity 1: threeToFour" {  } { { "threeToFour.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/threeToFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/popregistertest.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/popregistertest.v" { { "Info" "ISGN_ENTITY_NAME" "1 PopRegisterTest " "Found entity 1: PopRegisterTest" {  } { { "output_files/PopRegisterTest.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/PopRegisterTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blockV2.v(193) " "Verilog HDL information at blockV2.v(193): always construct contains both blocking and non-blocking assignments" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575467877430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blockV2.v(232) " "Verilog HDL information at blockV2.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575467877431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockv2.v 1 1 " "Found 1 design units, including 1 entities, in source file blockv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockV2 " "Found entity 1: blockV2" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdisp.v 1 1 " "Found 1 design units, including 1 entities, in source file blockdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockDisp " "Found entity 1: blockDisp" {  } { { "blockDisp.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockDisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seneriouno.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seneriouno.v" { { "Info" "ISGN_ENTITY_NAME" "1 senerioUno " "Found entity 1: senerioUno" {  } { { "output_files/senerioUno.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/senerioUno.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displayencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displayencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayEncoder " "Found entity 1: displayEncoder" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.v(11) " "Verilog HDL information at clkdiv.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/clkdiv.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575467877456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "output_files/clkdiv.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/probe.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 probe " "Found entity 1: probe" {  } { { "output_files/probe.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/matrixencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/matrixencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixEncoder " "Found entity 1: matrixEncoder" {  } { { "output_files/matrixEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/matrixEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467877479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467877479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "antfarm " "Elaborating entity \"antfarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575467877629 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clkKey " "Pin \"clkKey\" not connected" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1888 1136 1312 -1872 "clkKey" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1575467878033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(30) " "Verilog HDL information at vga.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575467878066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.v 1 1 " "Using design file vga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467878067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575467878067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst1 " "Elaborating entity \"vga\" for hierarchy \"vga:inst1\"" {  } { { "antfarm.bdf" "inst1" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2008 2184 2408 -1864 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq_sky vga.v(12) " "Verilog HDL or VHDL warning at vga.v(12): object \"sq_sky\" assigned a value but never read" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(14) " "Verilog HDL assignment warning at vga.v(14): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(15) " "Verilog HDL assignment warning at vga.v(15): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(17) " "Verilog HDL assignment warning at vga.v(17): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(18) " "Verilog HDL assignment warning at vga.v(18): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(20) " "Verilog HDL assignment warning at vga.v(20): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(21) " "Verilog HDL assignment warning at vga.v(21): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(413) " "Verilog HDL assignment warning at vga.v(413): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[2\] vga.v(6) " "Output port \"VGA_R\[2\]\" at vga.v(6) has no driver" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[0\] vga.v(6) " "Output port \"VGA_R\[0\]\" at vga.v(6) has no driver" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[0\] vga.v(7) " "Output port \"VGA_G\[0\]\" at vga.v(7) has no driver" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[0\] vga.v(8) " "Output port \"VGA_B\[0\]\" at vga.v(8) has no driver" {  } { { "vga.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878075 "|antfarm|vga:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 vga:inst1\|vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"vga:inst1\|vga640x480:display\"" {  } { { "vga.v" "display" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(33) " "Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878085 "|antfarm|vga:inst1|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(34) " "Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (9)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878085 "|antfarm|vga:inst1|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(60) " "Verilog HDL assignment warning at vga640x480.v(60): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878085 "|antfarm|vga:inst1|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(63) " "Verilog HDL assignment warning at vga640x480.v(63): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878085 "|antfarm|vga:inst1|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixEncoder matrixEncoder:inst9 " "Elaborating entity \"matrixEncoder\" for hierarchy \"matrixEncoder:inst9\"" {  } { { "antfarm.bdf" "inst9" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1936 1808 1992 -1760 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockV2 blockV2:inst6 " "Elaborating entity \"blockV2\" for hierarchy \"blockV2:inst6\"" {  } { { "antfarm.bdf" "inst6" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2720 792 1176 -2360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upOfQ blockV2.v(92) " "Verilog HDL or VHDL warning at blockV2.v(92): object \"upOfQ\" assigned a value but never read" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575467878545 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "downOfQ blockV2.v(93) " "Verilog HDL or VHDL warning at blockV2.v(93): object \"downOfQ\" assigned a value but never read" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Southsending blockV2.v(107) " "Verilog HDL or VHDL warning at blockV2.v(107): object \"Southsending\" assigned a value but never read" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "blockV2.v(951) " "Verilog HDL Case Statement warning at blockV2.v(951): case item expression covers a value already covered by a previous case item" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 951 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outNorth\[3\] blockV2.v(21) " "Output port \"outNorth\[3\]\" at blockV2.v(21) has no driver" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outSouth\[3\] blockV2.v(22) " "Output port \"outSouth\[3\]\" at blockV2.v(22) has no driver" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outEast\[3\] blockV2.v(23) " "Output port \"outEast\[3\]\" at blockV2.v(23) has no driver" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outWest\[3\] blockV2.v(24) " "Output port \"outWest\[3\]\" at blockV2.v(24) has no driver" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575467878546 "|antfarm|blockV2:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst8 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst8\"" {  } { { "antfarm.bdf" "inst8" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1848 -144 -24 -1768 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senerioUno senerioUno:inst2194 " "Elaborating entity \"senerioUno\" for hierarchy \"senerioUno:inst2194\"" {  } { { "antfarm.bdf" "inst2194" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2208 -400 -240 -2096 "inst2194" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "probe probe:inst " "Elaborating entity \"probe\" for hierarchy \"probe:inst\"" {  } { { "antfarm.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2312 1800 2048 -2104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockDisp probe:inst\|blockDisp:inst_blockDisp1 " "Elaborating entity \"blockDisp\" for hierarchy \"probe:inst\|blockDisp:inst_blockDisp1\"" {  } { { "output_files/probe.v" "inst_blockDisp1" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayEncoder probe:inst\|displayEncoder:inst_displayEncoder1 " "Elaborating entity \"displayEncoder\" for hierarchy \"probe:inst\|displayEncoder:inst_displayEncoder1\"" {  } { { "output_files/probe.v" "inst_displayEncoder1" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(15) " "Verilog HDL assignment warning at displayEncoder.v(15): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878609 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 displayEncoder.v(17) " "Verilog HDL assignment warning at displayEncoder.v(17): truncated value with size 8 to match size of target (4)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878609 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(19) " "Verilog HDL assignment warning at displayEncoder.v(19): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878609 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(21) " "Verilog HDL assignment warning at displayEncoder.v(21): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878609 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 displayEncoder.v(23) " "Verilog HDL assignment warning at displayEncoder.v(23): truncated value with size 8 to match size of target (4)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878609 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(25) " "Verilog HDL assignment warning at displayEncoder.v(25): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878610 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(27) " "Verilog HDL assignment warning at displayEncoder.v(27): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878610 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 displayEncoder.v(29) " "Verilog HDL assignment warning at displayEncoder.v(29): truncated value with size 8 to match size of target (4)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575467878610 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display probe:inst\|display:inst_11 " "Elaborating entity \"display\" for hierarchy \"probe:inst\|display:inst_11\"" {  } { { "output_files/probe.v" "inst_11" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467878611 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "probe:inst\|displayEncoder:inst_displayEncoder1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"probe:inst\|displayEncoder:inst_displayEncoder1\|Div0\"" {  } { { "output_files/displayEncoder.v" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "probe:inst\|displayEncoder:inst_displayEncoder2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"probe:inst\|displayEncoder:inst_displayEncoder2\|Div0\"" {  } { { "output_files/displayEncoder.v" "Div0" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "probe:inst\|displayEncoder:inst_displayEncoder1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"probe:inst\|displayEncoder:inst_displayEncoder1\|Div1\"" {  } { { "output_files/displayEncoder.v" "Div1" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "probe:inst\|displayEncoder:inst_displayEncoder2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"probe:inst\|displayEncoder:inst_displayEncoder2\|Div1\"" {  } { { "output_files/displayEncoder.v" "Div1" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clkdiv:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clkdiv:inst8\|Mod0\"" {  } { { "output_files/clkdiv.v" "Mod0" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575467885079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div0\"" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div0 " "Instantiated megafunction \"probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885170 ""}  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575467885170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div1\"" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div1 " "Instantiated megafunction \"probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885491 ""}  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575467885491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkdiv:inst8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clkdiv:inst8\|lpm_divide:Mod0\"" {  } { { "output_files/clkdiv.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467885518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkdiv:inst8\|lpm_divide:Mod0 " "Instantiated megafunction \"clkdiv:inst8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575467885518 ""}  } { { "output_files/clkdiv.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575467885518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_86f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_86f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_86f " "Found entity 1: alt_u_div_86f" {  } { { "db/alt_u_div_86f.tdf" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/alt_u_div_86f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575467885723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575467885723 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575467886398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[8\] VCC " "Pin \"GLED\[8\]\" is stuck at VCC" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2072 1808 1984 -2056 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|GLED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[7\] VCC " "Pin \"GLED\[7\]\" is stuck at VCC" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2072 1808 1984 -2056 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|GLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[3\] GND " "Pin \"GLED\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2072 1808 1984 -2056 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|GLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[8\] VCC " "Pin \"RLED\[8\]\" is stuck at VCC" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2104 1808 1984 -2088 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|RLED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[7\] VCC " "Pin \"RLED\[7\]\" is stuck at VCC" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2104 1808 1984 -2088 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|RLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[3\] GND " "Pin \"RLED\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2104 1808 1984 -2088 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|RLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[0\] GND " "Pin \"VGA_BLUE\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1920 2480 2658 -1904 "VGA_BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|VGA_BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1936 2480 2669 -1920 "VGA_GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[2\] GND " "Pin \"VGA_RED\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1952 2480 2656 -1936 "VGA_RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|VGA_RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[0\] GND " "Pin \"VGA_RED\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1952 2480 2656 -1936 "VGA_RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575467890376 "|antfarm|VGA_RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575467890376 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div1\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"probe:inst\|displayEncoder:inst_displayEncoder1\|lpm_divide:Div1\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467895445 ""} { "Info" "ISCL_SCL_CELL_NAME" "probe:inst\|displayEncoder:inst_displayEncoder2\|lpm_divide:Div1\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"probe:inst\|displayEncoder:inst_displayEncoder2\|lpm_divide:Div1\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467895445 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1575467895445 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab7 " "Ignored assignments for entity \"Lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab7 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575467895483 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1575467895483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575467895576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575467895912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467895912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[8\] " "No output dependent on input pin \"setinputs\[8\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2752 1504 1680 -2736 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467896267 "|antfarm|setinputs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[7\] " "No output dependent on input pin \"setinputs\[7\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2752 1504 1680 -2736 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467896267 "|antfarm|setinputs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[6\] " "No output dependent on input pin \"setinputs\[6\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2752 1504 1680 -2736 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467896267 "|antfarm|setinputs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[5\] " "No output dependent on input pin \"setinputs\[5\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2752 1504 1680 -2736 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467896267 "|antfarm|setinputs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[4\] " "No output dependent on input pin \"setinputs\[4\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2752 1504 1680 -2736 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467896267 "|antfarm|setinputs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkKey " "No output dependent on input pin \"clkKey\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1888 1136 1312 -1872 "clkKey" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575467896267 "|antfarm|clkKey"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575467896267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5128 " "Implemented 5128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575467896268 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575467896268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5054 " "Implemented 5054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575467896268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575467896268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575467896315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 08:58:16 2019 " "Processing ended: Wed Dec 04 08:58:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575467896315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575467896315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575467896315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575467896315 ""}
