
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.
Flattening unmatched subcell sky130_fd_sc_hd__mux2_1 in circuit hgu_clk_async (1)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfbbp_1 in circuit hgu_clk_async (1)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit hgu_clk_async (1)(2 instances)
Flattening unmatched subcell hgu_delay_no_code in circuit hgu_clk_async (1)(2 instances)
Flattening unmatched subcell hgu_sw_cap in circuit hgu_clk_async (1)(16 instances)
Flattening unmatched subcell hgu_sw_cap_pmos in circuit hgu_clk_async (1)(18 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit hgu_clk_async (1)(4 instances)
Flattening unmatched subcell hgu_pfet_hvt_stack_in_delay in circuit hgu_clk_async (1)(2 instances)
Flattening unmatched subcell hgu_nfet_hvt_stack_in_delay in circuit hgu_clk_async (1)(2 instances)

Class hgu_clk_async_flat (0):  Merged 26 parallel devices.
Class hgu_clk_async (1):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: hgu_clk_async_flat              |Circuit 2: hgu_clk_async                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (18->4)            |sky130_fd_pr__pfet_01v8 (18->4)            
sky130_fd_pr__nfet_01v8 (94->84)           |sky130_fd_pr__nfet_01v8 (92->84)           
sky130_fd_pr__pfet_01v8_hvt (58->56)       |sky130_fd_pr__pfet_01v8_hvt (56)           
Number of devices: 144                     |Number of devices: 144                     
Number of nets: 115                        |Number of nets: 115                        
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_clk_async_flat              |Circuit 2: hgu_clk_async                   
-------------------------------------------|-------------------------------------------
async_clk_sar                              |ASYNC_CLK_SAR                              
ready                                      |READY                                      
async_setb_delay_ctrl_code[3]              |async_setb_delay_ctrl_code[3]              
async_resetb_delay_ctrl_code[3]            |async_resetb_delay_ctrl_code[3]            
sample_clk                                 |sample_clk                                 
delay_offset                               |delay_offset                               
eob                                        |EOB                                        
vss                                        |VSS                                        
vdd                                        |VDD                                        
async_resetb_delay_ctrl_code[0]            |async_resetb_delay_ctrl_code[0]            
async_resetb_delay_ctrl_code[2]            |async_resetb_delay_ctrl_code[2]            
async_resetb_delay_ctrl_code[1]            |async_resetb_delay_ctrl_code[1]            
async_setb_delay_ctrl_code[1]              |async_setb_delay_ctrl_code[1]              
async_setb_delay_ctrl_code[0]              |async_setb_delay_ctrl_code[0]              
async_setb_delay_ctrl_code[2]              |async_setb_delay_ctrl_code[2]              
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_clk_async_flat and hgu_clk_async are equivalent.

Final result: Circuits match uniquely.
.
