{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1417527112012 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aes_test EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"aes_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1417527112121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417527112157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417527112158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417527112158 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417527113157 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417527113357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417527113357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417527113357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417527113357 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417527113357 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 35766 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417527113382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 35768 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417527113382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 35770 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417527113382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 35772 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417527113382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 35774 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417527113382 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417527113382 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1417527113385 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1417527113561 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 1218 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1417527115316 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 1218 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1417527115316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aes_test.sdc " "Synopsys Design Constraints File file not found: 'aes_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1417527116371 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1417527116372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1417527116420 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1417527116426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1417527116530 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1417527116531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1417527116533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node clk_in~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417527117252 ""}  } { { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 25 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 35757 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417527117252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417527117253 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/db/pll_altpll.v" 80 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 1218 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417527117253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417527118655 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417527118678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417527118680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417527118709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417527118740 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1417527118782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1417527118782 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417527118804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417527119187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1417527119209 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417527119209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417527119912 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1417527119936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417527123812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417527125385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1417527125567 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1417527129020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417527129020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1417527130606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X35_Y46 X46_Y56 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56" {  } { { "loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56"} { { 11 { 0 ""} 35 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1417527138320 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1417527138320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417527139090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1417527139092 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1417527139092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1417527139092 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.25 " "Total time spent on timing analysis during the Fitter is 3.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417527139510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417527139652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417527140708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417527140778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417527141838 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417527143201 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV GX " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_in 3.3-V LVTTL AA26 " "Pin rst_in uses I/O standard 3.3-V LVTTL at AA26" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { rst_in } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_in" } } } } { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 27 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 590 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417527143609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL AJ16 " "Pin clk_in uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { clk_in } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 25 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 589 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417527143609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL V28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at V28" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 26 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 567 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417527143609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL U30 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at U30" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 26 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 568 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417527143609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL V21 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 26 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 569 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417527143609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C2 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../rtl/aes_128_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/rtl/aes_128_top.v" 26 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/" { { 0 { 0 ""} 0 570 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417527143609 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1417527143609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/output_files/aes_test.fit.smsg " "Generated suppressed messages file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/AES/run/output_files/aes_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417527144309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1489 " "Peak virtual memory: 1489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417527145834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 13:32:25 2014 " "Processing ended: Tue Dec  2 13:32:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417527145834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417527145834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417527145834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417527145834 ""}
