Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 11:05:49 2018
| Host         : DESKTOP-3MQQUTJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file divider_fpga_control_sets_placed.rpt
| Design       : divider_fpga
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            4 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------+------------------+------------------+----------------+
|  but/CLK              | d/control/E[0]          | rst_IBUF         |                1 |              4 |
|  but/CLK              | d/control/Q_reg[0]_1[0] | rst_IBUF         |                2 |              4 |
|  but/CLK              | d/control/Q_reg[0]_0[0] | rst_IBUF         |                3 |              5 |
|  but/CLK              |                         | rst_IBUF         |                2 |              6 |
|  clk_g/history_reg[0] |                         |                  |                4 |             17 |
|  clk100MHz_IBUF_BUFG  |                         | rst_IBUF         |                9 |             33 |
+-----------------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


