{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674520505199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674520505200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 19:35:05 2023 " "Processing started: Mon Jan 23 19:35:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674520505200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674520505200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674520505200 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674520505499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 0 0 " "Found 0 design units, including 0 entities, in source file bidirectionalbus.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674520505533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674520505536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674520505536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674520505539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674520505539 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1674520505541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674520505542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674520505542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674520505544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674520505544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "busMUX " "Elaborating entity \"busMUX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674520505570 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 busMUX.v(34) " "Verilog HDL Always Construct warning at busMUX.v(34): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674520505572 "|busMUX"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "busMUX.v(30) " "Verilog HDL Case Statement warning at busMUX.v(30): incomplete case statement has no default case item" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674520505572 "|busMUX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut busMUX.v(28) " "Verilog HDL Always Construct warning at busMUX.v(28): inferring latch(es) for variable \"muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674520505573 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[0\] busMUX.v(28) " "Inferred latch for \"muxOut\[0\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505575 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[1\] busMUX.v(28) " "Inferred latch for \"muxOut\[1\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505575 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[2\] busMUX.v(28) " "Inferred latch for \"muxOut\[2\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[3\] busMUX.v(28) " "Inferred latch for \"muxOut\[3\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[4\] busMUX.v(28) " "Inferred latch for \"muxOut\[4\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[5\] busMUX.v(28) " "Inferred latch for \"muxOut\[5\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[6\] busMUX.v(28) " "Inferred latch for \"muxOut\[6\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[7\] busMUX.v(28) " "Inferred latch for \"muxOut\[7\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[8\] busMUX.v(28) " "Inferred latch for \"muxOut\[8\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[9\] busMUX.v(28) " "Inferred latch for \"muxOut\[9\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[10\] busMUX.v(28) " "Inferred latch for \"muxOut\[10\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505576 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[11\] busMUX.v(28) " "Inferred latch for \"muxOut\[11\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[12\] busMUX.v(28) " "Inferred latch for \"muxOut\[12\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[13\] busMUX.v(28) " "Inferred latch for \"muxOut\[13\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[14\] busMUX.v(28) " "Inferred latch for \"muxOut\[14\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[15\] busMUX.v(28) " "Inferred latch for \"muxOut\[15\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[16\] busMUX.v(28) " "Inferred latch for \"muxOut\[16\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[17\] busMUX.v(28) " "Inferred latch for \"muxOut\[17\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[18\] busMUX.v(28) " "Inferred latch for \"muxOut\[18\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[19\] busMUX.v(28) " "Inferred latch for \"muxOut\[19\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[20\] busMUX.v(28) " "Inferred latch for \"muxOut\[20\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[21\] busMUX.v(28) " "Inferred latch for \"muxOut\[21\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505577 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[22\] busMUX.v(28) " "Inferred latch for \"muxOut\[22\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[23\] busMUX.v(28) " "Inferred latch for \"muxOut\[23\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[24\] busMUX.v(28) " "Inferred latch for \"muxOut\[24\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[25\] busMUX.v(28) " "Inferred latch for \"muxOut\[25\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[26\] busMUX.v(28) " "Inferred latch for \"muxOut\[26\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[27\] busMUX.v(28) " "Inferred latch for \"muxOut\[27\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[28\] busMUX.v(28) " "Inferred latch for \"muxOut\[28\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[29\] busMUX.v(28) " "Inferred latch for \"muxOut\[29\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[30\] busMUX.v(28) " "Inferred latch for \"muxOut\[30\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[31\] busMUX.v(28) " "Inferred latch for \"muxOut\[31\]\" at busMUX.v(28)" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674520505578 "|busMUX"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[0\]\$latch " "Latch muxOut\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506043 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[1\]\$latch " "Latch muxOut\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506043 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[2\]\$latch " "Latch muxOut\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506043 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[3\]\$latch " "Latch muxOut\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506043 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[4\]\$latch " "Latch muxOut\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506043 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[5\]\$latch " "Latch muxOut\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[6\]\$latch " "Latch muxOut\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[7\]\$latch " "Latch muxOut\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[8\]\$latch " "Latch muxOut\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[9\]\$latch " "Latch muxOut\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[10\]\$latch " "Latch muxOut\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[11\]\$latch " "Latch muxOut\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[12\]\$latch " "Latch muxOut\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[13\]\$latch " "Latch muxOut\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[14\]\$latch " "Latch muxOut\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[15\]\$latch " "Latch muxOut\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506044 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[16\]\$latch " "Latch muxOut\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[17\]\$latch " "Latch muxOut\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[18\]\$latch " "Latch muxOut\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[19\]\$latch " "Latch muxOut\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[20\]\$latch " "Latch muxOut\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[21\]\$latch " "Latch muxOut\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[22\]\$latch " "Latch muxOut\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[23\]\$latch " "Latch muxOut\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[24\]\$latch " "Latch muxOut\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[25\]\$latch " "Latch muxOut\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[26\]\$latch " "Latch muxOut\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[27\]\$latch " "Latch muxOut\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506045 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[28\]\$latch " "Latch muxOut\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506046 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[29\]\$latch " "Latch muxOut\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506046 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[30\]\$latch " "Latch muxOut\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506046 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxOut\[31\]\$latch " "Latch muxOut\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674520506046 ""}  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674520506046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674520506234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674520506748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506748 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[0\] " "No output dependent on input pin \"r0\[0\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[1\] " "No output dependent on input pin \"r0\[1\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[2\] " "No output dependent on input pin \"r0\[2\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[3\] " "No output dependent on input pin \"r0\[3\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[4\] " "No output dependent on input pin \"r0\[4\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[5\] " "No output dependent on input pin \"r0\[5\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[6\] " "No output dependent on input pin \"r0\[6\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[7\] " "No output dependent on input pin \"r0\[7\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[8\] " "No output dependent on input pin \"r0\[8\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[9\] " "No output dependent on input pin \"r0\[9\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[10\] " "No output dependent on input pin \"r0\[10\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[11\] " "No output dependent on input pin \"r0\[11\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[12\] " "No output dependent on input pin \"r0\[12\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[13\] " "No output dependent on input pin \"r0\[13\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[14\] " "No output dependent on input pin \"r0\[14\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[15\] " "No output dependent on input pin \"r0\[15\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[16\] " "No output dependent on input pin \"r0\[16\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[17\] " "No output dependent on input pin \"r0\[17\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[18\] " "No output dependent on input pin \"r0\[18\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[19\] " "No output dependent on input pin \"r0\[19\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[20\] " "No output dependent on input pin \"r0\[20\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[21\] " "No output dependent on input pin \"r0\[21\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[22\] " "No output dependent on input pin \"r0\[22\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[23\] " "No output dependent on input pin \"r0\[23\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[24\] " "No output dependent on input pin \"r0\[24\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[25\] " "No output dependent on input pin \"r0\[25\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[26\] " "No output dependent on input pin \"r0\[26\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[27\] " "No output dependent on input pin \"r0\[27\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[28\] " "No output dependent on input pin \"r0\[28\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[29\] " "No output dependent on input pin \"r0\[29\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[30\] " "No output dependent on input pin \"r0\[30\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0\[31\] " "No output dependent on input pin \"r0\[31\]\"" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674520506844 "|busMUX|r0[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674520506844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1323 " "Implemented 1323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "773 " "Implemented 773 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674520506847 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674520506847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "518 " "Implemented 518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674520506847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674520506847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674520506875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 23 19:35:06 2023 " "Processing ended: Mon Jan 23 19:35:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674520506875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674520506875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674520506875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674520506875 ""}
