{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:32:00 2024 " "Info: Processing started: Thu Dec 05 21:32:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r2\[0\] dr\[1\] clk 6.911 ns register " "Info: tsu for register \"r2\[0\]\" (data pin = \"dr\[1\]\", clock pin = \"clk\") is 6.911 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.277 ns + Longest pin register " "Info: + Longest pin to register delay is 9.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns dr\[1\] 1 PIN PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 10; PIN Node = 'dr\[1\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.614 ns) + CELL(0.242 ns) 6.708 ns Equal3~0 2 COMB LCCOMB_X15_Y6_N4 3 " "Info: 2: + IC(5.614 ns) + CELL(0.242 ns) = 6.708 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { dr[1] Equal3~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.388 ns) 7.358 ns r2\[0\]~16 3 COMB LCCOMB_X15_Y6_N20 8 " "Info: 3: + IC(0.262 ns) + CELL(0.388 ns) = 7.358 ns; Loc. = LCCOMB_X15_Y6_N20; Fanout = 8; COMB Node = 'r2\[0\]~16'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { Equal3~0 r2[0]~16 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.660 ns) 9.277 ns r2\[0\] 4 REG LCFF_X8_Y7_N27 2 " "Info: 4: + IC(1.259 ns) + CELL(0.660 ns) = 9.277 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 2; REG Node = 'r2\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { r2[0]~16 r2[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 23.09 % ) " "Info: Total cell delay = 2.142 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.135 ns ( 76.91 % ) " "Info: Total interconnect delay = 7.135 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.277 ns" { dr[1] Equal3~0 r2[0]~16 r2[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.277 ns" { dr[1] {} dr[1]~combout {} Equal3~0 {} r2[0]~16 {} r2[0] {} } { 0.000ns 0.000ns 5.614ns 0.262ns 1.259ns } { 0.000ns 0.852ns 0.242ns 0.388ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.330 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.537 ns) 2.330 ns r2\[0\] 3 REG LCFF_X8_Y7_N27 2 " "Info: 3: + IC(0.682 ns) + CELL(0.537 ns) = 2.330 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 2; REG Node = 'r2\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { clk~clkctrl r2[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.49 % ) " "Info: Total cell delay = 1.526 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 34.51 % ) " "Info: Total interconnect delay = 0.804 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl r2[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} r2[0] {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.277 ns" { dr[1] Equal3~0 r2[0]~16 r2[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.277 ns" { dr[1] {} dr[1]~combout {} Equal3~0 {} r2[0]~16 {} r2[0] {} } { 0.000ns 0.000ns 5.614ns 0.262ns 1.259ns } { 0.000ns 0.852ns 0.242ns 0.388ns 0.660ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl r2[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} r2[0] {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[4\] r1\[4\] 10.681 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[4\]\" through register \"r1\[4\]\" is 10.681 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.344 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.537 ns) 2.344 ns r1\[4\] 3 REG LCFF_X12_Y6_N23 1 " "Info: 3: + IC(0.696 ns) + CELL(0.537 ns) = 2.344 ns; Loc. = LCFF_X12_Y6_N23; Fanout = 1; REG Node = 'r1\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { clk~clkctrl r1[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.10 % ) " "Info: Total cell delay = 1.526 ns ( 65.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 34.90 % ) " "Info: Total interconnect delay = 0.818 ns ( 34.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.122ns 0.696ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.087 ns + Longest register pin " "Info: + Longest register to pin delay is 8.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[4\] 1 REG LCFF_X12_Y6_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y6_N23; Fanout = 1; REG Node = 'r1\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.420 ns) 0.732 ns s~36 2 COMB LCCOMB_X12_Y6_N28 1 " "Info: 2: + IC(0.312 ns) + CELL(0.420 ns) = 0.732 ns; Loc. = LCCOMB_X12_Y6_N28; Fanout = 1; COMB Node = 's~36'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { r1[4] s~36 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.420 ns) 2.138 ns s~37 3 COMB LCCOMB_X8_Y7_N6 2 " "Info: 3: + IC(0.986 ns) + CELL(0.420 ns) = 2.138 ns; Loc. = LCCOMB_X8_Y7_N6; Fanout = 2; COMB Node = 's~37'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { s~36 s~37 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.420 ns) 3.810 ns d~28 4 COMB LCCOMB_X15_Y6_N6 1 " "Info: 4: + IC(1.252 ns) + CELL(0.420 ns) = 3.810 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'd~28'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { s~37 d~28 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(2.642 ns) 8.087 ns d\[4\] 5 PIN PIN_93 0 " "Info: 5: + IC(1.635 ns) + CELL(2.642 ns) = 8.087 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'd\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { d~28 d[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.902 ns ( 48.25 % ) " "Info: Total cell delay = 3.902 ns ( 48.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.185 ns ( 51.75 % ) " "Info: Total interconnect delay = 4.185 ns ( 51.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.087 ns" { r1[4] s~36 s~37 d~28 d[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.087 ns" { r1[4] {} s~36 {} s~37 {} d~28 {} d[4] {} } { 0.000ns 0.312ns 0.986ns 1.252ns 1.635ns } { 0.000ns 0.420ns 0.420ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.122ns 0.696ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.087 ns" { r1[4] s~36 s~37 d~28 d[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.087 ns" { r1[4] {} s~36 {} s~37 {} d~28 {} d[4] {} } { 0.000ns 0.312ns 0.986ns 1.252ns 1.635ns } { 0.000ns 0.420ns 0.420ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sr\[0\] d\[4\] 14.540 ns Longest " "Info: Longest tpd from source pin \"sr\[0\]\" to destination pin \"d\[4\]\" is 14.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sr\[0\] 1 PIN PIN_9 27 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 27; PIN Node = 'sr\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sr[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.896 ns) + CELL(0.437 ns) 7.185 ns s~36 2 COMB LCCOMB_X12_Y6_N28 1 " "Info: 2: + IC(5.896 ns) + CELL(0.437 ns) = 7.185 ns; Loc. = LCCOMB_X12_Y6_N28; Fanout = 1; COMB Node = 's~36'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { sr[0] s~36 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.420 ns) 8.591 ns s~37 3 COMB LCCOMB_X8_Y7_N6 2 " "Info: 3: + IC(0.986 ns) + CELL(0.420 ns) = 8.591 ns; Loc. = LCCOMB_X8_Y7_N6; Fanout = 2; COMB Node = 's~37'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { s~36 s~37 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.420 ns) 10.263 ns d~28 4 COMB LCCOMB_X15_Y6_N6 1 " "Info: 4: + IC(1.252 ns) + CELL(0.420 ns) = 10.263 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'd~28'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { s~37 d~28 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(2.642 ns) 14.540 ns d\[4\] 5 PIN PIN_93 0 " "Info: 5: + IC(1.635 ns) + CELL(2.642 ns) = 14.540 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'd\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { d~28 d[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.771 ns ( 32.81 % ) " "Info: Total cell delay = 4.771 ns ( 32.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.769 ns ( 67.19 % ) " "Info: Total interconnect delay = 9.769 ns ( 67.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.540 ns" { sr[0] s~36 s~37 d~28 d[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.540 ns" { sr[0] {} sr[0]~combout {} s~36 {} s~37 {} d~28 {} d[4] {} } { 0.000ns 0.000ns 5.896ns 0.986ns 1.252ns 1.635ns } { 0.000ns 0.852ns 0.437ns 0.420ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r3\[0\] i\[0\] clk 0.393 ns register " "Info: th for register \"r3\[0\]\" (data pin = \"i\[0\]\", clock pin = \"clk\") is 0.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.331 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.537 ns) 2.331 ns r3\[0\] 3 REG LCFF_X15_Y6_N3 1 " "Info: 3: + IC(0.683 ns) + CELL(0.537 ns) = 2.331 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 1; REG Node = 'r3\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { clk~clkctrl r3[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.47 % ) " "Info: Total cell delay = 1.526 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.805 ns ( 34.53 % ) " "Info: Total interconnect delay = 0.805 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk clk~clkctrl r3[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clk {} clk~combout {} clk~clkctrl {} r3[0] {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.204 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns i\[0\] 1 PIN PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 4; PIN Node = 'i\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.150 ns) 2.120 ns r3\[0\]~25 2 COMB LCCOMB_X15_Y6_N2 1 " "Info: 2: + IC(0.991 ns) + CELL(0.150 ns) = 2.120 ns; Loc. = LCCOMB_X15_Y6_N2; Fanout = 1; COMB Node = 'r3\[0\]~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { i[0] r3[0]~25 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.204 ns r3\[0\] 3 REG LCFF_X15_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.204 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 1; REG Node = 'r3\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { r3[0]~25 r3[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/experiment4/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 55.04 % ) " "Info: Total cell delay = 1.213 ns ( 55.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 44.96 % ) " "Info: Total interconnect delay = 0.991 ns ( 44.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { i[0] r3[0]~25 r3[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.204 ns" { i[0] {} i[0]~combout {} r3[0]~25 {} r3[0] {} } { 0.000ns 0.000ns 0.991ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk clk~clkctrl r3[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clk {} clk~combout {} clk~clkctrl {} r3[0] {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { i[0] r3[0]~25 r3[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.204 ns" { i[0] {} i[0]~combout {} r3[0]~25 {} r3[0] {} } { 0.000ns 0.000ns 0.991ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:32:03 2024 " "Info: Processing ended: Thu Dec 05 21:32:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
