#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  4 12:27:25 2022
# Process ID: 18924
# Current directory: C:/Users/lenovo/Desktop/Exp3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17808 C:\Users\lenovo\Desktop\Exp3\Exp3.xpr
# Log file: C:/Users/lenovo/Desktop/Exp3/vivado.log
# Journal file: C:/Users/lenovo/Desktop/Exp3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/Exp3/Exp3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Zonghui Wang/Desktop/risc v/Code4Teach/Exp3' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Exp3.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2020/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.656 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/lenovo/Desktop/Exp3/Exp3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/lenovo/Desktop/Exp3/Exp3.srcs/sim_1/new/cache_tb.v w ]
add_files -fileset sim_1 C:/Users/lenovo/Desktop/Exp3/Exp3.srcs/sim_1/new/cache_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/lenovo/Desktop/Exp3/Exp3.srcs/sim_1/new/cache_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/lenovo/Desktop/Exp3/Exp3.srcs/sim_1/new/cache_tb.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Exp3/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3380] identifier 'ADDR_BITS' is used before its declaration [C:/Users/lenovo/Desktop/Exp3/code/cache.v:38]
WARNING: [VRFC 10-3380] identifier 'TAG_BITS' is used before its declaration [C:/Users/lenovo/Desktop/Exp3/code/cache.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Exp3/code/sim/cache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim'
"xelab -wto d1679025e5ba4cbfbcb9c4155652141f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_sim_behav xil_defaultlib.cache_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d1679025e5ba4cbfbcb9c4155652141f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_sim_behav xil_defaultlib.cache_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lenovo/Desktop/Exp3/code/cache.v" Line 34. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lenovo/Desktop/Exp3/code/cache.v" Line 34. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cache_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_sim_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim/xsim.dir/cache_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim/xsim.dir/cache_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov  5 15:35:10 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado2020/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  5 15:35:10 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/Exp3/Exp3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_sim_behav -key {Behavioral:sim_1:Functional:cache_sim} -tclbatch {cache_sim.tcl} -view {C:/Users/lenovo/Desktop/Exp3/code/wave/cache_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/lenovo/Desktop/Exp3/code/wave/cache_sim_behav.wcfg
source cache_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.656 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1138.824 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 20:48:21 2022...
