// Seed: 3130387240
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4
);
  supply1 id_6;
  tri1 id_7;
  id_8 :
  assert property (@(posedge 1'b0) 1'b0)
  else $display(1'b0, id_7);
  wire id_9;
  initial begin
    $display(1);
  end
  assign id_6 = id_2 ? 1 : id_8;
  module_0(
      id_3, id_3
  );
  assign id_9 = id_9;
  wire id_10;
  tri  id_11 = id_7;
endmodule
