# ALSU-with-UVM-Verification
A parameterized Arithmetic Logic Shift Unit (ALSU) in Verilog with multiple operations (AND/OR, add, multiply, shift/rotate) and bypass modes. Includes complete UVM verification environment with SystemVerilog, achieving full coverage through transaction-based testing and randomized stimulus.RetryClaude can make mistakes.
