
AVRASM ver. 2.2.7  C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm Mon Dec 01 13:05:07 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m328pdef.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(11): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Clock.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Clock.inc(5): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\TWI.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(12): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Conversions.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Conversions.inc(5): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Division.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(13): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\LCD.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\LCD.inc(5): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Delay.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(14): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Analog.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m328pdef.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(11): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Clock.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Clock.inc(5): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\TWI.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(12): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Conversions.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Conversions.inc(5): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Division.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(13): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\LCD.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\LCD.inc(5): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Delay.inc'
C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\main.asm(14): Including file 'C:\Users\LJorg\AlfredState\Fall 2025\Embedded Ctrl Fdmtls Lab\Project\Project\Analog.inc'
                                 
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .org 0
000000 940c 0139                 jmp start
                                 
                                 ;Interrupt Vector for 1 Hz Clock from DS-1307
                                 .org int0addr
000002 d148                      	rcall loop
000003 9518                      	reti
                                 
                                 ;Include utility files
                                 .include "Clock.inc"
                                 
                                 .ifndef clock
                                 clock:
                                 
                                 .include "TWI.inc"
                                 
                                 .ifndef TWI
                                 TWI:
                                 
                                 .equ twiW = 0
                                 .equ twiR = 1
                                 
                                 ;Modifies: R17
                                 twiWait:
000004 9110 00bc                 	lds r17, twcr
000006 ff17                      	sbrs r17, twint
000007 cffc                      	rjmp twiWait
000008 9508                      	ret
                                 
                                 ;Modifies: R17
                                 twiTransmitStart:
000009 ea14                      	ldi r17, (1 << twint) | (1 << twsta) | (1 << twen)
00000a 9310 00bc                 	sts twcr, r17
                                 
00000c dff7                      	rcall twiWait
00000d 9508                      	ret
                                 	
                                 ;Expects: R16=SLA+W/R - Modifies: R17
                                 twiTransmitSLA:
00000e 9300 00bb                 	sts twdr, r16
000010 e814                      	ldi r17, (1 << twint) | (1 << twen)
000011 9310 00bc                 	sts twcr, r17
                                 
000013 dff0                      	rcall twiWait
000014 9508                      	ret
                                 	
                                 ;Expects: R16=Data - Modifies: R17
                                 twiTransmitData:
000015 9300 00bb                 	sts twdr, r16
000017 e814                      	ldi r17, (1 << twint) | (1 << twen)
000018 9310 00bc                 	sts twcr, r17
                                 
00001a dfe9                      	rcall twiWait
                                 
00001b 9508                      	ret
                                 	
                                 ;Modifies: R17
                                 twiTransmitStop:
00001c e914                      	ldi r17, (1 << twint) | (1 << twsto) | (1 << twen)
00001d 9310 00bc                 	sts twcr, r17
00001f 9508                      	ret
                                 	
                                 ;Expects: R17=N/ACK - Returns: R16->Data - Modifies: R17
                                 twiReceiveData:
000020 6814                      	ori r17, (1 << twint) | (1 << twen)
000021 9310 00bc                 	sts twcr, r17
                                 
000023 dfe0                      	rcall twiWait
000024 9100 00bb                 	lds r16, twdr
000026 9508                      	ret
                                 
                                 .equ clockSLA = 0b11010000
                                 
                                 .equ seconds = 45
                                 .equ minutes = 23
                                 .equ hours = 12
                                 
                                 ;Modifies: R16, R17, R31
                                 clockInit:
000027 e408                      	ldi r16, 72
000028 9300 00b8                 	sts twbr, r16
                                 
00002a 2700                      	clr r16
00002b 9300 00b9                 	sts twsr, r16
                                 
00002d 9a44                      	sbi portc, pc4
00002e 9a45                      	sbi portc, pc5
                                 
00002f d011                      	rcall clockGetTime
                                 
000030 27ff                      	clr r31
000031 d009                      	rcall clockSetRegister
                                 
000032 2d06                      	mov r16, r6
000033 770f                      	andi r16, 0b01111111
000034 dfe0                      	rcall twiTransmitData
                                 
000035 e0f7                      	ldi r31, 0x7
000036 d004                      	rcall clockSetRegister
                                 
000037 e900                      	ldi r16, 0b10010000
000038 dfdc                      	rcall twiTransmitData
                                 
000039 dfe2                      	rcall twiTransmitStop
00003a 9508                      	ret
                                 	
                                 ;Expects: R31=Register Address - Modifies: R16
                                 clockSetRegister:
00003b dfcd                      	rcall twiTransmitStart
                                 
00003c ed00                      	ldi r16, clockSLA | twiW
00003d dfd0                      	rcall twiTransmitSLA
                                 	
00003e 2f0f                      	mov r16, r31
00003f dfd5                      	rcall twiTransmitData
000040 9508                      	ret
                                 	
                                 ;Returns: R6->SecondsBCD, R7->MinutesBCD, R8->HoursBCD - Modifies: R16, R17, R31
                                 clockGetTime:
000041 27ff                      	clr r31
000042 dff8                      	rcall clockSetRegister
                                 
000043 dfc5                      	rcall twiTransmitStart
                                 
000044 ed01                      	ldi r16, clockSLA | twiR
000045 dfc8                      	rcall twiTransmitSLA
                                 
000046 e410                      	ldi r17, 1 << twea
000047 dfd8                      	rcall twiReceiveData
000048 2e60                      	mov r6, r16
                                 
000049 dfd6                      	rcall twiReceiveData
00004a 2e70                      	mov r7, r16
                                 
00004b 2711                      	clr r17
00004c dfd3                      	rcall twiReceiveData
00004d 2e80                      	mov r8, r16
                                 
00004e dfcd                      	rcall twiTransmitStop
00004f 9508                      	ret
                                 	
                                 ;Returns: R6->DateBCD, R7->MonthBCD, R8->YearsSince2000BCD - Modifies: R16, R17, R31
                                 clockGetDate:
000050 e0f4                      	ldi r31, 0x4
000051 dfe9                      	rcall clockSetRegister
                                 
000052 dfb6                      	rcall twiTransmitStart
                                 
000053 ed01                      	ldi r16, clockSLA | twiR
000054 dfb9                      	rcall twiTransmitSLA
                                 
000055 e410                      	ldi r17, 1 << twea
000056 dfc9                      	rcall twiReceiveData
000057 2e60                      	mov r6, r16
                                 
000058 dfc7                      	rcall twiReceiveData
000059 2e70                      	mov r7, r16
                                 
00005a 2711                      	clr r17
00005b dfc4                      	rcall twiReceiveData
00005c 2e80                      	mov r8, r16
                                 
00005d dfbe                      	rcall twiTransmitStop
00005e 9508                      	ret
                                 	
                                 ;Expects: R26->SecondsBCD, R27->MinutesBCD, R28->HoursBCD - Modifies: R16, R17, R31
                                 clockSetTime:
00005f 27ff                      	clr r31
000060 dfda                      	rcall clockSetRegister
                                 
000061 68a0                      	ori r26, 0b10000000
000062 2f0a                      	mov r16, r26
000063 dfb1                      	rcall twiTransmitData
                                 
000064 2f0b                      	mov r16, r27
000065 dfaf                      	rcall twiTransmitData
                                 
000066 2f0c                      	mov r16, r28
000067 dfad                      	rcall twiTransmitData
                                 
000068 dfb3                      	rcall twiTransmitStop
000069 9508                      	ret
                                 	
                                 ;Expects: R26->DateBCD, R27->MonthBCD, R28->YearsSince2000BCD - Modifies: R16, R17, R31
                                 clockSetDate:
00006a e0f4                      	ldi r31, 0x4
00006b dfcf                      	rcall clockSetRegister
                                 
00006c 2f0a                      	mov r16, r26
00006d dfa7                      	rcall twiTransmitData
                                 
00006e 2f0b                      	mov r16, r27
00006f dfa5                      	rcall twiTransmitData
                                 
000070 2f0c                      	mov r16, r28
000071 dfa3                      	rcall twiTransmitData
                                 
000072 dfa9                      	rcall twiTransmitStop
000073 9508                      	ret
                                 	
                                 ;Returns: R9->SecondsBCD, R10->MinutesBCD, R11->HoursBCD - Modifies: R16, R17, R31
                                 clockGetAlarm:
000074 e0f8                      	ldi r31, 0x8
000075 dfc5                      	rcall clockSetRegister
                                 
000076 df92                      	rcall twiTransmitStart
                                 
000077 ed01                      	ldi r16, clockSLA | twiR
000078 df95                      	rcall twiTransmitSLA
                                 
000079 e410                      	ldi r17, 1 << twea
00007a dfa5                      	rcall twiReceiveData
00007b 2e90                      	mov r9, r16
                                 
00007c dfa3                      	rcall twiReceiveData
00007d 2ea0                      	mov r10, r16
                                 
00007e 2711                      	clr r17
00007f dfa0                      	rcall twiReceiveData
000080 2eb0                      	mov r11, r16
                                 
000081 df9a                      	rcall twiTransmitStop
000082 9508                      	ret
                                 	
                                 ;Expects: R26->AlarmOnOff, R27->MinuteBCD, R28->HourBCD - Modifies: R16, R17, R31
                                 clockSetAlarm:
000083 e0f8                      	ldi r31, 0x8
000084 dfb6                      	rcall clockSetRegister
                                 
000085 2f0a                      	mov r16, r26
000086 df8e                      	rcall twiTransmitData
                                 
000087 2f0b                      	mov r16, r27
000088 df8c                      	rcall twiTransmitData
                                 
000089 2f0c                      	mov r16, r28
00008a df8a                      	rcall twiTransmitData
                                 
00008b df90                      	rcall twiTransmitStop
00008c 9508                      	ret
                                 
                                 .include "Conversions.inc"
                                 
                                 .ifndef CONVERSIONS
                                 CONVERSIONS:
                                 
                                 .include "Division.inc"
                                 
                                 .ifndef DIVISION
                                 DIVISION:
                                 
                                 ;Expects: R22=Numerator, R23=Denominator - Returns: R24->Remainder, R25->Result
                                 divide:
00008d 2f86                      	mov r24, r22
00008e 2799                      	clr r25
                                 
                                 dLoop:
00008f 9593                      	inc r25
000090 1b87                      	sub r24, r23
000091 f008                      	brlo dFinish
000092 cffc                      	rjmp dLoop
                                 
                                 dFinish:
000093 0f87                      	add r24, r23
000094 959a                      	dec r25
000095 9508                      	ret
                                 
                                 ;Expects: R21=NumeratorLOW, R22=NumeratorHIGH, R23=Denominator - Returns: R24->Remainder, R26->Result - Modifies: R25
                                 divideByteFromWord:
000096 2f85                      	mov r24, r21
000097 2f96                      	mov r25, r22
000098 27aa                      	clr r26
                                 
                                 dwLoop:
000099 95a3                      	inc r26
00009a 1b87                      	sub r24, r23
00009b 4090                      	sbci r25, 0
00009c 2399                      	tst r25
00009d f411                      	brne dwContinue
                                 
00009e 1787                      	cp r24, r23
00009f f008                      	brlo dwFinish
                                 
                                 dwContinue:
0000a0 cff8                      	rjmp dwLoop
                                 
                                 dwFinish:
0000a1 9508                      	ret
                                 
                                 
                                 ;Expects: R22=Input - Returns: R9->100s, R8->10s, R9->1s
                                 toBCD:
0000a2 e674                      	ldi r23, 100
0000a3 dfe9                      	rcall divide
0000a4 2e99                      	mov r9, r25
0000a5 2f68                      	mov r22, r24
0000a6 e07a                      	ldi r23, 10
0000a7 dfe5                      	rcall divide
0000a8 2e89                      	mov r8, r25
0000a9 2e78                      	mov r7, r24
0000aa 9508                      	ret
                                 
                                 ;Expects: R16=Input - Returns: R16->Result
                                 numToAscii:
0000ab e330                      	ldi r19, 48
0000ac 0f03                      	add r16, r19
0000ad 9508                      	ret
                                 
                                 .include "LCD.inc"
                                 
                                 .ifndef LCD
                                 LCD:
                                 
                                 .include "Delay.inc"
                                 
                                 .ifndef DELAY
                                 
                                 ;Expects: R28=Delay length in us LOW, R29=Delay length in us HIGH - Modifies: R15, R21, R20, R27
                                 delayUS:
0000ae e0b2                      	ldi r27, 2
0000af e052                      	ldi r21, 1 << cs11
                                 
0000b0 d005                      	rcall delay
0000b1 9508                      	ret
                                 
                                 ;Expects: R28=Delay length in ms LOW, R29=Delay length in ms HIGH - Modifies: R15, R21, R20, R27
                                 delayMS:
0000b2 efba                      	ldi r27, 250
0000b3 e053                      	ldi r21, (1 << cs11) | (1 << cs10)
                                 
0000b4 d001                      	rcall delay
0000b5 9508                      	ret
                                 
                                 ;Expects: R28=Cycle count LOW, R29=Cycle count HIGH, R21=Clock prescaler, R27=Iteration count - Modifies: R15, R20
                                 delay:
0000b6 24ff                      	clr r15
0000b7 92f0 0085                 	sts tcnt1h, r15
0000b9 92f0 0084                 	sts tcnt1l, r15
                                 
0000bb 9ab1                      	sbi tifr1, ocf1a
                                 
0000bc 93d0 0089                 	sts ocr1ah, r29
0000be 93c0 0088                 	sts ocr1al, r28
                                 
0000c0 e440                      	ldi r20, 1 << com1a0
0000c1 9340 0080                 	sts tccr1a, r20
                                 
0000c3 9350 0081                 	sts tccr1b, r21
                                 
                                 waitForMatch:
0000c5 b346                      	in r20, tifr1
0000c6 ff41                      	sbrs r20, ocf1a
0000c7 cffd                      	rjmp waitForMatch
                                 
0000c8 95ba                      	dec r27
0000c9 f761                      	brne delay
                                 
0000ca 92f0 0081                 	sts tccr1b, r15
0000cc 9508                      	ret
                                 
                                 
                                 .equ E = 1 << pb2
                                 .equ RW = 1 << pb1
                                 .equ RS = 1 << pb0
                                 
                                 .equ PORTCdata = 0x0f
                                 .equ PORTDdata = 0xf0
                                 
                                 ;Modifies: R16, R17, R28, R29, R30, R31, PORTB, PORTC, PORTD, DDRB, DDRC, DDRD
                                 lcdInit:
0000cd b104                      	in r16, ddrb
0000ce 6007                      	ori r16, RS | RW | E
0000cf b904                      	out ddrb, r16
                                 
0000d0 b107                      	in r16, ddrc
0000d1 600f                      	ori r16, PORTCdata
0000d2 b907                      	out ddrc, r16
                                 
0000d3 b10a                      	in r16, ddrd
0000d4 6f00                      	ori r16, PORTDdata
0000d5 b90a                      	out ddrd, r16
                                 
0000d6 2700                      	clr r16
0000d7 b905                      	out portb, r16
0000d8 b908                      	out portc, r16
0000d9 b90b                      	out portd, r16
                                 
0000da 27ff                      	clr r31
                                 
0000db e1c4                      	ldi r28, LOW(20)
0000dc e0d0                      	ldi r29, HIGH(20)
0000dd dfd4                      	rcall delayMS
                                 
0000de e308                      	ldi r16, 0b00111000
0000df d00c                      	rcall lcdCommand
                                 
0000e0 e00c                      	ldi r16, 0b00001100
0000e1 d00a                      	rcall lcdCommand
                                 	
0000e2 9508                      	ret
                                 
                                 lcdClear:
0000e3 e001                      	ldi r16, 0b00000001
0000e4 d007                      	rcall lcdCommand
0000e5 9508                      	ret
                                 
                                 ;Expects: R16=Character in ASCII - Modifies: R17, R28, R29, R30, R31
                                 lcdWrite:
0000e6 e0f1                      	ldi r31, RS
0000e7 d00a                      	rcall lcdInstruction
                                 	
0000e8 e2c8                      	ldi r28, LOW(40)
0000e9 e0d0                      	ldi r29, HIGH(40)
                                 
0000ea dfc3                      	rcall delayUS
0000eb 9508                      	ret
                                 
                                 ;Expects: R16=Command - Modifies: R17, R28, R29, R30, R31
                                 lcdCommand:
0000ec 27ff                      	clr r31
0000ed d004                      	rcall lcdInstruction
                                 	
0000ee e4c0                      	ldi r28, LOW(1600)
0000ef e0d6                      	ldi r29, HIGH(1600)
                                 
0000f0 dfbd                      	rcall delayUS
0000f1 9508                      	ret
                                 
                                 ;Expects: R16=Data, R31=0bXXXXX,E,RW,RS - Modifies: R17, R18, R19, R30
                                 lcdInstruction:
0000f2 b1e5                      	in r30, portb
0000f3 7fe8                      	andi r30, ~(RS | RW | E)
0000f4 2bef                      	or r30, r31
0000f5 b9e5                      	out portb, r30
                                 
0000f6 b12b                      	in r18, portd
0000f7 702f                      	andi r18, ~PORTDdata
                                 
0000f8 b138                      	in r19, portc
0000f9 7f30                      	andi r19, ~PORTCdata
                                 
0000fa 2f10                      	mov r17, r16
0000fb 7f10                      	andi r17, PORTDdata
0000fc 2b12                      	or r17, r18
                                 
0000fd 700f                      	andi r16, PORTCdata
0000fe 2b03                      	or r16, r19
                                 
0000ff b908                      	out portc, r16
000100 b91b                      	out portd, r17
                                 
000101 60e4                      	ori r30, E
000102 b9e5                      	out portb, r30
                                 
000103 7feb                      	andi r30, ~E
000104 b9e5                      	out portb, r30
000105 9508                      	ret
                                 
                                 .include "Analog.inc"
                                 
                                 .ifndef ANALOG
                                 ANALOG:
                                 
                                 ;Modifies: R16
                                 analogReadInit:
000106 e600                      	ldi r16, 0b01100000
000107 9300 007c                 	sts admux, r16
                                 
000109 e807                      	ldi r16, 0b10000111
00010a 9300 007a                 	sts adcsra, r16
00010c 9508                      	ret
                                 
                                 ;Modifies: R16
                                 analogWriteInit0:
00010d e801                      	ldi r16, (1 << com0a1) | (1 << wgm00)
00010e bd04                      	out tccr0a, r16
                                 
00010f e004                      	ldi r16, 1 << cs02
000110 bd05                      	out tccr0b, r16
000111 9508                      	ret
                                 
                                 ;Modifies: R16
                                 analogWriteInit2:
000112 ea01                      	ldi r16, (1 << com2b1) | (1 << com2a1) | (1 << wgm20)
000113 9300 00b0                 	sts tccr2a, r16
                                 
000115 e006                      	ldi r16, (1 << cs22) | (1 << cs21)
000116 9300 00b1                 	sts tccr2b, r16
000118 9508                      	ret
                                 
                                 ;Returns: R16->Result
                                 .macro frq
                                 	ldi @0, 16000000 / (2 * 64 * @1) - 1
                                 .endmacro
                                 
                                 ;Modifies: R16
                                 analogBeepInit0:
000119 e402                      	ldi r16, (1 << com0a0) | (1 << wgm01)
00011a bd04                      	out tccr0a, r16
                                 
00011b e003                      	ldi r16, (1 << cs00) | (1 << cs01)
00011c bd05                      	out tccr0b, r16
00011d 9508                      	ret
                                 
                                 ;Modifies: R16
                                 analogBeepInit2:
00011e e502                      	ldi r16, (1 << com2b0) | (1 << com2a0) | (1 << wgm21)
00011f 9300 00b0                 	sts tccr2a, r16
                                 
000121 e004                      	ldi r16, 1 << cs22
000122 9300 00b1                 	sts tccr2b, r16
000124 9508                      	ret
                                 
                                 ;Expects: R17=Analog pin index - Returns: R11->8 bit digital value - Modifies: R16, R18
                                 analogRead:
000125 9120 007c                 	lds r18, admux
000127 7f20                      	andi r18, 0xf0
000128 2b21                      	or r18, r17
000129 9320 007c                 	sts admux, r18
                                 
00012b 9100 007a                 	lds r16, adcsra
00012d 6400                      	ori r16, 1 << adsc
00012e 9300 007a                 	sts adcsra, r16
                                 
                                 analogReadWait:
000130 9100 007a                 	lds r16, adcsra
000132 fd06                      	sbrc r16, adsc
000133 cffc                      	rjmp analogReadWait
                                 
000134 90b0 0079                 	lds r11, adch
000136 9508                      	ret
                                 
                                 ;Expects: X=OCRnx address, R16=Data
                                 analogWrite:
000137 930c                      	st X, r16
000138 9508                      	ret
                                 
                                 
                                 ;Initialize interrupts, ports, LCD, clock, timer for buzzer, and delay for a quarter of a second
                                 start:
000139 9a5a                      	sbi portd, pd2
                                 
00013a 2700                      	clr r16
00013b b90a                      	out ddrd, r16
                                 
00013c df90                      	rcall lcdInit
                                 
00013d 9478                      	sei
00013e 9ae8                      	sbi eimsk, int0
                                 
00013f e00a                      	ldi r16, (1 << isc01) | (1 << isc11)
000140 9300 0069                 	sts eicra, r16
                                 
000142 dfdb                      	rcall analogBeepInit2
000143 e508                      	frq r16, 1400
000144 9300 00b3                 	sts ocr2a, r16
                                 
000146 dee0                      	rcall clockInit
                                 
000147 efca                      	ldi r28, 250
000148 27dd                      	clr r29
000149 df68                      	rcall delayMS
                                 
                                 ;Infinite loop since the main loop happens from the 1 Hz interrupt
                                 here:
00014a cfff                      	rjmp here
                                 
                                 ;Main loop
                                 loop:
00014b df97                      	rcall lcdClear ;Clear LCD and reset the cursor
                                 
00014c e002                      	ldi r16, 2
00014d df9e                      	rcall lcdCommand
                                 	
00014e def2                      	rcall clockGetTime
00014f df24                      	rcall clockGetAlarm
                                 
                                 	;Check if alarm on/off button has been pressed
000150 b30c                      	in r16, eifr
000151 ff01                      	sbrs r16, int1
000152 c009                      	rjmp testAlarm
                                 
                                 ;If it has toggle the alarm state
                                 toggleAlarm:
000153 9ae1                      	sbi eifr, int1
                                 
000154 2d09                      	mov r16, r9
000155 9500                      	com r16
000156 fb00                      	bst r16, 0
                                 
000157 27aa                      	clr r26
000158 f9a0                      	bld r26, 0
                                 
000159 2dba                      	mov r27, r10
00015a 2dcb                      	mov r28, r11
                                 
00015b df27                      	rcall clockSetAlarm
                                 
                                 testAlarm:
00015c 2099                      	tst r9
00015d f061                      	breq clearAlarm ;If the alarm has been turned off, stop the beeping
                                 
00015e 20ee                      	tst r14 ;Check if alarm is currently going off, if it is then beep
00015f f471                      	brne loud
                                 
000160 2066                      	tst r6 ;Check if the current time is the same as the alarm time, if it is then trigger the alarm
000161 f499                      	brne display
                                 
000162 148b                      	cp r8, r11
000163 f489                      	brne display
                                 
000164 147a                      	cp r7, r10
000165 f479                      	brne display
                                 
                                 setAlarm:
000166 ef0f                      	ser r16
000167 2ee0                      	mov r14, r16
000168 9a23                      	sbi ddrb, pb3
000169 c004                      	rjmp loud
                                 
                                 clearAlarm:
00016a 2700                      	clr r16
00016b 2ee0                      	mov r14, r16
00016c 9823                      	cbi ddrb, pb3
00016d c007                      	rjmp display
                                 
                                 loud:
00016e b114                      	in r17, ddrb ;Toggles the output of the buzzer so it makes a cool beep
00016f 2f01                      	mov r16, r17
000170 7f17                      	andi r17, ~(1 << pb3)
                                 
000171 9500                      	com r16
000172 7008                      	andi r16, 1 << pb3
                                 
000173 2b10                      	or r17, r16
000174 b914                      	out ddrb, r17
                                 
                                 display:
000175 b0d3                      	in r13, pinb ;See if the alarm value or regular time should be displayed
000176 fed4                      	sbrs r13, pb4
000177 c04d                      	rjmp showTime
                                 
000178 9b1d                      	sbis pinb, pb5 ;If the add time button is pressed then add time to the alarm
000179 c028                      	rjmp showAlarm
                                 	
                                 addAlarmMinute:
00017a 2d6a                      	mov r22, r10 ;Unpack the BCD digits
00017b 2d7a                      	mov r23, r10
                                 
00017c 706f                      	andi r22, 0x0f
00017d 7f70                      	andi r23, 0xf0
00017e 9572                      	swap r23
                                 
00017f 2d8b                      	mov r24, r11
000180 2d9b                      	mov r25, r11
                                 
000181 708f                      	andi r24, 0x0f
000182 7f90                      	andi r25, 0xf0
000183 9592                      	swap r25
                                 
000184 e005                      	ldi r16, 5
000185 0f60                      	add r22, r16
000186 306a                      	cpi r22, 10
                                 
000187 f088                      	brlo changeAlarmValue ;Check for ones overflow
000188 2766                      	clr r22
000189 9573                      	inc r23
                                 
00018a 3076                      	cpi r23, 6
00018b f068                      	brlo changeAlarmValue ;Check for minutes overflow
00018c 2777                      	clr r23
                                 
00018d 9583                      	inc r24
00018e 3084                      	cpi r24, 4
00018f f028                      	brlo addAlarmHour ;Check for hours overflow
                                 
000190 3092                      	cpi r25, 2
000191 f018                      	brlo addAlarmHour
                                 
000192 2788                      	clr r24
000193 2799                      	clr r25
000194 c004                      	rjmp changeAlarmValue
                                 
                                 addAlarmHour:
000195 308a                      	cpi r24, 10
                                 
000196 f010                      	brlo changeAlarmValue
000197 2788                      	clr r24
000198 9593                      	inc r25
                                 	
                                 changeAlarmValue:
000199 9572                      	swap r23 ;Repack the digits and set the value in the clock
00019a 27bb                      	clr r27
                                 
00019b 2bb6                      	or r27, r22
00019c 2bb7                      	or r27, r23
                                 
00019d 9592                      	swap r25
00019e 27cc                      	clr r28
                                 
00019f 2bc8                      	or r28, r24
0001a0 2bc9                      	or r28, r25
                                 
0001a1 dee1                      	rcall clockSetAlarm
                                 
                                 showAlarm:
0001a2 ded1                      	rcall clockGetAlarm ;Output the alarm time onto the screen, as well as the state
                                 
0001a3 2d0b                      	mov r16, r11
0001a4 7f00                      	andi r16, 0xf0
0001a5 9502                      	swap r16
0001a6 df04                      	rcall numToAscii
0001a7 df3e                      	rcall lcdWrite
                                 	
0001a8 2d0b                      	mov r16, r11
0001a9 700f                      	andi r16, 0x0f
0001aa df00                      	rcall numToAscii
0001ab df3a                      	rcall lcdWrite
                                 	
0001ac e30a                      	ldi r16, ':'
0001ad df38                      	rcall lcdWrite
                                 	
0001ae 2d0a                      	mov r16, r10
0001af 7f00                      	andi r16, 0xf0
0001b0 9502                      	swap r16
0001b1 def9                      	rcall numToAscii
0001b2 df33                      	rcall lcdWrite
                                 	
0001b3 2d0a                      	mov r16, r10
0001b4 700f                      	andi r16, 0x0f
0001b5 def5                      	rcall numToAscii
0001b6 df2f                      	rcall lcdWrite
                                 
0001b7 ec0d                      	ldi r16, 0x4D | (1 << 7) ;Set the position of the cursor to the bottom right corner
0001b8 df33                      	rcall lcdCommand
                                 
0001b9 e40f                      	ldi r16, 'O'
0001ba df2b                      	rcall lcdWrite
                                 
0001bb 2099                      	tst r9
0001bc f019                      	breq writeOff
                                 	
0001bd e60e                      	ldi r16, 'n'
0001be df27                      	rcall lcdWrite
                                 	
0001bf 9508                      	ret
                                 
                                 writeOff:
0001c0 e606                      	ldi r16, 'f'
0001c1 df24                      	rcall lcdWrite
0001c2 e606                      	ldi r16, 'f'
0001c3 df22                      	rcall lcdWrite
                                 
0001c4 9508                      	ret
                                 
                                 showTime:
0001c5 9b1d                      	sbis pinb, pb5 ;Loop to show the regular time on the screen
0001c6 c028                      	rjmp showShowTime
                                 	
                                 addTimeMinute:
0001c7 2d67                      	mov r22, r7 ;Same loop for adding time as for the alarm, but with a lot of different registers and subroutines
0001c8 2d77                      	mov r23, r7
                                 
0001c9 706f                      	andi r22, 0x0f
0001ca 7f70                      	andi r23, 0xf0
0001cb 9572                      	swap r23
                                 
0001cc 2d88                      	mov r24, r8
0001cd 2d98                      	mov r25, r8
                                 
0001ce 708f                      	andi r24, 0x0f
0001cf 7f90                      	andi r25, 0xf0
0001d0 9592                      	swap r25
                                 
0001d1 9563                      	inc r22
0001d2 306a                      	cpi r22, 10
                                 
0001d3 f088                      	brlo changeTimeValue
0001d4 2766                      	clr r22
0001d5 9573                      	inc r23
                                 
0001d6 3076                      	cpi r23, 6
0001d7 f068                      	brlo changeTimeValue
0001d8 2777                      	clr r23
                                 
0001d9 9583                      	inc r24
0001da 3084                      	cpi r24, 4
0001db f028                      	brlo addTimeHour
                                 
0001dc 3092                      	cpi r25, 2
0001dd f018                      	brlo addTimeHour
                                 
0001de 2788                      	clr r24
0001df 2799                      	clr r25
0001e0 c004                      	rjmp changeTimeValue
                                 
                                 addTimeHour:
0001e1 308a                      	cpi r24, 10
                                 
0001e2 f010                      	brlo changeTimeValue
0001e3 2788                      	clr r24
0001e4 9593                      	inc r25
                                 	
                                 changeTimeValue:
0001e5 9572                      	swap r23
0001e6 27bb                      	clr r27
                                 
0001e7 2bb6                      	or r27, r22
0001e8 2bb7                      	or r27, r23
                                 
0001e9 9592                      	swap r25
0001ea 27cc                      	clr r28
                                 
0001eb 2bc8                      	or r28, r24
0001ec 2bc9                      	or r28, r25
                                 
0001ed 2da6                      	mov r26, r6
                                 
0001ee de70                      	rcall clockSetTime
                                 
                                 showShowTime:
0001ef de51                      	rcall clockGetTime ;Output the regular time and date onto the screen in the same way as the alarm
                                 
0001f0 2d08                      	mov r16, r8
0001f1 7f00                      	andi r16, 0xf0
0001f2 9502                      	swap r16
0001f3 deb7                      	rcall numToAscii
0001f4 def1                      	rcall lcdWrite
                                 	
0001f5 2d08                      	mov r16, r8
0001f6 700f                      	andi r16, 0x0f
0001f7 deb3                      	rcall numToAscii
0001f8 deed                      	rcall lcdWrite
                                 	
0001f9 e30a                      	ldi r16, ':'
0001fa deeb                      	rcall lcdWrite
                                 	
0001fb 2d07                      	mov r16, r7
0001fc 7f00                      	andi r16, 0xf0
0001fd 9502                      	swap r16
0001fe deac                      	rcall numToAscii
0001ff dee6                      	rcall lcdWrite
                                 	
000200 2d07                      	mov r16, r7
000201 700f                      	andi r16, 0x0f
000202 dea8                      	rcall numToAscii
000203 dee2                      	rcall lcdWrite
                                 	
000204 e30a                      	ldi r16, ':'
000205 dee0                      	rcall lcdWrite
                                 	
000206 2d06                      	mov r16, r6
000207 7f00                      	andi r16, 0xf0
000208 9502                      	swap r16
000209 dea1                      	rcall numToAscii
00020a dedb                      	rcall lcdWrite
                                 	
00020b 2d06                      	mov r16, r6
00020c 700f                      	andi r16, 0x0f
00020d de9d                      	rcall numToAscii
00020e ded7                      	rcall lcdWrite
                                 
00020f ec08                      	ldi r16, 0x48 | (1 << 7)
000210 dedb                      	rcall lcdCommand
                                 
000211 de3e                      	rcall clockGetDate
                                 	
000212 2d07                      	mov r16, r7
000213 7f00                      	andi r16, 0xf0
000214 9502                      	swap r16
000215 de95                      	rcall numToAscii
000216 decf                      	rcall lcdWrite
                                 	
000217 2d07                      	mov r16, r7
000218 700f                      	andi r16, 0x0f
000219 de91                      	rcall numToAscii
00021a decb                      	rcall lcdWrite
                                 	
00021b e20f                      	ldi r16, '/'
00021c dec9                      	rcall lcdWrite
                                 	
00021d 2d06                      	mov r16, r6
00021e 7f00                      	andi r16, 0xf0
00021f 9502                      	swap r16
000220 de8a                      	rcall numToAscii
000221 dec4                      	rcall lcdWrite
                                 	
000222 2d06                      	mov r16, r6
000223 700f                      	andi r16, 0x0f
000224 de86                      	rcall numToAscii
000225 dec0                      	rcall lcdWrite
                                 	
000226 e20f                      	ldi r16, '/'
000227 debe                      	rcall lcdWrite
                                 	
000228 2d08                      	mov r16, r8
000229 7f00                      	andi r16, 0xf0
00022a 9502                      	swap r16
00022b de7f                      	rcall numToAscii
00022c deb9                      	rcall lcdWrite
                                 	
00022d 2d08                      	mov r16, r8
00022e 700f                      	andi r16, 0x0f
00022f de7b                      	rcall numToAscii
000230 deb5                      	rcall lcdWrite
                                 	


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   1 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   9 r7 :  10 r8 :  10 r9 :   5 r10:   7 r11:   8 r12:   0 
r13:   2 r14:   3 r15:   4 r16: 153 r17:  28 r18:   7 r19:   5 r20:   4 
r21:   4 r22:  15 r23:  22 r24:  24 r25:  24 r26:   9 r27:  13 r28:  15 
r29:   5 r30:   8 r31:  13 
Registers used: 26 out of 35 (74.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :  34 asr   :   0 bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  12 brlt  :   0 brmi  :   0 
brne  :   6 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   1 call  :   0 cbi   :   1 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  31 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   2 cp    :   3 cpc   :   0 
cpi   :  10 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  10 inc   :   9 jmp   :   1 
ld    :   0 ldd   :   0 ldi   :  62 lds   :   6 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  59 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :  13 ori   :   7 out   :  17 pop   :   0 
push  :   0 rcall : 119 ret   :  36 reti  :   1 rjmp  :  14 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   1 sbi   :   7 sbic  :   0 sbis  :   2 
sbiw  :   0 sbr   :   0 sbrc  :   1 sbrs  :   4 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   1 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   1 std   :   0 sts   :  26 
sub   :   2 subi  :   0 swap  :  16 tst   :   5 wdr   :   0 
Instructions used: 38 out of 113 (33.6%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000464   1124      0   1124   32768   3.4%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
