

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Fri Oct 30 22:33:02 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+----------+
    |   Latency  |  Interval  | Pipeline |
    | min |  max | min |  max |   Type   |
    +-----+------+-----+------+----------+
    |  347|  2320|  146|  1975| dataflow |
    +-----+------+-----+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: Xbuff [1/1] 0.00ns
codeRepl:4  %Xbuff = alloca [66 x float], align 16

ST_1: Xmat [1/1] 0.00ns
codeRepl:5  %Xmat = alloca [64 x float], align 4

ST_1: Ymat [1/1] 0.00ns
codeRepl:6  %Ymat = alloca [64 x float], align 4

ST_1: call_ret [2/2] 0.00ns
codeRepl:10  %call_ret = call fastcc { i32, i32 } @DCT_Loop_1_proc(i32* %X, [66 x float]* %Xbuff) nounwind


 <State 2>: 0.00ns
ST_2: call_ret [1/2] 0.00ns
codeRepl:10  %call_ret = call fastcc { i32, i32 } @DCT_Loop_1_proc(i32* %X, [66 x float]* %Xbuff) nounwind

ST_2: opt_type_02_loc_loc_loc_channe [1/1] 0.00ns
codeRepl:11  %opt_type_02_loc_loc_loc_channe = extractvalue { i32, i32 } %call_ret, 0

ST_2: opt_type_02_loc_loc_loc_channe_1 [1/1] 0.00ns
codeRepl:12  %opt_type_02_loc_loc_loc_channe_1 = extractvalue { i32, i32 } %call_ret, 1


 <State 3>: 0.00ns
ST_3: stg_16 [2/2] 0.00ns
codeRepl:13  call fastcc void @DCT_Loop_2_proc([66 x float]* nocapture %Xbuff, [64 x float]* nocapture %Xmat) nounwind


 <State 4>: 0.00ns
ST_4: stg_17 [1/2] 0.00ns
codeRepl:13  call fastcc void @DCT_Loop_2_proc([66 x float]* nocapture %Xbuff, [64 x float]* nocapture %Xmat) nounwind


 <State 5>: 1.88ns
ST_5: stg_18 [2/2] 1.88ns
codeRepl:14  call fastcc void @DCT_Block__proc1(i32 %opt_type_02_loc_loc_loc_channe, [64 x float]* nocapture %Xmat, [64 x float]* nocapture %Ymat) nounwind


 <State 6>: 0.00ns
ST_6: stg_19 [1/2] 0.00ns
codeRepl:14  call fastcc void @DCT_Block__proc1(i32 %opt_type_02_loc_loc_loc_channe, [64 x float]* nocapture %Xmat, [64 x float]* nocapture %Ymat) nounwind


 <State 7>: 0.00ns
ST_7: stg_20 [2/2] 0.00ns
codeRepl:15  call fastcc void @DCT_Loop_3_proc1(i32* %Y, i32 %opt_type_02_loc_loc_loc_channe_1, [64 x float]* nocapture %Ymat) nounwind


 <State 8>: 0.00ns
ST_8: stg_21 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_8: stg_22 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %X) nounwind, !map !0

ST_8: stg_23 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Y) nounwind, !map !6

ST_8: stg_24 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_8: stg_25 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: stg_26 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: stg_27 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: stg_28 [1/2] 0.00ns
codeRepl:15  call fastcc void @DCT_Loop_3_proc1(i32* %Y, i32 %opt_type_02_loc_loc_loc_channe_1, [64 x float]* nocapture %Ymat) nounwind

ST_8: stg_29 [1/1] 0.00ns
codeRepl:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
