=====
SETUP
2.298
8.913
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s24
5.570
6.032
controller/n213_s15
6.205
6.722
controller/n213_s11
7.391
7.844
controller/n225_s11
8.343
8.913
controller/state.prepare2_s0
8.913
=====
SETUP
2.396
8.814
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s24
5.570
6.032
controller/n213_s15
6.205
6.722
controller/n219_s11
7.608
8.178
controller/n219_s10
8.352
8.814
controller/state.finish_send3_s0
8.814
=====
SETUP
2.460
8.751
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s24
5.570
6.032
controller/n213_s15
6.205
6.722
controller/n219_s11
7.608
8.178
controller/n217_s11
8.181
8.751
controller/state.finish_send2_s0
8.751
=====
SETUP
2.590
8.621
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s24
5.570
6.032
controller/n213_s15
6.205
6.722
controller/n213_s11
7.391
7.844
controller/n213_s10
8.250
8.621
controller/state.wait_frame_s1
8.621
=====
SETUP
2.783
8.428
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s31
5.810
6.263
controller/n213_s19
6.511
6.973
controller/n213_s12
6.974
7.427
controller/n223_s10
7.858
8.428
controller/state.prepare_s0
8.428
=====
SETUP
2.784
8.427
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s24
5.570
6.032
controller/n213_s15
6.205
6.722
controller/n213_s11
7.391
7.844
controller/n221_s11
7.857
8.427
controller/state.send_data_s0
8.427
=====
SETUP
2.891
8.355
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
8.355
=====
SETUP
2.891
8.355
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
8.355
=====
SETUP
2.893
8.318
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n213_s37
4.586
5.141
controller/n213_s24
5.570
6.032
controller/n213_s15
6.205
6.722
controller/n215_s11
7.391
7.853
controller/n215_s10
7.856
8.318
controller/state.finish_send_s0
8.318
=====
SETUP
2.974
8.272
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
8.272
=====
SETUP
3.093
8.117
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n255_s9
7.547
8.117
controller/pointer_2_s2
8.117
=====
SETUP
3.102
8.108
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n257_s9
7.538
8.108
controller/pointer_1_s2
8.108
=====
SETUP
3.103
8.142
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
8.142
=====
SETUP
3.103
8.142
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
8.142
=====
SETUP
3.103
8.142
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
8.142
=====
SETUP
3.264
7.918
11.182
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
5.838
6.291
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2
6.732
7.194
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0
7.918
=====
SETUP
3.288
7.958
11.246
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.281
1.513
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.083
3.454
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.624
3.995
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.784
5.237
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.849
6.366
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.055
7.382
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
7.958
=====
SETUP
3.330
7.880
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n239_s9
7.310
7.880
controller/pointer_10_s2
7.880
=====
SETUP
3.330
7.880
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n235_s9
7.310
7.880
controller/pointer_12_s2
7.880
=====
SETUP
3.348
7.863
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n209_s9
7.293
7.863
controller/tx_data_o_0_s2
7.863
=====
SETUP
3.357
7.854
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n191_s9
7.305
7.854
controller/tx_data_o_6_s2
7.854
=====
SETUP
3.357
7.854
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n249_s9
7.305
7.854
controller/pointer_5_s2
7.854
=====
SETUP
3.401
7.809
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n211_s20
6.346
6.863
controller/n211_s15
7.260
7.809
controller/nextByte_s4
7.809
=====
SETUP
3.426
7.785
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n229_s9
7.323
7.785
controller/pointer_15_s2
7.785
=====
SETUP
3.430
7.781
11.211
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s2
4.414
4.969
controller/n363_s1
5.382
5.899
controller/n233_s17
6.335
6.852
controller/n203_s9
7.319
7.781
controller/tx_data_o_2_s2
7.781
=====
HOLD
-0.919
0.234
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s3
0.002
0.234
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2
0.234
=====
HOLD
-0.128
1.025
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0
1.025
=====
HOLD
-0.128
1.025
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0
1.025
=====
HOLD
-0.128
1.025
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0
1.025
=====
HOLD
-0.009
1.145
1.154
configurator/wren_s0
0.445
0.647
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0
1.145
=====
HOLD
0.002
1.156
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0
1.156
=====
HOLD
0.005
1.159
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0
1.159
=====
HOLD
0.005
1.159
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0
1.159
=====
HOLD
0.005
1.159
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0
1.159
=====
HOLD
0.005
1.159
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0
1.159
=====
HOLD
0.008
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s0
1.162
=====
HOLD
0.008
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0
1.162
=====
HOLD
0.008
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0
1.162
=====
HOLD
0.008
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0
1.162
=====
HOLD
0.008
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0
1.162
=====
HOLD
0.009
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0
1.162
=====
HOLD
0.009
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0
1.162
=====
HOLD
0.009
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0
1.162
=====
HOLD
0.009
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0
1.162
=====
HOLD
0.009
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_5_s0
1.162
=====
HOLD
0.009
1.162
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_6_s0
1.162
=====
HOLD
0.113
1.267
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0
1.267
=====
HOLD
0.133
1.287
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0
1.287
=====
HOLD
0.133
1.287
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0
1.287
=====
HOLD
0.133
1.287
1.154
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0
0.582
0.892
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0
1.287
