T 0x1a
#define D2F5_DEVICE_CAP__FLR_CAPABLE_MASK 0x10000000
#define D2F5_DEVICE_CAP__FLR_CAPABLE__SHIFT 0x1c
#define D2F5_DEVICE_CNTL__CORR_ERR_EN_MASK 0x1
#define D2F5_DEVICE_CNTL__CORR_ERR_EN__SHIFT 0x0
#define D2F5_DEVICE_CNTL__NON_FATAL_ERR_EN_MASK 0x2
#define D2F5_DEVICE_CNTL__NON_FATAL_ERR_EN__SHIFT 0x1
#define D2F5_DEVICE_CNTL__FATAL_ERR_EN_MASK 0x4
#define D2F5_DEVICE_CNTL__FATAL_ERR_EN__SHIFT 0x2
#define D2F5_DEVICE_CNTL__USR_REPORT_EN_MASK 0x8
#define D2F5_DEVICE_CNTL__USR_REPORT_EN__SHIFT 0x3
#define D2F5_DEVICE_CNTL__RELAXED_ORD_EN_MASK 0x10
#define D2F5_DEVICE_CNTL__RELAXED_ORD_EN__SHIFT 0x4
#define D2F5_DEVICE_CNTL__MAX_PAYLOAD_SIZE_MASK 0xe0
#define D2F5_DEVICE_CNTL__MAX_PAYLOAD_SIZE__SHIFT 0x5
#define D2F5_DEVICE_CNTL__EXTENDED_TAG_EN_MASK 0x100
#define D2F5_DEVICE_CNTL__EXTENDED_TAG_EN__SHIFT 0x8
#define D2F5_DEVICE_CNTL__PHANTOM_FUNC_EN_MASK 0x200
#define D2F5_DEVICE_CNTL__PHANTOM_FUNC_EN__SHIFT 0x9
#define D2F5_DEVICE_CNTL__AUX_POWER_PM_EN_MASK 0x400
#define D2F5_DEVICE_CNTL__AUX_POWER_PM_EN__SHIFT 0xa
#define D2F5_DEVICE_CNTL__NO_SNOOP_EN_MASK 0x800
#define D2F5_DEVICE_CNTL__NO_SNOOP_EN__SHIFT 0xb
#define D2F5_DEVICE_CNTL__MAX_READ_REQUEST_SIZE_MASK 0x7000
#define D2F5_DEVICE_CNTL__MAX_READ_REQUEST_SIZE__SHIFT 0xc
#define D2F5_DEVICE_CNTL__BRIDGE_CFG_RETRY_EN_MASK 0x8000
#define D2F5_DEVICE_CNTL__BRIDGE_CFG_RETRY_EN__SHIFT 0xf
#define D2F5_DEVICE_STATUS__CORR_ERR_MASK 0x10000
#define D2F5_DEVICE_STATUS__CORR_ERR__SHIFT 0x10
#define D2F5_DEVICE_STATUS__NON_FATAL_ERR_MASK 0x20000
#define D2F5_DEVICE_STATUS__NON_FATAL_ERR__SHIFT 0x11
#define D2F5_DEVICE_STATUS__FATAL_ERR_MASK 0x40000
#define D2F5_DEVICE_STATUS__FATAL_ERR__SHIFT 0x12
#define D2F5_DEVICE_STATUS__USR_DETECTED_MASK 0x80000
#define D2F5_DEVICE_STATUS__USR_DETECTED__SHIFT 0x13
#define D2F5_DEVICE_STATUS__AUX_PWR_MASK 0x100000
#define D2F5_DEVICE_STATUS__AUX_PWR__SHIFT 0x14
#define D2F5_DEVICE_STATUS__TRANSACTIONS_PEND_MASK 0x200000
#define D2F5_DEVICE_STATUS__TRANSACTIONS_PEND__SHIFT 0x15
#define D2F5_LINK_CAP__LINK_SPEED_MASK 0xf
#define D2F5_LINK_CAP__LINK_SPEED__SHIFT 0x0
#define D2F5_LINK_CAP__LINK_WIDTH_MASK 0x3f0
#define D2F5_LINK_CAP__LINK_WIDTH__SHIFT 0x4
#define D2F5_LINK_CAP__PM_SUPPORT_MASK 0xc00
#define D2F5_LINK_CAP__PM_SUPPORT__SHIFT 0xa
#define D2F5_LINK_CAP__L0S_EXIT_LATENCY_MASK 0x7000
#define D2F5_LINK_CAP__L0S_EXIT_LATENCY__SHIFT 0xc
#define D2F5_LINK_CAP__L1_EXIT_LATENCY_MASK 0x38000
#define D2F5_LINK_CAP__L1_EXIT_LATENCY__SHIFT 0xf
#define D2F5_LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK 0x40000
#define D2F5_LINK_CAP__CLOCK_POWER_MANAGEMENT__SHIFT 0x12
#define D2F5_LINK_CAP__SURPRISE_DOWN_ERR_REPORTING_MASK 0x80000
#define D2F5_LINK_CAP__SURPRISE_DOWN_ERR_REPORTING__SHIFT 0x13
#define D2F5_LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x100000
#define D2F5_LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE__SHIFT 0x14
#define D2F5_LINK_CAP__LINK_BW_NOTIFICATION_CAP_MASK 0x200000
#define D2F5_LINK_CAP__LINK_BW_NOTIFICATION_CAP__SHIFT 0x15
#define D2F5_LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE_MASK 0x400000
#define D2F5_LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE__SHIFT 0x16
#define D2F5_LINK_CAP__PORT_NUMBER_MASK 0xff000000
#define D2F5_LINK_CAP__PORT_NUMBER__SHIFT 0x18
#define D2F5_LINK_CNTL__PM_CONTROL_MASK 0x3
#define D2F5_LINK_CNTL__PM_CONTROL__SHIFT 0x0
#define D2F5_LINK_CNTL__READ_CPL_BOUNDARY_MASK 0x8
#define D2F5_LINK_CNTL__READ_CPL_BOUNDARY__SHIFT 0x3
#define D2F5_LINK_CNTL__LINK_DIS_MASK 0x10
#define D2F5_LINK_CNTL__LINK_DIS__SHIFT 0x4
#define D2F5_LINK_CNTL__RETRAIN_LINK_MASK 0x20
#define D2F5_LINK_CNTL__RETRAIN_LINK__SHIFT 0x5
#define D2F5_LINK_CNTL__COMMON_CLOCK_CFG_MASK 0x40
#define D2F5_LINK_CNTL__COMMON_CLOCK_CFG__SHIFT 0x6
#define D2F5_LINK_CNTL__EXTENDED_SYNC_MASK 0x80
#define D2F5_LINK_CNTL__EXTENDED_SYNC__SHIFT 0x7
#define D2F5_LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN_MASK 0x100
#define D2F5_LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN__SHIFT 0x8
#define D2F5_LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x200
#define D2F5_LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE__SHIFT 0x9
#define D2F5_LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN_MASK 0x400
#define D2F5_LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN__SHIFT 0xa
#define D2F5_LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x800
#define D2F5_LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN__SHIFT 0xb
#define D2F5_LINK_STATUS__CURRENT_LINK_SPEED_MASK 0xf0000
#define D2F5_LINK_STATUS__CURRENT_LINK_SPEED__SHIFT 0x10
#define D2F5_LINK_STATUS__NEGOTIATED_LINK_WIDTH_MASK 0x3f00000
#define D2F5_LINK_STATUS__NEGOTIATED_LINK_WIDTH__SHIFT 0x14
#define D2F5_LINK_STATUS__LINK_TRAINING_MASK 0x8000000
#define D2F5_LINK_STATUS__LINK_TRAINING__SHIFT 0x1b
#define D2F5_LINK_STATUS__SLOT_CLOCK_CFG_MASK 0x10000000
#define D2F5_LINK_STATUS__SLOT_CLOCK_CFG__SHIFT 0x1c
#define D2F5_LINK_STATUS__DL_ACTIVE_MASK 0x20000000
#define D2F5_LINK_STATUS__DL_ACTIVE__SHIFT 0x1d
#define D2F5_LINK_STATUS__LINK_BW_MANAGEMENT_STATUS_MASK 0x40000000
#define D2F5_LINK_STATUS__LINK_BW_MANAGEMENT_STATUS__SHIFT 0x1e
#define D2F5_LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS_MASK 0x80000000
#define D2F5_LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS__SHIFT 0x1f
#define D2F5_SLOT_CAP__ATTN_BUTTON_PRESENT_MASK 0x1
#define D2F5_SLOT_CAP__ATTN_BUTTON_PRESENT__SHIFT 0x0
#define D2F5_SLOT_CAP__PWR_CONTROLLER_PRESENT_MASK 0x2
#define D2F5_SLOT_CAP__PWR_CONTROLLER_PRESENT__SHIFT 0x1
#define D2F5_SLOT_CAP__MRL_SENSOR_PRESENT_MASK 0x4
#define D2F5_SLOT_CAP__MRL_SENSOR_PRESENT__SHIFT 0x2
#define D2F5_SLOT_CAP__ATTN_INDICATOR_PRESENT_MASK 0x8
#define D2F5_SLOT_CAP__ATTN_INDICATOR_PRESENT__SHIFT 0x3
#define D2F5_SLOT_CAP__PWR_INDICATOR_PRESENT_MASK 0x10
#define D2F5_SLOT_CAP__PWR_INDICATOR_PRESENT__SHIFT 0x4
#define D2F5_SLOT_CAP__HOTPLUG_SURPRISE_MASK 0x20
#define D2F5_SLOT_CAP__HOTPLUG_SURPRISE__SHIFT 0x5
#define D2F5_SLOT_CAP__HOTPLUG_CAPABLE_MASK 0x40
#define D2F5_SLOT_CAP__HOTPLUG_CAPABLE__SHIFT 0x6
#define D2F5_SLOT_CAP__SLOT_PWR_LIMIT_VALUE_MASK 0x7f80
#define D2F5_SLOT_CAP__SLOT_PWR_LIMIT_VALUE__SHIFT 0x7
#define D2F5_SLOT_CAP__SLOT_PWR_LIMIT_SCALE_MASK 0x18000
#define D2F5_SLOT_CAP__SLOT_PWR_LIMIT_SCALE__SHIFT 0xf
#define D2F5_SLOT_CAP__ELECTROMECH_INTERLOCK_PRESENT_MASK 0x20000
#define D2F5_SLOT_CAP__ELECTROMECH_INTERLOCK_PRESENT__SHIFT 0x11
#define D2F5_SLOT_CAP__NO_COMMAND_COMPLETED_SUPPORTED_MASK 0x40000
#define D2F5_SLOT_CAP__NO_COMMAND_COMPLETED_SUPPORTED__SHIFT 0x12
#define D2F5_SLOT_CAP__PHYSICAL_SLOT_NUM_MASK 0xfff80000
#define D2F5_SLOT_CAP__PHYSICAL_SLOT_NUM__SHIFT 0x13
#define D2F5_SLOT_CNTL__ATTN_BUTTON_PRESSED_EN_MASK 0x1
#define D2F5_SLOT_CNTL__ATTN_BUTTON_PRESSED_EN__SHIFT 0x0
#define D2F5_SLOT_CNTL__PWR_FAULT_DETECTED_EN_MASK 0x2
#define D2F5_SLOT_CNTL__PWR_FAULT_DETECTED_EN__SHIFT 0x1
#define D2F5_SLOT_CNTL__MRL_SENSOR_CHANGED_EN_MASK 0x4
#define D2F5_SLOT_CNTL__MRL_SENSOR_CHANGED_EN__SHIFT 0x2
#define D2F5_SLOT_CNTL__PRESENCE_DETECT_CHANGED_EN_MASK 0x8
#define D2F5_SLOT_CNTL__PRESENCE_DETECT_CHANGED_EN__SHIFT 0x3
#define D2F5_SLOT_CNTL__COMMAND_COMPLETED_INTR_EN_MASK 0x10
#define D2F5_SLOT_CNTL__COMMAND_COMPLETED_INTR_EN__SHIFT 0x4
#define D2F5_SLOT_CNTL__HOTPLUG_INTR_EN_MASK 0x20
#define D2F5_SLOT_CNTL__HOTPLUG_INTR_EN__SHIFT 0x5
#define D2F5_SLOT_CNTL__ATTN_INDICATOR_CNTL_MASK 0xc0
#define D2F5_SLOT_CNTL__ATTN_INDICATOR_CNTL__SHIFT 0x6
#define D2F5_SLOT_CNTL__PWR_INDICATOR_CNTL_MASK 0x300
#define D2F5_SLOT_CNTL__PWR_INDICATOR_CNTL__SHIFT 0x8
#define D2F5_SLOT_CNTL__PWR_CONTROLLER_CNTL_MASK 0x400
#define D2F5_SLOT_CNTL__PWR_CONTROLLER_CNTL__SHIFT 0xa
#define D2F5_SLOT_CNTL__ELECTROMECH_INTERLOCK_CNTL_MASK 0x800
#define D2F5_SLOT_CNTL__ELECTROMECH_INTERLOCK_CNTL__SHIFT 0xb
#define D2F5_SLOT_CNTL__DL_STATE_CHANGED_EN_MASK 0x1000
#define D2F5_SLOT_CNTL__DL_STATE_CHANGED_EN__SHIFT 0xc
#define D2F5_SLOT_STATUS__ATTN_BUTTON_PRESSED_MASK 0x10000
#define D2F5_SLOT_STATUS__ATTN_BUTTON_PRESSED__SHIFT 0x10
#define D2F5_SLOT_STATUS__PWR_FAULT_DETECTED_MASK 0x20000
#define D2F5_SLOT_STATUS__PWR_FAULT_DETECTED__SHIFT 0x11
#define D2F5_SLOT_STATUS__MRL_SENSOR_CHANGED_MASK 0x40000
#define D2F5_SLOT_STATUS__MRL_SENSOR_CHANGED__SHIFT 0x12
#define D2F5_SLOT_STATUS__PRESENCE_DETECT_CHANGED_MASK 0x80000
#define D2F5_SLOT_STATUS__PRESENCE_DETECT_CHANGED__SHIFT 0x13
#define D2F5_SLOT_STATUS__COMMAND_COMPLETED_MASK 0x100000
#define D2F5_SLOT_STATUS__COMMAND_COMPLETED__SHIFT 0x14
#define D2F5_SLOT_STATUS__MRL_SENSOR_STATE_MASK 0x200000
#define D2F5_SLOT_STATUS__MRL_SENSOR_STATE__SHIFT 0x15
#define D2F5_SLOT_STATUS__PRESENCE_DETECT_STATE_MASK 0x400000
#define D2F5_SLOT_STATUS__PRESENCE_DETECT_STATE__SHIFT 0x16
#define D2F5_SLOT_STATUS__ELECTROMECH_INTERLOCK_STATUS_MASK 0x800000
#define D2F5_SLOT_STATUS__ELECTROMECH_INTERLOCK_STATUS__SHIFT 0x17
#define D2F5_SLOT_STATUS__DL_STATE_CHANGED_MASK 0x1000000
#define D2F5_SLOT_STATUS__DL_STATE_CHANGED__SHIFT 0x18
#define D2F5_ROOT_CNTL__SERR_ON_CORR_ERR_EN_MASK 0x1
#define D2F5_ROOT_CNTL__SERR_ON_CORR_ERR_EN__SHIFT 0x0
#define D2F5_ROOT_CNTL__SERR_ON_NONFATAL_ERR_EN_MASK 0x2
#define D2F5_ROOT_CNTL__SERR_ON_NONFATAL_ERR_EN__SHIFT 0x1
#define D2F5_ROOT_CNTL__SERR_ON_FATAL_ERR_EN_MASK 0x4
#define D2F5_ROOT_CNTL__SERR_ON_FATAL_ERR_EN__SHIFT 0x2
#define D2F5_ROOT_CNTL__PM_INTERRUPT_EN_MASK 0x8
#define D2F5_ROOT_CNTL__PM_INTERRUPT_EN__SHIFT 0x3
#define D2F5_ROOT_CNTL__CRS_SOFTWARE_VISIBILITY_EN_MASK 0x10
#define D2F5_ROOT_CNTL__