Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/Datapath_Datapath_sch_tbIO_isim_beh.exe" -prj "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/Datapath_Datapath_sch_tbIO_beh.prj" "work.Datapath_Datapath_sch_tbIO" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/mux2x16.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/mux16b8.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/add1b.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/../sll16b8i.v" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/reg16.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/Mux16x16.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/../ipcore_dir/dist_mem.v" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/decode4b16.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/alu1b.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/ZE.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/SL1.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/SE.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/regFile.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/mux4x16.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/Memory.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/../MemControl.v" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/intReg16.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/InstructionRegister.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/../control.v" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/../AluControl.v" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/alu16b.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/Datapath.vf" into library work
Analyzing Verilog file "C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/../TestDatapathIO.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module OR2
Compiling module OR3
Compiling module AND3
Compiling module OR4
Compiling module INV
Compiling module add1b_MUSER_Datapath
Compiling module VCC
Compiling module AND2B1
Compiling module M2_1_MXILINX_Datapath
Compiling module AND3B1
Compiling module M2_1E_MXILINX_Datapath
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module M8_1E_MXILINX_Datapath
Compiling module GND
Compiling module alu1b_MUSER_Datapath
Compiling module sll16b8i
Compiling module XOR2
Compiling module MUXCY_L
Compiling module FMAP
Compiling module NOR4
Compiling module MUXCY
Compiling module NOR16_MXILINX_Datapath
Compiling module mux2x16_MUSER_Datapath
Compiling module alu16b_MUSER_Datapath
Compiling module AluControl
Compiling module FDCE
Compiling module FD16CE_MXILINX_Datapath
Compiling module reg16_MUSER_Datapath
Compiling module mux16b8_MUSER_Datapath
Compiling module AND4
Compiling module XNOR2
Compiling module COMP16_MXILINX_Datapath
Compiling module CHINPO_control_unit
Compiling module BUF
Compiling module InstructionRegister_MUSER_Datapa...
Compiling module FDRE
Compiling module FD16RE_MXILINX_Datapath
Compiling module AND5
Compiling module decode4b16_MUSER_Datapath
Compiling module Mux16x16_MUSER_Datapath
Compiling module regFile_MUSER_Datapath
Compiling module SL1_MUSER_Datapath
Compiling module SE_MUSER_Datapath
Compiling module DIST_MEM_GEN_V6_3(C_FAMILY="spar...
Compiling module dist_mem
Compiling module Memory_MUSER_Datapath
Compiling module MemControl
Compiling module FDRSE
Compiling module intReg16_MUSER_Datapath
Compiling module mux4x16_MUSER_Datapath
Compiling module ZE_MUSER_Datapath
Compiling module Datapath
Compiling module Datapath_Datapath_sch_tbIO
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 56 Verilog Units
Built simulation executable C:/Users/yeltonwh/ClassWork/CSSE232/xilinx projects/Chimpo/work/Datapath_Datapath_sch_tbIO_isim_beh.exe
Fuse Memory Usage: 32588 KB
Fuse CPU Usage: 812 ms
