{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525880935285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525880935300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 17:48:55 2018 " "Processing started: Wed May 09 17:48:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525880935300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880935300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen " "Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880935300 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1525880936753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "Y:/Documents/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100 " "Found entity 1: PLL100" {  } { { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "v/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "Y:/Documents/greenscreen/v/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3/mac_3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3/mac_3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3_0002 " "Found entity 1: MAC_3_0002" {  } { { "v/MAC_3/MAC_3_0002.v" "" { Text "Y:/Documents/greenscreen/v/MAC_3/MAC_3_0002.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961847 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525880961894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "Y:/Documents/greenscreen/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880961972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880961972 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(142) " "Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525880962019 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(143) " "Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525880962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "Y:/Documents/greenscreen/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "Y:/Documents/greenscreen/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "Y:/Documents/greenscreen/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "v/Sdram_PLL.v" "" { Text "Y:/Documents/greenscreen/v/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "Y:/Documents/greenscreen/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "Y:/Documents/greenscreen/v/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "Y:/Documents/greenscreen/v/MAC_3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "Y:/Documents/greenscreen/v/Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "Y:/Documents/greenscreen/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "Y:/Documents/greenscreen/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "Y:/Documents/greenscreen/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "Y:/Documents/greenscreen/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "Y:/Documents/greenscreen/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TV " "Found entity 1: DE1_SoC_TV" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880962441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880962441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963722 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963738 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963738 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "greenscreen.v(570) " "Verilog HDL information at greenscreen.v(570): always construct contains both blocking and non-blocking assignments" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 570 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525880963753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenscreen.v 3 3 " "Found 3 design units, including 3 entities, in source file greenscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 greenscreen " "Found entity 1: greenscreen" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963753 ""} { "Info" "ISGN_ENTITY_NAME" "2 onboard_controller " "Found entity 2: onboard_controller" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963753 ""} { "Info" "ISGN_ENTITY_NAME" "3 display1 " "Found entity 3: display1" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_input.v 1 1 " "Found 1 design units, including 1 entities, in source file display_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_input " "Found entity 1: display_input" {  } { { "display_input.v" "" { Text "Y:/Documents/greenscreen/display_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_cache_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_cache_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheSystem-CacheSystem " "Found design unit 1: CacheSystem-CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963816 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheSystem " "Found entity 1: CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "Y:/Documents/greenscreen/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963831 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Y:/Documents/greenscreen/debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_divider_ver1-direct_behavioral " "Found design unit 1: binary_divider_ver1-direct_behavioral" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963863 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_divider_ver1 " "Found entity 1: binary_divider_ver1" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963878 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_edge_detection-my_behavioral " "Found design unit 1: do_edge_detection-my_behavioral" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963910 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_edge_detection " "Found entity 1: do_edge_detection" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_black_white.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_black_white.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_black_white-my_behavioral " "Found design unit 1: do_black_white-my_behavioral" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963925 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_black_white " "Found entity 1: do_black_white" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "Y:/Documents/greenscreen/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963956 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "Y:/Documents/greenscreen/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880963972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880963972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "Y:/Documents/greenscreen/RGB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964035 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "Y:/Documents/greenscreen/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Y:/Documents/greenscreen/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964050 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Y:/Documents/greenscreen/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sobel_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel-Behavioral " "Found design unit 1: edge_sobel-Behavioral" {  } { { "ed_sobel_kernel.vhd" "" { Text "Y:/Documents/greenscreen/ed_sobel_kernel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964066 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel " "Found entity 1: edge_sobel" {  } { { "ed_sobel_kernel.vhd" "" { Text "Y:/Documents/greenscreen/ed_sobel_kernel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964097 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964113 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_fifo_linebuffer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYPES " "Found design unit 1: TYPES" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964144 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FIFOLineBuffer-Behavioral " "Found design unit 2: FIFOLineBuffer-Behavioral" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964144 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFOLineBuffer " "Found entity 1: FIFOLineBuffer" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_double_fifo_linebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleFiFOLineBuffer-Behavioral " "Found design unit 1: DoubleFiFOLineBuffer-Behavioral" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964160 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleFiFOLineBuffer " "Found entity 1: DoubleFiFOLineBuffer" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "Y:/Documents/greenscreen/address_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "Y:/Documents/greenscreen/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sync_signals_delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncSignalsDelayer-Behavioral " "Found design unit 1: SyncSignalsDelayer-Behavioral" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964206 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncSignalsDelayer " "Found entity 1: SyncSignalsDelayer" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_edge_sobel_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel_wrapper-Structural " "Found design unit 1: edge_sobel_wrapper-Structural" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964238 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel_wrapper " "Found entity 1: edge_sobel_wrapper" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl4-my_structural " "Found design unit 1: digital_cam_impl4-my_structural" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964253 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl4 " "Found entity 1: digital_cam_impl4" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525880964285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964300 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964300 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "Y:/Documents/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33/pll33_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33_0002 " "Found entity 1: PLL33_0002" {  } { { "PLL33/PLL33_0002.v" "" { Text "Y:/Documents/greenscreen/PLL33/PLL33_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100 " "Found entity 1: PLL100" {  } { { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100_0002 " "Found entity 1: PLL100_0002" {  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file image_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL25 " "Found entity 1: PLL25" {  } { { "PLL25.v" "" { Text "Y:/Documents/greenscreen/PLL25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25/pll25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25/pll25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL25_0002 " "Found entity 1: PLL25_0002" {  } { { "PLL25/PLL25_0002.v" "" { Text "Y:/Documents/greenscreen/PLL25/PLL25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880964456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A DE1_SoC_TV.v(266) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for \"GPIO_A\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B DE1_SoC_TV.v(267) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for \"GPIO_B\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED DE1_SoC_TV.v(274) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(274): created implicit net for \"LED\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE1_SoC_TV.v(343) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(343): created implicit net for \"WR1_FULL\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880964456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "greenscreen " "Elaborating entity \"greenscreen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525880965332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_Y greenscreen.v(156) " "Verilog HDL or VHDL warning at greenscreen.v(156): object \"VGA_Y\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880965347 "|greenscreen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desired_Y greenscreen.v(174) " "Verilog HDL or VHDL warning at greenscreen.v(174): object \"desired_Y\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880965347 "|greenscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 greenscreen.v(167) " "Verilog HDL assignment warning at greenscreen.v(167): truncated value with size 32 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 greenscreen.v(169) " "Verilog HDL assignment warning at greenscreen.v(169): truncated value with size 32 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 greenscreen.v(171) " "Verilog HDL assignment warning at greenscreen.v(171): truncated value with size 32 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR greenscreen.v(15) " "Output port \"DRAM_ADDR\" at greenscreen.v(15) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA greenscreen.v(16) " "Output port \"DRAM_BA\" at greenscreen.v(16) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_B greenscreen.v(67) " "Output port \"MTL2MTL_B\" at greenscreen.v(67) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_G greenscreen.v(69) " "Output port \"MTL2MTL_G\" at greenscreen.v(69) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_R greenscreen.v(71) " "Output port \"MTL2MTL_R\" at greenscreen.v(71) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 greenscreen.v(86) " "Output port \"HEX0\" at greenscreen.v(86) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 greenscreen.v(89) " "Output port \"HEX1\" at greenscreen.v(89) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 greenscreen.v(92) " "Output port \"HEX2\" at greenscreen.v(92) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 greenscreen.v(95) " "Output port \"HEX3\" at greenscreen.v(95) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 greenscreen.v(98) " "Output port \"HEX4\" at greenscreen.v(98) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 greenscreen.v(102) " "Output port \"HEX5\" at greenscreen.v(102) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N greenscreen.v(17) " "Output port \"DRAM_CAS_N\" at greenscreen.v(17) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE greenscreen.v(18) " "Output port \"DRAM_CKE\" at greenscreen.v(18) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK greenscreen.v(19) " "Output port \"DRAM_CLK\" at greenscreen.v(19) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N greenscreen.v(20) " "Output port \"DRAM_CS_N\" at greenscreen.v(20) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965363 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM greenscreen.v(22) " "Output port \"DRAM_LDQM\" at greenscreen.v(22) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N greenscreen.v(23) " "Output port \"DRAM_RAS_N\" at greenscreen.v(23) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM greenscreen.v(24) " "Output port \"DRAM_UDQM\" at greenscreen.v(24) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N greenscreen.v(25) " "Output port \"DRAM_WE_N\" at greenscreen.v(25) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK greenscreen.v(28) " "Output port \"FPGA_I2C_SCLK\" at greenscreen.v(28) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N greenscreen.v(41) " "Output port \"TD_RESET_N\" at greenscreen.v(41) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_DCLK greenscreen.v(68) " "Output port \"MTL2MTL_DCLK\" at greenscreen.v(68) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_HSD greenscreen.v(70) " "Output port \"MTL2MTL_HSD\" at greenscreen.v(70) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_TOUCH_I2C_SCL greenscreen.v(72) " "Output port \"MTL2MTL_TOUCH_I2C_SCL\" at greenscreen.v(72) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2MTL_VSD greenscreen.v(75) " "Output port \"MTL2MTL_VSD\" at greenscreen.v(75) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT greenscreen.v(81) " "Output port \"AUD_DACDAT\" at greenscreen.v(81) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK greenscreen.v(83) " "Output port \"AUD_XCK\" at greenscreen.v(83) has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525880965378 "|greenscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100 PLL100:pll " "Elaborating entity \"PLL100\" for hierarchy \"PLL100:pll\"" {  } { { "greenscreen.v" "pll" { Text "Y:/Documents/greenscreen/greenscreen.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100_0002 PLL100:pll\|PLL100_0002:pll100_inst " "Elaborating entity \"PLL100_0002\" for hierarchy \"PLL100:pll\|PLL100_0002:pll100_inst\"" {  } { { "PLL100.v" "pll100_inst" { Text "Y:/Documents/greenscreen/PLL100.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL100/PLL100_0002.v" "altera_pll_i" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965785 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525880965817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880965894 ""}  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880965894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_cam_impl4 digital_cam_impl4:camera " "Elaborating entity \"digital_cam_impl4\" for hierarchy \"digital_cam_impl4:camera\"" {  } { { "greenscreen.v" "camera" { Text "Y:/Documents/greenscreen/greenscreen.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965894 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clockcamera top_level.vhd(47) " "VHDL Signal Declaration warning at top_level.vhd(47): used implicit default value for signal \"clockcamera\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dll_locked top_level.vhd(198) " "Verilog HDL or VHDL warning at top_level.vhd(198): object \"dll_locked\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_1 top_level.vhd(293) " "VHDL Process Statement warning at top_level.vhd(293): signal \"rddata_buf_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(295) " "VHDL Process Statement warning at top_level.vhd(295): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(296) " "VHDL Process Statement warning at top_level.vhd(296): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(297) " "VHDL Process Statement warning at top_level.vhd(297): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(298) " "VHDL Process Statement warning at top_level.vhd(298): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(301) " "VHDL Process Statement warning at top_level.vhd(301): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(302) " "VHDL Process Statement warning at top_level.vhd(302): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(303) " "VHDL Process Statement warning at top_level.vhd(303): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(306) " "VHDL Process Statement warning at top_level.vhd(306): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(308) " "VHDL Process Statement warning at top_level.vhd(308): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(309) " "VHDL Process Statement warning at top_level.vhd(309): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(310) " "VHDL Process Statement warning at top_level.vhd(310): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(311) " "VHDL Process Statement warning at top_level.vhd(311): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(314) " "VHDL Process Statement warning at top_level.vhd(314): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(315) " "VHDL Process Statement warning at top_level.vhd(315): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(316) " "VHDL Process Statement warning at top_level.vhd(316): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(323) " "VHDL Process Statement warning at top_level.vhd(323): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(325) " "VHDL Process Statement warning at top_level.vhd(325): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(326) " "VHDL Process Statement warning at top_level.vhd(326): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(327) " "VHDL Process Statement warning at top_level.vhd(327): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(328) " "VHDL Process Statement warning at top_level.vhd(328): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(331) " "VHDL Process Statement warning at top_level.vhd(331): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(332) " "VHDL Process Statement warning at top_level.vhd(332): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(333) " "VHDL Process Statement warning at top_level.vhd(333): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(341) " "VHDL Process Statement warning at top_level.vhd(341): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(343) " "VHDL Process Statement warning at top_level.vhd(343): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(344) " "VHDL Process Statement warning at top_level.vhd(344): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(345) " "VHDL Process Statement warning at top_level.vhd(345): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(346) " "VHDL Process Statement warning at top_level.vhd(346): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(349) " "VHDL Process Statement warning at top_level.vhd(349): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(350) " "VHDL Process Statement warning at top_level.vhd(350): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(351) " "VHDL Process Statement warning at top_level.vhd(351): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(355) " "VHDL Process Statement warning at top_level.vhd(355): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(358) " "VHDL Process Statement warning at top_level.vhd(358): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(359) " "VHDL Process Statement warning at top_level.vhd(359): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(360) " "VHDL Process Statement warning at top_level.vhd(360): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(363) " "VHDL Process Statement warning at top_level.vhd(363): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(364) " "VHDL Process Statement warning at top_level.vhd(364): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(365) " "VHDL Process Statement warning at top_level.vhd(365): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(369) " "VHDL Process Statement warning at top_level.vhd(369): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(372) " "VHDL Process Statement warning at top_level.vhd(372): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(373) " "VHDL Process Statement warning at top_level.vhd(373): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_ED top_level.vhd(374) " "VHDL Process Statement warning at top_level.vhd(374): signal \"rdaddress_buf1_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf2_from_do_ED top_level.vhd(376) " "VHDL Process Statement warning at top_level.vhd(376): signal \"wren_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(377) " "VHDL Process Statement warning at top_level.vhd(377): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(378) " "VHDL Process Statement warning at top_level.vhd(378): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(379) " "VHDL Process Statement warning at top_level.vhd(379): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(387) " "VHDL Process Statement warning at top_level.vhd(387): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(390) " "VHDL Process Statement warning at top_level.vhd(390): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(391) " "VHDL Process Statement warning at top_level.vhd(391): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_ED top_level.vhd(392) " "VHDL Process Statement warning at top_level.vhd(392): signal \"rdaddress_buf1_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf2_from_do_ED top_level.vhd(394) " "VHDL Process Statement warning at top_level.vhd(394): signal \"wren_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(395) " "VHDL Process Statement warning at top_level.vhd(395): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(396) " "VHDL Process Statement warning at top_level.vhd(396): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(397) " "VHDL Process Statement warning at top_level.vhd(397): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(401) " "VHDL Process Statement warning at top_level.vhd(401): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(404) " "VHDL Process Statement warning at top_level.vhd(404): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(405) " "VHDL Process Statement warning at top_level.vhd(405): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(406) " "VHDL Process Statement warning at top_level.vhd(406): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(409) " "VHDL Process Statement warning at top_level.vhd(409): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(410) " "VHDL Process Statement warning at top_level.vhd(410): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(411) " "VHDL Process Statement warning at top_level.vhd(411): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_1 top_level.vhd(417) " "VHDL Process Statement warning at top_level.vhd(417): signal \"rddata_buf_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(419) " "VHDL Process Statement warning at top_level.vhd(419): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(420) " "VHDL Process Statement warning at top_level.vhd(420): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(421) " "VHDL Process Statement warning at top_level.vhd(421): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(422) " "VHDL Process Statement warning at top_level.vhd(422): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(425) " "VHDL Process Statement warning at top_level.vhd(425): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(426) " "VHDL Process Statement warning at top_level.vhd(426): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(427) " "VHDL Process Statement warning at top_level.vhd(427): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_capture_new_frame top_level.vhd(429) " "VHDL Process Statement warning at top_level.vhd(429): signal \"done_capture_new_frame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(434) " "VHDL Process Statement warning at top_level.vhd(434): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(436) " "VHDL Process Statement warning at top_level.vhd(436): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(437) " "VHDL Process Statement warning at top_level.vhd(437): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(438) " "VHDL Process Statement warning at top_level.vhd(438): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(439) " "VHDL Process Statement warning at top_level.vhd(439): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(442) " "VHDL Process Statement warning at top_level.vhd(442): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(443) " "VHDL Process Statement warning at top_level.vhd(443): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(444) " "VHDL Process Statement warning at top_level.vhd(444): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525880965910 "|greenscreen|digital_cam_impl4:camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll " "Elaborating entity \"my_altpll\" for hierarchy \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\"" {  } { { "top_level.vhd" "Inst_four_clocks_pll" { Text "Y:/Documents/greenscreen/top_level.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880965988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "altpll_component" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Instantiated megafunction \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880966519 ""}  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880966519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880966691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880966691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce digital_cam_impl4:camera\|debounce:Inst_debounce_resend " "Elaborating entity \"debounce\" for hierarchy \"digital_cam_impl4:camera\|debounce:Inst_debounce_resend\"" {  } { { "top_level.vhd" "Inst_debounce_resend" { Text "Y:/Documents/greenscreen/top_level.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1 " "Elaborating entity \"frame_buffer\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\"" {  } { { "top_level.vhd" "Inst_frame_buf_1" { Text "Y:/Documents/greenscreen/top_level.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.vhd" "Inst_buffer_top" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880966769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "altsyncram_component" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880967081 ""}  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880967081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pv3 " "Found entity 1: altsyncram_2pv3" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880967269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880967269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2pv3 digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated " "Elaborating entity \"altsyncram_2pv3\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "Y:/Documents/greenscreen/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880967706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880967706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_2pv3.tdf" "decode2" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "Y:/Documents/greenscreen/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880967894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880967894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_2pv3.tdf" "rden_decode_b" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880967894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "Y:/Documents/greenscreen/db/mux_8hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880968019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|mux_8hb:mux3 " "Elaborating entity \"mux_8hb\" for hierarchy \"digital_cam_impl4:camera\|frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|mux_8hb:mux3\"" {  } { { "db/altsyncram_2pv3.tdf" "mux3" { Text "Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "Y:/Documents/greenscreen/top_level.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "Y:/Documents/greenscreen/top_level.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA digital_cam_impl4:camera\|VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"digital_cam_impl4:camera\|VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "Y:/Documents/greenscreen/top_level.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB digital_cam_impl4:camera\|RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"digital_cam_impl4:camera\|RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "Y:/Documents/greenscreen/top_level.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator digital_cam_impl4:camera\|Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"digital_cam_impl4:camera\|Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "Y:/Documents/greenscreen/top_level.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do_black_white digital_cam_impl4:camera\|do_black_white:Inst_black_white " "Elaborating entity \"do_black_white\" for hierarchy \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\"" {  } { { "top_level.vhd" "Inst_black_white" { Text "Y:/Documents/greenscreen/top_level.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder_not_used do_black_white.vhd(77) " "Verilog HDL or VHDL warning at do_black_white.vhd(77): object \"remainder_not_used\" assigned a value but never read" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968488 "|greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_divider_ver1 digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider " "Elaborating entity \"binary_divider_ver1\" for hierarchy \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\"" {  } { { "do_black_white.vhd" "Inst_binary_divider" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do_edge_detection digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection " "Elaborating entity \"do_edge_detection\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\"" {  } { { "top_level.vhd" "Inst_edge_detection" { Text "Y:/Documents/greenscreen/top_level.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_delayed do_edge_detection.vhd(96) " "Verilog HDL or VHDL warning at do_edge_detection.vhd(96): object \"hsync_delayed\" assigned a value but never read" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968550 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_delayed do_edge_detection.vhd(97) " "Verilog HDL or VHDL warning at do_edge_detection.vhd(97): object \"vsync_delayed\" assigned a value but never read" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968550 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sobel_wrapper digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper " "Elaborating entity \"edge_sobel_wrapper\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\"" {  } { { "do_edge_detection.vhd" "Inst_edge_sobel_wrapper" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheSystem digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem " "Elaborating entity \"CacheSystem\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\"" {  } { { "ed_edge_sobel_wrapper.vhd" "CacheSystem" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968613 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out1 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out1\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out2 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out2\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out3 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out3\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out4 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out4\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out5 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out5\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out6 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out6\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out7 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out7\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out8 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out8\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out9 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out9\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968628 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968644 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleFiFOLineBuffer digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer " "Elaborating entity \"DoubleFiFOLineBuffer\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\"" {  } { { "ed_cache_system.vhd" "DoubleLineBuffer" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFOLineBuffer digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1 " "Elaborating entity \"FIFOLineBuffer\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\"" {  } { { "ed_double_fifo_linebuffer.vhd" "LineBuffer1" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncSignalsDelayer digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer " "Elaborating entity \"SyncSignalsDelayer\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\"" {  } { { "ed_cache_system.vhd" "Delayer" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968738 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fsync_temp ed_sync_signals_delayer.vhd(74) " "VHDL Process Statement warning at ed_sync_signals_delayer.vhd(74): inferring latch(es) for signal or variable \"fsync_temp\", which holds its previous value in one or more paths through the process" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525880968738 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsync_temp ed_sync_signals_delayer.vhd(74) " "Inferred latch for \"fsync_temp\" at ed_sync_signals_delayer.vhd(74)" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880968738 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp " "Elaborating entity \"Counter\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\"" {  } { { "ed_sync_signals_delayer.vhd" "RowsCounterComp" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter " "Elaborating entity \"Counter\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\"" {  } { { "ed_cache_system.vhd" "ColsCounter" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sobel digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl " "Elaborating entity \"edge_sobel\" for hierarchy \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\"" {  } { { "ed_edge_sobel_wrapper.vhd" "krnl" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display1 display1:display " "Elaborating entity \"display1\" for hierarchy \"display1:display\"" {  } { { "greenscreen.v" "display" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_img greenscreen.v(659) " "Verilog HDL or VHDL warning at greenscreen.v(659): object \"red_img\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_img greenscreen.v(659) " "Verilog HDL or VHDL warning at greenscreen.v(659): object \"green_img\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_img greenscreen.v(659) " "Verilog HDL or VHDL warning at greenscreen.v(659): object \"blue_img\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 greenscreen.v(670) " "Verilog HDL assignment warning at greenscreen.v(670): truncated value with size 12 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 greenscreen.v(671) " "Verilog HDL assignment warning at greenscreen.v(671): truncated value with size 11 to match size of target (8)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880968847 "|greenscreen|display1:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_memory display1:display\|image_memory:image_memory " "Elaborating entity \"image_memory\" for hierarchy \"display1:display\|image_memory:image_memory\"" {  } { { "greenscreen.v" "image_memory" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\"" {  } { { "image_memory.v" "altsyncram_component" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\"" {  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880968941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_memory(1).mif " "Parameter \"init_file\" = \"image_memory(1).mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525880968941 ""}  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525880968941 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3195 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3198 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3201 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3204 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3207 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3210 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3213 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3216 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3219 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3222 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3225 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3228 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3231 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3234 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3237 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3240 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3243 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3246 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3249 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3252 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3255 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3258 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3261 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3264 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3267 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3270 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3273 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3276 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3279 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3282 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3285 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3288 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[32\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[32\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3291 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[33\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[33\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3294 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[34\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[34\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3297 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[35\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[35\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3300 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[36\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[36\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3303 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[37\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[37\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3306 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[38\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[38\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3309 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[39\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[39\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3312 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[40\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[40\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3315 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[41\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[41\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3318 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[42\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[42\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3321 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[43\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[43\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3324 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[44\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[44\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3327 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[45\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[45\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3330 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[46\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[46\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3333 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[47\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[47\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3336 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[48\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[48\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3339 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[49\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[49\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3342 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[50\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[50\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3345 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[51\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[51\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3348 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[52\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[52\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3351 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[53\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[53\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3354 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[54\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[54\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3357 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[55\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[55\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3360 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[56\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[56\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3363 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[57\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[57\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3366 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[58\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[58\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3369 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[59\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[59\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3372 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[60\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[60\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3375 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[61\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[61\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3378 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[62\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[62\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3381 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[63\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[63\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3384 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[64\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[64\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3387 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[65\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[65\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3390 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[66\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[66\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3393 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[67\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[67\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3396 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[68\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[68\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3399 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[69\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[69\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3402 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[70\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[70\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3405 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[71\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[71\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3408 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[72\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[72\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3411 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[73\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[73\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3414 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[74\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[74\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3417 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[75\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[75\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3420 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[76\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[76\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3423 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[77\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[77\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3426 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[78\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[78\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3429 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[79\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[79\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3432 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[80\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[80\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3435 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[81\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[81\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3438 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[82\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[82\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3441 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[83\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[83\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3444 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[84\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[84\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3447 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[85\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[85\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3450 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[86\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[86\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3453 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[87\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[87\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3456 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[88\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[88\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3459 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[89\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[89\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3462 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[90\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[90\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3465 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[91\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[91\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3468 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[92\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[92\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3471 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[93\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[93\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3474 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[94\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[94\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3477 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[95\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[95\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3480 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[96\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[96\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3483 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[97\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[97\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3486 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[98\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[98\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3489 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[99\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[99\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3492 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[100\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[100\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3495 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[101\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[101\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3498 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[102\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[102\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3501 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[103\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[103\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3504 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[104\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[104\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3507 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[105\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[105\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3510 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[106\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[106\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3513 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[107\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[107\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3516 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[108\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[108\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3519 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[109\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[109\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3522 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[110\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[110\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3525 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[111\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[111\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3528 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[112\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[112\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3531 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[113\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[113\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3534 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[114\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[114\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3537 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[115\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[115\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3540 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[116\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[116\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3543 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[117\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[117\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3546 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[118\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[118\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3549 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[119\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[119\]\|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED\|image_memory(1).mif" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3552 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lo1 " "Found entity 1: altsyncram_6lo1" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880969081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880969081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lo1 display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated " "Elaborating entity \"altsyncram_6lo1\" for hierarchy \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880969081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "Y:/Documents/greenscreen/db/mux_bhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880971019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880971019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bhb display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|mux_bhb:mux2 " "Elaborating entity \"mux_bhb\" for hierarchy \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|mux_bhb:mux2\"" {  } { { "db/altsyncram_6lo1.tdf" "mux2" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880971035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onboard_controller display1:display\|onboard_controller:onboard " "Elaborating entity \"onboard_controller\" for hierarchy \"display1:display\|onboard_controller:onboard\"" {  } { { "greenscreen.v" "onboard" { Text "Y:/Documents/greenscreen/greenscreen.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880971253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 greenscreen.v(579) " "Verilog HDL assignment warning at greenscreen.v(579): truncated value with size 32 to match size of target (12)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880971253 "|greenscreen|display1:display|onboard_controller:onboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 greenscreen.v(587) " "Verilog HDL assignment warning at greenscreen.v(587): truncated value with size 32 to match size of target (11)" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525880971253 "|greenscreen|display1:display|onboard_controller:onboard"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ie84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ie84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ie84 " "Found entity 1: altsyncram_ie84" {  } { { "db/altsyncram_ie84.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_ie84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880974738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880974738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "Y:/Documents/greenscreen/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Y:/Documents/greenscreen/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jai " "Found entity 1: cntr_jai" {  } { { "db/cntr_jai.tdf" "" { Text "Y:/Documents/greenscreen/db/cntr_jai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "Y:/Documents/greenscreen/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880975878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880975878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "Y:/Documents/greenscreen/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880976097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880976097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "Y:/Documents/greenscreen/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880976331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880976331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "Y:/Documents/greenscreen/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880976441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880976441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "Y:/Documents/greenscreen/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880976566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880976566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "Y:/Documents/greenscreen/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880976675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880976675 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525880977503 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525880977753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.09.17:49:47 Progress: Loading sld117059c3/alt_sld_fab_wrapper_hw.tcl " "2018.05.09.17:49:47 Progress: Loading sld117059c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880987894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880993019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880993441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880996776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880997073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880997433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880997823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880997854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880997872 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525880998808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld117059c3/alt_sld_fab.v" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880999386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880999386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880999573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880999573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880999589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880999589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880999745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880999745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880999964 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525880999964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525880999964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525881000151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881000151 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a0 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a1 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a2 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a3 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a4 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a5 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a6 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a7 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a8 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a9 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a10 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a11 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a12 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a13 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a14 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a15 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a16 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a17 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a18 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a19 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a20 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a21 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a22 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a23 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a24 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a25 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a26 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a27 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a28 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a29 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a30 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a31 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a32 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a33 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a34 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a35 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a36 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a37 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a38 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a39 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a40 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a41 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a42 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a43 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a44 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a45 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a46 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a47 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a48 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a49 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a50 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a51 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a52 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a53 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a54 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a55 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a56 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a57 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a58 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a59 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a60 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a61 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a62 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a63 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a64 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a65 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a66 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a67 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a68 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a69 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a70 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a71 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a72 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a73 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a74 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a75 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a76 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a77 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a78 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a79 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a80 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a81 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a82 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a83 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a84 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a85 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a86 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a87 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a88 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a89 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a90 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a91 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a92 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a93 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a94 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a95 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a96 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a97 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a98 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a99 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a100 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a101 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a102 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a103 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a104 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a105 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a106 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a107 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a108 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a109 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a110 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a111 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a112 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a113 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a114 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a115 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a116 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a117 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a118 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 2998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a119 " "Synthesized away node \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_6lo1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_6lo1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 677 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881002979 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525881002979 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525881002979 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 85 0 0 } } { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 20 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881003011 "|greenscreen|PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525881003011 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525881003011 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0 " "Inferred RAM node \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525881004448 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0 " "Inferred RAM node \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525881004464 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 320 " "Parameter NUMWORDS_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 320 " "Parameter NUMWORDS_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 320 " "Parameter NUMWORDS_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 320 " "Parameter NUMWORDS_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE greenscreen.greenscreen0.rtl.mif " "Parameter INIT_FILE set to greenscreen.greenscreen0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525881005901 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881005901 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525881005901 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|Div0\"" {  } { { "binary_divider.vhd" "Div0" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881005917 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525881005917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525881006011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 320 " "Parameter \"NUMWORDS_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 320 " "Parameter \"NUMWORDS_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525881006011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bio1 " "Found entity 1: altsyncram_bio1" {  } { { "db/altsyncram_bio1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_bio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525881006167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881006167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525881006276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"digital_cam_impl4:camera\|ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE greenscreen.greenscreen0.rtl.mif " "Parameter \"INIT_FILE\" = \"greenscreen.greenscreen0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006276 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525881006276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ol61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ol61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ol61 " "Found entity 1: altsyncram_ol61" {  } { { "db/altsyncram_ol61.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_ol61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525881006433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881006433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0\"" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525881006808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0 " "Instantiated megafunction \"digital_cam_impl4:camera\|do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525881006808 ""}  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525881006808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "Y:/Documents/greenscreen/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525881007042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881007042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "Y:/Documents/greenscreen/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525881007089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881007089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "Y:/Documents/greenscreen/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525881007183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881007183 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525881007776 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MTL2MTL_TOUCH_I2C_SDA " "bidirectional pin \"MTL2MTL_TOUCH_I2C_SDA\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1525881008151 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1525881008151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[6\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[7\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[4\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[5\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525881008167 ""}  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525881008167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|ov7670_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[0\] GND " "Pin \"MTL2MTL_B\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[1\] GND " "Pin \"MTL2MTL_B\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[2\] GND " "Pin \"MTL2MTL_B\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[3\] GND " "Pin \"MTL2MTL_B\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[4\] GND " "Pin \"MTL2MTL_B\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[5\] GND " "Pin \"MTL2MTL_B\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[6\] GND " "Pin \"MTL2MTL_B\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_B\[7\] GND " "Pin \"MTL2MTL_B\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_DCLK GND " "Pin \"MTL2MTL_DCLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[0\] GND " "Pin \"MTL2MTL_G\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[1\] GND " "Pin \"MTL2MTL_G\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[2\] GND " "Pin \"MTL2MTL_G\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[3\] GND " "Pin \"MTL2MTL_G\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[4\] GND " "Pin \"MTL2MTL_G\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[5\] GND " "Pin \"MTL2MTL_G\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[6\] GND " "Pin \"MTL2MTL_G\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_G\[7\] GND " "Pin \"MTL2MTL_G\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_HSD GND " "Pin \"MTL2MTL_HSD\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_HSD"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[0\] GND " "Pin \"MTL2MTL_R\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[1\] GND " "Pin \"MTL2MTL_R\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[2\] GND " "Pin \"MTL2MTL_R\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[3\] GND " "Pin \"MTL2MTL_R\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[4\] GND " "Pin \"MTL2MTL_R\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[5\] GND " "Pin \"MTL2MTL_R\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[6\] GND " "Pin \"MTL2MTL_R\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_R\[7\] GND " "Pin \"MTL2MTL_R\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_TOUCH_I2C_SCL GND " "Pin \"MTL2MTL_TOUCH_I2C_SCL\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_TOUCH_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2MTL_VSD GND " "Pin \"MTL2MTL_VSD\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|MTL2MTL_VSD"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525881010838 "|greenscreen|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525881010838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525881011182 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25 16 " "Ignored 16 assignments for entity \"PLL25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL25 -sip PLL25.sip -library lib_PLL25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881012808 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL25 -sip PLL25.sip -library lib_PLL25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881012808 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL25 -sip PLL25.sip -library lib_PLL25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881012808 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525881012808 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25_0002 317 " "Ignored 317 assignments for entity \"PLL25_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525881012808 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL33 16 " "Ignored 16 assignments for entity \"PLL33\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL33 -sip PLL33.sip -library lib_PLL33 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881012808 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL33 -sip PLL33.sip -library lib_PLL33 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881012808 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL33 -sip PLL33.sip -library lib_PLL33 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881012808 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525881012808 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL33_0002 317 " "Ignored 317 assignments for entity \"PLL33_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525881012808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Documents/greenscreen/greenscreen.map.smsg " "Generated suppressed messages file Y:/Documents/greenscreen/greenscreen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881013260 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 39 279 0 0 240 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 39 of its 279 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 240 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1525881015698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525881015932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525881015932 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525881017417 ""}  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 108 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525881017417 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525881017479 ""}  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 80 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525881017479 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525881017495 ""}  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 66 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525881017495 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525881017527 ""}  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 94 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1525881017527 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MTL2MTL_TOUCH_INT_n " "No output dependent on input pin \"MTL2MTL_TOUCH_INT_n\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|MTL2MTL_TOUCH_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525881017932 "|greenscreen|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525881017932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4068 " "Implemented 4068 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525881017948 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525881017948 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525881017948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3334 " "Implemented 3334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525881017948 ""} { "Info" "ICUT_CUT_TM_RAMS" "531 " "Implemented 531 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525881017948 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525881017948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525881017948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 608 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 608 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525881018073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 17:50:18 2018 " "Processing ended: Wed May 09 17:50:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525881018073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525881018073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525881018073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525881018073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525881020694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525881020694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 17:50:19 2018 " "Processing started: Wed May 09 17:50:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525881020694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525881020694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off greenscreen -c greenscreen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525881020694 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525881020865 ""}
{ "Info" "0" "" "Project  = greenscreen" {  } {  } 0 0 "Project  = greenscreen" 0 0 "Fitter" 0 0 1525881020865 ""}
{ "Info" "0" "" "Revision = greenscreen" {  } {  } 0 0 "Revision = greenscreen" 0 0 "Fitter" 0 0 1525881020865 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1525881021256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "greenscreen 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"greenscreen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525881021365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525881021428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525881021428 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525881021584 ""}  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 108 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1525881021584 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1525881021632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525881022315 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525881022425 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525881023081 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525881023409 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1525881039769 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1525881040206 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1525881040206 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 35 global CLKCTRL_G7 " "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 35 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525881040535 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 975 global CLKCTRL_G0 " "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 975 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525881040535 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 96 global CLKCTRL_G3 " "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 96 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525881040535 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1525881040535 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1247 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 1247 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525881040535 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ov7670_pclk~inputCLKENA0 50 global CLKCTRL_G6 " "ov7670_pclk~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525881040535 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1525881040535 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525881040535 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525881042862 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525881042878 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525881042878 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525881042878 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525881042878 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525881042878 ""}
{ "Info" "ISTA_SDC_FOUND" "greenscreen.sdc " "Reading SDC File: 'greenscreen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881042925 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881042925 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881042925 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881042925 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "greenscreen.sdc 102 VGA_BLANK port " "Ignored filter at greenscreen.sdc(102): VGA_BLANK could not be matched with a port" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay greenscreen.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at greenscreen.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525881042925 ""}  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay greenscreen.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at greenscreen.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525881042925 ""}  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1525881042925 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881042971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525881042971 "|greenscreen|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881042971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525881042971 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881042971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525881042971 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[6\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881042971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525881042971 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881042987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881042987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881042987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881042987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881042987 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525881042987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525881043081 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col7 " "Virtual clock ov7670_pclk_col7 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1525881043081 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525881043096 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  40.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "  20.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 ov7670_pclk_col7 " "  33.333 ov7670_pclk_col7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525881043096 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525881043096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525881043440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525881043456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525881043472 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525881043487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525881043503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525881043503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525881044363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525881044363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525881044363 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525881045112 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525881045112 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525881045112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525881055612 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1525881058237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525881078675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525881109175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525881130456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525881130456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525881139175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "Y:/Documents/greenscreen/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525881168394 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525881168394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525881187409 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525881187409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525881187440 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.83 " "Total time spent on timing analysis during the Fitter is 28.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525881195628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525881196143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525881204221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525881204237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525881211737 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:36 " "Fitter post-fit operations ending: elapsed time is 00:00:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525881231503 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525881232331 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "21 " "Following 21 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MTL2MTL_TOUCH_I2C_SDA a permanently disabled " "Pin MTL2MTL_TOUCH_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2MTL_TOUCH_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2MTL_TOUCH_I2C_SDA" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525881232472 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525881232472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Documents/greenscreen/greenscreen.fit.smsg " "Generated suppressed messages file Y:/Documents/greenscreen/greenscreen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525881233768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2601 " "Peak virtual memory: 2601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525881238597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 17:53:58 2018 " "Processing ended: Wed May 09 17:53:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525881238597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525881238597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525881238597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525881238597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525881245902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525881245918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 17:54:05 2018 " "Processing started: Wed May 09 17:54:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525881245918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525881245918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off greenscreen -c greenscreen " "Command: quartus_asm --read_settings_files=off --write_settings_files=off greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525881245918 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525881268336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525881269633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 17:54:29 2018 " "Processing ended: Wed May 09 17:54:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525881269633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525881269633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525881269633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525881269633 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525881270820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525881272241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525881272241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 17:54:31 2018 " "Processing started: Wed May 09 17:54:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525881272241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881272241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta greenscreen -c greenscreen " "Command: quartus_sta greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881272241 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525881273928 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25 16 " "Ignored 16 assignments for entity \"PLL25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL25 -sip PLL25.sip -library lib_PLL25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881275428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL25 -sip PLL25.sip -library lib_PLL25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881275428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL25 -sip PLL25.sip -library lib_PLL25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881275428 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275428 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25_0002 317 " "Ignored 317 assignments for entity \"PLL25_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275428 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL33 16 " "Ignored 16 assignments for entity \"PLL33\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL33 -sip PLL33.sip -library lib_PLL33 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881275428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL33 -sip PLL33.sip -library lib_PLL33 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881275428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL33 -sip PLL33.sip -library lib_PLL33 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525881275428 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275428 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL33_0002 317 " "Ignored 317 assignments for entity \"PLL33_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275428 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881275725 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881276819 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525881277132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525881277132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525881277132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525881277132 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277132 ""}
{ "Info" "ISTA_SDC_FOUND" "greenscreen.sdc " "Reading SDC File: 'greenscreen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277210 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277225 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881277225 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881277225 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881277225 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525881277225 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "greenscreen.sdc 102 VGA_BLANK port " "Ignored filter at greenscreen.sdc(102): VGA_BLANK could not be matched with a port" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay greenscreen.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at greenscreen.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525881277225 ""}  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay greenscreen.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at greenscreen.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525881277225 ""}  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277225 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881277288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277288 "|greenscreen|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881277288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277288 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881277288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277288 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881277288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277288 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881277319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881277319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881277319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881277319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881277319 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881277319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881280225 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col6 " "Virtual clock ov7670_pclk_col6 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881280225 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525881280241 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525881280303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525881283553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881283553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.772 " "Worst-case setup slack is -8.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.772            -201.639 clk_vga  " "   -8.772            -201.639 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.032          -15305.544 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -8.032          -15305.544 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.746            -121.861 CLOCK_50  " "   -5.746            -121.861 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.668               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.172               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.172               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881283553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881283553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.287               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.295               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLOCK_50  " "    0.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.363               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.855               0.000 clk_vga  " "    3.855               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881284131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.576 " "Worst-case recovery slack is 36.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.576               0.000 altera_reserved_tck  " "   36.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.206               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   37.206               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881284210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.444 " "Worst-case removal slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 altera_reserved_tck  " "    0.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.667               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881284288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.277               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.277               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.781               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 CLOCK_50  " "    8.885               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.488               0.000 altera_reserved_tck  " "   18.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.753               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.753               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881284303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881284303 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881284553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881284553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881284553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881284553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.904 ns " "Worst Case Available Settling Time: 51.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881284553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881284553 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881284553 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525881284569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881284710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881296506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881297178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881297178 "|greenscreen|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881297178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881297178 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881297178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881297178 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881297178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881297178 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881297210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881297210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881297210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881297210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881297210 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881297210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881299897 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col6 " "Virtual clock ov7670_pclk_col6 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881299897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525881301506 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881301506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.488 " "Worst-case setup slack is -8.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.488            -197.625 clk_vga  " "   -8.488            -197.625 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.977          -14837.677 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -7.977          -14837.677 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.583            -117.603 CLOCK_50  " "   -5.583            -117.603 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.919               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.919               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.162               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.162               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881301522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881301522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 altera_reserved_tck  " "    0.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.268               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.277               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.622               0.000 clk_vga  " "    3.622               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881302085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.741 " "Worst-case recovery slack is 36.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.741               0.000 altera_reserved_tck  " "   36.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.303               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   37.303               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881302178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.393 " "Worst-case removal slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 altera_reserved_tck  " "    0.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.582               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881302241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.222               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.222               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.765               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.765               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.922               0.000 CLOCK_50  " "    8.922               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.488               0.000 altera_reserved_tck  " "   18.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.733               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.733               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881302257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881302257 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881302475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881302475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881302475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881302475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.088 ns " "Worst Case Available Settling Time: 52.088 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881302475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881302475 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881302475 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525881302491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881303288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881314194 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881314819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881314819 "|greenscreen|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881314819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881314819 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881314819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881314819 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881314819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881314819 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881314866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881314866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881314866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881314866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881314866 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881314866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881317601 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col6 " "Virtual clock ov7670_pclk_col6 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881317601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525881318163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881318163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.276 " "Worst-case setup slack is -5.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.276            -124.812 clk_vga  " "   -5.276            -124.812 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -5.487 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -0.199              -5.487 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 CLOCK_50  " "    1.146               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.858               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    6.858               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.770               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.770               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881318178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 altera_reserved_tck  " "    0.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.810               0.000 clk_vga  " "    1.810               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881318741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.583 " "Worst-case recovery slack is 37.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.583               0.000 altera_reserved_tck  " "   37.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.284               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   38.284               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881318803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.127 " "Worst-case removal slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 altera_reserved_tck  " "    0.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.947               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881318897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.539               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.539               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.482               0.000 CLOCK_50  " "    8.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.894               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.165               0.000 altera_reserved_tck  " "   18.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.878               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.878               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881318914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881318914 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881319116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881319116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881319116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881319116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.180 ns " "Worst Case Available Settling Time: 55.180 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881319116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881319116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881319116 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525881319132 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register digital_cam_impl4:camera\|ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881319756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881319756 "|greenscreen|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881319756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881319756 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881319756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881319756 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\|num\[5\] is being clocked by digital_cam_impl4:camera\|do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525881319756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881319756 "|greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881319788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881319788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881319788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881319788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525881319788 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881319788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881322555 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col6 " "Virtual clock ov7670_pclk_col6 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881322555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525881323100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881323100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.913 " "Worst-case setup slack is -4.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.913            -117.533 clk_vga  " "   -4.913            -117.533 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.565               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.962               0.000 CLOCK_50  " "    1.962               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.176               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.176               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.953               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.953               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881323100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.161               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLOCK_50  " "    0.167               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 clk_vga  " "    1.496               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881323678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.851 " "Worst-case recovery slack is 37.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.851               0.000 altera_reserved_tck  " "   37.851               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.459               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   38.459               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881323756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.105 " "Worst-case removal slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.858               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881323819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.532               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.532               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.438               0.000 CLOCK_50  " "    8.438               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.891               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.891               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.156               0.000 altera_reserved_tck  " "   18.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525881323835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881323835 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881324038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881324038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881324038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881324038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.720 ns " "Worst Case Available Settling Time: 55.720 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881324038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525881324038 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881324038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881329006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881329006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1425 " "Peak virtual memory: 1425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525881329288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 17:55:29 2018 " "Processing ended: Wed May 09 17:55:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525881329288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525881329288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525881329288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881329288 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 681 s " "Quartus Prime Full Compilation was successful. 0 errors, 681 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525881330772 ""}
