Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Thu Aug  2 13:38:51 2018
| Host              : DESKTOP-9BSENP7 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file timing_synth.log
| Design            : system_top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.17 11-09-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOENET0MDIOMDC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOENET1MDIOMDC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOENET2MDIOMDC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOENET3MDIOMDC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSDIO0CLKOUT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSDIO1CLKOUT (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.292        0.000                      0                62983       -0.316    -1244.591                  32929                62705        0.283        0.000                       0                 23867  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pl_0          {0.000 5.001}        10.001          99.990          
clk_pl_1          {0.000 2.666}        5.333           187.512         
rx_div_clk        {0.000 2.000}        4.000           250.000         
rx_ref_clk        {0.000 1.000}        2.000           500.000         
  rx_out_clk_s    {0.000 1.000}        2.000           500.000         
  rx_out_clk_s_1  {0.000 1.000}        2.000           500.000         
  rx_out_clk_s_2  {0.000 1.000}        2.000           500.000         
  tx_out_clk_s    {0.000 1.000}        2.000           500.000         
  tx_out_clk_s_1  {0.000 1.000}        2.000           500.000         
  tx_out_clk_s_2  {0.000 1.000}        2.000           500.000         
tx_div_clk        {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                6.871        0.000                      0                24736       -0.316     -369.231                  10455                24736        3.200        0.000                       0                 10686  
rx_div_clk              2.292        0.000                      0                 9279       -0.224     -160.482                   5103                 9279        0.304        0.000                       0                  4209  
  rx_out_clk_s                                                                                                                                                      0.710        0.000                       0                     1  
  rx_out_clk_s_1                                                                                                                                                    0.710        0.000                       0                     1  
  rx_out_clk_s_2                                                                                                                                                    0.710        0.000                       0                     1  
  tx_out_clk_s                                                                                                                                                      0.710        0.000                       0                     1  
  tx_out_clk_s_1                                                                                                                                                    0.710        0.000                       0                     1  
  tx_out_clk_s_2                                                                                                                                                    0.710        0.000                       0                     1  
tx_div_clk              2.392        0.000                      0                24136       -0.304     -714.877                  17371                24136        0.283        0.000                       0                  8966  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rx_div_clk    clk_pl_0            9.484        0.000                      0                  322                                                                        
tx_div_clk    clk_pl_0            9.718        0.000                      0                    2                                                                        
clk_pl_0      rx_div_clk          3.711        0.000                      0                   46                                                                        
clk_pl_0      tx_div_clk          3.307        0.000                      0                  158                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.891        0.000                      0                 3648        0.180        0.000                      0                 3648  
**async_default**  rx_div_clk         rx_div_clk               3.204        0.000                      0                  520        0.142        0.000                      0                  520  
**async_default**  tx_div_clk         tx_div_clk               3.195        0.000                      0                  386        0.147        0.000                      0                  386  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.871ns,  Total Violation        0.000ns
Hold  :        10455  Failing Endpoints,  Worst Slack       -0.316ns,  Total Violation     -369.231ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4AWLEN[0]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.560ns (26.365%)  route 1.564ns (73.635%))
  Logic Levels:           6  (CARRY8=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.406 - 10.001 ) 
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     2.420     2.583    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
                         FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.662 f  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=20, unplaced)        0.187     2.849    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[0]
                         LUT5 (Prop_LUT5_I0_O)        0.161     3.010 r  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sub_sized_wrap0_carry_i_2/O
                         net (fo=1, unplaced)         0.272     3.282    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.180     3.462 r  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/sub_sized_wrap0_carry/CO[3]
                         net (fo=18, unplaced)        0.178     3.640    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.035     3.675 f  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][30]_srl32_i_1/O
                         net (fo=3, unplaced)         0.231     3.906    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[27]
                         LUT6 (Prop_LUT6_I4_O)        0.035     3.941 f  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=5, unplaced)         0.243     4.184    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.035     4.219 r  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.225     4.444    i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     4.479 r  i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0/O
                         net (fo=2, unplaced)         0.228     4.707    i_system_wrapper/system_i/sys_ps8/inst/saxigp4_awlen[0]
                         PS8                                          r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4AWLEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
                         PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     2.275    12.406    i_system_wrapper/system_i/sys_ps8/inst/saxihp2_fpd_aclk
                         PS8                                          r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
                         clock pessimism              0.033    12.439    
                         clock uncertainty           -0.130    12.310    
                         PS8 (Setup_PS8_SAXIGP4WCLK_SAXIGP4AWLEN[0])
                                                     -0.731    11.579    i_system_wrapper/system_i/sys_ps8/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  6.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.316ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wr_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPWE
                            (rising edge-triggered cell GTHE4_COMMON clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.811%)  route 0.067ns (63.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     1.329     1.422    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
                         FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wr_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.461 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wr_int_reg/Q
                         net (fo=1, unplaced)         0.067     1.528    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wr_int
                         GTHE4_COMMON                                 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     1.474     1.590    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
                         GTHE4_COMMON                                 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
                         clock pessimism             -0.023     1.567    
                         GTHE4_COMMON (Hold_GTHE4_COMMON_DRPCLK_DRPWE)
                                                      0.277     1.844    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gthe4_common
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                 -0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.001      6.001      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.292ns,  Total Violation        0.000ns
Hold  :         5103  Failing Endpoints,  Worst Slack       -0.224ns,  Total Violation     -160.482ns
PW    :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.298ns (26.512%)  route 0.826ns (73.488%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.114     0.114    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      2.430     2.674    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.753 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[14]/Q
                         net (fo=2, unplaced)         0.148     2.901    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[14]
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.050 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[6]_i_1__2/O
                         net (fo=5, unplaced)         0.198     3.248    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[6]
                         LUT6 (Prop_LUT6_I1_O)        0.035     3.283 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/state[14]_i_1/O
                         net (fo=25, unplaced)        0.279     3.562    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/SR[0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.597 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33/O
                         net (fo=4, unplaced)         0.201     3.798    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.100     4.100    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      2.285     6.499    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.031     6.530    
                         clock uncertainty           -0.046     6.483    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_WEBWE[3])
                                                     -0.394     6.089    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  2.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.224ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/en_align_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.681%)  route 0.080ns (67.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.074     0.074    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      1.338     1.485    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/en_align_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.524 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/en_align_reg/Q
                         net (fo=8, unplaced)         0.080     1.605    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_calign_0
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.086     0.086    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      1.480     1.648    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_clk_0
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
                         clock pessimism             -0.021     1.627    
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                      0.202     1.829    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                 -0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C                  n/a                      3.195         4.000       0.805      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Fast    FDRE/C                  n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y127  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.281       0.304      GTHE4_CHANNEL_X1Y8     i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s
  To Clock:  rx_out_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s_1
  To Clock:  rx_out_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s_2
  To Clock:  rx_out_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s
  To Clock:  tx_out_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s_1
  To Clock:  tx_out_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s_2
  To Clock:  tx_out_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :        17371  Failing Endpoints,  Worst Slack       -0.304ns,  Total Violation     -714.877ns
PW    :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.409ns (30.454%)  route 0.934ns (69.546%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 6.490 - 4.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.113     0.113    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      2.422     2.665    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.744 r  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]/Q
                         net (fo=15, unplaced)        0.174     2.918    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg__0[0]
                         LUT4 (Prop_LUT4_I1_O)        0.112     3.030 f  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr[9]_i_12/O
                         net (fo=1, unplaced)         0.272     3.302    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr[9]_i_12_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[4])
                                                      0.183     3.485 f  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[9]_i_5/CO[4]
                         net (fo=1, unplaced)         0.225     3.710    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[9]_i_5_n_3
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.745 r  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr[9]_i_1/O
                         net (fo=10, unplaced)        0.263     4.008    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr[9]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.099     4.099    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      2.277     6.490    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]/C
                         clock pessimism              0.030     6.520    
                         clock uncertainty           -0.046     6.474    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.400    i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/gen_lane[0].i_lane/phy_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXDATA[17]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.243%)  route 0.063ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      1.330     1.476    i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/gen_lane[0].i_lane/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/gen_lane[0].i_lane/phy_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.515 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/gen_lane[0].i_lane/phy_data_reg[17]/Q
                         net (fo=1, unplaced)         0.063     1.578    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_data_0[17]
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      1.480     1.647    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_clk_0
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK2
                         clock pessimism             -0.021     1.626    
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[17])
                                                      0.256     1.882    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X1Y11  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.280       0.283      GTHE4_CHANNEL_X1Y8   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.484ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.484ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.542ns  (logic 0.307ns (56.642%)  route 0.235ns (43.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1/CLK
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.307     0.307 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, unplaced)         0.235     0.542    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0[17]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
                         FDRE (Setup_FDRE_C_D)        0.025    10.026    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  9.484    





---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.718ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (MaxDelay Path 10.001ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/Q
                         net (fo=1, unplaced)         0.229     0.308    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.001    10.001    
                         FDRE (Setup_FDRE_C_D)        0.025    10.026    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  9.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.711ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_links_disable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.314ns  (logic 0.079ns (25.159%)  route 0.235ns (74.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable_reg[0]/Q
                         net (fo=3, unplaced)         0.235     0.314    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_links_disable
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_links_disable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_links_disable_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  3.711    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  tx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.307ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]/S
                            (rising edge-triggered cell FDSE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.619ns  (logic 0.228ns (36.834%)  route 0.391ns (63.166%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[0]/Q
                         net (fo=2, unplaced)         0.148     0.227    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0]_9[24]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.376 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[120]_i_1/O
                         net (fo=4, unplaced)         0.243     0.619    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[120]_i_1_n_0
                         FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDSE (Setup_FDSE_C_S)       -0.074     3.926    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  3.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/FSM_sequential_up_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.114ns (14.824%)  route 0.655ns (85.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.406 - 10.001 ) 
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     2.420     2.583    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.662 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, unplaced)       0.273     2.935    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.970 f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_addr[8]_i_2/O
                         net (fo=1828, unplaced)      0.382     3.352    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/p_0_in
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/FSM_sequential_up_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
                         PS8                          0.000    10.001 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105    10.106    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     2.275    12.406    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/s_axi_aclk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/FSM_sequential_up_fsm_reg[0]/C
                         clock pessimism              0.033    12.439    
                         clock uncertainty           -0.130    12.310    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    12.244    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/FSM_sequential_up_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                  8.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.053ns (17.353%)  route 0.252ns (82.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     1.329     1.422    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.461 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, unplaced)       0.135     1.596    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.014     1.610 f  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector[2]_i_1/O
                         net (fo=3, unplaced)         0.117     1.727    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0
                         FDPE                                         f  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=10708, unplaced)     1.474     1.590    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg[0]/C
                         clock pessimism             -0.023     1.567    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.547    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_waddr_int_reg[0]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.079ns (14.630%)  route 0.461ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.114     0.114    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      2.430     2.674    i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.753 f  i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=268, unplaced)       0.461     3.214    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_waddr_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.100     4.100    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      2.285     6.499    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_waddr_int_reg[0]/C
                         clock pessimism              0.031     6.530    
                         clock uncertainty           -0.046     6.483    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.417    i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_waddr_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.600%)  route 0.228ns (85.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.074     0.074    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      1.338     1.485    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.524 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=257, unplaced)       0.228     1.752    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.086     0.086    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=4208, unplaced)      1.483     1.651    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.021     1.630    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.610    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.079ns (14.416%)  route 0.469ns (85.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 6.490 - 4.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.113     0.113    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      2.422     2.665    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.744 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=386, unplaced)       0.469     3.213    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.099     4.099    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      2.277     6.490    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism              0.030     6.520    
                         clock uncertainty           -0.046     6.474    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.408    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.408    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  3.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.039ns (14.360%)  route 0.233ns (85.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.073     0.073    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      1.330     1.476    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.515 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=386, unplaced)       0.233     1.747    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y8   GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.085     0.085    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=9365, unplaced)      1.475     1.642    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.021     1.621    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.601    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.147    





