-- Usefull text
https://surf-vhdl.com/how-to-implement-clock-divider-vhdl/
https://surf-vhdl.com/how-to-implement-fir-filter-in-vhdl/
https://www.allaboutcircuits.com/technical-articles/std-logic-vector-data-type-in-vhdl-code/
https://www.allaboutcircuits.com/technical-articles/review-of-vhdl-signed-unsigned-data-types/
https://www.allaboutcircuits.com/technical-articles/variable-valuable-object-in-sequential-vhdl/
https://www.allaboutcircuits.com/technical-articles/twos-complement-representation-theory-and-examples/
https://www.allaboutcircuits.com/technical-articles/considerations-for-fpga-implementation-of-linear-phase-fir-filters/
https://www.allaboutcircuits.com/technical-articles/pipelined-direct-form-fir-versus-the-transposed-structure/
https://www.allaboutcircuits.com/technical-articles/considerations-for-adding-reset-capability-to-an-fpga-design/
https://www.allaboutcircuits.com/technical-articles/introduction-to-clock-domain-crossing-double-flopping/
https://www.allaboutcircuits.com/technical-articles/introduction-to-distributed-arithmetic/
https://www.allaboutcircuits.com/technical-articles/basic-binary-division-the-algorithm-and-the-vhdl-code/
https://insights.sigasi.com/opinion/jan/vhdls-crown-jewel/
https://vhdlwhiz.com/delta-cycles-explained/
https://vhdlguide.readthedocs.io/en/latest/vhdl/testbench.html
