\doxysection{E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/12-\/\+GPIO输出-\/使用固件库点亮\+LED/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/stm32f10x\+\_\+rcc.h File Reference}
\hypertarget{stm32f10x__rcc_8h}{}\label{stm32f10x__rcc_8h}\index{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/12-\/GPIO输出-\/使用固件库点亮LED/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_rcc.h@{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/12-\/GPIO输出-\/使用固件库点亮LED/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_rcc.h}}


This file contains all the functions prototypes for the RCC firmware library.  


{\ttfamily \#include "{}stm32f10x.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+OFF}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+ON}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+Bypass}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___h_s_e__configuration_ga287bbcafd73d07ec915c2f793301908a}{IS\+\_\+\+RCC\+\_\+\+HSE}}(HSE)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSource\+\_\+\+HSI\+\_\+\+Div2}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div1}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div2}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}{IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+2}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+5}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+7}~((uint32\+\_\+t)0x00140000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+8}~((uint32\+\_\+t)0x00180000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+9}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+10}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+11}~((uint32\+\_\+t)0x00240000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+12}~((uint32\+\_\+t)0x00280000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+13}~((uint32\+\_\+t)0x002\+C0000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+14}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+15}~((uint32\+\_\+t)0x00340000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLMul\+\_\+16}~((uint32\+\_\+t)0x00380000)
\item 
\#define \mbox{\hyperlink{group___p_l_l__multiplication__factor_gaad04edea77632618678f528dcb2b0cd5}{IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+MUL}}(MUL)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSource\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSource\+\_\+\+HSE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLKSource\+\_\+\+PLLCLK}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___system__clock__source_gaae9d6172a72b0a90cb3703aa59258c57}{IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___a_h_b__clock__source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00000500)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x00000600)
\item 
\#define {\bfseries RCC\+\_\+\+HCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___a_p_b1___a_p_b2__clock__source_gab70f1257ea47c1da4def8e351af4d9f2}{IS\+\_\+\+RCC\+\_\+\+PCLK}}(PCLK)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+LSERDY}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+HSERDY}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries RCC\+\_\+\+IT\+\_\+\+CSS}~((uint8\+\_\+t)0x80)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x\+E0) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt__source_ga7a1b771d6d9c2d8346ab58a1f046f6a6}{IS\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x60) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+USBCLKSource\+\_\+\+PLLCLK\+\_\+1\+Div5}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+USBCLKSource\+\_\+\+PLLCLK\+\_\+\+Div1}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___u_s_b___device__clock__source_ga484f7834b5506d9879ed84660c894250}{IS\+\_\+\+RCC\+\_\+\+USBCLK\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+PCLK2\+\_\+\+Div2}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+PCLK2\+\_\+\+Div4}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+PCLK2\+\_\+\+Div6}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+PCLK2\+\_\+\+Div8}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b}{IS\+\_\+\+RCC\+\_\+\+ADCCLK}}(ADCCLK)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+OFF}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries RCC\+\_\+\+LSE\+\_\+\+Bypass}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___l_s_e__configuration_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(LSE)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div128}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___r_t_c__clock__source_gae76a0340b02b5342e756fa0d2112ebf5}{IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+DMA1}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+DMA2}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+SRAM}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+FLITF}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+CRC}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+FSMC}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+AHBPeriph\+\_\+\+SDIO}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFFFFAA8) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+AFIO}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOA}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOB}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOC}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOD}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOE}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOF}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOG}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM15}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM16}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM17}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+FFC00002) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+USB}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+BKP}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+Periph\+\_\+\+CEC}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x81013600) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define {\bfseries RCC\+\_\+\+MCO\+\_\+\+No\+Clock}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries RCC\+\_\+\+MCO\+\_\+\+SYSCLK}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries RCC\+\_\+\+MCO\+\_\+\+HSI}~((uint8\+\_\+t)0x05)
\item 
\#define {\bfseries RCC\+\_\+\+MCO\+\_\+\+HSE}~((uint8\+\_\+t)0x06)
\item 
\#define {\bfseries RCC\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+Div2}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga0c2d4d6aa8881e01b8c06d8816284b73}{IS\+\_\+\+RCC\+\_\+\+MCO}}(MCO)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((uint8\+\_\+t)0x21)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((uint8\+\_\+t)0x31)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((uint8\+\_\+t)0x39)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((uint8\+\_\+t)0x41)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((uint8\+\_\+t)0x61)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((uint8\+\_\+t)0x7A)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+PORRST}~((uint8\+\_\+t)0x7B)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((uint8\+\_\+t)0x7C)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}~((uint8\+\_\+t)0x7D)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}~((uint8\+\_\+t)0x7E)
\item 
\#define {\bfseries RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}~((uint8\+\_\+t)0x7F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa27dea5bb62b26d0881e649770252158}{IS\+\_\+\+RCC\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+CALIBRATION\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 0x1F)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga432b3281546d23345642d55f8670a93d}{RCC\+\_\+\+HSEConfig}} (uint32\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
Error\+Status \mbox{\hyperlink{group___r_c_c___exported___functions_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga0f67634cbe721f2c42f022d2a93229c8}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t RCC\+\_\+\+PLLMul)
\begin{DoxyCompactList}\small\item\em Configures the PLL clock source and multiplication factor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga895b3ff3d143c990f1cd0146aa260081}{RCC\+\_\+\+USBCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+USBCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the USB clock (USBCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gadda89cdb838bf49e5fa10f3f774530a4}{RCC\+\_\+\+ADCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+PCLK2)
\begin{DoxyCompactList}\small\item\em Configures the ADC clock (ADCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gae0b30d8598b8393bdba9c3fefba3a968}{RCC\+\_\+\+AHBPeriph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHBPeriph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5}{RCC\+\_\+\+MCOConfig}} (uint8\+\_\+t RCC\+\_\+\+MCO)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO pin. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___r_c_c___exported___functions_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___r_c_c___exported___functions_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the RCC firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }