<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Sucharith Devaram | Portfolio</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
  <nav>
    <h2 class="logo">Sucharith</h2>
    <ul>
      <li><a href="#about">About</a></li>
      <li><a href="#education">Education</a></li>
      <li><a href="#projects">Projects</a></li>
      <li><a href="#skills">Skills</a></li>
      <li><a href="#experience">Experience</a></li>
      <li><a href="#contact">Contact</a></li>
    </ul>
  </nav>
</header>

<section class="hero">
  <h1 class="fade-in">
    Entry-Level <span>Physical Design & Verification Engineer</span>
  </h1>

  <p class="fade-in delay-1">
    Focused on RTL-to-GDSII flow, functional verification, timing analysis,
    and DFT-aware digital design.
  </p>

  <p class="fade-in delay-2">
    Hands-on experience with industry-standard EDA tools and
    silicon-oriented academic projects.
  </p>

  <div class="hero-buttons fade-in delay-2">
    <a href="resume.pdf" class="btn-outline" download>Download Resume</a>
    <a href="#projects" class="btn">View Projects</a>
  </div>
</section>


<section id="about" class="reveal">
  <h2>About Me</h2>

  <p>
    I am a graduate Electrical & Computer Engineering student with a focused interest in
    <b>Physical Design and Digital Verification</b> for semiconductor systems. My academic
    training and project work are centered around understanding the complete digital design
    flow — from RTL development to synthesis, timing analysis, and testability-aware design.
  </p>

  <p>
    Through hands-on coursework and projects, I have worked with industry-standard EDA tools
    to design, simulate, and analyze digital circuits. My experience includes RTL design in
    Verilog/SystemVerilog, functional verification using simulation-based workflows, scan-based
    DFT concepts, and evaluating power, performance, and area trade-offs.
  </p>

  <p>
    I am actively seeking entry-level opportunities or internships in
    <b>Physical Design or Verification Engineering</b>, where I can contribute to silicon-ready
    designs while continuing to strengthen my understanding of timing closure, layout-aware
    optimization, and robust verification methodologies.
  </p>
</section>


<!-- EDUCATION -->
<section id="education" class="reveal">
  <h2>Education</h2>

  <div class="timeline">

    <div class="timeline-item">
      <div class="timeline-dot"></div>
      <div class="timeline-content">
        <span class="timeline-date">2024 – 2026</span>
        <h3>California State University, Fresno</h3>
        <p>M.S. Electrical & Computer Engineering</p>
        <p>GPA: 3.0 / 4.0</p>
      </div>
    </div>

    <div class="timeline-item">
      <div class="timeline-dot"></div>
      <div class="timeline-content">
        <span class="timeline-date">2020 – 2024</span>
        <h3>Kakatiya Institute of Technology & Science</h3>
        <p>B.Tech Electronics & Communication Engineering</p>
        <p>GPA: 3.5 / 4.0</p>
      </div>
    </div>

  </div>
</section>

<section id="projects" class="reveal">
  <h2>Projects</h2>

  <!-- PROJECT 1 -->
  <div class="project-card">
    <h3>Scan-Based Shift Register Design & Testability Analysis</h3>

    <p><b>Problem:</b><br>
      Design a sequential digital module that is functionally correct and
      testable under manufacturing fault conditions.
    </p>

    <p><b>Approach:</b><br>
      Developed an 8-bit SIPO shift register using Verilog and implemented
      scan-chain based Design-for-Testability using a TCL-driven Synopsys flow.
      Functional verification and ATPG pattern generation were performed using
      industry-standard tools.
    </p>

    <p><b>Outcome:</b><br>
      Achieved 98.72% stuck-at fault coverage using TetraMAX ATPG.
      Analyzed power, performance, area, and test coverage trade-offs at the
      gate level.
    </p>

    <p><b>Skills & Tools:</b><br>
      Verilog, RTL Design, Scan Insertion, ATPG, TetraMAX,
      Synopsys Design Compiler, ModelSim
    </p>
  </div>

  <!-- PROJECT 2 -->
  <div class="project-card">
    <h3>Low-Power & Fault-Tolerant D Flip-Flop Design</h3>

    <p><b>Problem:</b><br>
      Reduce leakage power in sequential elements while maintaining reliable
      operation in sub-45nm CMOS technology.
    </p>

    <p><b>Approach:</b><br>
      Designed a D Flip-Flop using the Modified Self-Voltage Level (SVL)
      technique and integrated parity-based fault detection.
      Performed RTL simulation, synthesis, timing, and power analysis.
    </p>

    <p><b>Outcome:</b><br>
      Demonstrated reduced leakage power compared to conventional designs and
      validated functionality through simulation and transistor-level analysis.
    </p>

    <p><b>Skills & Tools:</b><br>
      Low-Power Design, SVL Technique, Timing Analysis,
      Synopsys Design Compiler, ModelSim, Cadence Virtuoso
    </p>
  </div>

  <!-- PROJECT 3 -->
  <div class="project-card">
    <h3>Multi-Arm Robotic Harvest Optimization (MATLAB)</h3>

    <p><b>Problem:</b><br>
      Optimize coordination between multiple robotic arms to minimize total
      travel distance and improve system efficiency.
    </p>

    <p><b>Approach:</b><br>
      Developed a MATLAB-based optimization model using linear programming
      (VAM–MODI) techniques and evaluated multiple real-time scenarios.
    </p>

    <p><b>Outcome:</b><br>
      Achieved approximately 18% reduction in total travel distance and
      validated scalability through performance analysis.
    </p>

    <p><b>Skills & Tools:</b><br>
      MATLAB, Optimization Algorithms, Performance Analysis
    </p>
  </div>
</section>


<section id="skills" class="reveal">
  <h2>Technical Skills</h2>

  <div class="skills-category">
    <h3>HDL & Programming</h3>
    <div class="skills-grid">
      <span>Verilog</span>
      <span>SystemVerilog</span>
      <span>VHDL</span>
      <span>MATLAB</span>
      <span>Python</span>
    </div>
  </div>

  <div class="skills-category">
    <h3>EDA Tools</h3>
    <div class="skills-grid">
      <span>Synopsys Design Compiler</span>
      <span>TetraMAX</span>
      <span>ModelSim</span>
      <span>Cadence Virtuoso</span>
      <span>Innovus (Exposure)</span>
    </div>
  </div>

  <div class="skills-category">
    <h3>Physical Design & Verification Concepts</h3>
    <div class="skills-grid">
      <span>RTL Design</span>
      <span>Functional Verification</span>
      <span>Timing Analysis</span>
      <span>Scan-Based DFT</span>
      <span>ATPG</span>
      <span>Gate-Level Simulation</span>
      <span>Power-Performance-Area (PPA) Analysis</span>
    </div>
  </div>

  <div class="skills-category">
    <h3>Semiconductor & Testing</h3>
    <div class="skills-grid">
      <span>Sub-45nm CMOS</span>
      <span>Low-Power Design Techniques</span>
      <span>Fault Modeling</span>
      <span>SEM & Impedance Spectroscopy</span>
    </div>
  </div>
</section>


<!-- EXPERIENCE -->
<section id="experience" class="reveal">
  <h2>Experience</h2>

  <div class="timeline">
    <div class="timeline-item">
      <div class="timeline-dot"></div>
      <div class="timeline-content">
        <span class="timeline-date">Jan 2025 – Present</span>
        <h3>Supplemental Instruction Leader (ECE 90)</h3>
        <p>California State University, Fresno</p>
        <ul>
          <li>Led collaborative problem-solving sessions in circuit analysis.</li>
          <li>Developed structured learning materials to improve student understanding.</li>
        </ul>
      </div>
    </div>
  </div>
</section>

<!-- CONTACT -->
<section id="contact" class="reveal">
  <h2>Contact</h2>
  <p>Email: devaramsucharith@mail.fresnostate.edu</p>
  <p>Phone: +1 (559) 293-6056</p>
  <p>Location: Fresno, CA</p>
</section>

<footer>
  <p>© 2026 Sucharith Devaram</p>
</footer>

<script src="script.js"></script>
</body>
</html>


