{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698738858218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698738858218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 01:54:18 2023 " "Processing started: Tue Oct 31 01:54:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698738858218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738858218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738858218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698738858723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698738858724 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "SPIlave.v(55) " "Verilog HDL Event Control warning at SPIlave.v(55): Event Control contains a complex event expression" {  } { { "SPIlave.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 55 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1698738867033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spilave.v 1 1 " "Found 1 design units, including 1 entities, in source file spilave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIlave " "Found entity 1: SPIlave" {  } { { "SPIlave.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698738867035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_module " "Found entity 1: PWM_module" {  } { { "PWM_module.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/PWM_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698738867037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_module " "Found entity 1: BCD_module" {  } { { "BCD_module.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/BCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698738867038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867038 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "WriteToMaster.v(29) " "Verilog HDL Event Control warning at WriteToMaster.v(29): Event Control contains a complex event expression" {  } { { "WriteToMaster.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/WriteToMaster.v" 29 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1698738867040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writetomaster.v 1 1 " "Found 1 design units, including 1 entities, in source file writetomaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteToMaster " "Found entity 1: WriteToMaster" {  } { { "WriteToMaster.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/WriteToMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698738867041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divideclock.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divideclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideClock " "Found entity 1: divideClock" {  } { { "output_files/divideClock.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/divideClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698738867043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spilave.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/spilave.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pwm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pwm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_tb " "Found entity 1: PWM_tb" {  } { { "output_files/PWM_tb.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/PWM_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698738867047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPIlave " "Elaborating entity \"SPIlave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698738867083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideClock divideClock:div0 " "Elaborating entity \"divideClock\" for hierarchy \"divideClock:div0\"" {  } { { "SPIlave.v" "div0" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698738867097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_module PWM_module:pwm1 " "Elaborating entity \"PWM_module\" for hierarchy \"PWM_module:pwm1\"" {  } { { "SPIlave.v" "pwm1" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698738867101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_module BCD_module:bdc1 " "Elaborating entity \"BCD_module\" for hierarchy \"BCD_module:bdc1\"" {  } { { "SPIlave.v" "bdc1" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698738867103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteToMaster WriteToMaster:wtm " "Elaborating entity \"WriteToMaster\" for hierarchy \"WriteToMaster:wtm\"" {  } { { "SPIlave.v" "wtm" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698738867104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698738867601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698738867893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698738867893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698738867924 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698738867924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698738867924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698738867924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698738867939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 01:54:27 2023 " "Processing ended: Tue Oct 31 01:54:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698738867939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698738867939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698738867939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698738867939 ""}
