

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s'
================================================================
* Date:           Sun Nov 14 10:23:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.999|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   22|   21|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |                                                                  |                                                       |  Latency  |  Interval |                   Pipeline                  |
        |                             Instance                             |                         Module                        | min | max | min | max |                     Type                    |
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113  |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s  |   20|   21|   16|   16| loop rewind(delay=0 initiation interval(s)) |
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 3 [1/1] (2.18ns)   --->   "%empty = call { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @_ssdm_op_Read.ap_fifo.volatile.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P(i6* %data_stream_V_data_0_V, i6* %data_stream_V_data_1_V, i6* %data_stream_V_data_2_V, i6* %data_stream_V_data_3_V, i6* %data_stream_V_data_4_V, i6* %data_stream_V_data_5_V, i6* %data_stream_V_data_6_V, i6* %data_stream_V_data_7_V, i6* %data_stream_V_data_8_V, i6* %data_stream_V_data_9_V, i6* %data_stream_V_data_10_V, i6* %data_stream_V_data_11_V, i6* %data_stream_V_data_12_V, i6* %data_stream_V_data_13_V, i6* %data_stream_V_data_14_V, i6* %data_stream_V_data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 3 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 4 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 5 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 6 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 7 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 8 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 9 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 10 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 11 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 12 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 13 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 14 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 15 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 16 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 17 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 18 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 19 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.76ns)   --->   "%call_ret = call fastcc { i16, i16, i16 } @"dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>"(i6 %data_0_V, i6 %data_1_V, i6 %data_2_V, i6 %data_3_V, i6 %data_4_V, i6 %data_5_V, i6 %data_6_V, i6 %data_7_V, i6 %data_8_V, i6 %data_9_V, i6 %data_10_V, i6 %data_11_V, i6 %data_12_V, i6 %data_13_V, i6 %data_14_V, i6 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:41]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.81ns)   --->   "%call_ret = call fastcc { i16, i16, i16 } @"dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>"(i6 %data_0_V, i6 %data_1_V, i6 %data_2_V, i6 %data_3_V, i6 %data_4_V, i6 %data_5_V, i6 %data_6_V, i6 %data_7_V, i6 %data_8_V, i6 %data_9_V, i6 %data_10_V, i6 %data_11_V, i6 %data_12_V, i6 %data_13_V, i6 %data_14_V, i6 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%res_0_V = extractvalue { i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 42 'extractvalue' 'res_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%res_1_V = extractvalue { i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 43 'extractvalue' 'res_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%res_2_V = extractvalue { i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 44 'extractvalue' 'res_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str60) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:54]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16 %res_0_V, i16 %res_1_V, i16 %res_2_V)" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 46 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:66]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w26_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 000]
data_0_V          (extractvalue ) [ 001]
data_1_V          (extractvalue ) [ 001]
data_2_V          (extractvalue ) [ 001]
data_3_V          (extractvalue ) [ 001]
data_4_V          (extractvalue ) [ 001]
data_5_V          (extractvalue ) [ 001]
data_6_V          (extractvalue ) [ 001]
data_7_V          (extractvalue ) [ 001]
data_8_V          (extractvalue ) [ 001]
data_9_V          (extractvalue ) [ 001]
data_10_V         (extractvalue ) [ 001]
data_11_V         (extractvalue ) [ 001]
data_12_V         (extractvalue ) [ 001]
data_13_V         (extractvalue ) [ 001]
data_14_V         (extractvalue ) [ 001]
data_15_V         (extractvalue ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specloopname_ln41 (specloopname ) [ 000]
call_ret          (call         ) [ 000]
res_0_V           (extractvalue ) [ 000]
res_1_V           (extractvalue ) [ 000]
res_2_V           (extractvalue ) [ 000]
specloopname_ln54 (specloopname ) [ 000]
write_ln64        (write        ) [ 000]
ret_ln66          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_stream_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_stream_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_stream_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_stream_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w26_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w26_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="empty_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="96" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="0" index="3" bw="6" slack="0"/>
<pin id="69" dir="0" index="4" bw="6" slack="0"/>
<pin id="70" dir="0" index="5" bw="6" slack="0"/>
<pin id="71" dir="0" index="6" bw="6" slack="0"/>
<pin id="72" dir="0" index="7" bw="6" slack="0"/>
<pin id="73" dir="0" index="8" bw="6" slack="0"/>
<pin id="74" dir="0" index="9" bw="6" slack="0"/>
<pin id="75" dir="0" index="10" bw="6" slack="0"/>
<pin id="76" dir="0" index="11" bw="6" slack="0"/>
<pin id="77" dir="0" index="12" bw="6" slack="0"/>
<pin id="78" dir="0" index="13" bw="6" slack="0"/>
<pin id="79" dir="0" index="14" bw="6" slack="0"/>
<pin id="80" dir="0" index="15" bw="6" slack="0"/>
<pin id="81" dir="0" index="16" bw="6" slack="0"/>
<pin id="82" dir="1" index="17" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln64_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="0" index="3" bw="16" slack="0"/>
<pin id="105" dir="0" index="4" bw="16" slack="0"/>
<pin id="106" dir="0" index="5" bw="16" slack="0"/>
<pin id="107" dir="0" index="6" bw="16" slack="0"/>
<pin id="108" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="48" slack="0"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="0" index="3" bw="6" slack="0"/>
<pin id="118" dir="0" index="4" bw="6" slack="0"/>
<pin id="119" dir="0" index="5" bw="6" slack="0"/>
<pin id="120" dir="0" index="6" bw="6" slack="0"/>
<pin id="121" dir="0" index="7" bw="6" slack="0"/>
<pin id="122" dir="0" index="8" bw="6" slack="0"/>
<pin id="123" dir="0" index="9" bw="6" slack="0"/>
<pin id="124" dir="0" index="10" bw="6" slack="0"/>
<pin id="125" dir="0" index="11" bw="6" slack="0"/>
<pin id="126" dir="0" index="12" bw="6" slack="0"/>
<pin id="127" dir="0" index="13" bw="6" slack="0"/>
<pin id="128" dir="0" index="14" bw="6" slack="0"/>
<pin id="129" dir="0" index="15" bw="6" slack="0"/>
<pin id="130" dir="0" index="16" bw="6" slack="0"/>
<pin id="131" dir="0" index="17" bw="45" slack="0"/>
<pin id="132" dir="1" index="18" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_0_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="96" slack="0"/>
<pin id="137" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_1_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="96" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="data_2_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="96" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_3_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="96" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="data_4_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="96" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_5_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="96" slack="0"/>
<pin id="162" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_6_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="96" slack="0"/>
<pin id="167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_7_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="96" slack="0"/>
<pin id="172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_8_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="96" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_9_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="96" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="data_10_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="96" slack="0"/>
<pin id="187" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_11_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="96" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_11_V/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="data_12_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="96" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_12_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_13_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="96" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_13_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="data_14_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="96" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_14_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_15_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="96" slack="0"/>
<pin id="212" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_15_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="res_0_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="48" slack="0"/>
<pin id="217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_0_V/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="res_1_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="48" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_1_V/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="res_2_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="48" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_2_V/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="data_0_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="235" class="1005" name="data_1_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="data_2_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="245" class="1005" name="data_3_V_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="data_4_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="data_5_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="data_6_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="data_7_V_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="270" class="1005" name="data_8_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="data_9_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="1"/>
<pin id="277" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="data_10_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="data_11_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="1"/>
<pin id="287" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="data_12_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="data_13_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="data_14_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V "/>
</bind>
</comp>

<comp id="305" class="1005" name="data_15_V_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="64" pin=9"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="64" pin=10"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="64" pin=11"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="64" pin=12"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="64" pin=13"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="64" pin=14"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="64" pin=15"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="64" pin=16"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="113" pin=17"/></net>

<net id="138"><net_src comp="64" pin="17"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="143"><net_src comp="64" pin="17"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="148"><net_src comp="64" pin="17"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="153"><net_src comp="64" pin="17"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="158"><net_src comp="64" pin="17"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="113" pin=5"/></net>

<net id="163"><net_src comp="64" pin="17"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="113" pin=6"/></net>

<net id="168"><net_src comp="64" pin="17"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="113" pin=7"/></net>

<net id="173"><net_src comp="64" pin="17"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="113" pin=8"/></net>

<net id="178"><net_src comp="64" pin="17"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="113" pin=9"/></net>

<net id="183"><net_src comp="64" pin="17"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="113" pin=10"/></net>

<net id="188"><net_src comp="64" pin="17"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="113" pin=11"/></net>

<net id="193"><net_src comp="64" pin="17"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="113" pin=12"/></net>

<net id="198"><net_src comp="64" pin="17"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="113" pin=13"/></net>

<net id="203"><net_src comp="64" pin="17"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="113" pin=14"/></net>

<net id="208"><net_src comp="64" pin="17"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="113" pin=15"/></net>

<net id="213"><net_src comp="64" pin="17"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="113" pin=16"/></net>

<net id="218"><net_src comp="113" pin="18"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="223"><net_src comp="113" pin="18"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="100" pin=5"/></net>

<net id="228"><net_src comp="113" pin="18"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="100" pin=6"/></net>

<net id="233"><net_src comp="135" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="238"><net_src comp="140" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="243"><net_src comp="145" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="248"><net_src comp="150" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="253"><net_src comp="155" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="113" pin=5"/></net>

<net id="258"><net_src comp="160" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="113" pin=6"/></net>

<net id="263"><net_src comp="165" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="113" pin=7"/></net>

<net id="268"><net_src comp="170" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="113" pin=8"/></net>

<net id="273"><net_src comp="175" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="113" pin=9"/></net>

<net id="278"><net_src comp="180" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="113" pin=10"/></net>

<net id="283"><net_src comp="185" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="113" pin=11"/></net>

<net id="288"><net_src comp="190" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="113" pin=12"/></net>

<net id="293"><net_src comp="195" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="113" pin=13"/></net>

<net id="298"><net_src comp="200" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="113" pin=14"/></net>

<net id="303"><net_src comp="205" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="113" pin=15"/></net>

<net id="308"><net_src comp="210" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="113" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {2 }
	Port: res_stream_V_data_1_V | {2 }
	Port: res_stream_V_data_2_V | {2 }
 - Input state : 
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_0_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_1_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_2_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_3_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_4_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_5_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_6_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_7_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_8_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_9_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_10_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_11_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_12_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_13_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_14_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : data_stream_V_data_15_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> : w26_V | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		res_0_V : 1
		res_1_V : 1
		res_2_V : 1
		write_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |    3    |  15.921 |   599   |   225   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         empty_read_fu_64                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                      write_ln64_write_fu_100                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          data_0_V_fu_135                         |    0    |    0    |    0    |    0    |
|          |                          data_1_V_fu_140                         |    0    |    0    |    0    |    0    |
|          |                          data_2_V_fu_145                         |    0    |    0    |    0    |    0    |
|          |                          data_3_V_fu_150                         |    0    |    0    |    0    |    0    |
|          |                          data_4_V_fu_155                         |    0    |    0    |    0    |    0    |
|          |                          data_5_V_fu_160                         |    0    |    0    |    0    |    0    |
|          |                          data_6_V_fu_165                         |    0    |    0    |    0    |    0    |
|          |                          data_7_V_fu_170                         |    0    |    0    |    0    |    0    |
|          |                          data_8_V_fu_175                         |    0    |    0    |    0    |    0    |
|extractvalue|                          data_9_V_fu_180                         |    0    |    0    |    0    |    0    |
|          |                         data_10_V_fu_185                         |    0    |    0    |    0    |    0    |
|          |                         data_11_V_fu_190                         |    0    |    0    |    0    |    0    |
|          |                         data_12_V_fu_195                         |    0    |    0    |    0    |    0    |
|          |                         data_13_V_fu_200                         |    0    |    0    |    0    |    0    |
|          |                         data_14_V_fu_205                         |    0    |    0    |    0    |    0    |
|          |                         data_15_V_fu_210                         |    0    |    0    |    0    |    0    |
|          |                          res_0_V_fu_215                          |    0    |    0    |    0    |    0    |
|          |                          res_1_V_fu_220                          |    0    |    0    |    0    |    0    |
|          |                          res_2_V_fu_225                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    3    |  15.921 |   599   |   225   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| data_0_V_reg_230|    6   |
|data_10_V_reg_280|    6   |
|data_11_V_reg_285|    6   |
|data_12_V_reg_290|    6   |
|data_13_V_reg_295|    6   |
|data_14_V_reg_300|    6   |
|data_15_V_reg_305|    6   |
| data_1_V_reg_235|    6   |
| data_2_V_reg_240|    6   |
| data_3_V_reg_245|    6   |
| data_4_V_reg_250|    6   |
| data_5_V_reg_255|    6   |
| data_6_V_reg_260|    6   |
| data_7_V_reg_265|    6   |
| data_8_V_reg_270|    6   |
| data_9_V_reg_275|    6   |
+-----------------+--------+
|      Total      |   96   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p1  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p2  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p3  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p4  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p5  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p6  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p7  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p8  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p9  |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p10 |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p11 |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p12 |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p13 |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p14 |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p15 |   2  |   6  |   12   ||    9    |
| grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113 |  p16 |   2  |   6  |   12   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   192  ||  28.304 ||   144   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   15   |   599  |   225  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   44   |   695  |   369  |
+-----------+--------+--------+--------+--------+
