Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 14:27:16 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.622                                                                           
  Slack (ns):                  0.062                                                                           
  Arrival (ns):                5.000                                                                           
  Required (ns):               4.938                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.684                                                                           
  Slack (ns):                  0.074                                                                           
  Arrival (ns):                5.062                                                                           
  Required (ns):               4.988                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.672                                                                           
  Slack (ns):                  0.075                                                                           
  Arrival (ns):                5.050                                                                           
  Required (ns):               4.975                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.680                                                                           
  Slack (ns):                  0.097                                                                           
  Arrival (ns):                5.051                                                                           
  Required (ns):               4.954                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.673                                                                           
  Slack (ns):                  0.122                                                                           
  Arrival (ns):                5.058                                                                           
  Required (ns):               4.936                                                                           

Path 6
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.125                                                                           
  Arrival (ns):                6.110                                                                           
  Required (ns):               5.985                                                                           

Path 7
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.762                                                                           
  Slack (ns):                  0.128                                                                           
  Arrival (ns):                5.133                                                                           
  Required (ns):               5.005                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.131                                                                           
  Arrival (ns):                6.173                                                                           
  Required (ns):               6.042                                                                           

Path 9
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.690                                                                           
  Slack (ns):                  0.133                                                                           
  Arrival (ns):                5.066                                                                           
  Required (ns):               4.933                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.136                                                                           
  Arrival (ns):                6.113                                                                           
  Required (ns):               5.977                                                                           

Path 11
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.765                                                                           
  Slack (ns):                  0.150                                                                           
  Arrival (ns):                5.142                                                                           
  Required (ns):               4.992                                                                           

Path 12
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[12]
  Delay (ns):                  0.679                                                                           
  Slack (ns):                  0.155                                                                           
  Arrival (ns):                5.057                                                                           
  Required (ns):               4.902                                                                           

Path 13
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[2]
  Delay (ns):                  0.605                                                                           
  Slack (ns):                  0.157                                                                           
  Arrival (ns):                4.989                                                                           
  Required (ns):               4.832                                                                           

Path 14
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[29]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[28]:D
  Delay (ns):                  0.367                                                                           
  Slack (ns):                  0.185                                                                           
  Arrival (ns):                6.159                                                                           
  Required (ns):               5.974                                                                           

Path 15
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.379                                                                           
  Slack (ns):                  0.197                                                                           
  Arrival (ns):                6.178                                                                           
  Required (ns):               5.981                                                                           

Path 16
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.394                                                                           
  Slack (ns):                  0.205                                                                           
  Arrival (ns):                6.186                                                                           
  Required (ns):               5.981                                                                           

Path 17
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[14]
  Delay (ns):                  0.681                                                                           
  Slack (ns):                  0.206                                                                           
  Arrival (ns):                5.057                                                                           
  Required (ns):               4.851                                                                           

Path 18
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.785                                                                           
  Slack (ns):                  0.206                                                                           
  Arrival (ns):                5.162                                                                           
  Required (ns):               4.956                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.399                                                                           
  Slack (ns):                  0.212                                                                           
  Arrival (ns):                6.254                                                                           
  Required (ns):               6.042                                                                           

Path 20
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.387                                                                           
  Slack (ns):                  0.212                                                                           
  Arrival (ns):                6.195                                                                           
  Required (ns):               5.983                                                                           

Path 21
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.415                                                                           
  Slack (ns):                  0.225                                                                           
  Arrival (ns):                6.213                                                                           
  Required (ns):               5.988                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.418                                                                           
  Slack (ns):                  0.228                                                                           
  Arrival (ns):                6.205                                                                           
  Required (ns):               5.977                                                                           

Path 23
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.428                                                                           
  Slack (ns):                  0.234                                                                           
  Arrival (ns):                6.277                                                                           
  Required (ns):               6.043                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.429                                                                           
  Slack (ns):                  0.234                                                                           
  Arrival (ns):                6.284                                                                           
  Required (ns):               6.050                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][31]:D
  Delay (ns):                  0.425                                                                           
  Slack (ns):                  0.238                                                                           
  Arrival (ns):                6.286                                                                           
  Required (ns):               6.048                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.244                                                                           
  Arrival (ns):                6.283                                                                           
  Required (ns):               6.039                                                                           

Path 27
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[4]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[39]:D
  Delay (ns):                  0.435                                                                           
  Slack (ns):                  0.245                                                                           
  Arrival (ns):                6.241                                                                           
  Required (ns):               5.996                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[38]:D
  Delay (ns):                  0.430                                                                           
  Slack (ns):                  0.247                                                                           
  Arrival (ns):                6.236                                                                           
  Required (ns):               5.989                                                                           

Path 29
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.435                                                                           
  Slack (ns):                  0.248                                                                           
  Arrival (ns):                6.287                                                                           
  Required (ns):               6.039                                                                           

Path 30
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.432                                                                           
  Slack (ns):                  0.249                                                                           
  Arrival (ns):                6.249                                                                           
  Required (ns):               6.000                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.249                                                                           
  Arrival (ns):                6.232                                                                           
  Required (ns):               5.983                                                                           

Path 32
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.849                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                5.233                                                                           
  Required (ns):               4.981                                                                           

Path 33
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.433                                                                           
  Slack (ns):                  0.257                                                                           
  Arrival (ns):                6.232                                                                           
  Required (ns):               5.975                                                                           

Path 34
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[6]
  Delay (ns):                  0.800                                                                           
  Slack (ns):                  0.263                                                                           
  Arrival (ns):                5.176                                                                           
  Required (ns):               4.913                                                                           

Path 35
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.449                                                                           
  Slack (ns):                  0.267                                                                           
  Arrival (ns):                6.251                                                                           
  Required (ns):               5.984                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.449                                                                           
  Slack (ns):                  0.267                                                                           
  Arrival (ns):                6.243                                                                           
  Required (ns):               5.976                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.463                                                                           
  Slack (ns):                  0.274                                                                           
  Arrival (ns):                6.250                                                                           
  Required (ns):               5.976                                                                           

Path 38
  From:                        CORESPI_0/USPI/UTXF/wr_pointer_q[0]:CLK
  To:                          CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3]
  Delay (ns):                  0.527                                                                           
  Slack (ns):                  0.275                                                                           
  Arrival (ns):                4.061                                                                           
  Required (ns):               3.786                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.468                                                                           
  Slack (ns):                  0.277                                                                           
  Arrival (ns):                6.277                                                                           
  Required (ns):               6.000                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:D
  Delay (ns):                  0.463                                                                           
  Slack (ns):                  0.280                                                                           
  Arrival (ns):                6.265                                                                           
  Required (ns):               5.985                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[33]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:D
  Delay (ns):                  0.465                                                                           
  Slack (ns):                  0.283                                                                           
  Arrival (ns):                6.259                                                                           
  Required (ns):               5.976                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.463                                                                           
  Slack (ns):                  0.285                                                                           
  Arrival (ns):                6.322                                                                           
  Required (ns):               6.037                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[4]:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.583                                                                           

Path 44
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_clk_base:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.585                                                                           

Path 45
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.585                                                                           

Path 46
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[13]:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.583                                                                           

Path 47
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[10]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.582                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[11]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.574                                                                           

Path 49
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_state[0]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_state[1]:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.586                                                                           

Path 50
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[18]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[18]:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.583                                                                           

Path 51
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[13]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.579                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[10]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[10]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.579                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[20]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[20]:D
  Delay (ns):                  0.303                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.575                                                                           

Path 54
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_clk_base:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.585                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[12]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.582                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[8]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.579                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_2:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.574                                                                           

Path 58
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[17]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_38:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.566                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_1:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.564                                                                           

Path 60
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_clk_base:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.577                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[4]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.858                                                                           
  Required (ns):               3.557                                                                           

Path 62
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_rcosc:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                5.581                                                                           
  Required (ns):               5.280                                                                           

Path 63
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.844                                                                           
  Required (ns):               3.542                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[15]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_15:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.577                                                                           

Path 65
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[13]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.885                                                                           
  Required (ns):               3.582                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[30]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[30]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.574                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[3]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.563                                                                           

Path 68
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[22]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_23:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.566                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[0]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.562                                                                           

Path 70
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[27]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[27]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.574                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[26]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_11:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.566                                                                           

Path 72
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[23]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[23]:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.574                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[3]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.862                                                                           
  Required (ns):               3.557                                                                           

Path 74
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin2:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.567                                                                           

Path 75
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.572                                                                           

Path 76
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[0]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[0]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.887                                                                           
  Required (ns):               3.581                                                                           

Path 77
  From:                        CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.565                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[5]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.564                                                                           

Path 79
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_inst[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_inst[13]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.550                                                                           

Path 80
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.851                                                                           
  Required (ns):               3.545                                                                           

Path 81
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin3:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.560                                                                           

Path 82
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[12]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_53:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.559                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[16]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[23]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.889                                                                           
  Required (ns):               3.582                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.489                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                6.288                                                                           
  Required (ns):               5.981                                                                           

Path 85
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[3]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.560                                                                           

Path 86
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_ctrl_wxd:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_ctrl_wxd:D
  Delay (ns):                  0.327                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.574                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/dbRespReg_data[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.fifoMem[0][24]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.569                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[22]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[22]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.889                                                                           
  Required (ns):               3.581                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_3:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.566                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[29]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[29]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.890                                                                           
  Required (ns):               3.582                                                                           

Path 91
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[11]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.573                                                                           

Path 92
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[20]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.573                                                                           

Path 93
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[4]:D
  Delay (ns):                  0.329                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.890                                                                           
  Required (ns):               3.581                                                                           

Path 94
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q2:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                4.682                                                                           
  Required (ns):               4.373                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                6.299                                                                           
  Required (ns):               5.989                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[5]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.554                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[24]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_17:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.557                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[26]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[26]:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.568                                                                           

Path 99
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.494                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                6.311                                                                           
  Required (ns):               6.000                                                                           

Path 100
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.564                                                                           

