{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 10:37:32 2012 " "Info: Processing started: Tue Nov 27 10:37:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MARC2_DE2 -c CPU_chip " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MARC2_DE2 -c CPU_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info (12022): Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info (12023): Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bit-reg16bit " "Info (12022): Found design unit 1: reg16bit-reg16bit" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/reg16bit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Info (12023): Found entity 1: reg16bit" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/reg16bit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file function_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_unit-function_unit " "Info (12022): Found design unit 1: function_unit-function_unit" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Info (12023): Found entity 1: function_unit" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_MARC1-dataflow " "Info (12022): Found design unit 1: DP_MARC1-dataflow" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DP_MARC1 " "Info (12023): Found entity 1: DP_MARC1" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MARC1-it " "Info (12022): Found design unit 1: CPU_MARC1-it" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MARC1 " "Info (12023): Found entity 1: CPU_MARC1" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_chip.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_chip-Behavioral " "Info (12022): Found design unit 1: CPU_chip-Behavioral" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_chip " "Info (12023): Found entity 1: CPU_chip" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator controlunit.vhd(149) " "Error (10500): VHDL syntax error at controlunit.vhd(149) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file controlunit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refreshcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file refreshcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refreshcounter-SYN " "Info (12022): Found design unit 1: refreshcounter-SYN" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/refreshcounter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 refreshcounter " "Info (12023): Found entity 1: refreshcounter" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/refreshcounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file systemram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemram-SYN " "Info (12022): Found design unit 1: systemram-SYN" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 systemram " "Info (12023): Found entity 1: systemram" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemrom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file systemrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemrom-SYN " "Info (12022): Found design unit 1: systemrom-SYN" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 systemrom " "Info (12023): Found entity 1: systemrom" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Error: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 10:37:34 2012 " "Error: Processing ended: Tue Nov 27 10:37:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
