Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
