# Reading pref.tcl
# do circuito_LT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:18 on Mar 23,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_LT
# -- Compiling architecture arq of circuito_LT
# End time: 21:33:18 on Mar 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/tb_circuito_LT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:18 on Mar 23,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/tb_circuito_LT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_circuito_LT
# -- Compiling architecture tb_arq of tb_circuito_LT
# -- Loading entity circuito_LT
# End time: 21:33:18 on Mar 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_circuito_LT
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_circuito_LT 
# Start time: 21:33:19 on Mar 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_circuito_lt(tb_arq)
# Loading work.circuito_lt(arq)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 21:37:35 on Mar 23,2023, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
