{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679956594202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679956594205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:36:34 2023 " "Processing started: Mon Mar 27 16:36:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679956594205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956594205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956594205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679956594884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679956594884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_10to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_10to1 " "Found entity 1: mux_10to1" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/mux_10to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603609 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate_single " "Found entity 2: xor_gate_single" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/xor_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603609 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate_single " "Found entity 2: or_gate_single" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/or_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file not_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/not_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603614 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate_single " "Found entity 2: not_gate_single" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/not_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603617 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_single " "Found entity 2: and_gate_single" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/and_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_2_3 " "Found entity 1: deco_2_3" {  } { { "deco_2_4.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/deco_2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbits " "Found entity 1: adder_nbits" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/adder_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor " "Found entity 1: full_substractor" {  } { { "full_substractor.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/full_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_nbits " "Found entity 1: shifter_nbits" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/shifter_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_input " "Found entity 1: register_input" {  } { { "register_input.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_output " "Found entity 1: register_output" {  } { { "register_output.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargatop.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargatop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaTop " "Found entity 1: RegistroCargaTop" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaTest " "Found entity 1: RegistroCargaTest" {  } { { "RegistroCargaTest.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679956603645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistroCargaTop " "Elaborating entity \"RegistroCargaTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679956603688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_input register_input:regIn " "Elaborating entity \"register_input\" for hierarchy \"register_input:regIn\"" {  } { { "RegistroCargaTop.sv" "regIn" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:DUT " "Elaborating entity \"ALU\" for hierarchy \"ALU:DUT\"" {  } { { "RegistroCargaTop.sv" "DUT" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_converter ALU:DUT\|display_converter:hex_converter " "Elaborating entity \"display_converter\" for hierarchy \"ALU:DUT\|display_converter:hex_converter\"" {  } { { "ALU.sv" "hex_converter" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_10to1 ALU:DUT\|mux_10to1:muxresult " "Elaborating entity \"mux_10to1\" for hierarchy \"ALU:DUT\|mux_10to1:muxresult\"" {  } { { "ALU.sv" "muxresult" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbits ALU:DUT\|adder_nbits:adder " "Elaborating entity \"adder_nbits\" for hierarchy \"ALU:DUT\|adder_nbits:adder\"" {  } { { "ALU.sv" "adder" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(28) " "Verilog HDL assignment warning at adder_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/adder_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679956603771 "|RegistroCargaTop|ALU:DUT|adder_nbits:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(31) " "Verilog HDL assignment warning at adder_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/adder_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679956603772 "|RegistroCargaTop|ALU:DUT|adder_nbits:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:DUT\|adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"ALU:DUT\|adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "adder_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/adder_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_nbits ALU:DUT\|substractor_nbits:substractor " "Elaborating entity \"substractor_nbits\" for hierarchy \"ALU:DUT\|substractor_nbits:substractor\"" {  } { { "ALU.sv" "substractor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(28) " "Verilog HDL assignment warning at substractor_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/substractor_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679956603776 "|RegistroCargaTop|ALU:DUT|substractor_nbits:substractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(31) " "Verilog HDL assignment warning at substractor_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/substractor_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679956603776 "|RegistroCargaTop|ALU:DUT|substractor_nbits:substractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor ALU:DUT\|substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_substractor\" for hierarchy \"ALU:DUT\|substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f\"" {  } { { "substractor_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/substractor_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_module ALU:DUT\|not_module:notmodule " "Elaborating entity \"not_module\" for hierarchy \"ALU:DUT\|not_module:notmodule\"" {  } { { "ALU.sv" "notmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_single ALU:DUT\|not_module:notmodule\|not_gate_single:generate_bit_to_bit\[0\].notgate " "Elaborating entity \"not_gate_single\" for hierarchy \"ALU:DUT\|not_module:notmodule\|not_gate_single:generate_bit_to_bit\[0\].notgate\"" {  } { { "not_module.sv" "generate_bit_to_bit\[0\].notgate" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/not_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module ALU:DUT\|and_module:andmodule " "Elaborating entity \"and_module\" for hierarchy \"ALU:DUT\|and_module:andmodule\"" {  } { { "ALU.sv" "andmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_single ALU:DUT\|and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand " "Elaborating entity \"and_gate_single\" for hierarchy \"ALU:DUT\|and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand\"" {  } { { "and_module.sv" "generate_bit_to_bit\[0\].gateand" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/and_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module ALU:DUT\|or_module:ormodule " "Elaborating entity \"or_module\" for hierarchy \"ALU:DUT\|or_module:ormodule\"" {  } { { "ALU.sv" "ormodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_single ALU:DUT\|or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor " "Elaborating entity \"or_gate_single\" for hierarchy \"ALU:DUT\|or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor\"" {  } { { "or_module.sv" "generate_bit_to_bit\[0\].gateor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/or_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module ALU:DUT\|xor_module:xormodule " "Elaborating entity \"xor_module\" for hierarchy \"ALU:DUT\|xor_module:xormodule\"" {  } { { "ALU.sv" "xormodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_single ALU:DUT\|xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor " "Elaborating entity \"xor_gate_single\" for hierarchy \"ALU:DUT\|xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor\"" {  } { { "xor_module.sv" "generate_bit_to_bit\[0\].gatexor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/xor_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_nbits ALU:DUT\|shifter_nbits:shifter " "Elaborating entity \"shifter_nbits\" for hierarchy \"ALU:DUT\|shifter_nbits:shifter\"" {  } { { "ALU.sv" "shifter" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shifter_nbits.sv(52) " "Verilog HDL assignment warning at shifter_nbits.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/shifter_nbits.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679956603794 "|RegistroCargaTop|ALU:DUT|shifter_nbits:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_2_3 ALU:DUT\|shifter_nbits:shifter\|deco_2_3:deco " "Elaborating entity \"deco_2_3\" for hierarchy \"ALU:DUT\|shifter_nbits:shifter\|deco_2_3:deco\"" {  } { { "shifter_nbits.sv" "deco" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/shifter_nbits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_output register_output:regOut " "Elaborating entity \"register_output\" for hierarchy \"register_output:regOut\"" {  } { { "RegistroCargaTop.sv" "regOut" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956603796 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regOutput register_output.sv(7) " "Verilog HDL Always Construct warning at register_output.sv(7): inferring latch(es) for variable \"regOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "register_output.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_output.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679956603799 "|RegistroCargaTop|register_output:regOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOutput\[0\] register_output.sv(7) " "Inferred latch for \"regOutput\[0\]\" at register_output.sv(7)" {  } { { "register_output.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_output.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603799 "|RegistroCargaTop|register_output:regOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOutput\[1\] register_output.sv(7) " "Inferred latch for \"regOutput\[1\]\" at register_output.sv(7)" {  } { { "register_output.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_output.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603799 "|RegistroCargaTop|register_output:regOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOutput\[2\] register_output.sv(7) " "Inferred latch for \"regOutput\[2\]\" at register_output.sv(7)" {  } { { "register_output.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_output.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603799 "|RegistroCargaTop|register_output:regOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOutput\[3\] register_output.sv(7) " "Inferred latch for \"regOutput\[3\]\" at register_output.sv(7)" {  } { { "register_output.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/register_output.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956603799 "|RegistroCargaTop|register_output:regOut"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679956604485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_reg\[0\] GND " "Pin \"output_reg\[0\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679956604541 "|RegistroCargaTop|output_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_reg\[1\] GND " "Pin \"output_reg\[1\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679956604541 "|RegistroCargaTop|output_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_reg\[2\] GND " "Pin \"output_reg\[2\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679956604541 "|RegistroCargaTop|output_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_reg\[3\] GND " "Pin \"output_reg\[3\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679956604541 "|RegistroCargaTop|output_reg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679956604541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679956604635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679956605013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679956605013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679956605056 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679956605056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679956605056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679956605056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679956605074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:36:45 2023 " "Processing ended: Mon Mar 27 16:36:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679956605074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679956605074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679956605074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679956605074 ""}
