

================================================================
== Vivado HLS Report for 'write_byte_array_1'
================================================================
* Date:           Sun Mar 15 20:18:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.322|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         3|          -|          -|    12|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     44|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      32|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|    119|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_140_p2         |     +    |      0|  0|  15|           6|           3|
    |icmp_ln22_fu_96_p2  |   icmp   |      0|  0|  11|           6|           6|
    |or_ln24_fu_107_p2   |    or    |      0|  0|   6|           6|           1|
    |or_ln25_fu_118_p2   |    or    |      0|  0|   6|           6|           2|
    |or_ln26_fu_129_p2   |    or    |      0|  0|   6|           6|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  44|          30|          14|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  27|          5|    1|          5|
    |data_address0                      |  15|          3|    6|         18|
    |data_address1                      |  15|          3|    6|         18|
    |i_0_reg_84                         |   9|          2|    6|         12|
    |stream_ap_uint_32_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  75|         15|   20|         55|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |data_load_4_reg_170  |  8|   0|    8|          0|
    |data_load_reg_175    |  8|   0|    8|          0|
    |i_0_reg_84           |  6|   0|    6|          0|
    |i_reg_190            |  6|   0|    6|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 32|   0|   32|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |   write_byte_array.1  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |   write_byte_array.1  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |   write_byte_array.1  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |   write_byte_array.1  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |   write_byte_array.1  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |   write_byte_array.1  | return value |
|stream_ap_uint_32_V_V_TDATA   | out |   32|    axis    | stream_ap_uint_32_V_V |    pointer   |
|stream_ap_uint_32_V_V_TVALID  | out |    1|    axis    | stream_ap_uint_32_V_V |    pointer   |
|stream_ap_uint_32_V_V_TREADY  |  in |    1|    axis    | stream_ap_uint_32_V_V |    pointer   |
|data_address0                 | out |    6|  ap_memory |          data         |     array    |
|data_ce0                      | out |    1|  ap_memory |          data         |     array    |
|data_q0                       |  in |    8|  ap_memory |          data         |     array    |
|data_address1                 | out |    6|  ap_memory |          data         |     array    |
|data_ce1                      | out |    1|  ap_memory |          data         |     array    |
|data_q1                       |  in |    8|  ap_memory |          data         |     array    |
+------------------------------+-----+-----+------------+-----------------------+--------------+

