# Verilog Language
## Basics
* [Simple wire](3/3.md)
* [Four wires](4/4.md)
* [Inverter](5/5.md)
* [AND gate](6/6.md)
* [NOR gate](7/7.md)
* [XNOR gate](8/8.md)
* [Declaring wires](9/9.md)
* [7458 chip](10/10.md)

## Vectors
* Vectors
* Vectors in more detail
* Vector part select
* Bitwise operators
* Four-input gates
* Vector concatenation operator
* Vector reversal 1
* Replication operator
* More replication
