# Simple Combinational Logic Example in Verilog

```bash
make compile simulate
```