{"vcs1":{"timestamp_begin":1681474601.603067572, "rt":1.17, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681474602.811272505, "rt":0.83, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681474603.665900554, "rt":0.58, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681474601.302580267}
{"VCS_COMP_START_TIME": 1681474601.302580267}
{"VCS_COMP_END_TIME": 1681474604.881478705}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 239064}}
