{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 13:44:25 2011 " "Info: Processing started: Thu Oct 20 13:44:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off keyboard_interface -c keyboard_interface --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off keyboard_interface -c keyboard_interface --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "9 " "Warning: Found combinational loop of 9 nodes" { { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Equal2~15 " "Warning: Node \"ps2_rec:rec\|Equal2~15\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 94 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Selector10~294 " "Warning: Node \"ps2_rec:rec\|Selector10~294\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Selector11~173 " "Warning: Node \"ps2_rec:rec\|Selector11~173\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Add0~110 " "Warning: Node \"ps2_rec:rec\|Add0~110\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Add0~109 " "Warning: Node \"ps2_rec:rec\|Add0~109\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Selector10~295 " "Warning: Node \"ps2_rec:rec\|Selector10~295\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Selector13~187 " "Warning: Node \"ps2_rec:rec\|Selector13~187\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Add0~111 " "Warning: Node \"ps2_rec:rec\|Add0~111\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "ps2_rec:rec\|Selector12~174 " "Warning: Node \"ps2_rec:rec\|Selector12~174\"" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 94 -1 0 } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 129 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ps2_rec:rec\|current_state.done " "Info: Detected ripple clock \"ps2_rec:rec\|current_state.done\" as buffer" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_rec:rec\|current_state.done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ps2_rec:rec\|current_filter\[7\] register ps2_rec:rec\|current_state.receive 110.28 MHz 9.068 ns Internal " "Info: Clock \"clock\" has Internal fmax of 110.28 MHz between source register \"ps2_rec:rec\|current_filter\[7\]\" and destination register \"ps2_rec:rec\|current_state.receive\" (period= 9.068 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.854 ns + Longest register register " "Info: + Longest register to register delay is 8.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_rec:rec\|current_filter\[7\] 1 REG LCFF_X31_Y33_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y33_N23; Fanout = 3; REG Node = 'ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 0.466 ns ps2_rec:rec\|Equal1~58 2 COMB LCCOMB_X31_Y33_N16 1 " "Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X31_Y33_N16; Fanout = 1; COMB Node = 'ps2_rec:rec\|Equal1~58'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { ps2_rec:rec|current_filter[7] ps2_rec:rec|Equal1~58 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.393 ns) 1.303 ns ps2_rec:rec\|Equal1~60 3 COMB LCCOMB_X31_Y33_N30 3 " "Info: 3: + IC(0.444 ns) + CELL(0.393 ns) = 1.303 ns; Loc. = LCCOMB_X31_Y33_N30; Fanout = 3; COMB Node = 'ps2_rec:rec\|Equal1~60'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { ps2_rec:rec|Equal1~58 ps2_rec:rec|Equal1~60 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.420 ns) 2.870 ns ps2_rec:rec\|process2~0 4 COMB LCCOMB_X31_Y33_N6 10 " "Info: 4: + IC(1.147 ns) + CELL(0.420 ns) = 2.870 ns; Loc. = LCCOMB_X31_Y33_N6; Fanout = 10; COMB Node = 'ps2_rec:rec\|process2~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { ps2_rec:rec|Equal1~60 ps2_rec:rec|process2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.298 ns) 8.168 ns ps2_rec:rec\|Equal2~15 5 COMB LOOP LCCOMB_X31_Y33_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(5.298 ns) = 8.168 ns; Loc. = LCCOMB_X31_Y33_N8; Fanout = 3; COMB LOOP Node = 'ps2_rec:rec\|Equal2~15'" { { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector11~173 LCCOMB_X30_Y33_N2 " "Info: Loc. = LCCOMB_X30_Y33_N2; Node \"ps2_rec:rec\|Selector11~173\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector11~173 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Equal2~15 LCCOMB_X31_Y33_N8 " "Info: Loc. = LCCOMB_X31_Y33_N8; Node \"ps2_rec:rec\|Equal2~15\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Equal2~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector12~174 LCCOMB_X30_Y33_N14 " "Info: Loc. = LCCOMB_X30_Y33_N14; Node \"ps2_rec:rec\|Selector12~174\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector12~174 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector10~295 LCCOMB_X30_Y33_N20 " "Info: Loc. = LCCOMB_X30_Y33_N20; Node \"ps2_rec:rec\|Selector10~295\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~295 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Add0~111 LCCOMB_X30_Y33_N0 " "Info: Loc. = LCCOMB_X30_Y33_N0; Node \"ps2_rec:rec\|Add0~111\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~111 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector10~294 LCCOMB_X30_Y33_N30 " "Info: Loc. = LCCOMB_X30_Y33_N30; Node \"ps2_rec:rec\|Selector10~294\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~294 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Add0~109 LCCOMB_X30_Y33_N8 " "Info: Loc. = LCCOMB_X30_Y33_N8; Node \"ps2_rec:rec\|Add0~109\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~109 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector13~187 LCCOMB_X30_Y33_N26 " "Info: Loc. = LCCOMB_X30_Y33_N26; Node \"ps2_rec:rec\|Selector13~187\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector13~187 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Add0~110 LCCOMB_X30_Y33_N12 " "Info: Loc. = LCCOMB_X30_Y33_N12; Node \"ps2_rec:rec\|Add0~110\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~110 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector11~173 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Equal2~15 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 94 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector12~174 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~295 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~111 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 129 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~294 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~109 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector13~187 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~110 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { ps2_rec:rec|process2~0 ps2_rec:rec|Equal2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 8.770 ns ps2_rec:rec\|current_state.receive~152 6 COMB LCCOMB_X31_Y33_N2 1 " "Info: 6: + IC(0.452 ns) + CELL(0.150 ns) = 8.770 ns; Loc. = LCCOMB_X31_Y33_N2; Fanout = 1; COMB Node = 'ps2_rec:rec\|current_state.receive~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { ps2_rec:rec|Equal2~15 ps2_rec:rec|current_state.receive~152 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.854 ns ps2_rec:rec\|current_state.receive 7 REG LCFF_X31_Y33_N3 8 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.854 ns; Loc. = LCFF_X31_Y33_N3; Fanout = 8; REG Node = 'ps2_rec:rec\|current_state.receive'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ps2_rec:rec|current_state.receive~152 ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.495 ns ( 73.36 % ) " "Info: Total cell delay = 6.495 ns ( 73.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.359 ns ( 26.64 % ) " "Info: Total interconnect delay = 2.359 ns ( 26.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { ps2_rec:rec|current_filter[7] ps2_rec:rec|Equal1~58 ps2_rec:rec|Equal1~60 ps2_rec:rec|process2~0 ps2_rec:rec|Equal2~15 ps2_rec:rec|current_state.receive~152 ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { ps2_rec:rec|current_filter[7] {} ps2_rec:rec|Equal1~58 {} ps2_rec:rec|Equal1~60 {} ps2_rec:rec|process2~0 {} ps2_rec:rec|Equal2~15 {} ps2_rec:rec|current_state.receive~152 {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.316ns 0.444ns 1.147ns 0.000ns 0.452ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.420ns 5.298ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.695 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns ps2_rec:rec\|current_state.receive 3 REG LCFF_X31_Y33_N3 8 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X31_Y33_N3; Fanout = 8; REG Node = 'ps2_rec:rec\|current_state.receive'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.695 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X31_Y33_N23 3 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X31_Y33_N23; Fanout = 3; REG Node = 'ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clock~clkctrl ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { ps2_rec:rec|current_filter[7] ps2_rec:rec|Equal1~58 ps2_rec:rec|Equal1~60 ps2_rec:rec|process2~0 ps2_rec:rec|Equal2~15 ps2_rec:rec|current_state.receive~152 ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { ps2_rec:rec|current_filter[7] {} ps2_rec:rec|Equal1~58 {} ps2_rec:rec|Equal1~60 {} ps2_rec:rec|process2~0 {} ps2_rec:rec|Equal2~15 {} ps2_rec:rec|current_state.receive~152 {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.316ns 0.444ns 1.147ns 0.000ns 0.452ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.420ns 5.298ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps2_rec:rec\|current_data\[1\] hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] clock 2.544 ns " "Info: Found hold time violation between source  pin or register \"ps2_rec:rec\|current_data\[1\]\" and destination pin or register \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" for clock \"clock\" (Hold time is 2.544 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.382 ns + Largest " "Info: + Largest clock skew is 3.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.076 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.787 ns) 3.767 ns ps2_rec:rec\|current_state.done 2 REG LCFF_X30_Y33_N19 3 " "Info: 2: + IC(1.981 ns) + CELL(0.787 ns) = 3.767 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 3; REG Node = 'ps2_rec:rec\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.000 ns) 4.568 ns ps2_rec:rec\|current_state.done~clkctrl 3 COMB CLKCTRL_G10 2 " "Info: 3: + IC(0.801 ns) + CELL(0.000 ns) = 4.568 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'ps2_rec:rec\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.150 ns) 6.076 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] 4 REG LCCOMB_X30_Y33_N22 2 " "Info: 4: + IC(1.358 ns) + CELL(0.150 ns) = 6.076 ns; Loc. = LCCOMB_X30_Y33_N22; Fanout = 2; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 31.86 % ) " "Info: Total cell delay = 1.936 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 68.14 % ) " "Info: Total interconnect delay = 4.140 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] {} } { 0.000ns 0.000ns 1.981ns 0.801ns 1.358ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns ps2_rec:rec\|current_data\[1\] 3 REG LCFF_X30_Y33_N25 3 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y33_N25; Fanout = 3; REG Node = 'ps2_rec:rec\|current_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] {} } { 0.000ns 0.000ns 1.981ns 0.801ns 1.358ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.588 ns - Shortest register register " "Info: - Shortest register to register delay is 0.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_rec:rec\|current_data\[1\] 1 REG LCFF_X30_Y33_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N25; Fanout = 3; REG Node = 'ps2_rec:rec\|current_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.271 ns) 0.588 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] 2 REG LCCOMB_X30_Y33_N22 2 " "Info: 2: + IC(0.317 ns) + CELL(0.271 ns) = 0.588 ns; Loc. = LCCOMB_X30_Y33_N22; Fanout = 2; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ps2_rec:rec|current_data[1] hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.271 ns ( 46.09 % ) " "Info: Total cell delay = 0.271 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 53.91 % ) " "Info: Total interconnect delay = 0.317 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ps2_rec:rec|current_data[1] hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.588 ns" { ps2_rec:rec|current_data[1] {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] {} } { 0.000ns 0.317ns } { 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 47 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] {} } { 0.000ns 0.000ns 1.981ns 0.801ns 1.358ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ps2_rec:rec|current_data[1] hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.588 ns" { ps2_rec:rec|current_data[1] {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0] {} } { 0.000ns 0.317ns } { 0.000ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ps2_rec:rec\|current_state.receive en clock 6.223 ns register " "Info: tsu for register \"ps2_rec:rec\|current_state.receive\" (data pin = \"en\", clock pin = \"clock\") is 6.223 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.954 ns + Longest pin register " "Info: + Longest pin to register delay is 8.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns en 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'en'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.420 ns) 2.064 ns ps2_rec:rec\|Selector10~292 2 COMB LCCOMB_X31_Y33_N20 1 " "Info: 2: + IC(0.665 ns) + CELL(0.420 ns) = 2.064 ns; Loc. = LCCOMB_X31_Y33_N20; Fanout = 1; COMB Node = 'ps2_rec:rec\|Selector10~292'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { en ps2_rec:rec|Selector10~292 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 2.780 ns ps2_rec:rec\|Selector10~293 3 COMB LCCOMB_X31_Y33_N0 9 " "Info: 3: + IC(0.278 ns) + CELL(0.438 ns) = 2.780 ns; Loc. = LCCOMB_X31_Y33_N0; Fanout = 9; COMB Node = 'ps2_rec:rec\|Selector10~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { ps2_rec:rec|Selector10~292 ps2_rec:rec|Selector10~293 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.488 ns) 8.268 ns ps2_rec:rec\|Equal2~15 4 COMB LOOP LCCOMB_X31_Y33_N8 3 " "Info: 4: + IC(0.000 ns) + CELL(5.488 ns) = 8.268 ns; Loc. = LCCOMB_X31_Y33_N8; Fanout = 3; COMB LOOP Node = 'ps2_rec:rec\|Equal2~15'" { { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector11~173 LCCOMB_X30_Y33_N2 " "Info: Loc. = LCCOMB_X30_Y33_N2; Node \"ps2_rec:rec\|Selector11~173\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector11~173 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Equal2~15 LCCOMB_X31_Y33_N8 " "Info: Loc. = LCCOMB_X31_Y33_N8; Node \"ps2_rec:rec\|Equal2~15\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Equal2~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector12~174 LCCOMB_X30_Y33_N14 " "Info: Loc. = LCCOMB_X30_Y33_N14; Node \"ps2_rec:rec\|Selector12~174\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector12~174 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector10~295 LCCOMB_X30_Y33_N20 " "Info: Loc. = LCCOMB_X30_Y33_N20; Node \"ps2_rec:rec\|Selector10~295\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~295 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Add0~111 LCCOMB_X30_Y33_N0 " "Info: Loc. = LCCOMB_X30_Y33_N0; Node \"ps2_rec:rec\|Add0~111\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~111 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector10~294 LCCOMB_X30_Y33_N30 " "Info: Loc. = LCCOMB_X30_Y33_N30; Node \"ps2_rec:rec\|Selector10~294\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~294 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Add0~109 LCCOMB_X30_Y33_N8 " "Info: Loc. = LCCOMB_X30_Y33_N8; Node \"ps2_rec:rec\|Add0~109\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~109 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Selector13~187 LCCOMB_X30_Y33_N26 " "Info: Loc. = LCCOMB_X30_Y33_N26; Node \"ps2_rec:rec\|Selector13~187\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector13~187 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "ps2_rec:rec\|Add0~110 LCCOMB_X30_Y33_N12 " "Info: Loc. = LCCOMB_X30_Y33_N12; Node \"ps2_rec:rec\|Add0~110\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~110 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector11~173 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Equal2~15 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 94 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector12~174 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~295 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~111 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 129 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector10~294 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~109 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Selector13~187 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|Add0~110 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { ps2_rec:rec|Selector10~293 ps2_rec:rec|Equal2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 8.870 ns ps2_rec:rec\|current_state.receive~152 5 COMB LCCOMB_X31_Y33_N2 1 " "Info: 5: + IC(0.452 ns) + CELL(0.150 ns) = 8.870 ns; Loc. = LCCOMB_X31_Y33_N2; Fanout = 1; COMB Node = 'ps2_rec:rec\|current_state.receive~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { ps2_rec:rec|Equal2~15 ps2_rec:rec|current_state.receive~152 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.954 ns ps2_rec:rec\|current_state.receive 6 REG LCFF_X31_Y33_N3 8 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.954 ns; Loc. = LCFF_X31_Y33_N3; Fanout = 8; REG Node = 'ps2_rec:rec\|current_state.receive'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ps2_rec:rec|current_state.receive~152 ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.559 ns ( 84.42 % ) " "Info: Total cell delay = 7.559 ns ( 84.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 15.58 % ) " "Info: Total interconnect delay = 1.395 ns ( 15.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.954 ns" { en ps2_rec:rec|Selector10~292 ps2_rec:rec|Selector10~293 ps2_rec:rec|Equal2~15 ps2_rec:rec|current_state.receive~152 ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.954 ns" { en {} en~combout {} ps2_rec:rec|Selector10~292 {} ps2_rec:rec|Selector10~293 {} ps2_rec:rec|Equal2~15 {} ps2_rec:rec|current_state.receive~152 {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.665ns 0.278ns 0.000ns 0.452ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.438ns 5.488ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.695 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns ps2_rec:rec\|current_state.receive 3 REG LCFF_X31_Y33_N3 8 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X31_Y33_N3; Fanout = 8; REG Node = 'ps2_rec:rec\|current_state.receive'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.954 ns" { en ps2_rec:rec|Selector10~292 ps2_rec:rec|Selector10~293 ps2_rec:rec|Equal2~15 ps2_rec:rec|current_state.receive~152 ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.954 ns" { en {} en~combout {} ps2_rec:rec|Selector10~292 {} ps2_rec:rec|Selector10~293 {} ps2_rec:rec|Equal2~15 {} ps2_rec:rec|current_state.receive~152 {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.665ns 0.278ns 0.000ns 0.452ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.438ns 5.488ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clock clock~clkctrl ps2_rec:rec|current_state.receive } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clock {} clock~combout {} clock~clkctrl {} ps2_rec:rec|current_state.receive {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock display\[10\] hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] 12.218 ns register " "Info: tco from clock \"clock\" to destination pin \"display\[10\]\" through register \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is 12.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.076 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.787 ns) 3.767 ns ps2_rec:rec\|current_state.done 2 REG LCFF_X30_Y33_N19 3 " "Info: 2: + IC(1.981 ns) + CELL(0.787 ns) = 3.767 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 3; REG Node = 'ps2_rec:rec\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.000 ns) 4.568 ns ps2_rec:rec\|current_state.done~clkctrl 3 COMB CLKCTRL_G10 2 " "Info: 3: + IC(0.801 ns) + CELL(0.000 ns) = 4.568 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'ps2_rec:rec\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.150 ns) 6.076 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] 4 REG LCCOMB_X30_Y33_N28 6 " "Info: 4: + IC(1.358 ns) + CELL(0.150 ns) = 6.076 ns; Loc. = LCCOMB_X30_Y33_N28; Fanout = 6; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 31.86 % ) " "Info: Total cell delay = 1.936 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 68.14 % ) " "Info: Total interconnect delay = 4.140 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] {} } { 0.000ns 0.000ns 1.981ns 0.801ns 1.358ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.142 ns + Longest register pin " "Info: + Longest register to pin delay is 6.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] 1 REG LCCOMB_X30_Y33_N28 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y33_N28; Fanout = 6; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.344 ns) + CELL(2.798 ns) 6.142 ns display\[10\] 2 PIN PIN_AD11 0 " "Info: 2: + IC(3.344 ns) + CELL(2.798 ns) = 6.142 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'display\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.142 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] display[10] } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 45.56 % ) " "Info: Total cell delay = 2.798 ns ( 45.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.344 ns ( 54.44 % ) " "Info: Total interconnect delay = 3.344 ns ( 54.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.142 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] display[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.142 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] {} display[10] {} } { 0.000ns 3.344ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] {} } { 0.000ns 0.000ns 1.981ns 0.801ns 1.358ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.142 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] display[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.142 ns" { hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5] {} display[10] {} } { 0.000ns 3.344ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ps2_rec:rec\|current_state.done en clock 0.432 ns register " "Info: th for register \"ps2_rec:rec\|current_state.done\" (data pin = \"en\", clock pin = \"clock\") is 0.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.517 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.537 ns) 3.517 ns ps2_rec:rec\|current_state.done 2 REG LCFF_X30_Y33_N19 3 " "Info: 2: + IC(1.981 ns) + CELL(0.537 ns) = 3.517 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 3; REG Node = 'ps2_rec:rec\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 43.67 % ) " "Info: Total cell delay = 1.536 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.981 ns ( 56.33 % ) " "Info: Total interconnect delay = 1.981 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} } { 0.000ns 0.000ns 1.981ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.351 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns en 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'en'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.271 ns) 1.909 ns ps2_rec:rec\|process2~0 2 COMB LCCOMB_X31_Y33_N6 10 " "Info: 2: + IC(0.659 ns) + CELL(0.271 ns) = 1.909 ns; Loc. = LCCOMB_X31_Y33_N6; Fanout = 10; COMB Node = 'ps2_rec:rec\|process2~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { en ps2_rec:rec|process2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.398 ns) 3.267 ns ps2_rec:rec\|Selector16~18 3 COMB LCCOMB_X30_Y33_N18 1 " "Info: 3: + IC(0.960 ns) + CELL(0.398 ns) = 3.267 ns; Loc. = LCCOMB_X30_Y33_N18; Fanout = 1; COMB Node = 'ps2_rec:rec\|Selector16~18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { ps2_rec:rec|process2~0 ps2_rec:rec|Selector16~18 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.351 ns ps2_rec:rec\|current_state.done 4 REG LCFF_X30_Y33_N19 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.351 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 3; REG Node = 'ps2_rec:rec\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ps2_rec:rec|Selector16~18 ps2_rec:rec|current_state.done } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 51.69 % ) " "Info: Total cell delay = 1.732 ns ( 51.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.619 ns ( 48.31 % ) " "Info: Total interconnect delay = 1.619 ns ( 48.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { en ps2_rec:rec|process2~0 ps2_rec:rec|Selector16~18 ps2_rec:rec|current_state.done } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { en {} en~combout {} ps2_rec:rec|process2~0 {} ps2_rec:rec|Selector16~18 {} ps2_rec:rec|current_state.done {} } { 0.000ns 0.000ns 0.659ns 0.960ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.517 ns" { clock {} clock~combout {} ps2_rec:rec|current_state.done {} } { 0.000ns 0.000ns 1.981ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { en ps2_rec:rec|process2~0 ps2_rec:rec|Selector16~18 ps2_rec:rec|current_state.done } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { en {} en~combout {} ps2_rec:rec|process2~0 {} ps2_rec:rec|Selector16~18 {} ps2_rec:rec|current_state.done {} } { 0.000ns 0.000ns 0.659ns 0.960ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.398ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 13:44:26 2011 " "Info: Processing ended: Thu Oct 20 13:44:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
