module top_module(
	input a, 
	input b,
	output out
);
	
	assign out = a & b; // perform logical AND operation

endmodule
