$date
	Sun Oct  6 20:24:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! answers [15:0] $end
$var wire 1 " led $end
$var reg 5 # i [4:0] $end
$var reg 4 $ sw [3:0] $end
$scope module uut $end
$var wire 1 % F1 $end
$var wire 1 & F2 $end
$var wire 1 ' F3 $end
$var wire 1 ( F4 $end
$var wire 4 ) sw [3:0] $end
$var wire 1 " led $end
$var wire 1 * D $end
$var wire 1 + C $end
$var wire 1 , B $end
$var wire 1 - A $end
$scope module mux $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 2 . sel [1:0] $end
$var reg 1 " Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
0-
0,
0+
0*
b0 )
0(
0'
0&
0%
b0 $
b0 #
0"
b1010101011101010 !
$end
#10
1&
1"
1'
1(
1%
1*
b1 $
b1 )
b1 #
#20
0"
1+
0'
0(
0%
0*
b10 $
b10 )
b10 #
#30
1"
1'
1(
1%
1*
b11 $
b11 )
b11 #
#40
0"
0&
b1 .
1,
0+
0'
0(
0%
0*
b100 $
b100 )
b100 #
#50
1"
1&
1'
1(
1%
1*
b101 $
b101 )
b101 #
#60
1+
0'
0(
0%
0*
b110 $
b110 )
b110 #
#70
1'
1(
1%
1*
b111 $
b111 )
b111 #
#80
0&
0"
1-
b10 .
0,
0+
0'
0(
0%
0*
b1000 $
b1000 )
b1000 #
#90
1&
1"
1'
1(
1%
1*
b1001 $
b1001 )
b1001 #
#100
0"
1+
0'
0(
0%
0*
b1010 $
b1010 )
b1010 #
#110
1"
1'
1(
1%
1*
b1011 $
b1011 )
b1011 #
#120
0&
0"
b11 .
1,
0+
0'
0(
0%
0*
b1100 $
b1100 )
b1100 #
#130
1&
1"
1'
1(
1%
1*
b1101 $
b1101 )
b1101 #
#140
0"
1+
0'
0(
0%
0*
b1110 $
b1110 )
b1110 #
#150
1"
1'
1(
1%
1*
b1111 $
b1111 )
b1111 #
#160
b10000 #
