# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../../../计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/DISPLAY.v" \
"../../../../../../计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
