/*
 * Copyright (c) 2018 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS	ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#if defined (CONFIG_ARM_NONSECURE_FIRMWARE)
/* CMSDK APB Timers */
#define CMSDK_APB_TIMER0			ARM_CMSDK_TIMER_40000000_BASE_ADDRESS
#define CMSDK_APB_TIMER_0_IRQ			ARM_CMSDK_TIMER_40000000_IRQ_0

#define CMSDK_APB_TIMER1			ARM_CMSDK_TIMER_40001000_BASE_ADDRESS
#define CMSDK_APB_TIMER_1_IRQ IRQ_TIMER1	ARM_CMSDK_TIMER_40001000_IRQ_0

/* CMSDK APB Dual Timer */
#define CMSDK_APB_DTIMER			ARM_CMSDK_DTIMER_40002000_BASE_ADDRESS
#define CMSDK_APB_DUALTIMER_IRQ			ARM_CMSDK_DTIMER_40002000_IRQ_0

/* CMSDK APB Universal Asynchronous Receiver-Transmitter (UART) */
#define PL011_PORT0_BASE_ADDRESS		ARM_PL011_40101000_BASE_ADDRESS
#define PL011_PORT0_IRQ_TX			ARM_PL011_40101000_IRQ_TX
#define PL011_PORT0_IRQ_RX			ARM_PL011_40101000_IRQ_RX
#define PL011_PORT0_IRQ_RXTIM			ARM_PL011_40101000_IRQ_RXTIM
#define PL011_PORT0_IRQ_ERR			ARM_PL011_40101000_IRQ_ERR
#define CONFIG_UART_PL011_PORT0_IRQ_PRI		ARM_PL011_40101000_IRQ_0_PRIORITY
#define CONFIG_UART_PL011_PORT0_BAUD_RATE	ARM_PL011_40101000_CURRENT_SPEED
#define CONFIG_UART_PL011_PORT0_NAME		ARM_PL011_40101000_LABEL

#define PL011_PORT1_BASE_ADDRESS		ARM_PL011_40102000_BASE_ADDRESS
#define PL011_PORT1_IRQ_TX			ARM_PL011_40102000_IRQ_TX
#define PL011_PORT1_IRQ_RX			ARM_PL011_40102000_IRQ_RX
#define PL011_PORT1_IRQ_RXTIM			ARM_PL011_40102000_IRQ_RXTIM
#define PL011_PORT1_IRQ_ERR			ARM_PL011_40102000_IRQ_ERR
#define CONFIG_UART_PL011_PORT1_IRQ_PRI		ARM_PL011_40102000_IRQ_0_PRIORITY
#define CONFIG_UART_PL011_PORT1_BAUD_RATE	ARM_PL011_40102000_CURRENT_SPEED
#define CONFIG_UART_PL011_PORT1_NAME		ARM_PL011_40102000_LABEL

/* CMSDK APB Watchdog */
#define CMSDK_APB_WDOG				ARM_CMSDK_WATCHDOG_40081000_BASE_ADDRESS

/* SCC */
#define ARM_SCC_BASE_ADDRESS			ARM_SCC_4010C000_BASE_ADDRESS

#else

/* CMSDK APB Timers */
#define CMSDK_APB_TIMER0			ARM_CMSDK_TIMER_50000000_BASE_ADDRESS
#define CMSDK_APB_TIMER_0_IRQ			ARM_CMSDK_TIMER_50000000_IRQ_0

#define CMSDK_APB_TIMER1			ARM_CMSDK_TIMER_50001000_BASE_ADDRESS
#define CMSDK_APB_TIMER_1_IRQ IRQ_TIMER1	ARM_CMSDK_TIMER_50001000_IRQ_0

/* CMSDK APB Dual Timer */
#define CMSDK_APB_DTIMER			ARM_CMSDK_DTIMER_50002000_BASE_ADDRESS
#define CMSDK_APB_DUALTIMER_IRQ			ARM_CMSDK_DTIMER_50002000_IRQ_0

/* CMSDK APB Universal Asynchronous Receiver-Transmitter (UART) */
#define PL011_PORT0_BASE_ADDRESS		ARM_PL011_50101000_BASE_ADDRESS
#define PL011_PORT0_IRQ_TX			ARM_PL011_50101000_IRQ_TX
#define PL011_PORT0_IRQ_RX			ARM_PL011_50101000_IRQ_RX
#define PL011_PORT0_IRQ_RXTIM			ARM_PL011_50101000_IRQ_RXTIM
#define PL011_PORT0_IRQ_ERR			ARM_PL011_50101000_IRQ_ERR
#define CONFIG_UART_PL011_PORT0_IRQ_PRI		ARM_PL011_50101000_IRQ_0_PRIORITY
#define CONFIG_UART_PL011_PORT0_BAUD_RATE	ARM_PL011_50101000_CURRENT_SPEED
#define CONFIG_UART_PL011_PORT0_NAME		ARM_PL011_50101000_LABEL

#define PL011_PORT1_BASE_ADDRESS		ARM_PL011_50102000_BASE_ADDRESS
#define PL011_PORT1_IRQ_TX			ARM_PL011_50102000_IRQ_TX
#define PL011_PORT1_IRQ_RX			ARM_PL011_50102000_IRQ_RX
#define PL011_PORT1_IRQ_RXTIM			ARM_PL011_50102000_IRQ_RXTIM
#define PL011_PORT1_IRQ_ERR			ARM_PL011_50102000_IRQ_ERR
#define CONFIG_UART_PL011_PORT1_IRQ_PRI		ARM_PL011_50102000_IRQ_0_PRIORITY
#define CONFIG_UART_PL011_PORT1_BAUD_RATE	ARM_PL011_50102000_CURRENT_SPEED
#define CONFIG_UART_PL011_PORT1_NAME		ARM_PL011_50102000_LABEL

/* CMSDK APB Watchdog */
#define CMSDK_APB_WDOG				ARM_CMSDK_WATCHDOG_50081000_BASE_ADDRESS

/* SCC */
#define ARM_SCC_BASE_ADDRESS			ARM_SCC_5010C000_BASE_ADDRESS

#endif

/* End of SoC Level DTS fixup file */
