Analysis & Synthesis report for gpu
Wed Sep 24 21:36:59 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0|altsyncram_ff61:auto_generated
 16. Source assignments for ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0|altsyncram_c4g1:auto_generated
 17. Parameter Settings for User Entity Instance: ram_with_controller:ram
 18. Parameter Settings for User Entity Instance: ram_with_controller:ram|mem_controller_2:cont
 19. Parameter Settings for User Entity Instance: prog_mem_with_controller:progmem
 20. Parameter Settings for User Entity Instance: prog_mem_with_controller:progmem|mem_controller_2:cont
 21. Parameter Settings for Inferred Entity Instance: prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0
 22. Parameter Settings for Inferred Entity Instance: ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0
 23. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_divide:Div0
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "core:core|thread_struct:\threads:3:thread"
 34. Port Connectivity Checks: "core:core|thread_struct:\threads:2:thread"
 35. Port Connectivity Checks: "core:core|thread_struct:\threads:1:thread"
 36. Port Connectivity Checks: "prog_mem_with_controller:progmem|mem_controller_2:cont"
 37. Port Connectivity Checks: "prog_mem_with_controller:progmem"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 24 21:36:59 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; gpu                                         ;
; Top-level Entity Name              ; core_RAM_dut                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,059                                       ;
;     Total combinational functions  ; 1,590                                       ;
;     Dedicated logic registers      ; 848                                         ;
; Total registers                    ; 848                                         ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,224                                       ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; core_RAM_dut       ; gpu                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
;     Processors 5-16        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+-------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                         ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; src/types_pkg.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/types_pkg.vhd                         ;         ;
; src/thread_struct.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd                     ;         ;
; src/scheduler.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/scheduler.vhd                         ;         ;
; src/rf.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/rf.vhd                                ;         ;
; src/pc_nzp.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/pc_nzp.vhd                            ;         ;
; src/lsu.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/lsu.vhd                               ;         ;
; src/fetcher.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/fetcher.vhd                           ;         ;
; src/decoder.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/decoder.vhd                           ;         ;
; src/core.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd                              ;         ;
; src/alu.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd                               ;         ;
; mem_sim/prog_mem_rom.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd                  ;         ;
; mem_sim/data_mem_ram.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_ram.vhd                  ;         ;
; mem_sim/mem_controller_2.vhd              ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd              ;         ;
; mem_sim/mem_with_controller.vhd           ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd           ;         ;
; mem_sim/core_RAM_dut.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd                  ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal201.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_ff61.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/altsyncram_ff61.tdf                    ;         ;
; db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif ;         ;
; db/altsyncram_c4g1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/altsyncram_c4g1.tdf                    ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; multcore.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                  ;         ;
; bypassff.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                  ;         ;
; altshift.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; db/mult_0ls.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/mult_0ls.tdf                           ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                               ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                           ;         ;
; db/lpm_divide_dsl.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/lpm_divide_dsl.tdf                     ;         ;
; db/sign_div_unsign_fkh.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/sign_div_unsign_fkh.tdf                ;         ;
; db/alt_u_div_8fe.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/alt_u_div_8fe.tdf                      ;         ;
; db/add_sub_t3c.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/add_sub_t3c.tdf                        ;         ;
; db/add_sub_u3c.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/add_sub_u3c.tdf                        ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,059       ;
;                                             ;             ;
; Total combinational functions               ; 1590        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1072        ;
;     -- 3 input functions                    ; 334         ;
;     -- <=2 input functions                  ; 184         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1405        ;
;     -- arithmetic mode                      ; 185         ;
;                                             ;             ;
; Total registers                             ; 848         ;
;     -- Dedicated logic registers            ; 848         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 21          ;
; Total memory bits                           ; 4224        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 4           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 872         ;
; Total fan-out                               ; 8998        ;
; Average fan-out                             ; 3.58        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                   ; Entity Name              ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |core_RAM_dut                                   ; 1590 (0)            ; 848 (0)                   ; 4224        ; 0          ; 4            ; 4       ; 0         ; 21   ; 0            ; 0          ; |core_RAM_dut                                                                                                                                                         ; core_RAM_dut             ; work         ;
;    |core:core|                                  ; 1477 (0)            ; 761 (0)                   ; 0           ; 0          ; 4            ; 4       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core                                                                                                                                               ; core                     ; work         ;
;       |decoder:decoder_block|                   ; 22 (22)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|decoder:decoder_block                                                                                                                         ; decoder                  ; work         ;
;       |fetcher:fetcher_block|                   ; 31 (31)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|fetcher:fetcher_block                                                                                                                         ; fetcher                  ; work         ;
;       |scheduler:scheduler_block|               ; 22 (22)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|scheduler:scheduler_block                                                                                                                     ; scheduler                ; work         ;
;       |thread_struct:\threads:0:thread|         ; 441 (0)             ; 194 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread                                                                                                               ; thread_struct            ; work         ;
;          |alu:alu_block|                        ; 130 (57)            ; 11 (11)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block                                                                                                 ; alu                      ; work         ;
;             |lpm_divide:Div0|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;                |lpm_divide_dsl:auto_generated|  ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated                                                   ; lpm_divide_dsl           ; work         ;
;                   |sign_div_unsign_fkh:divider| ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh      ; work         ;
;                      |alt_u_div_8fe:divider|    ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider ; alt_u_div_8fe            ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_mult:Mult0                                                                                  ; lpm_mult                 ; work         ;
;                |mult_0ls:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_mult:Mult0|mult_0ls:auto_generated                                                          ; mult_0ls                 ; work         ;
;          |lsu:lsu_block|                        ; 37 (37)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|lsu:lsu_block                                                                                                 ; lsu                      ; work         ;
;          |pc_nzp:pc_nzp_block|                  ; 32 (32)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|pc_nzp:pc_nzp_block                                                                                           ; pc_nzp                   ; work         ;
;          |rf:rf_block|                          ; 242 (242)           ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block                                                                                                   ; rf                       ; work         ;
;       |thread_struct:\threads:1:thread|         ; 326 (0)             ; 171 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread                                                                                                               ; thread_struct            ; work         ;
;          |alu:alu_block|                        ; 109 (36)            ; 8 (8)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block                                                                                                 ; alu                      ; work         ;
;             |lpm_divide:Div0|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;                |lpm_divide_dsl:auto_generated|  ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated                                                   ; lpm_divide_dsl           ; work         ;
;                   |sign_div_unsign_fkh:divider| ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh      ; work         ;
;                      |alt_u_div_8fe:divider|    ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider ; alt_u_div_8fe            ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_mult:Mult0                                                                                  ; lpm_mult                 ; work         ;
;                |mult_0ls:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_mult:Mult0|mult_0ls:auto_generated                                                          ; mult_0ls                 ; work         ;
;          |lsu:lsu_block|                        ; 20 (20)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|lsu:lsu_block                                                                                                 ; lsu                      ; work         ;
;          |rf:rf_block|                          ; 197 (197)           ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|rf:rf_block                                                                                                   ; rf                       ; work         ;
;       |thread_struct:\threads:2:thread|         ; 317 (0)             ; 168 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread                                                                                                               ; thread_struct            ; work         ;
;          |alu:alu_block|                        ; 109 (36)            ; 8 (8)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block                                                                                                 ; alu                      ; work         ;
;             |lpm_divide:Div0|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;                |lpm_divide_dsl:auto_generated|  ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated                                                   ; lpm_divide_dsl           ; work         ;
;                   |sign_div_unsign_fkh:divider| ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh      ; work         ;
;                      |alt_u_div_8fe:divider|    ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider ; alt_u_div_8fe            ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0                                                                                  ; lpm_mult                 ; work         ;
;                |mult_0ls:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0|mult_0ls:auto_generated                                                          ; mult_0ls                 ; work         ;
;          |lsu:lsu_block|                        ; 12 (12)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|lsu:lsu_block                                                                                                 ; lsu                      ; work         ;
;          |rf:rf_block|                          ; 196 (196)           ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block                                                                                                   ; rf                       ; work         ;
;       |thread_struct:\threads:3:thread|         ; 318 (0)             ; 168 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread                                                                                                               ; thread_struct            ; work         ;
;          |alu:alu_block|                        ; 109 (36)            ; 8 (8)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block                                                                                                 ; alu                      ; work         ;
;             |lpm_divide:Div0|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;                |lpm_divide_dsl:auto_generated|  ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated                                                   ; lpm_divide_dsl           ; work         ;
;                   |sign_div_unsign_fkh:divider| ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh      ; work         ;
;                      |alt_u_div_8fe:divider|    ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider ; alt_u_div_8fe            ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_mult:Mult0                                                                                  ; lpm_mult                 ; work         ;
;                |mult_0ls:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_mult:Mult0|mult_0ls:auto_generated                                                          ; mult_0ls                 ; work         ;
;          |lsu:lsu_block|                        ; 13 (13)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|lsu:lsu_block                                                                                                 ; lsu                      ; work         ;
;          |rf:rf_block|                          ; 196 (196)           ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block                                                                                                   ; rf                       ; work         ;
;    |prog_mem_with_controller:progmem|           ; 13 (0)              ; 30 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|prog_mem_with_controller:progmem                                                                                                                        ; prog_mem_with_controller ; work         ;
;       |mem_controller_2:cont|                   ; 13 (13)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|prog_mem_with_controller:progmem|mem_controller_2:cont                                                                                                  ; mem_controller_2         ; work         ;
;       |prog_mem_rom:prog_mem|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|prog_mem_with_controller:progmem|prog_mem_rom:prog_mem                                                                                                  ; prog_mem_rom             ; work         ;
;          |altsyncram:rom_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0                                                                             ; altsyncram               ; work         ;
;             |altsyncram_ff61:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0|altsyncram_ff61:auto_generated                                              ; altsyncram_ff61          ; work         ;
;    |ram_with_controller:ram|                    ; 100 (0)             ; 57 (0)                    ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|ram_with_controller:ram                                                                                                                                 ; ram_with_controller      ; work         ;
;       |data_mem_ram:ram|                        ; 0 (0)               ; 4 (4)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|ram_with_controller:ram|data_mem_ram:ram                                                                                                                ; data_mem_ram             ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0                                                                                     ; altsyncram               ; work         ;
;             |altsyncram_c4g1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0|altsyncram_c4g1:auto_generated                                                      ; altsyncram_c4g1          ; work         ;
;       |mem_controller_2:cont|                   ; 100 (100)           ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont                                                                                                           ; mem_controller_2         ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0|altsyncram_ff61:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif ;
; ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0|altsyncram_c4g1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None                                      ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal                                                                              ;
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; ram_with_controller:ram|mem_controller_2:cont|consumer_read_data[8..31]               ; Lost fanout                                                                                     ;
; core:core|thread_struct:\threads:3:thread|lsu:lsu_block|mem_write_valid               ; Stuck at VCC due to stuck port data_in                                                          ;
; core:core|thread_struct:\threads:3:thread|lsu:lsu_block|lsu_out[0..7]                 ; Stuck at GND due to stuck port data_in                                                          ;
; core:core|thread_struct:\threads:2:thread|lsu:lsu_block|mem_write_valid               ; Stuck at VCC due to stuck port data_in                                                          ;
; core:core|thread_struct:\threads:2:thread|lsu:lsu_block|lsu_out[0..7]                 ; Stuck at GND due to stuck port data_in                                                          ;
; core:core|thread_struct:\threads:1:thread|lsu:lsu_block|mem_write_valid               ; Stuck at VCC due to stuck port data_in                                                          ;
; core:core|thread_struct:\threads:1:thread|lsu:lsu_block|lsu_out[0..7]                 ; Stuck at GND due to stuck port data_in                                                          ;
; prog_mem_with_controller:progmem|mem_controller_2:cont|consumer_ids[0]                ; Stuck at GND due to stuck port data_in                                                          ;
; prog_mem_with_controller:progmem|mem_controller_2:cont|completed_requests[0]          ; Stuck at GND due to stuck port data_in                                                          ;
; core:core|thread_struct:\threads:2:thread|lsu:lsu_block|lsu_state[0]                  ; Merged with core:core|thread_struct:\threads:1:thread|lsu:lsu_block|lsu_state[0]                ;
; core:core|thread_struct:\threads:3:thread|lsu:lsu_block|lsu_state[0]                  ; Merged with core:core|thread_struct:\threads:1:thread|lsu:lsu_block|lsu_state[0]                ;
; core:core|thread_struct:\threads:2:thread|lsu:lsu_block|lsu_state[1]                  ; Merged with core:core|thread_struct:\threads:1:thread|lsu:lsu_block|lsu_state[1]                ;
; core:core|thread_struct:\threads:3:thread|lsu:lsu_block|lsu_state[1]                  ; Merged with core:core|thread_struct:\threads:1:thread|lsu:lsu_block|lsu_state[1]                ;
; core:core|thread_struct:\threads:2:thread|lsu:lsu_block|mem_read_valid                ; Merged with core:core|thread_struct:\threads:1:thread|lsu:lsu_block|mem_read_valid              ;
; core:core|thread_struct:\threads:3:thread|lsu:lsu_block|mem_read_valid                ; Merged with core:core|thread_struct:\threads:1:thread|lsu:lsu_block|mem_read_valid              ;
; ram_with_controller:ram|mem_controller_2:cont|\read_requests:consumer_req_stored[2,3] ; Merged with ram_with_controller:ram|mem_controller_2:cont|\read_requests:consumer_req_stored[1] ;
; core:core|decoder:decoder_block|rt_address[0]                                         ; Merged with core:core|decoder:decoder_block|immediate[0]                                        ;
; core:core|decoder:decoder_block|rd_address[3]                                         ; Merged with core:core|decoder:decoder_block|nzp_instr[2]                                        ;
; core:core|decoder:decoder_block|rd_address[2]                                         ; Merged with core:core|decoder:decoder_block|nzp_instr[1]                                        ;
; core:core|decoder:decoder_block|rd_address[1]                                         ; Merged with core:core|decoder:decoder_block|nzp_instr[0]                                        ;
; core:core|decoder:decoder_block|rt_address[1]                                         ; Merged with core:core|decoder:decoder_block|immediate[1]                                        ;
; core:core|decoder:decoder_block|rt_address[2]                                         ; Merged with core:core|decoder:decoder_block|immediate[2]                                        ;
; core:core|decoder:decoder_block|rt_address[3]                                         ; Merged with core:core|decoder:decoder_block|immediate[3]                                        ;
; core:core|decoder:decoder_block|rs_address[0]                                         ; Merged with core:core|decoder:decoder_block|immediate[4]                                        ;
; core:core|decoder:decoder_block|rs_address[1]                                         ; Merged with core:core|decoder:decoder_block|immediate[5]                                        ;
; core:core|decoder:decoder_block|rs_address[2]                                         ; Merged with core:core|decoder:decoder_block|immediate[6]                                        ;
; core:core|decoder:decoder_block|rs_address[3]                                         ; Merged with core:core|decoder:decoder_block|immediate[7]                                        ;
; core:core|decoder:decoder_block|reg_input_mux[0]                                      ; Merged with core:core|decoder:decoder_block|mem_read_enable                                     ;
; prog_mem_with_controller:progmem|mem_controller_2:cont|consumer_wens[0]               ; Stuck at GND due to stuck port data_in                                                          ;
; prog_mem_with_controller:progmem|mem_controller_2:cont|completed_wen[0]               ; Stuck at GND due to stuck port data_in                                                          ;
; prog_mem_with_controller:progmem|mem_controller_2:cont|n_filled_reg                   ; Lost fanout                                                                                     ;
; core:core|fetcher:fetcher_block|fetcher_state[2]                                      ; Stuck at GND due to stuck port data_in                                                          ;
; ram_with_controller:ram|mem_controller_2:cont|n_filled_reg[0..2]                      ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 80                                                ;                                                                                                 ;
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                        ;
+------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; prog_mem_with_controller:progmem|mem_controller_2:cont|consumer_ids[0] ; Stuck at GND              ; prog_mem_with_controller:progmem|mem_controller_2:cont|completed_requests[0], ;
;                                                                        ; due to stuck port data_in ; prog_mem_with_controller:progmem|mem_controller_2:cont|consumer_wens[0],      ;
;                                                                        ;                           ; prog_mem_with_controller:progmem|mem_controller_2:cont|completed_wen[0],      ;
;                                                                        ;                           ; prog_mem_with_controller:progmem|mem_controller_2:cont|n_filled_reg           ;
+------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 848   ;
; Number of registers using Synchronous Clear  ; 301   ;
; Number of registers using Synchronous Load   ; 124   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 826   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                      ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+------+
; Register Name                                                           ; Megafunction                                                     ; Type ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+------+
; prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|prog_line[0..15] ; prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|rom_rtl_0 ; RAM  ;
; ram_with_controller:ram|data_mem_ram:ram|q[0..7]                        ; ram_with_controller:ram|data_mem_ram:ram|ram_block_rtl_0         ; RAM  ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |core_RAM_dut|core:core|decoder:decoder_block|decoded_ret                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |core_RAM_dut|core:core|fetcher:fetcher_block|instruction[14]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |core_RAM_dut|prog_mem_with_controller:progmem|mem_controller_2:cont|mem_read_addr[0]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|lsu:lsu_block|mem_read_addr[3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |core_RAM_dut|core:core|fetcher:fetcher_block|mem_read_address[6]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |core_RAM_dut|core:core|scheduler:scheduler_block|current_pc[3]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|pc_nzp:pc_nzp_block|nzp[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|alu_nzp[1]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|lsu:lsu_block|lsu_out[0]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|lsu:lsu_block|mem_write_data[3] ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|lsu:lsu_block|mem_write_data[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|lsu:lsu_block|mem_read_addr[1]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_wens[1]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|mem_read_addr[3]            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|mem_write_addr[1]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_wens[2]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_wens[3]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|pc_nzp:pc_nzp_block|new_pc[1]   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block|alu_out[4]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_ids[3][0]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_ids[2][0]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_ids[1][0]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_ids[0][0]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont|consumer_wens[0]            ;
; 7:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[13][3]    ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block|registers[14][6]    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[14][1]    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[13][4]    ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|rf:rf_block|registers[12][4]    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[12][4]    ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|rf:rf_block|registers[11][3]    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[11][1]    ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[10][7]    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[10][1]    ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[9][2]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[9][7]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[8][3]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[8][5]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|rf:rf_block|registers[7][5]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[7][3]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[6][3]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[6][5]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[5][3]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[5][4]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|registers[4][3]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[4][2]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block|registers[3][0]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[3][0]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block|registers[2][3]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[2][7]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|rf:rf_block|registers[1][2]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[1][3]     ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block|registers[0][2]     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[0][4]     ;
; 9:1                ; 18 bits   ; 108 LEs       ; 36 LEs               ; 72 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block|registers[15][2]    ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block|registers[15][0]    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[15][1]    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |core_RAM_dut|core:core|scheduler:scheduler_block|core_state[2]                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|registers[15][3]    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:1:thread|lsu:lsu_block|lsu_state[0]      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|lsu:lsu_block|lsu_state[0]      ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block|rt_data[1]          ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|rs_data[3]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|Mux138              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block|Mux122              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0|altsyncram_ff61:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0|altsyncram_c4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_with_controller:ram ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; num_consumers  ; 4     ; Signed Integer                              ;
; num_channels   ; 1     ; Signed Integer                              ;
; addr_bits      ; 8     ; Signed Integer                              ;
; data_bits      ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_with_controller:ram|mem_controller_2:cont ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; data_bits      ; 8     ; Signed Integer                                                    ;
; addr_bits      ; 8     ; Signed Integer                                                    ;
; n_channels     ; 1     ; Signed Integer                                                    ;
; n_consumers    ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog_mem_with_controller:progmem ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; num_consumers  ; 1     ; Signed Integer                                       ;
; num_channels   ; 1     ; Signed Integer                                       ;
; addr_bits      ; 8     ; Signed Integer                                       ;
; data_bits      ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog_mem_with_controller:progmem|mem_controller_2:cont ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; data_bits      ; 16    ; Signed Integer                                                             ;
; addr_bits      ; 8     ; Signed Integer                                                             ;
; n_channels     ; 1     ; Signed Integer                                                             ;
; n_consumers    ; 1     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                        ;
+------------------------------------+-------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                     ;
; WIDTH_A                            ; 16                                        ; Untyped                                     ;
; WIDTHAD_A                          ; 8                                         ; Untyped                                     ;
; NUMWORDS_A                         ; 256                                       ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                     ;
; WIDTH_B                            ; 1                                         ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                     ;
; INIT_FILE                          ; db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                     ;
; DEVICE_FAMILY                      ; MAX 10                                    ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ff61                           ; Untyped                                     ;
+------------------------------------+-------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_c4g1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                        ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                     ;
+------------------------------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_dsl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                        ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                     ;
+------------------------------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_dsl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                        ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                     ;
+------------------------------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_dsl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                        ;
+------------------------------------------------+----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                     ;
+------------------------------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_dsl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 16                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 8                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                      ;
; Entity Instance                       ; core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; core:core|thread_struct:\threads:1:thread|alu:alu_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; core:core|thread_struct:\threads:0:thread|alu:alu_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; core:core|thread_struct:\threads:3:thread|alu:alu_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core|thread_struct:\threads:3:thread"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; new_pc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core|thread_struct:\threads:2:thread"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; new_pc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core|thread_struct:\threads:1:thread"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; new_pc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prog_mem_with_controller:progmem|mem_controller_2:cont"                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; consumer_write_req ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_write_addr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_write_en       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_write_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prog_mem_with_controller:progmem"                                                                  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; consumer_write_addr ; Input  ; Info     ; Stuck at GND                                                                        ;
; consumer_write_data ; Input  ; Info     ; Stuck at GND                                                                        ;
; consumer_write_req  ; Input  ; Info     ; Stuck at GND                                                                        ;
; consumer_write_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 848                         ;
;     ENA               ; 532                         ;
;     ENA SCLR          ; 170                         ;
;     ENA SCLR SLD      ; 123                         ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 8                           ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 1590                        ;
;     arith             ; 185                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 178                         ;
;     normal            ; 1405                        ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 150                         ;
;         3 data inputs ; 156                         ;
;         4 data inputs ; 1072                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 16.70                       ;
; Average LUT depth     ; 5.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 24 21:36:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off miniGPU -c gpu
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/prog_mem_sim.vhd
    Info (12022): Found design unit 1: fetcher_sim-behav File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_sim.vhd Line: 10
    Info (12023): Found entity 1: fetcher_sim File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_sim.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/prog_mem.vhd
    Info (12022): Found design unit 1: prog_mem-behav File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem.vhd Line: 22
    Info (12023): Found entity 1: prog_mem File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/data_mem_sim.vhd
    Info (12022): Found design unit 1: lsu_sim-sim_arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_sim.vhd Line: 10
    Info (12023): Found entity 1: lsu_sim File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_sim.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-behav File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem.vhd Line: 29
    Info (12023): Found entity 1: data_mem File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem.vhd Line: 11
Info (12021): Found 2 design units, including 0 entities, in source file src/types_pkg.vhd
    Info (12022): Found design unit 1: types File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/types_pkg.vhd Line: 4
    Info (12022): Found design unit 2: types-body File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/types_pkg.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file src/thread_struct.vhd
    Info (12022): Found design unit 1: thread_struct-connections File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd Line: 29
    Info (12023): Found entity 1: thread_struct File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/thread_decoder_sim.vhd
    Info (12022): Found design unit 1: thread_decoder_sim-behav File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_decoder_sim.vhd Line: 9
    Info (12023): Found entity 1: thread_decoder_sim File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_decoder_sim.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/scheduler.vhd
    Info (12022): Found design unit 1: scheduler-fsm File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/scheduler.vhd Line: 24
    Info (12023): Found entity 1: scheduler File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/scheduler.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/rf.vhd
    Info (12022): Found design unit 1: rf-behavioural File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/rf.vhd Line: 26
    Info (12023): Found entity 1: rf File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/rf.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/pc_nzp.vhd
    Info (12022): Found design unit 1: pc_nzp-behavioural File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/pc_nzp.vhd Line: 17
    Info (12023): Found entity 1: pc_nzp File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/pc_nzp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/mem_controller.vhd
    Info (12022): Found design unit 1: mem_controller-fsm File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/mem_controller.vhd Line: 41
    Info (12023): Found entity 1: mem_controller File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/mem_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/lsu.vhd
    Info (12022): Found design unit 1: lsu-behavioural File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/lsu.vhd Line: 21
    Info (12023): Found entity 1: lsu File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/lsu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/gpu_sim.vhd
    Info (12022): Found design unit 1: gpu_sim-tb File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_sim.vhd Line: 8
    Info (12023): Found entity 1: gpu_sim File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu_sim.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/gpu.vhd
    Info (12022): Found design unit 1: gpu-gpu_arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu.vhd Line: 35
    Info (12023): Found entity 1: gpu File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/gpu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/fetcher.vhd
    Info (12022): Found design unit 1: fetcher-fsm File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/fetcher.vhd Line: 18
    Info (12023): Found entity 1: fetcher File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/fetcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/dispatcher.vhd
    Info (12022): Found design unit 1: dispatcher-arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dispatcher.vhd Line: 20
    Info (12023): Found entity 1: dispatcher File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dispatcher.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/decoder.vhd
    Info (12022): Found design unit 1: decoder-conditional File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/decoder.vhd Line: 25
    Info (12023): Found entity 1: decoder File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/dcr.vhd
    Info (12022): Found design unit 1: dcr-register_write File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dcr.vhd Line: 13
    Info (12023): Found entity 1: dcr File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/dcr.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/core_sim.vhd
    Info (12022): Found design unit 1: core_sim-behav File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core_sim.vhd Line: 12
    Info (12023): Found entity 1: core_sim File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core_sim.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file src/core.vhd
    Info (12022): Found design unit 1: core-connections File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd Line: 21
    Info (12023): Found entity 1: core File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/alu.vhd
    Info (12022): Found design unit 1: alu-behavioural File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 19
    Info (12023): Found entity 1: alu File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file src/addernbit.vhd
    Info (12022): Found design unit 1: fulladder-adder_arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd Line: 9
    Info (12022): Found design unit 2: addernbit-structural File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd Line: 28
    Info (12023): Found entity 1: fulladder File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd Line: 4
    Info (12023): Found entity 2: addernbit File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/addernbit.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file gpu_mem_dut.vhd
    Info (12022): Found design unit 1: gpu_mem_dut-struct File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/gpu_mem_dut.vhd Line: 14
    Info (12023): Found entity 1: gpu_mem_dut File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/gpu_mem_dut.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/prog_mem_rom.vhd
    Info (12022): Found design unit 1: prog_mem_rom-rtl File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd Line: 16
    Info (12023): Found entity 1: prog_mem_rom File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/data_mem_ram.vhd
    Info (12022): Found design unit 1: data_mem_ram-rtl File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_ram.vhd Line: 19
    Info (12023): Found entity 1: data_mem_ram File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/data_mem_ram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/mem_controller_2.vhd
    Info (12022): Found design unit 1: mem_controller_2-arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd Line: 36
    Info (12023): Found entity 1: mem_controller_2 File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd Line: 7
Info (12021): Found 4 design units, including 2 entities, in source file mem_sim/mem_with_controller.vhd
    Info (12022): Found design unit 1: ram_with_controller-arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 28
    Info (12022): Found design unit 2: prog_mem_with_controller-arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 100
    Info (12023): Found entity 1: ram_with_controller File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 6
    Info (12023): Found entity 2: prog_mem_with_controller File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/core_ram_dut.vhd
    Info (12022): Found design unit 1: core_RAM_dut-dut_arch File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd Line: 14
    Info (12023): Found entity 1: core_RAM_dut File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mem_sim/core_sim_2.vhd
    Info (12022): Found design unit 1: core_sim_2-sim File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_sim_2.vhd Line: 12
    Info (12023): Found entity 1: core_sim_2 File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_sim_2.vhd Line: 9
Info (12127): Elaborating entity "core_RAM_dut" for the top level hierarchy
Info (12129): Elaborating entity "ram_with_controller" using architecture "A:arch" for hierarchy "ram_with_controller:ram" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd Line: 31
Info (12129): Elaborating entity "mem_controller_2" using architecture "A:arch" for hierarchy "ram_with_controller:ram|mem_controller_2:cont" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "consumer_read_done[3..1]" at mem_controller_2.vhd(30) File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd Line: 30
Warning (10873): Using initial value X (don't care) for net "consumer_write_done[3..1]" at mem_controller_2.vhd(31) File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd Line: 31
Info (12129): Elaborating entity "data_mem_ram" using architecture "A:rtl" for hierarchy "ram_with_controller:ram|data_mem_ram:ram" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 63
Info (12129): Elaborating entity "prog_mem_with_controller" using architecture "A:arch" for hierarchy "prog_mem_with_controller:progmem" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at mem_with_controller.vhd(103): object "mem_write_addr" assigned a value but never read File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at mem_with_controller.vhd(104): object "mem_write_en" assigned a value but never read File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at mem_with_controller.vhd(105): object "mem_write_data" assigned a value but never read File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 105
Info (12129): Elaborating entity "mem_controller_2" using architecture "A:arch" for hierarchy "prog_mem_with_controller:progmem|mem_controller_2:cont" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 110
Warning (10445): VHDL Subtype or Type Declaration warning at mem_controller_2.vhd(117): subtype or type has null range File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_controller_2.vhd Line: 117
Info (12129): Elaborating entity "prog_mem_rom" using architecture "A:rtl" for hierarchy "prog_mem_with_controller:progmem|prog_mem_rom:prog_mem" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/mem_with_controller.vhd Line: 135
Info (10635): VHDL Report Statement at prog_mem_rom.vhd(50): "0" (NOTE) File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/prog_mem_rom.vhd Line: 50
Info (12129): Elaborating entity "core" using architecture "A:connections" for hierarchy "core:core" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/mem_sim/core_RAM_dut.vhd Line: 66
Info (12128): Elaborating entity "scheduler" for hierarchy "core:core|scheduler:scheduler_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd Line: 105
Info (12129): Elaborating entity "fetcher" using architecture "A:fsm" for hierarchy "core:core|fetcher:fetcher_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd Line: 112
Info (12128): Elaborating entity "decoder" for hierarchy "core:core|decoder:decoder_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd Line: 119
Info (12128): Elaborating entity "thread_struct" for hierarchy "core:core|thread_struct:\threads:0:thread" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/core.vhd Line: 129
Info (12128): Elaborating entity "rf" for hierarchy "core:core|thread_struct:\threads:0:thread|rf:rf_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd Line: 91
Info (12128): Elaborating entity "alu" for hierarchy "core:core|thread_struct:\threads:0:thread|alu:alu_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd Line: 110
Info (12128): Elaborating entity "pc_nzp" for hierarchy "core:core|thread_struct:\threads:0:thread|pc_nzp:pc_nzp_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd Line: 121
Info (12128): Elaborating entity "lsu" for hierarchy "core:core|thread_struct:\threads:0:thread|lsu:lsu_block" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/thread_struct.vhd Line: 134
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_with_controller:ram|data_mem_ram:ram|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:core|thread_struct:\threads:2:thread|alu:alu_block|Mult0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core|thread_struct:\threads:2:thread|alu:alu_block|Div0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:core|thread_struct:\threads:1:thread|alu:alu_block|Mult0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core|thread_struct:\threads:1:thread|alu:alu_block|Div0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:core|thread_struct:\threads:0:thread|alu:alu_block|Mult0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core|thread_struct:\threads:0:thread|alu:alu_block|Div0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:core|thread_struct:\threads:3:thread|alu:alu_block|Mult0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core|thread_struct:\threads:3:thread|alu:alu_block|Div0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 56
Info (12130): Elaborated megafunction instantiation "prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "prog_mem_with_controller:progmem|prog_mem_rom:prog_mem|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/gpu.ram0_prog_mem_rom_f0ea5c10.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff61.tdf
    Info (12023): Found entity 1: altsyncram_ff61 File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/altsyncram_ff61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "ram_with_controller:ram|data_mem_ram:ram|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf
    Info (12023): Found entity 1: altsyncram_c4g1 File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/altsyncram_c4g1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 54
Info (12133): Instantiated megafunction "core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_mult:Mult0" with the following parameter: File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 54
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf
    Info (12023): Found entity 1: mult_0ls File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/mult_0ls.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0" File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 56
Info (12133): Instantiated megafunction "core:core|thread_struct:\threads:2:thread|alu:alu_block|lpm_divide:Div0" with the following parameter: File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/src/alu.vhd Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf
    Info (12023): Found entity 1: lpm_divide_dsl File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/lpm_divide_dsl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf
    Info (12023): Found entity 1: alt_u_div_8fe File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/alt_u_div_8fe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/miniGPU/db/add_sub_u3c.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2118 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Wed Sep 24 21:36:59 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:18


