#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1159-gdcc9b59f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5650285ba4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5650285e6540 .scope module, "mips_register_file_tb" "mips_register_file_tb" 3 2;
 .timescale -9 -10;
v0x56502860d2c0_0 .var "clk", 0 0;
v0x56502860d380_0 .net "read_data_1", 31 0, L_0x56502861dfd0;  1 drivers
v0x56502860d420_0 .net "read_data_2", 31 0, L_0x56502861e6f0;  1 drivers
v0x56502860d4c0_0 .net "read_data_v0", 31 0, L_0x5650285d6990;  1 drivers
v0x56502860d590_0 .var "read_reg_1", 4 0;
v0x56502860d630_0 .var "read_reg_2", 4 0;
v0x56502860d700_0 .var "reset", 0 0;
v0x56502860d7d0_0 .var "write_data", 31 0;
v0x56502860d8a0_0 .var "write_enable", 0 0;
v0x56502860d970_0 .var "write_reg", 4 0;
S_0x5650285e66d0 .scope module, "inst_reg" "mips_register_file" 3 15, 4 2 0, S_0x5650285e6540;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "read_data_v0";
v0x56502860c920_2 .array/port v0x56502860c920, 2;
L_0x5650285d6990 .functor BUFZ 32, v0x56502860c920_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5345ad30a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56502860b5f0_0 .net/2u *"_ivl_11", 31 0, L_0x7f5345ad30a8;  1 drivers
v0x56502860b6f0_0 .net *"_ivl_13", 31 0, L_0x56502861dd60;  1 drivers
v0x56502860b7d0_0 .net *"_ivl_15", 6 0, L_0x56502861de60;  1 drivers
L_0x7f5345ad30f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56502860b890_0 .net *"_ivl_18", 1 0, L_0x7f5345ad30f0;  1 drivers
v0x56502860b970_0 .net *"_ivl_21", 31 0, L_0x56502861e1b0;  1 drivers
L_0x7f5345ad3138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56502860baa0_0 .net *"_ivl_24", 26 0, L_0x7f5345ad3138;  1 drivers
L_0x7f5345ad3180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56502860bb80_0 .net/2u *"_ivl_25", 31 0, L_0x7f5345ad3180;  1 drivers
v0x56502860bc60_0 .net *"_ivl_27", 0 0, L_0x56502861e380;  1 drivers
L_0x7f5345ad31c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56502860bd20_0 .net/2u *"_ivl_29", 31 0, L_0x7f5345ad31c8;  1 drivers
v0x56502860be00_0 .net *"_ivl_3", 31 0, L_0x56502860da40;  1 drivers
v0x56502860bee0_0 .net *"_ivl_31", 31 0, L_0x56502861e4c0;  1 drivers
v0x56502860bfc0_0 .net *"_ivl_33", 6 0, L_0x56502861e5b0;  1 drivers
L_0x7f5345ad3210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56502860c0a0_0 .net *"_ivl_36", 1 0, L_0x7f5345ad3210;  1 drivers
L_0x7f5345ad3018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56502860c180_0 .net *"_ivl_6", 26 0, L_0x7f5345ad3018;  1 drivers
L_0x7f5345ad3060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56502860c260_0 .net/2u *"_ivl_7", 31 0, L_0x7f5345ad3060;  1 drivers
v0x56502860c340_0 .net *"_ivl_9", 0 0, L_0x56502861dbf0;  1 drivers
v0x56502860c400_0 .net "clk", 0 0, v0x56502860d2c0_0;  1 drivers
v0x56502860c4c0_0 .net "read_data_1", 31 0, L_0x56502861dfd0;  alias, 1 drivers
v0x56502860c5a0_0 .net "read_data_2", 31 0, L_0x56502861e6f0;  alias, 1 drivers
v0x56502860c680_0 .net "read_data_v0", 31 0, L_0x5650285d6990;  alias, 1 drivers
v0x56502860c760_0 .net "read_reg_1", 4 0, v0x56502860d590_0;  1 drivers
v0x56502860c840_0 .net "read_reg_2", 4 0, v0x56502860d630_0;  1 drivers
v0x56502860c920 .array "register", 0 31, 31 0;
v0x56502860cde0_0 .net "reset", 0 0, v0x56502860d700_0;  1 drivers
v0x56502860cea0_0 .net "write_data", 31 0, v0x56502860d7d0_0;  1 drivers
v0x56502860cf80_0 .net "write_enable", 0 0, v0x56502860d8a0_0;  1 drivers
v0x56502860d040_0 .net "write_reg", 4 0, v0x56502860d970_0;  1 drivers
E_0x5650285e2110 .event posedge, v0x56502860c400_0;
L_0x56502860da40 .concat [ 5 27 0 0], v0x56502860d590_0, L_0x7f5345ad3018;
L_0x56502861dbf0 .cmp/eq 32, L_0x56502860da40, L_0x7f5345ad3060;
L_0x56502861dd60 .array/port v0x56502860c920, L_0x56502861de60;
L_0x56502861de60 .concat [ 5 2 0 0], v0x56502860d590_0, L_0x7f5345ad30f0;
L_0x56502861dfd0 .functor MUXZ 32, L_0x56502861dd60, L_0x7f5345ad30a8, L_0x56502861dbf0, C4<>;
L_0x56502861e1b0 .concat [ 5 27 0 0], v0x56502860d630_0, L_0x7f5345ad3138;
L_0x56502861e380 .cmp/eq 32, L_0x56502861e1b0, L_0x7f5345ad3180;
L_0x56502861e4c0 .array/port v0x56502860c920, L_0x56502861e5b0;
L_0x56502861e5b0 .concat [ 5 2 0 0], v0x56502860d630_0, L_0x7f5345ad3210;
L_0x56502861e6f0 .functor MUXZ 32, L_0x56502861e4c0, L_0x7f5345ad31c8, L_0x56502861e380, C4<>;
S_0x5650285a8cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x5650285e66d0;
 .timescale -9 -10;
v0x5650285a8e80_0 .var/2s "i", 31 0;
    .scope S_0x5650285e66d0;
T_0 ;
    %wait E_0x5650285e2110;
    %load/vec4 v0x56502860cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x5650285a8cf0;
    %jmp t_0;
    .scope S_0x5650285a8cf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650285a8e80_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5650285a8e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5650285a8e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56502860c920, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5650285a8e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5650285a8e80_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x5650285e66d0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56502860cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x56502860cea0_0;
    %load/vec4 v0x56502860d040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56502860c920, 0, 4;
    %vpi_call/w 4 32 "$display", "[WRITE EVENT]\011REG%d\011<-%d", v0x56502860d040_0, v0x56502860cea0_0 {0 0 0};
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5650285e6540;
T_1 ;
    %vpi_call/w 3 29 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000001100100 {0 0 0};
    %vpi_call/w 3 30 "$dumpfile", "mips_register_file_tb.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5650285e6540 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d700_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56502860d970_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56502860d7d0_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %vpi_call/w 3 45 "$display", "\012-=-=-=- TEST SINGLE WRITE & READ -=-=-=-" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d8a0_0, 0, 1;
    %pushi/vec4 1234567, 0, 32;
    %store/vec4 v0x56502860d7d0_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56502860d970_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56502860d590_0, 0, 5;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d8a0_0, 0, 1;
    %load/vec4 v0x56502860d380_0;
    %cmpi/e 1234567, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 3 56 "$error" {0 0 0};
T_1.1 ;
    %vpi_call/w 3 57 "$display", "[READ EVENT]\011REG%d\011->%d", v0x56502860d590_0, v0x56502860d380_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %vpi_call/w 3 63 "$display", "\012-=-=-=- TEST DUAL READ PORTS -=-=-=-" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d8a0_0, 0, 1;
    %pushi/vec4 7654321, 0, 32;
    %store/vec4 v0x56502860d7d0_0, 0, 32;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x56502860d970_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56502860d590_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x56502860d630_0, 0, 5;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d8a0_0, 0, 1;
    %load/vec4 v0x56502860d420_0;
    %cmpi/e 7654321, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 76 "$error" {0 0 0};
T_1.3 ;
    %vpi_call/w 3 77 "$display", "[READ EVENT]\011REG%d\011->%d", v0x56502860d590_0, v0x56502860d380_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "[READ EVENT]\011REG%d\011->%d", v0x56502860d630_0, v0x56502860d420_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %vpi_call/w 3 84 "$display", "\012-=-=-=- TEST REGISTER RESET -=-=-=-" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d700_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56502860d2c0_0, 0, 1;
    %vpi_call/w 3 90 "$display", "[READ EVENT]\011REG%d\011->%d", v0x56502860d590_0, v0x56502860d380_0 {0 0 0};
    %vpi_call/w 3 91 "$display", "[READ EVENT]\011REG%d\011->%d", v0x56502860d630_0, v0x56502860d420_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mips_register_file_tb.v";
    "mips_register_file.v";
