$date
	Tue Jul 07 12:08:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module $end
$var wire 1 ! SCL $end
$var wire 1 " SDL $end
$upscope $end
$scope module top_module_tb $end
$var wire 1 # SCL $end
$var wire 1 $ SDL $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
1!
$end
#1000000
0$
0"
#1600000
1$
1"
0#
0!
#2900000
1#
1!
#4100000
0$
0"
0#
0!
#5400000
1#
1!
#6600000
1$
1"
0#
0!
#7900000
1#
1!
#9100000
0$
0"
0#
0!
#10400000
1#
1!
#11600000
1$
1"
0#
0!
#12900000
1#
1!
#14100000
0$
0"
0#
0!
#15400000
1#
1!
#16600000
0#
0!
#17900000
1#
1!
#19100000
0#
0!
#20400000
1#
1!
#21600000
0#
0!
#22900000
1#
1!
#23600000
