Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Senior_Design/THISISDONE/ --output-directory=D:/Senior_Design/THISISDONE/simple_system/ --report-file=bsf:D:/Senior_Design/THISISDONE/simple_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C6 --system-info=DEVICE_SPEEDGRADE=6_H6 --component-file=D:/Senior_Design/THISISDONE/simple_system.qsys
Progress: Loading THISISDONE/simple_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding f2sdram_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module f2sdram_master
Progress: Adding fpga_key [altera_avalon_pio 13.1]
Progress: Parameterizing module fpga_key
Progress: Adding fpga_led [altera_avalon_pio 13.1]
Progress: Parameterizing module fpga_led
Progress: Adding fpga_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module fpga_master
Progress: Adding fpga_onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module fpga_onchip_ram
Progress: Adding fpga_sensor [altera_avalon_pio 13.1]
Progress: Parameterizing module fpga_sensor
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module hps_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding slide_sw [altera_avalon_pio 13.1]
Progress: Parameterizing module slide_sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_system.fpga_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.fpga_sensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.slide_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: simple_system.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Senior_Design/THISISDONE/ --output-directory=D:/Senior_Design/THISISDONE/simple_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/Senior_Design/THISISDONE/simple_system.html --report-file=sopcinfo:D:/Senior_Design/THISISDONE/simple_system.sopcinfo --report-file=cmp:D:/Senior_Design/THISISDONE/simple_system.cmp --report-file=qip:D:/Senior_Design/THISISDONE/simple_system/synthesis/simple_system.qip --report-file=svd --report-file=regmap:D:/Senior_Design/THISISDONE/simple_system/synthesis/simple_system.regmap --report-file=debuginfo:D:/Senior_Design/THISISDONE/simple_system/synthesis/simple_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C6 --system-info=DEVICE_SPEEDGRADE=6_H6 --component-file=D:/Senior_Design/THISISDONE/simple_system.qsys --language=VERILOG
Progress: Loading THISISDONE/simple_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding f2sdram_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module f2sdram_master
Progress: Adding fpga_key [altera_avalon_pio 13.1]
Progress: Parameterizing module fpga_key
Progress: Adding fpga_led [altera_avalon_pio 13.1]
Progress: Parameterizing module fpga_led
Progress: Adding fpga_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module fpga_master
Progress: Adding fpga_onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module fpga_onchip_ram
Progress: Adding fpga_sensor [altera_avalon_pio 13.1]
Progress: Parameterizing module fpga_sensor
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module hps_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding slide_sw [altera_avalon_pio 13.1]
Progress: Parameterizing module slide_sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_system.fpga_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.fpga_sensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.slide_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: simple_system.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: simple_system: Generating simple_system "simple_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 40 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 10 modules, 32 connections
Info: merlin_translator_transform: After transform: 18 modules, 56 connections
Info: merlin_domain_transform: After transform: 43 modules, 176 connections
Info: merlin_router_transform: After transform: 55 modules, 212 connections
Info: merlin_traffic_limiter_transform: After transform: 58 modules, 224 connections
Info: merlin_burst_transform: After transform: 65 modules, 245 connections
Info: merlin_network_to_switch_transform: After transform: 88 modules, 311 connections
Info: merlin_width_transform: After transform: 90 modules, 317 connections
Info: limiter_update_transform: After transform: 90 modules, 320 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 94 modules, 412 connections
Info: merlin_hierarchy_transform: After transform: 13 modules, 40 connections
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 4 connections
Info: merlin_translator_transform: After transform: 4 modules, 7 connections
Info: merlin_domain_transform: After transform: 7 modules, 24 connections
Info: merlin_router_transform: After transform: 10 modules, 33 connections
Info: merlin_traffic_limiter_transform: After transform: 11 modules, 37 connections
Info: merlin_network_to_switch_transform: After transform: 16 modules, 47 connections
Info: merlin_width_transform: After transform: 20 modules, 59 connections
Info: limiter_update_transform: After transform: 20 modules, 60 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 24 modules, 82 connections
Info: merlin_hierarchy_transform: After transform: 14 modules, 45 connections
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 4 connections
Info: merlin_translator_transform: After transform: 5 modules, 10 connections
Info: merlin_domain_transform: After transform: 9 modules, 28 connections
Info: merlin_router_transform: After transform: 11 modules, 34 connections
Info: merlin_network_to_switch_transform: After transform: 14 modules, 40 connections
Info: merlin_width_transform: After transform: 16 modules, 46 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 20 modules, 64 connections
Info: merlin_hierarchy_transform: After transform: 15 modules, 50 connections
Info: merlin_mm_transform: After transform: 15 modules, 50 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 17 modules, 52 connections
Info: reset_adaptation_transform: After transform: 20 modules, 69 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: f2sdram_master: "simple_system" instantiated altera_jtag_avalon_master "f2sdram_master"
Info: fpga_key: Starting RTL generation for module 'simple_system_fpga_key'
Info: fpga_key:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_system_fpga_key --dir=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0001_fpga_key_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0001_fpga_key_gen//simple_system_fpga_key_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_key: Done RTL generation for module 'simple_system_fpga_key'
Info: fpga_key: "simple_system" instantiated altera_avalon_pio "fpga_key"
Info: fpga_led: Starting RTL generation for module 'simple_system_fpga_led'
Info: fpga_led:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_system_fpga_led --dir=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0002_fpga_led_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0002_fpga_led_gen//simple_system_fpga_led_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_led: Done RTL generation for module 'simple_system_fpga_led'
Info: fpga_led: "simple_system" instantiated altera_avalon_pio "fpga_led"
Info: fpga_onchip_ram: Starting RTL generation for module 'simple_system_fpga_onchip_ram'
Info: fpga_onchip_ram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=simple_system_fpga_onchip_ram --dir=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0003_fpga_onchip_ram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0003_fpga_onchip_ram_gen//simple_system_fpga_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_onchip_ram: Done RTL generation for module 'simple_system_fpga_onchip_ram'
Info: fpga_onchip_ram: "simple_system" instantiated altera_avalon_onchip_memory2 "fpga_onchip_ram"
Info: fpga_sensor: Starting RTL generation for module 'simple_system_fpga_sensor'
Info: fpga_sensor:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_system_fpga_sensor --dir=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0004_fpga_sensor_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0004_fpga_sensor_gen//simple_system_fpga_sensor_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_sensor: Done RTL generation for module 'simple_system_fpga_sensor'
Info: fpga_sensor: "simple_system" instantiated altera_avalon_pio "fpga_sensor"
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "simple_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'simple_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=simple_system_jtag_uart --dir=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Lindsey/AppData/Local/Temp/alt6581_8018925271763401260.dir/0005_jtag_uart_gen//simple_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'simple_system_jtag_uart'
Info: jtag_uart: "simple_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid_qsys: "simple_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: pipeline_bridge_swap_transform: After transform: 84 modules, 295 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 84 modules, 295 connections
Info: mm_interconnect_0: "simple_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 58 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 21 modules, 58 connections
Info: mm_interconnect_1: "simple_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 44 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 17 modules, 44 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 17 modules, 44 connections
Info: mm_interconnect_2: "simple_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_2"
Info: irq_mapper: "simple_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "simple_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "f2sdram_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "f2sdram_master" instantiated timing_adapter "timing_adt"
Info: fifo: "f2sdram_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "f2sdram_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "f2sdram_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "f2sdram_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "f2sdram_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "f2sdram_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_master_master_translator"
Info: fpga_onchip_ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fpga_onchip_ram_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_master_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_master_master_translator_avalon_universal_master_0_agent"
Info: fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_003"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_003"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: addr_router: "mm_interconnect_2" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_2" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Senior_Design/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: simple_system: Done "simple_system" with 60 modules, 118 files, 3039822 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
