# Microchip Physical design constraints file

# Version: 2023.2 2023.2.0.10

# Design Name: Ux2FPGA 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S025 , Package: 256 VF , Speed grade: -1 

# Date generated: Tue Mar 12 14:39:24 2024 


#
# I/O constraints
#

set_io CLK0 -DIRECTION INPUT -pinname H16 -fixed no
set_io MisoA -DIRECTION INPUT -pinname N14 -fixed no
set_io MisoB -DIRECTION INPUT -pinname N16 -fixed no
set_io MisoC -DIRECTION INPUT -pinname P10 -fixed no
set_io MisoD -DIRECTION INPUT -pinname T9 -fixed no
set_io MisoE -DIRECTION INPUT -pinname R8 -fixed no
set_io MisoF -DIRECTION INPUT -pinname G5 -fixed no
set_io MisoMon0 -DIRECTION INPUT -pinname H12 -fixed no
set_io MisoMon1 -DIRECTION INPUT -pinname G12 -fixed no
set_io MosiA -DIRECTION OUTPUT -pinname L13 -fixed no
set_io MosiB -DIRECTION OUTPUT -pinname N15 -fixed no
set_io MosiC -DIRECTION OUTPUT -pinname R10 -fixed no
set_io MosiD -DIRECTION OUTPUT -pinname R9 -fixed no
set_io MosiE -DIRECTION OUTPUT -pinname T8 -fixed no
set_io MosiF -DIRECTION OUTPUT -pinname G3 -fixed no
set_io MosiMonAdc -DIRECTION OUTPUT -pinname M10 -fixed no
set_io PAD_IN_0\[0\] -DIRECTION INPUT -pinname M16 -fixed no
set_io PAD_IN_0\[1\] -DIRECTION INPUT -pinname K16 -fixed no
set_io PAD_IN_0\[2\] -DIRECTION INPUT -pinname K14 -fixed no
set_io PAD_IN_0\[3\] -DIRECTION INPUT -pinname J16 -fixed no
set_io PAD_IN_0\[4\] -DIRECTION INPUT -pinname J12 -fixed no
set_io PAD_IN_0\[5\] -DIRECTION INPUT -pinname G14 -fixed no
set_io PAD_IN_0\[6\] -DIRECTION INPUT -pinname H13 -fixed no
set_io PAD_IN_0\[7\] -DIRECTION INPUT -pinname N8 -fixed no
set_io PAD_IN_0\[8\] -DIRECTION INPUT -pinname R13 -fixed no
set_io PAD_OUT\[0\] -DIRECTION OUTPUT -pinname F3 -fixed no
set_io PAD_OUT\[1\] -DIRECTION OUTPUT -pinname H3 -fixed no
set_io PAD_OUT\[2\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io PAD_OUT\[3\] -DIRECTION OUTPUT -pinname J13 -fixed no
set_io RX -DIRECTION INPUT -pinname T12 -fixed no
set_io SckADCs -DIRECTION OUTPUT -pinname F2 -fixed no
set_io SckMonAdc -DIRECTION OUTPUT -pinname J14 -fixed no
set_io Tx\[0\] -DIRECTION OUTPUT -pinname R12 -fixed no
set_io nCsA -DIRECTION OUTPUT -pinname P12 -fixed no
set_io nCsB -DIRECTION OUTPUT -pinname R11 -fixed no
set_io nCsC -DIRECTION OUTPUT -pinname M9 -fixed no
set_io nCsD -DIRECTION OUTPUT -pinname P7 -fixed no
set_io nCsE -DIRECTION OUTPUT -pinname T6 -fixed no
set_io nCsF -DIRECTION OUTPUT -pinname H4 -fixed no
set_io nCsMonAdc -DIRECTION OUTPUT -pinname G16 -fixed no
set_io test\[1\] -DIRECTION OUTPUT -pinname H5 -fixed no
set_io test\[2\] -DIRECTION OUTPUT -pinname H1 -fixed no
set_io test\[3\] -DIRECTION OUTPUT -pinname J3 -fixed no
set_io test\[4\] -DIRECTION OUTPUT -pinname J5 -fixed no
set_io test\[5\] -DIRECTION OUTPUT -pinname J1 -fixed no
set_io test\[6\] -DIRECTION OUTPUT -pinname J2 -fixed no
set_io test\[7\] -DIRECTION OUTPUT -pinname K1 -fixed no
set_io test\[8\] -DIRECTION OUTPUT -pinname L1 -fixed no

#
# Core cell constraints
#

set_location SpiMasterPorts_0/SpiBitPos_7_1.SUM\[2\] -fixed no 569 99
set_location SpiMasterPorts_7/XferComplete_i_RNINC1K -fixed no 558 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[7\] -fixed no 598 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m -fixed no 616 84
set_location SpiMasterPorts_3/Sck_i_0_0_a2_1 -fixed no 504 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0\[3\] -fixed no 612 66
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[5\] -fixed no 590 76
set_location SpiMasterPorts_4/nCs\[0\] -fixed no 501 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2_1_0 -fixed no 605 75
set_location SpiMasterPorts_4/Sck_i_RNIJHBB1_0 -fixed no 587 78
set_location SpiMasterPorts_0/XferComplete_i_4_iv_i -fixed no 554 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0_RNITO221 -fixed no 601 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4 -fixed no 603 69
set_location SpiMasterPorts_6/DataFromMiso_7_21_0_a2 -fixed no 623 108
set_location SpiMasterPorts_5/DataFromMiso_1\[20\] -fixed no 554 97
set_location SpiMasterPorts_3/DataFromMiso_7_0_0_a2 -fixed no 571 81
set_location SpiMasterPorts_3/DataFromMiso_7_4_1_a2_0 -fixed no 538 90
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[12\] -fixed no 590 93
set_location SpiMasterPorts_0/un1_rst_1 -fixed no 560 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\] -fixed no 559 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m -fixed no 616 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[5\] -fixed no 585 76
set_location SpiMasterPorts_4/DataFromMiso_1_en_1\[17\] -fixed no 580 78
set_location SpiMasterPorts_7/Sck_i_RNO -fixed no 552 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/un1_CUARTlI0l_1_0_m3 -fixed no 595 66
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[2\] -fixed no 605 93
set_location SpiMasterPorts_5/ClkDiv\[2\] -fixed no 531 82
set_location SpiMasterPorts_2/DataFromMiso_7_5_0_a2 -fixed no 543 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO10l.CUARTI00l6_0 -fixed no 608 66
set_location SpiMasterPorts_0/Mosi_i_4_2_i_m2 -fixed no 522 99
set_location SpiMasterPorts_0/DataFromMiso_1_en_0_0\[0\] -fixed no 579 99
set_location SpiMasterPorts_1/DataToMosi_i\[18\] -fixed no 554 106
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\] -fixed no 583 70
set_location SpiMasterPorts_4/DataToMosi_i\[13\] -fixed no 532 94
set_location SpiMasterPorts_0/DataFromMiso_1\[10\] -fixed no 623 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[8\] -fixed no 593 70
set_location SpiMasterPorts_4/Mosi_i_8_iv_1_0 -fixed no 545 84
set_location SpiMasterPorts_4/Mosi_i_4_2_i_m2_2_0 -fixed no 549 90
set_location SpiMasterPorts_2/DataFromMiso_7_21_0_a2 -fixed no 578 87
set_location SpiMasterPorts_7/DataFromMiso_1\[15\] -fixed no 587 94
set_location SpiMasterPorts_0/DataFromMiso_1\[18\] -fixed no 598 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_o2 -fixed no 606 66
set_location SpiMasterPorts_3/DataFromMiso_7_16_0_a2 -fixed no 574 81
set_location SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1 -fixed no 600 111
set_location SpiMasterPorts_5/AmbaDataLatched -fixed no 562 94
set_location SpiMasterPorts_3/DataToMosi_i\[8\] -fixed no 530 94
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[19\] -fixed no 628 96
set_location SpiMasterPorts_4/DataFromMiso_1\[22\] -fixed no 592 79
set_location SpiMasterPorts_2/DataFromMiso_7_6_0_a2 -fixed no 544 87
set_location SpiMasterPorts_0/un1_rst_set_RNII21M -fixed no 561 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[2\] -fixed no 605 96
set_location SpiMasterPorts_2/DataToMosi_i\[20\] -fixed no 517 91
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[4\] -fixed no 596 96
set_location SpiMasterPorts_6/DataToMosi_i\[9\] -fixed no 570 103
set_location SpiMasterPorts_2/DataFromMiso_7_12_0_a2 -fixed no 531 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[8\] -fixed no 593 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\] -fixed no 564 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2\[1\] -fixed no 616 75
set_location SpiMasterPorts_7/ClkDiv\[5\] -fixed no 546 79
set_location SpiMasterPorts_2/SpiBitPos_1_sqmuxa_0 -fixed no 522 87
set_location SpiMasterPorts_6/DataFromMiso_1\[7\] -fixed no 615 91
set_location SpiMasterPorts_3/DataFromMiso_1\[9\] -fixed no 615 85
set_location SpiMasterPorts_0/DataFromMiso_1\[17\] -fixed no 594 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[10\] -fixed no 616 87
set_location SpiMasterPorts_4/DataToMosi_i\[19\] -fixed no 549 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[1\] -fixed no 596 66
set_location SpiMasterPorts_7/un7_ambadatalatched -fixed no 529 84
set_location OR4_1 -fixed no 541 102
set_location SpiMasterPorts_4/SpiBitPos\[2\] -fixed no 566 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\] -fixed no 591 70
set_location SpiMasterPorts_4/un1_ambadatalatched -fixed no 558 93
set_location SpiMasterPorts_0/un1_rst -fixed no 560 90
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[14\] -fixed no 589 93
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_tz -fixed no 620 96
set_location SpiMasterPorts_3/un1_rst_2_rs_RNIR6MS -fixed no 510 84
set_location SpiMasterPorts_0/DataFromMiso_1\[5\] -fixed no 613 100
set_location SpiMasterPorts_4/DataFromMiso_1\[19\] -fixed no 576 79
set_location SpiMasterPorts_3/un6_ncslatchedlto8_2 -fixed no 480 84
set_location SpiMasterPorts_7/ClkDiv\[0\] -fixed no 541 79
set_location SpiMasterPorts_6/Mosi_i_8_iv_1_0 -fixed no 585 105
set_location SpiMasterPorts_5/DataFromMiso_1\[22\] -fixed no 603 100
set_location SpiMasterPorts_7/SpiBitPos_RNICR7I1\[1\] -fixed no 571 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2\[3\] -fixed no 588 75
set_location SpiMasterPorts_6/DataToMosi_i\[3\] -fixed no 581 103
set_location SpiMasterPorts_7/DataFromMiso_7_9_0_a2 -fixed no 563 87
set_location SpiMasterPorts_2/DataFromMiso_1\[8\] -fixed no 545 88
set_location SpiMasterPorts_3/un16_ncslatchedlto4_i_a2 -fixed no 513 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll1 -fixed no 597 67
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[19\] -fixed no 583 96
set_location SpiMasterPorts_7/DataFromMiso_7_17_0_o2 -fixed no 579 90
set_location SpiMasterPorts_6/DataToMosi_i\[5\] -fixed no 586 103
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[6\] -fixed no 587 90
set_location SpiMasterPorts_2/SpiBitPos_1_sqmuxa -fixed no 523 87
set_location SpiMasterPorts_1/_decfrac23_0_a2_0 -fixed no 611 105
set_location SpiMasterPorts_0/un16_ncslatchedlto4_i_o2 -fixed no 537 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[17\] -fixed no 620 84
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_0\[4\] -fixed no 517 87
set_location SpiMasterPorts_5/Mosi_i_8_iv -fixed no 540 93
set_location SpiMasterPorts_5/ClkDiv\[3\] -fixed no 532 82
set_location SpiMasterPorts_1/DataFromMiso_7_19_0_a2 -fixed no 611 102
set_location SpiMasterPorts_4/DataFromMiso_1\[8\] -fixed no 606 79
set_location SpiMasterPorts_2/Mosi_i_8_iv_1_0 -fixed no 498 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[7\] -fixed no 576 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5\[6\] -fixed no 589 75
set_location SpiMasterPorts_3/DataToMosi_i\[10\] -fixed no 531 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa -fixed no 599 69
set_location SpiMasterPorts_1/DataFromMiso_7_9_0_a2 -fixed no 610 105
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[12\] -fixed no 617 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1\[0\] -fixed no 613 75
set_location SpiMasterPorts_5/Sck_i_RNIN01B1 -fixed no 609 99
set_location SpiMasterPorts_6/DataToMosi_i\[22\] -fixed no 591 103
set_location SpiMasterPorts_1/DacNum_i\[0\] -fixed no 574 91
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[20\] -fixed no 578 96
set_location SpiMasterPorts_2/un1_rst_2 -fixed no 605 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i_1 -fixed no 634 75
set_location SpiMasterPorts_2/un1_rst_1_set -fixed no 501 91
set_location SpiMasterPorts_3/Mosi_i_8_iv_RNO -fixed no 529 90
set_location SpiMasterPorts_0/SpiBitPos_1_sqmuxa -fixed no 571 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[2\] -fixed no 606 84
set_location SpiMasterPorts_2/DataToMosi_i\[9\] -fixed no 522 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[17\] -fixed no 619 96
set_location SpiMasterPorts_5/ClkDiv\[8\] -fixed no 537 82
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[14\] -fixed no 601 78
set_location SpiMasterPorts_6/DataToMosi_i\[1\] -fixed no 598 103
set_location SpiMasterPorts_5/Mosi_i_4_23_2_0_1 -fixed no 516 96
set_location SpiMasterPorts_3/Mosi_i_4_23_2_0_1 -fixed no 534 93
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[5\] -fixed no 603 96
set_location SpiMasterPorts_2/Sck_i_0_0_o2_0 -fixed no 521 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_tz -fixed no 622 96
set_location SpiMasterPorts_3/DataFromMiso_1\[15\] -fixed no 576 85
set_location SpiMasterPorts_3/nCsce\[0\] -fixed no 552 90
set_location SpiMasterPorts_3/DataFromMiso_7_11_0_a2 -fixed no 575 84
set_location SpiMasterPorts_0/DataFromMiso_1\[6\] -fixed no 617 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4\[3\] -fixed no 633 69
set_location SpiMasterPorts_1/DataToMosi_i\[15\] -fixed no 583 103
set_location SpiMasterPorts_5/DataToMosi_i\[13\] -fixed no 519 97
set_location SpiMasterPorts_7/SpiBitPos\[3\] -fixed no 561 85
set_location SpiMasterPorts_2/DataToMosi_i\[18\] -fixed no 518 91
set_location SpiMasterPorts_1/DataFromMiso_1\[5\] -fixed no 619 82
set_location SpiMasterPorts_7/DataFromMiso_1\[18\] -fixed no 565 94
set_location SpiMasterPorts_4/Mosi_i_4_8_1_0 -fixed no 554 102
set_location SpiMasterPorts_2/DataFromMiso_1\[0\] -fixed no 589 88
set_location SpiMasterPorts_5/DataFromMiso_7_10_0_a2 -fixed no 547 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[4\] -fixed no 620 93
set_location SpiMasterPorts_4/DataToMosi_i\[4\] -fixed no 528 91
set_location SpiMasterPorts_0/DataToMosi_i\[18\] -fixed no 518 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_3\[1\] -fixed no 589 66
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0 -fixed no 600 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2\[2\] -fixed no 591 75
set_location SpiMasterPorts_4/Mosi_i_8_iv -fixed no 541 84
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[19\] -fixed no 576 78
set_location SpiMasterPorts_1/DataToMosi_i\[4\] -fixed no 557 106
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[11\] -fixed no 582 99
set_location SpiMasterPorts_5/Mosi_i_4_2_i_m2 -fixed no 512 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY -fixed no 619 70
set_location SpiMasterPorts_7/DataFromMiso_7_11_0_a2 -fixed no 559 84
set_location SpiMasterPorts_2/un6_ncslatchedlto3 -fixed no 503 93
set_location SpiMasterPorts_0/DataFromMiso_1\[4\] -fixed no 580 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[4\] -fixed no 582 76
set_location SpiMasterPorts_3/DataFromMiso_1\[2\] -fixed no 591 85
set_location SpiMasterPorts_0/Sck_i_RNIJK0G1_0 -fixed no 599 99
set_location SpiMasterPorts_6/Mosi_i_4_2_i_m2 -fixed no 580 102
set_location SpiMasterPorts_4/DataFromMiso_1\[0\] -fixed no 572 88
set_location SpiMasterPorts_2/ClkDiv\[5\] -fixed no 498 94
set_location SpiMasterPorts_5/un1_rst_2 -fixed no 569 96
set_location SpiMasterPorts_3/Sck_i_0_0_o2_0 -fixed no 509 87
set_location SpiMasterPorts_4/_decfrac23_0_a2 -fixed no 565 78
set_location SpiMasterPorts_2/DataToMosi_i\[3\] -fixed no 514 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\] -fixed no 596 70
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[9\] -fixed no 622 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_0_sqmuxa -fixed no 597 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_0_sqmuxa -fixed no 602 81
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[1\] -fixed no 568 93
set_location SpiMasterPorts_3/SpiBitPos_7_1.SUM\[1\] -fixed no 505 90
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[7\] -fixed no 586 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00_1_sqmuxa_0_a2 -fixed no 621 69
set_location SpiMasterPorts_0/SpiBitPos\[4\] -fixed no 566 100
set_location SpiMasterPorts_7/SpiBitPos_7_1.N_52_i -fixed no 552 84
set_location SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2 -fixed no 544 93
set_location SpiMasterPorts_4/DataToMosi_i\[2\] -fixed no 551 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\] -fixed no 584 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2 -fixed no 606 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i -fixed no 607 66
set_location SpiMasterPorts_2/DataToMosi_i\[5\] -fixed no 560 94
set_location SpiMasterPorts_1/DataToMosi_i\[2\] -fixed no 556 106
set_location SpiMasterPorts_6/SpiBitPos_1_sqmuxa -fixed no 577 105
set_location SpiMasterPorts_5/un1_rst_2_rs -fixed no 572 91
set_location SpiMasterPorts_3/DataFromMiso_1\[22\] -fixed no 588 82
set_location SpiMasterPorts_0/un1_rst_3 -fixed no 555 90
set_location SpiMasterPorts_2/ClkDiv\[0\] -fixed no 493 94
set_location SpiMasterPorts_7/SpiBitPos\[0\] -fixed no 561 88
set_location SpiMasterPorts_0/un1_rst_3_rs_RNIG8BT -fixed no 562 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8 -fixed no 618 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[2\] -fixed no 572 76
set_location SpiMasterPorts_1/DataFromMiso_7_7_0_a2 -fixed no 609 105
set_location SpiMasterPorts_7/DataFromMiso_1\[20\] -fixed no 577 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2\[1\] -fixed no 622 90
set_location SpiMasterPorts_7/SpiBitPos\[1\] -fixed no 552 85
set_location SpiMasterPorts_4/Mosi_i_4_21_i_m2_1 -fixed no 529 93
set_location SpiMasterPorts_4/DataFromMiso_1\[18\] -fixed no 593 79
set_location SpiMasterPorts_4/DataFromMiso_7_9_0_a2 -fixed no 574 78
set_location SpiMasterPorts_2/DataFromMiso_7_4_1_a2 -fixed no 545 87
set_location SpiMasterPorts_4/DataToMosi_i\[18\] -fixed no 542 91
set_location SpiMasterPorts_1/DataFromMiso_1\[6\] -fixed no 603 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\] -fixed no 615 67
set_location SpiMasterPorts_1/DataFromMiso_7_21_0_a2 -fixed no 610 102
set_location SpiMasterPorts_3/DataToMosi_i\[9\] -fixed no 536 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[1\] -fixed no 608 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[8\] -fixed no 620 87
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[3\] -fixed no 598 78
set_location SpiMasterPorts_4/DataFromMiso_1\[23\] -fixed no 543 82
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[10\] -fixed no 623 99
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM\[1\] -fixed no 567 87
set_location SpiMasterPorts_0/DataToMosi_i\[22\] -fixed no 519 103
set_location SpiMasterPorts_2/un1_rst_set -fixed no 603 82
set_location SpiMasterPorts_2/DataToMosi_i\[1\] -fixed no 563 94
set_location SpiMasterPorts_0/SpiBitPos\[2\] -fixed no 569 100
set_location SpiMasterPorts_1/Sck_i -fixed no 570 106
set_location SpiMasterPorts_1/DataFromMiso_1\[4\] -fixed no 618 94
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[21\] -fixed no 582 78
set_location SpiMasterPorts_3/un1_rst_1_set -fixed no 508 91
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[6\] -fixed no 585 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\] -fixed no 595 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\] -fixed no 587 70
set_location SpiMasterPorts_7/DataFromMiso_1_en_1\[1\] -fixed no 570 93
set_location SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0_1\[4\] -fixed no 539 96
set_location SpiMasterPorts_0/DataToMosi_i\[15\] -fixed no 522 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1131_1 -fixed no 630 69
set_location SpiMasterPorts_4/Mosi_i_8_iv_RNO -fixed no 550 90
set_location SpiMasterPorts_6/Sck_i_0_0_o2 -fixed no 598 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0lce\[2\] -fixed no 602 66
set_location SpiMasterPorts_4/DataFromMiso_1_sqmuxa_0_a2 -fixed no 569 78
set_location SpiMasterPorts_3/AmbaDataLatched -fixed no 515 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\] -fixed no 567 76
set_location SpiMasterPorts_5/Mosi_i_4_8 -fixed no 507 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\] -fixed no 561 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM\[3\] -fixed no 604 81
set_location SpiMasterPorts_5/DacNum_i_0_sqmuxa -fixed no 560 93
set_location SpiMasterPorts_3/DataToMosi_i\[3\] -fixed no 512 94
set_location SpiMasterPorts_0/Mosi_i_8_iv_RNO -fixed no 523 99
set_location SpiMasterPorts_6/Mosi_i_4_23_2_0 -fixed no 582 102
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[17\] -fixed no 615 93
set_location SpiMasterPorts_1/Mosi_i_8_iv_1_0 -fixed no 582 108
set_location SpiMasterPorts_2/DataFromMiso_7_16_0_a2 -fixed no 534 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\] -fixed no 590 66
set_location SpiMasterPorts_7/un1_rst_2_rs -fixed no 579 94
set_location SpiMasterPorts_5/DataToMosi_i\[21\] -fixed no 553 94
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM\[1\] -fixed no 547 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3\[6\] -fixed no 599 84
set_location SpiMasterPorts_3/DataToMosi_i\[5\] -fixed no 514 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_0\[2\] -fixed no 592 66
set_location SpiMasterPorts_0/SpiBitPos_7_1.SUM\[0\] -fixed no 567 99
set_location SpiMasterPorts_1/un16_ncslatchedlto4_i_o2 -fixed no 602 105
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[11\] -fixed no 562 96
set_location SpiMasterPorts_2/DataFromMiso_7_18_0_a2 -fixed no 551 87
set_location SpiMasterPorts_1/Mosi_i_4_8 -fixed no 559 102
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[2\] -fixed no 593 84
set_location SpiMasterPorts_4/DataFromMiso_1\[15\] -fixed no 574 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20 -fixed no 600 69
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[20\] -fixed no 584 78
set_location SpiMasterPorts_3/SpiBitPos\[2\] -fixed no 510 91
set_location SpiMasterPorts_2/DataToMosi_i\[17\] -fixed no 555 94
set_location SpiMasterPorts_7/DataFromMiso_1\[3\] -fixed no 580 97
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[21\] -fixed no 608 99
set_location SpiMasterPorts_0/un6_ncslatchedlto8 -fixed no 562 81
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[11\] -fixed no 605 84
set_location SpiMasterPorts_5/DataToMosi_i\[15\] -fixed no 512 97
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[14\] -fixed no 598 93
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[9\] -fixed no 585 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\] -fixed no 607 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0\[5\] -fixed no 590 75
set_location SpiMasterPorts_7/un1_rst -fixed no 564 96
set_location SpiMasterPorts_7/SpiBitPos_7_1.N_34_i -fixed no 560 84
set_location SpiMasterPorts_4/ClkDiv\[7\] -fixed no 584 85
set_location SpiMasterPorts_2/_decfrac23_0_a2_0 -fixed no 583 87
set_location SpiMasterPorts_2/Pready -fixed no 565 97
set_location SpiMasterPorts_1/ClkDiv\[7\] -fixed no 582 115
set_location SpiMasterPorts_0/Sck_i_0_0_o2_2 -fixed no 536 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM\[2\] -fixed no 600 81
set_location SpiMasterPorts_3/DataToMosi_i\[1\] -fixed no 509 94
set_location SpiMasterPorts_2/DataFromMiso_7_2_0_a2 -fixed no 585 87
set_location SpiMasterPorts_0/SpiBitPos_RNI0I4J1_2\[0\] -fixed no 598 99
set_location SpiMasterPorts_2/DataFromMiso_7_15_0_a2 -fixed no 539 87
set_location SpiMasterPorts_1/Mosi_i -fixed no 583 109
set_location SpiMasterPorts_0/un1_rst_2 -fixed no 559 90
set_location SpiMasterPorts_3/un16_ncslatchedlto4_i_o2 -fixed no 535 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[9\] -fixed no 601 93
set_location SpiMasterPorts_2/DataToMosi_i\[16\] -fixed no 516 91
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[20\] -fixed no 590 81
set_location SpiMasterPorts_0/un6_ncslatchedlto8_2 -fixed no 563 81
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[1\] -fixed no 620 99
set_location flash_freeze_inst/INST_FLASH_FREEZE_IP -fixed no 624 8
set_location SpiMasterPorts_1/_decfrac23_0_a2 -fixed no 590 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_1\[7\] -fixed no 590 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa_i_0 -fixed no 634 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[11\] -fixed no 618 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1\[2\] -fixed no 594 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[21\] -fixed no 602 90
set_location SpiMasterPorts_3/un1_ambadatalatched -fixed no 557 93
set_location SpiMasterPorts_3/DataFromMiso_7_5_0_a2 -fixed no 574 84
set_location SpiMasterPorts_0/Sck_i_RNI2KLC1 -fixed no 588 99
set_location SpiMasterPorts_2/DataToMosi_i\[10\] -fixed no 521 97
set_location SpiMasterPorts_2/SpiBitPos\[4\] -fixed no 519 88
set_location SpiMasterPorts_1/Mosi_i_8_iv_RNO -fixed no 581 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[6\] -fixed no 595 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[6\] -fixed no 621 90
set_location SpiMasterPorts_2/_decfrac23_0_a2 -fixed no 548 87
set_location SpiMasterPorts_0/DataToMosi_i\[20\] -fixed no 517 103
set_location SpiMasterPorts_1/DataFromMiso_1\[16\] -fixed no 606 91
set_location SpiMasterPorts_6/DataFromMiso_1\[13\] -fixed no 599 94
set_location SpiMasterPorts_7/DataFromMiso_1\[19\] -fixed no 583 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[13\] -fixed no 589 84
set_location SpiMasterPorts_5/ClkDiv\[1\] -fixed no 530 82
set_location SpiMasterPorts_2/Mosi_i_8_iv_RNO -fixed no 524 90
set_location SpiMasterPorts_6/DataFromMiso_7_18_0_a2_1 -fixed no 608 111
set_location SpiMasterPorts_5/Mosi_i_8_iv_RNO_0 -fixed no 549 93
set_location SpiMasterPorts_4/ClkDiv\[4\] -fixed no 581 85
set_location SpiMasterPorts_1/ClkDiv\[4\] -fixed no 579 115
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[6\] -fixed no 603 84
set_location SpiMasterPorts_3/DataFromMiso_7_6_0_a2 -fixed no 573 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO -fixed no 598 66
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[20\] -fixed no 554 96
set_location SpiMasterPorts_5/DataFromMiso_1_en_0_0\[12\] -fixed no 558 96
set_location SpiMasterPorts_3/Mosi_i_4_21_i_m2_1 -fixed no 530 93
set_location SpiMasterPorts_4/DataFromMiso_1\[11\] -fixed no 596 79
set_location SpiMasterPorts_0/DataFromMiso_1\[1\] -fixed no 620 100
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[20\] -fixed no 576 90
set_location SpiMasterPorts_4/SpiBitPos_7_1.CO1 -fixed no 571 87
set_location SpiMasterPorts_4/DataToMosi_i\[20\] -fixed no 541 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\] -fixed no 626 70
set_location SpiMasterPorts_3/DataFromMiso_7_17_0_a2 -fixed no 572 81
set_location SpiMasterPorts_3/ClkDiv\[6\] -fixed no 487 88
set_location SpiMasterPorts_2/DataFromMiso_1\[7\] -fixed no 604 88
set_location SpiMasterPorts_1/DataFromMiso_7_8_0_a2 -fixed no 608 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\] -fixed no 618 67
set_location SpiMasterPorts_5/DataToMosi_i\[6\] -fixed no 524 94
set_location SpiMasterPorts_5/XferComplete_i -fixed no 551 94
set_location SpiMasterPorts_4/SpiBitPos\[1\] -fixed no 567 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\] -fixed no 607 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[23\] -fixed no 604 90
set_location SpiMasterPorts_3/DataToMosi_i\[22\] -fixed no 533 91
set_location SpiMasterPorts_5/DataToMosi_i\[17\] -fixed no 552 94
set_location SpiMasterPorts_0/DataFromMiso_1\[14\] -fixed no 618 100
set_location SpiMasterPorts_1/un7_ambadatalatched -fixed no 573 99
set_location SpiMasterPorts_6/DataToMosi_i\[4\] -fixed no 597 103
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[19\] -fixed no 620 78
set_location SpiMasterPorts_0/DataToMosi_i\[6\] -fixed no 526 103
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[13\] -fixed no 599 93
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[3\] -fixed no 583 99
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[6\] -fixed no 588 84
set_location SpiMasterPorts_0/DataToMosi_i\[17\] -fixed no 519 100
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[23\] -fixed no 599 87
set_location SpiMasterPorts_7/DataFromMiso_1\[16\] -fixed no 577 91
set_location SpiMasterPorts_4/DataFromMiso_1\[7\] -fixed no 595 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[0\] -fixed no 554 76
set_location SpiMasterPorts_3/Pready -fixed no 546 94
set_location SpiMasterPorts_0/Sck_i_0_0 -fixed no 555 99
set_location SpiMasterPorts_3/DacNum_i\[1\] -fixed no 557 91
set_location SpiMasterPorts_7/SpiBitPos_RNIET7I1\[3\] -fixed no 582 90
set_location SpiMasterPorts_0/DataFromMiso_1\[23\] -fixed no 559 91
set_location SpiMasterPorts_3/un1_rst -fixed no 504 84
set_location SpiMasterPorts_4/DataFromMiso_7_18_0_a2_1 -fixed no 572 78
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[13\] -fixed no 619 99
set_location SpiMasterPorts_6/DataFromMiso_1\[3\] -fixed no 600 97
set_location SpiMasterPorts_3/SpiBitPos_1_sqmuxa -fixed no 506 87
set_location SpiMasterPorts_0/SpiBitPos_7_1.SUM\[4\] -fixed no 566 99
set_location SpiMasterPorts_4/DataToMosi_i\[22\] -fixed no 543 91
set_location SpiMasterPorts_2/SpiBitPos\[3\] -fixed no 540 88
set_location SpiMasterPorts_0/DacNum_i_0_sqmuxa -fixed no 569 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_0 -fixed no 618 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[19\] -fixed no 612 96
set_location SpiMasterPorts_6/DataToMosi_i\[2\] -fixed no 595 103
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[5\] -fixed no 598 84
set_location SpiMasterPorts_0/un1_rst_1_set -fixed no 560 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0\[0\] -fixed no 622 69
set_location SpiMasterPorts_6/DataToMosi_i\[12\] -fixed no 567 103
set_location SpiMasterPorts_1/DataFromMiso_7_3_2_a2 -fixed no 607 105
set_location SpiMasterPorts_6/DataFromMiso_7_9_0_a2 -fixed no 622 108
set_location SpiMasterPorts_7/un1_rst_2 -fixed no 568 96
set_location SpiMasterPorts_0/SpiBitPos_RNIGIPF1_0\[0\] -fixed no 531 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM\[0\] -fixed no 611 81
set_location SpiMasterPorts_6/DataFromMiso_1\[11\] -fixed no 618 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_2\[1\] -fixed no 584 69
set_location SpiMasterPorts_7/SpiBitPos_7_1.N_31_i -fixed no 561 87
set_location SpiMasterPorts_6/_decfrac23_0_a2 -fixed no 609 111
set_location SpiMasterPorts_2/DataFromMiso_7_19_0_a2 -fixed no 546 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[0\] -fixed no 602 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1\[0\] -fixed no 612 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[16\] -fixed no 603 90
set_location SpiMasterPorts_1/DataFromMiso_1\[1\] -fixed no 613 85
set_location SpiMasterPorts_6/DataFromMiso_1\[15\] -fixed no 576 106
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[1\] -fixed no 613 90
set_location SpiMasterPorts_5/SpiBitPos_RNIKCHB1\[0\] -fixed no 534 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_u_1_0 -fixed no 629 75
set_location SpiMasterPorts_2/Sck_i -fixed no 526 88
set_location SpiMasterPorts_2/DataFromMiso_1\[18\] -fixed no 582 91
set_location SpiMasterPorts_5/Sck_i_0_0_a2_1 -fixed no 546 96
set_location SpiMasterPorts_5/DataFromMiso_1\[5\] -fixed no 601 100
set_location SpiMasterPorts_4/XferComplete_i_4_iv_i -fixed no 551 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[5\] -fixed no 597 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[7\] -fixed no 601 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2\[5\] -fixed no 623 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0\[1\] -fixed no 600 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s0_0_a2 -fixed no 609 69
set_location SpiMasterPorts_0/DataFromMiso_7_11_0_a2 -fixed no 529 99
set_location SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0\[4\] -fixed no 594 108
set_location SpiMasterPorts_6/DataFromMiso_7_17_0_a2 -fixed no 611 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11 -fixed no 626 76
set_location SpiMasterPorts_0/_decfrac23_0_a2 -fixed no 533 99
set_location SpiMasterPorts_2/DataFromMiso_1\[13\] -fixed no 579 88
set_location SpiMasterPorts_3/SpiBitPos_7_1.CO1 -fixed no 508 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[11\] -fixed no 612 93
set_location SpiMasterPorts_1/un1_rst_2 -fixed no 590 111
set_location SpiMasterPorts_5/DataToMosi_i\[7\] -fixed no 508 97
set_location SpiMasterPorts_4/DataFromMiso_7_8_0_a2 -fixed no 571 78
set_location SpiMasterPorts_2/nCs\[0\] -fixed no 540 85
set_location SpiMasterPorts_3/DataToMosi_i\[16\] -fixed no 530 91
set_location SpiMasterPorts_2/DataFromMiso_1\[12\] -fixed no 587 88
set_location SpiMasterPorts_5/DataFromMiso_1_RNI1VEM\[23\] -fixed no 575 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa -fixed no 624 75
set_location SpiMasterPorts_7/DataFromMiso_7_9_0_a2_0 -fixed no 556 87
set_location SpiMasterPorts_7/DataFromMiso_1_en_1_0\[5\] -fixed no 569 93
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[2\] -fixed no 615 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[18\] -fixed no 627 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[11\] -fixed no 622 93
set_location SpiMasterPorts_2/DataToMosi_i\[4\] -fixed no 524 91
set_location SpiMasterPorts_0/Mosi_i_4_9 -fixed no 518 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o2\[2\] -fixed no 619 84
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[1\] -fixed no 619 90
set_location SpiMasterPorts_7/ClkDiv\[7\] -fixed no 548 79
set_location SpiMasterPorts_0/DataToMosi_i\[7\] -fixed no 560 100
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[20\] -fixed no 577 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0\[7\] -fixed no 610 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa -fixed no 604 69
set_location SpiMasterPorts_1/un6_ncslatchedlto8 -fixed no 586 114
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[16\] -fixed no 610 90
set_location SpiMasterPorts_6/DataFromMiso_1\[20\] -fixed no 576 91
set_location SpiMasterPorts_3/DataFromMiso_1\[10\] -fixed no 607 79
set_location SpiMasterPorts_3/DataToMosi_i\[21\] -fixed no 508 94
set_location SpiMasterPorts_5/nCsce\[0\] -fixed no 547 93
set_location SpiMasterPorts_4/un1_rst_2_rs -fixed no 542 82
set_location SpiMasterPorts_2/AmbaDataLatched -fixed no 525 91
set_location SpiMasterPorts_4/Sck_i_0_0_o2_0 -fixed no 540 84
set_location SpiMasterPorts_1/XferComplete_i -fixed no 575 106
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[0\] -fixed no 564 87
set_location SpiMasterPorts_2/DataToMosi_i\[2\] -fixed no 520 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[0\] -fixed no 617 76
set_location SpiMasterPorts_6/DacNum_i\[1\] -fixed no 562 91
set_location SpiMasterPorts_5/DataFromMiso_1\[6\] -fixed no 590 97
set_location SpiMasterPorts_1/DataToMosi_i\[16\] -fixed no 552 106
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[11\] -fixed no 617 93
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[12\] -fixed no 613 96
set_location SpiMasterPorts_1/nCsLatched -fixed no 573 106
set_location SpiMasterPorts_6/DataFromMiso_7_7_0_a2 -fixed no 610 111
set_location SpiMasterPorts_2/Pready_1_sqmuxa_1_i -fixed no 565 96
set_location SpiMasterPorts_1/DataFromMiso_7_22_0_a2 -fixed no 606 105
set_location SpiMasterPorts_6/Mosi_i_4_9 -fixed no 570 102
set_location SpiMasterPorts_1/DataFromMiso_7_10_0_a2 -fixed no 607 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1\[3\] -fixed no 625 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[13\] -fixed no 610 84
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[16\] -fixed no 577 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[6\] -fixed no 594 69
set_location SpiMasterPorts_0/DataToMosi_i\[12\] -fixed no 525 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\] -fixed no 618 66
set_location SpiMasterPorts_4/DataFromMiso_1_en_0\[22\] -fixed no 590 78
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[7\] -fixed no 592 84
set_location SpiMasterPorts_5/DataFromMiso_1\[4\] -fixed no 596 97
set_location SpiMasterPorts_3/un6_ncslatchedlto8 -fixed no 490 87
set_location SpiMasterPorts_2/DataFromMiso_1\[21\] -fixed no 562 88
set_location SpiMasterPorts_6/SpiBitPos_7_1.SUM\[1\] -fixed no 590 108
set_location SpiMasterPorts_0/SpiBitPos\[0\] -fixed no 567 100
set_location SpiMasterPorts_7/ClkDiv\[4\] -fixed no 545 79
set_location SpiMasterPorts_3/DataFromMiso_7_4_1_a2 -fixed no 570 81
set_location SpiMasterPorts_2/un1_rst_3_rs -fixed no 500 91
set_location SpiMasterPorts_1/DataFromMiso_7_17_0_a2_0 -fixed no 605 105
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[14\] -fixed no 600 78
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[8\] -fixed no 606 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5\[7\] -fixed no 598 75
set_location SpiMasterPorts_4/Pready -fixed no 559 94
set_location SpiMasterPorts_1/Mosi_i_4_2_i_m2 -fixed no 583 102
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[13\] -fixed no 604 84
set_location SpiMasterPorts_3/SpiBitPos_7_1.SUM\[3\] -fixed no 509 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[0\] -fixed no 574 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[19\] -fixed no 629 96
set_location SpiMasterPorts_6/Mosi_i_4_23_2_0_1 -fixed no 566 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[7\] -fixed no 575 76
set_location SpiMasterPorts_1/DataFromMiso_7_0_0_a2 -fixed no 598 105
set_location SpiMasterPorts_0/Sck_i_RNI3LLC1_0 -fixed no 589 99
set_location SpiMasterPorts_3/DataFromMiso_7_20_0_a2 -fixed no 573 84
set_location SpiMasterPorts_2/DacNum_i\[0\] -fixed no 567 91
set_location SpiMasterPorts_1/Sck_i_0_0_o2 -fixed no 599 105
set_location SpiMasterPorts_5/SpiBitPos_7_1.SUM\[0\] -fixed no 540 96
set_location SpiMasterPorts_2/Mosi_i_4_2_i_m2 -fixed no 505 96
set_location SpiMasterPorts_0/un6_ncslatchedlto3 -fixed no 580 81
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[1\] -fixed no 613 78
set_location SpiMasterPorts_4/un1_rst_2 -fixed no 542 81
set_location SpiMasterPorts_7/DataFromMiso_1\[9\] -fixed no 596 94
set_location SpiMasterPorts_3/DataToMosi_i\[4\] -fixed no 535 91
set_location SpiMasterPorts_1/DataFromMiso_1\[13\] -fixed no 610 85
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[3\] -fixed no 600 96
set_location SpiMasterPorts_4/un1_rst_3_rs -fixed no 543 85
set_location SpiMasterPorts_7/Pready_RNO -fixed no 560 87
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[6\] -fixed no 617 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_RNIN3N7 -fixed no 611 66
set_location SpiMasterPorts_6/Pready_1_sqmuxa -fixed no 587 105
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[14\] -fixed no 594 93
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[16\] -fixed no 591 96
set_location SpiMasterPorts_2/nCsLatched -fixed no 571 94
set_location SpiMasterPorts_1/DataToMosi_i\[23\] -fixed no 571 97
set_location SpiMasterPorts_5/DataToMosi_i\[11\] -fixed no 507 97
set_location SpiMasterPorts_1/DataFromMiso_1\[19\] -fixed no 629 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0ce\[1\] -fixed no 610 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1 -fixed no 627 69
set_location SpiMasterPorts_4/DacNum_i_0_sqmuxa -fixed no 561 93
set_location SpiMasterPorts_3/SpiBitPos_7_1.SUM\[2\] -fixed no 510 90
set_location SpiMasterPorts_3/DataToMosi_i\[2\] -fixed no 538 91
set_location SpiMasterPorts_3/DataFromMiso_1\[23\] -fixed no 511 85
set_location SpiMasterPorts_2/ClkDiv\[7\] -fixed no 502 94
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[15\] -fixed no 588 87
set_location SpiMasterPorts_3/DataFromMiso_7_1 -fixed no 505 87
set_location SpiMasterPorts_6/Mosi_i_4_8_1_0 -fixed no 593 102
set_location SpiMasterPorts_6/un1_rst_2_rs -fixed no 607 112
set_location SpiMasterPorts_1/nCs\[0\] -fixed no 552 82
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[12\] -fixed no 578 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\] -fixed no 619 67
set_location SpiMasterPorts_6/DataFromMiso_7_12_0_a2_1 -fixed no 603 111
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2 -fixed no 601 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_1 -fixed no 614 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[7\] -fixed no 604 87
set_location SpiMasterPorts_5/un1_rst_1_set -fixed no 529 82
set_location SpiMasterPorts_3/ClkDiv\[2\] -fixed no 483 88
set_location SpiMasterPorts_4/DataToMosi_i\[0\] -fixed no 544 91
set_location SpiMasterPorts_4/DataFromMiso_7_11_0_a2 -fixed no 574 87
set_location SpiMasterPorts_0/Mosi_i -fixed no 556 100
set_location SpiMasterPorts_1/DataToMosi_i\[0\] -fixed no 558 106
set_location SpiMasterPorts_2/DataFromMiso_1_sqmuxa_0_a2 -fixed no 516 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2\[0\] -fixed no 617 75
set_location SpiMasterPorts_5/DataFromMiso_7_18_0_a2_1 -fixed no 533 96
set_location SpiMasterPorts_5/SpiBitPos_7_1.SUM\[1\] -fixed no 543 96
set_location SpiMasterPorts_5/SpiBitPos\[2\] -fixed no 550 97
set_location SpiMasterPorts_0/DataFromMiso_1\[8\] -fixed no 587 100
set_location SpiMasterPorts_3/Pready_1_sqmuxa -fixed no 512 87
set_location SpiMasterPorts_3/DataFromMiso_7_17_0_a2_0 -fixed no 536 90
set_location SpiMasterPorts_3/DataFromMiso_7_15_0_a2 -fixed no 572 84
set_location SpiMasterPorts_1/SpiBitPos_7_1.CO1 -fixed no 558 105
set_location SpiMasterPorts_0/ClkDiv\[6\] -fixed no 559 82
set_location SpiMasterPorts_6/DataToMosi_i\[17\] -fixed no 584 103
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[12\] -fixed no 595 90
set_location SpiMasterPorts_0/Mosi_i_4_21_i_m2_1 -fixed no 521 102
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[22\] -fixed no 590 90
set_location SpiMasterPorts_5/Mosi_i -fixed no 540 94
set_location CFG0_GND_INST -fixed no 501 90
set_location SpiMasterPorts_5/ClkDiv\[5\] -fixed no 534 82
set_location SpiMasterPorts_0/Sck_i_0_0_a2_1 -fixed no 553 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[22\] -fixed no 589 90
set_location SpiMasterPorts_3/DataFromMiso_7_2_0_a2 -fixed no 565 81
set_location SpiMasterPorts_3/nCs\[0\] -fixed no 521 88
set_location SpiMasterPorts_0/DataToMosi_i\[10\] -fixed no 523 103
set_location SpiMasterPorts_3/DataFromMiso_7_22_0_a2 -fixed no 571 84
set_location SpiMasterPorts_2/ClkDiv\[4\] -fixed no 497 94
set_location SpiMasterPorts_2/DataToMosi_i\[21\] -fixed no 556 94
set_location SpiMasterPorts_1/SpiBitPos\[3\] -fixed no 559 106
set_location SpiMasterPorts_0/DataToMosi_i\[21\] -fixed no 520 100
set_location SpiMasterPorts_6/XferComplete_i_4_iv_i -fixed no 578 105
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[16\] -fixed no 606 90
set_location SpiMasterPorts_4/un6_ncslatchedlto8 -fixed no 587 84
set_location SpiMasterPorts_4/un1_rst_1_set -fixed no 577 85
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1 -fixed no 555 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4\[0\] -fixed no 635 69
set_location SpiMasterPorts_1/DataFromMiso_1\[18\] -fixed no 624 97
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[23\] -fixed no 580 93
set_location SpiMasterPorts_5/ClkDiv\[0\] -fixed no 538 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1 -fixed no 611 69
set_location SpiMasterPorts_6/DataFromMiso_1\[9\] -fixed no 591 94
set_location SpiMasterPorts_7/DataFromMiso_1\[2\] -fixed no 584 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\] -fixed no 586 69
set_location SpiMasterPorts_5/DataFromMiso_1\[14\] -fixed no 616 100
set_location SpiMasterPorts_3/DataFromMiso_1\[11\] -fixed no 605 85
set_location SpiMasterPorts_4/DataToMosi_i\[10\] -fixed no 537 94
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0\[4\] -fixed no 520 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[4\] -fixed no 589 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_1_1\[0\] -fixed no 599 66
set_location SpiMasterPorts_5/DataFromMiso_7_17_0_a2 -fixed no 550 99
set_location SpiMasterPorts_3/DataToMosi_i\[12\] -fixed no 533 94
set_location SpiMasterPorts_0/XferComplete_i -fixed no 554 100
set_location SpiMasterPorts_1/SpiBitPos\[0\] -fixed no 562 106
set_location SpiMasterPorts_6/ClkDiv\[6\] -fixed no 583 112
set_location SpiMasterPorts_2/Mosi_i_4_8 -fixed no 513 96
set_location SpiMasterPorts_3/Mosi_i_4_2_i_m2 -fixed no 510 93
set_location SpiMasterPorts_3/Sck_i -fixed no 514 88
set_location SpiMasterPorts_3/DataToMosi_i\[18\] -fixed no 532 91
set_location SpiMasterPorts_2/Sck_i_0_0_a2_1_2 -fixed no 525 87
set_location SpiMasterPorts_7/DataFromMiso_7_10_0_o2 -fixed no 553 84
set_location SpiMasterPorts_6/DataFromMiso_7_8_0_a2 -fixed no 621 108
set_location SpiMasterPorts_0/DataFromMiso_1\[0\] -fixed no 576 100
set_location SpiMasterPorts_6/DataFromMiso_1\[17\] -fixed no 619 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[0\] -fixed no 604 96
set_location SpiMasterPorts_3/DataFromMiso_7_1_a2 -fixed no 568 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\] -fixed no 585 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[6\] -fixed no 587 76
set_location SpiMasterPorts_0/nCsLatched -fixed no 565 100
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[9\] -fixed no 591 93
set_location SpiMasterPorts_3/DataFromMiso_7_12_0_a2_1 -fixed no 548 84
set_location SpiMasterPorts_1/DataFromMiso_1\[8\] -fixed no 612 88
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[7\] -fixed no 595 84
set_location SpiMasterPorts_2/DataToMosi_i\[15\] -fixed no 505 97
set_location SpiMasterPorts_6/DataFromMiso_7_4_1_a2_0 -fixed no 620 108
set_location SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0_1\[4\] -fixed no 514 90
set_location SpiMasterPorts_1/SpiBitPos\[2\] -fixed no 560 106
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[14\] -fixed no 603 87
set_location SpiMasterPorts_4/DataFromMiso_1\[16\] -fixed no 573 88
set_location SpiMasterPorts_4/DataToMosi_i\[12\] -fixed no 539 94
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[12\] -fixed no 595 93
set_location SpiMasterPorts_6/DataFromMiso_7_15_0_a2 -fixed no 610 108
set_location SpiMasterPorts_7/un1_rst_set -fixed no 569 94
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[17\] -fixed no 583 78
set_location SpiMasterPorts_3/DataFromMiso_1\[5\] -fixed no 576 82
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[5\] -fixed no 572 93
set_location SpiMasterPorts_6/nCsce\[0\] -fixed no 562 90
set_location SpiMasterPorts_5/un6_ncslatchedlto8_2 -fixed no 540 81
set_location SpiMasterPorts_3/ClkDiv\[3\] -fixed no 484 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_i_o4\[1\] -fixed no 582 69
set_location SpiMasterPorts_6/un1_ambadatalatched -fixed no 584 90
set_location SpiMasterPorts_0/SpiBitPos_7_1.ANB1 -fixed no 572 99
set_location SpiMasterPorts_7/DataFromMiso_1_en_1\[23\] -fixed no 583 93
set_location SpiMasterPorts_2/DataFromMiso_1\[3\] -fixed no 609 76
set_location SpiMasterPorts_6/DataFromMiso_1\[19\] -fixed no 612 106
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[8\] -fixed no 611 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[21\] -fixed no 609 90
set_location SpiMasterPorts_5/Sck_i_0_0 -fixed no 542 96
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[4\] -fixed no 588 78
set_location SpiMasterPorts_5/DataFromMiso_1\[1\] -fixed no 615 88
set_location SpiMasterPorts_5/Sck_i_0_0_o2_0 -fixed no 536 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[2\] -fixed no 624 76
set_location SpiMasterPorts_0/SpiBitPos\[3\] -fixed no 575 100
set_location SpiMasterPorts_7/DataFromMiso_1_en_1\[7\] -fixed no 584 93
set_location SpiMasterPorts_5/DacNum_i\[0\] -fixed no 549 94
set_location SpiMasterPorts_4/DataFromMiso_1\[3\] -fixed no 598 79
set_location SpiMasterPorts_6/DataFromMiso_7_3_2_a2 -fixed no 619 108
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[18\] -fixed no 598 96
set_location SpiMasterPorts_3/ClkDiv\[8\] -fixed no 489 88
set_location SpiMasterPorts_6/un1_rst_1_set -fixed no 576 112
set_location SpiMasterPorts_6/DataToMosi_i\[15\] -fixed no 580 103
set_location SpiMasterPorts_1/un6_ncslatchedlto3 -fixed no 587 114
set_location SpiMasterPorts_5/un1_ambadatalatched -fixed no 562 93
set_location SpiMasterPorts_4/DataToMosi_i\[21\] -fixed no 553 103
set_location SpiMasterPorts_3/DataFromMiso_7_13_0_a2 -fixed no 569 84
set_location SpiMasterPorts_7/DataFromMiso_1\[23\] -fixed no 580 94
set_location SpiMasterPorts_5/DataFromMiso_1\[21\] -fixed no 608 100
set_location SpiMasterPorts_4/Mosi_i_4_8 -fixed no 561 102
set_location SpiMasterPorts_3/SpiBitPos\[4\] -fixed no 506 91
set_location SpiMasterPorts_1/Mosi_i_4_8_1_0 -fixed no 558 102
set_location SpiMasterPorts_1/DataFromMiso_1\[0\] -fixed no 591 88
set_location SpiMasterPorts_6/DataFromMiso_7_16_0_a2 -fixed no 609 108
set_location OR3_0 -fixed no 543 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i -fixed no 620 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0_RNIQBLU1 -fixed no 617 96
set_location SpiMasterPorts_3/DataFromMiso_7_19_0_a2 -fixed no 569 81
set_location SpiMasterPorts_1/un1_rst -fixed no 589 111
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\] -fixed no 622 67
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i\[7\] -fixed no 618 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2\[4\] -fixed no 622 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[12\] -fixed no 615 81
set_location SpiMasterPorts_2/DataToMosi_i\[19\] -fixed no 506 97
set_location SpiMasterPorts_3/DataFromMiso_7_18_0_a2_1 -fixed no 570 84
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[20\] -fixed no 594 90
set_location SpiMasterPorts_4/SpiBitPos_RNIF0GR\[0\] -fixed no 570 78
set_location SpiMasterPorts_3/Mosi_i_8_iv -fixed no 507 87
set_location SpiMasterPorts_6/DataFromMiso_1\[2\] -fixed no 605 97
set_location SpiMasterPorts_0/DataFromMiso_1\[21\] -fixed no 588 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[21\] -fixed no 585 90
set_location SpiMasterPorts_3/DataFromMiso_1\[6\] -fixed no 592 82
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[5\] -fixed no 607 96
set_location SpiMasterPorts_4/DataToMosi_i\[15\] -fixed no 548 91
set_location SpiMasterPorts_4/DataFromMiso_1\[20\] -fixed no 584 79
set_location SpiMasterPorts_7/SpiBitPos_7_1.N_57_i -fixed no 559 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[14\] -fixed no 616 99
set_location SpiMasterPorts_3/SpiBitPos\[3\] -fixed no 509 91
set_location SpiMasterPorts_1/Mosi_i_4_21_i_m2_1 -fixed no 572 102
set_location SpiMasterPorts_0/nCsce\[0\] -fixed no 564 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[23\] -fixed no 607 90
set_location SpiMasterPorts_4/DacNum_i\[1\] -fixed no 558 91
set_location SpiMasterPorts_3/un6_ncslatchedlto3 -fixed no 491 87
set_location SpiMasterPorts_5/un16_ncslatchedlto4_i_o2_0 -fixed no 549 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\] -fixed no 604 82
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM\[3\] -fixed no 559 105
set_location SpiMasterPorts_3/DataToMosi_i\[11\] -fixed no 511 94
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[10\] -fixed no 617 87
set_location SpiMasterPorts_3/Mosi_i_4_23_2_0 -fixed no 537 90
set_location SpiMasterPorts_3/DataFromMiso_1\[4\] -fixed no 604 79
set_location SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2 -fixed no 569 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\] -fixed no 634 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[3\] -fixed no 621 81
set_location SpiMasterPorts_7/DataFromMiso_1_RNI7N7G\[23\] -fixed no 579 93
set_location SpiMasterPorts_6/Sck_i_0_0_a2_1_0 -fixed no 593 108
set_location SpiMasterPorts_2/XferComplete_i_4_iv_i -fixed no 527 87
set_location SpiMasterPorts_3/Pready_1_sqmuxa_1_i -fixed no 546 93
set_location SpiMasterPorts_5/DataFromMiso_7_11_0_a2 -fixed no 544 96
set_location SpiMasterPorts_2/Mosi_i_4_2_i_m2_2_0 -fixed no 506 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\] -fixed no 635 70
set_location SpiMasterPorts_6/DataFromMiso_7_1 -fixed no 606 111
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST -fixed no 306 72
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM\[2\] -fixed no 550 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[23\] -fixed no 611 93
set_location SpiMasterPorts_1/DataFromMiso_1\[10\] -fixed no 616 88
set_location SpiMasterPorts_1/DataFromMiso_1\[22\] -fixed no 589 91
set_location SpiMasterPorts_2/DataFromMiso_7_22_0_a2 -fixed no 582 87
set_location SpiMasterPorts_5/XferComplete_i_4_iv_i -fixed no 551 93
set_location SpiMasterPorts_4/DataFromMiso_7_17_0_a2 -fixed no 572 87
set_location SpiMasterPorts_6/SpiBitPos_7_1.CO1 -fixed no 592 108
set_location SpiMasterPorts_6/XferComplete_i -fixed no 578 106
set_location SpiMasterPorts_6/DataToMosi_i\[0\] -fixed no 592 103
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0 -fixed no 621 96
set_location SpiMasterPorts_4/DataToMosi_i\[17\] -fixed no 552 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[3\] -fixed no 599 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[6\] -fixed no 601 84
set_location SpiMasterPorts_2/Sck_i_0_0 -fixed no 526 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\] -fixed no 576 70
set_location SpiMasterPorts_6/DataFromMiso_7_0_0_a2 -fixed no 608 108
set_location SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2_0 -fixed no 528 96
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[18\] -fixed no 604 99
set_location SpiMasterPorts_1/DataToMosi_i\[13\] -fixed no 573 103
set_location SpiMasterPorts_0/SpiBitPos_7_1.SUM\[3\] -fixed no 575 99
set_location SpiMasterPorts_1/un1_rst_3 -fixed no 584 108
set_location SpiMasterPorts_0/Mosi_i_8_iv_1_0 -fixed no 559 99
set_location SpiMasterPorts_0/ClkDiv\[2\] -fixed no 555 82
set_location SpiMasterPorts_4/AmbaDataLatched -fixed no 545 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll\[0\] -fixed no 628 70
set_location SpiMasterPorts_5/DataFromMiso_7_18_0_a2 -fixed no 535 96
set_location SpiMasterPorts_4/DataFromMiso_7_12_0_a2 -fixed no 573 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[1\] -fixed no 571 76
set_location SpiMasterPorts_5/DataToMosi_i\[19\] -fixed no 504 97
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[19\] -fixed no 579 96
set_location SpiMasterPorts_4/SpiBitPos\[0\] -fixed no 568 88
set_location SpiMasterPorts_4/nCsLatched -fixed no 549 85
set_location SpiMasterPorts_1/DataFromMiso_7_5_0_a2 -fixed no 604 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2\[0\] -fixed no 613 66
set_location SpiMasterPorts_4/un1_rst_1 -fixed no 554 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s2_0_a2 -fixed no 620 69
set_location SpiMasterPorts_7/DataFromMiso_7_6_0_a2 -fixed no 563 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12 -fixed no 615 66
set_location SpiMasterPorts_0/Mosi_i_4_23_2_0 -fixed no 523 102
set_location SpiMasterPorts_0/nCs\[0\] -fixed no 563 82
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[4\] -fixed no 580 99
set_location SpiMasterPorts_1/DataFromMiso_7_13_0_a2 -fixed no 596 105
set_location SpiMasterPorts_5/DataToMosi_i\[8\] -fixed no 524 97
set_location SpiMasterPorts_3/Sck_i_0_0 -fixed no 514 87
set_location SpiMasterPorts_1/DataFromMiso_1\[11\] -fixed no 612 94
set_location SpiMasterPorts_5/DataFromMiso_7_9_0_a2 -fixed no 548 99
set_location SpiMasterPorts_5/DataFromMiso_7_12_0_a2 -fixed no 545 96
set_location SpiMasterPorts_4/un6_ncslatchedlto3 -fixed no 586 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\] -fixed no 569 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_2 -fixed no 615 69
set_location SpiMasterPorts_1/DataFromMiso_7_18_0_a2_1 -fixed no 566 105
set_location SpiMasterPorts_0/DataFromMiso_1\[7\] -fixed no 586 100
set_location SpiMasterPorts_6/un7_ambadatalatched -fixed no 579 102
set_location SpiMasterPorts_3/DataToMosi_i\[14\] -fixed no 534 94
set_location SpiMasterPorts_0/DataToMosi_i\[8\] -fixed no 521 103
set_location SpiMasterPorts_1/DataFromMiso_7_6_0_a2 -fixed no 606 102
set_location SpiMasterPorts_2/un6_ncslatchedlto8_2 -fixed no 502 93
set_location SpiMasterPorts_1/DataFromMiso_7_18_0_a2 -fixed no 603 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11 -fixed no 621 76
set_location SpiMasterPorts_0/Mosi_i_8_iv_RNO_0 -fixed no 563 99
set_location SpiMasterPorts_3/Mosi_i_8_iv_RNO_0 -fixed no 511 87
set_location SpiMasterPorts_0/Sck_i_RNI0ILC1 -fixed no 596 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08 -fixed no 609 81
set_location SpiMasterPorts_6/Mosi_i_4_21_i_m2_1 -fixed no 571 102
set_location SpiMasterPorts_6/ClkDiv\[2\] -fixed no 579 112
set_location SpiMasterPorts_7/DataFromMiso_7_17_0_a2 -fixed no 558 84
set_location SpiMasterPorts_7/Pready_1_sqmuxa_1_i -fixed no 553 87
set_location SpiMasterPorts_2/SpiBitPos\[0\] -fixed no 549 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_s3_i_o3 -fixed no 591 66
set_location SpiMasterPorts_3/DataFromMiso_7_21_0_a2 -fixed no 567 81
set_location SpiMasterPorts_0/SpiBitPos_RNIGIPF1\[0\] -fixed no 532 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\] -fixed no 580 70
set_location SpiMasterPorts_3/un1_rst_2 -fixed no 511 84
set_location SpiMasterPorts_6/DataFromMiso_7_10_0_a2 -fixed no 618 108
set_location SpiMasterPorts_2/DataToMosi_i\[0\] -fixed no 521 91
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[3\] -fixed no 614 87
set_location SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0_1\[4\] -fixed no 588 108
set_location SpiMasterPorts_4/_decfrac23_0_a2_0 -fixed no 575 78
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[16\] -fixed no 607 93
set_location SpiMasterPorts_6/Pready -fixed no 593 97
set_location SpiMasterPorts_5/DataFromMiso_7_20_0_a2 -fixed no 537 96
set_location SpiMasterPorts_0/DataFromMiso_1\[20\] -fixed no 589 97
set_location SpiMasterPorts_4/un7_ambadatalatched -fixed no 557 84
set_location SpiMasterPorts_2/DataToMosi_i\[11\] -fixed no 513 97
set_location SpiMasterPorts_7/DataFromMiso_7_2_1_a2_0 -fixed no 561 84
set_location SpiMasterPorts_0/DataToMosi_i\[11\] -fixed no 561 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[5\] -fixed no 580 76
set_location SpiMasterPorts_5/DataFromMiso_1\[18\] -fixed no 604 100
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[14\] -fixed no 618 99
set_location SpiMasterPorts_6/un1_rst_1 -fixed no 580 105
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[22\] -fixed no 592 78
set_location SpiMasterPorts_7/DataFromMiso_1\[14\] -fixed no 589 94
set_location SpiMasterPorts_3/SpiBitPos\[1\] -fixed no 505 91
set_location SpiMasterPorts_0/DacNum_i\[0\] -fixed no 569 91
set_location SpiMasterPorts_6/un6_ncslatchedlto8 -fixed no 587 111
set_location SpiMasterPorts_5/un7_ambadatalatched -fixed no 551 90
set_location SpiMasterPorts_4/SpiBitPos_RNIHREJ1\[0\] -fixed no 591 78
set_location SpiMasterPorts_4/nCsce\[0\] -fixed no 558 90
set_location SpiMasterPorts_3/DacNum_i_0_sqmuxa -fixed no 554 93
set_location SpiMasterPorts_4/DataFromMiso_1\[14\] -fixed no 601 79
set_location SpiMasterPorts_3/ClkDiv\[1\] -fixed no 482 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\] -fixed no 560 76
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[19\] -fixed no 592 96
set_location SpiMasterPorts_0/ClkDiv\[3\] -fixed no 556 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\] -fixed no 614 66
set_location ip_interface_inst -fixed no 203 0
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\] -fixed no 597 70
set_location SpiMasterPorts_1/DataFromMiso_1\[7\] -fixed no 601 88
set_location SpiMasterPorts_5/Pready_1_sqmuxa -fixed no 542 93
set_location SpiMasterPorts_2/DataFromMiso_1\[9\] -fixed no 543 88
set_location SpiMasterPorts_0/DataFromMiso_1_en_0_0\[3\] -fixed no 581 99
set_location SpiMasterPorts_7/SpiBitPos\[4\] -fixed no 554 85
set_location SpiMasterPorts_6/un1_rst -fixed no 607 111
set_location SpiMasterPorts_5/DataFromMiso_1\[16\] -fixed no 581 97
set_location SpiMasterPorts_3/DataFromMiso_1\[19\] -fixed no 620 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[1\] -fixed no 631 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[8\] -fixed no 615 78
set_location SpiMasterPorts_7/SpiBitPos_RNIDIQJ1\[1\] -fixed no 573 93
set_location SpiMasterPorts_5/SpiBitPos\[0\] -fixed no 540 97
set_location SpiMasterPorts_2/SpiBitPos\[1\] -fixed no 547 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\] -fixed no 592 67
set_location SpiMasterPorts_5/Mosi_i_4_9 -fixed no 518 96
set_location SpiMasterPorts_5/DataFromMiso_1\[8\] -fixed no 611 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0\[0\] -fixed no 593 66
set_location SpiMasterPorts_7/DataFromMiso_1_en_0_0\[10\] -fixed no 567 93
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[5\] -fixed no 616 81
set_location SpiMasterPorts_4/DataFromMiso_1\[9\] -fixed no 585 79
set_location SpiMasterPorts_3/DataFromMiso_1\[1\] -fixed no 613 79
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[9\] -fixed no 596 93
set_location SpiMasterPorts_0/ClkDiv\[8\] -fixed no 561 82
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[4\] -fixed no 607 84
set_location SpiMasterPorts_1/un1_rst_set_RNILETI -fixed no 591 111
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[4\] -fixed no 619 93
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[12\] -fixed no 561 96
set_location SpiMasterPorts_5/Pready_1_sqmuxa_1_i -fixed no 551 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[18\] -fixed no 625 96
set_location SpiMasterPorts_4/SpiBitPos_RNIGQEJ1_0\[0\] -fixed no 590 84
set_location SpiMasterPorts_0/un1_rst_3_rs -fixed no 562 100
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[6\] -fixed no 590 96
set_location SpiMasterPorts_6/_decfrac23_0_a2_0 -fixed no 617 108
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[22\] -fixed no 603 99
set_location SpiMasterPorts_6/ClkDiv\[3\] -fixed no 580 112
set_location SpiMasterPorts_5/DataFromMiso_1_en_0_0\[4\] -fixed no 559 96
set_location SpiMasterPorts_3/DataToMosi_i\[0\] -fixed no 536 91
set_location SpiMasterPorts_6/Sck_i -fixed no 582 106
set_location SpiMasterPorts_4/DataFromMiso_1_en_0_0\[11\] -fixed no 597 78
set_location SpiMasterPorts_4/DataFromMiso_1_en_0\[20\] -fixed no 582 81
set_location SpiMasterPorts_1/Sck_i_0_0_a2_1 -fixed no 572 105
set_location SpiMasterPorts_6/DataFromMiso_1\[12\] -fixed no 615 106
set_location SpiMasterPorts_5/SpiBitPos\[1\] -fixed no 543 97
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[22\] -fixed no 588 81
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[21\] -fixed no 601 90
set_location SpiMasterPorts_7/XferComplete_i -fixed no 554 88
set_location SpiMasterPorts_1/Mosi_i_4_9 -fixed no 564 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\] -fixed no 581 70
set_location SpiMasterPorts_5/DataFromMiso_1\[13\] -fixed no 614 100
set_location SpiMasterPorts_2/XferComplete_i -fixed no 527 88
set_location SpiMasterPorts_1/DataToMosi_i\[21\] -fixed no 563 103
set_location SpiMasterPorts_0/SpiBitPos\[1\] -fixed no 564 100
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[4\] -fixed no 582 96
set_location SpiMasterPorts_6/DataFromMiso_1_RNI4BBJ\[23\] -fixed no 601 111
set_location SpiMasterPorts_2/DataFromMiso_7_10_0_a2 -fixed no 577 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_0\[0\] -fixed no 603 66
set_location SpiMasterPorts_0/un1_rst_2_rs -fixed no 561 91
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 446 144
set_location SpiMasterPorts_5/SpiBitPos_7_1.CO1 -fixed no 549 96
set_location SpiMasterPorts_7/DataFromMiso_1_en_2\[11\] -fixed no 587 96
set_location SpiMasterPorts_4/DataToMosi_i\[11\] -fixed no 561 103
set_location SpiMasterPorts_6/ClkDiv\[8\] -fixed no 585 112
set_location SpiMasterPorts_6/Mosi_i_RNI2L5F -fixed no 584 105
set_location SpiMasterPorts_5/DataFromMiso_1\[0\] -fixed no 567 97
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_2\[4\] -fixed no 568 78
set_location SpiMasterPorts_3/_decfrac23_0_a2_0 -fixed no 528 90
set_location SpiMasterPorts_2/DataFromMiso_7_18_0_a2_0 -fixed no 536 87
set_location SpiMasterPorts_2/DataFromMiso_1\[15\] -fixed no 593 88
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[21\] -fixed no 588 96
set_location SpiMasterPorts_2/DataFromMiso_1\[10\] -fixed no 563 88
set_location SpiMasterPorts_5/ClkDiv\[7\] -fixed no 536 82
set_location SpiMasterPorts_5/Mosi_i_4_8_1_0 -fixed no 511 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[23\] -fixed no 605 90
set_location SpiMasterPorts_4/DataFromMiso_1_en_1\[19\] -fixed no 583 81
set_location SpiMasterPorts_1/Pready_1_sqmuxa -fixed no 564 105
set_location SpiMasterPorts_0/DataToMosi_i\[14\] -fixed no 522 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[2\] -fixed no 588 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2\[0\] -fixed no 621 84
set_location SpiMasterPorts_4/DataToMosi_i\[16\] -fixed no 540 91
set_location SpiMasterPorts_3/Mosi_i_4_8 -fixed no 511 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\] -fixed no 625 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[22\] -fixed no 597 90
set_location SpiMasterPorts_6/DataFromMiso_1\[18\] -fixed no 614 97
set_location SpiMasterPorts_5/un1_rst -fixed no 573 90
set_location SpiMasterPorts_0/DataFromMiso_1\[12\] -fixed no 613 97
set_location SpiMasterPorts_5/DataToMosi_i\[9\] -fixed no 518 97
set_location SpiMasterPorts_0/DataToMosi_i\[23\] -fixed no 559 100
set_location SpiMasterPorts_1/DataFromMiso_7_4_1_a2 -fixed no 605 102
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[9\] -fixed no 615 84
set_location SpiMasterPorts_3/Mosi_i_4_8_1_0 -fixed no 513 93
set_location SpiMasterPorts_7/DataFromMiso_1\[11\] -fixed no 576 97
set_location SpiMasterPorts_5/_decfrac23_0_a2 -fixed no 555 96
set_location SpiMasterPorts_2/DataFromMiso_1\[2\] -fixed no 603 94
set_location SpiMasterPorts_1/Mosi_i_4_2_i_m2_2_0 -fixed no 578 102
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i\[8\] -fixed no 623 90
set_location SpiMasterPorts_4/Mosi_i -fixed no 541 85
set_location SpiMasterPorts_0/DataToMosi_i\[9\] -fixed no 518 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\] -fixed no 579 70
set_location SpiMasterPorts_4/DataFromMiso_1_en_0\[21\] -fixed no 579 78
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[19\] -fixed no 552 96
set_location SpiMasterPorts_6/DataFromMiso_7_12_0_a2 -fixed no 607 108
set_location SpiMasterPorts_4/ClkDiv\[6\] -fixed no 583 85
set_location SpiMasterPorts_1/ClkDiv\[6\] -fixed no 581 115
set_location SpiMasterPorts_7/DataFromMiso_1\[12\] -fixed no 590 94
set_location SpiMasterPorts_4/un1_rst_3 -fixed no 539 84
set_location SpiMasterPorts_4/DataFromMiso_1\[2\] -fixed no 593 85
set_location SpiMasterPorts_2/un1_rst_2_rs -fixed no 608 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\] -fixed no 602 76
set_location SpiMasterPorts_7/XferComplete_ice -fixed no 562 87
set_location SpiMasterPorts_3/DataFromMiso_7_14_0_a2 -fixed no 575 81
set_location SpiMasterPorts_4/un1_rst_1_set_RNISG7P -fixed no 543 84
set_location SpiMasterPorts_2/un7_ambadatalatched -fixed no 565 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\] -fixed no 583 69
set_location SpiMasterPorts_4/Pready_1_sqmuxa_1_i -fixed no 559 93
set_location SpiMasterPorts_3/un1_rst_3_rs -fixed no 508 88
set_location SpiMasterPorts_0/Pready_1_sqmuxa_1_i -fixed no 557 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\] -fixed no 594 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\] -fixed no 631 70
set_location SpiMasterPorts_5/ClkDiv\[4\] -fixed no 533 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[7\] -fixed no 592 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2\[3\] -fixed no 613 87
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[20\] -fixed no 589 96
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[8\] -fixed no 587 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4\[1\] -fixed no 631 69
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1 -fixed no 447 114
set_location SpiMasterPorts_5/DataToMosi_i\[3\] -fixed no 509 97
set_location SpiMasterPorts_7/un6_ncslatchedlto8_2 -fixed no 552 78
set_location SpiMasterPorts_1/Mosi_i_8_iv_RNO_0 -fixed no 571 105
set_location SpiMasterPorts_2/DacNum_i_0_sqmuxa -fixed no 567 90
set_location SpiMasterPorts_1/DataFromMiso_7_1 -fixed no 589 105
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[22\] -fixed no 581 93
set_location SpiMasterPorts_6/un1_rst_3_rs -fixed no 584 106
set_location SpiMasterPorts_0/SpiBitPos_RNI0I4J1\[0\] -fixed no 595 99
set_location SpiMasterPorts_0/DataToMosi_i\[3\] -fixed no 523 100
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[1\] -fixed no 597 84
set_location SpiMasterPorts_1/DataFromMiso_7_17_0_a2 -fixed no 604 102
set_location SpiMasterPorts_5/DataToMosi_i\[5\] -fixed no 561 94
set_location SpiMasterPorts_2/Pready_1_sqmuxa -fixed no 518 87
set_location SpiMasterPorts_0/DataToMosi_i\[5\] -fixed no 524 100
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[13\] -fixed no 614 99
set_location SpiMasterPorts_7/AmbaDataLatched -fixed no 583 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\] -fixed no 596 76
set_location SpiMasterPorts_4/Mosi_i_8_iv_RNO_0 -fixed no 546 84
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[4\] -fixed no 586 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[8\] -fixed no 612 102
set_location SpiMasterPorts_5/DataFromMiso_1\[10\] -fixed no 612 100
set_location SpiMasterPorts_2/un1_rst_1 -fixed no 503 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2 -fixed no 608 75
set_location SpiMasterPorts_6/Sck_i_0_0 -fixed no 582 105
set_location SpiMasterPorts_2/un1_rst_3 -fixed no 494 90
set_location SpiMasterPorts_4/un6_ncslatchedlto8_2 -fixed no 581 81
set_location SpiMasterPorts_1/DataToMosi_i\[14\] -fixed no 565 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTlOl_2\[7\] -fixed no 598 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0Il -fixed no 616 70
set_location SpiMasterPorts_5/DataToMosi_i\[1\] -fixed no 554 94
set_location SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2_0 -fixed no 573 105
set_location SpiMasterPorts_5/DataFromMiso_1_en_1\[20\] -fixed no 553 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[5\] -fixed no 618 81
set_location SpiMasterPorts_1/un1_rst_1_set -fixed no 577 109
set_location SpiMasterPorts_0/DataToMosi_i\[1\] -fixed no 526 100
set_location SpiMasterPorts_1/DataFromMiso_7_2_0_a2 -fixed no 603 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.SUM\[1\] -fixed no 632 69
set_location SpiMasterPorts_4/DataToMosi_i\[6\] -fixed no 537 91
set_location SpiMasterPorts_4/DataToMosi_i\[14\] -fixed no 535 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\] -fixed no 558 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY5 -fixed no 619 69
set_location SpiMasterPorts_6/DataFromMiso_7_5_0_a2 -fixed no 605 111
set_location SpiMasterPorts_5/DataToMosi_i\[16\] -fixed no 516 94
set_location SpiMasterPorts_1/DataToMosi_i\[6\] -fixed no 563 106
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1 -fixed no 620 66
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\] -fixed no 582 70
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\] -fixed no 617 67
set_location SpiMasterPorts_6/SpiBitPos\[1\] -fixed no 590 109
set_location SpiMasterPorts_2/DataFromMiso_7_11_0_a2_0 -fixed no 535 87
set_location SpiMasterPorts_7/DataFromMiso_1_en_1\[9\] -fixed no 592 93
set_location SpiMasterPorts_4/DataFromMiso_1\[12\] -fixed no 578 82
set_location SpiMasterPorts_3/un1_rst_set -fixed no 504 85
set_location SpiMasterPorts_0/Sck_i_0_0_o2_0 -fixed no 558 99
set_location SpiMasterPorts_6/DataToMosi_i\[21\] -fixed no 585 103
set_location SpiMasterPorts_1/DacNum_i\[1\] -fixed no 570 91
set_location SpiMasterPorts_7/DataFromMiso_1\[5\] -fixed no 574 94
set_location SpiMasterPorts_4/Sck_i_RNIGEBB1 -fixed no 578 78
set_location SpiMasterPorts_6/un6_ncslatchedlto3 -fixed no 586 111
set_location SpiMasterPorts_5/DataFromMiso_7_3_2_a2 -fixed no 541 99
set_location SpiMasterPorts_1/Sck_i_0_0 -fixed no 570 105
set_location SpiMasterPorts_6/DataFromMiso_1_sqmuxa_0_a2_0 -fixed no 579 105
set_location SpiMasterPorts_0/ClkDiv\[1\] -fixed no 554 82
set_location SpiMasterPorts_5/Sck_i_0_0_o2 -fixed no 541 96
set_location SpiMasterPorts_2/Mosi_i_4_23_2_0_1 -fixed no 517 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\] -fixed no 588 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2\[2\] -fixed no 621 87
set_location SpiMasterPorts_6/DataFromMiso_7_6_0_a2 -fixed no 616 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\] -fixed no 563 76
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[13\] -fixed no 588 93
set_location SpiMasterPorts_0/DataFromMiso_1_en_1\[19\] -fixed no 594 99
set_location SpiMasterPorts_7/DataFromMiso_7_1_0_a2 -fixed no 562 84
set_location SpiMasterPorts_2/SpiBitPos_7_1.CO1 -fixed no 542 87
set_location SpiMasterPorts_2/Mosi_i_4_21_i_m2_1 -fixed no 523 96
set_location SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2_0 -fixed no 565 99
set_location SpiMasterPorts_6/DataFromMiso_7_13_0_a2 -fixed no 606 108
set_location SpiMasterPorts_6/SpiBitPos_7_1.SUM\[3\] -fixed no 589 108
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[5\] -fixed no 613 99
set_location SpiMasterPorts_0/SpiBitPos_RNI0I4J1_1\[0\] -fixed no 593 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1\[4\] -fixed no 604 78
set_location SpiMasterPorts_5/nCsLatched -fixed no 542 94
set_location SpiMasterPorts_3/ClkDiv\[5\] -fixed no 486 88
set_location SpiMasterPorts_1/DataFromMiso_7_4_1_a2_0 -fixed no 602 102
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[7\] -fixed no 578 93
set_location SpiMasterPorts_0/Sck_i_RNI3LLC1 -fixed no 609 102
set_location SpiMasterPorts_5/Mosi_i_4_23_2_0 -fixed no 521 93
set_location SpiMasterPorts_5/DataFromMiso_1\[12\] -fixed no 561 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l -fixed no 598 67
set_location SpiMasterPorts_4/Mosi_i_4_23_2_0_1 -fixed no 535 93
set_location SpiMasterPorts_7/DataFromMiso_1_en_0_0\[15\] -fixed no 583 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_a3 -fixed no 605 66
set_location SpiMasterPorts_5/DataFromMiso_7_19_0_a2 -fixed no 546 99
set_location SpiMasterPorts_0/DataFromMiso_1\[3\] -fixed no 583 100
set_location SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4\[2\] -fixed no 557 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[9\] -fixed no 610 99
set_location SpiMasterPorts_3/DataFromMiso_1\[8\] -fixed no 615 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1\[1\] -fixed no 614 75
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0\[4\] -fixed no 567 105
set_location SpiMasterPorts_5/Mosi_i_4_21_i_m2_1 -fixed no 524 96
set_location SpiMasterPorts_3/ClkDiv\[0\] -fixed no 481 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_1 -fixed no 603 75
set_location SpiMasterPorts_6/ClkDiv\[1\] -fixed no 578 112
set_location SpiMasterPorts_6/DataFromMiso_1\[23\] -fixed no 604 112
set_location SpiMasterPorts_7/DataFromMiso_1\[6\] -fixed no 585 94
set_location SpiMasterPorts_7/ClkDiv\[6\] -fixed no 547 79
set_location SpiMasterPorts_5/DataFromMiso_1\[7\] -fixed no 600 100
set_location SpiMasterPorts_0/DataFromMiso_1_en_1\[16\] -fixed no 592 99
set_location SpiMasterPorts_6/Mosi_i -fixed no 586 106
set_location SpiMasterPorts_5/SpiBitPos\[4\] -fixed no 567 94
set_location SpiMasterPorts_3/_decfrac23_0_a2 -fixed no 511 90
set_location SpiMasterPorts_1/Pready -fixed no 576 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_2 -fixed no 602 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_i -fixed no 604 75
set_location SpiMasterPorts_4/DataToMosi_i\[7\] -fixed no 554 103
set_location SpiMasterPorts_1/AmbaDataLatched -fixed no 566 97
set_location SpiMasterPorts_4/Sck_i_0_0_a2_1 -fixed no 544 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOl_i_0 -fixed no 615 75
set_location SpiMasterPorts_4/DataFromMiso_1\[21\] -fixed no 582 79
set_location SpiMasterPorts_1/DataToMosi_i\[7\] -fixed no 558 103
set_location SpiMasterPorts_2/DataFromMiso_7_1_a2 -fixed no 533 87
set_location SpiMasterPorts_6/DataFromMiso_7_11_0_a2 -fixed no 605 108
set_location SpiMasterPorts_3/un1_rst_2_rs -fixed no 510 85
set_location SpiMasterPorts_5/DataToMosi_i\[20\] -fixed no 517 94
set_location SpiMasterPorts_7/DataFromMiso_1\[4\] -fixed no 586 97
set_location SpiMasterPorts_5/un6_ncslatchedlto8 -fixed no 539 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[0\] -fixed no 628 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[8\] -fixed no 612 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\] -fixed no 611 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[3\] -fixed no 596 69
set_location SpiMasterPorts_2/Mosi_i_4_23_2_0 -fixed no 521 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[7\] -fixed no 592 70
set_location SpiMasterPorts_4/SpiBitPos_1_sqmuxa -fixed no 550 84
set_location SpiMasterPorts_1/DataFromMiso_7_20_0_a2 -fixed no 601 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\] -fixed no 585 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[3\] -fixed no 618 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\] -fixed no 562 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[17\] -fixed no 614 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2\[3\] -fixed no 616 66
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[0\] -fixed no 589 87
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[2\] -fixed no 600 93
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[20\] -fixed no 593 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\] -fixed no 568 76
set_location SpiMasterPorts_6/DataFromMiso_1\[5\] -fixed no 603 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11\[5\] -fixed no 595 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[3\] -fixed no 602 87
set_location SpiMasterPorts_3/Mosi_i -fixed no 507 88
set_location SpiMasterPorts_3/DataFromMiso_1\[0\] -fixed no 564 88
set_location SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0\[4\] -fixed no 532 96
set_location SpiMasterPorts_4/un1_rst -fixed no 541 81
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[18\] -fixed no 614 84
set_location SpiMasterPorts_6/DataFromMiso_7_14_0_a2 -fixed no 604 108
set_location SpiMasterPorts_2/Mosi_i_RNIMC9J -fixed no 500 90
set_location SpiMasterPorts_2/DataFromMiso_7_11_0_a2 -fixed no 529 87
set_location SpiMasterPorts_1/DataFromMiso_1\[3\] -fixed no 602 88
set_location SpiMasterPorts_1/DataFromMiso_7_12_0_a2_1 -fixed no 593 105
set_location SpiMasterPorts_2/DataFromMiso_7_9_0_a2 -fixed no 579 87
set_location SpiMasterPorts_1/DataToMosi_i\[11\] -fixed no 559 103
set_location SpiMasterPorts_5/DataToMosi_i\[22\] -fixed no 519 94
set_location SpiMasterPorts_4/Mosi_i_4_2_i_m2 -fixed no 548 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1II.CUARTl0OI5 -fixed no 611 75
set_location SpiMasterPorts_4/DataFromMiso_1\[17\] -fixed no 583 79
set_location SpiMasterPorts_5/Sck_i_RNIN01B1_0 -fixed no 602 99
set_location SpiMasterPorts_0/DataToMosi_i\[16\] -fixed no 516 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTl0 -fixed no 609 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_0_sqmuxa_0_a2 -fixed no 621 66
set_location SpiMasterPorts_4/ClkDiv\[2\] -fixed no 579 85
set_location SpiMasterPorts_3/DataFromMiso_1_sqmuxa_0_a2_0 -fixed no 515 87
set_location SpiMasterPorts_1/ClkDiv\[2\] -fixed no 577 115
set_location SpiMasterPorts_4/DataFromMiso_1_en_2\[9\] -fixed no 577 78
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[18\] -fixed no 614 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[1\] -fixed no 596 67
set_location SpiMasterPorts_6/DataFromMiso_1\[21\] -fixed no 585 91
set_location SpiMasterPorts_5/Sck_i_RNIKT0B1 -fixed no 531 96
set_location SpiMasterPorts_4/Sck_i_RNIIGBB1 -fixed no 594 78
set_location SpiMasterPorts_5/DataFromMiso_1\[17\] -fixed no 607 100
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM\[3\] -fixed no 540 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_3 -fixed no 609 75
set_location SpiMasterPorts_3/DataFromMiso_1\[12\] -fixed no 579 82
set_location SpiMasterPorts_0/Pready -fixed no 557 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl1Il -fixed no 603 70
set_location SpiMasterPorts_7/nCsLatched -fixed no 528 82
set_location SpiMasterPorts_2/DataFromMiso_7_14_0_a2 -fixed no 530 87
set_location SpiMasterPorts_7/DataFromMiso_1\[10\] -fixed no 593 94
set_location SpiMasterPorts_5/un1_rst_3 -fixed no 545 93
set_location SpiMasterPorts_7/SpiBitPos_RNIFKQJ1\[3\] -fixed no 581 90
set_location SpiMasterPorts_7/Sck_i -fixed no 552 88
set_location SpiMasterPorts_6/un1_rst_2 -fixed no 604 111
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[11\] -fixed no 576 96
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM\[3\] -fixed no 569 87
set_location SpiMasterPorts_6/DataFromMiso_1\[6\] -fixed no 621 91
set_location SpiMasterPorts_2/DataFromMiso_1\[23\] -fixed no 605 82
set_location SpiMasterPorts_0/DataToMosi_i\[13\] -fixed no 525 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTll -fixed no 606 81
set_location SpiMasterPorts_7/DataFromMiso_7_2_1_a2 -fixed no 556 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_RNO -fixed no 588 66
set_location SpiMasterPorts_3/XferComplete_i_4_iv_i -fixed no 510 87
set_location SpiMasterPorts_6/AmbaDataLatched -fixed no 579 103
set_location SpiMasterPorts_2/ClkDiv\[6\] -fixed no 499 94
set_location SpiMasterPorts_2/DataFromMiso_1\[22\] -fixed no 537 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0 -fixed no 579 76
set_location SpiMasterPorts_4/DataFromMiso_1\[13\] -fixed no 577 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\] -fixed no 600 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[4\] -fixed no 552 76
set_location SpiMasterPorts_6/DataToMosi_i\[14\] -fixed no 566 103
set_location SpiMasterPorts_6/DataFromMiso_7_4_1_a2 -fixed no 615 108
set_location SpiMasterPorts_2/Mosi_i -fixed no 502 91
set_location SpiMasterPorts_3/DacNum_i\[0\] -fixed no 552 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115 -fixed no 630 75
set_location SpiMasterPorts_6/DataFromMiso_1\[4\] -fixed no 616 91
set_location SpiMasterPorts_1/DataToMosi_i\[22\] -fixed no 555 106
set_location SpiMasterPorts_5/Sck_i -fixed no 542 97
set_location SpiMasterPorts_3/DataToMosi_i\[19\] -fixed no 506 94
set_location SpiMasterPorts_1/un1_rst_3_rs -fixed no 576 109
set_location SpiMasterPorts_4/SpiBitPos\[3\] -fixed no 569 88
set_location SpiMasterPorts_5/Pready -fixed no 551 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\] -fixed no 633 70
set_location SpiMasterPorts_7/SpiBitPos_RNIET7I1_0\[3\] -fixed no 564 93
set_location SpiMasterPorts_2/DataFromMiso_7_17_0_a2 -fixed no 541 87
set_location SpiMasterPorts_3/DataFromMiso_1\[20\] -fixed no 590 82
set_location SpiMasterPorts_2/DataFromMiso_7_7_0_a2 -fixed no 587 87
set_location SpiMasterPorts_7/un6_ncslatchedlto8 -fixed no 551 78
set_location SpiMasterPorts_2/DataToMosi_i\[23\] -fixed no 510 97
set_location SpiMasterPorts_2/Mosi_i_8_iv -fixed no 502 90
set_location SpiMasterPorts_2/Mosi_i_4_9 -fixed no 522 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[0\] -fixed no 606 96
set_location SpiMasterPorts_5/DataToMosi_i\[4\] -fixed no 526 94
set_location SpiMasterPorts_2/un1_ambadatalatched -fixed no 568 90
set_location SpiMasterPorts_6/DataToMosi_i\[6\] -fixed no 599 103
set_location SpiMasterPorts_6/DataFromMiso_1\[14\] -fixed no 594 94
set_location SpiMasterPorts_4/XferComplete_i -fixed no 551 85
set_location SpiMasterPorts_0/SpiBitPos_RNI3L4J1\[0\] -fixed no 590 99
set_location SpiMasterPorts_0/DataFromMiso_1_en_0\[4\] -fixed no 578 99
set_location SpiMasterPorts_5/Mosi_i_8_iv_1_0 -fixed no 543 93
set_location SpiMasterPorts_5/DataFromMiso_1_en_0\[11\] -fixed no 545 99
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[11\] -fixed no 596 78
set_location SpiMasterPorts_0/DataToMosi_i\[4\] -fixed no 527 103
set_location OR4_0 -fixed no 540 102
set_location SpiMasterPorts_3/DataFromMiso_1\[17\] -fixed no 620 85
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[10\] -fixed no 593 93
set_location SpiMasterPorts_2/DataFromMiso_1\[17\] -fixed no 532 88
set_location SpiMasterPorts_1/Mosi_i_4_23_2_0_1 -fixed no 565 102
set_location SpiMasterPorts_4/ClkDiv\[3\] -fixed no 580 85
set_location SpiMasterPorts_1/ClkDiv\[3\] -fixed no 578 115
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[7\] -fixed no 598 76
set_location SpiMasterPorts_1/DataFromMiso_7_14_0_a2 -fixed no 591 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l -fixed no 604 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[19\] -fixed no 599 96
set_location SpiMasterPorts_4/un1_rst_set -fixed no 541 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4\[2\] -fixed no 626 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u -fixed no 616 69
set_location SpiMasterPorts_7/DataFromMiso_1\[17\] -fixed no 577 94
set_location SpiMasterPorts_6/un1_rst_set -fixed no 601 112
set_location SpiMasterPorts_1/Mosi_i_8_iv -fixed no 583 108
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_0\[8\] -fixed no 620 90
set_location SpiMasterPorts_5/DataToMosi_i\[2\] -fixed no 525 94
set_location SpiMasterPorts_3/DataToMosi_i\[15\] -fixed no 510 94
set_location SpiMasterPorts_2/DataFromMiso_1\[14\] -fixed no 600 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[15\] -fixed no 599 90
set_location SpiMasterPorts_0/Sck_i_RNIJK0G1 -fixed no 591 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_4\[6\] -fixed no 612 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3\[5\] -fixed no 596 81
set_location SpiMasterPorts_0/DataToMosi_i\[2\] -fixed no 524 103
set_location SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4\[1\] -fixed no 555 84
set_location SpiMasterPorts_4/ClkDiv\[8\] -fixed no 585 85
set_location SpiMasterPorts_1/ClkDiv\[8\] -fixed no 583 115
set_location SpiMasterPorts_4/SpiBitPos_RNIKUEJ1\[3\] -fixed no 581 78
set_location SpiMasterPorts_2/DataFromMiso_1\[19\] -fixed no 590 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\] -fixed no 565 76
set_location SpiMasterPorts_4/DataFromMiso_7_12_0_a2_0 -fixed no 575 87
set_location SpiMasterPorts_3/SpiBitPos_7_1.ANB0_m2_e_2 -fixed no 515 90
set_location SpiMasterPorts_3/Mosi_i_8_iv_1_0 -fixed no 513 87
set_location SpiMasterPorts_1/DataFromMiso_1\[23\] -fixed no 590 112
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[18\] -fixed no 624 96
set_location SpiMasterPorts_6/DataToMosi_i\[18\] -fixed no 590 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\] -fixed no 599 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[4\] -fixed no 616 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2\[2\] -fixed no 622 66
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\] -fixed no 570 76
set_location SpiMasterPorts_2/DataFromMiso_7_12_0_a2_0 -fixed no 528 87
set_location SpiMasterPorts_4/Mosi_i_4_9 -fixed no 528 93
set_location SpiMasterPorts_6/un6_ncslatchedlto8_2 -fixed no 588 111
set_location SpiMasterPorts_0/un16_ncslatchedlto4_i_o2_0 -fixed no 535 99
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[10\] -fixed no 603 78
set_location SpiMasterPorts_7/DataFromMiso_1\[1\] -fixed no 568 94
set_location SpiMasterPorts_0/ClkDiv\[5\] -fixed no 558 82
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[1\] -fixed no 616 76
set_location SpiMasterPorts_6/DataFromMiso_7_2_0_a2 -fixed no 614 108
set_location SpiMasterPorts_5/DataFromMiso_1\[15\] -fixed no 548 97
set_location SpiMasterPorts_1/DataFromMiso_7_15_0_a2 -fixed no 592 105
set_location SpiMasterPorts_6/Sck_i_0_0_a2_1 -fixed no 596 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00 -fixed no 621 70
set_location SpiMasterPorts_6/DataToMosi_i\[11\] -fixed no 594 103
set_location SpiMasterPorts_6/DacNum_i\[0\] -fixed no 560 91
set_location SpiMasterPorts_2/DataToMosi_i\[6\] -fixed no 526 91
set_location SpiMasterPorts_3/un7_ambadatalatched -fixed no 515 93
set_location SpiMasterPorts_6/DataToMosi_i\[7\] -fixed no 596 103
set_location SpiMasterPorts_1/Pready_1_sqmuxa_1_i -fixed no 576 93
set_location SpiMasterPorts_1/DataFromMiso_7_11_0_a2 -fixed no 588 105
set_location SpiMasterPorts_0/DataFromMiso_1\[9\] -fixed no 622 100
set_location SpiMasterPorts_7/ClkDiv\[2\] -fixed no 543 79
set_location SpiMasterPorts_1/Sck_i_0_0_o2_0 -fixed no 565 105
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[17\] -fixed no 594 96
set_location SpiMasterPorts_3/SpiBitPos\[0\] -fixed no 507 91
set_location SpiMasterPorts_0/ClkDiv\[0\] -fixed no 553 82
set_location SpiMasterPorts_1/DataToMosi_i\[20\] -fixed no 553 106
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[6\] -fixed no 589 76
set_location SpiMasterPorts_4/Pready_1_sqmuxa -fixed no 549 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv -fixed no 597 66
set_location SpiMasterPorts_2/Sck_i_0_0_a2_1 -fixed no 519 87
set_location SpiMasterPorts_6/DataFromMiso_7_18_0_a2 -fixed no 603 108
set_location SpiMasterPorts_4/DataFromMiso_7_1 -fixed no 547 84
set_location SpiMasterPorts_3/DataFromMiso_1\[7\] -fixed no 592 85
set_location SpiMasterPorts_4/DataFromMiso_1_en_1\[7\] -fixed no 596 84
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[10\] -fixed no 612 99
set_location SpiMasterPorts_6/ClkDiv\[5\] -fixed no 582 112
set_location SpiMasterPorts_3/DataFromMiso_1\[14\] -fixed no 600 79
set_location SpiMasterPorts_5/un6_ncslatchedlto3 -fixed no 538 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il -fixed no 615 76
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[4\] -fixed no 618 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM\[1\] -fixed no 607 81
set_location SpiMasterPorts_2/DataFromMiso_7_1 -fixed no 584 87
set_location SpiMasterPorts_1/DataFromMiso_7_1_a2 -fixed no 594 105
set_location SpiMasterPorts_7/DataFromMiso_1_en_3\[11\] -fixed no 584 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2\[0\] -fixed no 623 66
set_location SpiMasterPorts_0/DataFromMiso_1\[16\] -fixed no 591 97
set_location SpiMasterPorts_4/DataFromMiso_7_11_0_a2_0 -fixed no 570 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_sn_m3 -fixed no 631 75
set_location SpiMasterPorts_0/DataFromMiso_1\[13\] -fixed no 619 100
set_location SpiMasterPorts_5/un16_ncslatchedlto4_i_o2 -fixed no 530 96
set_location SpiMasterPorts_6/ClkDiv\[0\] -fixed no 577 112
set_location SpiMasterPorts_5/SpiBitPos_RNIHQCS_0\[0\] -fixed no 544 99
set_location SpiMasterPorts_1/DataToMosi_i\[19\] -fixed no 578 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[3\] -fixed no 578 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.CO0 -fixed no 610 81
set_location SpiMasterPorts_7/SpiBitPos\[2\] -fixed no 560 85
set_location SpiMasterPorts_6/DataToMosi_i\[20\] -fixed no 589 103
set_location SpiMasterPorts_1/DataFromMiso_1\[9\] -fixed no 601 94
set_location SpiMasterPorts_2/DataFromMiso_7_8_0_a2 -fixed no 581 87
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM\[2\] -fixed no 566 87
set_location SpiMasterPorts_3/DataFromMiso_1\[21\] -fixed no 609 91
set_location SpiMasterPorts_5/un1_rst_set -fixed no 573 91
set_location SpiMasterPorts_0/un7_ambadatalatched -fixed no 566 96
set_location SpiMasterPorts_5/DataToMosi_i\[10\] -fixed no 527 97
set_location SpiMasterPorts_3/DataToMosi_i\[6\] -fixed no 534 91
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[5\] -fixed no 601 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[0\] -fixed no 592 87
set_location SpiMasterPorts_6/DataFromMiso_7_1_a2 -fixed no 602 108
set_location SpiMasterPorts_3/DataToMosi_i\[17\] -fixed no 507 94
set_location SpiMasterPorts_2/DataToMosi_i\[7\] -fixed no 515 97
set_location SpiMasterPorts_6/DataFromMiso_1\[1\] -fixed no 619 91
set_location SpiMasterPorts_5/DataFromMiso_7_1 -fixed no 541 93
set_location SpiMasterPorts_6/SpiBitPos_7_1.SUM\[0\] -fixed no 591 108
set_location SpiMasterPorts_3/DataToMosi_i\[23\] -fixed no 529 91
set_location SpiMasterPorts_5/SpiBitPos_1_sqmuxa -fixed no 548 96
set_location SpiMasterPorts_7/ClkDiv\[3\] -fixed no 544 79
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[3\] -fixed no 580 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\] -fixed no 610 70
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[13\] -fixed no 597 93
set_location SpiMasterPorts_1/DacNum_i_0_sqmuxa -fixed no 570 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5 -fixed no 607 75
set_location SpiMasterPorts_5/nCs\[0\] -fixed no 544 85
set_location SpiMasterPorts_5/DataFromMiso_1\[3\] -fixed no 618 88
set_location SpiMasterPorts_0/Pready_1_sqmuxa -fixed no 557 99
set_location SpiMasterPorts_0/DataFromMiso_1\[2\] -fixed no 615 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\] -fixed no 614 67
set_location SpiMasterPorts_5/DataToMosi_i\[12\] -fixed no 520 97
set_location SpiMasterPorts_2/DataToMosi_i\[14\] -fixed no 517 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_1 -fixed no 632 75
set_location SpiMasterPorts_6/DataFromMiso_7_17_0_a2_0 -fixed no 613 108
set_location SpiMasterPorts_2/DataFromMiso_1\[5\] -fixed no 616 82
set_location SpiMasterPorts_2/ClkDiv\[2\] -fixed no 495 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[2\] -fixed no 581 76
set_location SpiMasterPorts_2/DacNum_i\[1\] -fixed no 571 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_0 -fixed no 613 69
set_location SpiMasterPorts_2/DataFromMiso_7_3_2_a2 -fixed no 576 87
set_location SpiMasterPorts_1/un1_rst_3_rs_RNIJAA01 -fixed no 576 108
set_location SpiMasterPorts_7/ClkDiv\[8\] -fixed no 549 79
set_location SpiMasterPorts_5/Mosi_i_4_2_i_m2_2_0 -fixed no 504 96
set_location SpiMasterPorts_7/SpiBitPos_RNIDS7I1\[3\] -fixed no 581 96
set_location SpiMasterPorts_6/SpiBitPos_7_1.ANB0_m2_e_2 -fixed no 595 108
set_location SpiMasterPorts_5/DataFromMiso_1_ldmx\[17\] -fixed no 607 99
set_location SpiMasterPorts_4/DataFromMiso_1\[5\] -fixed no 598 85
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[2\] -fixed no 603 93
set_location SpiMasterPorts_6/DataToMosi_i\[19\] -fixed no 587 103
set_location SpiMasterPorts_3/DataFromMiso_7_9_0_a2 -fixed no 567 84
set_location SpiMasterPorts_5/DataFromMiso_1_en_2\[11\] -fixed no 563 96
set_location SpiMasterPorts_6/DataFromMiso_1\[10\] -fixed no 622 103
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[2\] -fixed no 602 96
set_location SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o2_0\[2\] -fixed no 554 87
set_location SpiMasterPorts_3/ClkDiv\[7\] -fixed no 488 88
set_location SpiMasterPorts_6/SpiBitPos\[4\] -fixed no 593 109
set_location SpiMasterPorts_5/DataToMosi_i\[14\] -fixed no 516 97
set_location SpiMasterPorts_6/nCs\[0\] -fixed no 586 79
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_a3\[0\] -fixed no 581 69
set_location SpiMasterPorts_7/un6_ncslatchedlto3 -fixed no 550 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\] -fixed no 602 70
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_0\[4\] -fixed no 567 78
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM_0\[3\] -fixed no 557 105
set_location SpiMasterPorts_5/DataFromMiso_7_5_0_a2 -fixed no 543 99
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM\[0\] -fixed no 562 105
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2\[6\] -fixed no 618 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7 -fixed no 556 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[6\] -fixed no 602 84
set_location SpiMasterPorts_6/Sck_i_0_0_o2_0 -fixed no 583 105
set_location SpiMasterPorts_0/Mosi_i_4_23_2_0_1 -fixed no 522 102
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[2\] -fixed no 591 76
set_location SpiMasterPorts_0/un1_rst_set -fixed no 553 91
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[7\] -fixed no 615 90
set_location SpiMasterPorts_3/DataToMosi_i\[7\] -fixed no 513 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i -fixed no 625 69
set_location SpiMasterPorts_1/DataFromMiso_1\[2\] -fixed no 600 94
set_location SpiMasterPorts_4/ClkDiv\[1\] -fixed no 578 85
set_location SpiMasterPorts_2/DataFromMiso_1\[6\] -fixed no 602 85
set_location SpiMasterPorts_1/ClkDiv\[1\] -fixed no 576 115
set_location SpiMasterPorts_0/SpiBitPos_7_1.ANB0 -fixed no 568 99
set_location SpiMasterPorts_2/DataFromMiso_1\[11\] -fixed no 602 94
set_location SpiMasterPorts_1/Mosi_i_4_23_2_0 -fixed no 563 105
set_location SpiMasterPorts_5/SpiBitPos\[3\] -fixed no 547 97
set_location SpiMasterPorts_1/DataToMosi_i\[12\] -fixed no 574 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\] -fixed no 586 70
set_location SpiMasterPorts_5/DataFromMiso_7_6_0_a2 -fixed no 551 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\] -fixed no 617 66
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3\[1\] -fixed no 594 66
set_location SpiMasterPorts_0/Mosi_i_4_8_1_0 -fixed no 560 99
set_location SpiMasterPorts_4/SpiBitPos\[4\] -fixed no 587 79
set_location SpiMasterPorts_1/XferComplete_i_4_iv_i -fixed no 575 105
set_location SpiMasterPorts_4/DataFromMiso_1_en_1_0\[4\] -fixed no 595 78
set_location SpiMasterPorts_5/un1_rst_3_rs -fixed no 548 94
set_location SpiMasterPorts_2/SpiBitPos\[2\] -fixed no 550 88
set_location SpiMasterPorts_4/DataFromMiso_1\[6\] -fixed no 588 85
set_location SpiMasterPorts_2/DataToMosi_i\[13\] -fixed no 526 97
set_location SpiMasterPorts_3/un1_rst_1 -fixed no 509 93
set_location SpiMasterPorts_0/DataFromMiso_7_1 -fixed no 553 90
set_location SpiMasterPorts_2/DataFromMiso_1\[4\] -fixed no 619 94
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[4\] -fixed no 613 93
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[17\] -fixed no 616 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[6\] -fixed no 586 76
set_location SpiMasterPorts_4/DataToMosi_i\[8\] -fixed no 529 94
set_location SpiMasterPorts_3/ClkDiv\[4\] -fixed no 485 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115 -fixed no 628 75
set_location SpiMasterPorts_4/DataFromMiso_1_en_1\[8\] -fixed no 605 78
set_location SpiMasterPorts_4/Sck_i_0_0 -fixed no 542 84
set_location SpiMasterPorts_1/DataToMosi_i\[8\] -fixed no 572 103
set_location SpiMasterPorts_6/DataFromMiso_7_20_0_a2 -fixed no 601 108
set_location SpiMasterPorts_4/SpiBitPos_7_1.ANB0_m2_e_1 -fixed no 564 78
set_location SpiMasterPorts_6/un1_rst_3 -fixed no 581 105
set_location SpiMasterPorts_2/ClkDiv\[3\] -fixed no 496 94
set_location SpiMasterPorts_2/DataFromMiso_1\[16\] -fixed no 544 88
set_location SpiMasterPorts_2/DataToMosi_i\[22\] -fixed no 519 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\] -fixed no 566 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1\[2\] -fixed no 596 75
set_location SpiMasterPorts_4/DataFromMiso_1\[4\] -fixed no 588 79
set_location SpiMasterPorts_3/DataFromMiso_7_7_0_a2 -fixed no 566 84
set_location SpiMasterPorts_3/DataFromMiso_1\[16\] -fixed no 610 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il5 -fixed no 623 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI\[1\] -fixed no 573 76
set_location SpiMasterPorts_5/SpiBitPos_7_1.SUM\[3\] -fixed no 547 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[4\] -fixed no 622 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\] -fixed no 616 67
set_location SpiMasterPorts_6/DataToMosi_i\[23\] -fixed no 593 103
set_location SpiMasterPorts_1/DataFromMiso_1\[20\] -fixed no 591 91
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[7\] -fixed no 614 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i -fixed no 627 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA29_1_i_o2 -fixed no 622 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16 -fixed no 617 69
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[7\] -fixed no 600 87
set_location SpiMasterPorts_2/ClkDiv\[8\] -fixed no 501 94
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1 -fixed no 624 69
set_location SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2 -fixed no 552 99
set_location SpiMasterPorts_3/DataFromMiso_1\[13\] -fixed no 589 85
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[0\] -fixed no 576 99
set_location SpiMasterPorts_7/DataFromMiso_1\[8\] -fixed no 564 94
set_location SpiMasterPorts_2/DataFromMiso_7_0_0_a2 -fixed no 537 87
set_location SpiMasterPorts_1/SpiBitPos_1_sqmuxa -fixed no 574 105
set_location SpiMasterPorts_2/Mosi_i_4_8_1_0 -fixed no 510 96
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[15\] -fixed no 586 87
set_location SpiMasterPorts_0/DataFromMiso_1_ldmx\[22\] -fixed no 595 96
set_location SpiMasterPorts_3/XferComplete_i -fixed no 510 88
set_location SpiMasterPorts_6/nCsLatched -fixed no 579 106
set_location SpiMasterPorts_1/DataToMosi_i\[17\] -fixed no 562 103
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a3\[5\] -fixed no 612 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv -fixed no 626 75
set_location SpiMasterPorts_3/DataFromMiso_1\[18\] -fixed no 614 85
set_location SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0\[4\] -fixed no 512 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0\[0\] -fixed no 605 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[21\] -fixed no 600 90
set_location SpiMasterPorts_4/DacNum_i\[0\] -fixed no 555 91
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2 -fixed no 612 69
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM\[0\] -fixed no 549 87
set_location SpiMasterPorts_1/un1_rst_1 -fixed no 577 108
set_location SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1_0 -fixed no 602 111
set_location SpiMasterPorts_7/SpiBitPos_RNIGLQJ1\[3\] -fixed no 582 93
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0\[4\] -fixed no 566 78
set_location SpiMasterPorts_1/SpiBitPos\[1\] -fixed no 561 106
set_location SpiMasterPorts_1/nCsce\[0\] -fixed no 574 90
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[15\] -fixed no 586 90
set_location SpiMasterPorts_3/SpiBitPos_7_1.SUM\[0\] -fixed no 507 90
set_location SpiMasterPorts_1/un1_rst_set -fixed no 591 112
set_location SpiMasterPorts_0/DataFromMiso_1\[15\] -fixed no 568 97
set_location SpiMasterPorts_4/Sck_i -fixed no 542 85
set_location SpiMasterPorts_7/un1_ambadatalatched -fixed no 580 90
set_location SpiMasterPorts_0/SpiBitPos_7_1.ANB3 -fixed no 570 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_RNO -fixed no 601 81
set_location SpiMasterPorts_4/DataToMosi_i\[23\] -fixed no 539 91
set_location SpiMasterPorts_1/DataFromMiso_7_12_0_a2 -fixed no 595 105
set_location SpiMasterPorts_3/Mosi_i_4_9 -fixed no 536 93
set_location SpiMasterPorts_0/DataFromMiso_1_en_0\[8\] -fixed no 585 99
set_location SpiMasterPorts_2/DataFromMiso_7_13_0_a2 -fixed no 532 87
set_location SpiMasterPorts_7/DataFromMiso_1\[0\] -fixed no 586 94
set_location SpiMasterPorts_6/SpiBitPos\[2\] -fixed no 597 109
set_location SpiMasterPorts_1/DataFromMiso_1\[21\] -fixed no 602 91
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[22\] -fixed no 598 90
set_location SpiMasterPorts_0/Mosi_i_4_8 -fixed no 561 99
set_location SpiMasterPorts_5/DacNum_i\[1\] -fixed no 547 94
set_location SpiMasterPorts_1/DataToMosi_i\[10\] -fixed no 568 103
set_location SpiMasterPorts_5/SpiBitPos_7_1.ANB0_m2_e -fixed no 529 96
set_location SpiMasterPorts_5/DataToMosi_i\[18\] -fixed no 518 94
set_location SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_3\[4\] -fixed no 524 87
set_location SpiMasterPorts_2/DataFromMiso_7_17_0_a2_1 -fixed no 538 87
set_location SpiMasterPorts_6/Mosi_i_8_iv_RNO_0 -fixed no 576 105
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0_1\[4\] -fixed no 600 105
set_location SpiMasterPorts_4/DataFromMiso_1_RNIUIIP\[23\] -fixed no 543 81
set_location SpiMasterPorts_2/DataFromMiso_7_20_0_a2 -fixed no 580 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0 -fixed no 601 66
set_location SpiMasterPorts_6/DataFromMiso_1\[16\] -fixed no 570 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1\[3\] -fixed no 619 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[0\] -fixed no 591 87
set_location SpiMasterPorts_4/DataFromMiso_1_en_0_0\[3\] -fixed no 589 78
set_location SpiMasterPorts_0/AmbaDataLatched -fixed no 558 100
set_location SpiMasterPorts_6/DacNum_i_0_sqmuxa -fixed no 572 90
set_location SpiMasterPorts_2/un1_rst_2_rs_RNIOQPV -fixed no 603 81
set_location SpiMasterPorts_0/SpiBitPos_7_1.CO2 -fixed no 574 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0\[6\] -fixed no 595 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2\[4\] -fixed no 617 84
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[5\] -fixed no 574 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1 -fixed no 633 75
set_location SpiMasterPorts_3/DataFromMiso_7_10_0_a2 -fixed no 566 81
set_location SpiMasterPorts_0/DataFromMiso_1_en_0\[7\] -fixed no 584 99
set_location SpiMasterPorts_5/ClkDiv\[6\] -fixed no 535 82
set_location SpiMasterPorts_3/Mosi_i_RNIPE8M -fixed no 508 87
set_location SpiMasterPorts_6/Mosi_i_4_8 -fixed no 594 102
set_location SpiMasterPorts_7/ClkDiv\[1\] -fixed no 542 79
set_location SpiMasterPorts_6/DataFromMiso_1\[8\] -fixed no 612 103
set_location AND3_0 -fixed no 539 90
set_location SpiMasterPorts_0/un1_ambadatalatched -fixed no 566 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1\[1\] -fixed no 623 75
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII\[3\] -fixed no 588 76
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\] -fixed no 577 70
set_location SpiMasterPorts_5/DataFromMiso_7_4_1_a2 -fixed no 540 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8 -fixed no 553 75
set_location SpiMasterPorts_1/SpiBitPos\[4\] -fixed no 568 106
set_location SpiMasterPorts_5/DataFromMiso_1\[9\] -fixed no 610 100
set_location SpiMasterPorts_6/DataToMosi_i\[10\] -fixed no 569 103
set_location SpiMasterPorts_0/Mosi_i_8_iv -fixed no 556 99
set_location SpiMasterPorts_2/nCsce\[0\] -fixed no 571 90
set_location SpiMasterPorts_0/SpiBitPos_RNI0I4J1_0\[0\] -fixed no 597 99
set_location SpiMasterPorts_0/DataFromMiso_1_en_0_0\[11\] -fixed no 577 99
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\] -fixed no 578 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[1\] -fixed no 613 84
set_location SpiMasterPorts_5/DataToMosi_i\[0\] -fixed no 521 94
set_location SpiMasterPorts_3/DataFromMiso_1\[3\] -fixed no 621 82
set_location SpiMasterPorts_6/DataFromMiso_7_22_0_a2 -fixed no 612 108
set_location SpiMasterPorts_5/DataFromMiso_1\[19\] -fixed no 552 97
set_location SpiMasterPorts_1/un6_ncslatchedlto8_2 -fixed no 585 114
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[14\] -fixed no 605 87
set_location SpiMasterPorts_0/DataToMosi_i\[0\] -fixed no 520 103
set_location SpiMasterPorts_4/DataToMosi_i\[9\] -fixed no 528 94
set_location SpiMasterPorts_4/nCsLatched_RNIGQEJ1 -fixed no 608 78
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5\[5\] -fixed no 597 75
set_location SpiMasterPorts_6/DataToMosi_i\[16\] -fixed no 588 103
set_location SpiMasterPorts_5/nCsLatched_RNIKCHB1 -fixed no 556 96
set_location SpiMasterPorts_3/DataToMosi_i\[20\] -fixed no 531 91
set_location SpiMasterPorts_1/DataToMosi_i\[9\] -fixed no 564 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll -fixed no 612 70
set_location SpiMasterPorts_2/DataFromMiso_7_20_0_a2_1 -fixed no 565 87
set_location SpiMasterPorts_3/DataToMosi_i\[13\] -fixed no 538 94
set_location SpiMasterPorts_6/Pready_1_sqmuxa_1_i -fixed no 593 96
set_location SpiMasterPorts_3/DataFromMiso_7_8_0_a2 -fixed no 564 81
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01 -fixed no 601 82
set_location SpiMasterPorts_7/Pready -fixed no 560 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2 -fixed no 605 69
set_location SpiMasterPorts_0/Sck_i -fixed no 555 100
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i -fixed no 621 75
set_location SpiMasterPorts_6/SpiBitPos\[3\] -fixed no 589 109
set_location SpiMasterPorts_7/DataFromMiso_1\[13\] -fixed no 597 94
set_location SpiMasterPorts_5/DataFromMiso_1\[11\] -fixed no 562 97
set_location SpiMasterPorts_2/DataFromMiso_1\[1\] -fixed no 551 88
set_location SpiMasterPorts_6/DataFromMiso_1\[0\] -fixed no 604 97
set_location SpiMasterPorts_3/un1_rst_3 -fixed no 504 87
set_location SpiMasterPorts_0/ClkDiv\[7\] -fixed no 560 82
set_location SpiMasterPorts_1/un1_ambadatalatched -fixed no 575 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\] -fixed no 589 70
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[15\] -fixed no 593 87
set_location SpiMasterPorts_5/SpiBitPos_7_1.SUM\[2\] -fixed no 550 96
set_location SpiMasterPorts_0/DataToMosi_i\[19\] -fixed no 521 100
set_location SpiMasterPorts_5/DataToMosi_i\[23\] -fixed no 511 97
set_location SpiMasterPorts_5/DataFromMiso_1_en_1\[19\] -fixed no 538 96
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[4\] -fixed no 584 76
set_location SpiMasterPorts_4/DataFromMiso_1\[1\] -fixed no 597 85
set_location SpiMasterPorts_0/DataFromMiso_1\[11\] -fixed no 582 100
set_location SpiMasterPorts_4/Mosi_i_4_23_2_0 -fixed no 545 90
set_location SpiMasterPorts_6/DataFromMiso_7_19_0_a2 -fixed no 600 108
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il6_1_0 -fixed no 607 69
set_location SpiMasterPorts_4/DataToMosi_i\[3\] -fixed no 550 91
set_location SpiMasterPorts_4/DataFromMiso_1\[10\] -fixed no 603 79
set_location SpiMasterPorts_3/DataFromMiso_7_12_0_a2 -fixed no 568 81
set_location SpiMasterPorts_1/un1_rst_2_rs -fixed no 592 112
set_location SpiMasterPorts_0/Mosi_i_4_2_i_m2_2_0 -fixed no 521 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[1\] -fixed no 615 87
set_location SpiMasterPorts_6/DataFromMiso_1\[22\] -fixed no 599 109
set_location SpiMasterPorts_7/XferComplete_i_0_sqmuxa_0_a2 -fixed no 555 87
set_location SpiMasterPorts_3/Sck_i_0_0_a2_1_0 -fixed no 506 90
set_location SpiMasterPorts_1/DataToMosi_i\[3\] -fixed no 582 103
set_location SpiMasterPorts_6/DataToMosi_i\[8\] -fixed no 571 103
set_location SpiMasterPorts_5/un1_rst_1 -fixed no 550 93
set_location SpiMasterPorts_4/SpiBitPos_7_1.SUM\[0\] -fixed no 568 87
set_location SpiMasterPorts_5/DataFromMiso_1\[23\] -fixed no 575 91
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[18\] -fixed no 565 93
set_location SpiMasterPorts_2/un1_rst -fixed no 623 81
set_location SpiMasterPorts_4/DataToMosi_i\[5\] -fixed no 555 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s1_0_a2 -fixed no 606 69
set_location SpiMasterPorts_6/SpiBitPos\[0\] -fixed no 591 109
set_location SpiMasterPorts_1/DataFromMiso_1\[15\] -fixed no 597 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[0\] -fixed no 634 76
set_location SpiMasterPorts_3/DataFromMiso_7_3_2_a2 -fixed no 565 84
set_location SpiMasterPorts_1/DataToMosi_i\[5\] -fixed no 557 103
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\] -fixed no 608 70
set_location SpiMasterPorts_5/SpiBitPos_RNIHQCS\[0\] -fixed no 542 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[5\] -fixed no 619 81
set_location SpiMasterPorts_6/ClkDiv\[7\] -fixed no 584 112
set_location SpiMasterPorts_2/Mosi_i_8_iv_RNO_0 -fixed no 527 90
set_location SpiMasterPorts_0/DataFromMiso_7_8_0_a2 -fixed no 534 99
set_location SpiMasterPorts_4/ClkDiv\[5\] -fixed no 582 85
set_location SpiMasterPorts_1/ClkDiv\[5\] -fixed no 580 115
set_location SpiMasterPorts_5/un1_rst_1_set_RNIVI6S -fixed no 548 93
set_location SpiMasterPorts_0/SpiBitPos_7_1.SUM\[1\] -fixed no 564 99
set_location SpiMasterPorts_2/DataFromMiso_1\[20\] -fixed no 596 91
set_location SpiMasterPorts_0/ClkDiv\[4\] -fixed no 557 82
set_location SpiMasterPorts_2/ClkDiv\[1\] -fixed no 503 94
set_location SpiMasterPorts_0/DataFromMiso_7_8_0_a2_0 -fixed no 528 99
set_location AND4_0 -fixed no 538 99
set_location Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2_0\[0\] -fixed no 617 90
set_location SpiMasterPorts_6/Mosi_i_8_iv_RNO -fixed no 586 102
set_location SpiMasterPorts_1/DataFromMiso_7_16_0_a2 -fixed no 597 105
set_location SpiMasterPorts_3/nCsLatched -fixed no 515 88
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2\[10\] -fixed no 607 78
set_location SpiMasterPorts_5/Sck_i_RNIN01B1_1 -fixed no 606 99
set_location SpiMasterPorts_5/DataFromMiso_1\[2\] -fixed no 563 97
set_location SpiMasterPorts_3/Mosi_i_4_2_i_m2_2_0 -fixed no 512 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1\[4\] -fixed no 618 75
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[1\] -fixed no 623 87
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\] -fixed no 590 67
set_location SpiMasterPorts_4/DataToMosi_i\[1\] -fixed no 556 103
set_location SpiMasterPorts_2/un6_ncslatchedlto8 -fixed no 497 90
set_location SpiMasterPorts_0/DataFromMiso_1\[22\] -fixed no 595 97
set_location SpiMasterPorts_4/ClkDiv\[0\] -fixed no 586 85
set_location SpiMasterPorts_1/DataFromMiso_1\[12\] -fixed no 615 82
set_location SpiMasterPorts_1/ClkDiv\[0\] -fixed no 587 115
set_location SpiMasterPorts_1/DataToMosi_i\[1\] -fixed no 560 103
set_location SpiMasterPorts_4/Sck_i_RNIJHBB1 -fixed no 573 78
set_location SpiMasterPorts_0/DataFromMiso_1\[19\] -fixed no 592 97
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14 -fixed no 297 72
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I\[3\] -fixed no 583 76
set_location SpiMasterPorts_7/DataFromMiso_1\[21\] -fixed no 576 88
set_location SpiMasterPorts_1/Sck_i_0_0_a2_1_0 -fixed no 568 105
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI\[7\] -fixed no 577 76
set_location SpiMasterPorts_6/SpiBitPos_7_1.SUM\[2\] -fixed no 597 108
set_location SpiMasterPorts_4/DataFromMiso_1_ldmx\[18\] -fixed no 593 78
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[10\] -fixed no 621 99
set_location SpiMasterPorts_7/SpiBitPos_7_1.N_53_i -fixed no 554 84
set_location SpiMasterPorts_6/un16_ncslatchedlto4_i_o2 -fixed no 599 108
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4\[3\] -fixed no 601 96
set_location SpiMasterPorts_6/Mosi_i_8_iv -fixed no 586 105
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM\[2\] -fixed no 560 105
set_location SpiMasterPorts_7/DataFromMiso_1_en_0\[3\] -fixed no 585 96
set_location SpiMasterPorts_1/DataFromMiso_1\[14\] -fixed no 603 88
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_2\[7\] -fixed no 591 69
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_o3_0\[0\] -fixed no 600 66
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[20\] -fixed no 591 90
set_location SpiMasterPorts_7/DataFromMiso_1_ldmx\[15\] -fixed no 587 93
set_location SpiMasterPorts_1/DataFromMiso_1\[17\] -fixed no 615 94
set_location SpiMasterPorts_3/DataFromMiso_7_18_0_a2 -fixed no 564 84
set_location SpiMasterPorts_6/ClkDiv\[4\] -fixed no 581 112
set_location SpiMasterPorts_7/DataFromMiso_1\[22\] -fixed no 581 94
set_location SpiMasterPorts_4/SpiBitPos_RNIGQEJ1\[0\] -fixed no 594 84
set_location SpiMasterPorts_2/DataToMosi_i\[12\] -fixed no 523 97
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\] -fixed no 619 66
set_location Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[9\] -fixed no 604 93
set_location SpiMasterPorts_5/Mosi_i_8_iv_RNO -fixed no 524 93
set_location SpiMasterPorts_2/DataToMosi_i\[8\] -fixed no 525 97
set_location SpiMasterPorts_1/SpiBitPos_7_1.SUM\[1\] -fixed no 561 105
set_location SpiMasterPorts_7/DataFromMiso_1\[7\] -fixed no 578 94
set_location SpiMasterPorts_0/DacNum_i\[1\] -fixed no 564 91
set_location SpiMasterPorts_6/DataToMosi_i\[13\] -fixed no 575 103
set_location SpiMasterPorts_6/Mosi_i_4_2_i_m2_2_0 -fixed no 587 102
set_location SpiMasterPorts_4/DataFromMiso_1_en_1\[18\] -fixed no 599 78
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST -fixed no 528 146
set_location Ux2FPGA_sb_0/CCC_0/CCC_INST -fixed no 618 134
set_location SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 530 90
set_location SpiMasterPorts_7/ClkDiv_s_742 -fixed no 540 78
set_location SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 562 102
set_location SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 555 93
set_location SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 552 102
set_location SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux -fixed no 504 93
set_location SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux -fixed no 576 102
set_location SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 516 93
set_location SpiMasterPorts_0/ClkDiv_s_735 -fixed no 552 81
set_location SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 516 90
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux -fixed no 576 69
set_location SpiMasterPorts_5/ClkDiv_s_740 -fixed no 528 81
set_location SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux -fixed no 516 99
set_location SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux -fixed no 522 93
set_location SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 584 102
set_location SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 552 93
set_location SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 588 102
set_location SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux -fixed no 522 90
set_location SpiMasterPorts_6/ClkDiv_s_741 -fixed no 576 111
set_location SpiMasterPorts_1/ClkDiv_s_736 -fixed no 574 114
set_location SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 516 102
set_location SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 552 105
set_location SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux -fixed no 540 90
set_location SpiMasterPorts_2/ClkDiv_s_737 -fixed no 492 93
set_location SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 507 93
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1 -fixed no 557 75
set_location SpiMasterPorts_4/ClkDiv_s_739 -fixed no 576 84
set_location SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux -fixed no 519 99
set_location SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux -fixed no 600 102
set_location SpiMasterPorts_3/ClkDiv_s_738 -fixed no 480 87
set_location SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux -fixed no 546 90
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 446 114
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 446 111
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 446 84
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 446 81
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 446 78
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 446 75
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 446 69
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 446 66
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 446 108
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 446 105
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 446 102
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 446 99
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 446 96
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 446 93
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 446 90
set_location Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 446 87
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB0 -fixed no 447 111
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB1 -fixed no 447 108
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB10 -fixed no 447 81
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB11 -fixed no 447 78
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB12 -fixed no 447 75
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB2 -fixed no 447 105
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB3 -fixed no 447 102
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB4 -fixed no 447 99
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB5 -fixed no 447 96
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB6 -fixed no 447 93
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB7 -fixed no 447 90
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB8 -fixed no 447 87
set_location Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1_RGB9 -fixed no 447 84
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux_CC_0 -fixed no 576 71
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1_CC_0 -fixed no 557 77
set_location CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1_CC_1 -fixed no 564 77
set_location SpiMasterPorts_0/ClkDiv_s_735_CC_0 -fixed no 552 83
set_location SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 516 104
set_location SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 516 101
set_location SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 519 101
set_location SpiMasterPorts_1/ClkDiv_s_736_CC_0 -fixed no 574 116
set_location SpiMasterPorts_1/ClkDiv_s_736_CC_1 -fixed no 576 116
set_location SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 552 107
set_location SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 600 104
set_location SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 562 104
set_location SpiMasterPorts_2/ClkDiv_s_737_CC_0 -fixed no 492 95
set_location SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 516 92
set_location SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 522 92
set_location SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 555 95
set_location SpiMasterPorts_3/ClkDiv_s_738_CC_0 -fixed no 480 89
set_location SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 530 92
set_location SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 504 95
set_location SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 507 95
set_location SpiMasterPorts_4/ClkDiv_s_739_CC_0 -fixed no 576 86
set_location SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 540 92
set_location SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 546 92
set_location SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 552 104
set_location SpiMasterPorts_5/ClkDiv_s_740_CC_0 -fixed no 528 83
set_location SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 516 95
set_location SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 522 95
set_location SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 552 95
set_location SpiMasterPorts_6/ClkDiv_s_741_CC_0 -fixed no 576 113
set_location SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux_CC_0 -fixed no 588 104
set_location SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux_CC_0 -fixed no 576 104
set_location SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux_CC_0 -fixed no 584 104
set_location SpiMasterPorts_7/ClkDiv_s_742_CC_0 -fixed no 540 80
