--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
InpX<0>     |   11.336(R)|   -2.293(R)|CLK_BUFGP         |   0.000|
InpX<1>     |    9.696(R)|   -1.679(R)|CLK_BUFGP         |   0.000|
InpX<2>     |    9.333(R)|   -1.733(R)|CLK_BUFGP         |   0.000|
InpX<3>     |    9.762(R)|   -2.319(R)|CLK_BUFGP         |   0.000|
InpX<4>     |    9.741(R)|   -2.029(R)|CLK_BUFGP         |   0.000|
InpX<5>     |   10.126(R)|   -2.464(R)|CLK_BUFGP         |   0.000|
InpX<6>     |    9.267(R)|   -1.836(R)|CLK_BUFGP         |   0.000|
InpX<7>     |    9.930(R)|   -1.852(R)|CLK_BUFGP         |   0.000|
InpY<0>     |    8.252(R)|   -0.697(R)|CLK_BUFGP         |   0.000|
InpY<1>     |    8.591(R)|   -1.176(R)|CLK_BUFGP         |   0.000|
InpY<2>     |    9.013(R)|   -0.910(R)|CLK_BUFGP         |   0.000|
InpY<3>     |    9.211(R)|   -1.526(R)|CLK_BUFGP         |   0.000|
InpY<4>     |    9.806(R)|   -1.493(R)|CLK_BUFGP         |   0.000|
InpY<5>     |    9.185(R)|   -1.298(R)|CLK_BUFGP         |   0.000|
InpY<6>     |    8.216(R)|   -1.414(R)|CLK_BUFGP         |   0.000|
InpY<7>     |   10.298(R)|   -1.075(R)|CLK_BUFGP         |   0.000|
Inp_The<0>  |    3.517(R)|   -0.856(R)|CLK_BUFGP         |   0.000|
Inp_The<1>  |    3.538(R)|   -1.013(R)|CLK_BUFGP         |   0.000|
Inp_The<2>  |    3.068(R)|   -0.587(R)|CLK_BUFGP         |   0.000|
Inp_The<3>  |    3.442(R)|   -1.027(R)|CLK_BUFGP         |   0.000|
Inp_The<4>  |    3.025(R)|   -0.646(R)|CLK_BUFGP         |   0.000|
Inp_The<5>  |    3.352(R)|   -1.048(R)|CLK_BUFGP         |   0.000|
Inp_The<6>  |    2.470(R)|   -0.420(R)|CLK_BUFGP         |   0.000|
Inp_The<7>  |   16.980(R)|   -0.282(R)|CLK_BUFGP         |   0.000|
Inp_The<8>  |   16.413(R)|   -1.995(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OTPX<0>     |    8.142(R)|CLK_BUFGP         |   0.000|
OTPX<1>     |    8.060(R)|CLK_BUFGP         |   0.000|
OTPX<2>     |    7.471(R)|CLK_BUFGP         |   0.000|
OTPX<3>     |    7.944(R)|CLK_BUFGP         |   0.000|
OTPX<4>     |    8.096(R)|CLK_BUFGP         |   0.000|
OTPX<5>     |    8.005(R)|CLK_BUFGP         |   0.000|
OTPX<6>     |    7.464(R)|CLK_BUFGP         |   0.000|
OTPX<7>     |    7.926(R)|CLK_BUFGP         |   0.000|
OTPY<0>     |    6.940(R)|CLK_BUFGP         |   0.000|
OTPY<1>     |    6.998(R)|CLK_BUFGP         |   0.000|
OTPY<2>     |    6.705(R)|CLK_BUFGP         |   0.000|
OTPY<3>     |    6.941(R)|CLK_BUFGP         |   0.000|
OTPY<4>     |    6.945(R)|CLK_BUFGP         |   0.000|
OTPY<5>     |    6.945(R)|CLK_BUFGP         |   0.000|
OTPY<6>     |    6.684(R)|CLK_BUFGP         |   0.000|
OTPY<7>     |    6.706(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   17.259|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 17 23:35:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



