
starling firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e84  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b48  08013058  08013058  00023058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ba0  08013ba0  00030388  2**0
                  CONTENTS
  4 .ARM          00000008  08013ba0  08013ba0  00023ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013ba8  08013ba8  00030388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ba8  08013ba8  00023ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013bac  08013bac  00023bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000388  20000000  08013bb0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005f98  20000388  08013f38  00030388  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006320  08013f38  00036320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030388  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c342  00000000  00000000  000303b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005d3b  00000000  00000000  0005c6fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002020  00000000  00000000  00062438  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d90  00000000  00000000  00064458  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a2cd  00000000  00000000  000661e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e289  00000000  00000000  000904b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e5c8b  00000000  00000000  000ae73e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001943c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000099f0  00000000  00000000  00194444  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000388 	.word	0x20000388
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801303c 	.word	0x0801303c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000038c 	.word	0x2000038c
 800020c:	0801303c 	.word	0x0801303c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <LSM_ReadRegister>:


#include "LSM6DSO32.h"


uint8_t LSM_ReadRegister(lsm6dso *imu, uint8_t addr, uint8_t *data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	72fb      	strb	r3, [r7, #11]
    uint8_t txBuf[2] = { addr | 0x80, 0x00 }; // dummy byte in the middle
 8000fd6:	7afb      	ldrb	r3, [r7, #11]
 8000fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	753b      	strb	r3, [r7, #20]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	757b      	strb	r3, [r7, #21]
    uint8_t rxBuf[2];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6858      	ldr	r0, [r3, #4]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	891b      	ldrh	r3, [r3, #8]
 8000fec:	2200      	movs	r2, #0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f003 fa66 	bl	80044c0 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	f107 0210 	add.w	r2, r7, #16
 8000ffc:	f107 0114 	add.w	r1, r7, #20
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2302      	movs	r3, #2
 8001008:	f006 fe4e 	bl	8007ca8 <HAL_SPI_TransmitReceive>
 800100c:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf0c      	ite	eq
 8001012:	2301      	moveq	r3, #1
 8001014:	2300      	movne	r3, #0
 8001016:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8001018:	75fb      	strb	r3, [r7, #23]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800101a:	bf00      	nop
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f006 ffe3 	bl	8007fec <HAL_SPI_GetState>
 8001026:	4603      	mov	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d1f7      	bne.n	800101c <LSM_ReadRegister+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	6858      	ldr	r0, [r3, #4]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	891b      	ldrh	r3, [r3, #8]
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	f003 fa42 	bl	80044c0 <HAL_GPIO_WritePin>

    if (status == 1) {
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d102      	bne.n	8001048 <LSM_ReadRegister+0x80>
        *data = rxBuf[1];
 8001042:	7c7a      	ldrb	r2, [r7, #17]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8001048:	7dfb      	ldrb	r3, [r7, #23]

}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <LSM_WriteRegister>:

uint8_t LSM_WriteRegister(lsm6dso *imu, uint8_t regAddr, uint8_t data) {
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
 800105e:	4613      	mov	r3, r2
 8001060:	70bb      	strb	r3, [r7, #2]
    uint8_t txBuf[2] = { regAddr, data };
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	733b      	strb	r3, [r7, #12]
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6858      	ldr	r0, [r3, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	891b      	ldrh	r3, [r3, #8]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f003 fa23 	bl	80044c0 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	f107 010c 	add.w	r1, r7, #12
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	2202      	movs	r2, #2
 8001088:	f006 fcda 	bl	8007a40 <HAL_SPI_Transmit>
 800108c:	4603      	mov	r3, r0
            == HAL_OK);
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf0c      	ite	eq
 8001092:	2301      	moveq	r3, #1
 8001094:	2300      	movne	r3, #0
 8001096:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 8001098:	73fb      	strb	r3, [r7, #15]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800109a:	bf00      	nop
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f006 ffa3 	bl	8007fec <HAL_SPI_GetState>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d1f7      	bne.n	800109c <LSM_WriteRegister+0x4a>

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6858      	ldr	r0, [r3, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	891b      	ldrh	r3, [r3, #8]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4619      	mov	r1, r3
 80010b8:	f003 fa02 	bl	80044c0 <HAL_GPIO_WritePin>

    return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <LSM_init>:

uint8_t LSM_init(lsm6dso *imu, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
 80010d4:	807b      	strh	r3, [r7, #2]
    imu->spiHandle = spiHandle;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	601a      	str	r2, [r3, #0]
    imu->csPinBank = csPinBank;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	605a      	str	r2, [r3, #4]
    imu->csPin = csPin;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	887a      	ldrh	r2, [r7, #2]
 80010e6:	811a      	strh	r2, [r3, #8]

    // check
    uint8_t data;

    LSM_ReadRegister(imu, LSM_WHO_AM_I, &data);
 80010e8:	f107 031f 	add.w	r3, r7, #31
 80010ec:	461a      	mov	r2, r3
 80010ee:	210f      	movs	r1, #15
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff69 	bl	8000fc8 <LSM_ReadRegister>

    if (data != 0x6C) {
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	2b6c      	cmp	r3, #108	; 0x6c
 80010fa:	d001      	beq.n	8001100 <LSM_init+0x38>
        return 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e055      	b.n	80011ac <LSM_init+0xe4>
    }

    // software reset
    LSM_WriteRegister(imu, LSM_CTRL3_C, 0x01);
 8001100:	2201      	movs	r2, #1
 8001102:	2112      	movs	r1, #18
 8001104:	68f8      	ldr	r0, [r7, #12]
 8001106:	f7ff ffa4 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(40);
 800110a:	2028      	movs	r0, #40	; 0x28
 800110c:	f002 fcd0 	bl	8003ab0 <HAL_Delay>

    // LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10101100); // 1010(6.66kHz accelerometer) 11(+/- 16g) 00
    LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10100100); // 1010(6.66kHz accelerometer) 01(+/- 32g) 00
 8001110:	22a4      	movs	r2, #164	; 0xa4
 8001112:	2110      	movs	r1, #16
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff ff9c 	bl	8001052 <LSM_WriteRegister>

    HAL_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f002 fcc8 	bl	8003ab0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL2_G, 0b10101100); // 1010 (6.66kHz gyro) 11(2000dps FS) 00
 8001120:	22ac      	movs	r2, #172	; 0xac
 8001122:	2111      	movs	r1, #17
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f7ff ff94 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 800112a:	2001      	movs	r0, #1
 800112c:	f002 fcc0 	bl	8003ab0 <HAL_Delay>

    // 0.070 dps/LSB if +/- 2000 dps
    // https://www.st.com/resource/en/datasheet/lsm6dso32.pdf
    imu->gyroConvDPS = 0.070;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <LSM_init+0xec>)
 8001134:	665a      	str	r2, [r3, #100]	; 0x64

    // 0.976 mg/LSB if +/- 32 G
    imu->accConvG =  0.000976;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4a1f      	ldr	r2, [pc, #124]	; (80011b8 <LSM_init+0xf0>)
 800113a:	669a      	str	r2, [r3, #104]	; 0x68



    LSM_WriteRegister(imu, LSM_CTRL4_C, 0b00001010); // 00001(drdy_mask until filter inits) 0 1(gyro LPF enable) 0
 800113c:	220a      	movs	r2, #10
 800113e:	2113      	movs	r1, #19
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff ff86 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f002 fcb2 	bl	8003ab0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL6_C, 0b00000000); // 00000 <000>(gyroscope LPF1 bandwidth) 010 = 171 Hz
 800114c:	2200      	movs	r2, #0
 800114e:	2115      	movs	r1, #21
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ff7e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f002 fcaa 	bl	8003ab0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL7_G, 0b00000000); // <0>(high perf mode) <1>(gyro HPF) <00>(16mHz) 0000
 800115c:	2200      	movs	r2, #0
 800115e:	2116      	movs	r1, #22
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff ff76 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001166:	2001      	movs	r0, #1
 8001168:	f002 fca2 	bl	8003ab0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_INT1_CTRL, 0b00000010); // gyro data ready interrupt
 800116c:	2202      	movs	r2, #2
 800116e:	210d      	movs	r1, #13
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff ff6e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f002 fc9a 	bl	8003ab0 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_COUNTER_BDR_REG1, 0b10000000); // 1 (pulsed data ready) 0000000
 800117c:	2280      	movs	r2, #128	; 0x80
 800117e:	210b      	movs	r1, #11
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ff66 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f002 fc92 	bl	8003ab0 <HAL_Delay>



    HAL_Delay(100);
 800118c:	2064      	movs	r0, #100	; 0x64
 800118e:	f002 fc8f 	bl	8003ab0 <HAL_Delay>

    imu->gyroDPSOffset[0] = 0;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	639a      	str	r2, [r3, #56]	; 0x38
    imu->gyroDPSOffset[1] = 0;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->gyroDPSOffset[2] = 0;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	641a      	str	r2, [r3, #64]	; 0x40

    return 0;
 80011aa:	2300      	movs	r3, #0
    imu->gyroDPSOffset[1] = calcOffset[0] / calSamples;
    imu->gyroDPSOffset[2] = calcOffset[0] / calSamples;


    return 0;
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3720      	adds	r7, #32
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	3d8f5c29 	.word	0x3d8f5c29
 80011b8:	3a7fda40 	.word	0x3a7fda40

080011bc <LSM_pollsensors>:

uint8_t LSM_pollsensors(lsm6dso *imu) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	; 0x30
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
    uint8_t txBuf[13] = { LSM_OUTX_L_G | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	731a      	strb	r2, [r3, #12]
 80011d2:	23a2      	movs	r3, #162	; 0xa2
 80011d4:	763b      	strb	r3, [r7, #24]
            0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; // dummy bytes
    uint8_t rxBuf[13];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6858      	ldr	r0, [r3, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	891b      	ldrh	r3, [r3, #8]
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	f003 f96d 	bl	80044c0 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	f107 0208 	add.w	r2, r7, #8
 80011ee:	f107 0118 	add.w	r1, r7, #24
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	230d      	movs	r3, #13
 80011fa:	f006 fd55 	bl	8007ca8 <HAL_SPI_TransmitReceive>
 80011fe:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 8001200:	2b00      	cmp	r3, #0
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800120e:	bf00      	nop
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f006 fee9 	bl	8007fec <HAL_SPI_GetState>
 800121a:	4603      	mov	r3, r0
 800121c:	2b01      	cmp	r3, #1
 800121e:	d1f7      	bne.n	8001210 <LSM_pollsensors+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6858      	ldr	r0, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	891b      	ldrh	r3, [r3, #8]
 8001228:	2201      	movs	r2, #1
 800122a:	4619      	mov	r1, r3
 800122c:	f003 f948 	bl	80044c0 <HAL_GPIO_WritePin>

    if (status == 1) {
 8001230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001234:	2b01      	cmp	r3, #1
 8001236:	d13b      	bne.n	80012b0 <LSM_pollsensors+0xf4>
        // 0, gxl, gxh, gyl, gyh etc.
        imu->rawGyro[0] = rxBuf[2] << 8 | rxBuf[1];
 8001238:	7abb      	ldrb	r3, [r7, #10]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7a7b      	ldrb	r3, [r7, #9]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	835a      	strh	r2, [r3, #26]
        imu->rawGyro[1] = rxBuf[4] << 8 | rxBuf[3];
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	b21a      	sxth	r2, r3
 8001250:	7afb      	ldrb	r3, [r7, #11]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21a      	sxth	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	839a      	strh	r2, [r3, #28]
        imu->rawGyro[2] = rxBuf[6] << 8 | rxBuf[5];
 800125c:	7bbb      	ldrb	r3, [r7, #14]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	7b7b      	ldrb	r3, [r7, #13]
 8001264:	b21b      	sxth	r3, r3
 8001266:	4313      	orrs	r3, r2
 8001268:	b21a      	sxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	83da      	strh	r2, [r3, #30]

        imu->rawAcc[0] = rxBuf[8] << 8 | rxBuf[7];
 800126e:	7c3b      	ldrb	r3, [r7, #16]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21a      	sxth	r2, r3
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21a      	sxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        imu->rawAcc[1] = rxBuf[10] << 8 | rxBuf[9];
 8001282:	7cbb      	ldrb	r3, [r7, #18]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	b21a      	sxth	r2, r3
 8001288:	7c7b      	ldrb	r3, [r7, #17]
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21a      	sxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        imu->rawAcc[2] = rxBuf[12] << 8 | rxBuf[11];
 8001296:	7d3b      	ldrb	r3, [r7, #20]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7cfb      	ldrb	r3, [r7, #19]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

        // convert units
        LSM_Convert(imu);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f808 	bl	80012c0 <LSM_Convert>

    }

    return status;
 80012b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	; 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	0000      	movs	r0, r0
	...

080012c0 <LSM_Convert>:

uint8_t LSM_Convert(lsm6dso *imu) {
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    imu->accGs[0] = imu->rawAcc[0] * imu->accConvG;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    imu->accGs[1] = imu->rawAcc[1] * imu->accConvG;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    imu->accGs[2] = imu->rawAcc[2] * imu->accConvG;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 800130a:	ee07 3a90 	vmov	s15, r3
 800130e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

    imu->accMPS[0] = imu->accGs[0] * standardGravity;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92e 	bl	8000588 <__aeabi_f2d>
 800132c:	a367      	add	r3, pc, #412	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff f981 	bl	8000638 <__aeabi_dmul>
 8001336:	4603      	mov	r3, r0
 8001338:	460c      	mov	r4, r1
 800133a:	4618      	mov	r0, r3
 800133c:	4621      	mov	r1, r4
 800133e:	f7ff fc73 	bl	8000c28 <__aeabi_d2f>
 8001342:	4602      	mov	r2, r0
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	659a      	str	r2, [r3, #88]	; 0x58
    imu->accMPS[1] = imu->accGs[1] * standardGravity;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f91b 	bl	8000588 <__aeabi_f2d>
 8001352:	a35e      	add	r3, pc, #376	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f96e 	bl	8000638 <__aeabi_dmul>
 800135c:	4603      	mov	r3, r0
 800135e:	460c      	mov	r4, r1
 8001360:	4618      	mov	r0, r3
 8001362:	4621      	mov	r1, r4
 8001364:	f7ff fc60 	bl	8000c28 <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->accMPS[2] = imu->accGs[2] * standardGravity;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f908 	bl	8000588 <__aeabi_f2d>
 8001378:	a354      	add	r3, pc, #336	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	f7ff f95b 	bl	8000638 <__aeabi_dmul>
 8001382:	4603      	mov	r3, r0
 8001384:	460c      	mov	r4, r1
 8001386:	4618      	mov	r0, r3
 8001388:	4621      	mov	r1, r4
 800138a:	f7ff fc4d 	bl	8000c28 <__aeabi_d2f>
 800138e:	4602      	mov	r2, r0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	661a      	str	r2, [r3, #96]	; 0x60

    imu->gyroDPS[0] = imu->rawGyro[0] * imu->gyroConvDPS - imu->gyroDPSOffset[0];
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a08 	vstr	s15, [r3, #32]
    imu->gyroDPS[1] = imu->rawGyro[1] * imu->gyroConvDPS - imu->gyroDPSOffset[1];
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80013da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    imu->gyroDPS[2] = imu->rawGyro[2] * imu->gyroConvDPS - imu->gyroDPSOffset[2];
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    imu->gyroRPS[0] = imu->gyroDPS[0] * PI / 180;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f8b9 	bl	8000588 <__aeabi_f2d>
 8001416:	a32a      	add	r3, pc, #168	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f90c 	bl	8000638 <__aeabi_dmul>
 8001420:	4603      	mov	r3, r0
 8001422:	460c      	mov	r4, r1
 8001424:	4618      	mov	r0, r3
 8001426:	4621      	mov	r1, r4
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <LSM_Convert+0x208>)
 800142e:	f7ff fa2d 	bl	800088c <__aeabi_ddiv>
 8001432:	4603      	mov	r3, r0
 8001434:	460c      	mov	r4, r1
 8001436:	4618      	mov	r0, r3
 8001438:	4621      	mov	r1, r4
 800143a:	f7ff fbf5 	bl	8000c28 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->gyroRPS[1] = imu->gyroDPS[1] * PI / 180;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f89d 	bl	8000588 <__aeabi_f2d>
 800144e:	a31c      	add	r3, pc, #112	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001454:	f7ff f8f0 	bl	8000638 <__aeabi_dmul>
 8001458:	4603      	mov	r3, r0
 800145a:	460c      	mov	r4, r1
 800145c:	4618      	mov	r0, r3
 800145e:	4621      	mov	r1, r4
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <LSM_Convert+0x208>)
 8001466:	f7ff fa11 	bl	800088c <__aeabi_ddiv>
 800146a:	4603      	mov	r3, r0
 800146c:	460c      	mov	r4, r1
 800146e:	4618      	mov	r0, r3
 8001470:	4621      	mov	r1, r4
 8001472:	f7ff fbd9 	bl	8000c28 <__aeabi_d2f>
 8001476:	4602      	mov	r2, r0
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	631a      	str	r2, [r3, #48]	; 0x30
    imu->gyroRPS[2] = imu->gyroDPS[2] * PI / 180;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f881 	bl	8000588 <__aeabi_f2d>
 8001486:	a30e      	add	r3, pc, #56	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f8d4 	bl	8000638 <__aeabi_dmul>
 8001490:	4603      	mov	r3, r0
 8001492:	460c      	mov	r4, r1
 8001494:	4618      	mov	r0, r3
 8001496:	4621      	mov	r1, r4
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <LSM_Convert+0x208>)
 800149e:	f7ff f9f5 	bl	800088c <__aeabi_ddiv>
 80014a2:	4603      	mov	r3, r0
 80014a4:	460c      	mov	r4, r1
 80014a6:	4618      	mov	r0, r3
 80014a8:	4621      	mov	r1, r4
 80014aa:	f7ff fbbd 	bl	8000c28 <__aeabi_d2f>
 80014ae:	4602      	mov	r2, r0
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014b4:	bf00      	nop
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	54442eea 	.word	0x54442eea
 80014c4:	400921fb 	.word	0x400921fb
 80014c8:	40668000 	.word	0x40668000
 80014cc:	3a92a305 	.word	0x3a92a305
 80014d0:	40239d01 	.word	0x40239d01

080014d4 <SPL06_Init>:
/*
 *
 * INITIALISATION
 *
 */
uint8_t SPL06_Init(SPL06 *bar, I2C_HandleTypeDef *i2cHandle, uint8_t i2cAddress) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b094      	sub	sp, #80	; 0x50
 80014d8:	af04      	add	r7, sp, #16
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	4613      	mov	r3, r2
 80014e0:	71fb      	strb	r3, [r7, #7]

    uint8_t status = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* Store peripheral data */
    bar->i2cHandle = i2cHandle;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	601a      	str	r2, [r3, #0]
    bar->i2cAddress = i2cAddress << 1;
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	711a      	strb	r2, [r3, #4]

    /* Clear measurements */
    bar->pressure_Pa   = 0.0f;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
    bar->temperature_C = 0.0f;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	62da      	str	r2, [r3, #44]	; 0x2c

    uint8_t txBuf[2] = {0x00, 0x00};
 8001508:	2300      	movs	r3, #0
 800150a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800150e:	2300      	movs	r3, #0
 8001510:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    uint8_t rxBuf[2];

    /* Check device ID */
    uint8_t id;

    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_ID, I2C_MEMADD_SIZE_8BIT, rxBuf, 1, 500) == HAL_OK);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	791b      	ldrb	r3, [r3, #4]
 800151c:	b299      	uxth	r1, r3
 800151e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	2301      	movs	r3, #1
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2301      	movs	r3, #1
 8001530:	220d      	movs	r2, #13
 8001532:	f003 fa11 	bl	8004958 <HAL_I2C_Mem_Read>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	bf0c      	ite	eq
 800153c:	2301      	moveq	r3, #1
 800153e:	2300      	movne	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	b2da      	uxtb	r2, r3
 8001544:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001548:	4413      	add	r3, r2
 800154a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    id = rxBuf[0];
 800154e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001552:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    /* Make sure device ID matches */
    if (id != 0x10) {
 8001556:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800155a:	2b10      	cmp	r3, #16
 800155c:	d001      	beq.n	8001562 <SPL06_Init+0x8e>

        return 0;
 800155e:	2300      	movs	r3, #0
 8001560:	e139      	b.n	80017d6 <SPL06_Init+0x302>

    }
    HAL_Delay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f002 faa4 	bl	8003ab0 <HAL_Delay>

    /* Read calibration coefficients */
    uint8_t calibTxBuf[19];
    calibTxBuf[0] = (SPL06_COEF | 0x80);
 8001568:	2390      	movs	r3, #144	; 0x90
 800156a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    uint8_t calibRxBuf[19];

    //status += (HAL_SPI_TransmitReceive(bar->spiHandle, calibTxBuf, calibRxBuf, 19, HAL_MAX_DELAY) == HAL_OK);
    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_COEF, I2C_MEMADD_SIZE_8BIT, calibRxBuf, 19, 500) == HAL_OK);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	791b      	ldrb	r3, [r3, #4]
 8001576:	b299      	uxth	r1, r3
 8001578:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800157c:	9302      	str	r3, [sp, #8]
 800157e:	2313      	movs	r3, #19
 8001580:	9301      	str	r3, [sp, #4]
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2301      	movs	r3, #1
 800158a:	2210      	movs	r2, #16
 800158c:	f003 f9e4 	bl	8004958 <HAL_I2C_Mem_Read>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	bf0c      	ite	eq
 8001596:	2301      	moveq	r3, #1
 8001598:	2300      	movne	r3, #0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	b2da      	uxtb	r2, r3
 800159e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015a2:	4413      	add	r3, r2
 80015a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    /* Convert raw calibration coefficients to signed integers */
    bar->c0 = (uint16_t)calibRxBuf[0] << 4 | (uint16_t)calibRxBuf[1] >> 4;
 80015a8:	7c3b      	ldrb	r3, [r7, #16]
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	7c7b      	ldrb	r3, [r7, #17]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	81da      	strh	r2, [r3, #14]
    bar->c0 = (bar->c0 & 1 << 11) ? (0xF000 | bar->c0) : bar->c0;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d008      	beq.n	80015e0 <SPL06_Init+0x10c>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015d4:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80015d8:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80015dc:	b21b      	sxth	r3, r3
 80015de:	e002      	b.n	80015e6 <SPL06_Init+0x112>
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	81d3      	strh	r3, [r2, #14]

    bar->c1 = (uint16_t)(calibRxBuf[1] & 0x0f) << 8 | (uint16_t)calibRxBuf[2];
 80015ea:	7c7b      	ldrb	r3, [r7, #17]
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7cbb      	ldrb	r3, [r7, #18]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	821a      	strh	r2, [r3, #16]
    bar->c1 = (bar->c1 & 1 << 11) ? (0xF000 | bar->c1) : bar->c1;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001608:	b29b      	uxth	r3, r3
 800160a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800160e:	2b00      	cmp	r3, #0
 8001610:	d008      	beq.n	8001624 <SPL06_Init+0x150>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001618:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800161c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001620:	b21b      	sxth	r3, r3
 8001622:	e002      	b.n	800162a <SPL06_Init+0x156>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	8213      	strh	r3, [r2, #16]

    bar->c00 = (uint32_t)calibRxBuf[3] << 12 | (uint32_t)calibRxBuf[4] << 4 | (uint16_t)calibRxBuf[5] >> 4;
 800162e:	7cfb      	ldrb	r3, [r7, #19]
 8001630:	031a      	lsls	r2, r3, #12
 8001632:	7d3b      	ldrb	r3, [r7, #20]
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	4313      	orrs	r3, r2
 8001638:	7d7a      	ldrb	r2, [r7, #21]
 800163a:	0912      	lsrs	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	4313      	orrs	r3, r2
 8001640:	461a      	mov	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	615a      	str	r2, [r3, #20]
    bar->c00 = (bar->c00 & 1 << 19) ? (0xFFF00000 | bar->c00) : bar->c00;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <SPL06_Init+0x18c>
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 800165a:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 800165e:	e001      	b.n	8001664 <SPL06_Init+0x190>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	6153      	str	r3, [r2, #20]

    bar->c10 = (uint32_t)(calibRxBuf[5] & 0x0f) << 16 | (uint32_t)calibRxBuf[6] << 8 | (uint32_t)calibRxBuf[7];
 8001668:	7d7b      	ldrb	r3, [r7, #21]
 800166a:	041b      	lsls	r3, r3, #16
 800166c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001670:	7dbb      	ldrb	r3, [r7, #22]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	4313      	orrs	r3, r2
 8001676:	7dfa      	ldrb	r2, [r7, #23]
 8001678:	4313      	orrs	r3, r2
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	619a      	str	r2, [r3, #24]
    bar->c10 = (bar->c10 & 1 << 19) ? (0xFFF00000 | bar->c10) : bar->c10;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <SPL06_Init+0x1c6>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8001694:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001698:	e001      	b.n	800169e <SPL06_Init+0x1ca>
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	6193      	str	r3, [r2, #24]

    bar->c01 = (uint16_t) calibRxBuf[8]  << 8 | calibRxBuf[9];
 80016a2:	7e3b      	ldrb	r3, [r7, #24]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	7e7b      	ldrb	r3, [r7, #25]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	839a      	strh	r2, [r3, #28]
    bar->c11 = (uint16_t) calibRxBuf[10] << 8 | calibRxBuf[11];
 80016b4:	7ebb      	ldrb	r3, [r7, #26]
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	7efb      	ldrb	r3, [r7, #27]
 80016bc:	b21b      	sxth	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	83da      	strh	r2, [r3, #30]
    bar->c20 = (uint16_t) calibRxBuf[12] << 8 | calibRxBuf[13];
 80016c6:	7f3b      	ldrb	r3, [r7, #28]
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	7f7b      	ldrb	r3, [r7, #29]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	841a      	strh	r2, [r3, #32]
    bar->c21 = (uint16_t) calibRxBuf[14] << 8 | calibRxBuf[15];
 80016d8:	7fbb      	ldrb	r3, [r7, #30]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	7ffb      	ldrb	r3, [r7, #31]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	845a      	strh	r2, [r3, #34]	; 0x22
    bar->c30 = (uint16_t) calibRxBuf[16] << 8 | calibRxBuf[17];
 80016ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	b21a      	sxth	r2, r3
 80016f2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b21a      	sxth	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	849a      	strh	r2, [r3, #36]	; 0x24
    HAL_Delay(25);
 8001700:	2019      	movs	r0, #25
 8001702:	f002 f9d5 	bl	8003ab0 <HAL_Delay>

    /* Set pressure configuration */
    txBuf[0] = 0x33;
 8001706:	2333      	movs	r3, #51	; 0x33
 8001708:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_PRS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	6818      	ldr	r0, [r3, #0]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	791b      	ldrb	r3, [r3, #4]
 8001714:	b299      	uxth	r1, r3
 8001716:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	2301      	movs	r3, #1
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2301      	movs	r3, #1
 8001728:	2206      	movs	r2, #6
 800172a:	f003 f81b 	bl	8004764 <HAL_I2C_Mem_Write>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	bf0c      	ite	eq
 8001734:	2301      	moveq	r3, #1
 8001736:	2300      	movne	r3, #0
 8001738:	b2db      	uxtb	r3, r3
 800173a:	b2da      	uxtb	r2, r3
 800173c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001740:	4413      	add	r3, r2
 8001742:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    HAL_Delay(10);
 8001746:	200a      	movs	r0, #10
 8001748:	f002 f9b2 	bl	8003ab0 <HAL_Delay>

    /* Set temperature configuration */
    txBuf[0] = 0xB3;
 800174c:	23b3      	movs	r3, #179	; 0xb3
 800174e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_TMP_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	791b      	ldrb	r3, [r3, #4]
 800175a:	b299      	uxth	r1, r3
 800175c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	2301      	movs	r3, #1
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	2207      	movs	r2, #7
 8001770:	f002 fff8 	bl	8004764 <HAL_I2C_Mem_Write>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	bf0c      	ite	eq
 800177a:	2301      	moveq	r3, #1
 800177c:	2300      	movne	r3, #0
 800177e:	b2db      	uxtb	r3, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001786:	4413      	add	r3, r2
 8001788:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);

    HAL_Delay(10);
 800178c:	200a      	movs	r0, #10
 800178e:	f002 f98f 	bl	8003ab0 <HAL_Delay>

    /* Set measurement configuration */
    txBuf[0] = 0xFF ;
 8001792:	23ff      	movs	r3, #255	; 0xff
 8001794:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_MEAS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	791b      	ldrb	r3, [r3, #4]
 80017a0:	b299      	uxth	r1, r3
 80017a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	2301      	movs	r3, #1
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2301      	movs	r3, #1
 80017b4:	2208      	movs	r2, #8
 80017b6:	f002 ffd5 	bl	8004764 <HAL_I2C_Mem_Write>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	bf0c      	ite	eq
 80017c0:	2301      	moveq	r3, #1
 80017c2:	2300      	movne	r3, #0
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017cc:	4413      	add	r3, r2
 80017ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);


    return status;
 80017d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3740      	adds	r7, #64	; 0x40
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <Quaternion_set>:
#include <stdlib.h>
#include <assert.h>
#include <math.h>

void Quaternion_set(float w, float v1, float v2, float v3, Quaternion* output)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	ed87 0a05 	vstr	s0, [r7, #20]
 80017ea:	edc7 0a04 	vstr	s1, [r7, #16]
 80017ee:	ed87 1a03 	vstr	s2, [r7, #12]
 80017f2:	edc7 1a02 	vstr	s3, [r7, #8]
 80017f6:	6078      	str	r0, [r7, #4]
    assert(output != NULL);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d105      	bne.n	800180a <Quaternion_set+0x2a>
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <Quaternion_set+0x4c>)
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <Quaternion_set+0x50>)
 8001802:	211b      	movs	r1, #27
 8001804:	480b      	ldr	r0, [pc, #44]	; (8001834 <Quaternion_set+0x54>)
 8001806:	f00d f83f 	bl	800e888 <__assert_func>
    output->w = w;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	601a      	str	r2, [r3, #0]
    output->v[0] = v1;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	605a      	str	r2, [r3, #4]
    output->v[1] = v2;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	609a      	str	r2, [r3, #8]
    output->v[2] = v3;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	60da      	str	r2, [r3, #12]
}
 8001822:	bf00      	nop
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	08013058 	.word	0x08013058
 8001830:	080135e4 	.word	0x080135e4
 8001834:	08013068 	.word	0x08013068

08001838 <Quaternion_setIdentity>:

void Quaternion_setIdentity(Quaternion* q)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
    assert(q != NULL);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d105      	bne.n	8001852 <Quaternion_setIdentity+0x1a>
 8001846:	4b0a      	ldr	r3, [pc, #40]	; (8001870 <Quaternion_setIdentity+0x38>)
 8001848:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <Quaternion_setIdentity+0x3c>)
 800184a:	2124      	movs	r1, #36	; 0x24
 800184c:	480a      	ldr	r0, [pc, #40]	; (8001878 <Quaternion_setIdentity+0x40>)
 800184e:	f00d f81b 	bl	800e888 <__assert_func>
    Quaternion_set(1, 0, 0, 0, q);
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	eddf 1a09 	vldr	s3, [pc, #36]	; 800187c <Quaternion_setIdentity+0x44>
 8001858:	ed9f 1a08 	vldr	s2, [pc, #32]	; 800187c <Quaternion_setIdentity+0x44>
 800185c:	eddf 0a07 	vldr	s1, [pc, #28]	; 800187c <Quaternion_setIdentity+0x44>
 8001860:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001864:	f7ff ffbc 	bl	80017e0 <Quaternion_set>
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	08013084 	.word	0x08013084
 8001874:	080135f4 	.word	0x080135f4
 8001878:	08013068 	.word	0x08013068
 800187c:	00000000 	.word	0x00000000

08001880 <Quaternion_copy>:

void Quaternion_copy(Quaternion* q, Quaternion* output)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
    Quaternion_set(q->w, q->v[0], q->v[1], q->v[2], output);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	ed93 7a01 	vldr	s14, [r3, #4]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	edd3 6a02 	vldr	s13, [r3, #8]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	ed93 6a03 	vldr	s12, [r3, #12]
 80018a2:	6838      	ldr	r0, [r7, #0]
 80018a4:	eef0 1a46 	vmov.f32	s3, s12
 80018a8:	eeb0 1a66 	vmov.f32	s2, s13
 80018ac:	eef0 0a47 	vmov.f32	s1, s14
 80018b0:	eeb0 0a67 	vmov.f32	s0, s15
 80018b4:	f7ff ff94 	bl	80017e0 <Quaternion_set>
}
 80018b8:	bf00      	nop
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <Quaternion_toEulerZYX>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_toEulerZYX(Quaternion* q, float output[3])
{
 80018c0:	b5b0      	push	{r4, r5, r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d105      	bne.n	80018dc <Quaternion_toEulerZYX+0x1c>
 80018d0:	4b87      	ldr	r3, [pc, #540]	; (8001af0 <Quaternion_toEulerZYX+0x230>)
 80018d2:	4a88      	ldr	r2, [pc, #544]	; (8001af4 <Quaternion_toEulerZYX+0x234>)
 80018d4:	2185      	movs	r1, #133	; 0x85
 80018d6:	4888      	ldr	r0, [pc, #544]	; (8001af8 <Quaternion_toEulerZYX+0x238>)
 80018d8:	f00c ffd6 	bl	800e888 <__assert_func>

    // Roll (x-axis rotation)
    float sinr_cosp = +2.0 * (q->w * q->v[0] + q->v[1] * q->v[2]);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	ed93 7a00 	vldr	s14, [r3]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80018e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	edd3 6a02 	vldr	s13, [r3, #8]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80018f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001900:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001904:	edc7 7a07 	vstr	s15, [r7, #28]
    float cosr_cosp = +1.0 - 2.0 * (q->v[0] * q->v[0] + q->v[1] * q->v[1]);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	ed93 7a01 	vldr	s14, [r3, #4]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	edd3 7a01 	vldr	s15, [r3, #4]
 8001914:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	edd3 6a02 	vldr	s13, [r3, #8]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	edd3 7a02 	vldr	s15, [r3, #8]
 8001924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192c:	ee17 0a90 	vmov	r0, s15
 8001930:	f7fe fe2a 	bl	8000588 <__aeabi_f2d>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	f7fe fcc8 	bl	80002cc <__adddf3>
 800193c:	4603      	mov	r3, r0
 800193e:	460c      	mov	r4, r1
 8001940:	461a      	mov	r2, r3
 8001942:	4623      	mov	r3, r4
 8001944:	f04f 0000 	mov.w	r0, #0
 8001948:	496c      	ldr	r1, [pc, #432]	; (8001afc <Quaternion_toEulerZYX+0x23c>)
 800194a:	f7fe fcbd 	bl	80002c8 <__aeabi_dsub>
 800194e:	4603      	mov	r3, r0
 8001950:	460c      	mov	r4, r1
 8001952:	4618      	mov	r0, r3
 8001954:	4621      	mov	r1, r4
 8001956:	f7ff f967 	bl	8000c28 <__aeabi_d2f>
 800195a:	4603      	mov	r3, r0
 800195c:	61bb      	str	r3, [r7, #24]
    output[0] = atan2(sinr_cosp, cosr_cosp);
 800195e:	69f8      	ldr	r0, [r7, #28]
 8001960:	f7fe fe12 	bl	8000588 <__aeabi_f2d>
 8001964:	4604      	mov	r4, r0
 8001966:	460d      	mov	r5, r1
 8001968:	69b8      	ldr	r0, [r7, #24]
 800196a:	f7fe fe0d 	bl	8000588 <__aeabi_f2d>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	ec43 2b11 	vmov	d1, r2, r3
 8001976:	ec45 4b10 	vmov	d0, r4, r5
 800197a:	f00f fdf9 	bl	8011570 <atan2>
 800197e:	ec54 3b10 	vmov	r3, r4, d0
 8001982:	4618      	mov	r0, r3
 8001984:	4621      	mov	r1, r4
 8001986:	f7ff f94f 	bl	8000c28 <__aeabi_d2f>
 800198a:	4602      	mov	r2, r0
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	601a      	str	r2, [r3, #0]

    // Pitch (y-axis rotation)
    float sinp = +2.0 * (q->w * q->v[1] - q->v[2] * q->v[0]);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	ed93 7a00 	vldr	s14, [r3]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	edd3 7a02 	vldr	s15, [r3, #8]
 800199c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	edd3 6a03 	vldr	s13, [r3, #12]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80019ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019b8:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(sinp) >= 1)
 80019bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80019c0:	eef0 7ae7 	vabs.f32	s15, s15
 80019c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d0:	db15      	blt.n	80019fe <Quaternion_toEulerZYX+0x13e>
        output[1] = copysign(M_PI / 2, sinp); // use 90 degrees if out of range
 80019d2:	6978      	ldr	r0, [r7, #20]
 80019d4:	f7fe fdd8 	bl	8000588 <__aeabi_f2d>
 80019d8:	4603      	mov	r3, r0
 80019da:	460c      	mov	r4, r1
 80019dc:	ec44 3b11 	vmov	d1, r3, r4
 80019e0:	ed9f 0b41 	vldr	d0, [pc, #260]	; 8001ae8 <Quaternion_toEulerZYX+0x228>
 80019e4:	f00d fe12 	bl	800f60c <copysign>
 80019e8:	ec52 1b10 	vmov	r1, r2, d0
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	1d1c      	adds	r4, r3, #4
 80019f0:	4608      	mov	r0, r1
 80019f2:	4611      	mov	r1, r2
 80019f4:	f7ff f918 	bl	8000c28 <__aeabi_d2f>
 80019f8:	4603      	mov	r3, r0
 80019fa:	6023      	str	r3, [r4, #0]
 80019fc:	e012      	b.n	8001a24 <Quaternion_toEulerZYX+0x164>
    else
        output[1] = asin(sinp);
 80019fe:	6978      	ldr	r0, [r7, #20]
 8001a00:	f7fe fdc2 	bl	8000588 <__aeabi_f2d>
 8001a04:	4603      	mov	r3, r0
 8001a06:	460c      	mov	r4, r1
 8001a08:	ec44 3b10 	vmov	d0, r3, r4
 8001a0c:	f00f fd58 	bl	80114c0 <asin>
 8001a10:	ec52 1b10 	vmov	r1, r2, d0
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	1d1c      	adds	r4, r3, #4
 8001a18:	4608      	mov	r0, r1
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	f7ff f904 	bl	8000c28 <__aeabi_d2f>
 8001a20:	4603      	mov	r3, r0
 8001a22:	6023      	str	r3, [r4, #0]

    // Yaw (z-axis rotation)
    float siny_cosp = +2.0 * (q->w * q->v[2] + q->v[0] * q->v[1]);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	ed93 7a00 	vldr	s14, [r3]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a48:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a4c:	edc7 7a04 	vstr	s15, [r7, #16]
    float cosy_cosp = +1.0 - 2.0 * (q->v[1] * q->v[1] + q->v[2] * q->v[2]);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	edd3 6a03 	vldr	s13, [r3, #12]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	ee17 0a90 	vmov	r0, s15
 8001a78:	f7fe fd86 	bl	8000588 <__aeabi_f2d>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	f7fe fc24 	bl	80002cc <__adddf3>
 8001a84:	4603      	mov	r3, r0
 8001a86:	460c      	mov	r4, r1
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4623      	mov	r3, r4
 8001a8c:	f04f 0000 	mov.w	r0, #0
 8001a90:	491a      	ldr	r1, [pc, #104]	; (8001afc <Quaternion_toEulerZYX+0x23c>)
 8001a92:	f7fe fc19 	bl	80002c8 <__aeabi_dsub>
 8001a96:	4603      	mov	r3, r0
 8001a98:	460c      	mov	r4, r1
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	4621      	mov	r1, r4
 8001a9e:	f7ff f8c3 	bl	8000c28 <__aeabi_d2f>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	60fb      	str	r3, [r7, #12]
    output[2] = atan2(siny_cosp, cosy_cosp);
 8001aa6:	6938      	ldr	r0, [r7, #16]
 8001aa8:	f7fe fd6e 	bl	8000588 <__aeabi_f2d>
 8001aac:	4604      	mov	r4, r0
 8001aae:	460d      	mov	r5, r1
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	f7fe fd69 	bl	8000588 <__aeabi_f2d>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	ec43 2b11 	vmov	d1, r2, r3
 8001abe:	ec45 4b10 	vmov	d0, r4, r5
 8001ac2:	f00f fd55 	bl	8011570 <atan2>
 8001ac6:	ec52 1b10 	vmov	r1, r2, d0
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f103 0408 	add.w	r4, r3, #8
 8001ad0:	4608      	mov	r0, r1
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	f7ff f8a8 	bl	8000c28 <__aeabi_d2f>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	6023      	str	r3, [r4, #0]
}
 8001adc:	bf00      	nop
 8001ade:	3720      	adds	r7, #32
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae4:	f3af 8000 	nop.w
 8001ae8:	54442d18 	.word	0x54442d18
 8001aec:	3ff921fb 	.word	0x3ff921fb
 8001af0:	08013058 	.word	0x08013058
 8001af4:	0801360c 	.word	0x0801360c
 8001af8:	08013068 	.word	0x08013068
 8001afc:	3ff00000 	.word	0x3ff00000

08001b00 <Quaternion_conjugate>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_conjugate(Quaternion* q, Quaternion* output)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d105      	bne.n	8001b1c <Quaternion_conjugate+0x1c>
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <Quaternion_conjugate+0x5c>)
 8001b12:	4a13      	ldr	r2, [pc, #76]	; (8001b60 <Quaternion_conjugate+0x60>)
 8001b14:	21b7      	movs	r1, #183	; 0xb7
 8001b16:	4813      	ldr	r0, [pc, #76]	; (8001b64 <Quaternion_conjugate+0x64>)
 8001b18:	f00c feb6 	bl	800e888 <__assert_func>
    output->w = q->w;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	601a      	str	r2, [r3, #0]
    output->v[0] = -q->v[0];
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b2a:	eef1 7a67 	vneg.f32	s15, s15
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	edc3 7a01 	vstr	s15, [r3, #4]
    output->v[1] = -q->v[1];
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b3a:	eef1 7a67 	vneg.f32	s15, s15
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	edc3 7a02 	vstr	s15, [r3, #8]
    output->v[2] = -q->v[2];
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b4a:	eef1 7a67 	vneg.f32	s15, s15
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	08013058 	.word	0x08013058
 8001b60:	08013624 	.word	0x08013624
 8001b64:	08013068 	.word	0x08013068

08001b68 <Quaternion_multiply>:
        q->v[2] / len,
        output);
}

void Quaternion_multiply(Quaternion* q1, Quaternion* q2, Quaternion* output)
{
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d105      	bne.n	8001b86 <Quaternion_multiply+0x1e>
 8001b7a:	4b58      	ldr	r3, [pc, #352]	; (8001cdc <Quaternion_multiply+0x174>)
 8001b7c:	4a58      	ldr	r2, [pc, #352]	; (8001ce0 <Quaternion_multiply+0x178>)
 8001b7e:	21d2      	movs	r1, #210	; 0xd2
 8001b80:	4858      	ldr	r0, [pc, #352]	; (8001ce4 <Quaternion_multiply+0x17c>)
 8001b82:	f00c fe81 	bl	800e888 <__assert_func>
             a*e - b*f - c*g - d*h
        + i (b*e + a*f + c*h- d*g)
        + j (a*g - b*h + c*e + d*f)
        + k (a*h + b*g - c*f + d*e)
    */
    result.w =    q1->w   *q2->w    - q1->v[0]*q2->v[0] - q1->v[1]*q2->v[1] - q1->v[2]*q2->v[2];
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	ed93 7a00 	vldr	s14, [r3]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	edd3 7a00 	vldr	s15, [r3]
 8001b92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ba2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ba6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	edd3 6a02 	vldr	s13, [r3, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bd2:	edc7 7a04 	vstr	s15, [r7, #16]
    result.v[0] = q1->v[0]*q2->w    + q1->w   *q2->v[0] + q1->v[1]*q2->v[2] - q1->v[2]*q2->v[1];
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	edd3 7a00 	vldr	s15, [r3]
 8001be2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	edd3 6a00 	vldr	s13, [r3]
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c22:	edc7 7a05 	vstr	s15, [r7, #20]
    result.v[1] = q1->w   *q2->v[1] - q1->v[0]*q2->v[2] + q1->v[1]*q2->w    + q1->v[2]*q2->v[0];
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	ed93 7a00 	vldr	s14, [r3]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	edd3 7a00 	vldr	s15, [r3]
 8001c56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c72:	edc7 7a06 	vstr	s15, [r7, #24]
    result.v[2] = q1->w   *q2->v[2] + q1->v[0]*q2->v[1] - q1->v[1]*q2->v[0] + q1->v[2]*q2->w   ;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	ed93 7a00 	vldr	s14, [r3]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	edd3 7a00 	vldr	s15, [r3]
 8001cba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc2:	edc7 7a07 	vstr	s15, [r7, #28]

    *output = result;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	461c      	mov	r4, r3
 8001cca:	f107 0310 	add.w	r3, r7, #16
 8001cce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001cd4:	bf00      	nop
 8001cd6:	3724      	adds	r7, #36	; 0x24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd90      	pop	{r4, r7, pc}
 8001cdc:	08013058 	.word	0x08013058
 8001ce0:	0801363c 	.word	0x0801363c
 8001ce4:	08013068 	.word	0x08013068

08001ce8 <Quaternion_rotate>:

void Quaternion_rotate(Quaternion* q, float v[3], float output[3])
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b092      	sub	sp, #72	; 0x48
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d105      	bne.n	8001d06 <Quaternion_rotate+0x1e>
 8001cfa:	4bbc      	ldr	r3, [pc, #752]	; (8001fec <Quaternion_rotate+0x304>)
 8001cfc:	4abc      	ldr	r2, [pc, #752]	; (8001ff0 <Quaternion_rotate+0x308>)
 8001cfe:	21e6      	movs	r1, #230	; 0xe6
 8001d00:	48bc      	ldr	r0, [pc, #752]	; (8001ff4 <Quaternion_rotate+0x30c>)
 8001d02:	f00c fdc1 	bl	800e888 <__assert_func>
    float result[3];

    float ww = q->w * q->w;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	ed93 7a00 	vldr	s14, [r3]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	edd3 7a00 	vldr	s15, [r3]
 8001d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d16:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    float xx = q->v[0] * q->v[0];
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d2a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    float yy = q->v[1] * q->v[1];
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    float zz = q->v[2] * q->v[2];
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d52:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    float wx = q->w * q->v[0];
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	ed93 7a00 	vldr	s14, [r3]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d66:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    float wy = q->w * q->v[1];
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	ed93 7a00 	vldr	s14, [r3]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d7a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    float wz = q->w * q->v[2];
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	ed93 7a00 	vldr	s14, [r3]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float xy = q->v[0] * q->v[1];
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001da2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float xz = q->v[0] * q->v[2];
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	edd3 7a03 	vldr	s15, [r3, #12]
 8001db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001db6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float yz = q->v[1] * q->v[2];
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dca:	edc7 7a08 	vstr	s15, [r7, #32]
    // Formula from http://www.euclideanspace.com/maths/algebra/realNormedAlgebra/quaternions/transforms/index.htm
    // p2.x = w*w*p1.x + 2*y*w*p1.z - 2*z*w*p1.y + x*x*p1.x + 2*y*x*p1.y + 2*z*x*p1.z - z*z*p1.x - y*y*p1.x;
    // p2.y = 2*x*y*p1.x + y*y*p1.y + 2*z*y*p1.z + 2*w*z*p1.x - z*z*p1.y + w*w*p1.y - 2*x*w*p1.z - x*x*p1.y;
    // p2.z = 2*x*z*p1.x + 2*y*z*p1.y + z*z*p1.z - 2*w*y*p1.x - y*y*p1.z + 2*w*x*p1.y - x*x*p1.z + w*w*p1.z;

    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	ed93 7a00 	vldr	s14, [r3]
 8001dd4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ddc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001de0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	3308      	adds	r3, #8
 8001de8:	edd3 7a00 	vldr	s15, [r3]
 8001dec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001df4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001df8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	3304      	adds	r3, #4
 8001e00:	edd3 7a00 	vldr	s15, [r3]
 8001e04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e08:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	edd3 6a00 	vldr	s13, [r3]
 8001e12:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001e16:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8001e1a:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 8001e1e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001e22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	edd3 7a00 	vldr	s15, [r3]
 8001e2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e36:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001e3a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	3308      	adds	r3, #8
 8001e42:	edd3 7a00 	vldr	s15, [r3]
 8001e46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e4a:	ee37 7a27 	vadd.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	edd3 6a00 	vldr	s13, [r3]
 8001e54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e58:	ee66 7aa7 	vmul.f32	s15, s13, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 8001e5c:	ee37 7a67 	vsub.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	edd3 6a00 	vldr	s13, [r3]
 8001e66:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8001e72:	edc7 7a05 	vstr	s15, [r7, #20]
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8001e76:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001e7a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	edd3 7a00 	vldr	s15, [r3]
 8001e84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	3304      	adds	r3, #4
 8001e8c:	edd3 6a00 	vldr	s13, [r3]
 8001e90:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e9c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ea0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	3308      	adds	r3, #8
 8001ea8:	edd3 7a00 	vldr	s15, [r3]
 8001eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb0:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8001eb4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001eb8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	edd3 7a00 	vldr	s15, [r3]
 8001ec2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8001ec6:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	edd3 6a00 	vldr	s13, [r3]
 8001ed2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001ed6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eda:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	edd3 6a00 	vldr	s13, [r3]
 8001ee6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eee:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 8001ef2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001ef6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	3308      	adds	r3, #8
 8001efe:	edd3 7a00 	vldr	s15, [r3]
 8001f02:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8001f06:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	edd3 6a00 	vldr	s13, [r3]
 8001f12:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001f16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8001f1e:	edc7 7a06 	vstr	s15, [r7, #24]
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8001f22:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001f26:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	edd3 7a00 	vldr	s15, [r3]
 8001f30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f34:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f38:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	3304      	adds	r3, #4
 8001f40:	edd3 7a00 	vldr	s15, [r3]
 8001f44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	3308      	adds	r3, #8
 8001f50:	edd3 6a00 	vldr	s13, [r3]
 8001f54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8001f60:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f64:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	edd3 7a00 	vldr	s15, [r3]
 8001f6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8001f72:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	3308      	adds	r3, #8
 8001f7a:	edd3 6a00 	vldr	s13, [r3]
 8001f7e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001f82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f8a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f8e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	3304      	adds	r3, #4
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f9e:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	3308      	adds	r3, #8
 8001fa6:	edd3 6a00 	vldr	s13, [r3]
 8001faa:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001fae:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8001fb2:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	3308      	adds	r3, #8
 8001fba:	edd3 6a00 	vldr	s13, [r3]
 8001fbe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fc6:	ee77 7a27 	vadd.f32	s15, s14, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8001fca:	edc7 7a07 	vstr	s15, [r7, #28]

    // Copy result to output
    output[0] = result[0];
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	601a      	str	r2, [r3, #0]
    output[1] = result[1];
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3304      	adds	r3, #4
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	601a      	str	r2, [r3, #0]
    output[2] = result[2];
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3308      	adds	r3, #8
 8001fe0:	69fa      	ldr	r2, [r7, #28]
 8001fe2:	601a      	str	r2, [r3, #0]
}
 8001fe4:	bf00      	nop
 8001fe6:	3748      	adds	r7, #72	; 0x48
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	08013058 	.word	0x08013058
 8001ff0:	08013650 	.word	0x08013650
 8001ff4:	08013068 	.word	0x08013068

08001ff8 <Quaternion_fromRate>:
    result.v[2] = (q1->v[2] * ratioA + q2->v[2] * ratioB);

    *output = result;
}

void Quaternion_fromRate(float omega[3], float dt, Quaternion* output) {
 8001ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ffa:	b08b      	sub	sp, #44	; 0x2c
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	ed87 0a02 	vstr	s0, [r7, #8]
 8002004:	6079      	str	r1, [r7, #4]
    float hax = omega[0] * dt * 0.5;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	ed93 7a00 	vldr	s14, [r3]
 800200c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002014:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002018:	ee67 7a87 	vmul.f32	s15, s15, s14
 800201c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float hay = omega[1] * dt * 0.5;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3304      	adds	r3, #4
 8002024:	ed93 7a00 	vldr	s14, [r3]
 8002028:	edd7 7a02 	vldr	s15, [r7, #8]
 800202c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002030:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002034:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002038:	edc7 7a08 	vstr	s15, [r7, #32]
    float haz = omega[2] * dt * 0.5;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3308      	adds	r3, #8
 8002040:	ed93 7a00 	vldr	s14, [r3]
 8002044:	edd7 7a02 	vldr	s15, [r7, #8]
 8002048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800204c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002050:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002054:	edc7 7a07 	vstr	s15, [r7, #28]

    float l = hax*hax + hay * hay + haz*haz;
 8002058:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800205c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002060:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002064:	edd7 6a08 	vldr	s13, [r7, #32]
 8002068:	edd7 7a08 	vldr	s15, [r7, #32]
 800206c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002070:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002074:	edd7 6a07 	vldr	s13, [r7, #28]
 8002078:	edd7 7a07 	vldr	s15, [r7, #28]
 800207c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002080:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002084:	edc7 7a06 	vstr	s15, [r7, #24]

    if (l > QUATERNION_EPS*QUATERNION_EPS) {
 8002088:	69b8      	ldr	r0, [r7, #24]
 800208a:	f7fe fa7d 	bl	8000588 <__aeabi_f2d>
 800208e:	a336      	add	r3, pc, #216	; (adr r3, 8002168 <Quaternion_fromRate+0x170>)
 8002090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002094:	f7fe fd60 	bl	8000b58 <__aeabi_dcmpgt>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d05c      	beq.n	8002158 <Quaternion_fromRate+0x160>
        l = sqrt(l);
 800209e:	69b8      	ldr	r0, [r7, #24]
 80020a0:	f7fe fa72 	bl	8000588 <__aeabi_f2d>
 80020a4:	4603      	mov	r3, r0
 80020a6:	460c      	mov	r4, r1
 80020a8:	ec44 3b10 	vmov	d0, r3, r4
 80020ac:	f00f fa62 	bl	8011574 <sqrt>
 80020b0:	ec54 3b10 	vmov	r3, r4, d0
 80020b4:	4618      	mov	r0, r3
 80020b6:	4621      	mov	r1, r4
 80020b8:	f7fe fdb6 	bl	8000c28 <__aeabi_d2f>
 80020bc:	4603      	mov	r3, r0
 80020be:	61bb      	str	r3, [r7, #24]
        float sinl = sin(l) / l;
 80020c0:	69b8      	ldr	r0, [r7, #24]
 80020c2:	f7fe fa61 	bl	8000588 <__aeabi_f2d>
 80020c6:	4603      	mov	r3, r0
 80020c8:	460c      	mov	r4, r1
 80020ca:	ec44 3b10 	vmov	d0, r3, r4
 80020ce:	f00f f9af 	bl	8011430 <sin>
 80020d2:	ec56 5b10 	vmov	r5, r6, d0
 80020d6:	69b8      	ldr	r0, [r7, #24]
 80020d8:	f7fe fa56 	bl	8000588 <__aeabi_f2d>
 80020dc:	4603      	mov	r3, r0
 80020de:	460c      	mov	r4, r1
 80020e0:	461a      	mov	r2, r3
 80020e2:	4623      	mov	r3, r4
 80020e4:	4628      	mov	r0, r5
 80020e6:	4631      	mov	r1, r6
 80020e8:	f7fe fbd0 	bl	800088c <__aeabi_ddiv>
 80020ec:	4603      	mov	r3, r0
 80020ee:	460c      	mov	r4, r1
 80020f0:	4618      	mov	r0, r3
 80020f2:	4621      	mov	r1, r4
 80020f4:	f7fe fd98 	bl	8000c28 <__aeabi_d2f>
 80020f8:	4603      	mov	r3, r0
 80020fa:	617b      	str	r3, [r7, #20]

        output->w = cos(l);
 80020fc:	69b8      	ldr	r0, [r7, #24]
 80020fe:	f7fe fa43 	bl	8000588 <__aeabi_f2d>
 8002102:	4603      	mov	r3, r0
 8002104:	460c      	mov	r4, r1
 8002106:	ec44 3b10 	vmov	d0, r3, r4
 800210a:	f00f f94d 	bl	80113a8 <cos>
 800210e:	ec54 3b10 	vmov	r3, r4, d0
 8002112:	4618      	mov	r0, r3
 8002114:	4621      	mov	r1, r4
 8002116:	f7fe fd87 	bl	8000c28 <__aeabi_d2f>
 800211a:	4602      	mov	r2, r0
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	601a      	str	r2, [r3, #0]
        output->v[0] = hax * sinl;
 8002120:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002124:	edd7 7a05 	vldr	s15, [r7, #20]
 8002128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	edc3 7a01 	vstr	s15, [r3, #4]
        output->v[1] = hay * sinl;
 8002132:	ed97 7a08 	vldr	s14, [r7, #32]
 8002136:	edd7 7a05 	vldr	s15, [r7, #20]
 800213a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	edc3 7a02 	vstr	s15, [r3, #8]
        output->v[2] = haz * sinl;
 8002144:	ed97 7a07 	vldr	s14, [r7, #28]
 8002148:	edd7 7a05 	vldr	s15, [r7, #20]
 800214c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    else {
        Quaternion_setIdentity(output);
    }
}
 8002156:	e002      	b.n	800215e <Quaternion_fromRate+0x166>
        Quaternion_setIdentity(output);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff fb6d 	bl	8001838 <Quaternion_setIdentity>
}
 800215e:	bf00      	nop
 8002160:	372c      	adds	r7, #44	; 0x2c
 8002162:	46bd      	mov	sp, r7
 8002164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002166:	bf00      	nop
 8002168:	e2308c3a 	.word	0xe2308c3a
 800216c:	3e45798e 	.word	0x3e45798e

08002170 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4a07      	ldr	r2, [pc, #28]	; (800219c <vApplicationGetIdleTaskMemory+0x2c>)
 8002180:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	4a06      	ldr	r2, [pc, #24]	; (80021a0 <vApplicationGetIdleTaskMemory+0x30>)
 8002186:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2280      	movs	r2, #128	; 0x80
 800218c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800218e:	bf00      	nop
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	200003a4 	.word	0x200003a4
 80021a0:	200003f8 	.word	0x200003f8

080021a4 <startupMusic>:
    while (1) {
        ksp();
    };
}

void startupMusic() {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
    // Startup sound
    changeLed(100, 34, 20);
 80021a8:	2214      	movs	r2, #20
 80021aa:	2122      	movs	r1, #34	; 0x22
 80021ac:	2064      	movs	r0, #100	; 0x64
 80021ae:	f000 fdff 	bl	8002db0 <changeLed>

    changeLed(255, 0, 0);
 80021b2:	2200      	movs	r2, #0
 80021b4:	2100      	movs	r1, #0
 80021b6:	20ff      	movs	r0, #255	; 0xff
 80021b8:	f000 fdfa 	bl	8002db0 <changeLed>
    playtone(1046, 100, 10);
 80021bc:	220a      	movs	r2, #10
 80021be:	2164      	movs	r1, #100	; 0x64
 80021c0:	f240 4016 	movw	r0, #1046	; 0x416
 80021c4:	f000 fcfc 	bl	8002bc0 <playtone>
    HAL_Delay(100);
 80021c8:	2064      	movs	r0, #100	; 0x64
 80021ca:	f001 fc71 	bl	8003ab0 <HAL_Delay>
    changeLed(0, 255, 0);
 80021ce:	2200      	movs	r2, #0
 80021d0:	21ff      	movs	r1, #255	; 0xff
 80021d2:	2000      	movs	r0, #0
 80021d4:	f000 fdec 	bl	8002db0 <changeLed>
    playtone(1319, 100, 10);
 80021d8:	220a      	movs	r2, #10
 80021da:	2164      	movs	r1, #100	; 0x64
 80021dc:	f240 5027 	movw	r0, #1319	; 0x527
 80021e0:	f000 fcee 	bl	8002bc0 <playtone>
    return;
 80021e4:	bf00      	nop

        // reset to defaults
        //htim3.Instance->CCR2 = 0;
        //htim3.Instance->ARR = 256 - 1;
    }
}
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021ec:	f5ad 7d0a 	sub.w	sp, sp, #552	; 0x228
 80021f0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021f2:	f001 fc1b 	bl	8003a2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021f6:	f000 f951 	bl	800249c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021fa:	f000 fc0d 	bl	8002a18 <MX_GPIO_Init>
  MX_TIM3_Init();
 80021fe:	f000 fb71 	bl	80028e4 <MX_TIM3_Init>
  MX_SPI2_Init();
 8002202:	f000 fa9f 	bl	8002744 <MX_SPI2_Init>
  MX_SPI3_Init();
 8002206:	f000 fad3 	bl	80027b0 <MX_SPI3_Init>
  MX_TIM2_Init();
 800220a:	f000 fb07 	bl	800281c <MX_TIM2_Init>
  MX_SPI1_Init();
 800220e:	f000 fa63 	bl	80026d8 <MX_SPI1_Init>
  MX_FATFS_Init();
 8002212:	f008 f9cb 	bl	800a5ac <MX_FATFS_Init>
  MX_I2C3_Init();
 8002216:	f000 fa31 	bl	800267c <MX_I2C3_Init>
  MX_ADC1_Init();
 800221a:	f000 f9db 	bl	80025d4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800221e:	210c      	movs	r1, #12
 8002220:	4892      	ldr	r0, [pc, #584]	; (800246c <main+0x284>)
 8002222:	f006 f817 	bl	8008254 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002226:	2104      	movs	r1, #4
 8002228:	4890      	ldr	r0, [pc, #576]	; (800246c <main+0x284>)
 800222a:	f006 f813 	bl	8008254 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800222e:	2108      	movs	r1, #8
 8002230:	488e      	ldr	r0, [pc, #568]	; (800246c <main+0x284>)
 8002232:	f006 f80f 	bl	8008254 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002236:	2100      	movs	r1, #0
 8002238:	488c      	ldr	r0, [pc, #560]	; (800246c <main+0x284>)
 800223a:	f006 f80b 	bl	8008254 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800223e:	210c      	movs	r1, #12
 8002240:	488b      	ldr	r0, [pc, #556]	; (8002470 <main+0x288>)
 8002242:	f006 f807 	bl	8008254 <HAL_TIM_PWM_Start>

    startupMusic();
 8002246:	f7ff ffad 	bl	80021a4 <startupMusic>

    changeLed(90, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	205a      	movs	r0, #90	; 0x5a
 8002250:	f000 fdae 	bl	8002db0 <changeLed>

    htim3.Instance->CCR2 = 0;
 8002254:	4b85      	ldr	r3, [pc, #532]	; (800246c <main+0x284>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2200      	movs	r2, #0
 800225a:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 800225c:	4b83      	ldr	r3, [pc, #524]	; (800246c <main+0x284>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	22ff      	movs	r2, #255	; 0xff
 8002262:	62da      	str	r2, [r3, #44]	; 0x2c

    char printBuffer[128];
    HAL_Delay(500);
 8002264:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002268:	f001 fc22 	bl	8003ab0 <HAL_Delay>


    //BWtest();
    uint8_t is_tx = 0;
 800226c:	2300      	movs	r3, #0
 800226e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    //loraTesting(is_tx);
    //loraOrientation(is_tx);

    // LSM6dso setup
    lsm6dso imu;
    uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,SPI2_NSS_Pin);
 8002272:	f507 7082 	add.w	r0, r7, #260	; 0x104
 8002276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800227a:	4a7e      	ldr	r2, [pc, #504]	; (8002474 <main+0x28c>)
 800227c:	497e      	ldr	r1, [pc, #504]	; (8002478 <main+0x290>)
 800227e:	f7fe ff23 	bl	80010c8 <LSM_init>
 8002282:	4603      	mov	r3, r0
 8002284:	f887 3206 	strb.w	r3, [r7, #518]	; 0x206

    SPL06 baro;
    uint8_t barostatus = SPL06_Init(&baro, &hi2c3, 0x77);
 8002288:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800228c:	2277      	movs	r2, #119	; 0x77
 800228e:	497b      	ldr	r1, [pc, #492]	; (800247c <main+0x294>)
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff f91f 	bl	80014d4 <SPL06_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	f887 3205 	strb.w	r3, [r7, #517]	; 0x205

    if (barostatus != 5) {
 800229c:	f897 3205 	ldrb.w	r3, [r7, #517]	; 0x205
 80022a0:	2b05      	cmp	r3, #5
 80022a2:	d010      	beq.n	80022c6 <main+0xde>
        while (1) {

            HAL_Delay(100);
 80022a4:	2064      	movs	r0, #100	; 0x64
 80022a6:	f001 fc03 	bl	8003ab0 <HAL_Delay>
            changeLed(100, 0, 0);
 80022aa:	2200      	movs	r2, #0
 80022ac:	2100      	movs	r1, #0
 80022ae:	2064      	movs	r0, #100	; 0x64
 80022b0:	f000 fd7e 	bl	8002db0 <changeLed>
            HAL_Delay(100);
 80022b4:	2064      	movs	r0, #100	; 0x64
 80022b6:	f001 fbfb 	bl	8003ab0 <HAL_Delay>
            changeLed(0, 0, 0);
 80022ba:	2200      	movs	r2, #0
 80022bc:	2100      	movs	r1, #0
 80022be:	2000      	movs	r0, #0
 80022c0:	f000 fd76 	bl	8002db0 <changeLed>
            HAL_Delay(100);
 80022c4:	e7ee      	b.n	80022a4 <main+0xbc>
        }
    }

    //SDTesting();

    float yrot = 0;
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
    uint32_t lasttime = HAL_GetTick();
 80022ce:	f001 fbe3 	bl	8003a98 <HAL_GetTick>
 80022d2:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
    uint32_t nowtime = HAL_GetTick();
 80022d6:	f001 fbdf 	bl	8003a98 <HAL_GetTick>
 80022da:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
    float dt = 0;
 80022de:	f04f 0300 	mov.w	r3, #0
 80022e2:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8

    uint16_t rawadc;

    Orientation ori;
    orientation_init(&ori);
 80022e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 fe7b 	bl	8002fe6 <orientation_init>
    uint32_t counter = 0;
 80022f0:	2300      	movs	r3, #0
 80022f2:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ledTask */
  osThreadDef(ledTask, StartLedTask, osPriorityBelowNormal, 0, 128);
 80022f6:	f107 031c 	add.w	r3, r7, #28
 80022fa:	4a61      	ldr	r2, [pc, #388]	; (8002480 <main+0x298>)
 80022fc:	461c      	mov	r4, r3
 80022fe:	4615      	mov	r5, r2
 8002300:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002302:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002304:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002308:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 800230c:	f107 031c 	add.w	r3, r7, #28
 8002310:	2100      	movs	r1, #0
 8002312:	4618      	mov	r0, r3
 8002314:	f00a fb3e 	bl	800c994 <osThreadCreate>
 8002318:	4602      	mov	r2, r0
 800231a:	4b5a      	ldr	r3, [pc, #360]	; (8002484 <main+0x29c>)
 800231c:	601a      	str	r2, [r3, #0]

  /* definition and creation of musicTask */
  osThreadDef(musicTask, StartMusicTask, osPriorityIdle, 0, 128);
 800231e:	463b      	mov	r3, r7
 8002320:	4a59      	ldr	r2, [pc, #356]	; (8002488 <main+0x2a0>)
 8002322:	461c      	mov	r4, r3
 8002324:	4615      	mov	r5, r2
 8002326:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002328:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800232a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800232e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  musicTaskHandle = osThreadCreate(osThread(musicTask), NULL);
 8002332:	463b      	mov	r3, r7
 8002334:	2100      	movs	r1, #0
 8002336:	4618      	mov	r0, r3
 8002338:	f00a fb2c 	bl	800c994 <osThreadCreate>
 800233c:	4602      	mov	r2, r0
 800233e:	4b53      	ldr	r3, [pc, #332]	; (800248c <main+0x2a4>)
 8002340:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002342:	f00a fb20 	bl	800c986 <osKernelStart>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
        //SPL06_Read(&baro);
        LSM_pollsensors(&imu);
 8002346:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe ff36 	bl	80011bc <LSM_pollsensors>
        //sprintf(printBuffer, "gx: %f, gy: %f, gz: %f\r\n", imu.gyroRPS[0], imu.gyroRPS[1], imu.gyroRPS[2]);
        //sprintf(printBuffer, "y:%f,o:%f,g:%f,V:%d\r\n", yrot, imu.gyroDPSOffset[1],
        //        imu.gyroDPS[1], rawadc);
        //sprintf(printBuffer, "T:%f\r\n", (float) (25 + (((rawadc - 943) * 3.3 / 4096.0)) / 0.0025));

        changeLed(0, 0, 100);
 8002350:	2264      	movs	r2, #100	; 0x64
 8002352:	2100      	movs	r1, #0
 8002354:	2000      	movs	r0, #0
 8002356:	f000 fd2b 	bl	8002db0 <changeLed>
        nowtime = HAL_GetTick();
 800235a:	f001 fb9d 	bl	8003a98 <HAL_GetTick>
 800235e:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
        dt = (nowtime - lasttime)/ 1000.0;
 8002362:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8002366:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe f8e9 	bl	8000544 <__aeabi_ui2d>
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	4b46      	ldr	r3, [pc, #280]	; (8002490 <main+0x2a8>)
 8002378:	f7fe fa88 	bl	800088c <__aeabi_ddiv>
 800237c:	4603      	mov	r3, r0
 800237e:	460c      	mov	r4, r1
 8002380:	4618      	mov	r0, r3
 8002382:	4621      	mov	r1, r4
 8002384:	f7fe fc50 	bl	8000c28 <__aeabi_d2f>
 8002388:	4603      	mov	r3, r0
 800238a:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        lasttime = nowtime;
 800238e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002392:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c

        orientation_setGyro(&ori, imu.gyroRPS);
 8002396:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800239a:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800239e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f000 fe4c 	bl	8003042 <orientation_setGyro>
        orientation_setAcc(&ori, imu.accMPS);
 80023aa:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80023ae:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80023b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 fe59 	bl	8003070 <orientation_setAcc>
        orientation_update(&ori, dt);
 80023be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023c2:	ed97 0a7e 	vldr	s0, [r7, #504]	; 0x1f8
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 fe6a 	bl	80030a0 <orientation_update>

        //sprintf(printBuffer, "z:%f,y:%f,x:%f\r\n", ori.eulerZYX[0], ori.eulerZYX[1], ori.eulerZYX[2]);
        if (counter % 30 == 0) {
 80023cc:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 80023d0:	4b30      	ldr	r3, [pc, #192]	; (8002494 <main+0x2ac>)
 80023d2:	fba3 2301 	umull	r2, r3, r3, r1
 80023d6:	091a      	lsrs	r2, r3, #4
 80023d8:	4613      	mov	r3, r2
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	1aca      	subs	r2, r1, r3
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d139      	bne.n	800245a <main+0x272>
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",ori.orientationQuat.w,ori.orientationQuat.v[0],ori.orientationQuat.v[1],ori.orientationQuat.v[2]);
 80023e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe f8cb 	bl	8000588 <__aeabi_f2d>
 80023f2:	4682      	mov	sl, r0
 80023f4:	468b      	mov	fp, r1
 80023f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fe f8c3 	bl	8000588 <__aeabi_f2d>
 8002402:	4604      	mov	r4, r0
 8002404:	460d      	mov	r5, r1
 8002406:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe f8bb 	bl	8000588 <__aeabi_f2d>
 8002412:	4680      	mov	r8, r0
 8002414:	4689      	mov	r9, r1
 8002416:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8b3 	bl	8000588 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	f507 70bc 	add.w	r0, r7, #376	; 0x178
 800242a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800242e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002432:	e9cd 4500 	strd	r4, r5, [sp]
 8002436:	4652      	mov	r2, sl
 8002438:	465b      	mov	r3, fp
 800243a:	4917      	ldr	r1, [pc, #92]	; (8002498 <main+0x2b0>)
 800243c:	f00d f906 	bl	800f64c <siprintf>
            //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",ori.horQuat.w,ori.horQuat.v[0],ori.horQuat.v[1],ori.horQuat.v[2]);
            //sprintf(printBuffer, "Counter: %d\r\n",counter);
            //sprintf(printBuffer, "gx: %d, gy: %d, gz: %d\r\n", imu.rawGyro[0], imu.rawGyro[1], imu.rawGyro[2]);
            CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 8002440:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8002444:	4618      	mov	r0, r3
 8002446:	f7fd fee3 	bl	8000210 <strlen>
 800244a:	4603      	mov	r3, r0
 800244c:	b29a      	uxth	r2, r3
 800244e:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8002452:	4611      	mov	r1, r2
 8002454:	4618      	mov	r0, r3
 8002456:	f00b fd75 	bl	800df44 <CDC_Transmit_FS>
        }
        counter++;
 800245a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800245e:	3301      	adds	r3, #1
 8002460:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208



        HAL_Delay(1);
 8002464:	2001      	movs	r0, #1
 8002466:	f001 fb23 	bl	8003ab0 <HAL_Delay>
        LSM_pollsensors(&imu);
 800246a:	e76c      	b.n	8002346 <main+0x15e>
 800246c:	20004410 	.word	0x20004410
 8002470:	20004548 	.word	0x20004548
 8002474:	40020400 	.word	0x40020400
 8002478:	200043b4 	.word	0x200043b4
 800247c:	20004360 	.word	0x20004360
 8002480:	080132c4 	.word	0x080132c4
 8002484:	2000440c 	.word	0x2000440c
 8002488:	080132ec 	.word	0x080132ec
 800248c:	20004588 	.word	0x20004588
 8002490:	408f4000 	.word	0x408f4000
 8002494:	88888889 	.word	0x88888889
 8002498:	080130b8 	.word	0x080130b8

0800249c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b0ac      	sub	sp, #176	; 0xb0
 80024a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024a2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80024a6:	2234      	movs	r2, #52	; 0x34
 80024a8:	2100      	movs	r1, #0
 80024aa:	4618      	mov	r0, r3
 80024ac:	f00c fa61 	bl	800e972 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024b0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024c0:	f107 030c 	add.w	r3, r7, #12
 80024c4:	225c      	movs	r2, #92	; 0x5c
 80024c6:	2100      	movs	r1, #0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f00c fa52 	bl	800e972 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	4b3e      	ldr	r3, [pc, #248]	; (80025cc <SystemClock_Config+0x130>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	4a3d      	ldr	r2, [pc, #244]	; (80025cc <SystemClock_Config+0x130>)
 80024d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024dc:	6413      	str	r3, [r2, #64]	; 0x40
 80024de:	4b3b      	ldr	r3, [pc, #236]	; (80025cc <SystemClock_Config+0x130>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024ea:	2300      	movs	r3, #0
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	4b38      	ldr	r3, [pc, #224]	; (80025d0 <SystemClock_Config+0x134>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a37      	ldr	r2, [pc, #220]	; (80025d0 <SystemClock_Config+0x134>)
 80024f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b35      	ldr	r3, [pc, #212]	; (80025d0 <SystemClock_Config+0x134>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002502:	607b      	str	r3, [r7, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002506:	2301      	movs	r3, #1
 8002508:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800250a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800250e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002512:	2302      	movs	r3, #2
 8002514:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002518:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800251c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002520:	2304      	movs	r3, #4
 8002522:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002526:	23b4      	movs	r3, #180	; 0xb4
 8002528:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800252c:	2302      	movs	r3, #2
 800252e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002532:	2308      	movs	r3, #8
 8002534:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002538:	2302      	movs	r3, #2
 800253a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800253e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002542:	4618      	mov	r0, r3
 8002544:	f004 ffbe 	bl	80074c4 <HAL_RCC_OscConfig>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800254e:	f000 fc93 	bl	8002e78 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002552:	f004 f951 	bl	80067f8 <HAL_PWREx_EnableOverDrive>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800255c:	f000 fc8c 	bl	8002e78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002560:	230f      	movs	r3, #15
 8002562:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002564:	2302      	movs	r3, #2
 8002566:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002568:	2300      	movs	r3, #0
 800256a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800256c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002570:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002576:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002578:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800257c:	2105      	movs	r1, #5
 800257e:	4618      	mov	r0, r3
 8002580:	f004 f98a 	bl	8006898 <HAL_RCC_ClockConfig>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800258a:	f000 fc75 	bl	8002e78 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800258e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002592:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8002594:	2304      	movs	r3, #4
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8002598:	2360      	movs	r3, #96	; 0x60
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800259c:	2302      	movs	r3, #2
 800259e:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 80025a0:	2304      	movs	r3, #4
 80025a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80025a4:	2301      	movs	r3, #1
 80025a6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 80025a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80025ac:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025ae:	f107 030c 	add.w	r3, r7, #12
 80025b2:	4618      	mov	r0, r3
 80025b4:	f004 fabc 	bl	8006b30 <HAL_RCCEx_PeriphCLKConfig>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <SystemClock_Config+0x126>
  {
    Error_Handler();
 80025be:	f000 fc5b 	bl	8002e78 <Error_Handler>
  }
}
 80025c2:	bf00      	nop
 80025c4:	37b0      	adds	r7, #176	; 0xb0
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40007000 	.word	0x40007000

080025d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025da:	463b      	mov	r3, r7
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80025e6:	4b21      	ldr	r3, [pc, #132]	; (800266c <MX_ADC1_Init+0x98>)
 80025e8:	4a21      	ldr	r2, [pc, #132]	; (8002670 <MX_ADC1_Init+0x9c>)
 80025ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80025ec:	4b1f      	ldr	r3, [pc, #124]	; (800266c <MX_ADC1_Init+0x98>)
 80025ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80025f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80025f4:	4b1d      	ldr	r3, [pc, #116]	; (800266c <MX_ADC1_Init+0x98>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80025fa:	4b1c      	ldr	r3, [pc, #112]	; (800266c <MX_ADC1_Init+0x98>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002600:	4b1a      	ldr	r3, [pc, #104]	; (800266c <MX_ADC1_Init+0x98>)
 8002602:	2200      	movs	r2, #0
 8002604:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002606:	4b19      	ldr	r3, [pc, #100]	; (800266c <MX_ADC1_Init+0x98>)
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800260e:	4b17      	ldr	r3, [pc, #92]	; (800266c <MX_ADC1_Init+0x98>)
 8002610:	2200      	movs	r2, #0
 8002612:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002614:	4b15      	ldr	r3, [pc, #84]	; (800266c <MX_ADC1_Init+0x98>)
 8002616:	4a17      	ldr	r2, [pc, #92]	; (8002674 <MX_ADC1_Init+0xa0>)
 8002618:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800261a:	4b14      	ldr	r3, [pc, #80]	; (800266c <MX_ADC1_Init+0x98>)
 800261c:	2200      	movs	r2, #0
 800261e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002620:	4b12      	ldr	r3, [pc, #72]	; (800266c <MX_ADC1_Init+0x98>)
 8002622:	2201      	movs	r2, #1
 8002624:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002626:	4b11      	ldr	r3, [pc, #68]	; (800266c <MX_ADC1_Init+0x98>)
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800262e:	4b0f      	ldr	r3, [pc, #60]	; (800266c <MX_ADC1_Init+0x98>)
 8002630:	2201      	movs	r2, #1
 8002632:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002634:	480d      	ldr	r0, [pc, #52]	; (800266c <MX_ADC1_Init+0x98>)
 8002636:	f001 fa5d 	bl	8003af4 <HAL_ADC_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002640:	f000 fc1a 	bl	8002e78 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002644:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <MX_ADC1_Init+0xa4>)
 8002646:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002648:	2301      	movs	r3, #1
 800264a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800264c:	2300      	movs	r3, #0
 800264e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002650:	463b      	mov	r3, r7
 8002652:	4619      	mov	r1, r3
 8002654:	4805      	ldr	r0, [pc, #20]	; (800266c <MX_ADC1_Init+0x98>)
 8002656:	f001 fa91 	bl	8003b7c <HAL_ADC_ConfigChannel>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002660:	f000 fc0a 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002664:	bf00      	nop
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	200044a8 	.word	0x200044a8
 8002670:	40012000 	.word	0x40012000
 8002674:	0f000001 	.word	0x0f000001
 8002678:	10000012 	.word	0x10000012

0800267c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002680:	4b12      	ldr	r3, [pc, #72]	; (80026cc <MX_I2C3_Init+0x50>)
 8002682:	4a13      	ldr	r2, [pc, #76]	; (80026d0 <MX_I2C3_Init+0x54>)
 8002684:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002686:	4b11      	ldr	r3, [pc, #68]	; (80026cc <MX_I2C3_Init+0x50>)
 8002688:	4a12      	ldr	r2, [pc, #72]	; (80026d4 <MX_I2C3_Init+0x58>)
 800268a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800268c:	4b0f      	ldr	r3, [pc, #60]	; (80026cc <MX_I2C3_Init+0x50>)
 800268e:	2200      	movs	r2, #0
 8002690:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <MX_I2C3_Init+0x50>)
 8002694:	2200      	movs	r2, #0
 8002696:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002698:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <MX_I2C3_Init+0x50>)
 800269a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800269e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026a0:	4b0a      	ldr	r3, [pc, #40]	; (80026cc <MX_I2C3_Init+0x50>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80026a6:	4b09      	ldr	r3, [pc, #36]	; (80026cc <MX_I2C3_Init+0x50>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026ac:	4b07      	ldr	r3, [pc, #28]	; (80026cc <MX_I2C3_Init+0x50>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026b2:	4b06      	ldr	r3, [pc, #24]	; (80026cc <MX_I2C3_Init+0x50>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80026b8:	4804      	ldr	r0, [pc, #16]	; (80026cc <MX_I2C3_Init+0x50>)
 80026ba:	f001 ff1b 	bl	80044f4 <HAL_I2C_Init>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80026c4:	f000 fbd8 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80026c8:	bf00      	nop
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20004360 	.word	0x20004360
 80026d0:	40005c00 	.word	0x40005c00
 80026d4:	000186a0 	.word	0x000186a0

080026d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026dc:	4b17      	ldr	r3, [pc, #92]	; (800273c <MX_SPI1_Init+0x64>)
 80026de:	4a18      	ldr	r2, [pc, #96]	; (8002740 <MX_SPI1_Init+0x68>)
 80026e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026e2:	4b16      	ldr	r3, [pc, #88]	; (800273c <MX_SPI1_Init+0x64>)
 80026e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026ea:	4b14      	ldr	r3, [pc, #80]	; (800273c <MX_SPI1_Init+0x64>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026f0:	4b12      	ldr	r3, [pc, #72]	; (800273c <MX_SPI1_Init+0x64>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026f6:	4b11      	ldr	r3, [pc, #68]	; (800273c <MX_SPI1_Init+0x64>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026fc:	4b0f      	ldr	r3, [pc, #60]	; (800273c <MX_SPI1_Init+0x64>)
 80026fe:	2200      	movs	r2, #0
 8002700:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002702:	4b0e      	ldr	r3, [pc, #56]	; (800273c <MX_SPI1_Init+0x64>)
 8002704:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002708:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <MX_SPI1_Init+0x64>)
 800270c:	2238      	movs	r2, #56	; 0x38
 800270e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002710:	4b0a      	ldr	r3, [pc, #40]	; (800273c <MX_SPI1_Init+0x64>)
 8002712:	2200      	movs	r2, #0
 8002714:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002716:	4b09      	ldr	r3, [pc, #36]	; (800273c <MX_SPI1_Init+0x64>)
 8002718:	2200      	movs	r2, #0
 800271a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800271c:	4b07      	ldr	r3, [pc, #28]	; (800273c <MX_SPI1_Init+0x64>)
 800271e:	2200      	movs	r2, #0
 8002720:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <MX_SPI1_Init+0x64>)
 8002724:	220a      	movs	r2, #10
 8002726:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002728:	4804      	ldr	r0, [pc, #16]	; (800273c <MX_SPI1_Init+0x64>)
 800272a:	f005 f925 	bl	8007978 <HAL_SPI_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002734:	f000 fba0 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}
 800273c:	200044f0 	.word	0x200044f0
 8002740:	40013000 	.word	0x40013000

08002744 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002748:	4b17      	ldr	r3, [pc, #92]	; (80027a8 <MX_SPI2_Init+0x64>)
 800274a:	4a18      	ldr	r2, [pc, #96]	; (80027ac <MX_SPI2_Init+0x68>)
 800274c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800274e:	4b16      	ldr	r3, [pc, #88]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002750:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002754:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002756:	4b14      	ldr	r3, [pc, #80]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800275c:	4b12      	ldr	r3, [pc, #72]	; (80027a8 <MX_SPI2_Init+0x64>)
 800275e:	2200      	movs	r2, #0
 8002760:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002762:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002764:	2200      	movs	r2, #0
 8002766:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002768:	4b0f      	ldr	r3, [pc, #60]	; (80027a8 <MX_SPI2_Init+0x64>)
 800276a:	2200      	movs	r2, #0
 800276c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800276e:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002774:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002776:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002778:	2210      	movs	r2, #16
 800277a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <MX_SPI2_Init+0x64>)
 800277e:	2200      	movs	r2, #0
 8002780:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002782:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002784:	2200      	movs	r2, #0
 8002786:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002788:	4b07      	ldr	r3, [pc, #28]	; (80027a8 <MX_SPI2_Init+0x64>)
 800278a:	2200      	movs	r2, #0
 800278c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800278e:	4b06      	ldr	r3, [pc, #24]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002790:	220a      	movs	r2, #10
 8002792:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002794:	4804      	ldr	r0, [pc, #16]	; (80027a8 <MX_SPI2_Init+0x64>)
 8002796:	f005 f8ef 	bl	8007978 <HAL_SPI_Init>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80027a0:	f000 fb6a 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	200043b4 	.word	0x200043b4
 80027ac:	40003800 	.word	0x40003800

080027b0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80027b4:	4b17      	ldr	r3, [pc, #92]	; (8002814 <MX_SPI3_Init+0x64>)
 80027b6:	4a18      	ldr	r2, [pc, #96]	; (8002818 <MX_SPI3_Init+0x68>)
 80027b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80027ba:	4b16      	ldr	r3, [pc, #88]	; (8002814 <MX_SPI3_Init+0x64>)
 80027bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80027c2:	4b14      	ldr	r3, [pc, #80]	; (8002814 <MX_SPI3_Init+0x64>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <MX_SPI3_Init+0x64>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027ce:	4b11      	ldr	r3, [pc, #68]	; (8002814 <MX_SPI3_Init+0x64>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027d4:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <MX_SPI3_Init+0x64>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80027da:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <MX_SPI3_Init+0x64>)
 80027dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027e2:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <MX_SPI3_Init+0x64>)
 80027e4:	2210      	movs	r2, #16
 80027e6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027e8:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <MX_SPI3_Init+0x64>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <MX_SPI3_Init+0x64>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f4:	4b07      	ldr	r3, [pc, #28]	; (8002814 <MX_SPI3_Init+0x64>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80027fa:	4b06      	ldr	r3, [pc, #24]	; (8002814 <MX_SPI3_Init+0x64>)
 80027fc:	220a      	movs	r2, #10
 80027fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002800:	4804      	ldr	r0, [pc, #16]	; (8002814 <MX_SPI3_Init+0x64>)
 8002802:	f005 f8b9 	bl	8007978 <HAL_SPI_Init>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800280c:	f000 fb34 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002810:	bf00      	nop
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20004450 	.word	0x20004450
 8002818:	40003c00 	.word	0x40003c00

0800281c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	; 0x28
 8002820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002822:	f107 0320 	add.w	r3, r7, #32
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800282c:	1d3b      	adds	r3, r7, #4
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]
 8002838:	611a      	str	r2, [r3, #16]
 800283a:	615a      	str	r2, [r3, #20]
 800283c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800283e:	4b28      	ldr	r3, [pc, #160]	; (80028e0 <MX_TIM2_Init+0xc4>)
 8002840:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002844:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8002846:	4b26      	ldr	r3, [pc, #152]	; (80028e0 <MX_TIM2_Init+0xc4>)
 8002848:	2259      	movs	r2, #89	; 0x59
 800284a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800284c:	4b24      	ldr	r3, [pc, #144]	; (80028e0 <MX_TIM2_Init+0xc4>)
 800284e:	2200      	movs	r2, #0
 8002850:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8002852:	4b23      	ldr	r3, [pc, #140]	; (80028e0 <MX_TIM2_Init+0xc4>)
 8002854:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002858:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800285a:	4b21      	ldr	r3, [pc, #132]	; (80028e0 <MX_TIM2_Init+0xc4>)
 800285c:	2200      	movs	r2, #0
 800285e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002860:	4b1f      	ldr	r3, [pc, #124]	; (80028e0 <MX_TIM2_Init+0xc4>)
 8002862:	2200      	movs	r2, #0
 8002864:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002866:	481e      	ldr	r0, [pc, #120]	; (80028e0 <MX_TIM2_Init+0xc4>)
 8002868:	f005 fcc9 	bl	80081fe <HAL_TIM_PWM_Init>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002872:	f000 fb01 	bl	8002e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002876:	2300      	movs	r3, #0
 8002878:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800287a:	2300      	movs	r3, #0
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800287e:	f107 0320 	add.w	r3, r7, #32
 8002882:	4619      	mov	r1, r3
 8002884:	4816      	ldr	r0, [pc, #88]	; (80028e0 <MX_TIM2_Init+0xc4>)
 8002886:	f006 fae1 	bl	8008e4c <HAL_TIMEx_MasterConfigSynchronization>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002890:	f000 faf2 	bl	8002e78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002894:	2360      	movs	r3, #96	; 0x60
 8002896:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8002898:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800289c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	2200      	movs	r2, #0
 80028aa:	4619      	mov	r1, r3
 80028ac:	480c      	ldr	r0, [pc, #48]	; (80028e0 <MX_TIM2_Init+0xc4>)
 80028ae:	f005 fe17 	bl	80084e0 <HAL_TIM_PWM_ConfigChannel>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80028b8:	f000 fade 	bl	8002e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028bc:	1d3b      	adds	r3, r7, #4
 80028be:	220c      	movs	r2, #12
 80028c0:	4619      	mov	r1, r3
 80028c2:	4807      	ldr	r0, [pc, #28]	; (80028e0 <MX_TIM2_Init+0xc4>)
 80028c4:	f005 fe0c 	bl	80084e0 <HAL_TIM_PWM_ConfigChannel>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80028ce:	f000 fad3 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80028d2:	4803      	ldr	r0, [pc, #12]	; (80028e0 <MX_TIM2_Init+0xc4>)
 80028d4:	f000 fea0 	bl	8003618 <HAL_TIM_MspPostInit>

}
 80028d8:	bf00      	nop
 80028da:	3728      	adds	r7, #40	; 0x28
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20004548 	.word	0x20004548

080028e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b08e      	sub	sp, #56	; 0x38
 80028e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028ee:	2200      	movs	r2, #0
 80028f0:	601a      	str	r2, [r3, #0]
 80028f2:	605a      	str	r2, [r3, #4]
 80028f4:	609a      	str	r2, [r3, #8]
 80028f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f8:	f107 0320 	add.w	r3, r7, #32
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]
 8002910:	615a      	str	r2, [r3, #20]
 8002912:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002914:	4b3e      	ldr	r3, [pc, #248]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002916:	4a3f      	ldr	r2, [pc, #252]	; (8002a14 <MX_TIM3_Init+0x130>)
 8002918:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800291a:	4b3d      	ldr	r3, [pc, #244]	; (8002a10 <MX_TIM3_Init+0x12c>)
 800291c:	2259      	movs	r2, #89	; 0x59
 800291e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002920:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 256-1;
 8002926:	4b3a      	ldr	r3, [pc, #232]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002928:	22ff      	movs	r2, #255	; 0xff
 800292a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800292c:	4b38      	ldr	r3, [pc, #224]	; (8002a10 <MX_TIM3_Init+0x12c>)
 800292e:	2200      	movs	r2, #0
 8002930:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002932:	4b37      	ldr	r3, [pc, #220]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002934:	2200      	movs	r2, #0
 8002936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002938:	4835      	ldr	r0, [pc, #212]	; (8002a10 <MX_TIM3_Init+0x12c>)
 800293a:	f005 fc11 	bl	8008160 <HAL_TIM_Base_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002944:	f000 fa98 	bl	8002e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002948:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800294c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800294e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002952:	4619      	mov	r1, r3
 8002954:	482e      	ldr	r0, [pc, #184]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002956:	f005 fe89 	bl	800866c <HAL_TIM_ConfigClockSource>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002960:	f000 fa8a 	bl	8002e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002964:	482a      	ldr	r0, [pc, #168]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002966:	f005 fc4a 	bl	80081fe <HAL_TIM_PWM_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002970:	f000 fa82 	bl	8002e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800297c:	f107 0320 	add.w	r3, r7, #32
 8002980:	4619      	mov	r1, r3
 8002982:	4823      	ldr	r0, [pc, #140]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002984:	f006 fa62 	bl	8008e4c <HAL_TIMEx_MasterConfigSynchronization>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800298e:	f000 fa73 	bl	8002e78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002992:	2360      	movs	r3, #96	; 0x60
 8002994:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002996:	2300      	movs	r3, #0
 8002998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800299a:	2302      	movs	r3, #2
 800299c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2200      	movs	r2, #0
 80029a6:	4619      	mov	r1, r3
 80029a8:	4819      	ldr	r0, [pc, #100]	; (8002a10 <MX_TIM3_Init+0x12c>)
 80029aa:	f005 fd99 	bl	80084e0 <HAL_TIM_PWM_ConfigChannel>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80029b4:	f000 fa60 	bl	8002e78 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029bc:	1d3b      	adds	r3, r7, #4
 80029be:	2204      	movs	r2, #4
 80029c0:	4619      	mov	r1, r3
 80029c2:	4813      	ldr	r0, [pc, #76]	; (8002a10 <MX_TIM3_Init+0x12c>)
 80029c4:	f005 fd8c 	bl	80084e0 <HAL_TIM_PWM_ConfigChannel>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80029ce:	f000 fa53 	bl	8002e78 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80029d2:	2302      	movs	r3, #2
 80029d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029d6:	1d3b      	adds	r3, r7, #4
 80029d8:	2208      	movs	r2, #8
 80029da:	4619      	mov	r1, r3
 80029dc:	480c      	ldr	r0, [pc, #48]	; (8002a10 <MX_TIM3_Init+0x12c>)
 80029de:	f005 fd7f 	bl	80084e0 <HAL_TIM_PWM_ConfigChannel>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 80029e8:	f000 fa46 	bl	8002e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80029ec:	1d3b      	adds	r3, r7, #4
 80029ee:	220c      	movs	r2, #12
 80029f0:	4619      	mov	r1, r3
 80029f2:	4807      	ldr	r0, [pc, #28]	; (8002a10 <MX_TIM3_Init+0x12c>)
 80029f4:	f005 fd74 	bl	80084e0 <HAL_TIM_PWM_ConfigChannel>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <MX_TIM3_Init+0x11e>
  {
    Error_Handler();
 80029fe:	f000 fa3b 	bl	8002e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002a02:	4803      	ldr	r0, [pc, #12]	; (8002a10 <MX_TIM3_Init+0x12c>)
 8002a04:	f000 fe08 	bl	8003618 <HAL_TIM_MspPostInit>

}
 8002a08:	bf00      	nop
 8002a0a:	3738      	adds	r7, #56	; 0x38
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20004410 	.word	0x20004410
 8002a14:	40000400 	.word	0x40000400

08002a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08a      	sub	sp, #40	; 0x28
 8002a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1e:	f107 0314 	add.w	r3, r7, #20
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	605a      	str	r2, [r3, #4]
 8002a28:	609a      	str	r2, [r3, #8]
 8002a2a:	60da      	str	r2, [r3, #12]
 8002a2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	613b      	str	r3, [r7, #16]
 8002a32:	4b5d      	ldr	r3, [pc, #372]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	4a5c      	ldr	r2, [pc, #368]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3e:	4b5a      	ldr	r3, [pc, #360]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	4b56      	ldr	r3, [pc, #344]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	4a55      	ldr	r2, [pc, #340]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	6313      	str	r3, [r2, #48]	; 0x30
 8002a5a:	4b53      	ldr	r3, [pc, #332]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	4b4f      	ldr	r3, [pc, #316]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	4a4e      	ldr	r2, [pc, #312]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6313      	str	r3, [r2, #48]	; 0x30
 8002a76:	4b4c      	ldr	r3, [pc, #304]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
 8002a86:	4b48      	ldr	r3, [pc, #288]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8a:	4a47      	ldr	r2, [pc, #284]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a8c:	f043 0302 	orr.w	r3, r3, #2
 8002a90:	6313      	str	r3, [r2, #48]	; 0x30
 8002a92:	4b45      	ldr	r3, [pc, #276]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	603b      	str	r3, [r7, #0]
 8002aa2:	4b41      	ldr	r3, [pc, #260]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	4a40      	ldr	r2, [pc, #256]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002aa8:	f043 0308 	orr.w	r3, r3, #8
 8002aac:	6313      	str	r3, [r2, #48]	; 0x30
 8002aae:	4b3e      	ldr	r3, [pc, #248]	; (8002ba8 <MX_GPIO_Init+0x190>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_NSS_GPIO_Port, SD_NSS_Pin, GPIO_PIN_RESET);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2110      	movs	r1, #16
 8002abe:	483b      	ldr	r0, [pc, #236]	; (8002bac <MX_GPIO_Init+0x194>)
 8002ac0:	f001 fcfe 	bl	80044c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002aca:	4839      	ldr	r0, [pc, #228]	; (8002bb0 <MX_GPIO_Init+0x198>)
 8002acc:	f001 fcf8 	bl	80044c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ad6:	4837      	ldr	r0, [pc, #220]	; (8002bb4 <MX_GPIO_Init+0x19c>)
 8002ad8:	f001 fcf2 	bl	80044c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8002adc:	2201      	movs	r2, #1
 8002ade:	2140      	movs	r1, #64	; 0x40
 8002ae0:	4833      	ldr	r0, [pc, #204]	; (8002bb0 <MX_GPIO_Init+0x198>)
 8002ae2:	f001 fced 	bl	80044c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_NSS_Pin */
  GPIO_InitStruct.Pin = SD_NSS_Pin;
 8002ae6:	2310      	movs	r3, #16
 8002ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aea:	2301      	movs	r3, #1
 8002aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af2:	2300      	movs	r3, #0
 8002af4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_NSS_GPIO_Port, &GPIO_InitStruct);
 8002af6:	f107 0314 	add.w	r3, r7, #20
 8002afa:	4619      	mov	r1, r3
 8002afc:	482b      	ldr	r0, [pc, #172]	; (8002bac <MX_GPIO_Init+0x194>)
 8002afe:	f001 fb4d 	bl	800419c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_Pin */
  GPIO_InitStruct.Pin = DEBUG_Pin;
 8002b02:	2320      	movs	r3, #32
 8002b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEBUG_GPIO_Port, &GPIO_InitStruct);
 8002b0e:	f107 0314 	add.w	r3, r7, #20
 8002b12:	4619      	mov	r1, r3
 8002b14:	4825      	ldr	r0, [pc, #148]	; (8002bac <MX_GPIO_Init+0x194>)
 8002b16:	f001 fb41 	bl	800419c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_NSS_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|LORA_RESET_Pin;
 8002b1a:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b20:	2301      	movs	r3, #1
 8002b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2c:	f107 0314 	add.w	r3, r7, #20
 8002b30:	4619      	mov	r1, r3
 8002b32:	481f      	ldr	r0, [pc, #124]	; (8002bb0 <MX_GPIO_Init+0x198>)
 8002b34:	f001 fb32 	bl	800419c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NSS_Pin */
  GPIO_InitStruct.Pin = LORA_NSS_Pin;
 8002b38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 8002b4a:	f107 0314 	add.w	r3, r7, #20
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4818      	ldr	r0, [pc, #96]	; (8002bb4 <MX_GPIO_Init+0x19c>)
 8002b52:	f001 fb23 	bl	800419c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO1_Pin */
  GPIO_InitStruct.Pin = LORA_DIO1_Pin;
 8002b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_DIO1_GPIO_Port, &GPIO_InitStruct);
 8002b64:	f107 0314 	add.w	r3, r7, #20
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4810      	ldr	r0, [pc, #64]	; (8002bac <MX_GPIO_Init+0x194>)
 8002b6c:	f001 fb16 	bl	800419c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_BUSY_Pin */
  GPIO_InitStruct.Pin = LORA_BUSY_Pin;
 8002b70:	2304      	movs	r3, #4
 8002b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_BUSY_GPIO_Port, &GPIO_InitStruct);
 8002b7c:	f107 0314 	add.w	r3, r7, #20
 8002b80:	4619      	mov	r1, r3
 8002b82:	480d      	ldr	r0, [pc, #52]	; (8002bb8 <MX_GPIO_Init+0x1a0>)
 8002b84:	f001 fb0a 	bl	800419c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DETECT_Pin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin;
 8002b88:	2310      	movs	r3, #16
 8002b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8002b94:	f107 0314 	add.w	r3, r7, #20
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4805      	ldr	r0, [pc, #20]	; (8002bb0 <MX_GPIO_Init+0x198>)
 8002b9c:	f001 fafe 	bl	800419c <HAL_GPIO_Init>

}
 8002ba0:	bf00      	nop
 8002ba2:	3728      	adds	r7, #40	; 0x28
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40020800 	.word	0x40020800
 8002bb0:	40020400 	.word	0x40020400
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	40020c00 	.word	0x40020c00
 8002bbc:	00000000 	.word	0x00000000

08002bc0 <playtone>:

/* USER CODE BEGIN 4 */

void playtone(uint16_t freq, uint16_t ms, uint8_t vol) {
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	80fb      	strh	r3, [r7, #6]
 8002bca:	460b      	mov	r3, r1
 8002bcc:	80bb      	strh	r3, [r7, #4]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 8002bd2:	4b37      	ldr	r3, [pc, #220]	; (8002cb0 <playtone+0xf0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd8:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 8002bda:	4b35      	ldr	r3, [pc, #212]	; (8002cb0 <playtone+0xf0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be0:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 8002be2:	4b33      	ldr	r3, [pc, #204]	; (8002cb0 <playtone+0xf0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fd fcb9 	bl	8000564 <__aeabi_i2d>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	460c      	mov	r4, r1
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	4623      	mov	r3, r4
 8002bfa:	a12b      	add	r1, pc, #172	; (adr r1, 8002ca8 <playtone+0xe8>)
 8002bfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c00:	f7fd fe44 	bl	800088c <__aeabi_ddiv>
 8002c04:	4603      	mov	r3, r0
 8002c06:	460c      	mov	r4, r1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	4621      	mov	r1, r4
 8002c0c:	f7fd ffec 	bl	8000be8 <__aeabi_d2uiz>
 8002c10:	4603      	mov	r3, r0
 8002c12:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 8002c14:	4b26      	ldr	r3, [pc, #152]	; (8002cb0 <playtone+0xf0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 8002c1c:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <playtone+0xf0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	fb02 f203 	mul.w	r2, r2, r3
 8002c2c:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <playtone+0xf0>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4920      	ldr	r1, [pc, #128]	; (8002cb4 <playtone+0xf4>)
 8002c32:	fba1 1202 	umull	r1, r2, r1, r2
 8002c36:	0992      	lsrs	r2, r2, #6
 8002c38:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 8002c3a:	8afb      	ldrh	r3, [r7, #22]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	fb02 f203 	mul.w	r2, r2, r3
 8002c42:	4b1b      	ldr	r3, [pc, #108]	; (8002cb0 <playtone+0xf0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	0a12      	lsrs	r2, r2, #8
 8002c48:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 8002c4a:	8abb      	ldrh	r3, [r7, #20]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	fb02 f203 	mul.w	r2, r2, r3
 8002c52:	4b17      	ldr	r3, [pc, #92]	; (8002cb0 <playtone+0xf0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	0a12      	lsrs	r2, r2, #8
 8002c58:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 8002c5a:	8a7b      	ldrh	r3, [r7, #18]
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	fb02 f203 	mul.w	r2, r2, r3
 8002c62:	4b13      	ldr	r3, [pc, #76]	; (8002cb0 <playtone+0xf0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	0a12      	lsrs	r2, r2, #8
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40

    HAL_Delay(ms);
 8002c6a:	88bb      	ldrh	r3, [r7, #4]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f000 ff1f 	bl	8003ab0 <HAL_Delay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 8002c72:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <playtone+0xf0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2200      	movs	r2, #0
 8002c78:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8002c7a:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <playtone+0xf0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	22ff      	movs	r2, #255	; 0xff
 8002c80:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <playtone+0xf0>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	8afa      	ldrh	r2, [r7, #22]
 8002c88:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8002c8a:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <playtone+0xf0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	8aba      	ldrh	r2, [r7, #20]
 8002c90:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 8002c92:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <playtone+0xf0>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	8a7a      	ldrh	r2, [r7, #18]
 8002c98:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002c9a:	bf00      	nop
 8002c9c:	371c      	adds	r7, #28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd90      	pop	{r4, r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	f3af 8000 	nop.w
 8002ca8:	00000000 	.word	0x00000000
 8002cac:	412e8480 	.word	0x412e8480
 8002cb0:	20004410 	.word	0x20004410
 8002cb4:	51eb851f 	.word	0x51eb851f

08002cb8 <playtoneRTOS>:

void playtoneRTOS(uint16_t freq, uint16_t ms, uint8_t vol) {
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	80fb      	strh	r3, [r7, #6]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	80bb      	strh	r3, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 8002cca:	4b37      	ldr	r3, [pc, #220]	; (8002da8 <playtoneRTOS+0xf0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd0:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 8002cd2:	4b35      	ldr	r3, [pc, #212]	; (8002da8 <playtoneRTOS+0xf0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd8:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 8002cda:	4b33      	ldr	r3, [pc, #204]	; (8002da8 <playtoneRTOS+0xf0>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce0:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fd fc3d 	bl	8000564 <__aeabi_i2d>
 8002cea:	4603      	mov	r3, r0
 8002cec:	460c      	mov	r4, r1
 8002cee:	461a      	mov	r2, r3
 8002cf0:	4623      	mov	r3, r4
 8002cf2:	a12b      	add	r1, pc, #172	; (adr r1, 8002da0 <playtoneRTOS+0xe8>)
 8002cf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cf8:	f7fd fdc8 	bl	800088c <__aeabi_ddiv>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	460c      	mov	r4, r1
 8002d00:	4618      	mov	r0, r3
 8002d02:	4621      	mov	r1, r4
 8002d04:	f7fd ff70 	bl	8000be8 <__aeabi_d2uiz>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 8002d0c:	4b26      	ldr	r3, [pc, #152]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2200      	movs	r2, #0
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 8002d14:	4b24      	ldr	r3, [pc, #144]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 8002d1c:	78fb      	ldrb	r3, [r7, #3]
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	fb02 f203 	mul.w	r2, r2, r3
 8002d24:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4920      	ldr	r1, [pc, #128]	; (8002dac <playtoneRTOS+0xf4>)
 8002d2a:	fba1 1202 	umull	r1, r2, r1, r2
 8002d2e:	0992      	lsrs	r2, r2, #6
 8002d30:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 8002d32:	8afb      	ldrh	r3, [r7, #22]
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	fb02 f203 	mul.w	r2, r2, r3
 8002d3a:	4b1b      	ldr	r3, [pc, #108]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	0a12      	lsrs	r2, r2, #8
 8002d40:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 8002d42:	8abb      	ldrh	r3, [r7, #20]
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	fb02 f203 	mul.w	r2, r2, r3
 8002d4a:	4b17      	ldr	r3, [pc, #92]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	0a12      	lsrs	r2, r2, #8
 8002d50:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 8002d52:	8a7b      	ldrh	r3, [r7, #18]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	fb02 f203 	mul.w	r2, r2, r3
 8002d5a:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	0a12      	lsrs	r2, r2, #8
 8002d60:	641a      	str	r2, [r3, #64]	; 0x40

    osDelay(ms);
 8002d62:	88bb      	ldrh	r3, [r7, #4]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f009 fe61 	bl	800ca2c <osDelay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 8002d6a:	4b0f      	ldr	r3, [pc, #60]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8002d72:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	22ff      	movs	r2, #255	; 0xff
 8002d78:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	8afa      	ldrh	r2, [r7, #22]
 8002d80:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8002d82:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	8aba      	ldrh	r2, [r7, #20]
 8002d88:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 8002d8a:	4b07      	ldr	r3, [pc, #28]	; (8002da8 <playtoneRTOS+0xf0>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	8a7a      	ldrh	r2, [r7, #18]
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002d92:	bf00      	nop
 8002d94:	371c      	adds	r7, #28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd90      	pop	{r4, r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	f3af 8000 	nop.w
 8002da0:	00000000 	.word	0x00000000
 8002da4:	412e8480 	.word	0x412e8480
 8002da8:	20004410 	.word	0x20004410
 8002dac:	51eb851f 	.word	0x51eb851f

08002db0 <changeLed>:

void changeLed(uint8_t ledR, uint8_t ledG, uint8_t ledB) {
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
 8002dba:	460b      	mov	r3, r1
 8002dbc:	71bb      	strb	r3, [r7, #6]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	717b      	strb	r3, [r7, #5]
    htim3.Instance->CCR3 = ledR;
 8002dc2:	4b09      	ldr	r3, [pc, #36]	; (8002de8 <changeLed+0x38>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	79fa      	ldrb	r2, [r7, #7]
 8002dc8:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8002dca:	4b07      	ldr	r3, [pc, #28]	; (8002de8 <changeLed+0x38>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	79ba      	ldrb	r2, [r7, #6]
 8002dd0:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <changeLed+0x38>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	797a      	ldrb	r2, [r7, #5]
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40

}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20004410 	.word	0x20004410

08002dec <StartLedTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002df4:	f00a ffd4 	bl	800dda0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
      changeLed(0, 100, 0);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2164      	movs	r1, #100	; 0x64
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f7ff ffd7 	bl	8002db0 <changeLed>
      osDelay(1000);
 8002e02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e06:	f009 fe11 	bl	800ca2c <osDelay>
      changeLed(0, 0, 100);
 8002e0a:	2264      	movs	r2, #100	; 0x64
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f7ff ffce 	bl	8002db0 <changeLed>
      osDelay(1000);
 8002e14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e18:	f009 fe08 	bl	800ca2c <osDelay>
      changeLed(0, 100, 0);
 8002e1c:	e7ec      	b.n	8002df8 <StartLedTask+0xc>

08002e1e <StartMusicTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMusicTask */
void StartMusicTask(void const * argument)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMusicTask */
  /* Infinite loop */
  for(;;)
  {
    playtoneRTOS(587, 500, 10);
 8002e26:	220a      	movs	r2, #10
 8002e28:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002e2c:	f240 204b 	movw	r0, #587	; 0x24b
 8002e30:	f7ff ff42 	bl	8002cb8 <playtoneRTOS>
    osDelay(530);
 8002e34:	f240 2012 	movw	r0, #530	; 0x212
 8002e38:	f009 fdf8 	bl	800ca2c <osDelay>
    playtoneRTOS(932, 500, 10);
 8002e3c:	220a      	movs	r2, #10
 8002e3e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002e42:	f44f 7069 	mov.w	r0, #932	; 0x3a4
 8002e46:	f7ff ff37 	bl	8002cb8 <playtoneRTOS>
    osDelay(700);
 8002e4a:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8002e4e:	f009 fded 	bl	800ca2c <osDelay>
    playtoneRTOS(587, 500, 10);
 8002e52:	e7e8      	b.n	8002e26 <StartMusicTask+0x8>

08002e54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a04      	ldr	r2, [pc, #16]	; (8002e74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d101      	bne.n	8002e6a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e66:	f000 fe03 	bl	8003a70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40010000 	.word	0x40010000

08002e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e7c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8002e7e:	e7fe      	b.n	8002e7e <Error_Handler+0x6>

08002e80 <cross_product>:


#include "orientation.h"
#include "constants.h"

void cross_product(float a[3], float b[3], float output[3]) {
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
    output[0] = a[1] * b[2] - a[2]*b[1];
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	3304      	adds	r3, #4
 8002e90:	ed93 7a00 	vldr	s14, [r3]
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	3308      	adds	r3, #8
 8002e98:	edd3 7a00 	vldr	s15, [r3]
 8002e9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	3308      	adds	r3, #8
 8002ea4:	edd3 6a00 	vldr	s13, [r3]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	3304      	adds	r3, #4
 8002eac:	edd3 7a00 	vldr	s15, [r3]
 8002eb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[2] * b[0] - a[0]*b[2];
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	3308      	adds	r3, #8
 8002ec2:	ed93 7a00 	vldr	s14, [r3]
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	edd3 7a00 	vldr	s15, [r3]
 8002ecc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	edd3 6a00 	vldr	s13, [r3]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	3308      	adds	r3, #8
 8002eda:	edd3 7a00 	vldr	s15, [r3]
 8002ede:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eea:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[0] * b[1] - a[1]*b[0];
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	ed93 7a00 	vldr	s14, [r3]
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	edd3 7a00 	vldr	s15, [r3]
 8002efc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	3304      	adds	r3, #4
 8002f04:	edd3 6a00 	vldr	s13, [r3]
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	edd3 7a00 	vldr	s15, [r3]
 8002f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3308      	adds	r3, #8
 8002f16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f1a:	edc3 7a00 	vstr	s15, [r3]
}
 8002f1e:	bf00      	nop
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <vector_sum>:

void vector_sum(float a[3], float b[3], float output[3]) {
 8002f2a:	b480      	push	{r7}
 8002f2c:	b085      	sub	sp, #20
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	60b9      	str	r1, [r7, #8]
 8002f34:	607a      	str	r2, [r7, #4]
    output[0] = a[0] + b[0];
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	ed93 7a00 	vldr	s14, [r3]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	edd3 7a00 	vldr	s15, [r3]
 8002f42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[1] + b[1];
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	3304      	adds	r3, #4
 8002f50:	ed93 7a00 	vldr	s14, [r3]
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	3304      	adds	r3, #4
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3304      	adds	r3, #4
 8002f60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f64:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[2] + b[2];
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	3308      	adds	r3, #8
 8002f6c:	ed93 7a00 	vldr	s14, [r3]
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	3308      	adds	r3, #8
 8002f74:	edd3 7a00 	vldr	s15, [r3]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3308      	adds	r3, #8
 8002f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f80:	edc3 7a00 	vstr	s15, [r3]
}
 8002f84:	bf00      	nop
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <vector_lenSquared>:

float vector_lenSquared(float a[3]) {
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
    return a[0]*a[0] + a[1]*a[1] + a[2]*a[2];
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	ed93 7a00 	vldr	s14, [r3]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	edd3 7a00 	vldr	s15, [r3]
 8002fa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	3304      	adds	r3, #4
 8002fac:	edd3 6a00 	vldr	s13, [r3]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3304      	adds	r3, #4
 8002fb4:	edd3 7a00 	vldr	s15, [r3]
 8002fb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3308      	adds	r3, #8
 8002fc4:	edd3 6a00 	vldr	s13, [r3]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3308      	adds	r3, #8
 8002fcc:	edd3 7a00 	vldr	s15, [r3]
 8002fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <orientation_init>:

void orientation_init(Orientation *ori) {
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
    Quaternion_setIdentity(&ori->orientationQuat);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fe fc21 	bl	8001838 <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->accQuat);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3370      	adds	r3, #112	; 0x70
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fe fc1c 	bl	8001838 <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->gyroQuat);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3360      	adds	r3, #96	; 0x60
 8003004:	4618      	mov	r0, r3
 8003006:	f7fe fc17 	bl	8001838 <Quaternion_setIdentity>

    // Point down (-z axis)
    ori->vertical[0] = 0;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	655a      	str	r2, [r3, #84]	; 0x54
    ori->vertical[1] = 0;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	659a      	str	r2, [r3, #88]	; 0x58
    ori->vertical[2] = 1;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003020:	65da      	str	r2, [r3, #92]	; 0x5c

    ori->gyroVec[0] = 0;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f04f 0200 	mov.w	r2, #0
 8003028:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = 0;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = 0;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	639a      	str	r2, [r3, #56]	; 0x38
}
 800303a:	bf00      	nop
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <orientation_setGyro>:

void orientation_setGyro(Orientation *ori, float gyro[3]) {
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
 800304a:	6039      	str	r1, [r7, #0]
    ori->gyroVec[0] = gyro[0];
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = gyro[1];
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = gyro[2];
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <orientation_setAcc>:

void orientation_setAcc(Orientation *ori, float acc[3]) {
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
    ori->accBodyVec[0] = acc[0];
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	63da      	str	r2, [r3, #60]	; 0x3c
    ori->accBodyVec[1] = acc[1];
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	641a      	str	r2, [r3, #64]	; 0x40
    ori->accBodyVec[2] = acc[2];
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <orientation_update>:

// based on https://github.com/daPhoosa/SimpleIMU-6/blob/master/SimpleIMU-6.ino
void orientation_update(Orientation *ori, float dt) {
 80030a0:	b590      	push	{r4, r7, lr}
 80030a2:	b08f      	sub	sp, #60	; 0x3c
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	ed87 0a00 	vstr	s0, [r7]

    //Quaternion_set(0,ori->gyroVec[0],ori->gyroVec[1],ori->gyroVec[2],&ori->gyroQuat);
    //Quaternion_set(0,ori->accBodyVec[0],ori->accBodyVec[1],ori->accBodyVec[2],&ori->accQuat);

    Quaternion_rotate(&ori->orientationQuat, ori->accBodyVec, ori->accWorldVec);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	3348      	adds	r3, #72	; 0x48
 80030b8:	461a      	mov	r2, r3
 80030ba:	f7fe fe15 	bl	8001ce8 <Quaternion_rotate>
    float correctionWorld[3];
    cross_product(ori->accWorldVec, ori->vertical, correctionWorld);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3354      	adds	r3, #84	; 0x54
 80030c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030cc:	4619      	mov	r1, r3
 80030ce:	f7ff fed7 	bl	8002e80 <cross_product>

    float correctionBody[3];
    Quaternion_conjugate(&ori->orientationQuat, &ori->orientationQuatConj);
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3310      	adds	r3, #16
 80030d8:	4619      	mov	r1, r3
 80030da:	4610      	mov	r0, r2
 80030dc:	f7fe fd10 	bl	8001b00 <Quaternion_conjugate>
    Quaternion_rotate(&ori->orientationQuatConj, correctionWorld, correctionBody);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3310      	adds	r3, #16
 80030e4:	f107 021c 	add.w	r2, r7, #28
 80030e8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fe fdfb 	bl	8001ce8 <Quaternion_rotate>

    correctionBody[0] = correctionBody[0] * 0.1;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7fd fa47 	bl	8000588 <__aeabi_f2d>
 80030fa:	a347      	add	r3, pc, #284	; (adr r3, 8003218 <orientation_update+0x178>)
 80030fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003100:	f7fd fa9a 	bl	8000638 <__aeabi_dmul>
 8003104:	4603      	mov	r3, r0
 8003106:	460c      	mov	r4, r1
 8003108:	4618      	mov	r0, r3
 800310a:	4621      	mov	r1, r4
 800310c:	f7fd fd8c 	bl	8000c28 <__aeabi_d2f>
 8003110:	4603      	mov	r3, r0
 8003112:	61fb      	str	r3, [r7, #28]
    correctionBody[1] = correctionBody[1] * 0.1;
 8003114:	6a3b      	ldr	r3, [r7, #32]
 8003116:	4618      	mov	r0, r3
 8003118:	f7fd fa36 	bl	8000588 <__aeabi_f2d>
 800311c:	a33e      	add	r3, pc, #248	; (adr r3, 8003218 <orientation_update+0x178>)
 800311e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003122:	f7fd fa89 	bl	8000638 <__aeabi_dmul>
 8003126:	4603      	mov	r3, r0
 8003128:	460c      	mov	r4, r1
 800312a:	4618      	mov	r0, r3
 800312c:	4621      	mov	r1, r4
 800312e:	f7fd fd7b 	bl	8000c28 <__aeabi_d2f>
 8003132:	4603      	mov	r3, r0
 8003134:	623b      	str	r3, [r7, #32]
    correctionBody[2] = correctionBody[2] * 0.1;
 8003136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003138:	4618      	mov	r0, r3
 800313a:	f7fd fa25 	bl	8000588 <__aeabi_f2d>
 800313e:	a336      	add	r3, pc, #216	; (adr r3, 8003218 <orientation_update+0x178>)
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	f7fd fa78 	bl	8000638 <__aeabi_dmul>
 8003148:	4603      	mov	r3, r0
 800314a:	460c      	mov	r4, r1
 800314c:	4618      	mov	r0, r3
 800314e:	4621      	mov	r1, r4
 8003150:	f7fd fd6a 	bl	8000c28 <__aeabi_d2f>
 8003154:	4603      	mov	r3, r0
 8003156:	627b      	str	r3, [r7, #36]	; 0x24

    float GsSquared = vector_lenSquared(ori->accBodyVec) / (standardGravity * standardGravity);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	333c      	adds	r3, #60	; 0x3c
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff17 	bl	8002f90 <vector_lenSquared>
 8003162:	ee10 3a10 	vmov	r3, s0
 8003166:	4618      	mov	r0, r3
 8003168:	f7fd fa0e 	bl	8000588 <__aeabi_f2d>
 800316c:	a32c      	add	r3, pc, #176	; (adr r3, 8003220 <orientation_update+0x180>)
 800316e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003172:	f7fd fb8b 	bl	800088c <__aeabi_ddiv>
 8003176:	4603      	mov	r3, r0
 8003178:	460c      	mov	r4, r1
 800317a:	4618      	mov	r0, r3
 800317c:	4621      	mov	r1, r4
 800317e:	f7fd fd53 	bl	8000c28 <__aeabi_d2f>
 8003182:	4603      	mov	r3, r0
 8003184:	637b      	str	r3, [r7, #52]	; 0x34
    if (GsSquared > 0.81 && GsSquared < 1.21) {
 8003186:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003188:	f7fd f9fe 	bl	8000588 <__aeabi_f2d>
 800318c:	a326      	add	r3, pc, #152	; (adr r3, 8003228 <orientation_update+0x188>)
 800318e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003192:	f7fd fce1 	bl	8000b58 <__aeabi_dcmpgt>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d015      	beq.n	80031c8 <orientation_update+0x128>
 800319c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800319e:	f7fd f9f3 	bl	8000588 <__aeabi_f2d>
 80031a2:	a323      	add	r3, pc, #140	; (adr r3, 8003230 <orientation_update+0x190>)
 80031a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a8:	f7fd fcb8 	bl	8000b1c <__aeabi_dcmplt>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <orientation_update+0x128>
        vector_sum(ori->gyroVec, correctionBody, ori->gyroVec);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80031be:	f107 031c 	add.w	r3, r7, #28
 80031c2:	4619      	mov	r1, r3
 80031c4:	f7ff feb1 	bl	8002f2a <vector_sum>
    }
    Quaternion_fromRate(ori->gyroVec, dt, &ori->incrementalRotation);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3320      	adds	r3, #32
 80031d2:	4619      	mov	r1, r3
 80031d4:	ed97 0a00 	vldr	s0, [r7]
 80031d8:	4610      	mov	r0, r2
 80031da:	f7fe ff0d 	bl	8001ff8 <Quaternion_fromRate>

    Quaternion tempQuat;

    Quaternion_multiply(&ori->orientationQuat, &ori->incrementalRotation, &tempQuat);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3320      	adds	r3, #32
 80031e4:	f107 020c 	add.w	r2, r7, #12
 80031e8:	4619      	mov	r1, r3
 80031ea:	f7fe fcbd 	bl	8001b68 <Quaternion_multiply>
    Quaternion_copy(&tempQuat, &ori->orientationQuat);
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	f107 030c 	add.w	r3, r7, #12
 80031f4:	4611      	mov	r1, r2
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fb42 	bl	8001880 <Quaternion_copy>
    //Quaternion_lockY(&ori->orientationQuat, &ori->horQuat);
    Quaternion_toEulerZYX(&ori->orientationQuat, ori->eulerZYX);
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3380      	adds	r3, #128	; 0x80
 8003202:	4619      	mov	r1, r3
 8003204:	4610      	mov	r0, r2
 8003206:	f7fe fb5b 	bl	80018c0 <Quaternion_toEulerZYX>
    //ori->eulerZYX[2] = 0;
    //Quaternion_fromEulerZYX(ori->eulerZYX, &ori->horQuat);
}
 800320a:	bf00      	nop
 800320c:	373c      	adds	r7, #60	; 0x3c
 800320e:	46bd      	mov	sp, r7
 8003210:	bd90      	pop	{r4, r7, pc}
 8003212:	bf00      	nop
 8003214:	f3af 8000 	nop.w
 8003218:	9999999a 	.word	0x9999999a
 800321c:	3fb99999 	.word	0x3fb99999
 8003220:	9339d914 	.word	0x9339d914
 8003224:	40580ae7 	.word	0x40580ae7
 8003228:	1eb851ec 	.word	0x1eb851ec
 800322c:	3fe9eb85 	.word	0x3fe9eb85
 8003230:	f5c28f5c 	.word	0xf5c28f5c
 8003234:	3ff35c28 	.word	0x3ff35c28

08003238 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	607b      	str	r3, [r7, #4]
 8003242:	4b12      	ldr	r3, [pc, #72]	; (800328c <HAL_MspInit+0x54>)
 8003244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003246:	4a11      	ldr	r2, [pc, #68]	; (800328c <HAL_MspInit+0x54>)
 8003248:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800324c:	6453      	str	r3, [r2, #68]	; 0x44
 800324e:	4b0f      	ldr	r3, [pc, #60]	; (800328c <HAL_MspInit+0x54>)
 8003250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003256:	607b      	str	r3, [r7, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	603b      	str	r3, [r7, #0]
 800325e:	4b0b      	ldr	r3, [pc, #44]	; (800328c <HAL_MspInit+0x54>)
 8003260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003262:	4a0a      	ldr	r2, [pc, #40]	; (800328c <HAL_MspInit+0x54>)
 8003264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003268:	6413      	str	r3, [r2, #64]	; 0x40
 800326a:	4b08      	ldr	r3, [pc, #32]	; (800328c <HAL_MspInit+0x54>)
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003276:	2200      	movs	r2, #0
 8003278:	210f      	movs	r1, #15
 800327a:	f06f 0001 	mvn.w	r0, #1
 800327e:	f000 ff63 	bl	8004148 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003282:	bf00      	nop
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	40023800 	.word	0x40023800

08003290 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08a      	sub	sp, #40	; 0x28
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a17      	ldr	r2, [pc, #92]	; (800330c <HAL_ADC_MspInit+0x7c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d127      	bne.n	8003302 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032b2:	2300      	movs	r3, #0
 80032b4:	613b      	str	r3, [r7, #16]
 80032b6:	4b16      	ldr	r3, [pc, #88]	; (8003310 <HAL_ADC_MspInit+0x80>)
 80032b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ba:	4a15      	ldr	r2, [pc, #84]	; (8003310 <HAL_ADC_MspInit+0x80>)
 80032bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c0:	6453      	str	r3, [r2, #68]	; 0x44
 80032c2:	4b13      	ldr	r3, [pc, #76]	; (8003310 <HAL_ADC_MspInit+0x80>)
 80032c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ca:	613b      	str	r3, [r7, #16]
 80032cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	4b0f      	ldr	r3, [pc, #60]	; (8003310 <HAL_ADC_MspInit+0x80>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	4a0e      	ldr	r2, [pc, #56]	; (8003310 <HAL_ADC_MspInit+0x80>)
 80032d8:	f043 0304 	orr.w	r3, r3, #4
 80032dc:	6313      	str	r3, [r2, #48]	; 0x30
 80032de:	4b0c      	ldr	r3, [pc, #48]	; (8003310 <HAL_ADC_MspInit+0x80>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e2:	f003 0304 	and.w	r3, r3, #4
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = VOLTAGE_Pin;
 80032ea:	2304      	movs	r3, #4
 80032ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032ee:	2303      	movs	r3, #3
 80032f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	4619      	mov	r1, r3
 80032fc:	4805      	ldr	r0, [pc, #20]	; (8003314 <HAL_ADC_MspInit+0x84>)
 80032fe:	f000 ff4d 	bl	800419c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003302:	bf00      	nop
 8003304:	3728      	adds	r7, #40	; 0x28
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40012000 	.word	0x40012000
 8003310:	40023800 	.word	0x40023800
 8003314:	40020800 	.word	0x40020800

08003318 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08a      	sub	sp, #40	; 0x28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003320:	f107 0314 	add.w	r3, r7, #20
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	609a      	str	r2, [r3, #8]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a29      	ldr	r2, [pc, #164]	; (80033dc <HAL_I2C_MspInit+0xc4>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d14b      	bne.n	80033d2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	613b      	str	r3, [r7, #16]
 800333e:	4b28      	ldr	r3, [pc, #160]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003342:	4a27      	ldr	r2, [pc, #156]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 8003344:	f043 0304 	orr.w	r3, r3, #4
 8003348:	6313      	str	r3, [r2, #48]	; 0x30
 800334a:	4b25      	ldr	r3, [pc, #148]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334e:	f003 0304 	and.w	r3, r3, #4
 8003352:	613b      	str	r3, [r7, #16]
 8003354:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	4b21      	ldr	r3, [pc, #132]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335e:	4a20      	ldr	r2, [pc, #128]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	6313      	str	r3, [r2, #48]	; 0x30
 8003366:	4b1e      	ldr	r3, [pc, #120]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003372:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003378:	2312      	movs	r3, #18
 800337a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800337c:	2301      	movs	r3, #1
 800337e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003380:	2303      	movs	r3, #3
 8003382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003384:	2304      	movs	r3, #4
 8003386:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003388:	f107 0314 	add.w	r3, r7, #20
 800338c:	4619      	mov	r1, r3
 800338e:	4815      	ldr	r0, [pc, #84]	; (80033e4 <HAL_I2C_MspInit+0xcc>)
 8003390:	f000 ff04 	bl	800419c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003398:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800339a:	2312      	movs	r3, #18
 800339c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800339e:	2301      	movs	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033a2:	2303      	movs	r3, #3
 80033a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80033a6:	2304      	movs	r3, #4
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033aa:	f107 0314 	add.w	r3, r7, #20
 80033ae:	4619      	mov	r1, r3
 80033b0:	480d      	ldr	r0, [pc, #52]	; (80033e8 <HAL_I2C_MspInit+0xd0>)
 80033b2:	f000 fef3 	bl	800419c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	60bb      	str	r3, [r7, #8]
 80033ba:	4b09      	ldr	r3, [pc, #36]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	4a08      	ldr	r2, [pc, #32]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 80033c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033c4:	6413      	str	r3, [r2, #64]	; 0x40
 80033c6:	4b06      	ldr	r3, [pc, #24]	; (80033e0 <HAL_I2C_MspInit+0xc8>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033ce:	60bb      	str	r3, [r7, #8]
 80033d0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80033d2:	bf00      	nop
 80033d4:	3728      	adds	r7, #40	; 0x28
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40005c00 	.word	0x40005c00
 80033e0:	40023800 	.word	0x40023800
 80033e4:	40020800 	.word	0x40020800
 80033e8:	40020000 	.word	0x40020000

080033ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b08e      	sub	sp, #56	; 0x38
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	605a      	str	r2, [r3, #4]
 80033fe:	609a      	str	r2, [r3, #8]
 8003400:	60da      	str	r2, [r3, #12]
 8003402:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a5b      	ldr	r2, [pc, #364]	; (8003578 <HAL_SPI_MspInit+0x18c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d12c      	bne.n	8003468 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	623b      	str	r3, [r7, #32]
 8003412:	4b5a      	ldr	r3, [pc, #360]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003416:	4a59      	ldr	r2, [pc, #356]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003418:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800341c:	6453      	str	r3, [r2, #68]	; 0x44
 800341e:	4b57      	ldr	r3, [pc, #348]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003426:	623b      	str	r3, [r7, #32]
 8003428:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]
 800342e:	4b53      	ldr	r3, [pc, #332]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	4a52      	ldr	r2, [pc, #328]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	6313      	str	r3, [r2, #48]	; 0x30
 800343a:	4b50      	ldr	r3, [pc, #320]	; (800357c <HAL_SPI_MspInit+0x190>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003446:	23e0      	movs	r3, #224	; 0xe0
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344a:	2302      	movs	r3, #2
 800344c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344e:	2300      	movs	r3, #0
 8003450:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003452:	2303      	movs	r3, #3
 8003454:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003456:	2305      	movs	r3, #5
 8003458:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800345a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800345e:	4619      	mov	r1, r3
 8003460:	4847      	ldr	r0, [pc, #284]	; (8003580 <HAL_SPI_MspInit+0x194>)
 8003462:	f000 fe9b 	bl	800419c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003466:	e082      	b.n	800356e <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a45      	ldr	r2, [pc, #276]	; (8003584 <HAL_SPI_MspInit+0x198>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d12d      	bne.n	80034ce <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003472:	2300      	movs	r3, #0
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	4b41      	ldr	r3, [pc, #260]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	4a40      	ldr	r2, [pc, #256]	; (800357c <HAL_SPI_MspInit+0x190>)
 800347c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003480:	6413      	str	r3, [r2, #64]	; 0x40
 8003482:	4b3e      	ldr	r3, [pc, #248]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800348a:	61bb      	str	r3, [r7, #24]
 800348c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	4b3a      	ldr	r3, [pc, #232]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003496:	4a39      	ldr	r2, [pc, #228]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	6313      	str	r3, [r2, #48]	; 0x30
 800349e:	4b37      	ldr	r3, [pc, #220]	; (800357c <HAL_SPI_MspInit+0x190>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80034aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b0:	2302      	movs	r3, #2
 80034b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034b8:	2303      	movs	r3, #3
 80034ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80034bc:	2305      	movs	r3, #5
 80034be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034c4:	4619      	mov	r1, r3
 80034c6:	4830      	ldr	r0, [pc, #192]	; (8003588 <HAL_SPI_MspInit+0x19c>)
 80034c8:	f000 fe68 	bl	800419c <HAL_GPIO_Init>
}
 80034cc:	e04f      	b.n	800356e <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI3)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a2e      	ldr	r2, [pc, #184]	; (800358c <HAL_SPI_MspInit+0x1a0>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d14a      	bne.n	800356e <HAL_SPI_MspInit+0x182>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80034d8:	2300      	movs	r3, #0
 80034da:	613b      	str	r3, [r7, #16]
 80034dc:	4b27      	ldr	r3, [pc, #156]	; (800357c <HAL_SPI_MspInit+0x190>)
 80034de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e0:	4a26      	ldr	r2, [pc, #152]	; (800357c <HAL_SPI_MspInit+0x190>)
 80034e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034e6:	6413      	str	r3, [r2, #64]	; 0x40
 80034e8:	4b24      	ldr	r3, [pc, #144]	; (800357c <HAL_SPI_MspInit+0x190>)
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034f4:	2300      	movs	r3, #0
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	4b20      	ldr	r3, [pc, #128]	; (800357c <HAL_SPI_MspInit+0x190>)
 80034fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fc:	4a1f      	ldr	r2, [pc, #124]	; (800357c <HAL_SPI_MspInit+0x190>)
 80034fe:	f043 0304 	orr.w	r3, r3, #4
 8003502:	6313      	str	r3, [r2, #48]	; 0x30
 8003504:	4b1d      	ldr	r3, [pc, #116]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003510:	2300      	movs	r3, #0
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	4b19      	ldr	r3, [pc, #100]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003518:	4a18      	ldr	r2, [pc, #96]	; (800357c <HAL_SPI_MspInit+0x190>)
 800351a:	f043 0302 	orr.w	r3, r3, #2
 800351e:	6313      	str	r3, [r2, #48]	; 0x30
 8003520:	4b16      	ldr	r3, [pc, #88]	; (800357c <HAL_SPI_MspInit+0x190>)
 8003522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800352c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003530:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003532:	2302      	movs	r3, #2
 8003534:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003536:	2300      	movs	r3, #0
 8003538:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800353a:	2303      	movs	r3, #3
 800353c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800353e:	2306      	movs	r3, #6
 8003540:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003546:	4619      	mov	r1, r3
 8003548:	4811      	ldr	r0, [pc, #68]	; (8003590 <HAL_SPI_MspInit+0x1a4>)
 800354a:	f000 fe27 	bl	800419c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800354e:	2320      	movs	r3, #32
 8003550:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003552:	2302      	movs	r3, #2
 8003554:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	2300      	movs	r3, #0
 8003558:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800355a:	2303      	movs	r3, #3
 800355c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800355e:	2306      	movs	r3, #6
 8003560:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003566:	4619      	mov	r1, r3
 8003568:	4807      	ldr	r0, [pc, #28]	; (8003588 <HAL_SPI_MspInit+0x19c>)
 800356a:	f000 fe17 	bl	800419c <HAL_GPIO_Init>
}
 800356e:	bf00      	nop
 8003570:	3738      	adds	r7, #56	; 0x38
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40013000 	.word	0x40013000
 800357c:	40023800 	.word	0x40023800
 8003580:	40020000 	.word	0x40020000
 8003584:	40003800 	.word	0x40003800
 8003588:	40020400 	.word	0x40020400
 800358c:	40003c00 	.word	0x40003c00
 8003590:	40020800 	.word	0x40020800

08003594 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a4:	d10d      	bne.n	80035c2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	4b09      	ldr	r3, [pc, #36]	; (80035d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	4a08      	ldr	r2, [pc, #32]	; (80035d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	6413      	str	r3, [r2, #64]	; 0x40
 80035b6:	4b06      	ldr	r3, [pc, #24]	; (80035d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80035c2:	bf00      	nop
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40023800 	.word	0x40023800

080035d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a0b      	ldr	r2, [pc, #44]	; (8003610 <HAL_TIM_Base_MspInit+0x3c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d10d      	bne.n	8003602 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	4b0a      	ldr	r3, [pc, #40]	; (8003614 <HAL_TIM_Base_MspInit+0x40>)
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	4a09      	ldr	r2, [pc, #36]	; (8003614 <HAL_TIM_Base_MspInit+0x40>)
 80035f0:	f043 0302 	orr.w	r3, r3, #2
 80035f4:	6413      	str	r3, [r2, #64]	; 0x40
 80035f6:	4b07      	ldr	r3, [pc, #28]	; (8003614 <HAL_TIM_Base_MspInit+0x40>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003602:	bf00      	nop
 8003604:	3714      	adds	r7, #20
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	40000400 	.word	0x40000400
 8003614:	40023800 	.word	0x40023800

08003618 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08a      	sub	sp, #40	; 0x28
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	f107 0314 	add.w	r3, r7, #20
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003638:	d11e      	bne.n	8003678 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	4b31      	ldr	r3, [pc, #196]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	4a30      	ldr	r2, [pc, #192]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	6313      	str	r3, [r2, #48]	; 0x30
 800364a:	4b2e      	ldr	r3, [pc, #184]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8003656:	2309      	movs	r3, #9
 8003658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365a:	2302      	movs	r3, #2
 800365c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365e:	2300      	movs	r3, #0
 8003660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003662:	2300      	movs	r3, #0
 8003664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003666:	2301      	movs	r3, #1
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366a:	f107 0314 	add.w	r3, r7, #20
 800366e:	4619      	mov	r1, r3
 8003670:	4825      	ldr	r0, [pc, #148]	; (8003708 <HAL_TIM_MspPostInit+0xf0>)
 8003672:	f000 fd93 	bl	800419c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003676:	e041      	b.n	80036fc <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a23      	ldr	r2, [pc, #140]	; (800370c <HAL_TIM_MspPostInit+0xf4>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d13c      	bne.n	80036fc <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	4b1f      	ldr	r3, [pc, #124]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368a:	4a1e      	ldr	r2, [pc, #120]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 800368c:	f043 0302 	orr.w	r3, r3, #2
 8003690:	6313      	str	r3, [r2, #48]	; 0x30
 8003692:	4b1c      	ldr	r3, [pc, #112]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	4b18      	ldr	r3, [pc, #96]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a6:	4a17      	ldr	r2, [pc, #92]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 80036a8:	f043 0304 	orr.w	r3, r3, #4
 80036ac:	6313      	str	r3, [r2, #48]	; 0x30
 80036ae:	4b15      	ldr	r3, [pc, #84]	; (8003704 <HAL_TIM_MspPostInit+0xec>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036ba:	2302      	movs	r3, #2
 80036bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036be:	2302      	movs	r3, #2
 80036c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c6:	2300      	movs	r3, #0
 80036c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036ca:	2302      	movs	r3, #2
 80036cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ce:	f107 0314 	add.w	r3, r7, #20
 80036d2:	4619      	mov	r1, r3
 80036d4:	480e      	ldr	r0, [pc, #56]	; (8003710 <HAL_TIM_MspPostInit+0xf8>)
 80036d6:	f000 fd61 	bl	800419c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80036da:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80036de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e0:	2302      	movs	r3, #2
 80036e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e8:	2300      	movs	r3, #0
 80036ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036ec:	2302      	movs	r3, #2
 80036ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	4619      	mov	r1, r3
 80036f6:	4807      	ldr	r0, [pc, #28]	; (8003714 <HAL_TIM_MspPostInit+0xfc>)
 80036f8:	f000 fd50 	bl	800419c <HAL_GPIO_Init>
}
 80036fc:	bf00      	nop
 80036fe:	3728      	adds	r7, #40	; 0x28
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40023800 	.word	0x40023800
 8003708:	40020000 	.word	0x40020000
 800370c:	40000400 	.word	0x40000400
 8003710:	40020400 	.word	0x40020400
 8003714:	40020800 	.word	0x40020800

08003718 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08c      	sub	sp, #48	; 0x30
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003724:	2300      	movs	r3, #0
 8003726:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003728:	2200      	movs	r2, #0
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	2019      	movs	r0, #25
 800372e:	f000 fd0b 	bl	8004148 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003732:	2019      	movs	r0, #25
 8003734:	f000 fd24 	bl	8004180 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003738:	2300      	movs	r3, #0
 800373a:	60fb      	str	r3, [r7, #12]
 800373c:	4b1f      	ldr	r3, [pc, #124]	; (80037bc <HAL_InitTick+0xa4>)
 800373e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003740:	4a1e      	ldr	r2, [pc, #120]	; (80037bc <HAL_InitTick+0xa4>)
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	6453      	str	r3, [r2, #68]	; 0x44
 8003748:	4b1c      	ldr	r3, [pc, #112]	; (80037bc <HAL_InitTick+0xa4>)
 800374a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374c:	f003 0301 	and.w	r3, r3, #1
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003754:	f107 0210 	add.w	r2, r7, #16
 8003758:	f107 0314 	add.w	r3, r7, #20
 800375c:	4611      	mov	r1, r2
 800375e:	4618      	mov	r0, r3
 8003760:	f003 f9b4 	bl	8006acc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003764:	f003 f99e 	bl	8006aa4 <HAL_RCC_GetPCLK2Freq>
 8003768:	4603      	mov	r3, r0
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800376e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003770:	4a13      	ldr	r2, [pc, #76]	; (80037c0 <HAL_InitTick+0xa8>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	0c9b      	lsrs	r3, r3, #18
 8003778:	3b01      	subs	r3, #1
 800377a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800377c:	4b11      	ldr	r3, [pc, #68]	; (80037c4 <HAL_InitTick+0xac>)
 800377e:	4a12      	ldr	r2, [pc, #72]	; (80037c8 <HAL_InitTick+0xb0>)
 8003780:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003782:	4b10      	ldr	r3, [pc, #64]	; (80037c4 <HAL_InitTick+0xac>)
 8003784:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003788:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800378a:	4a0e      	ldr	r2, [pc, #56]	; (80037c4 <HAL_InitTick+0xac>)
 800378c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800378e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003790:	4b0c      	ldr	r3, [pc, #48]	; (80037c4 <HAL_InitTick+0xac>)
 8003792:	2200      	movs	r2, #0
 8003794:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003796:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <HAL_InitTick+0xac>)
 8003798:	2200      	movs	r2, #0
 800379a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800379c:	4809      	ldr	r0, [pc, #36]	; (80037c4 <HAL_InitTick+0xac>)
 800379e:	f004 fcdf 	bl	8008160 <HAL_TIM_Base_Init>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d104      	bne.n	80037b2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80037a8:	4806      	ldr	r0, [pc, #24]	; (80037c4 <HAL_InitTick+0xac>)
 80037aa:	f004 fd04 	bl	80081b6 <HAL_TIM_Base_Start_IT>
 80037ae:	4603      	mov	r3, r0
 80037b0:	e000      	b.n	80037b4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3730      	adds	r7, #48	; 0x30
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40023800 	.word	0x40023800
 80037c0:	431bde83 	.word	0x431bde83
 80037c4:	2000458c 	.word	0x2000458c
 80037c8:	40010000 	.word	0x40010000

080037cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037d0:	e7fe      	b.n	80037d0 <NMI_Handler+0x4>

080037d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037d2:	b480      	push	{r7}
 80037d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037d6:	e7fe      	b.n	80037d6 <HardFault_Handler+0x4>

080037d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037dc:	e7fe      	b.n	80037dc <MemManage_Handler+0x4>

080037de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037de:	b480      	push	{r7}
 80037e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037e2:	e7fe      	b.n	80037e2 <BusFault_Handler+0x4>

080037e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037e8:	e7fe      	b.n	80037e8 <UsageFault_Handler+0x4>

080037ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037ea:	b480      	push	{r7}
 80037ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037ee:	bf00      	nop
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037fc:	4802      	ldr	r0, [pc, #8]	; (8003808 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80037fe:	f004 fd67 	bl	80082d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	2000458c 	.word	0x2000458c

0800380c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003810:	4802      	ldr	r0, [pc, #8]	; (800381c <OTG_FS_IRQHandler+0x10>)
 8003812:	f001 ff79 	bl	8005708 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003816:	bf00      	nop
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	20005f14 	.word	0x20005f14

08003820 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
	return 1;
 8003824:	2301      	movs	r3, #1
}
 8003826:	4618      	mov	r0, r3
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <_kill>:

int _kill(int pid, int sig)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800383a:	f00b f843 	bl	800e8c4 <__errno>
 800383e:	4602      	mov	r2, r0
 8003840:	2316      	movs	r3, #22
 8003842:	6013      	str	r3, [r2, #0]
	return -1;
 8003844:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <_exit>:

void _exit (int status)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003858:	f04f 31ff 	mov.w	r1, #4294967295
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7ff ffe7 	bl	8003830 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003862:	e7fe      	b.n	8003862 <_exit+0x12>

08003864 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	e00a      	b.n	800388c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003876:	f3af 8000 	nop.w
 800387a:	4601      	mov	r1, r0
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	60ba      	str	r2, [r7, #8]
 8003882:	b2ca      	uxtb	r2, r1
 8003884:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	3301      	adds	r3, #1
 800388a:	617b      	str	r3, [r7, #20]
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	429a      	cmp	r2, r3
 8003892:	dbf0      	blt.n	8003876 <_read+0x12>
	}

return len;
 8003894:	687b      	ldr	r3, [r7, #4]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b086      	sub	sp, #24
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	e009      	b.n	80038c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	1c5a      	adds	r2, r3, #1
 80038b4:	60ba      	str	r2, [r7, #8]
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	3301      	adds	r3, #1
 80038c2:	617b      	str	r3, [r7, #20]
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	dbf1      	blt.n	80038b0 <_write+0x12>
	}
	return len;
 80038cc:	687b      	ldr	r3, [r7, #4]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3718      	adds	r7, #24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <_close>:

int _close(int file)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
	return -1;
 80038de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
 80038f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038fe:	605a      	str	r2, [r3, #4]
	return 0;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr

0800390e <_isatty>:

int _isatty(int file)
{
 800390e:	b480      	push	{r7}
 8003910:	b083      	sub	sp, #12
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
	return 1;
 8003916:	2301      	movs	r3, #1
}
 8003918:	4618      	mov	r0, r3
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
	return 0;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
	...

08003940 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003948:	4a14      	ldr	r2, [pc, #80]	; (800399c <_sbrk+0x5c>)
 800394a:	4b15      	ldr	r3, [pc, #84]	; (80039a0 <_sbrk+0x60>)
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003954:	4b13      	ldr	r3, [pc, #76]	; (80039a4 <_sbrk+0x64>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d102      	bne.n	8003962 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800395c:	4b11      	ldr	r3, [pc, #68]	; (80039a4 <_sbrk+0x64>)
 800395e:	4a12      	ldr	r2, [pc, #72]	; (80039a8 <_sbrk+0x68>)
 8003960:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003962:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <_sbrk+0x64>)
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4413      	add	r3, r2
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	429a      	cmp	r2, r3
 800396e:	d207      	bcs.n	8003980 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003970:	f00a ffa8 	bl	800e8c4 <__errno>
 8003974:	4602      	mov	r2, r0
 8003976:	230c      	movs	r3, #12
 8003978:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800397a:	f04f 33ff 	mov.w	r3, #4294967295
 800397e:	e009      	b.n	8003994 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003980:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <_sbrk+0x64>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003986:	4b07      	ldr	r3, [pc, #28]	; (80039a4 <_sbrk+0x64>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	4a05      	ldr	r2, [pc, #20]	; (80039a4 <_sbrk+0x64>)
 8003990:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003992:	68fb      	ldr	r3, [r7, #12]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20020000 	.word	0x20020000
 80039a0:	00000400 	.word	0x00000400
 80039a4:	200005f8 	.word	0x200005f8
 80039a8:	20006320 	.word	0x20006320

080039ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <SystemInit+0x28>)
 80039b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b6:	4a07      	ldr	r2, [pc, #28]	; (80039d4 <SystemInit+0x28>)
 80039b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80039c0:	4b04      	ldr	r3, [pc, #16]	; (80039d4 <SystemInit+0x28>)
 80039c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039c6:	609a      	str	r2, [r3, #8]
#endif
}
 80039c8:	bf00      	nop
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80039d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80039dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80039de:	e003      	b.n	80039e8 <LoopCopyDataInit>

080039e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80039e0:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80039e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80039e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80039e6:	3104      	adds	r1, #4

080039e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80039e8:	480b      	ldr	r0, [pc, #44]	; (8003a18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80039ea:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80039ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80039ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80039f0:	d3f6      	bcc.n	80039e0 <CopyDataInit>
  ldr  r2, =_sbss
 80039f2:	4a0b      	ldr	r2, [pc, #44]	; (8003a20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80039f4:	e002      	b.n	80039fc <LoopFillZerobss>

080039f6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80039f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80039f8:	f842 3b04 	str.w	r3, [r2], #4

080039fc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80039fc:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80039fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a00:	d3f9      	bcc.n	80039f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a02:	f7ff ffd3 	bl	80039ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a06:	f00a ff75 	bl	800e8f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a0a:	f7fe fbed 	bl	80021e8 <main>
  bx  lr    
 8003a0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a10:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003a14:	08013bb0 	.word	0x08013bb0
  ldr  r0, =_sdata
 8003a18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003a1c:	20000388 	.word	0x20000388
  ldr  r2, =_sbss
 8003a20:	20000388 	.word	0x20000388
  ldr  r3, = _ebss
 8003a24:	20006320 	.word	0x20006320

08003a28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a28:	e7fe      	b.n	8003a28 <ADC_IRQHandler>
	...

08003a2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a30:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <HAL_Init+0x40>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a0d      	ldr	r2, [pc, #52]	; (8003a6c <HAL_Init+0x40>)
 8003a36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a3c:	4b0b      	ldr	r3, [pc, #44]	; (8003a6c <HAL_Init+0x40>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a0a      	ldr	r2, [pc, #40]	; (8003a6c <HAL_Init+0x40>)
 8003a42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a48:	4b08      	ldr	r3, [pc, #32]	; (8003a6c <HAL_Init+0x40>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a07      	ldr	r2, [pc, #28]	; (8003a6c <HAL_Init+0x40>)
 8003a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a54:	2003      	movs	r0, #3
 8003a56:	f000 fb6c 	bl	8004132 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	f7ff fe5c 	bl	8003718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a60:	f7ff fbea 	bl	8003238 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	40023c00 	.word	0x40023c00

08003a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a74:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <HAL_IncTick+0x20>)
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <HAL_IncTick+0x24>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4413      	add	r3, r2
 8003a80:	4a04      	ldr	r2, [pc, #16]	; (8003a94 <HAL_IncTick+0x24>)
 8003a82:	6013      	str	r3, [r2, #0]
}
 8003a84:	bf00      	nop
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	20000008 	.word	0x20000008
 8003a94:	200045cc 	.word	0x200045cc

08003a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a9c:	4b03      	ldr	r3, [pc, #12]	; (8003aac <HAL_GetTick+0x14>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	200045cc 	.word	0x200045cc

08003ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ab8:	f7ff ffee 	bl	8003a98 <HAL_GetTick>
 8003abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac8:	d005      	beq.n	8003ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <HAL_Delay+0x40>)
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ad6:	bf00      	nop
 8003ad8:	f7ff ffde 	bl	8003a98 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d8f7      	bhi.n	8003ad8 <HAL_Delay+0x28>
  {
  }
}
 8003ae8:	bf00      	nop
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	20000008 	.word	0x20000008

08003af4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003afc:	2300      	movs	r3, #0
 8003afe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e033      	b.n	8003b72 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d109      	bne.n	8003b26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7ff fbbc 	bl	8003290 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 0310 	and.w	r3, r3, #16
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d118      	bne.n	8003b64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b3a:	f023 0302 	bic.w	r3, r3, #2
 8003b3e:	f043 0202 	orr.w	r2, r3, #2
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f94a 	bl	8003de0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	f023 0303 	bic.w	r3, r3, #3
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	641a      	str	r2, [r3, #64]	; 0x40
 8003b62:	e001      	b.n	8003b68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
	...

08003b7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x1c>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e113      	b.n	8003dc0 <HAL_ADC_ConfigChannel+0x244>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b09      	cmp	r3, #9
 8003ba6:	d925      	bls.n	8003bf4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	68d9      	ldr	r1, [r3, #12]
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	4413      	add	r3, r2
 8003bbc:	3b1e      	subs	r3, #30
 8003bbe:	2207      	movs	r2, #7
 8003bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc4:	43da      	mvns	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	400a      	ands	r2, r1
 8003bcc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68d9      	ldr	r1, [r3, #12]
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	4618      	mov	r0, r3
 8003be0:	4603      	mov	r3, r0
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	4403      	add	r3, r0
 8003be6:	3b1e      	subs	r3, #30
 8003be8:	409a      	lsls	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	60da      	str	r2, [r3, #12]
 8003bf2:	e022      	b.n	8003c3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6919      	ldr	r1, [r3, #16]
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	461a      	mov	r2, r3
 8003c02:	4613      	mov	r3, r2
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	4413      	add	r3, r2
 8003c08:	2207      	movs	r2, #7
 8003c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0e:	43da      	mvns	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	400a      	ands	r2, r1
 8003c16:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6919      	ldr	r1, [r3, #16]
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	4618      	mov	r0, r3
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	4403      	add	r3, r0
 8003c30:	409a      	lsls	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b06      	cmp	r3, #6
 8003c40:	d824      	bhi.n	8003c8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	3b05      	subs	r3, #5
 8003c54:	221f      	movs	r2, #31
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	43da      	mvns	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	400a      	ands	r2, r1
 8003c62:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	4618      	mov	r0, r3
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	4613      	mov	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4413      	add	r3, r2
 8003c7c:	3b05      	subs	r3, #5
 8003c7e:	fa00 f203 	lsl.w	r2, r0, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	635a      	str	r2, [r3, #52]	; 0x34
 8003c8a:	e04c      	b.n	8003d26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b0c      	cmp	r3, #12
 8003c92:	d824      	bhi.n	8003cde <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3b23      	subs	r3, #35	; 0x23
 8003ca6:	221f      	movs	r2, #31
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	43da      	mvns	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	400a      	ands	r2, r1
 8003cb4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	4413      	add	r3, r2
 8003cce:	3b23      	subs	r3, #35	; 0x23
 8003cd0:	fa00 f203 	lsl.w	r2, r0, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	631a      	str	r2, [r3, #48]	; 0x30
 8003cdc:	e023      	b.n	8003d26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	3b41      	subs	r3, #65	; 0x41
 8003cf0:	221f      	movs	r2, #31
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	43da      	mvns	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	400a      	ands	r2, r1
 8003cfe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	4613      	mov	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	3b41      	subs	r3, #65	; 0x41
 8003d1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d26:	4b29      	ldr	r3, [pc, #164]	; (8003dcc <HAL_ADC_ConfigChannel+0x250>)
 8003d28:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a28      	ldr	r2, [pc, #160]	; (8003dd0 <HAL_ADC_ConfigChannel+0x254>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d10f      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0x1d8>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b12      	cmp	r3, #18
 8003d3a:	d10b      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a1d      	ldr	r2, [pc, #116]	; (8003dd0 <HAL_ADC_ConfigChannel+0x254>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d12b      	bne.n	8003db6 <HAL_ADC_ConfigChannel+0x23a>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a1c      	ldr	r2, [pc, #112]	; (8003dd4 <HAL_ADC_ConfigChannel+0x258>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d003      	beq.n	8003d70 <HAL_ADC_ConfigChannel+0x1f4>
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b11      	cmp	r3, #17
 8003d6e:	d122      	bne.n	8003db6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a11      	ldr	r2, [pc, #68]	; (8003dd4 <HAL_ADC_ConfigChannel+0x258>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d111      	bne.n	8003db6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d92:	4b11      	ldr	r3, [pc, #68]	; (8003dd8 <HAL_ADC_ConfigChannel+0x25c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a11      	ldr	r2, [pc, #68]	; (8003ddc <HAL_ADC_ConfigChannel+0x260>)
 8003d98:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9c:	0c9a      	lsrs	r2, r3, #18
 8003d9e:	4613      	mov	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	4413      	add	r3, r2
 8003da4:	005b      	lsls	r3, r3, #1
 8003da6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003da8:	e002      	b.n	8003db0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	3b01      	subs	r3, #1
 8003dae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f9      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3714      	adds	r7, #20
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	40012300 	.word	0x40012300
 8003dd0:	40012000 	.word	0x40012000
 8003dd4:	10000012 	.word	0x10000012
 8003dd8:	20000000 	.word	0x20000000
 8003ddc:	431bde83 	.word	0x431bde83

08003de0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003de8:	4b79      	ldr	r3, [pc, #484]	; (8003fd0 <ADC_Init+0x1f0>)
 8003dea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	431a      	orrs	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6859      	ldr	r1, [r3, #4]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	021a      	lsls	r2, r3, #8
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	685a      	ldr	r2, [r3, #4]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6859      	ldr	r1, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6899      	ldr	r1, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e72:	4a58      	ldr	r2, [pc, #352]	; (8003fd4 <ADC_Init+0x1f4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d022      	beq.n	8003ebe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6899      	ldr	r1, [r3, #8]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ea8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	6899      	ldr	r1, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	609a      	str	r2, [r3, #8]
 8003ebc:	e00f      	b.n	8003ede <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ecc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003edc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0202 	bic.w	r2, r2, #2
 8003eec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6899      	ldr	r1, [r3, #8]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	7e1b      	ldrb	r3, [r3, #24]
 8003ef8:	005a      	lsls	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	430a      	orrs	r2, r1
 8003f00:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01b      	beq.n	8003f44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f1a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003f2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6859      	ldr	r1, [r3, #4]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	3b01      	subs	r3, #1
 8003f38:	035a      	lsls	r2, r3, #13
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	e007      	b.n	8003f54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f52:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003f62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	051a      	lsls	r2, r3, #20
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6899      	ldr	r1, [r3, #8]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f96:	025a      	lsls	r2, r3, #9
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6899      	ldr	r1, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	029a      	lsls	r2, r3, #10
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	609a      	str	r2, [r3, #8]
}
 8003fc4:	bf00      	nop
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	40012300 	.word	0x40012300
 8003fd4:	0f000001 	.word	0x0f000001

08003fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	; (800401c <__NVIC_SetPriorityGrouping+0x44>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800400a:	4a04      	ldr	r2, [pc, #16]	; (800401c <__NVIC_SetPriorityGrouping+0x44>)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	60d3      	str	r3, [r2, #12]
}
 8004010:	bf00      	nop
 8004012:	3714      	adds	r7, #20
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	e000ed00 	.word	0xe000ed00

08004020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004024:	4b04      	ldr	r3, [pc, #16]	; (8004038 <__NVIC_GetPriorityGrouping+0x18>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	0a1b      	lsrs	r3, r3, #8
 800402a:	f003 0307 	and.w	r3, r3, #7
}
 800402e:	4618      	mov	r0, r3
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	e000ed00 	.word	0xe000ed00

0800403c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	4603      	mov	r3, r0
 8004044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404a:	2b00      	cmp	r3, #0
 800404c:	db0b      	blt.n	8004066 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	f003 021f 	and.w	r2, r3, #31
 8004054:	4907      	ldr	r1, [pc, #28]	; (8004074 <__NVIC_EnableIRQ+0x38>)
 8004056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405a:	095b      	lsrs	r3, r3, #5
 800405c:	2001      	movs	r0, #1
 800405e:	fa00 f202 	lsl.w	r2, r0, r2
 8004062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	e000e100 	.word	0xe000e100

08004078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	4603      	mov	r3, r0
 8004080:	6039      	str	r1, [r7, #0]
 8004082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004088:	2b00      	cmp	r3, #0
 800408a:	db0a      	blt.n	80040a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	b2da      	uxtb	r2, r3
 8004090:	490c      	ldr	r1, [pc, #48]	; (80040c4 <__NVIC_SetPriority+0x4c>)
 8004092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004096:	0112      	lsls	r2, r2, #4
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	440b      	add	r3, r1
 800409c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a0:	e00a      	b.n	80040b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	4908      	ldr	r1, [pc, #32]	; (80040c8 <__NVIC_SetPriority+0x50>)
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	3b04      	subs	r3, #4
 80040b0:	0112      	lsls	r2, r2, #4
 80040b2:	b2d2      	uxtb	r2, r2
 80040b4:	440b      	add	r3, r1
 80040b6:	761a      	strb	r2, [r3, #24]
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	e000e100 	.word	0xe000e100
 80040c8:	e000ed00 	.word	0xe000ed00

080040cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b089      	sub	sp, #36	; 0x24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f1c3 0307 	rsb	r3, r3, #7
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	bf28      	it	cs
 80040ea:	2304      	movcs	r3, #4
 80040ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	3304      	adds	r3, #4
 80040f2:	2b06      	cmp	r3, #6
 80040f4:	d902      	bls.n	80040fc <NVIC_EncodePriority+0x30>
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3b03      	subs	r3, #3
 80040fa:	e000      	b.n	80040fe <NVIC_EncodePriority+0x32>
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004100:	f04f 32ff 	mov.w	r2, #4294967295
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43da      	mvns	r2, r3
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	401a      	ands	r2, r3
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004114:	f04f 31ff 	mov.w	r1, #4294967295
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	fa01 f303 	lsl.w	r3, r1, r3
 800411e:	43d9      	mvns	r1, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004124:	4313      	orrs	r3, r2
         );
}
 8004126:	4618      	mov	r0, r3
 8004128:	3724      	adds	r7, #36	; 0x24
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr

08004132 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff ff4c 	bl	8003fd8 <__NVIC_SetPriorityGrouping>
}
 8004140:	bf00      	nop
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800415a:	f7ff ff61 	bl	8004020 <__NVIC_GetPriorityGrouping>
 800415e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	68b9      	ldr	r1, [r7, #8]
 8004164:	6978      	ldr	r0, [r7, #20]
 8004166:	f7ff ffb1 	bl	80040cc <NVIC_EncodePriority>
 800416a:	4602      	mov	r2, r0
 800416c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004170:	4611      	mov	r1, r2
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff ff80 	bl	8004078 <__NVIC_SetPriority>
}
 8004178:	bf00      	nop
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff ff54 	bl	800403c <__NVIC_EnableIRQ>
}
 8004194:	bf00      	nop
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800419c:	b480      	push	{r7}
 800419e:	b089      	sub	sp, #36	; 0x24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041a6:	2300      	movs	r3, #0
 80041a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041aa:	2300      	movs	r3, #0
 80041ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041b2:	2300      	movs	r3, #0
 80041b4:	61fb      	str	r3, [r7, #28]
 80041b6:	e165      	b.n	8004484 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041b8:	2201      	movs	r2, #1
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	f040 8154 	bne.w	800447e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d00b      	beq.n	80041f6 <HAL_GPIO_Init+0x5a>
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d007      	beq.n	80041f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041ea:	2b11      	cmp	r3, #17
 80041ec:	d003      	beq.n	80041f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b12      	cmp	r3, #18
 80041f4:	d130      	bne.n	8004258 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	2203      	movs	r2, #3
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43db      	mvns	r3, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	4013      	ands	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	4313      	orrs	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800422c:	2201      	movs	r2, #1
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4013      	ands	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	091b      	lsrs	r3, r3, #4
 8004242:	f003 0201 	and.w	r2, r3, #1
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	4313      	orrs	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	2203      	movs	r2, #3
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	689a      	ldr	r2, [r3, #8]
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4313      	orrs	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b02      	cmp	r3, #2
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0xfc>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b12      	cmp	r3, #18
 8004296:	d123      	bne.n	80042e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	08da      	lsrs	r2, r3, #3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3208      	adds	r2, #8
 80042a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	220f      	movs	r2, #15
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	43db      	mvns	r3, r3
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4013      	ands	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	08da      	lsrs	r2, r3, #3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3208      	adds	r2, #8
 80042da:	69b9      	ldr	r1, [r7, #24]
 80042dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	2203      	movs	r2, #3
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43db      	mvns	r3, r3
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4013      	ands	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f003 0203 	and.w	r2, r3, #3
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	4313      	orrs	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 80ae 	beq.w	800447e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004322:	2300      	movs	r3, #0
 8004324:	60fb      	str	r3, [r7, #12]
 8004326:	4b5c      	ldr	r3, [pc, #368]	; (8004498 <HAL_GPIO_Init+0x2fc>)
 8004328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432a:	4a5b      	ldr	r2, [pc, #364]	; (8004498 <HAL_GPIO_Init+0x2fc>)
 800432c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004330:	6453      	str	r3, [r2, #68]	; 0x44
 8004332:	4b59      	ldr	r3, [pc, #356]	; (8004498 <HAL_GPIO_Init+0x2fc>)
 8004334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800433e:	4a57      	ldr	r2, [pc, #348]	; (800449c <HAL_GPIO_Init+0x300>)
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	089b      	lsrs	r3, r3, #2
 8004344:	3302      	adds	r3, #2
 8004346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800434a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	220f      	movs	r2, #15
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	43db      	mvns	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a4e      	ldr	r2, [pc, #312]	; (80044a0 <HAL_GPIO_Init+0x304>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d025      	beq.n	80043b6 <HAL_GPIO_Init+0x21a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a4d      	ldr	r2, [pc, #308]	; (80044a4 <HAL_GPIO_Init+0x308>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d01f      	beq.n	80043b2 <HAL_GPIO_Init+0x216>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a4c      	ldr	r2, [pc, #304]	; (80044a8 <HAL_GPIO_Init+0x30c>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d019      	beq.n	80043ae <HAL_GPIO_Init+0x212>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a4b      	ldr	r2, [pc, #300]	; (80044ac <HAL_GPIO_Init+0x310>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d013      	beq.n	80043aa <HAL_GPIO_Init+0x20e>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a4a      	ldr	r2, [pc, #296]	; (80044b0 <HAL_GPIO_Init+0x314>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d00d      	beq.n	80043a6 <HAL_GPIO_Init+0x20a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a49      	ldr	r2, [pc, #292]	; (80044b4 <HAL_GPIO_Init+0x318>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d007      	beq.n	80043a2 <HAL_GPIO_Init+0x206>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a48      	ldr	r2, [pc, #288]	; (80044b8 <HAL_GPIO_Init+0x31c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d101      	bne.n	800439e <HAL_GPIO_Init+0x202>
 800439a:	2306      	movs	r3, #6
 800439c:	e00c      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 800439e:	2307      	movs	r3, #7
 80043a0:	e00a      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 80043a2:	2305      	movs	r3, #5
 80043a4:	e008      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 80043a6:	2304      	movs	r3, #4
 80043a8:	e006      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 80043aa:	2303      	movs	r3, #3
 80043ac:	e004      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 80043ae:	2302      	movs	r3, #2
 80043b0:	e002      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <HAL_GPIO_Init+0x21c>
 80043b6:	2300      	movs	r3, #0
 80043b8:	69fa      	ldr	r2, [r7, #28]
 80043ba:	f002 0203 	and.w	r2, r2, #3
 80043be:	0092      	lsls	r2, r2, #2
 80043c0:	4093      	lsls	r3, r2
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043c8:	4934      	ldr	r1, [pc, #208]	; (800449c <HAL_GPIO_Init+0x300>)
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	089b      	lsrs	r3, r3, #2
 80043ce:	3302      	adds	r3, #2
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043d6:	4b39      	ldr	r3, [pc, #228]	; (80044bc <HAL_GPIO_Init+0x320>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	43db      	mvns	r3, r3
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	4013      	ands	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043fa:	4a30      	ldr	r2, [pc, #192]	; (80044bc <HAL_GPIO_Init+0x320>)
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004400:	4b2e      	ldr	r3, [pc, #184]	; (80044bc <HAL_GPIO_Init+0x320>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	43db      	mvns	r3, r3
 800440a:	69ba      	ldr	r2, [r7, #24]
 800440c:	4013      	ands	r3, r2
 800440e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	4313      	orrs	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004424:	4a25      	ldr	r2, [pc, #148]	; (80044bc <HAL_GPIO_Init+0x320>)
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800442a:	4b24      	ldr	r3, [pc, #144]	; (80044bc <HAL_GPIO_Init+0x320>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	43db      	mvns	r3, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4013      	ands	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4313      	orrs	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800444e:	4a1b      	ldr	r2, [pc, #108]	; (80044bc <HAL_GPIO_Init+0x320>)
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004454:	4b19      	ldr	r3, [pc, #100]	; (80044bc <HAL_GPIO_Init+0x320>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	43db      	mvns	r3, r3
 800445e:	69ba      	ldr	r2, [r7, #24]
 8004460:	4013      	ands	r3, r2
 8004462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004478:	4a10      	ldr	r2, [pc, #64]	; (80044bc <HAL_GPIO_Init+0x320>)
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	3301      	adds	r3, #1
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	2b0f      	cmp	r3, #15
 8004488:	f67f ae96 	bls.w	80041b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800448c:	bf00      	nop
 800448e:	3724      	adds	r7, #36	; 0x24
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	40023800 	.word	0x40023800
 800449c:	40013800 	.word	0x40013800
 80044a0:	40020000 	.word	0x40020000
 80044a4:	40020400 	.word	0x40020400
 80044a8:	40020800 	.word	0x40020800
 80044ac:	40020c00 	.word	0x40020c00
 80044b0:	40021000 	.word	0x40021000
 80044b4:	40021400 	.word	0x40021400
 80044b8:	40021800 	.word	0x40021800
 80044bc:	40013c00 	.word	0x40013c00

080044c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	807b      	strh	r3, [r7, #2]
 80044cc:	4613      	mov	r3, r2
 80044ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044d0:	787b      	ldrb	r3, [r7, #1]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044d6:	887a      	ldrh	r2, [r7, #2]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044dc:	e003      	b.n	80044e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044de:	887b      	ldrh	r3, [r7, #2]
 80044e0:	041a      	lsls	r2, r3, #16
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	619a      	str	r2, [r3, #24]
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
	...

080044f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e11f      	b.n	8004746 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d106      	bne.n	8004520 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7fe fefc 	bl	8003318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2224      	movs	r2, #36	; 0x24
 8004524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004546:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004556:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004558:	f002 fa90 	bl	8006a7c <HAL_RCC_GetPCLK1Freq>
 800455c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	4a7b      	ldr	r2, [pc, #492]	; (8004750 <HAL_I2C_Init+0x25c>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d807      	bhi.n	8004578 <HAL_I2C_Init+0x84>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4a7a      	ldr	r2, [pc, #488]	; (8004754 <HAL_I2C_Init+0x260>)
 800456c:	4293      	cmp	r3, r2
 800456e:	bf94      	ite	ls
 8004570:	2301      	movls	r3, #1
 8004572:	2300      	movhi	r3, #0
 8004574:	b2db      	uxtb	r3, r3
 8004576:	e006      	b.n	8004586 <HAL_I2C_Init+0x92>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	4a77      	ldr	r2, [pc, #476]	; (8004758 <HAL_I2C_Init+0x264>)
 800457c:	4293      	cmp	r3, r2
 800457e:	bf94      	ite	ls
 8004580:	2301      	movls	r3, #1
 8004582:	2300      	movhi	r3, #0
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e0db      	b.n	8004746 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	4a72      	ldr	r2, [pc, #456]	; (800475c <HAL_I2C_Init+0x268>)
 8004592:	fba2 2303 	umull	r2, r3, r2, r3
 8004596:	0c9b      	lsrs	r3, r3, #18
 8004598:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	4a64      	ldr	r2, [pc, #400]	; (8004750 <HAL_I2C_Init+0x25c>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d802      	bhi.n	80045c8 <HAL_I2C_Init+0xd4>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	3301      	adds	r3, #1
 80045c6:	e009      	b.n	80045dc <HAL_I2C_Init+0xe8>
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80045ce:	fb02 f303 	mul.w	r3, r2, r3
 80045d2:	4a63      	ldr	r2, [pc, #396]	; (8004760 <HAL_I2C_Init+0x26c>)
 80045d4:	fba2 2303 	umull	r2, r3, r2, r3
 80045d8:	099b      	lsrs	r3, r3, #6
 80045da:	3301      	adds	r3, #1
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	6812      	ldr	r2, [r2, #0]
 80045e0:	430b      	orrs	r3, r1
 80045e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	4956      	ldr	r1, [pc, #344]	; (8004750 <HAL_I2C_Init+0x25c>)
 80045f8:	428b      	cmp	r3, r1
 80045fa:	d80d      	bhi.n	8004618 <HAL_I2C_Init+0x124>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	1e59      	subs	r1, r3, #1
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	fbb1 f3f3 	udiv	r3, r1, r3
 800460a:	3301      	adds	r3, #1
 800460c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004610:	2b04      	cmp	r3, #4
 8004612:	bf38      	it	cc
 8004614:	2304      	movcc	r3, #4
 8004616:	e04f      	b.n	80046b8 <HAL_I2C_Init+0x1c4>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d111      	bne.n	8004644 <HAL_I2C_Init+0x150>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	1e58      	subs	r0, r3, #1
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6859      	ldr	r1, [r3, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	005b      	lsls	r3, r3, #1
 800462c:	440b      	add	r3, r1
 800462e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004632:	3301      	adds	r3, #1
 8004634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004638:	2b00      	cmp	r3, #0
 800463a:	bf0c      	ite	eq
 800463c:	2301      	moveq	r3, #1
 800463e:	2300      	movne	r3, #0
 8004640:	b2db      	uxtb	r3, r3
 8004642:	e012      	b.n	800466a <HAL_I2C_Init+0x176>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	1e58      	subs	r0, r3, #1
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6859      	ldr	r1, [r3, #4]
 800464c:	460b      	mov	r3, r1
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	440b      	add	r3, r1
 8004652:	0099      	lsls	r1, r3, #2
 8004654:	440b      	add	r3, r1
 8004656:	fbb0 f3f3 	udiv	r3, r0, r3
 800465a:	3301      	adds	r3, #1
 800465c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004660:	2b00      	cmp	r3, #0
 8004662:	bf0c      	ite	eq
 8004664:	2301      	moveq	r3, #1
 8004666:	2300      	movne	r3, #0
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <HAL_I2C_Init+0x17e>
 800466e:	2301      	movs	r3, #1
 8004670:	e022      	b.n	80046b8 <HAL_I2C_Init+0x1c4>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10e      	bne.n	8004698 <HAL_I2C_Init+0x1a4>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1e58      	subs	r0, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6859      	ldr	r1, [r3, #4]
 8004682:	460b      	mov	r3, r1
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	440b      	add	r3, r1
 8004688:	fbb0 f3f3 	udiv	r3, r0, r3
 800468c:	3301      	adds	r3, #1
 800468e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004692:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004696:	e00f      	b.n	80046b8 <HAL_I2C_Init+0x1c4>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1e58      	subs	r0, r3, #1
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6859      	ldr	r1, [r3, #4]
 80046a0:	460b      	mov	r3, r1
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	0099      	lsls	r1, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ae:	3301      	adds	r3, #1
 80046b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	6809      	ldr	r1, [r1, #0]
 80046bc:	4313      	orrs	r3, r2
 80046be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	69da      	ldr	r2, [r3, #28]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6911      	ldr	r1, [r2, #16]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	68d2      	ldr	r2, [r2, #12]
 80046f2:	4311      	orrs	r1, r2
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6812      	ldr	r2, [r2, #0]
 80046f8:	430b      	orrs	r3, r1
 80046fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	430a      	orrs	r2, r1
 8004716:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f042 0201 	orr.w	r2, r2, #1
 8004726:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	000186a0 	.word	0x000186a0
 8004754:	001e847f 	.word	0x001e847f
 8004758:	003d08ff 	.word	0x003d08ff
 800475c:	431bde83 	.word	0x431bde83
 8004760:	10624dd3 	.word	0x10624dd3

08004764 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b088      	sub	sp, #32
 8004768:	af02      	add	r7, sp, #8
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	4608      	mov	r0, r1
 800476e:	4611      	mov	r1, r2
 8004770:	461a      	mov	r2, r3
 8004772:	4603      	mov	r3, r0
 8004774:	817b      	strh	r3, [r7, #10]
 8004776:	460b      	mov	r3, r1
 8004778:	813b      	strh	r3, [r7, #8]
 800477a:	4613      	mov	r3, r2
 800477c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800477e:	f7ff f98b 	bl	8003a98 <HAL_GetTick>
 8004782:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b20      	cmp	r3, #32
 800478e:	f040 80d9 	bne.w	8004944 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	2319      	movs	r3, #25
 8004798:	2201      	movs	r2, #1
 800479a:	496d      	ldr	r1, [pc, #436]	; (8004950 <HAL_I2C_Mem_Write+0x1ec>)
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f000 fc7f 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80047a8:	2302      	movs	r3, #2
 80047aa:	e0cc      	b.n	8004946 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_I2C_Mem_Write+0x56>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e0c5      	b.n	8004946 <HAL_I2C_Mem_Write+0x1e2>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d007      	beq.n	80047e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0201 	orr.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2221      	movs	r2, #33	; 0x21
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2240      	movs	r2, #64	; 0x40
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6a3a      	ldr	r2, [r7, #32]
 800480a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004810:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004816:	b29a      	uxth	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4a4d      	ldr	r2, [pc, #308]	; (8004954 <HAL_I2C_Mem_Write+0x1f0>)
 8004820:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004822:	88f8      	ldrh	r0, [r7, #6]
 8004824:	893a      	ldrh	r2, [r7, #8]
 8004826:	8979      	ldrh	r1, [r7, #10]
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	9301      	str	r3, [sp, #4]
 800482c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	4603      	mov	r3, r0
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 fab6 	bl	8004da4 <I2C_RequestMemoryWrite>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d052      	beq.n	80048e4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e081      	b.n	8004946 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 fd00 	bl	800524c <I2C_WaitOnTXEFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00d      	beq.n	800486e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	2b04      	cmp	r3, #4
 8004858:	d107      	bne.n	800486a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004868:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e06b      	b.n	8004946 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	781a      	ldrb	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487e:	1c5a      	adds	r2, r3, #1
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004888:	3b01      	subs	r3, #1
 800488a:	b29a      	uxth	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d11b      	bne.n	80048e4 <HAL_I2C_Mem_Write+0x180>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d017      	beq.n	80048e4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	781a      	ldrb	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048da:	b29b      	uxth	r3, r3
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1aa      	bne.n	8004842 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 fcec 	bl	80052ce <I2C_WaitOnBTFFlagUntilTimeout>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00d      	beq.n	8004918 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004900:	2b04      	cmp	r3, #4
 8004902:	d107      	bne.n	8004914 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004912:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e016      	b.n	8004946 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004926:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004940:	2300      	movs	r3, #0
 8004942:	e000      	b.n	8004946 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004944:	2302      	movs	r3, #2
  }
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	00100002 	.word	0x00100002
 8004954:	ffff0000 	.word	0xffff0000

08004958 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08c      	sub	sp, #48	; 0x30
 800495c:	af02      	add	r7, sp, #8
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	4608      	mov	r0, r1
 8004962:	4611      	mov	r1, r2
 8004964:	461a      	mov	r2, r3
 8004966:	4603      	mov	r3, r0
 8004968:	817b      	strh	r3, [r7, #10]
 800496a:	460b      	mov	r3, r1
 800496c:	813b      	strh	r3, [r7, #8]
 800496e:	4613      	mov	r3, r2
 8004970:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004972:	f7ff f891 	bl	8003a98 <HAL_GetTick>
 8004976:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b20      	cmp	r3, #32
 8004982:	f040 8208 	bne.w	8004d96 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	2319      	movs	r3, #25
 800498c:	2201      	movs	r2, #1
 800498e:	497b      	ldr	r1, [pc, #492]	; (8004b7c <HAL_I2C_Mem_Read+0x224>)
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 fb85 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800499c:	2302      	movs	r3, #2
 800499e:	e1fb      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_I2C_Mem_Read+0x56>
 80049aa:	2302      	movs	r3, #2
 80049ac:	e1f4      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d007      	beq.n	80049d4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f042 0201 	orr.w	r2, r2, #1
 80049d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2222      	movs	r2, #34	; 0x22
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2240      	movs	r2, #64	; 0x40
 80049f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004a04:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	4a5b      	ldr	r2, [pc, #364]	; (8004b80 <HAL_I2C_Mem_Read+0x228>)
 8004a14:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a16:	88f8      	ldrh	r0, [r7, #6]
 8004a18:	893a      	ldrh	r2, [r7, #8]
 8004a1a:	8979      	ldrh	r1, [r7, #10]
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1e:	9301      	str	r3, [sp, #4]
 8004a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	4603      	mov	r3, r0
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 fa52 	bl	8004ed0 <I2C_RequestMemoryRead>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e1b0      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d113      	bne.n	8004a66 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a3e:	2300      	movs	r3, #0
 8004a40:	623b      	str	r3, [r7, #32]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	623b      	str	r3, [r7, #32]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	623b      	str	r3, [r7, #32]
 8004a52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	e184      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d11b      	bne.n	8004aa6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a7e:	2300      	movs	r3, #0
 8004a80:	61fb      	str	r3, [r7, #28]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	61fb      	str	r3, [r7, #28]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	61fb      	str	r3, [r7, #28]
 8004a92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	e164      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d11b      	bne.n	8004ae6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004abc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004acc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ace:	2300      	movs	r3, #0
 8004ad0:	61bb      	str	r3, [r7, #24]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	61bb      	str	r3, [r7, #24]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	61bb      	str	r3, [r7, #24]
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	e144      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	617b      	str	r3, [r7, #20]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	617b      	str	r3, [r7, #20]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004afc:	e138      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b02:	2b03      	cmp	r3, #3
 8004b04:	f200 80f1 	bhi.w	8004cea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d123      	bne.n	8004b58 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b12:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 fc1b 	bl	8005350 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e139      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	691a      	ldr	r2, [r3, #16]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b36:	1c5a      	adds	r2, r3, #1
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b56:	e10b      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d14e      	bne.n	8004bfe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b66:	2200      	movs	r2, #0
 8004b68:	4906      	ldr	r1, [pc, #24]	; (8004b84 <HAL_I2C_Mem_Read+0x22c>)
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 fa98 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d008      	beq.n	8004b88 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e10e      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
 8004b7a:	bf00      	nop
 8004b7c:	00100002 	.word	0x00100002
 8004b80:	ffff0000 	.word	0xffff0000
 8004b84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bdc:	1c5a      	adds	r2, r3, #1
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be6:	3b01      	subs	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bfc:	e0b8      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c04:	2200      	movs	r2, #0
 8004c06:	4966      	ldr	r1, [pc, #408]	; (8004da0 <HAL_I2C_Mem_Read+0x448>)
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fa49 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e0bf      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3a:	1c5a      	adds	r2, r3, #1
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c44:	3b01      	subs	r3, #1
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c60:	2200      	movs	r2, #0
 8004c62:	494f      	ldr	r1, [pc, #316]	; (8004da0 <HAL_I2C_Mem_Read+0x448>)
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 fa1b 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d001      	beq.n	8004c74 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e091      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	691a      	ldr	r2, [r3, #16]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8e:	b2d2      	uxtb	r2, r2
 8004c90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c96:	1c5a      	adds	r2, r3, #1
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	b2d2      	uxtb	r2, r2
 8004cc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	1c5a      	adds	r2, r3, #1
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ce8:	e042      	b.n	8004d70 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 fb2e 	bl	8005350 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e04c      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	691a      	ldr	r2, [r3, #16]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	b2d2      	uxtb	r2, r2
 8004d0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	f003 0304 	and.w	r3, r3, #4
 8004d3a:	2b04      	cmp	r3, #4
 8004d3c:	d118      	bne.n	8004d70 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	b2d2      	uxtb	r2, r2
 8004d4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f47f aec2 	bne.w	8004afe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d92:	2300      	movs	r3, #0
 8004d94:	e000      	b.n	8004d98 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004d96:	2302      	movs	r3, #2
  }
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3728      	adds	r7, #40	; 0x28
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	00010004 	.word	0x00010004

08004da4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b088      	sub	sp, #32
 8004da8:	af02      	add	r7, sp, #8
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	4608      	mov	r0, r1
 8004dae:	4611      	mov	r1, r2
 8004db0:	461a      	mov	r2, r3
 8004db2:	4603      	mov	r3, r0
 8004db4:	817b      	strh	r3, [r7, #10]
 8004db6:	460b      	mov	r3, r1
 8004db8:	813b      	strh	r3, [r7, #8]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dcc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	6a3b      	ldr	r3, [r7, #32]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f960 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00d      	beq.n	8004e02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df4:	d103      	bne.n	8004dfe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dfc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e05f      	b.n	8004ec2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e02:	897b      	ldrh	r3, [r7, #10]
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	461a      	mov	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e14:	6a3a      	ldr	r2, [r7, #32]
 8004e16:	492d      	ldr	r1, [pc, #180]	; (8004ecc <I2C_RequestMemoryWrite+0x128>)
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 f998 	bl	800514e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e04c      	b.n	8004ec2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e28:	2300      	movs	r3, #0
 8004e2a:	617b      	str	r3, [r7, #20]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e40:	6a39      	ldr	r1, [r7, #32]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fa02 	bl	800524c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00d      	beq.n	8004e6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d107      	bne.n	8004e66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e02b      	b.n	8004ec2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e6a:	88fb      	ldrh	r3, [r7, #6]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d105      	bne.n	8004e7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e70:	893b      	ldrh	r3, [r7, #8]
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	611a      	str	r2, [r3, #16]
 8004e7a:	e021      	b.n	8004ec0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e7c:	893b      	ldrh	r3, [r7, #8]
 8004e7e:	0a1b      	lsrs	r3, r3, #8
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	b2da      	uxtb	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e8c:	6a39      	ldr	r1, [r7, #32]
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 f9dc 	bl	800524c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00d      	beq.n	8004eb6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d107      	bne.n	8004eb2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e005      	b.n	8004ec2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004eb6:	893b      	ldrh	r3, [r7, #8]
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	00010002 	.word	0x00010002

08004ed0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b088      	sub	sp, #32
 8004ed4:	af02      	add	r7, sp, #8
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	4608      	mov	r0, r1
 8004eda:	4611      	mov	r1, r2
 8004edc:	461a      	mov	r2, r3
 8004ede:	4603      	mov	r3, r0
 8004ee0:	817b      	strh	r3, [r7, #10]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	813b      	strh	r3, [r7, #8]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ef8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	6a3b      	ldr	r3, [r7, #32]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 f8c2 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00d      	beq.n	8004f3e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f30:	d103      	bne.n	8004f3a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f38:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e0aa      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f3e:	897b      	ldrh	r3, [r7, #10]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	461a      	mov	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f4c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f50:	6a3a      	ldr	r2, [r7, #32]
 8004f52:	4952      	ldr	r1, [pc, #328]	; (800509c <I2C_RequestMemoryRead+0x1cc>)
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 f8fa 	bl	800514e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d001      	beq.n	8004f64 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e097      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f7c:	6a39      	ldr	r1, [r7, #32]
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 f964 	bl	800524c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00d      	beq.n	8004fa6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8e:	2b04      	cmp	r3, #4
 8004f90:	d107      	bne.n	8004fa2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fa0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e076      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fa6:	88fb      	ldrh	r3, [r7, #6]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d105      	bne.n	8004fb8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fac:	893b      	ldrh	r3, [r7, #8]
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	611a      	str	r2, [r3, #16]
 8004fb6:	e021      	b.n	8004ffc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004fb8:	893b      	ldrh	r3, [r7, #8]
 8004fba:	0a1b      	lsrs	r3, r3, #8
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc8:	6a39      	ldr	r1, [r7, #32]
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 f93e 	bl	800524c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00d      	beq.n	8004ff2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d107      	bne.n	8004fee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e050      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ff2:	893b      	ldrh	r3, [r7, #8]
 8004ff4:	b2da      	uxtb	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ffe:	6a39      	ldr	r1, [r7, #32]
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 f923 	bl	800524c <I2C_WaitOnTXEFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00d      	beq.n	8005028 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005010:	2b04      	cmp	r3, #4
 8005012:	d107      	bne.n	8005024 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005022:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e035      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005036:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	2200      	movs	r2, #0
 8005040:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 f82b 	bl	80050a0 <I2C_WaitOnFlagUntilTimeout>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00d      	beq.n	800506c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800505e:	d103      	bne.n	8005068 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005066:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e013      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800506c:	897b      	ldrh	r3, [r7, #10]
 800506e:	b2db      	uxtb	r3, r3
 8005070:	f043 0301 	orr.w	r3, r3, #1
 8005074:	b2da      	uxtb	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	6a3a      	ldr	r2, [r7, #32]
 8005080:	4906      	ldr	r1, [pc, #24]	; (800509c <I2C_RequestMemoryRead+0x1cc>)
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f000 f863 	bl	800514e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e000      	b.n	8005094 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	00010002 	.word	0x00010002

080050a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	603b      	str	r3, [r7, #0]
 80050ac:	4613      	mov	r3, r2
 80050ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050b0:	e025      	b.n	80050fe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b8:	d021      	beq.n	80050fe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ba:	f7fe fced 	bl	8003a98 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d302      	bcc.n	80050d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d116      	bne.n	80050fe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2220      	movs	r2, #32
 80050da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	f043 0220 	orr.w	r2, r3, #32
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e023      	b.n	8005146 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	0c1b      	lsrs	r3, r3, #16
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b01      	cmp	r3, #1
 8005106:	d10d      	bne.n	8005124 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	43da      	mvns	r2, r3
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4013      	ands	r3, r2
 8005114:	b29b      	uxth	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	bf0c      	ite	eq
 800511a:	2301      	moveq	r3, #1
 800511c:	2300      	movne	r3, #0
 800511e:	b2db      	uxtb	r3, r3
 8005120:	461a      	mov	r2, r3
 8005122:	e00c      	b.n	800513e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	43da      	mvns	r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4013      	ands	r3, r2
 8005130:	b29b      	uxth	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	bf0c      	ite	eq
 8005136:	2301      	moveq	r3, #1
 8005138:	2300      	movne	r3, #0
 800513a:	b2db      	uxtb	r3, r3
 800513c:	461a      	mov	r2, r3
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	429a      	cmp	r2, r3
 8005142:	d0b6      	beq.n	80050b2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	607a      	str	r2, [r7, #4]
 800515a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800515c:	e051      	b.n	8005202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800516c:	d123      	bne.n	80051b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800517c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005186:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2220      	movs	r2, #32
 8005192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	f043 0204 	orr.w	r2, r3, #4
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e046      	b.n	8005244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d021      	beq.n	8005202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051be:	f7fe fc6b 	bl	8003a98 <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d302      	bcc.n	80051d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d116      	bne.n	8005202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2220      	movs	r2, #32
 80051de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	f043 0220 	orr.w	r2, r3, #32
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e020      	b.n	8005244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	0c1b      	lsrs	r3, r3, #16
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	d10c      	bne.n	8005226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	43da      	mvns	r2, r3
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	4013      	ands	r3, r2
 8005218:	b29b      	uxth	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	bf14      	ite	ne
 800521e:	2301      	movne	r3, #1
 8005220:	2300      	moveq	r3, #0
 8005222:	b2db      	uxtb	r3, r3
 8005224:	e00b      	b.n	800523e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	43da      	mvns	r2, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	4013      	ands	r3, r2
 8005232:	b29b      	uxth	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	bf14      	ite	ne
 8005238:	2301      	movne	r3, #1
 800523a:	2300      	moveq	r3, #0
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d18d      	bne.n	800515e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005258:	e02d      	b.n	80052b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f8ce 	bl	80053fc <I2C_IsAcknowledgeFailed>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e02d      	b.n	80052c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005270:	d021      	beq.n	80052b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005272:	f7fe fc11 	bl	8003a98 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	429a      	cmp	r2, r3
 8005280:	d302      	bcc.n	8005288 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d116      	bne.n	80052b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	f043 0220 	orr.w	r2, r3, #32
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e007      	b.n	80052c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c0:	2b80      	cmp	r3, #128	; 0x80
 80052c2:	d1ca      	bne.n	800525a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b084      	sub	sp, #16
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	60f8      	str	r0, [r7, #12]
 80052d6:	60b9      	str	r1, [r7, #8]
 80052d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052da:	e02d      	b.n	8005338 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 f88d 	bl	80053fc <I2C_IsAcknowledgeFailed>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e02d      	b.n	8005348 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f2:	d021      	beq.n	8005338 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f4:	f7fe fbd0 	bl	8003a98 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	429a      	cmp	r2, r3
 8005302:	d302      	bcc.n	800530a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d116      	bne.n	8005338 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e007      	b.n	8005348 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	f003 0304 	and.w	r3, r3, #4
 8005342:	2b04      	cmp	r3, #4
 8005344:	d1ca      	bne.n	80052dc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	60b9      	str	r1, [r7, #8]
 800535a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800535c:	e042      	b.n	80053e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	f003 0310 	and.w	r3, r3, #16
 8005368:	2b10      	cmp	r3, #16
 800536a:	d119      	bne.n	80053a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f06f 0210 	mvn.w	r2, #16
 8005374:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2220      	movs	r2, #32
 8005380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e029      	b.n	80053f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a0:	f7fe fb7a 	bl	8003a98 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d302      	bcc.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d116      	bne.n	80053e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d0:	f043 0220 	orr.w	r2, r3, #32
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e007      	b.n	80053f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ee:	2b40      	cmp	r3, #64	; 0x40
 80053f0:	d1b5      	bne.n	800535e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800540e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005412:	d11b      	bne.n	800544c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800541c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	f043 0204 	orr.w	r2, r3, #4
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e000      	b.n	800544e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800545a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800545c:	b08f      	sub	sp, #60	; 0x3c
 800545e:	af0a      	add	r7, sp, #40	; 0x28
 8005460:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d101      	bne.n	800546c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e116      	b.n	800569a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d106      	bne.n	800548c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f008 feb4 	bl	800e1f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2203      	movs	r2, #3
 8005490:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800549c:	2b00      	cmp	r3, #0
 800549e:	d102      	bne.n	80054a6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4618      	mov	r0, r3
 80054ac:	f003 fe73 	bl	8009196 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	603b      	str	r3, [r7, #0]
 80054b6:	687e      	ldr	r6, [r7, #4]
 80054b8:	466d      	mov	r5, sp
 80054ba:	f106 0410 	add.w	r4, r6, #16
 80054be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80054ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80054ce:	1d33      	adds	r3, r6, #4
 80054d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054d2:	6838      	ldr	r0, [r7, #0]
 80054d4:	f003 fd4a 	bl	8008f6c <USB_CoreInit>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e0d7      	b.n	800569a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2100      	movs	r1, #0
 80054f0:	4618      	mov	r0, r3
 80054f2:	f003 fe61 	bl	80091b8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054f6:	2300      	movs	r3, #0
 80054f8:	73fb      	strb	r3, [r7, #15]
 80054fa:	e04a      	b.n	8005592 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80054fc:	7bfa      	ldrb	r2, [r7, #15]
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	4613      	mov	r3, r2
 8005502:	00db      	lsls	r3, r3, #3
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	440b      	add	r3, r1
 800550a:	333d      	adds	r3, #61	; 0x3d
 800550c:	2201      	movs	r2, #1
 800550e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005510:	7bfa      	ldrb	r2, [r7, #15]
 8005512:	6879      	ldr	r1, [r7, #4]
 8005514:	4613      	mov	r3, r2
 8005516:	00db      	lsls	r3, r3, #3
 8005518:	1a9b      	subs	r3, r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	440b      	add	r3, r1
 800551e:	333c      	adds	r3, #60	; 0x3c
 8005520:	7bfa      	ldrb	r2, [r7, #15]
 8005522:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005524:	7bfa      	ldrb	r2, [r7, #15]
 8005526:	7bfb      	ldrb	r3, [r7, #15]
 8005528:	b298      	uxth	r0, r3
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	4613      	mov	r3, r2
 800552e:	00db      	lsls	r3, r3, #3
 8005530:	1a9b      	subs	r3, r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	440b      	add	r3, r1
 8005536:	3342      	adds	r3, #66	; 0x42
 8005538:	4602      	mov	r2, r0
 800553a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800553c:	7bfa      	ldrb	r2, [r7, #15]
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	4613      	mov	r3, r2
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	333f      	adds	r3, #63	; 0x3f
 800554c:	2200      	movs	r2, #0
 800554e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	3344      	adds	r3, #68	; 0x44
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005564:	7bfa      	ldrb	r2, [r7, #15]
 8005566:	6879      	ldr	r1, [r7, #4]
 8005568:	4613      	mov	r3, r2
 800556a:	00db      	lsls	r3, r3, #3
 800556c:	1a9b      	subs	r3, r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	440b      	add	r3, r1
 8005572:	3348      	adds	r3, #72	; 0x48
 8005574:	2200      	movs	r2, #0
 8005576:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005578:	7bfa      	ldrb	r2, [r7, #15]
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	4613      	mov	r3, r2
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	1a9b      	subs	r3, r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	440b      	add	r3, r1
 8005586:	3350      	adds	r3, #80	; 0x50
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800558c:	7bfb      	ldrb	r3, [r7, #15]
 800558e:	3301      	adds	r3, #1
 8005590:	73fb      	strb	r3, [r7, #15]
 8005592:	7bfa      	ldrb	r2, [r7, #15]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	429a      	cmp	r2, r3
 800559a:	d3af      	bcc.n	80054fc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800559c:	2300      	movs	r3, #0
 800559e:	73fb      	strb	r3, [r7, #15]
 80055a0:	e044      	b.n	800562c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80055a2:	7bfa      	ldrb	r2, [r7, #15]
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4613      	mov	r3, r2
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	1a9b      	subs	r3, r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	440b      	add	r3, r1
 80055b0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80055b4:	2200      	movs	r2, #0
 80055b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80055b8:	7bfa      	ldrb	r2, [r7, #15]
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	1a9b      	subs	r3, r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	440b      	add	r3, r1
 80055c6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80055ca:	7bfa      	ldrb	r2, [r7, #15]
 80055cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80055ce:	7bfa      	ldrb	r2, [r7, #15]
 80055d0:	6879      	ldr	r1, [r7, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	1a9b      	subs	r3, r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	440b      	add	r3, r1
 80055dc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80055e0:	2200      	movs	r2, #0
 80055e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80055e4:	7bfa      	ldrb	r2, [r7, #15]
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	4613      	mov	r3, r2
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	1a9b      	subs	r3, r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	440b      	add	r3, r1
 80055f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80055f6:	2200      	movs	r2, #0
 80055f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80055fa:	7bfa      	ldrb	r2, [r7, #15]
 80055fc:	6879      	ldr	r1, [r7, #4]
 80055fe:	4613      	mov	r3, r2
 8005600:	00db      	lsls	r3, r3, #3
 8005602:	1a9b      	subs	r3, r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	440b      	add	r3, r1
 8005608:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800560c:	2200      	movs	r2, #0
 800560e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005610:	7bfa      	ldrb	r2, [r7, #15]
 8005612:	6879      	ldr	r1, [r7, #4]
 8005614:	4613      	mov	r3, r2
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	1a9b      	subs	r3, r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	440b      	add	r3, r1
 800561e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005626:	7bfb      	ldrb	r3, [r7, #15]
 8005628:	3301      	adds	r3, #1
 800562a:	73fb      	strb	r3, [r7, #15]
 800562c:	7bfa      	ldrb	r2, [r7, #15]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	429a      	cmp	r2, r3
 8005634:	d3b5      	bcc.n	80055a2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	603b      	str	r3, [r7, #0]
 800563c:	687e      	ldr	r6, [r7, #4]
 800563e:	466d      	mov	r5, sp
 8005640:	f106 0410 	add.w	r4, r6, #16
 8005644:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005646:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005648:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800564a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800564c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005650:	e885 0003 	stmia.w	r5, {r0, r1}
 8005654:	1d33      	adds	r3, r6, #4
 8005656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005658:	6838      	ldr	r0, [r7, #0]
 800565a:	f003 fdd7 	bl	800920c <USB_DevInit>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d005      	beq.n	8005670 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e014      	b.n	800569a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	2b01      	cmp	r3, #1
 8005686:	d102      	bne.n	800568e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f001 f891 	bl	80067b0 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f004 fe12 	bl	800a2bc <USB_DevDisconnect>

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3714      	adds	r7, #20
 800569e:	46bd      	mov	sp, r7
 80056a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b084      	sub	sp, #16
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_PCD_Start+0x1c>
 80056ba:	2302      	movs	r3, #2
 80056bc:	e020      	b.n	8005700 <HAL_PCD_Start+0x5e>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d109      	bne.n	80056e2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d005      	beq.n	80056e2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f003 fd44 	bl	8009174 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f004 fdc2 	bl	800a27a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005708:	b590      	push	{r4, r7, lr}
 800570a:	b08d      	sub	sp, #52	; 0x34
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f004 fe80 	bl	800a424 <USB_GetMode>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	f040 83ca 	bne.w	8005ec0 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4618      	mov	r0, r3
 8005732:	f004 fde4 	bl	800a2fe <USB_ReadInterrupts>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 83c0 	beq.w	8005ebe <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4618      	mov	r0, r3
 8005744:	f004 fddb 	bl	800a2fe <USB_ReadInterrupts>
 8005748:	4603      	mov	r3, r0
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b02      	cmp	r3, #2
 8005750:	d107      	bne.n	8005762 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	695a      	ldr	r2, [r3, #20]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f002 0202 	and.w	r2, r2, #2
 8005760:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4618      	mov	r0, r3
 8005768:	f004 fdc9 	bl	800a2fe <USB_ReadInterrupts>
 800576c:	4603      	mov	r3, r0
 800576e:	f003 0310 	and.w	r3, r3, #16
 8005772:	2b10      	cmp	r3, #16
 8005774:	d161      	bne.n	800583a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	699a      	ldr	r2, [r3, #24]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0210 	bic.w	r2, r2, #16
 8005784:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	f003 020f 	and.w	r2, r3, #15
 8005792:	4613      	mov	r3, r2
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	4413      	add	r3, r2
 80057a2:	3304      	adds	r3, #4
 80057a4:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	0c5b      	lsrs	r3, r3, #17
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d124      	bne.n	80057fc <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80057b2:	69ba      	ldr	r2, [r7, #24]
 80057b4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80057b8:	4013      	ands	r3, r2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d035      	beq.n	800582a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	091b      	lsrs	r3, r3, #4
 80057c6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	461a      	mov	r2, r3
 80057d0:	6a38      	ldr	r0, [r7, #32]
 80057d2:	f004 fc2f 	bl	800a034 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	68da      	ldr	r2, [r3, #12]
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	091b      	lsrs	r3, r3, #4
 80057de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057e2:	441a      	add	r2, r3
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	699a      	ldr	r2, [r3, #24]
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	091b      	lsrs	r3, r3, #4
 80057f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057f4:	441a      	add	r2, r3
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	619a      	str	r2, [r3, #24]
 80057fa:	e016      	b.n	800582a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	0c5b      	lsrs	r3, r3, #17
 8005800:	f003 030f 	and.w	r3, r3, #15
 8005804:	2b06      	cmp	r3, #6
 8005806:	d110      	bne.n	800582a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800580e:	2208      	movs	r2, #8
 8005810:	4619      	mov	r1, r3
 8005812:	6a38      	ldr	r0, [r7, #32]
 8005814:	f004 fc0e 	bl	800a034 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	699a      	ldr	r2, [r3, #24]
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	091b      	lsrs	r3, r3, #4
 8005820:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005824:	441a      	add	r2, r3
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699a      	ldr	r2, [r3, #24]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f042 0210 	orr.w	r2, r2, #16
 8005838:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4618      	mov	r0, r3
 8005840:	f004 fd5d 	bl	800a2fe <USB_ReadInterrupts>
 8005844:	4603      	mov	r3, r0
 8005846:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800584a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800584e:	d16e      	bne.n	800592e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005850:	2300      	movs	r3, #0
 8005852:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4618      	mov	r0, r3
 800585a:	f004 fd63 	bl	800a324 <USB_ReadDevAllOutEpInterrupt>
 800585e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005860:	e062      	b.n	8005928 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d057      	beq.n	800591c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	4611      	mov	r1, r2
 8005876:	4618      	mov	r0, r3
 8005878:	f004 fd88 	bl	800a38c <USB_ReadDevOutEPInterrupt>
 800587c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00c      	beq.n	80058a2 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588a:	015a      	lsls	r2, r3, #5
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	4413      	add	r3, r2
 8005890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005894:	461a      	mov	r2, r3
 8005896:	2301      	movs	r3, #1
 8005898:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800589a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 fddd 	bl	800645c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f003 0308 	and.w	r3, r3, #8
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00c      	beq.n	80058c6 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058b8:	461a      	mov	r2, r3
 80058ba:	2308      	movs	r3, #8
 80058bc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80058be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fed7 	bl	8006674 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	f003 0310 	and.w	r3, r3, #16
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d008      	beq.n	80058e2 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80058d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058dc:	461a      	mov	r2, r3
 80058de:	2310      	movs	r3, #16
 80058e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d008      	beq.n	80058fe <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ee:	015a      	lsls	r2, r3, #5
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058f8:	461a      	mov	r2, r3
 80058fa:	2320      	movs	r3, #32
 80058fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d009      	beq.n	800591c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005914:	461a      	mov	r2, r3
 8005916:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800591a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	3301      	adds	r3, #1
 8005920:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005924:	085b      	lsrs	r3, r3, #1
 8005926:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592a:	2b00      	cmp	r3, #0
 800592c:	d199      	bne.n	8005862 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4618      	mov	r0, r3
 8005934:	f004 fce3 	bl	800a2fe <USB_ReadInterrupts>
 8005938:	4603      	mov	r3, r0
 800593a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800593e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005942:	f040 80c0 	bne.w	8005ac6 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4618      	mov	r0, r3
 800594c:	f004 fd04 	bl	800a358 <USB_ReadDevAllInEpInterrupt>
 8005950:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005952:	2300      	movs	r3, #0
 8005954:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005956:	e0b2      	b.n	8005abe <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	f000 80a7 	beq.w	8005ab2 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800596a:	b2d2      	uxtb	r2, r2
 800596c:	4611      	mov	r1, r2
 800596e:	4618      	mov	r0, r3
 8005970:	f004 fd2a 	bl	800a3c8 <USB_ReadDevInEPInterrupt>
 8005974:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d057      	beq.n	8005a30 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	2201      	movs	r2, #1
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	43db      	mvns	r3, r3
 800599a:	69f9      	ldr	r1, [r7, #28]
 800599c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059a0:	4013      	ands	r3, r2
 80059a2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	015a      	lsls	r2, r3, #5
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	4413      	add	r3, r2
 80059ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059b0:	461a      	mov	r2, r3
 80059b2:	2301      	movs	r3, #1
 80059b4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d132      	bne.n	8005a24 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80059be:	6879      	ldr	r1, [r7, #4]
 80059c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c2:	4613      	mov	r3, r2
 80059c4:	00db      	lsls	r3, r3, #3
 80059c6:	1a9b      	subs	r3, r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	3348      	adds	r3, #72	; 0x48
 80059ce:	6819      	ldr	r1, [r3, #0]
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d4:	4613      	mov	r3, r2
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	1a9b      	subs	r3, r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	4403      	add	r3, r0
 80059de:	3344      	adds	r3, #68	; 0x44
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4419      	add	r1, r3
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e8:	4613      	mov	r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	1a9b      	subs	r3, r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4403      	add	r3, r0
 80059f2:	3348      	adds	r3, #72	; 0x48
 80059f4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80059f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d113      	bne.n	8005a24 <HAL_PCD_IRQHandler+0x31c>
 80059fc:	6879      	ldr	r1, [r7, #4]
 80059fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a00:	4613      	mov	r3, r2
 8005a02:	00db      	lsls	r3, r3, #3
 8005a04:	1a9b      	subs	r3, r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	440b      	add	r3, r1
 8005a0a:	3350      	adds	r3, #80	; 0x50
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d108      	bne.n	8005a24 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6818      	ldr	r0, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	2101      	movs	r1, #1
 8005a20:	f004 fd32 	bl	800a488 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	4619      	mov	r1, r3
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f008 fc63 	bl	800e2f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d008      	beq.n	8005a4c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3c:	015a      	lsls	r2, r3, #5
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a46:	461a      	mov	r2, r3
 8005a48:	2308      	movs	r3, #8
 8005a4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f003 0310 	and.w	r3, r3, #16
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d008      	beq.n	8005a68 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a58:	015a      	lsls	r2, r3, #5
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a62:	461a      	mov	r2, r3
 8005a64:	2310      	movs	r3, #16
 8005a66:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d008      	beq.n	8005a84 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a74:	015a      	lsls	r2, r3, #5
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	4413      	add	r3, r2
 8005a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a7e:	461a      	mov	r2, r3
 8005a80:	2340      	movs	r3, #64	; 0x40
 8005a82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d008      	beq.n	8005aa0 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	015a      	lsls	r2, r3, #5
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	4413      	add	r3, r2
 8005a96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005aaa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fc48 	bl	8006342 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aba:	085b      	lsrs	r3, r3, #1
 8005abc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f47f af49 	bne.w	8005958 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f004 fc17 	bl	800a2fe <USB_ReadInterrupts>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ada:	d122      	bne.n	8005b22 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	69fa      	ldr	r2, [r7, #28]
 8005ae6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005aea:	f023 0301 	bic.w	r3, r3, #1
 8005aee:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d108      	bne.n	8005b0c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005b02:	2100      	movs	r1, #0
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f008 fe45 	bl	800e794 <HAL_PCDEx_LPM_Callback>
 8005b0a:	e002      	b.n	8005b12 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f008 fc69 	bl	800e3e4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695a      	ldr	r2, [r3, #20]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005b20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f004 fbe9 	bl	800a2fe <USB_ReadInterrupts>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b36:	d112      	bne.n	8005b5e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d102      	bne.n	8005b4e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f008 fc25 	bl	800e398 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	695a      	ldr	r2, [r3, #20]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005b5c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f004 fbcb 	bl	800a2fe <USB_ReadInterrupts>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b72:	d121      	bne.n	8005bb8 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	695a      	ldr	r2, [r3, #20]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005b82:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d111      	bne.n	8005bb2 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9c:	089b      	lsrs	r3, r3, #2
 8005b9e:	f003 020f 	and.w	r2, r3, #15
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005ba8:	2101      	movs	r1, #1
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f008 fdf2 	bl	800e794 <HAL_PCDEx_LPM_Callback>
 8005bb0:	e002      	b.n	8005bb8 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f008 fbf0 	bl	800e398 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f004 fb9e 	bl	800a2fe <USB_ReadInterrupts>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bcc:	f040 80c7 	bne.w	8005d5e <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	69fa      	ldr	r2, [r7, #28]
 8005bda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bde:	f023 0301 	bic.w	r3, r3, #1
 8005be2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2110      	movs	r1, #16
 8005bea:	4618      	mov	r0, r3
 8005bec:	f003 fc6c 	bl	80094c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bf4:	e056      	b.n	8005ca4 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf8:	015a      	lsls	r2, r3, #5
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c02:	461a      	mov	r2, r3
 8005c04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c08:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c0c:	015a      	lsls	r2, r3, #5
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	4413      	add	r3, r2
 8005c12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c1a:	0151      	lsls	r1, r2, #5
 8005c1c:	69fa      	ldr	r2, [r7, #28]
 8005c1e:	440a      	add	r2, r1
 8005c20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c28:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c2c:	015a      	lsls	r2, r3, #5
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	4413      	add	r3, r2
 8005c32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c3a:	0151      	lsls	r1, r2, #5
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	440a      	add	r2, r1
 8005c40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c44:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c48:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c4c:	015a      	lsls	r2, r3, #5
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	4413      	add	r3, r2
 8005c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c56:	461a      	mov	r2, r3
 8005c58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c5c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c60:	015a      	lsls	r2, r3, #5
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	4413      	add	r3, r2
 8005c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c6e:	0151      	lsls	r1, r2, #5
 8005c70:	69fa      	ldr	r2, [r7, #28]
 8005c72:	440a      	add	r2, r1
 8005c74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c78:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c7c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c8e:	0151      	lsls	r1, r2, #5
 8005c90:	69fa      	ldr	r2, [r7, #28]
 8005c92:	440a      	add	r2, r1
 8005c94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c98:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c9c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d3a3      	bcc.n	8005bf6 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	69fa      	ldr	r2, [r7, #28]
 8005cb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cbc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005cc0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d016      	beq.n	8005cf8 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cd4:	69fa      	ldr	r2, [r7, #28]
 8005cd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cda:	f043 030b 	orr.w	r3, r3, #11
 8005cde:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cf0:	f043 030b 	orr.w	r3, r3, #11
 8005cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8005cf6:	e015      	b.n	8005d24 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	69fa      	ldr	r2, [r7, #28]
 8005d02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d0a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005d0e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	69fa      	ldr	r2, [r7, #28]
 8005d1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d1e:	f043 030b 	orr.w	r3, r3, #11
 8005d22:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	69fa      	ldr	r2, [r7, #28]
 8005d2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d32:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005d36:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6818      	ldr	r0, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d48:	461a      	mov	r2, r3
 8005d4a:	f004 fb9d 	bl	800a488 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695a      	ldr	r2, [r3, #20]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005d5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f004 facb 	bl	800a2fe <USB_ReadInterrupts>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d72:	d124      	bne.n	8005dbe <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f004 fb61 	bl	800a440 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f003 fc01 	bl	800958a <USB_GetDevSpeed>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681c      	ldr	r4, [r3, #0]
 8005d94:	f000 fe66 	bl	8006a64 <HAL_RCC_GetHCLKFreq>
 8005d98:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	461a      	mov	r2, r3
 8005da2:	4620      	mov	r0, r4
 8005da4:	f003 f944 	bl	8009030 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f008 facc 	bl	800e346 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	695a      	ldr	r2, [r3, #20]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005dbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f004 fa9b 	bl	800a2fe <USB_ReadInterrupts>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	f003 0308 	and.w	r3, r3, #8
 8005dce:	2b08      	cmp	r3, #8
 8005dd0:	d10a      	bne.n	8005de8 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f008 faa9 	bl	800e32a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	695a      	ldr	r2, [r3, #20]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f002 0208 	and.w	r2, r2, #8
 8005de6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4618      	mov	r0, r3
 8005dee:	f004 fa86 	bl	800a2fe <USB_ReadInterrupts>
 8005df2:	4603      	mov	r3, r0
 8005df4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005df8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dfc:	d10f      	bne.n	8005e1e <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	4619      	mov	r1, r3
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f008 fb0b 	bl	800e424 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695a      	ldr	r2, [r3, #20]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005e1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f004 fa6b 	bl	800a2fe <USB_ReadInterrupts>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e32:	d10f      	bne.n	8005e54 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005e34:	2300      	movs	r3, #0
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f008 fade 	bl	800e400 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	695a      	ldr	r2, [r3, #20]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005e52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f004 fa50 	bl	800a2fe <USB_ReadInterrupts>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e68:	d10a      	bne.n	8005e80 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f008 faec 	bl	800e448 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695a      	ldr	r2, [r3, #20]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005e7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4618      	mov	r0, r3
 8005e86:	f004 fa3a 	bl	800a2fe <USB_ReadInterrupts>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b04      	cmp	r3, #4
 8005e92:	d115      	bne.n	8005ec0 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	f003 0304 	and.w	r3, r3, #4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f008 fadc 	bl	800e464 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6859      	ldr	r1, [r3, #4]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	605a      	str	r2, [r3, #4]
 8005ebc:	e000      	b.n	8005ec0 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8005ebe:	bf00      	nop
    }
  }
}
 8005ec0:	3734      	adds	r7, #52	; 0x34
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd90      	pop	{r4, r7, pc}

08005ec6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b082      	sub	sp, #8
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	460b      	mov	r3, r1
 8005ed0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d101      	bne.n	8005ee0 <HAL_PCD_SetAddress+0x1a>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e013      	b.n	8005f08 <HAL_PCD_SetAddress+0x42>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	78fa      	ldrb	r2, [r7, #3]
 8005eec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	78fa      	ldrb	r2, [r7, #3]
 8005ef6:	4611      	mov	r1, r2
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f004 f998 	bl	800a22e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	4608      	mov	r0, r1
 8005f1a:	4611      	mov	r1, r2
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	4603      	mov	r3, r0
 8005f20:	70fb      	strb	r3, [r7, #3]
 8005f22:	460b      	mov	r3, r1
 8005f24:	803b      	strh	r3, [r7, #0]
 8005f26:	4613      	mov	r3, r2
 8005f28:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005f2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	da0f      	bge.n	8005f56 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f36:	78fb      	ldrb	r3, [r7, #3]
 8005f38:	f003 020f 	and.w	r2, r3, #15
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	00db      	lsls	r3, r3, #3
 8005f40:	1a9b      	subs	r3, r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	3338      	adds	r3, #56	; 0x38
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	4413      	add	r3, r2
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2201      	movs	r2, #1
 8005f52:	705a      	strb	r2, [r3, #1]
 8005f54:	e00f      	b.n	8005f76 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f56:	78fb      	ldrb	r3, [r7, #3]
 8005f58:	f003 020f 	and.w	r2, r3, #15
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	1a9b      	subs	r3, r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	3304      	adds	r3, #4
 8005f6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005f76:	78fb      	ldrb	r3, [r7, #3]
 8005f78:	f003 030f 	and.w	r3, r3, #15
 8005f7c:	b2da      	uxtb	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005f82:	883a      	ldrh	r2, [r7, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	78ba      	ldrb	r2, [r7, #2]
 8005f8c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	785b      	ldrb	r3, [r3, #1]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d004      	beq.n	8005fa0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005fa0:	78bb      	ldrb	r3, [r7, #2]
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d102      	bne.n	8005fac <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d101      	bne.n	8005fba <HAL_PCD_EP_Open+0xaa>
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	e00e      	b.n	8005fd8 <HAL_PCD_EP_Open+0xc8>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68f9      	ldr	r1, [r7, #12]
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f003 fb03 	bl	80095d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005fd6:	7afb      	ldrb	r3, [r7, #11]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005fec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	da0f      	bge.n	8006014 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ff4:	78fb      	ldrb	r3, [r7, #3]
 8005ff6:	f003 020f 	and.w	r2, r3, #15
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	1a9b      	subs	r3, r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	3338      	adds	r3, #56	; 0x38
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	4413      	add	r3, r2
 8006008:	3304      	adds	r3, #4
 800600a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2201      	movs	r2, #1
 8006010:	705a      	strb	r2, [r3, #1]
 8006012:	e00f      	b.n	8006034 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006014:	78fb      	ldrb	r3, [r7, #3]
 8006016:	f003 020f 	and.w	r2, r3, #15
 800601a:	4613      	mov	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	1a9b      	subs	r3, r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4413      	add	r3, r2
 800602a:	3304      	adds	r3, #4
 800602c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006034:	78fb      	ldrb	r3, [r7, #3]
 8006036:	f003 030f 	and.w	r3, r3, #15
 800603a:	b2da      	uxtb	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006046:	2b01      	cmp	r3, #1
 8006048:	d101      	bne.n	800604e <HAL_PCD_EP_Close+0x6e>
 800604a:	2302      	movs	r3, #2
 800604c:	e00e      	b.n	800606c <HAL_PCD_EP_Close+0x8c>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68f9      	ldr	r1, [r7, #12]
 800605c:	4618      	mov	r0, r3
 800605e:	f003 fb41 	bl	80096e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	607a      	str	r2, [r7, #4]
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	460b      	mov	r3, r1
 8006082:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006084:	7afb      	ldrb	r3, [r7, #11]
 8006086:	f003 020f 	and.w	r2, r3, #15
 800608a:	4613      	mov	r3, r2
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	1a9b      	subs	r3, r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	4413      	add	r3, r2
 800609a:	3304      	adds	r3, #4
 800609c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	2200      	movs	r2, #0
 80060ae:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	2200      	movs	r2, #0
 80060b4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060b6:	7afb      	ldrb	r3, [r7, #11]
 80060b8:	f003 030f 	and.w	r3, r3, #15
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d102      	bne.n	80060d0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80060d0:	7afb      	ldrb	r3, [r7, #11]
 80060d2:	f003 030f 	and.w	r3, r3, #15
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d109      	bne.n	80060ee <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6818      	ldr	r0, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	691b      	ldr	r3, [r3, #16]
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	461a      	mov	r2, r3
 80060e6:	6979      	ldr	r1, [r7, #20]
 80060e8:	f003 fe1c 	bl	8009d24 <USB_EP0StartXfer>
 80060ec:	e008      	b.n	8006100 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6818      	ldr	r0, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	461a      	mov	r2, r3
 80060fa:	6979      	ldr	r1, [r7, #20]
 80060fc:	f003 fbce 	bl	800989c <USB_EPStartXfer>
  }

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3718      	adds	r7, #24
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}

0800610a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
 8006112:	460b      	mov	r3, r1
 8006114:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006116:	78fb      	ldrb	r3, [r7, #3]
 8006118:	f003 020f 	and.w	r2, r3, #15
 800611c:	6879      	ldr	r1, [r7, #4]
 800611e:	4613      	mov	r3, r2
 8006120:	00db      	lsls	r3, r3, #3
 8006122:	1a9b      	subs	r3, r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	440b      	add	r3, r1
 8006128:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800612c:	681b      	ldr	r3, [r3, #0]
}
 800612e:	4618      	mov	r0, r3
 8006130:	370c      	adds	r7, #12
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800613a:	b580      	push	{r7, lr}
 800613c:	b086      	sub	sp, #24
 800613e:	af00      	add	r7, sp, #0
 8006140:	60f8      	str	r0, [r7, #12]
 8006142:	607a      	str	r2, [r7, #4]
 8006144:	603b      	str	r3, [r7, #0]
 8006146:	460b      	mov	r3, r1
 8006148:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800614a:	7afb      	ldrb	r3, [r7, #11]
 800614c:	f003 020f 	and.w	r2, r3, #15
 8006150:	4613      	mov	r3, r2
 8006152:	00db      	lsls	r3, r3, #3
 8006154:	1a9b      	subs	r3, r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	3338      	adds	r3, #56	; 0x38
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	4413      	add	r3, r2
 800615e:	3304      	adds	r3, #4
 8006160:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2200      	movs	r2, #0
 8006172:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	2201      	movs	r2, #1
 8006178:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800617a:	7afb      	ldrb	r3, [r7, #11]
 800617c:	f003 030f 	and.w	r3, r3, #15
 8006180:	b2da      	uxtb	r2, r3
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d102      	bne.n	8006194 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006194:	7afb      	ldrb	r3, [r7, #11]
 8006196:	f003 030f 	and.w	r3, r3, #15
 800619a:	2b00      	cmp	r3, #0
 800619c:	d109      	bne.n	80061b2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6818      	ldr	r0, [r3, #0]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	461a      	mov	r2, r3
 80061aa:	6979      	ldr	r1, [r7, #20]
 80061ac:	f003 fdba 	bl	8009d24 <USB_EP0StartXfer>
 80061b0:	e008      	b.n	80061c4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6818      	ldr	r0, [r3, #0]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	6979      	ldr	r1, [r7, #20]
 80061c0:	f003 fb6c 	bl	800989c <USB_EPStartXfer>
  }

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}

080061ce <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80061ce:	b580      	push	{r7, lr}
 80061d0:	b084      	sub	sp, #16
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
 80061d6:	460b      	mov	r3, r1
 80061d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80061da:	78fb      	ldrb	r3, [r7, #3]
 80061dc:	f003 020f 	and.w	r2, r3, #15
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d901      	bls.n	80061ec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e050      	b.n	800628e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80061ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	da0f      	bge.n	8006214 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061f4:	78fb      	ldrb	r3, [r7, #3]
 80061f6:	f003 020f 	and.w	r2, r3, #15
 80061fa:	4613      	mov	r3, r2
 80061fc:	00db      	lsls	r3, r3, #3
 80061fe:	1a9b      	subs	r3, r3, r2
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	3338      	adds	r3, #56	; 0x38
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	4413      	add	r3, r2
 8006208:	3304      	adds	r3, #4
 800620a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2201      	movs	r2, #1
 8006210:	705a      	strb	r2, [r3, #1]
 8006212:	e00d      	b.n	8006230 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006214:	78fa      	ldrb	r2, [r7, #3]
 8006216:	4613      	mov	r3, r2
 8006218:	00db      	lsls	r3, r3, #3
 800621a:	1a9b      	subs	r3, r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	4413      	add	r3, r2
 8006226:	3304      	adds	r3, #4
 8006228:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2201      	movs	r2, #1
 8006234:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006236:	78fb      	ldrb	r3, [r7, #3]
 8006238:	f003 030f 	and.w	r3, r3, #15
 800623c:	b2da      	uxtb	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006248:	2b01      	cmp	r3, #1
 800624a:	d101      	bne.n	8006250 <HAL_PCD_EP_SetStall+0x82>
 800624c:	2302      	movs	r3, #2
 800624e:	e01e      	b.n	800628e <HAL_PCD_EP_SetStall+0xc0>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68f9      	ldr	r1, [r7, #12]
 800625e:	4618      	mov	r0, r3
 8006260:	f003 ff11 	bl	800a086 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006264:	78fb      	ldrb	r3, [r7, #3]
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	2b00      	cmp	r3, #0
 800626c:	d10a      	bne.n	8006284 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6818      	ldr	r0, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	b2d9      	uxtb	r1, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800627e:	461a      	mov	r2, r3
 8006280:	f004 f902 	bl	800a488 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006296:	b580      	push	{r7, lr}
 8006298:	b084      	sub	sp, #16
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
 800629e:	460b      	mov	r3, r1
 80062a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80062a2:	78fb      	ldrb	r3, [r7, #3]
 80062a4:	f003 020f 	and.w	r2, r3, #15
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d901      	bls.n	80062b4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e042      	b.n	800633a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80062b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	da0f      	bge.n	80062dc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062bc:	78fb      	ldrb	r3, [r7, #3]
 80062be:	f003 020f 	and.w	r2, r3, #15
 80062c2:	4613      	mov	r3, r2
 80062c4:	00db      	lsls	r3, r3, #3
 80062c6:	1a9b      	subs	r3, r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	3338      	adds	r3, #56	; 0x38
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	4413      	add	r3, r2
 80062d0:	3304      	adds	r3, #4
 80062d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2201      	movs	r2, #1
 80062d8:	705a      	strb	r2, [r3, #1]
 80062da:	e00f      	b.n	80062fc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062dc:	78fb      	ldrb	r3, [r7, #3]
 80062de:	f003 020f 	and.w	r2, r3, #15
 80062e2:	4613      	mov	r3, r2
 80062e4:	00db      	lsls	r3, r3, #3
 80062e6:	1a9b      	subs	r3, r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	4413      	add	r3, r2
 80062f2:	3304      	adds	r3, #4
 80062f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006302:	78fb      	ldrb	r3, [r7, #3]
 8006304:	f003 030f 	and.w	r3, r3, #15
 8006308:	b2da      	uxtb	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006314:	2b01      	cmp	r3, #1
 8006316:	d101      	bne.n	800631c <HAL_PCD_EP_ClrStall+0x86>
 8006318:	2302      	movs	r3, #2
 800631a:	e00e      	b.n	800633a <HAL_PCD_EP_ClrStall+0xa4>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68f9      	ldr	r1, [r7, #12]
 800632a:	4618      	mov	r0, r3
 800632c:	f003 ff19 	bl	800a162 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b08a      	sub	sp, #40	; 0x28
 8006346:	af02      	add	r7, sp, #8
 8006348:	6078      	str	r0, [r7, #4]
 800634a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	4613      	mov	r3, r2
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	3338      	adds	r3, #56	; 0x38
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	4413      	add	r3, r2
 8006366:	3304      	adds	r3, #4
 8006368:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	699a      	ldr	r2, [r3, #24]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	429a      	cmp	r2, r3
 8006374:	d901      	bls.n	800637a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e06c      	b.n	8006454 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	69fa      	ldr	r2, [r7, #28]
 800638c:	429a      	cmp	r2, r3
 800638e:	d902      	bls.n	8006396 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	3303      	adds	r3, #3
 800639a:	089b      	lsrs	r3, r3, #2
 800639c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800639e:	e02b      	b.n	80063f8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	695a      	ldr	r2, [r3, #20]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	69fa      	ldr	r2, [r7, #28]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d902      	bls.n	80063bc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	3303      	adds	r3, #3
 80063c0:	089b      	lsrs	r3, r3, #2
 80063c2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	68d9      	ldr	r1, [r3, #12]
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	4603      	mov	r3, r0
 80063da:	6978      	ldr	r0, [r7, #20]
 80063dc:	f003 fdf5 	bl	8009fca <USB_WritePacket>

    ep->xfer_buff  += len;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	441a      	add	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	699a      	ldr	r2, [r3, #24]
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	441a      	add	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	b29b      	uxth	r3, r3
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	429a      	cmp	r2, r3
 800640c:	d809      	bhi.n	8006422 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	699a      	ldr	r2, [r3, #24]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006416:	429a      	cmp	r2, r3
 8006418:	d203      	bcs.n	8006422 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1be      	bne.n	80063a0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	695a      	ldr	r2, [r3, #20]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	699b      	ldr	r3, [r3, #24]
 800642a:	429a      	cmp	r2, r3
 800642c:	d811      	bhi.n	8006452 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	f003 030f 	and.w	r3, r3, #15
 8006434:	2201      	movs	r2, #1
 8006436:	fa02 f303 	lsl.w	r3, r2, r3
 800643a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	43db      	mvns	r3, r3
 8006448:	6939      	ldr	r1, [r7, #16]
 800644a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800644e:	4013      	ands	r3, r2
 8006450:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3720      	adds	r7, #32
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	333c      	adds	r3, #60	; 0x3c
 8006474:	3304      	adds	r3, #4
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	4413      	add	r3, r2
 8006482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	2b01      	cmp	r3, #1
 8006490:	f040 80a0 	bne.w	80065d4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f003 0308 	and.w	r3, r3, #8
 800649a:	2b00      	cmp	r3, #0
 800649c:	d015      	beq.n	80064ca <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	4a72      	ldr	r2, [pc, #456]	; (800666c <PCD_EP_OutXfrComplete_int+0x210>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	f240 80dd 	bls.w	8006662 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 80d7 	beq.w	8006662 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	015a      	lsls	r2, r3, #5
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	4413      	add	r3, r2
 80064bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064c0:	461a      	mov	r2, r3
 80064c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064c6:	6093      	str	r3, [r2, #8]
 80064c8:	e0cb      	b.n	8006662 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	f003 0320 	and.w	r3, r3, #32
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d009      	beq.n	80064e8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	015a      	lsls	r2, r3, #5
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	4413      	add	r3, r2
 80064dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064e0:	461a      	mov	r2, r3
 80064e2:	2320      	movs	r3, #32
 80064e4:	6093      	str	r3, [r2, #8]
 80064e6:	e0bc      	b.n	8006662 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f040 80b7 	bne.w	8006662 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4a5d      	ldr	r2, [pc, #372]	; (800666c <PCD_EP_OutXfrComplete_int+0x210>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d90f      	bls.n	800651c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	015a      	lsls	r2, r3, #5
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	4413      	add	r3, r2
 800650e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006512:	461a      	mov	r2, r3
 8006514:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006518:	6093      	str	r3, [r2, #8]
 800651a:	e0a2      	b.n	8006662 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800651c:	6879      	ldr	r1, [r7, #4]
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	4613      	mov	r3, r2
 8006522:	00db      	lsls	r3, r3, #3
 8006524:	1a9b      	subs	r3, r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	440b      	add	r3, r1
 800652a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800652e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	0159      	lsls	r1, r3, #5
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	440b      	add	r3, r1
 8006538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8006542:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	4613      	mov	r3, r2
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	1a9b      	subs	r3, r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4403      	add	r3, r0
 8006552:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006556:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006558:	6879      	ldr	r1, [r7, #4]
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	4613      	mov	r3, r2
 800655e:	00db      	lsls	r3, r3, #3
 8006560:	1a9b      	subs	r3, r3, r2
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	440b      	add	r3, r1
 8006566:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800656a:	6819      	ldr	r1, [r3, #0]
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	683a      	ldr	r2, [r7, #0]
 8006570:	4613      	mov	r3, r2
 8006572:	00db      	lsls	r3, r3, #3
 8006574:	1a9b      	subs	r3, r3, r2
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	4403      	add	r3, r0
 800657a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4419      	add	r1, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	4613      	mov	r3, r2
 8006588:	00db      	lsls	r3, r3, #3
 800658a:	1a9b      	subs	r3, r3, r2
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	4403      	add	r3, r0
 8006590:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006594:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d114      	bne.n	80065c6 <PCD_EP_OutXfrComplete_int+0x16a>
 800659c:	6879      	ldr	r1, [r7, #4]
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	4613      	mov	r3, r2
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	1a9b      	subs	r3, r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	440b      	add	r3, r1
 80065aa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d108      	bne.n	80065c6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80065be:	461a      	mov	r2, r3
 80065c0:	2101      	movs	r1, #1
 80065c2:	f003 ff61 	bl	800a488 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	4619      	mov	r1, r3
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f007 fe77 	bl	800e2c0 <HAL_PCD_DataOutStageCallback>
 80065d2:	e046      	b.n	8006662 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	4a26      	ldr	r2, [pc, #152]	; (8006670 <PCD_EP_OutXfrComplete_int+0x214>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d124      	bne.n	8006626 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f2:	461a      	mov	r2, r3
 80065f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065f8:	6093      	str	r3, [r2, #8]
 80065fa:	e032      	b.n	8006662 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f003 0320 	and.w	r3, r3, #32
 8006602:	2b00      	cmp	r3, #0
 8006604:	d008      	beq.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	015a      	lsls	r2, r3, #5
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	4413      	add	r3, r2
 800660e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006612:	461a      	mov	r2, r3
 8006614:	2320      	movs	r3, #32
 8006616:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	b2db      	uxtb	r3, r3
 800661c:	4619      	mov	r1, r3
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f007 fe4e 	bl	800e2c0 <HAL_PCD_DataOutStageCallback>
 8006624:	e01d      	b.n	8006662 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d114      	bne.n	8006656 <PCD_EP_OutXfrComplete_int+0x1fa>
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	4613      	mov	r3, r2
 8006632:	00db      	lsls	r3, r3, #3
 8006634:	1a9b      	subs	r3, r3, r2
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	440b      	add	r3, r1
 800663a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d108      	bne.n	8006656 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6818      	ldr	r0, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800664e:	461a      	mov	r2, r3
 8006650:	2100      	movs	r1, #0
 8006652:	f003 ff19 	bl	800a488 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	b2db      	uxtb	r3, r3
 800665a:	4619      	mov	r1, r3
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f007 fe2f 	bl	800e2c0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	4f54300a 	.word	0x4f54300a
 8006670:	4f54310a 	.word	0x4f54310a

08006674 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b086      	sub	sp, #24
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	333c      	adds	r3, #60	; 0x3c
 800668c:	3304      	adds	r3, #4
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	015a      	lsls	r2, r3, #5
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	4413      	add	r3, r2
 800669a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4a15      	ldr	r2, [pc, #84]	; (80066fc <PCD_EP_OutSetupPacket_int+0x88>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d90e      	bls.n	80066c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d009      	beq.n	80066c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	015a      	lsls	r2, r3, #5
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066c0:	461a      	mov	r2, r3
 80066c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f007 fde7 	bl	800e29c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	4a0a      	ldr	r2, [pc, #40]	; (80066fc <PCD_EP_OutSetupPacket_int+0x88>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d90c      	bls.n	80066f0 <PCD_EP_OutSetupPacket_int+0x7c>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d108      	bne.n	80066f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6818      	ldr	r0, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80066e8:	461a      	mov	r2, r3
 80066ea:	2101      	movs	r1, #1
 80066ec:	f003 fecc 	bl	800a488 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	4f54300a 	.word	0x4f54300a

08006700 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	460b      	mov	r3, r1
 800670a:	70fb      	strb	r3, [r7, #3]
 800670c:	4613      	mov	r3, r2
 800670e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006716:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006718:	78fb      	ldrb	r3, [r7, #3]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d107      	bne.n	800672e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800671e:	883b      	ldrh	r3, [r7, #0]
 8006720:	0419      	lsls	r1, r3, #16
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	430a      	orrs	r2, r1
 800672a:	629a      	str	r2, [r3, #40]	; 0x28
 800672c:	e028      	b.n	8006780 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006734:	0c1b      	lsrs	r3, r3, #16
 8006736:	68ba      	ldr	r2, [r7, #8]
 8006738:	4413      	add	r3, r2
 800673a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800673c:	2300      	movs	r3, #0
 800673e:	73fb      	strb	r3, [r7, #15]
 8006740:	e00d      	b.n	800675e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	7bfb      	ldrb	r3, [r7, #15]
 8006748:	3340      	adds	r3, #64	; 0x40
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	4413      	add	r3, r2
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	0c1b      	lsrs	r3, r3, #16
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	4413      	add	r3, r2
 8006756:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006758:	7bfb      	ldrb	r3, [r7, #15]
 800675a:	3301      	adds	r3, #1
 800675c:	73fb      	strb	r3, [r7, #15]
 800675e:	7bfa      	ldrb	r2, [r7, #15]
 8006760:	78fb      	ldrb	r3, [r7, #3]
 8006762:	3b01      	subs	r3, #1
 8006764:	429a      	cmp	r2, r3
 8006766:	d3ec      	bcc.n	8006742 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006768:	883b      	ldrh	r3, [r7, #0]
 800676a:	0418      	lsls	r0, r3, #16
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6819      	ldr	r1, [r3, #0]
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	3b01      	subs	r3, #1
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	4302      	orrs	r2, r0
 8006778:	3340      	adds	r3, #64	; 0x40
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	440b      	add	r3, r1
 800677e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3714      	adds	r7, #20
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr

0800678e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800678e:	b480      	push	{r7}
 8006790:	b083      	sub	sp, #12
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
 8006796:	460b      	mov	r3, r1
 8006798:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	887a      	ldrh	r2, [r7, #2]
 80067a0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067e2:	f043 0303 	orr.w	r3, r3, #3
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80067fe:	2300      	movs	r3, #0
 8006800:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006802:	2300      	movs	r3, #0
 8006804:	603b      	str	r3, [r7, #0]
 8006806:	4b20      	ldr	r3, [pc, #128]	; (8006888 <HAL_PWREx_EnableOverDrive+0x90>)
 8006808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680a:	4a1f      	ldr	r2, [pc, #124]	; (8006888 <HAL_PWREx_EnableOverDrive+0x90>)
 800680c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006810:	6413      	str	r3, [r2, #64]	; 0x40
 8006812:	4b1d      	ldr	r3, [pc, #116]	; (8006888 <HAL_PWREx_EnableOverDrive+0x90>)
 8006814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800681a:	603b      	str	r3, [r7, #0]
 800681c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800681e:	4b1b      	ldr	r3, [pc, #108]	; (800688c <HAL_PWREx_EnableOverDrive+0x94>)
 8006820:	2201      	movs	r2, #1
 8006822:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006824:	f7fd f938 	bl	8003a98 <HAL_GetTick>
 8006828:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800682a:	e009      	b.n	8006840 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800682c:	f7fd f934 	bl	8003a98 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800683a:	d901      	bls.n	8006840 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e01f      	b.n	8006880 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006840:	4b13      	ldr	r3, [pc, #76]	; (8006890 <HAL_PWREx_EnableOverDrive+0x98>)
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800684c:	d1ee      	bne.n	800682c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800684e:	4b11      	ldr	r3, [pc, #68]	; (8006894 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006850:	2201      	movs	r2, #1
 8006852:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006854:	f7fd f920 	bl	8003a98 <HAL_GetTick>
 8006858:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800685a:	e009      	b.n	8006870 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800685c:	f7fd f91c 	bl	8003a98 <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800686a:	d901      	bls.n	8006870 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e007      	b.n	8006880 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006870:	4b07      	ldr	r3, [pc, #28]	; (8006890 <HAL_PWREx_EnableOverDrive+0x98>)
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006878:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800687c:	d1ee      	bne.n	800685c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	40023800 	.word	0x40023800
 800688c:	420e0040 	.word	0x420e0040
 8006890:	40007000 	.word	0x40007000
 8006894:	420e0044 	.word	0x420e0044

08006898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e0cc      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80068ac:	4b68      	ldr	r3, [pc, #416]	; (8006a50 <HAL_RCC_ClockConfig+0x1b8>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 030f 	and.w	r3, r3, #15
 80068b4:	683a      	ldr	r2, [r7, #0]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d90c      	bls.n	80068d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068ba:	4b65      	ldr	r3, [pc, #404]	; (8006a50 <HAL_RCC_ClockConfig+0x1b8>)
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	b2d2      	uxtb	r2, r2
 80068c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068c2:	4b63      	ldr	r3, [pc, #396]	; (8006a50 <HAL_RCC_ClockConfig+0x1b8>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 030f 	and.w	r3, r3, #15
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d001      	beq.n	80068d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e0b8      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d020      	beq.n	8006922 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0304 	and.w	r3, r3, #4
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d005      	beq.n	80068f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068ec:	4b59      	ldr	r3, [pc, #356]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	4a58      	ldr	r2, [pc, #352]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 80068f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0308 	and.w	r3, r3, #8
 8006900:	2b00      	cmp	r3, #0
 8006902:	d005      	beq.n	8006910 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006904:	4b53      	ldr	r3, [pc, #332]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	4a52      	ldr	r2, [pc, #328]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 800690a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800690e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006910:	4b50      	ldr	r3, [pc, #320]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	494d      	ldr	r1, [pc, #308]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 800691e:	4313      	orrs	r3, r2
 8006920:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0301 	and.w	r3, r3, #1
 800692a:	2b00      	cmp	r3, #0
 800692c:	d044      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	2b01      	cmp	r3, #1
 8006934:	d107      	bne.n	8006946 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006936:	4b47      	ldr	r3, [pc, #284]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d119      	bne.n	8006976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e07f      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	2b02      	cmp	r3, #2
 800694c:	d003      	beq.n	8006956 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006952:	2b03      	cmp	r3, #3
 8006954:	d107      	bne.n	8006966 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006956:	4b3f      	ldr	r3, [pc, #252]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d109      	bne.n	8006976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e06f      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006966:	4b3b      	ldr	r3, [pc, #236]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e067      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006976:	4b37      	ldr	r3, [pc, #220]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f023 0203 	bic.w	r2, r3, #3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	4934      	ldr	r1, [pc, #208]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006984:	4313      	orrs	r3, r2
 8006986:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006988:	f7fd f886 	bl	8003a98 <HAL_GetTick>
 800698c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800698e:	e00a      	b.n	80069a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006990:	f7fd f882 	bl	8003a98 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	f241 3288 	movw	r2, #5000	; 0x1388
 800699e:	4293      	cmp	r3, r2
 80069a0:	d901      	bls.n	80069a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069a2:	2303      	movs	r3, #3
 80069a4:	e04f      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069a6:	4b2b      	ldr	r3, [pc, #172]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 020c 	and.w	r2, r3, #12
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d1eb      	bne.n	8006990 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069b8:	4b25      	ldr	r3, [pc, #148]	; (8006a50 <HAL_RCC_ClockConfig+0x1b8>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 030f 	and.w	r3, r3, #15
 80069c0:	683a      	ldr	r2, [r7, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d20c      	bcs.n	80069e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069c6:	4b22      	ldr	r3, [pc, #136]	; (8006a50 <HAL_RCC_ClockConfig+0x1b8>)
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ce:	4b20      	ldr	r3, [pc, #128]	; (8006a50 <HAL_RCC_ClockConfig+0x1b8>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 030f 	and.w	r3, r3, #15
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d001      	beq.n	80069e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e032      	b.n	8006a46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0304 	and.w	r3, r3, #4
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d008      	beq.n	80069fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069ec:	4b19      	ldr	r3, [pc, #100]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	4916      	ldr	r1, [pc, #88]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0308 	and.w	r3, r3, #8
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d009      	beq.n	8006a1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a0a:	4b12      	ldr	r3, [pc, #72]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	00db      	lsls	r3, r3, #3
 8006a18:	490e      	ldr	r1, [pc, #56]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a1e:	f000 fbb1 	bl	8007184 <HAL_RCC_GetSysClockFreq>
 8006a22:	4601      	mov	r1, r0
 8006a24:	4b0b      	ldr	r3, [pc, #44]	; (8006a54 <HAL_RCC_ClockConfig+0x1bc>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	091b      	lsrs	r3, r3, #4
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	4a0a      	ldr	r2, [pc, #40]	; (8006a58 <HAL_RCC_ClockConfig+0x1c0>)
 8006a30:	5cd3      	ldrb	r3, [r2, r3]
 8006a32:	fa21 f303 	lsr.w	r3, r1, r3
 8006a36:	4a09      	ldr	r2, [pc, #36]	; (8006a5c <HAL_RCC_ClockConfig+0x1c4>)
 8006a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a3a:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <HAL_RCC_ClockConfig+0x1c8>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7fc fe6a 	bl	8003718 <HAL_InitTick>

  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3710      	adds	r7, #16
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	40023c00 	.word	0x40023c00
 8006a54:	40023800 	.word	0x40023800
 8006a58:	08013664 	.word	0x08013664
 8006a5c:	20000000 	.word	0x20000000
 8006a60:	20000004 	.word	0x20000004

08006a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a64:	b480      	push	{r7}
 8006a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a68:	4b03      	ldr	r3, [pc, #12]	; (8006a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	20000000 	.word	0x20000000

08006a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a80:	f7ff fff0 	bl	8006a64 <HAL_RCC_GetHCLKFreq>
 8006a84:	4601      	mov	r1, r0
 8006a86:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0a9b      	lsrs	r3, r3, #10
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	4a03      	ldr	r2, [pc, #12]	; (8006aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a92:	5cd3      	ldrb	r3, [r2, r3]
 8006a94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	08013674 	.word	0x08013674

08006aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006aa8:	f7ff ffdc 	bl	8006a64 <HAL_RCC_GetHCLKFreq>
 8006aac:	4601      	mov	r1, r0
 8006aae:	4b05      	ldr	r3, [pc, #20]	; (8006ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	0b5b      	lsrs	r3, r3, #13
 8006ab4:	f003 0307 	and.w	r3, r3, #7
 8006ab8:	4a03      	ldr	r2, [pc, #12]	; (8006ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006aba:	5cd3      	ldrb	r3, [r2, r3]
 8006abc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	40023800 	.word	0x40023800
 8006ac8:	08013674 	.word	0x08013674

08006acc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	220f      	movs	r2, #15
 8006ada:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006adc:	4b12      	ldr	r3, [pc, #72]	; (8006b28 <HAL_RCC_GetClockConfig+0x5c>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f003 0203 	and.w	r2, r3, #3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006ae8:	4b0f      	ldr	r3, [pc, #60]	; (8006b28 <HAL_RCC_GetClockConfig+0x5c>)
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006af4:	4b0c      	ldr	r3, [pc, #48]	; (8006b28 <HAL_RCC_GetClockConfig+0x5c>)
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006b00:	4b09      	ldr	r3, [pc, #36]	; (8006b28 <HAL_RCC_GetClockConfig+0x5c>)
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	08db      	lsrs	r3, r3, #3
 8006b06:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006b0e:	4b07      	ldr	r3, [pc, #28]	; (8006b2c <HAL_RCC_GetClockConfig+0x60>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 020f 	and.w	r2, r3, #15
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	601a      	str	r2, [r3, #0]
}
 8006b1a:	bf00      	nop
 8006b1c:	370c      	adds	r7, #12
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	40023800 	.word	0x40023800
 8006b2c:	40023c00 	.word	0x40023c00

08006b30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b08c      	sub	sp, #48	; 0x30
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006b54:	2300      	movs	r3, #0
 8006b56:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d010      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006b68:	4b6f      	ldr	r3, [pc, #444]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b6e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b76:	496c      	ldr	r1, [pc, #432]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8006b86:	2301      	movs	r3, #1
 8006b88:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d010      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006b96:	4b64      	ldr	r3, [pc, #400]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b9c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ba4:	4960      	ldr	r1, [pc, #384]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d017      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006bc4:	4b58      	ldr	r3, [pc, #352]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006bc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd2:	4955      	ldr	r1, [pc, #340]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006be2:	d101      	bne.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8006be4:	2301      	movs	r3, #1
 8006be6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0308 	and.w	r3, r3, #8
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d017      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006c00:	4b49      	ldr	r3, [pc, #292]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c06:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c0e:	4946      	ldr	r1, [pc, #280]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c1e:	d101      	bne.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006c20:	2301      	movs	r3, #1
 8006c22:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d101      	bne.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 0320 	and.w	r3, r3, #32
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 808a 	beq.w	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60bb      	str	r3, [r7, #8]
 8006c42:	4b39      	ldr	r3, [pc, #228]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c46:	4a38      	ldr	r2, [pc, #224]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c4e:	4b36      	ldr	r3, [pc, #216]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c56:	60bb      	str	r3, [r7, #8]
 8006c58:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c5a:	4b34      	ldr	r3, [pc, #208]	; (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a33      	ldr	r2, [pc, #204]	; (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c64:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c66:	f7fc ff17 	bl	8003a98 <HAL_GetTick>
 8006c6a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006c6c:	e008      	b.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006c6e:	f7fc ff13 	bl	8003a98 <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d901      	bls.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e278      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006c80:	4b2a      	ldr	r3, [pc, #168]	; (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d0f0      	beq.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c8c:	4b26      	ldr	r3, [pc, #152]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c94:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c96:	6a3b      	ldr	r3, [r7, #32]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d02f      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ca4:	6a3a      	ldr	r2, [r7, #32]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d028      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006caa:	4b1f      	ldr	r3, [pc, #124]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cb2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006cb4:	4b1e      	ldr	r3, [pc, #120]	; (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006cba:	4b1d      	ldr	r3, [pc, #116]	; (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006cc0:	4a19      	ldr	r2, [pc, #100]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006cc2:	6a3b      	ldr	r3, [r7, #32]
 8006cc4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006cc6:	4b18      	ldr	r3, [pc, #96]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d114      	bne.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006cd2:	f7fc fee1 	bl	8003a98 <HAL_GetTick>
 8006cd6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cd8:	e00a      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cda:	f7fc fedd 	bl	8003a98 <HAL_GetTick>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce2:	1ad3      	subs	r3, r2, r3
 8006ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d901      	bls.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	e240      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cf0:	4b0d      	ldr	r3, [pc, #52]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cf4:	f003 0302 	and.w	r3, r3, #2
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d0ee      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d08:	d114      	bne.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8006d0a:	4b07      	ldr	r3, [pc, #28]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d16:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d1e:	4902      	ldr	r1, [pc, #8]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	608b      	str	r3, [r1, #8]
 8006d24:	e00c      	b.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006d26:	bf00      	nop
 8006d28:	40023800 	.word	0x40023800
 8006d2c:	40007000 	.word	0x40007000
 8006d30:	42470e40 	.word	0x42470e40
 8006d34:	4b4a      	ldr	r3, [pc, #296]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	4a49      	ldr	r2, [pc, #292]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d3a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006d3e:	6093      	str	r3, [r2, #8]
 8006d40:	4b47      	ldr	r3, [pc, #284]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d4c:	4944      	ldr	r1, [pc, #272]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0310 	and.w	r3, r3, #16
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d004      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8006d64:	4b3f      	ldr	r3, [pc, #252]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8006d66:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00a      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006d74:	4b3a      	ldr	r3, [pc, #232]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d82:	4937      	ldr	r1, [pc, #220]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d84:	4313      	orrs	r3, r2
 8006d86:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00a      	beq.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006d96:	4b32      	ldr	r3, [pc, #200]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d9c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006da4:	492e      	ldr	r1, [pc, #184]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006da6:	4313      	orrs	r3, r2
 8006da8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d011      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006db8:	4b29      	ldr	r3, [pc, #164]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006dbe:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc6:	4926      	ldr	r1, [pc, #152]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006dd6:	d101      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00a      	beq.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006de8:	4b1d      	ldr	r3, [pc, #116]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006dee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006df6:	491a      	ldr	r1, [pc, #104]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d011      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8006e0a:	4b15      	ldr	r3, [pc, #84]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e10:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e18:	4911      	ldr	r1, [pc, #68]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e28:	d101      	bne.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d005      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e3c:	f040 80ff 	bne.w	800703e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e40:	4b09      	ldr	r3, [pc, #36]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e46:	f7fc fe27 	bl	8003a98 <HAL_GetTick>
 8006e4a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e4c:	e00e      	b.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e4e:	f7fc fe23 	bl	8003a98 <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d907      	bls.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e188      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006e60:	40023800 	.word	0x40023800
 8006e64:	424711e0 	.word	0x424711e0
 8006e68:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e6c:	4b7e      	ldr	r3, [pc, #504]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1ea      	bne.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d003      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d009      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d028      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d124      	bne.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006ea0:	4b71      	ldr	r3, [pc, #452]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ea6:	0c1b      	lsrs	r3, r3, #16
 8006ea8:	f003 0303 	and.w	r3, r3, #3
 8006eac:	3301      	adds	r3, #1
 8006eae:	005b      	lsls	r3, r3, #1
 8006eb0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006eb2:	4b6d      	ldr	r3, [pc, #436]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eb8:	0e1b      	lsrs	r3, r3, #24
 8006eba:	f003 030f 	and.w	r3, r3, #15
 8006ebe:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	019b      	lsls	r3, r3, #6
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	085b      	lsrs	r3, r3, #1
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	041b      	lsls	r3, r3, #16
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	061b      	lsls	r3, r3, #24
 8006eda:	431a      	orrs	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	071b      	lsls	r3, r3, #28
 8006ee2:	4961      	ldr	r1, [pc, #388]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0304 	and.w	r3, r3, #4
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d004      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006efe:	d00a      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d035      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f14:	d130      	bne.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006f16:	4b54      	ldr	r3, [pc, #336]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f1c:	0c1b      	lsrs	r3, r3, #16
 8006f1e:	f003 0303 	and.w	r3, r3, #3
 8006f22:	3301      	adds	r3, #1
 8006f24:	005b      	lsls	r3, r3, #1
 8006f26:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f28:	4b4f      	ldr	r3, [pc, #316]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f2e:	0f1b      	lsrs	r3, r3, #28
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685a      	ldr	r2, [r3, #4]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	019b      	lsls	r3, r3, #6
 8006f40:	431a      	orrs	r2, r3
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	085b      	lsrs	r3, r3, #1
 8006f46:	3b01      	subs	r3, #1
 8006f48:	041b      	lsls	r3, r3, #16
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	061b      	lsls	r3, r3, #24
 8006f52:	431a      	orrs	r2, r3
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	071b      	lsls	r3, r3, #28
 8006f58:	4943      	ldr	r1, [pc, #268]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006f60:	4b41      	ldr	r3, [pc, #260]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f66:	f023 021f 	bic.w	r2, r3, #31
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	493d      	ldr	r1, [pc, #244]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f72:	4313      	orrs	r3, r2
 8006f74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d029      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f8c:	d124      	bne.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006f8e:	4b36      	ldr	r3, [pc, #216]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f94:	0c1b      	lsrs	r3, r3, #16
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006fa0:	4b31      	ldr	r3, [pc, #196]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006fa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fa6:	0f1b      	lsrs	r3, r3, #28
 8006fa8:	f003 0307 	and.w	r3, r3, #7
 8006fac:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685a      	ldr	r2, [r3, #4]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	019b      	lsls	r3, r3, #6
 8006fb8:	431a      	orrs	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	085b      	lsrs	r3, r3, #1
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	041b      	lsls	r3, r3, #16
 8006fc4:	431a      	orrs	r2, r3
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	061b      	lsls	r3, r3, #24
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	071b      	lsls	r3, r3, #28
 8006fd0:	4925      	ldr	r1, [pc, #148]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d016      	beq.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	019b      	lsls	r3, r3, #6
 8006fee:	431a      	orrs	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	085b      	lsrs	r3, r3, #1
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	041b      	lsls	r3, r3, #16
 8006ffa:	431a      	orrs	r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	061b      	lsls	r3, r3, #24
 8007002:	431a      	orrs	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	695b      	ldr	r3, [r3, #20]
 8007008:	071b      	lsls	r3, r3, #28
 800700a:	4917      	ldr	r1, [pc, #92]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800700c:	4313      	orrs	r3, r2
 800700e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007012:	4b16      	ldr	r3, [pc, #88]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007014:	2201      	movs	r2, #1
 8007016:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007018:	f7fc fd3e 	bl	8003a98 <HAL_GetTick>
 800701c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007020:	f7fc fd3a 	bl	8003a98 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e09f      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007032:	4b0d      	ldr	r3, [pc, #52]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d0f0      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800703e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007040:	2b01      	cmp	r3, #1
 8007042:	f040 8095 	bne.w	8007170 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007046:	4b0a      	ldr	r3, [pc, #40]	; (8007070 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007048:	2200      	movs	r2, #0
 800704a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800704c:	f7fc fd24 	bl	8003a98 <HAL_GetTick>
 8007050:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007052:	e00f      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007054:	f7fc fd20 	bl	8003a98 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	2b02      	cmp	r3, #2
 8007060:	d908      	bls.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e085      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007066:	bf00      	nop
 8007068:	40023800 	.word	0x40023800
 800706c:	42470068 	.word	0x42470068
 8007070:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007074:	4b41      	ldr	r3, [pc, #260]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800707c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007080:	d0e8      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0304 	and.w	r3, r3, #4
 800708a:	2b00      	cmp	r3, #0
 800708c:	d003      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	2b00      	cmp	r3, #0
 8007094:	d009      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d02b      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d127      	bne.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80070aa:	4b34      	ldr	r3, [pc, #208]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b0:	0c1b      	lsrs	r3, r3, #16
 80070b2:	f003 0303 	and.w	r3, r3, #3
 80070b6:	3301      	adds	r3, #1
 80070b8:	005b      	lsls	r3, r3, #1
 80070ba:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	699a      	ldr	r2, [r3, #24]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	69db      	ldr	r3, [r3, #28]
 80070c4:	019b      	lsls	r3, r3, #6
 80070c6:	431a      	orrs	r2, r3
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	3b01      	subs	r3, #1
 80070ce:	041b      	lsls	r3, r3, #16
 80070d0:	431a      	orrs	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d6:	061b      	lsls	r3, r3, #24
 80070d8:	4928      	ldr	r1, [pc, #160]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80070e0:	4b26      	ldr	r3, [pc, #152]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070e6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ee:	3b01      	subs	r3, #1
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	4922      	ldr	r1, [pc, #136]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007102:	2b00      	cmp	r3, #0
 8007104:	d01d      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800710a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800710e:	d118      	bne.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007110:	4b1a      	ldr	r3, [pc, #104]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007116:	0e1b      	lsrs	r3, r3, #24
 8007118:	f003 030f 	and.w	r3, r3, #15
 800711c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	699a      	ldr	r2, [r3, #24]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	019b      	lsls	r3, r3, #6
 8007128:	431a      	orrs	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	085b      	lsrs	r3, r3, #1
 8007130:	3b01      	subs	r3, #1
 8007132:	041b      	lsls	r3, r3, #16
 8007134:	431a      	orrs	r2, r3
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	061b      	lsls	r3, r3, #24
 800713a:	4910      	ldr	r1, [pc, #64]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800713c:	4313      	orrs	r3, r2
 800713e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007142:	4b0f      	ldr	r3, [pc, #60]	; (8007180 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007144:	2201      	movs	r2, #1
 8007146:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007148:	f7fc fca6 	bl	8003a98 <HAL_GetTick>
 800714c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800714e:	e008      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007150:	f7fc fca2 	bl	8003a98 <HAL_GetTick>
 8007154:	4602      	mov	r2, r0
 8007156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	2b02      	cmp	r3, #2
 800715c:	d901      	bls.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e007      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007162:	4b06      	ldr	r3, [pc, #24]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800716a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800716e:	d1ef      	bne.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3730      	adds	r7, #48	; 0x30
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	40023800 	.word	0x40023800
 8007180:	42470070 	.word	0x42470070

08007184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007186:	b087      	sub	sp, #28
 8007188:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8007192:	2300      	movs	r3, #0
 8007194:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8007196:	2300      	movs	r3, #0
 8007198:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800719e:	4bc6      	ldr	r3, [pc, #792]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 030c 	and.w	r3, r3, #12
 80071a6:	2b0c      	cmp	r3, #12
 80071a8:	f200 817e 	bhi.w	80074a8 <HAL_RCC_GetSysClockFreq+0x324>
 80071ac:	a201      	add	r2, pc, #4	; (adr r2, 80071b4 <HAL_RCC_GetSysClockFreq+0x30>)
 80071ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b2:	bf00      	nop
 80071b4:	080071e9 	.word	0x080071e9
 80071b8:	080074a9 	.word	0x080074a9
 80071bc:	080074a9 	.word	0x080074a9
 80071c0:	080074a9 	.word	0x080074a9
 80071c4:	080071ef 	.word	0x080071ef
 80071c8:	080074a9 	.word	0x080074a9
 80071cc:	080074a9 	.word	0x080074a9
 80071d0:	080074a9 	.word	0x080074a9
 80071d4:	080071f5 	.word	0x080071f5
 80071d8:	080074a9 	.word	0x080074a9
 80071dc:	080074a9 	.word	0x080074a9
 80071e0:	080074a9 	.word	0x080074a9
 80071e4:	08007351 	.word	0x08007351
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071e8:	4bb4      	ldr	r3, [pc, #720]	; (80074bc <HAL_RCC_GetSysClockFreq+0x338>)
 80071ea:	613b      	str	r3, [r7, #16]
       break;
 80071ec:	e15f      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071ee:	4bb4      	ldr	r3, [pc, #720]	; (80074c0 <HAL_RCC_GetSysClockFreq+0x33c>)
 80071f0:	613b      	str	r3, [r7, #16]
      break;
 80071f2:	e15c      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071f4:	4bb0      	ldr	r3, [pc, #704]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071fc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071fe:	4bae      	ldr	r3, [pc, #696]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d04a      	beq.n	80072a0 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800720a:	4bab      	ldr	r3, [pc, #684]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	099b      	lsrs	r3, r3, #6
 8007210:	f04f 0400 	mov.w	r4, #0
 8007214:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	ea03 0501 	and.w	r5, r3, r1
 8007220:	ea04 0602 	and.w	r6, r4, r2
 8007224:	4629      	mov	r1, r5
 8007226:	4632      	mov	r2, r6
 8007228:	f04f 0300 	mov.w	r3, #0
 800722c:	f04f 0400 	mov.w	r4, #0
 8007230:	0154      	lsls	r4, r2, #5
 8007232:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007236:	014b      	lsls	r3, r1, #5
 8007238:	4619      	mov	r1, r3
 800723a:	4622      	mov	r2, r4
 800723c:	1b49      	subs	r1, r1, r5
 800723e:	eb62 0206 	sbc.w	r2, r2, r6
 8007242:	f04f 0300 	mov.w	r3, #0
 8007246:	f04f 0400 	mov.w	r4, #0
 800724a:	0194      	lsls	r4, r2, #6
 800724c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007250:	018b      	lsls	r3, r1, #6
 8007252:	1a5b      	subs	r3, r3, r1
 8007254:	eb64 0402 	sbc.w	r4, r4, r2
 8007258:	f04f 0100 	mov.w	r1, #0
 800725c:	f04f 0200 	mov.w	r2, #0
 8007260:	00e2      	lsls	r2, r4, #3
 8007262:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007266:	00d9      	lsls	r1, r3, #3
 8007268:	460b      	mov	r3, r1
 800726a:	4614      	mov	r4, r2
 800726c:	195b      	adds	r3, r3, r5
 800726e:	eb44 0406 	adc.w	r4, r4, r6
 8007272:	f04f 0100 	mov.w	r1, #0
 8007276:	f04f 0200 	mov.w	r2, #0
 800727a:	0262      	lsls	r2, r4, #9
 800727c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007280:	0259      	lsls	r1, r3, #9
 8007282:	460b      	mov	r3, r1
 8007284:	4614      	mov	r4, r2
 8007286:	4618      	mov	r0, r3
 8007288:	4621      	mov	r1, r4
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f04f 0400 	mov.w	r4, #0
 8007290:	461a      	mov	r2, r3
 8007292:	4623      	mov	r3, r4
 8007294:	f7f9 fd18 	bl	8000cc8 <__aeabi_uldivmod>
 8007298:	4603      	mov	r3, r0
 800729a:	460c      	mov	r4, r1
 800729c:	617b      	str	r3, [r7, #20]
 800729e:	e049      	b.n	8007334 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072a0:	4b85      	ldr	r3, [pc, #532]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	099b      	lsrs	r3, r3, #6
 80072a6:	f04f 0400 	mov.w	r4, #0
 80072aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	ea03 0501 	and.w	r5, r3, r1
 80072b6:	ea04 0602 	and.w	r6, r4, r2
 80072ba:	4629      	mov	r1, r5
 80072bc:	4632      	mov	r2, r6
 80072be:	f04f 0300 	mov.w	r3, #0
 80072c2:	f04f 0400 	mov.w	r4, #0
 80072c6:	0154      	lsls	r4, r2, #5
 80072c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80072cc:	014b      	lsls	r3, r1, #5
 80072ce:	4619      	mov	r1, r3
 80072d0:	4622      	mov	r2, r4
 80072d2:	1b49      	subs	r1, r1, r5
 80072d4:	eb62 0206 	sbc.w	r2, r2, r6
 80072d8:	f04f 0300 	mov.w	r3, #0
 80072dc:	f04f 0400 	mov.w	r4, #0
 80072e0:	0194      	lsls	r4, r2, #6
 80072e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80072e6:	018b      	lsls	r3, r1, #6
 80072e8:	1a5b      	subs	r3, r3, r1
 80072ea:	eb64 0402 	sbc.w	r4, r4, r2
 80072ee:	f04f 0100 	mov.w	r1, #0
 80072f2:	f04f 0200 	mov.w	r2, #0
 80072f6:	00e2      	lsls	r2, r4, #3
 80072f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80072fc:	00d9      	lsls	r1, r3, #3
 80072fe:	460b      	mov	r3, r1
 8007300:	4614      	mov	r4, r2
 8007302:	195b      	adds	r3, r3, r5
 8007304:	eb44 0406 	adc.w	r4, r4, r6
 8007308:	f04f 0100 	mov.w	r1, #0
 800730c:	f04f 0200 	mov.w	r2, #0
 8007310:	02a2      	lsls	r2, r4, #10
 8007312:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007316:	0299      	lsls	r1, r3, #10
 8007318:	460b      	mov	r3, r1
 800731a:	4614      	mov	r4, r2
 800731c:	4618      	mov	r0, r3
 800731e:	4621      	mov	r1, r4
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f04f 0400 	mov.w	r4, #0
 8007326:	461a      	mov	r2, r3
 8007328:	4623      	mov	r3, r4
 800732a:	f7f9 fccd 	bl	8000cc8 <__aeabi_uldivmod>
 800732e:	4603      	mov	r3, r0
 8007330:	460c      	mov	r4, r1
 8007332:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007334:	4b60      	ldr	r3, [pc, #384]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	0c1b      	lsrs	r3, r3, #16
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	3301      	adds	r3, #1
 8007340:	005b      	lsls	r3, r3, #1
 8007342:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8007344:	697a      	ldr	r2, [r7, #20]
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	fbb2 f3f3 	udiv	r3, r2, r3
 800734c:	613b      	str	r3, [r7, #16]
      break;
 800734e:	e0ae      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007350:	4b59      	ldr	r3, [pc, #356]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007358:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800735a:	4b57      	ldr	r3, [pc, #348]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d04a      	beq.n	80073fc <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007366:	4b54      	ldr	r3, [pc, #336]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	099b      	lsrs	r3, r3, #6
 800736c:	f04f 0400 	mov.w	r4, #0
 8007370:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007374:	f04f 0200 	mov.w	r2, #0
 8007378:	ea03 0501 	and.w	r5, r3, r1
 800737c:	ea04 0602 	and.w	r6, r4, r2
 8007380:	4629      	mov	r1, r5
 8007382:	4632      	mov	r2, r6
 8007384:	f04f 0300 	mov.w	r3, #0
 8007388:	f04f 0400 	mov.w	r4, #0
 800738c:	0154      	lsls	r4, r2, #5
 800738e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007392:	014b      	lsls	r3, r1, #5
 8007394:	4619      	mov	r1, r3
 8007396:	4622      	mov	r2, r4
 8007398:	1b49      	subs	r1, r1, r5
 800739a:	eb62 0206 	sbc.w	r2, r2, r6
 800739e:	f04f 0300 	mov.w	r3, #0
 80073a2:	f04f 0400 	mov.w	r4, #0
 80073a6:	0194      	lsls	r4, r2, #6
 80073a8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80073ac:	018b      	lsls	r3, r1, #6
 80073ae:	1a5b      	subs	r3, r3, r1
 80073b0:	eb64 0402 	sbc.w	r4, r4, r2
 80073b4:	f04f 0100 	mov.w	r1, #0
 80073b8:	f04f 0200 	mov.w	r2, #0
 80073bc:	00e2      	lsls	r2, r4, #3
 80073be:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80073c2:	00d9      	lsls	r1, r3, #3
 80073c4:	460b      	mov	r3, r1
 80073c6:	4614      	mov	r4, r2
 80073c8:	195b      	adds	r3, r3, r5
 80073ca:	eb44 0406 	adc.w	r4, r4, r6
 80073ce:	f04f 0100 	mov.w	r1, #0
 80073d2:	f04f 0200 	mov.w	r2, #0
 80073d6:	0262      	lsls	r2, r4, #9
 80073d8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80073dc:	0259      	lsls	r1, r3, #9
 80073de:	460b      	mov	r3, r1
 80073e0:	4614      	mov	r4, r2
 80073e2:	4618      	mov	r0, r3
 80073e4:	4621      	mov	r1, r4
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f04f 0400 	mov.w	r4, #0
 80073ec:	461a      	mov	r2, r3
 80073ee:	4623      	mov	r3, r4
 80073f0:	f7f9 fc6a 	bl	8000cc8 <__aeabi_uldivmod>
 80073f4:	4603      	mov	r3, r0
 80073f6:	460c      	mov	r4, r1
 80073f8:	617b      	str	r3, [r7, #20]
 80073fa:	e049      	b.n	8007490 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073fc:	4b2e      	ldr	r3, [pc, #184]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	099b      	lsrs	r3, r3, #6
 8007402:	f04f 0400 	mov.w	r4, #0
 8007406:	f240 11ff 	movw	r1, #511	; 0x1ff
 800740a:	f04f 0200 	mov.w	r2, #0
 800740e:	ea03 0501 	and.w	r5, r3, r1
 8007412:	ea04 0602 	and.w	r6, r4, r2
 8007416:	4629      	mov	r1, r5
 8007418:	4632      	mov	r2, r6
 800741a:	f04f 0300 	mov.w	r3, #0
 800741e:	f04f 0400 	mov.w	r4, #0
 8007422:	0154      	lsls	r4, r2, #5
 8007424:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007428:	014b      	lsls	r3, r1, #5
 800742a:	4619      	mov	r1, r3
 800742c:	4622      	mov	r2, r4
 800742e:	1b49      	subs	r1, r1, r5
 8007430:	eb62 0206 	sbc.w	r2, r2, r6
 8007434:	f04f 0300 	mov.w	r3, #0
 8007438:	f04f 0400 	mov.w	r4, #0
 800743c:	0194      	lsls	r4, r2, #6
 800743e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007442:	018b      	lsls	r3, r1, #6
 8007444:	1a5b      	subs	r3, r3, r1
 8007446:	eb64 0402 	sbc.w	r4, r4, r2
 800744a:	f04f 0100 	mov.w	r1, #0
 800744e:	f04f 0200 	mov.w	r2, #0
 8007452:	00e2      	lsls	r2, r4, #3
 8007454:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007458:	00d9      	lsls	r1, r3, #3
 800745a:	460b      	mov	r3, r1
 800745c:	4614      	mov	r4, r2
 800745e:	195b      	adds	r3, r3, r5
 8007460:	eb44 0406 	adc.w	r4, r4, r6
 8007464:	f04f 0100 	mov.w	r1, #0
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	02a2      	lsls	r2, r4, #10
 800746e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007472:	0299      	lsls	r1, r3, #10
 8007474:	460b      	mov	r3, r1
 8007476:	4614      	mov	r4, r2
 8007478:	4618      	mov	r0, r3
 800747a:	4621      	mov	r1, r4
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f04f 0400 	mov.w	r4, #0
 8007482:	461a      	mov	r2, r3
 8007484:	4623      	mov	r3, r4
 8007486:	f7f9 fc1f 	bl	8000cc8 <__aeabi_uldivmod>
 800748a:	4603      	mov	r3, r0
 800748c:	460c      	mov	r4, r1
 800748e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007490:	4b09      	ldr	r3, [pc, #36]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	0f1b      	lsrs	r3, r3, #28
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a4:	613b      	str	r3, [r7, #16]
      break;
 80074a6:	e002      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074a8:	4b04      	ldr	r3, [pc, #16]	; (80074bc <HAL_RCC_GetSysClockFreq+0x338>)
 80074aa:	613b      	str	r3, [r7, #16]
      break;
 80074ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80074ae:	693b      	ldr	r3, [r7, #16]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	371c      	adds	r7, #28
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074b8:	40023800 	.word	0x40023800
 80074bc:	00f42400 	.word	0x00f42400
 80074c0:	007a1200 	.word	0x007a1200

080074c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b086      	sub	sp, #24
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074cc:	2300      	movs	r3, #0
 80074ce:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0301 	and.w	r3, r3, #1
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 8083 	beq.w	80075e4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80074de:	4b95      	ldr	r3, [pc, #596]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f003 030c 	and.w	r3, r3, #12
 80074e6:	2b04      	cmp	r3, #4
 80074e8:	d019      	beq.n	800751e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80074ea:	4b92      	ldr	r3, [pc, #584]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80074f2:	2b08      	cmp	r3, #8
 80074f4:	d106      	bne.n	8007504 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80074f6:	4b8f      	ldr	r3, [pc, #572]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007502:	d00c      	beq.n	800751e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007504:	4b8b      	ldr	r3, [pc, #556]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800750c:	2b0c      	cmp	r3, #12
 800750e:	d112      	bne.n	8007536 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007510:	4b88      	ldr	r3, [pc, #544]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007518:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800751c:	d10b      	bne.n	8007536 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800751e:	4b85      	ldr	r3, [pc, #532]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d05b      	beq.n	80075e2 <HAL_RCC_OscConfig+0x11e>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d157      	bne.n	80075e2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e216      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800753e:	d106      	bne.n	800754e <HAL_RCC_OscConfig+0x8a>
 8007540:	4b7c      	ldr	r3, [pc, #496]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a7b      	ldr	r2, [pc, #492]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800754a:	6013      	str	r3, [r2, #0]
 800754c:	e01d      	b.n	800758a <HAL_RCC_OscConfig+0xc6>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007556:	d10c      	bne.n	8007572 <HAL_RCC_OscConfig+0xae>
 8007558:	4b76      	ldr	r3, [pc, #472]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a75      	ldr	r2, [pc, #468]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 800755e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007562:	6013      	str	r3, [r2, #0]
 8007564:	4b73      	ldr	r3, [pc, #460]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a72      	ldr	r2, [pc, #456]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 800756a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800756e:	6013      	str	r3, [r2, #0]
 8007570:	e00b      	b.n	800758a <HAL_RCC_OscConfig+0xc6>
 8007572:	4b70      	ldr	r3, [pc, #448]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a6f      	ldr	r2, [pc, #444]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	4b6d      	ldr	r3, [pc, #436]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a6c      	ldr	r2, [pc, #432]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007584:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007588:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d013      	beq.n	80075ba <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007592:	f7fc fa81 	bl	8003a98 <HAL_GetTick>
 8007596:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007598:	e008      	b.n	80075ac <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800759a:	f7fc fa7d 	bl	8003a98 <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	2b64      	cmp	r3, #100	; 0x64
 80075a6:	d901      	bls.n	80075ac <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e1db      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ac:	4b61      	ldr	r3, [pc, #388]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d0f0      	beq.n	800759a <HAL_RCC_OscConfig+0xd6>
 80075b8:	e014      	b.n	80075e4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ba:	f7fc fa6d 	bl	8003a98 <HAL_GetTick>
 80075be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075c0:	e008      	b.n	80075d4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075c2:	f7fc fa69 	bl	8003a98 <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	2b64      	cmp	r3, #100	; 0x64
 80075ce:	d901      	bls.n	80075d4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80075d0:	2303      	movs	r3, #3
 80075d2:	e1c7      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075d4:	4b57      	ldr	r3, [pc, #348]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1f0      	bne.n	80075c2 <HAL_RCC_OscConfig+0xfe>
 80075e0:	e000      	b.n	80075e4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 0302 	and.w	r3, r3, #2
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d06f      	beq.n	80076d0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80075f0:	4b50      	ldr	r3, [pc, #320]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	f003 030c 	and.w	r3, r3, #12
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d017      	beq.n	800762c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80075fc:	4b4d      	ldr	r3, [pc, #308]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007604:	2b08      	cmp	r3, #8
 8007606:	d105      	bne.n	8007614 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007608:	4b4a      	ldr	r3, [pc, #296]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00b      	beq.n	800762c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007614:	4b47      	ldr	r3, [pc, #284]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800761c:	2b0c      	cmp	r3, #12
 800761e:	d11c      	bne.n	800765a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007620:	4b44      	ldr	r3, [pc, #272]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d116      	bne.n	800765a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800762c:	4b41      	ldr	r3, [pc, #260]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 0302 	and.w	r3, r3, #2
 8007634:	2b00      	cmp	r3, #0
 8007636:	d005      	beq.n	8007644 <HAL_RCC_OscConfig+0x180>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d001      	beq.n	8007644 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e18f      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007644:	4b3b      	ldr	r3, [pc, #236]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	00db      	lsls	r3, r3, #3
 8007652:	4938      	ldr	r1, [pc, #224]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007654:	4313      	orrs	r3, r2
 8007656:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007658:	e03a      	b.n	80076d0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d020      	beq.n	80076a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007662:	4b35      	ldr	r3, [pc, #212]	; (8007738 <HAL_RCC_OscConfig+0x274>)
 8007664:	2201      	movs	r2, #1
 8007666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007668:	f7fc fa16 	bl	8003a98 <HAL_GetTick>
 800766c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800766e:	e008      	b.n	8007682 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007670:	f7fc fa12 	bl	8003a98 <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	2b02      	cmp	r3, #2
 800767c:	d901      	bls.n	8007682 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e170      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007682:	4b2c      	ldr	r3, [pc, #176]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0302 	and.w	r3, r3, #2
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0f0      	beq.n	8007670 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800768e:	4b29      	ldr	r3, [pc, #164]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	691b      	ldr	r3, [r3, #16]
 800769a:	00db      	lsls	r3, r3, #3
 800769c:	4925      	ldr	r1, [pc, #148]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	600b      	str	r3, [r1, #0]
 80076a2:	e015      	b.n	80076d0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076a4:	4b24      	ldr	r3, [pc, #144]	; (8007738 <HAL_RCC_OscConfig+0x274>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076aa:	f7fc f9f5 	bl	8003a98 <HAL_GetTick>
 80076ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076b0:	e008      	b.n	80076c4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076b2:	f7fc f9f1 	bl	8003a98 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d901      	bls.n	80076c4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e14f      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076c4:	4b1b      	ldr	r3, [pc, #108]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1f0      	bne.n	80076b2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0308 	and.w	r3, r3, #8
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d037      	beq.n	800774c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	695b      	ldr	r3, [r3, #20]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d016      	beq.n	8007712 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076e4:	4b15      	ldr	r3, [pc, #84]	; (800773c <HAL_RCC_OscConfig+0x278>)
 80076e6:	2201      	movs	r2, #1
 80076e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076ea:	f7fc f9d5 	bl	8003a98 <HAL_GetTick>
 80076ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076f0:	e008      	b.n	8007704 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076f2:	f7fc f9d1 	bl	8003a98 <HAL_GetTick>
 80076f6:	4602      	mov	r2, r0
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	1ad3      	subs	r3, r2, r3
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	d901      	bls.n	8007704 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007700:	2303      	movs	r3, #3
 8007702:	e12f      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007704:	4b0b      	ldr	r3, [pc, #44]	; (8007734 <HAL_RCC_OscConfig+0x270>)
 8007706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007708:	f003 0302 	and.w	r3, r3, #2
 800770c:	2b00      	cmp	r3, #0
 800770e:	d0f0      	beq.n	80076f2 <HAL_RCC_OscConfig+0x22e>
 8007710:	e01c      	b.n	800774c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007712:	4b0a      	ldr	r3, [pc, #40]	; (800773c <HAL_RCC_OscConfig+0x278>)
 8007714:	2200      	movs	r2, #0
 8007716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007718:	f7fc f9be 	bl	8003a98 <HAL_GetTick>
 800771c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800771e:	e00f      	b.n	8007740 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007720:	f7fc f9ba 	bl	8003a98 <HAL_GetTick>
 8007724:	4602      	mov	r2, r0
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	2b02      	cmp	r3, #2
 800772c:	d908      	bls.n	8007740 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e118      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
 8007732:	bf00      	nop
 8007734:	40023800 	.word	0x40023800
 8007738:	42470000 	.word	0x42470000
 800773c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007740:	4b8a      	ldr	r3, [pc, #552]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007744:	f003 0302 	and.w	r3, r3, #2
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e9      	bne.n	8007720 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 0304 	and.w	r3, r3, #4
 8007754:	2b00      	cmp	r3, #0
 8007756:	f000 8097 	beq.w	8007888 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800775a:	2300      	movs	r3, #0
 800775c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800775e:	4b83      	ldr	r3, [pc, #524]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10f      	bne.n	800778a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800776a:	2300      	movs	r3, #0
 800776c:	60fb      	str	r3, [r7, #12]
 800776e:	4b7f      	ldr	r3, [pc, #508]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007772:	4a7e      	ldr	r2, [pc, #504]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007778:	6413      	str	r3, [r2, #64]	; 0x40
 800777a:	4b7c      	ldr	r3, [pc, #496]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 800777c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800777e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007786:	2301      	movs	r3, #1
 8007788:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800778a:	4b79      	ldr	r3, [pc, #484]	; (8007970 <HAL_RCC_OscConfig+0x4ac>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007792:	2b00      	cmp	r3, #0
 8007794:	d118      	bne.n	80077c8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007796:	4b76      	ldr	r3, [pc, #472]	; (8007970 <HAL_RCC_OscConfig+0x4ac>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a75      	ldr	r2, [pc, #468]	; (8007970 <HAL_RCC_OscConfig+0x4ac>)
 800779c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077a2:	f7fc f979 	bl	8003a98 <HAL_GetTick>
 80077a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077a8:	e008      	b.n	80077bc <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077aa:	f7fc f975 	bl	8003a98 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d901      	bls.n	80077bc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e0d3      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077bc:	4b6c      	ldr	r3, [pc, #432]	; (8007970 <HAL_RCC_OscConfig+0x4ac>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d0f0      	beq.n	80077aa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d106      	bne.n	80077de <HAL_RCC_OscConfig+0x31a>
 80077d0:	4b66      	ldr	r3, [pc, #408]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80077d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d4:	4a65      	ldr	r2, [pc, #404]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80077d6:	f043 0301 	orr.w	r3, r3, #1
 80077da:	6713      	str	r3, [r2, #112]	; 0x70
 80077dc:	e01c      	b.n	8007818 <HAL_RCC_OscConfig+0x354>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	2b05      	cmp	r3, #5
 80077e4:	d10c      	bne.n	8007800 <HAL_RCC_OscConfig+0x33c>
 80077e6:	4b61      	ldr	r3, [pc, #388]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80077e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ea:	4a60      	ldr	r2, [pc, #384]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80077ec:	f043 0304 	orr.w	r3, r3, #4
 80077f0:	6713      	str	r3, [r2, #112]	; 0x70
 80077f2:	4b5e      	ldr	r3, [pc, #376]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80077f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f6:	4a5d      	ldr	r2, [pc, #372]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80077f8:	f043 0301 	orr.w	r3, r3, #1
 80077fc:	6713      	str	r3, [r2, #112]	; 0x70
 80077fe:	e00b      	b.n	8007818 <HAL_RCC_OscConfig+0x354>
 8007800:	4b5a      	ldr	r3, [pc, #360]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007804:	4a59      	ldr	r2, [pc, #356]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007806:	f023 0301 	bic.w	r3, r3, #1
 800780a:	6713      	str	r3, [r2, #112]	; 0x70
 800780c:	4b57      	ldr	r3, [pc, #348]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 800780e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007810:	4a56      	ldr	r2, [pc, #344]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007812:	f023 0304 	bic.w	r3, r3, #4
 8007816:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d015      	beq.n	800784c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007820:	f7fc f93a 	bl	8003a98 <HAL_GetTick>
 8007824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007826:	e00a      	b.n	800783e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007828:	f7fc f936 	bl	8003a98 <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	f241 3288 	movw	r2, #5000	; 0x1388
 8007836:	4293      	cmp	r3, r2
 8007838:	d901      	bls.n	800783e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e092      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800783e:	4b4b      	ldr	r3, [pc, #300]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b00      	cmp	r3, #0
 8007848:	d0ee      	beq.n	8007828 <HAL_RCC_OscConfig+0x364>
 800784a:	e014      	b.n	8007876 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800784c:	f7fc f924 	bl	8003a98 <HAL_GetTick>
 8007850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007852:	e00a      	b.n	800786a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007854:	f7fc f920 	bl	8003a98 <HAL_GetTick>
 8007858:	4602      	mov	r2, r0
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007862:	4293      	cmp	r3, r2
 8007864:	d901      	bls.n	800786a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e07c      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800786a:	4b40      	ldr	r3, [pc, #256]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 800786c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800786e:	f003 0302 	and.w	r3, r3, #2
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1ee      	bne.n	8007854 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007876:	7dfb      	ldrb	r3, [r7, #23]
 8007878:	2b01      	cmp	r3, #1
 800787a:	d105      	bne.n	8007888 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800787c:	4b3b      	ldr	r3, [pc, #236]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 800787e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007880:	4a3a      	ldr	r2, [pc, #232]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007882:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007886:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d068      	beq.n	8007962 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007890:	4b36      	ldr	r3, [pc, #216]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	f003 030c 	and.w	r3, r3, #12
 8007898:	2b08      	cmp	r3, #8
 800789a:	d060      	beq.n	800795e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	d145      	bne.n	8007930 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078a4:	4b33      	ldr	r3, [pc, #204]	; (8007974 <HAL_RCC_OscConfig+0x4b0>)
 80078a6:	2200      	movs	r2, #0
 80078a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078aa:	f7fc f8f5 	bl	8003a98 <HAL_GetTick>
 80078ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078b0:	e008      	b.n	80078c4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078b2:	f7fc f8f1 	bl	8003a98 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d901      	bls.n	80078c4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e04f      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078c4:	4b29      	ldr	r3, [pc, #164]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1f0      	bne.n	80078b2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	69da      	ldr	r2, [r3, #28]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a1b      	ldr	r3, [r3, #32]
 80078d8:	431a      	orrs	r2, r3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078de:	019b      	lsls	r3, r3, #6
 80078e0:	431a      	orrs	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078e6:	085b      	lsrs	r3, r3, #1
 80078e8:	3b01      	subs	r3, #1
 80078ea:	041b      	lsls	r3, r3, #16
 80078ec:	431a      	orrs	r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f2:	061b      	lsls	r3, r3, #24
 80078f4:	431a      	orrs	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fa:	071b      	lsls	r3, r3, #28
 80078fc:	491b      	ldr	r1, [pc, #108]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 80078fe:	4313      	orrs	r3, r2
 8007900:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007902:	4b1c      	ldr	r3, [pc, #112]	; (8007974 <HAL_RCC_OscConfig+0x4b0>)
 8007904:	2201      	movs	r2, #1
 8007906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007908:	f7fc f8c6 	bl	8003a98 <HAL_GetTick>
 800790c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800790e:	e008      	b.n	8007922 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007910:	f7fc f8c2 	bl	8003a98 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	2b02      	cmp	r3, #2
 800791c:	d901      	bls.n	8007922 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e020      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007922:	4b12      	ldr	r3, [pc, #72]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d0f0      	beq.n	8007910 <HAL_RCC_OscConfig+0x44c>
 800792e:	e018      	b.n	8007962 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007930:	4b10      	ldr	r3, [pc, #64]	; (8007974 <HAL_RCC_OscConfig+0x4b0>)
 8007932:	2200      	movs	r2, #0
 8007934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007936:	f7fc f8af 	bl	8003a98 <HAL_GetTick>
 800793a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800793c:	e008      	b.n	8007950 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800793e:	f7fc f8ab 	bl	8003a98 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	2b02      	cmp	r3, #2
 800794a:	d901      	bls.n	8007950 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800794c:	2303      	movs	r3, #3
 800794e:	e009      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007950:	4b06      	ldr	r3, [pc, #24]	; (800796c <HAL_RCC_OscConfig+0x4a8>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007958:	2b00      	cmp	r3, #0
 800795a:	d1f0      	bne.n	800793e <HAL_RCC_OscConfig+0x47a>
 800795c:	e001      	b.n	8007962 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e000      	b.n	8007964 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3718      	adds	r7, #24
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	40023800 	.word	0x40023800
 8007970:	40007000 	.word	0x40007000
 8007974:	42470060 	.word	0x42470060

08007978 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e056      	b.n	8007a38 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b00      	cmp	r3, #0
 800799a:	d106      	bne.n	80079aa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f7fb fd21 	bl	80033ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	685a      	ldr	r2, [r3, #4]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	431a      	orrs	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	431a      	orrs	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	431a      	orrs	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	431a      	orrs	r2, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	699b      	ldr	r3, [r3, #24]
 80079e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079e6:	431a      	orrs	r2, r3
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	69db      	ldr	r3, [r3, #28]
 80079ec:	431a      	orrs	r2, r3
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	ea42 0103 	orr.w	r1, r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	430a      	orrs	r2, r1
 8007a00:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	0c1b      	lsrs	r3, r3, #16
 8007a08:	f003 0104 	and.w	r1, r3, #4
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	430a      	orrs	r2, r1
 8007a16:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	69da      	ldr	r2, [r3, #28]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a26:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b088      	sub	sp, #32
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	603b      	str	r3, [r7, #0]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a50:	2300      	movs	r3, #0
 8007a52:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d101      	bne.n	8007a62 <HAL_SPI_Transmit+0x22>
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e11e      	b.n	8007ca0 <HAL_SPI_Transmit+0x260>
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a6a:	f7fc f815 	bl	8003a98 <HAL_GetTick>
 8007a6e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007a70:	88fb      	ldrh	r3, [r7, #6]
 8007a72:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d002      	beq.n	8007a86 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007a80:	2302      	movs	r3, #2
 8007a82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a84:	e103      	b.n	8007c8e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <HAL_SPI_Transmit+0x52>
 8007a8c:	88fb      	ldrh	r3, [r7, #6]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d102      	bne.n	8007a98 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a96:	e0fa      	b.n	8007c8e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2203      	movs	r2, #3
 8007a9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	88fa      	ldrh	r2, [r7, #6]
 8007ab0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	88fa      	ldrh	r2, [r7, #6]
 8007ab6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2200      	movs	r2, #0
 8007ace:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ade:	d107      	bne.n	8007af0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007aee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007afa:	2b40      	cmp	r3, #64	; 0x40
 8007afc:	d007      	beq.n	8007b0e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b16:	d14b      	bne.n	8007bb0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <HAL_SPI_Transmit+0xe6>
 8007b20:	8afb      	ldrh	r3, [r7, #22]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d13e      	bne.n	8007ba4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2a:	881a      	ldrh	r2, [r3, #0]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b36:	1c9a      	adds	r2, r3, #2
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	3b01      	subs	r3, #1
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b4a:	e02b      	b.n	8007ba4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	f003 0302 	and.w	r3, r3, #2
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d112      	bne.n	8007b80 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5e:	881a      	ldrh	r2, [r3, #0]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b6a:	1c9a      	adds	r2, r3, #2
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	3b01      	subs	r3, #1
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	86da      	strh	r2, [r3, #54]	; 0x36
 8007b7e:	e011      	b.n	8007ba4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b80:	f7fb ff8a 	bl	8003a98 <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	683a      	ldr	r2, [r7, #0]
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d803      	bhi.n	8007b98 <HAL_SPI_Transmit+0x158>
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b96:	d102      	bne.n	8007b9e <HAL_SPI_Transmit+0x15e>
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d102      	bne.n	8007ba4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ba2:	e074      	b.n	8007c8e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1ce      	bne.n	8007b4c <HAL_SPI_Transmit+0x10c>
 8007bae:	e04c      	b.n	8007c4a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <HAL_SPI_Transmit+0x17e>
 8007bb8:	8afb      	ldrh	r3, [r7, #22]
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d140      	bne.n	8007c40 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	330c      	adds	r3, #12
 8007bc8:	7812      	ldrb	r2, [r2, #0]
 8007bca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd0:	1c5a      	adds	r2, r3, #1
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007be4:	e02c      	b.n	8007c40 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	f003 0302 	and.w	r3, r3, #2
 8007bf0:	2b02      	cmp	r3, #2
 8007bf2:	d113      	bne.n	8007c1c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	330c      	adds	r3, #12
 8007bfe:	7812      	ldrb	r2, [r2, #0]
 8007c00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c06:	1c5a      	adds	r2, r3, #1
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	3b01      	subs	r3, #1
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	86da      	strh	r2, [r3, #54]	; 0x36
 8007c1a:	e011      	b.n	8007c40 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c1c:	f7fb ff3c 	bl	8003a98 <HAL_GetTick>
 8007c20:	4602      	mov	r2, r0
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	1ad3      	subs	r3, r2, r3
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d803      	bhi.n	8007c34 <HAL_SPI_Transmit+0x1f4>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c32:	d102      	bne.n	8007c3a <HAL_SPI_Transmit+0x1fa>
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d102      	bne.n	8007c40 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c3e:	e026      	b.n	8007c8e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1cd      	bne.n	8007be6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c4a:	69ba      	ldr	r2, [r7, #24]
 8007c4c:	6839      	ldr	r1, [r7, #0]
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f000 fa44 	bl	80080dc <SPI_EndRxTxTransaction>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d002      	beq.n	8007c60 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10a      	bne.n	8007c7e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c68:	2300      	movs	r3, #0
 8007c6a:	613b      	str	r3, [r7, #16]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	613b      	str	r3, [r7, #16]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	613b      	str	r3, [r7, #16]
 8007c7c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d002      	beq.n	8007c8c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	77fb      	strb	r3, [r7, #31]
 8007c8a:	e000      	b.n	8007c8e <HAL_SPI_Transmit+0x24e>
  }

error:
 8007c8c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2201      	movs	r2, #1
 8007c92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3720      	adds	r7, #32
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08c      	sub	sp, #48	; 0x30
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]
 8007cb4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d101      	bne.n	8007cce <HAL_SPI_TransmitReceive+0x26>
 8007cca:	2302      	movs	r3, #2
 8007ccc:	e18a      	b.n	8007fe4 <HAL_SPI_TransmitReceive+0x33c>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cd6:	f7fb fedf 	bl	8003a98 <HAL_GetTick>
 8007cda:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007cec:	887b      	ldrh	r3, [r7, #2]
 8007cee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d00f      	beq.n	8007d18 <HAL_SPI_TransmitReceive+0x70>
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cfe:	d107      	bne.n	8007d10 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d103      	bne.n	8007d10 <HAL_SPI_TransmitReceive+0x68>
 8007d08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d0c:	2b04      	cmp	r3, #4
 8007d0e:	d003      	beq.n	8007d18 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007d10:	2302      	movs	r3, #2
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007d16:	e15b      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d005      	beq.n	8007d2a <HAL_SPI_TransmitReceive+0x82>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <HAL_SPI_TransmitReceive+0x82>
 8007d24:	887b      	ldrh	r3, [r7, #2]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d103      	bne.n	8007d32 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007d30:	e14e      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	d003      	beq.n	8007d46 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2205      	movs	r2, #5
 8007d42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	887a      	ldrh	r2, [r7, #2]
 8007d56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	887a      	ldrh	r2, [r7, #2]
 8007d5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	68ba      	ldr	r2, [r7, #8]
 8007d62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	887a      	ldrh	r2, [r7, #2]
 8007d68:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	887a      	ldrh	r2, [r7, #2]
 8007d6e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d86:	2b40      	cmp	r3, #64	; 0x40
 8007d88:	d007      	beq.n	8007d9a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007da2:	d178      	bne.n	8007e96 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d002      	beq.n	8007db2 <HAL_SPI_TransmitReceive+0x10a>
 8007dac:	8b7b      	ldrh	r3, [r7, #26]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d166      	bne.n	8007e80 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db6:	881a      	ldrh	r2, [r3, #0]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc2:	1c9a      	adds	r2, r3, #2
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	b29a      	uxth	r2, r3
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dd6:	e053      	b.n	8007e80 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	f003 0302 	and.w	r3, r3, #2
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d11b      	bne.n	8007e1e <HAL_SPI_TransmitReceive+0x176>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d016      	beq.n	8007e1e <HAL_SPI_TransmitReceive+0x176>
 8007df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d113      	bne.n	8007e1e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dfa:	881a      	ldrh	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e06:	1c9a      	adds	r2, r3, #2
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	3b01      	subs	r3, #1
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f003 0301 	and.w	r3, r3, #1
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d119      	bne.n	8007e60 <HAL_SPI_TransmitReceive+0x1b8>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d014      	beq.n	8007e60 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68da      	ldr	r2, [r3, #12]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e40:	b292      	uxth	r2, r2
 8007e42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e48:	1c9a      	adds	r2, r3, #2
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	3b01      	subs	r3, #1
 8007e56:	b29a      	uxth	r2, r3
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e60:	f7fb fe1a 	bl	8003a98 <HAL_GetTick>
 8007e64:	4602      	mov	r2, r0
 8007e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d807      	bhi.n	8007e80 <HAL_SPI_TransmitReceive+0x1d8>
 8007e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e76:	d003      	beq.n	8007e80 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e7e:	e0a7      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1a6      	bne.n	8007dd8 <HAL_SPI_TransmitReceive+0x130>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1a1      	bne.n	8007dd8 <HAL_SPI_TransmitReceive+0x130>
 8007e94:	e07c      	b.n	8007f90 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <HAL_SPI_TransmitReceive+0x1fc>
 8007e9e:	8b7b      	ldrh	r3, [r7, #26]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d16b      	bne.n	8007f7c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	330c      	adds	r3, #12
 8007eae:	7812      	ldrb	r2, [r2, #0]
 8007eb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eb6:	1c5a      	adds	r2, r3, #1
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	b29a      	uxth	r2, r3
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007eca:	e057      	b.n	8007f7c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f003 0302 	and.w	r3, r3, #2
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d11c      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x26c>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d017      	beq.n	8007f14 <HAL_SPI_TransmitReceive+0x26c>
 8007ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d114      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	330c      	adds	r3, #12
 8007ef4:	7812      	ldrb	r2, [r2, #0]
 8007ef6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efc:	1c5a      	adds	r2, r3, #1
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f10:	2300      	movs	r3, #0
 8007f12:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d119      	bne.n	8007f56 <HAL_SPI_TransmitReceive+0x2ae>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d014      	beq.n	8007f56 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f36:	b2d2      	uxtb	r2, r2
 8007f38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3e:	1c5a      	adds	r2, r3, #1
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f52:	2301      	movs	r3, #1
 8007f54:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f56:	f7fb fd9f 	bl	8003a98 <HAL_GetTick>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5e:	1ad3      	subs	r3, r2, r3
 8007f60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d803      	bhi.n	8007f6e <HAL_SPI_TransmitReceive+0x2c6>
 8007f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6c:	d102      	bne.n	8007f74 <HAL_SPI_TransmitReceive+0x2cc>
 8007f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d103      	bne.n	8007f7c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f7a:	e029      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1a2      	bne.n	8007ecc <HAL_SPI_TransmitReceive+0x224>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d19d      	bne.n	8007ecc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f94:	68f8      	ldr	r0, [r7, #12]
 8007f96:	f000 f8a1 	bl	80080dc <SPI_EndRxTxTransaction>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d006      	beq.n	8007fae <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2220      	movs	r2, #32
 8007faa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007fac:	e010      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d10b      	bne.n	8007fce <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	617b      	str	r3, [r7, #20]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	617b      	str	r3, [r7, #20]
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	e000      	b.n	8007fd0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007fce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007fe0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3730      	adds	r7, #48	; 0x30
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ffa:	b2db      	uxtb	r3, r3
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	603b      	str	r3, [r7, #0]
 8008014:	4613      	mov	r3, r2
 8008016:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008018:	e04c      	b.n	80080b4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008020:	d048      	beq.n	80080b4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008022:	f7fb fd39 	bl	8003a98 <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	683a      	ldr	r2, [r7, #0]
 800802e:	429a      	cmp	r2, r3
 8008030:	d902      	bls.n	8008038 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d13d      	bne.n	80080b4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	685a      	ldr	r2, [r3, #4]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008046:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008050:	d111      	bne.n	8008076 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800805a:	d004      	beq.n	8008066 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008064:	d107      	bne.n	8008076 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008074:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800807a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800807e:	d10f      	bne.n	80080a0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800809e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e00f      	b.n	80080d4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	4013      	ands	r3, r2
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	bf0c      	ite	eq
 80080c4:	2301      	moveq	r3, #1
 80080c6:	2300      	movne	r3, #0
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	461a      	mov	r2, r3
 80080cc:	79fb      	ldrb	r3, [r7, #7]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d1a3      	bne.n	800801a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b088      	sub	sp, #32
 80080e0:	af02      	add	r7, sp, #8
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80080e8:	4b1b      	ldr	r3, [pc, #108]	; (8008158 <SPI_EndRxTxTransaction+0x7c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a1b      	ldr	r2, [pc, #108]	; (800815c <SPI_EndRxTxTransaction+0x80>)
 80080ee:	fba2 2303 	umull	r2, r3, r2, r3
 80080f2:	0d5b      	lsrs	r3, r3, #21
 80080f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80080f8:	fb02 f303 	mul.w	r3, r2, r3
 80080fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008106:	d112      	bne.n	800812e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2200      	movs	r2, #0
 8008110:	2180      	movs	r1, #128	; 0x80
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f7ff ff78 	bl	8008008 <SPI_WaitFlagStateUntilTimeout>
 8008118:	4603      	mov	r3, r0
 800811a:	2b00      	cmp	r3, #0
 800811c:	d016      	beq.n	800814c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008122:	f043 0220 	orr.w	r2, r3, #32
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800812a:	2303      	movs	r3, #3
 800812c:	e00f      	b.n	800814e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00a      	beq.n	800814a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	3b01      	subs	r3, #1
 8008138:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008144:	2b80      	cmp	r3, #128	; 0x80
 8008146:	d0f2      	beq.n	800812e <SPI_EndRxTxTransaction+0x52>
 8008148:	e000      	b.n	800814c <SPI_EndRxTxTransaction+0x70>
        break;
 800814a:	bf00      	nop
  }

  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20000000 	.word	0x20000000
 800815c:	165e9f81 	.word	0x165e9f81

08008160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d101      	bne.n	8008172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	e01d      	b.n	80081ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008178:	b2db      	uxtb	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	d106      	bne.n	800818c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f7fb fa24 	bl	80035d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2202      	movs	r2, #2
 8008190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	3304      	adds	r3, #4
 800819c:	4619      	mov	r1, r3
 800819e:	4610      	mov	r0, r2
 80081a0:	f000 fb44 	bl	800882c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3708      	adds	r7, #8
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081b6:	b480      	push	{r7}
 80081b8:	b085      	sub	sp, #20
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68da      	ldr	r2, [r3, #12]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f042 0201 	orr.w	r2, r2, #1
 80081cc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f003 0307 	and.w	r3, r3, #7
 80081d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b06      	cmp	r3, #6
 80081de:	d007      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f042 0201 	orr.w	r2, r2, #1
 80081ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3714      	adds	r7, #20
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr

080081fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b082      	sub	sp, #8
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d101      	bne.n	8008210 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e01d      	b.n	800824c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	d106      	bne.n	800822a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f7fb f9b5 	bl	8003594 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2202      	movs	r2, #2
 800822e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	3304      	adds	r3, #4
 800823a:	4619      	mov	r1, r3
 800823c:	4610      	mov	r0, r2
 800823e:	f000 faf5 	bl	800882c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800824a:	2300      	movs	r3, #0
}
 800824c:	4618      	mov	r0, r3
 800824e:	3708      	adds	r7, #8
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2201      	movs	r2, #1
 8008264:	6839      	ldr	r1, [r7, #0]
 8008266:	4618      	mov	r0, r3
 8008268:	f000 fdca 	bl	8008e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a15      	ldr	r2, [pc, #84]	; (80082c8 <HAL_TIM_PWM_Start+0x74>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d004      	beq.n	8008280 <HAL_TIM_PWM_Start+0x2c>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a14      	ldr	r2, [pc, #80]	; (80082cc <HAL_TIM_PWM_Start+0x78>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d101      	bne.n	8008284 <HAL_TIM_PWM_Start+0x30>
 8008280:	2301      	movs	r3, #1
 8008282:	e000      	b.n	8008286 <HAL_TIM_PWM_Start+0x32>
 8008284:	2300      	movs	r3, #0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d007      	beq.n	800829a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008298:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f003 0307 	and.w	r3, r3, #7
 80082a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2b06      	cmp	r3, #6
 80082aa:	d007      	beq.n	80082bc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f042 0201 	orr.w	r2, r2, #1
 80082ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	40010000 	.word	0x40010000
 80082cc:	40010400 	.word	0x40010400

080082d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	f003 0302 	and.w	r3, r3, #2
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d122      	bne.n	800832c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	f003 0302 	and.w	r3, r3, #2
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d11b      	bne.n	800832c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f06f 0202 	mvn.w	r2, #2
 80082fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2201      	movs	r2, #1
 8008302:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	699b      	ldr	r3, [r3, #24]
 800830a:	f003 0303 	and.w	r3, r3, #3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d003      	beq.n	800831a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fa6b 	bl	80087ee <HAL_TIM_IC_CaptureCallback>
 8008318:	e005      	b.n	8008326 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 fa5d 	bl	80087da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 fa6e 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	691b      	ldr	r3, [r3, #16]
 8008332:	f003 0304 	and.w	r3, r3, #4
 8008336:	2b04      	cmp	r3, #4
 8008338:	d122      	bne.n	8008380 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	f003 0304 	and.w	r3, r3, #4
 8008344:	2b04      	cmp	r3, #4
 8008346:	d11b      	bne.n	8008380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f06f 0204 	mvn.w	r2, #4
 8008350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2202      	movs	r2, #2
 8008356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	699b      	ldr	r3, [r3, #24]
 800835e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fa41 	bl	80087ee <HAL_TIM_IC_CaptureCallback>
 800836c:	e005      	b.n	800837a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 fa33 	bl	80087da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 fa44 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	691b      	ldr	r3, [r3, #16]
 8008386:	f003 0308 	and.w	r3, r3, #8
 800838a:	2b08      	cmp	r3, #8
 800838c:	d122      	bne.n	80083d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68db      	ldr	r3, [r3, #12]
 8008394:	f003 0308 	and.w	r3, r3, #8
 8008398:	2b08      	cmp	r3, #8
 800839a:	d11b      	bne.n	80083d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f06f 0208 	mvn.w	r2, #8
 80083a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2204      	movs	r2, #4
 80083aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	f003 0303 	and.w	r3, r3, #3
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d003      	beq.n	80083c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 fa17 	bl	80087ee <HAL_TIM_IC_CaptureCallback>
 80083c0:	e005      	b.n	80083ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 fa09 	bl	80087da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fa1a 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	f003 0310 	and.w	r3, r3, #16
 80083de:	2b10      	cmp	r3, #16
 80083e0:	d122      	bne.n	8008428 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	f003 0310 	and.w	r3, r3, #16
 80083ec:	2b10      	cmp	r3, #16
 80083ee:	d11b      	bne.n	8008428 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f06f 0210 	mvn.w	r2, #16
 80083f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2208      	movs	r2, #8
 80083fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	69db      	ldr	r3, [r3, #28]
 8008406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800840a:	2b00      	cmp	r3, #0
 800840c:	d003      	beq.n	8008416 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f9ed 	bl	80087ee <HAL_TIM_IC_CaptureCallback>
 8008414:	e005      	b.n	8008422 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f9df 	bl	80087da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f9f0 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	691b      	ldr	r3, [r3, #16]
 800842e:	f003 0301 	and.w	r3, r3, #1
 8008432:	2b01      	cmp	r3, #1
 8008434:	d10e      	bne.n	8008454 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	f003 0301 	and.w	r3, r3, #1
 8008440:	2b01      	cmp	r3, #1
 8008442:	d107      	bne.n	8008454 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f06f 0201 	mvn.w	r2, #1
 800844c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f7fa fd00 	bl	8002e54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800845e:	2b80      	cmp	r3, #128	; 0x80
 8008460:	d10e      	bne.n	8008480 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800846c:	2b80      	cmp	r3, #128	; 0x80
 800846e:	d107      	bne.n	8008480 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 fd6c 	bl	8008f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800848a:	2b40      	cmp	r3, #64	; 0x40
 800848c:	d10e      	bne.n	80084ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008498:	2b40      	cmp	r3, #64	; 0x40
 800849a:	d107      	bne.n	80084ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 f9b5 	bl	8008816 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	f003 0320 	and.w	r3, r3, #32
 80084b6:	2b20      	cmp	r3, #32
 80084b8:	d10e      	bne.n	80084d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	f003 0320 	and.w	r3, r3, #32
 80084c4:	2b20      	cmp	r3, #32
 80084c6:	d107      	bne.n	80084d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f06f 0220 	mvn.w	r2, #32
 80084d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 fd36 	bl	8008f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084d8:	bf00      	nop
 80084da:	3708      	adds	r7, #8
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d101      	bne.n	80084fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80084f6:	2302      	movs	r3, #2
 80084f8:	e0b4      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x184>
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2202      	movs	r2, #2
 8008506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2b0c      	cmp	r3, #12
 800850e:	f200 809f 	bhi.w	8008650 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008512:	a201      	add	r2, pc, #4	; (adr r2, 8008518 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008518:	0800854d 	.word	0x0800854d
 800851c:	08008651 	.word	0x08008651
 8008520:	08008651 	.word	0x08008651
 8008524:	08008651 	.word	0x08008651
 8008528:	0800858d 	.word	0x0800858d
 800852c:	08008651 	.word	0x08008651
 8008530:	08008651 	.word	0x08008651
 8008534:	08008651 	.word	0x08008651
 8008538:	080085cf 	.word	0x080085cf
 800853c:	08008651 	.word	0x08008651
 8008540:	08008651 	.word	0x08008651
 8008544:	08008651 	.word	0x08008651
 8008548:	0800860f 	.word	0x0800860f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	68b9      	ldr	r1, [r7, #8]
 8008552:	4618      	mov	r0, r3
 8008554:	f000 fa0a 	bl	800896c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	699a      	ldr	r2, [r3, #24]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f042 0208 	orr.w	r2, r2, #8
 8008566:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	699a      	ldr	r2, [r3, #24]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 0204 	bic.w	r2, r2, #4
 8008576:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	6999      	ldr	r1, [r3, #24]
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	691a      	ldr	r2, [r3, #16]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	430a      	orrs	r2, r1
 8008588:	619a      	str	r2, [r3, #24]
      break;
 800858a:	e062      	b.n	8008652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68b9      	ldr	r1, [r7, #8]
 8008592:	4618      	mov	r0, r3
 8008594:	f000 fa5a 	bl	8008a4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	699a      	ldr	r2, [r3, #24]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	699a      	ldr	r2, [r3, #24]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	6999      	ldr	r1, [r3, #24]
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	691b      	ldr	r3, [r3, #16]
 80085c2:	021a      	lsls	r2, r3, #8
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	430a      	orrs	r2, r1
 80085ca:	619a      	str	r2, [r3, #24]
      break;
 80085cc:	e041      	b.n	8008652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68b9      	ldr	r1, [r7, #8]
 80085d4:	4618      	mov	r0, r3
 80085d6:	f000 faaf 	bl	8008b38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	69da      	ldr	r2, [r3, #28]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f042 0208 	orr.w	r2, r2, #8
 80085e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	69da      	ldr	r2, [r3, #28]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f022 0204 	bic.w	r2, r2, #4
 80085f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	69d9      	ldr	r1, [r3, #28]
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	691a      	ldr	r2, [r3, #16]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	430a      	orrs	r2, r1
 800860a:	61da      	str	r2, [r3, #28]
      break;
 800860c:	e021      	b.n	8008652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68b9      	ldr	r1, [r7, #8]
 8008614:	4618      	mov	r0, r3
 8008616:	f000 fb03 	bl	8008c20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	69da      	ldr	r2, [r3, #28]
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008628:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	69da      	ldr	r2, [r3, #28]
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008638:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	69d9      	ldr	r1, [r3, #28]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	691b      	ldr	r3, [r3, #16]
 8008644:	021a      	lsls	r2, r3, #8
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	430a      	orrs	r2, r1
 800864c:	61da      	str	r2, [r3, #28]
      break;
 800864e:	e000      	b.n	8008652 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008650:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2201      	movs	r2, #1
 8008656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008662:	2300      	movs	r3, #0
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800867c:	2b01      	cmp	r3, #1
 800867e:	d101      	bne.n	8008684 <HAL_TIM_ConfigClockSource+0x18>
 8008680:	2302      	movs	r3, #2
 8008682:	e0a6      	b.n	80087d2 <HAL_TIM_ConfigClockSource+0x166>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2202      	movs	r2, #2
 8008690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80086a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2b40      	cmp	r3, #64	; 0x40
 80086ba:	d067      	beq.n	800878c <HAL_TIM_ConfigClockSource+0x120>
 80086bc:	2b40      	cmp	r3, #64	; 0x40
 80086be:	d80b      	bhi.n	80086d8 <HAL_TIM_ConfigClockSource+0x6c>
 80086c0:	2b10      	cmp	r3, #16
 80086c2:	d073      	beq.n	80087ac <HAL_TIM_ConfigClockSource+0x140>
 80086c4:	2b10      	cmp	r3, #16
 80086c6:	d802      	bhi.n	80086ce <HAL_TIM_ConfigClockSource+0x62>
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d06f      	beq.n	80087ac <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80086cc:	e078      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80086ce:	2b20      	cmp	r3, #32
 80086d0:	d06c      	beq.n	80087ac <HAL_TIM_ConfigClockSource+0x140>
 80086d2:	2b30      	cmp	r3, #48	; 0x30
 80086d4:	d06a      	beq.n	80087ac <HAL_TIM_ConfigClockSource+0x140>
      break;
 80086d6:	e073      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80086d8:	2b70      	cmp	r3, #112	; 0x70
 80086da:	d00d      	beq.n	80086f8 <HAL_TIM_ConfigClockSource+0x8c>
 80086dc:	2b70      	cmp	r3, #112	; 0x70
 80086de:	d804      	bhi.n	80086ea <HAL_TIM_ConfigClockSource+0x7e>
 80086e0:	2b50      	cmp	r3, #80	; 0x50
 80086e2:	d033      	beq.n	800874c <HAL_TIM_ConfigClockSource+0xe0>
 80086e4:	2b60      	cmp	r3, #96	; 0x60
 80086e6:	d041      	beq.n	800876c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80086e8:	e06a      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80086ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086ee:	d066      	beq.n	80087be <HAL_TIM_ConfigClockSource+0x152>
 80086f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086f4:	d017      	beq.n	8008726 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80086f6:	e063      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6818      	ldr	r0, [r3, #0]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	6899      	ldr	r1, [r3, #8]
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f000 fb5a 	bl	8008dc0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800871a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	68fa      	ldr	r2, [r7, #12]
 8008722:	609a      	str	r2, [r3, #8]
      break;
 8008724:	e04c      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6818      	ldr	r0, [r3, #0]
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	6899      	ldr	r1, [r3, #8]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	685a      	ldr	r2, [r3, #4]
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	f000 fb43 	bl	8008dc0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	689a      	ldr	r2, [r3, #8]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008748:	609a      	str	r2, [r3, #8]
      break;
 800874a:	e039      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6818      	ldr	r0, [r3, #0]
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	6859      	ldr	r1, [r3, #4]
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	461a      	mov	r2, r3
 800875a:	f000 fab7 	bl	8008ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2150      	movs	r1, #80	; 0x50
 8008764:	4618      	mov	r0, r3
 8008766:	f000 fb10 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 800876a:	e029      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6818      	ldr	r0, [r3, #0]
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	6859      	ldr	r1, [r3, #4]
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	461a      	mov	r2, r3
 800877a:	f000 fad6 	bl	8008d2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2160      	movs	r1, #96	; 0x60
 8008784:	4618      	mov	r0, r3
 8008786:	f000 fb00 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 800878a:	e019      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6818      	ldr	r0, [r3, #0]
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	6859      	ldr	r1, [r3, #4]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	461a      	mov	r2, r3
 800879a:	f000 fa97 	bl	8008ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2140      	movs	r1, #64	; 0x40
 80087a4:	4618      	mov	r0, r3
 80087a6:	f000 faf0 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 80087aa:	e009      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4619      	mov	r1, r3
 80087b6:	4610      	mov	r0, r2
 80087b8:	f000 fae7 	bl	8008d8a <TIM_ITRx_SetConfig>
      break;
 80087bc:	e000      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80087be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087da:	b480      	push	{r7}
 80087dc:	b083      	sub	sp, #12
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087e2:	bf00      	nop
 80087e4:	370c      	adds	r7, #12
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr

080087ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80087f6:	bf00      	nop
 80087f8:	370c      	adds	r7, #12
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008802:	b480      	push	{r7}
 8008804:	b083      	sub	sp, #12
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800880a:	bf00      	nop
 800880c:	370c      	adds	r7, #12
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr

08008816 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008816:	b480      	push	{r7}
 8008818:	b083      	sub	sp, #12
 800881a:	af00      	add	r7, sp, #0
 800881c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800881e:	bf00      	nop
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
	...

0800882c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800882c:	b480      	push	{r7}
 800882e:	b085      	sub	sp, #20
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a40      	ldr	r2, [pc, #256]	; (8008940 <TIM_Base_SetConfig+0x114>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d013      	beq.n	800886c <TIM_Base_SetConfig+0x40>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800884a:	d00f      	beq.n	800886c <TIM_Base_SetConfig+0x40>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a3d      	ldr	r2, [pc, #244]	; (8008944 <TIM_Base_SetConfig+0x118>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d00b      	beq.n	800886c <TIM_Base_SetConfig+0x40>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a3c      	ldr	r2, [pc, #240]	; (8008948 <TIM_Base_SetConfig+0x11c>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d007      	beq.n	800886c <TIM_Base_SetConfig+0x40>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a3b      	ldr	r2, [pc, #236]	; (800894c <TIM_Base_SetConfig+0x120>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d003      	beq.n	800886c <TIM_Base_SetConfig+0x40>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a3a      	ldr	r2, [pc, #232]	; (8008950 <TIM_Base_SetConfig+0x124>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d108      	bne.n	800887e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a2f      	ldr	r2, [pc, #188]	; (8008940 <TIM_Base_SetConfig+0x114>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d02b      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800888c:	d027      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	4a2c      	ldr	r2, [pc, #176]	; (8008944 <TIM_Base_SetConfig+0x118>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d023      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	4a2b      	ldr	r2, [pc, #172]	; (8008948 <TIM_Base_SetConfig+0x11c>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d01f      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4a2a      	ldr	r2, [pc, #168]	; (800894c <TIM_Base_SetConfig+0x120>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d01b      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	4a29      	ldr	r2, [pc, #164]	; (8008950 <TIM_Base_SetConfig+0x124>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d017      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	4a28      	ldr	r2, [pc, #160]	; (8008954 <TIM_Base_SetConfig+0x128>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d013      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a27      	ldr	r2, [pc, #156]	; (8008958 <TIM_Base_SetConfig+0x12c>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d00f      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a26      	ldr	r2, [pc, #152]	; (800895c <TIM_Base_SetConfig+0x130>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d00b      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	4a25      	ldr	r2, [pc, #148]	; (8008960 <TIM_Base_SetConfig+0x134>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d007      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4a24      	ldr	r2, [pc, #144]	; (8008964 <TIM_Base_SetConfig+0x138>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d003      	beq.n	80088de <TIM_Base_SetConfig+0xb2>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4a23      	ldr	r2, [pc, #140]	; (8008968 <TIM_Base_SetConfig+0x13c>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d108      	bne.n	80088f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	4313      	orrs	r3, r2
 80088ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	689a      	ldr	r2, [r3, #8]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a0a      	ldr	r2, [pc, #40]	; (8008940 <TIM_Base_SetConfig+0x114>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d003      	beq.n	8008924 <TIM_Base_SetConfig+0xf8>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a0c      	ldr	r2, [pc, #48]	; (8008950 <TIM_Base_SetConfig+0x124>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d103      	bne.n	800892c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	691a      	ldr	r2, [r3, #16]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	615a      	str	r2, [r3, #20]
}
 8008932:	bf00      	nop
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	40010000 	.word	0x40010000
 8008944:	40000400 	.word	0x40000400
 8008948:	40000800 	.word	0x40000800
 800894c:	40000c00 	.word	0x40000c00
 8008950:	40010400 	.word	0x40010400
 8008954:	40014000 	.word	0x40014000
 8008958:	40014400 	.word	0x40014400
 800895c:	40014800 	.word	0x40014800
 8008960:	40001800 	.word	0x40001800
 8008964:	40001c00 	.word	0x40001c00
 8008968:	40002000 	.word	0x40002000

0800896c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800896c:	b480      	push	{r7}
 800896e:	b087      	sub	sp, #28
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	f023 0201 	bic.w	r2, r3, #1
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6a1b      	ldr	r3, [r3, #32]
 8008986:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	699b      	ldr	r3, [r3, #24]
 8008992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800899a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f023 0303 	bic.w	r3, r3, #3
 80089a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	f023 0302 	bic.w	r3, r3, #2
 80089b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	697a      	ldr	r2, [r7, #20]
 80089bc:	4313      	orrs	r3, r2
 80089be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a20      	ldr	r2, [pc, #128]	; (8008a44 <TIM_OC1_SetConfig+0xd8>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d003      	beq.n	80089d0 <TIM_OC1_SetConfig+0x64>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a1f      	ldr	r2, [pc, #124]	; (8008a48 <TIM_OC1_SetConfig+0xdc>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d10c      	bne.n	80089ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f023 0308 	bic.w	r3, r3, #8
 80089d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	4313      	orrs	r3, r2
 80089e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f023 0304 	bic.w	r3, r3, #4
 80089e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a15      	ldr	r2, [pc, #84]	; (8008a44 <TIM_OC1_SetConfig+0xd8>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <TIM_OC1_SetConfig+0x8e>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a14      	ldr	r2, [pc, #80]	; (8008a48 <TIM_OC1_SetConfig+0xdc>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d111      	bne.n	8008a1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	693a      	ldr	r2, [r7, #16]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	621a      	str	r2, [r3, #32]
}
 8008a38:	bf00      	nop
 8008a3a:	371c      	adds	r7, #28
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr
 8008a44:	40010000 	.word	0x40010000
 8008a48:	40010400 	.word	0x40010400

08008a4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b087      	sub	sp, #28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a1b      	ldr	r3, [r3, #32]
 8008a5a:	f023 0210 	bic.w	r2, r3, #16
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a1b      	ldr	r3, [r3, #32]
 8008a66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	021b      	lsls	r3, r3, #8
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	f023 0320 	bic.w	r3, r3, #32
 8008a96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	011b      	lsls	r3, r3, #4
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a22      	ldr	r2, [pc, #136]	; (8008b30 <TIM_OC2_SetConfig+0xe4>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_OC2_SetConfig+0x68>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a21      	ldr	r2, [pc, #132]	; (8008b34 <TIM_OC2_SetConfig+0xe8>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d10d      	bne.n	8008ad0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	011b      	lsls	r3, r3, #4
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ace:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a17      	ldr	r2, [pc, #92]	; (8008b30 <TIM_OC2_SetConfig+0xe4>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d003      	beq.n	8008ae0 <TIM_OC2_SetConfig+0x94>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a16      	ldr	r2, [pc, #88]	; (8008b34 <TIM_OC2_SetConfig+0xe8>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d113      	bne.n	8008b08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ae6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008aee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	695b      	ldr	r3, [r3, #20]
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	699b      	ldr	r3, [r3, #24]
 8008b00:	009b      	lsls	r3, r3, #2
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68fa      	ldr	r2, [r7, #12]
 8008b12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	685a      	ldr	r2, [r3, #4]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	621a      	str	r2, [r3, #32]
}
 8008b22:	bf00      	nop
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	40010000 	.word	0x40010000
 8008b34:	40010400 	.word	0x40010400

08008b38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b087      	sub	sp, #28
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	69db      	ldr	r3, [r3, #28]
 8008b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f023 0303 	bic.w	r3, r3, #3
 8008b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	021b      	lsls	r3, r3, #8
 8008b88:	697a      	ldr	r2, [r7, #20]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a21      	ldr	r2, [pc, #132]	; (8008c18 <TIM_OC3_SetConfig+0xe0>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d003      	beq.n	8008b9e <TIM_OC3_SetConfig+0x66>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a20      	ldr	r2, [pc, #128]	; (8008c1c <TIM_OC3_SetConfig+0xe4>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d10d      	bne.n	8008bba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ba4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	021b      	lsls	r3, r3, #8
 8008bac:	697a      	ldr	r2, [r7, #20]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a16      	ldr	r2, [pc, #88]	; (8008c18 <TIM_OC3_SetConfig+0xe0>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d003      	beq.n	8008bca <TIM_OC3_SetConfig+0x92>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a15      	ldr	r2, [pc, #84]	; (8008c1c <TIM_OC3_SetConfig+0xe4>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d113      	bne.n	8008bf2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	695b      	ldr	r3, [r3, #20]
 8008bde:	011b      	lsls	r3, r3, #4
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	699b      	ldr	r3, [r3, #24]
 8008bea:	011b      	lsls	r3, r3, #4
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	685a      	ldr	r2, [r3, #4]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	621a      	str	r2, [r3, #32]
}
 8008c0c:	bf00      	nop
 8008c0e:	371c      	adds	r7, #28
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr
 8008c18:	40010000 	.word	0x40010000
 8008c1c:	40010400 	.word	0x40010400

08008c20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	031b      	lsls	r3, r3, #12
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	4313      	orrs	r3, r2
 8008c76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a12      	ldr	r2, [pc, #72]	; (8008cc4 <TIM_OC4_SetConfig+0xa4>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d003      	beq.n	8008c88 <TIM_OC4_SetConfig+0x68>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4a11      	ldr	r2, [pc, #68]	; (8008cc8 <TIM_OC4_SetConfig+0xa8>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d109      	bne.n	8008c9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	695b      	ldr	r3, [r3, #20]
 8008c94:	019b      	lsls	r3, r3, #6
 8008c96:	697a      	ldr	r2, [r7, #20]
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	685a      	ldr	r2, [r3, #4]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	693a      	ldr	r2, [r7, #16]
 8008cb4:	621a      	str	r2, [r3, #32]
}
 8008cb6:	bf00      	nop
 8008cb8:	371c      	adds	r7, #28
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	40010000 	.word	0x40010000
 8008cc8:	40010400 	.word	0x40010400

08008ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6a1b      	ldr	r3, [r3, #32]
 8008cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	f023 0201 	bic.w	r2, r3, #1
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	011b      	lsls	r3, r3, #4
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	f023 030a 	bic.w	r3, r3, #10
 8008d08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	621a      	str	r2, [r3, #32]
}
 8008d1e:	bf00      	nop
 8008d20:	371c      	adds	r7, #28
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b087      	sub	sp, #28
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	60f8      	str	r0, [r7, #12]
 8008d32:	60b9      	str	r1, [r7, #8]
 8008d34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	f023 0210 	bic.w	r2, r3, #16
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	699b      	ldr	r3, [r3, #24]
 8008d46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6a1b      	ldr	r3, [r3, #32]
 8008d4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	031b      	lsls	r3, r3, #12
 8008d5a:	697a      	ldr	r2, [r7, #20]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008d66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	011b      	lsls	r3, r3, #4
 8008d6c:	693a      	ldr	r2, [r7, #16]
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	697a      	ldr	r2, [r7, #20]
 8008d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	693a      	ldr	r2, [r7, #16]
 8008d7c:	621a      	str	r2, [r3, #32]
}
 8008d7e:	bf00      	nop
 8008d80:	371c      	adds	r7, #28
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b085      	sub	sp, #20
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
 8008d92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008da0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008da2:	683a      	ldr	r2, [r7, #0]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	f043 0307 	orr.w	r3, r3, #7
 8008dac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	68fa      	ldr	r2, [r7, #12]
 8008db2:	609a      	str	r2, [r3, #8]
}
 8008db4:	bf00      	nop
 8008db6:	3714      	adds	r7, #20
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008dda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	021a      	lsls	r2, r3, #8
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	431a      	orrs	r2, r3
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	697a      	ldr	r2, [r7, #20]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	697a      	ldr	r2, [r7, #20]
 8008df2:	609a      	str	r2, [r3, #8]
}
 8008df4:	bf00      	nop
 8008df6:	371c      	adds	r7, #28
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b087      	sub	sp, #28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	f003 031f 	and.w	r3, r3, #31
 8008e12:	2201      	movs	r2, #1
 8008e14:	fa02 f303 	lsl.w	r3, r2, r3
 8008e18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6a1a      	ldr	r2, [r3, #32]
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	43db      	mvns	r3, r3
 8008e22:	401a      	ands	r2, r3
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6a1a      	ldr	r2, [r3, #32]
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f003 031f 	and.w	r3, r3, #31
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	fa01 f303 	lsl.w	r3, r1, r3
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	621a      	str	r2, [r3, #32]
}
 8008e3e:	bf00      	nop
 8008e40:	371c      	adds	r7, #28
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr
	...

08008e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d101      	bne.n	8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e60:	2302      	movs	r3, #2
 8008e62:	e05a      	b.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2202      	movs	r2, #2
 8008e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68fa      	ldr	r2, [r7, #12]
 8008e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a21      	ldr	r2, [pc, #132]	; (8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d022      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eb0:	d01d      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a1d      	ldr	r2, [pc, #116]	; (8008f2c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d018      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a1b      	ldr	r2, [pc, #108]	; (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d013      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a1a      	ldr	r2, [pc, #104]	; (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d00e      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a18      	ldr	r2, [pc, #96]	; (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d009      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a17      	ldr	r2, [pc, #92]	; (8008f3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d004      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a15      	ldr	r2, [pc, #84]	; (8008f40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d10c      	bne.n	8008f08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	68ba      	ldr	r2, [r7, #8]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68ba      	ldr	r2, [r7, #8]
 8008f06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40000c00 	.word	0x40000c00
 8008f38:	40010400 	.word	0x40010400
 8008f3c:	40014000 	.word	0x40014000
 8008f40:	40001800 	.word	0x40001800

08008f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f60:	bf00      	nop
 8008f62:	370c      	adds	r7, #12
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr

08008f6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f6c:	b084      	sub	sp, #16
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b084      	sub	sp, #16
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
 8008f76:	f107 001c 	add.w	r0, r7, #28
 8008f7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d122      	bne.n	8008fca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008f98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008fac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d105      	bne.n	8008fbe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f001 fac0 	bl	800a544 <USB_CoreReset>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	73fb      	strb	r3, [r7, #15]
 8008fc8:	e01a      	b.n	8009000 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f001 fab4 	bl	800a544 <USB_CoreReset>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008fe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d106      	bne.n	8008ff4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	639a      	str	r2, [r3, #56]	; 0x38
 8008ff2:	e005      	b.n	8009000 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009002:	2b01      	cmp	r3, #1
 8009004:	d10b      	bne.n	800901e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	f043 0206 	orr.w	r2, r3, #6
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	f043 0220 	orr.w	r2, r3, #32
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800901e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009020:	4618      	mov	r0, r3
 8009022:	3710      	adds	r7, #16
 8009024:	46bd      	mov	sp, r7
 8009026:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800902a:	b004      	add	sp, #16
 800902c:	4770      	bx	lr
	...

08009030 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009030:	b480      	push	{r7}
 8009032:	b087      	sub	sp, #28
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	4613      	mov	r3, r2
 800903c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800903e:	79fb      	ldrb	r3, [r7, #7]
 8009040:	2b02      	cmp	r3, #2
 8009042:	d165      	bne.n	8009110 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	4a41      	ldr	r2, [pc, #260]	; (800914c <USB_SetTurnaroundTime+0x11c>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d906      	bls.n	800905a <USB_SetTurnaroundTime+0x2a>
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	4a40      	ldr	r2, [pc, #256]	; (8009150 <USB_SetTurnaroundTime+0x120>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d802      	bhi.n	800905a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009054:	230f      	movs	r3, #15
 8009056:	617b      	str	r3, [r7, #20]
 8009058:	e062      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	4a3c      	ldr	r2, [pc, #240]	; (8009150 <USB_SetTurnaroundTime+0x120>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d906      	bls.n	8009070 <USB_SetTurnaroundTime+0x40>
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	4a3b      	ldr	r2, [pc, #236]	; (8009154 <USB_SetTurnaroundTime+0x124>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d802      	bhi.n	8009070 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800906a:	230e      	movs	r3, #14
 800906c:	617b      	str	r3, [r7, #20]
 800906e:	e057      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	4a38      	ldr	r2, [pc, #224]	; (8009154 <USB_SetTurnaroundTime+0x124>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d906      	bls.n	8009086 <USB_SetTurnaroundTime+0x56>
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	4a37      	ldr	r2, [pc, #220]	; (8009158 <USB_SetTurnaroundTime+0x128>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d802      	bhi.n	8009086 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009080:	230d      	movs	r3, #13
 8009082:	617b      	str	r3, [r7, #20]
 8009084:	e04c      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	4a33      	ldr	r2, [pc, #204]	; (8009158 <USB_SetTurnaroundTime+0x128>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d906      	bls.n	800909c <USB_SetTurnaroundTime+0x6c>
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	4a32      	ldr	r2, [pc, #200]	; (800915c <USB_SetTurnaroundTime+0x12c>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d802      	bhi.n	800909c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009096:	230c      	movs	r3, #12
 8009098:	617b      	str	r3, [r7, #20]
 800909a:	e041      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	4a2f      	ldr	r2, [pc, #188]	; (800915c <USB_SetTurnaroundTime+0x12c>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d906      	bls.n	80090b2 <USB_SetTurnaroundTime+0x82>
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	4a2e      	ldr	r2, [pc, #184]	; (8009160 <USB_SetTurnaroundTime+0x130>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d802      	bhi.n	80090b2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80090ac:	230b      	movs	r3, #11
 80090ae:	617b      	str	r3, [r7, #20]
 80090b0:	e036      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	4a2a      	ldr	r2, [pc, #168]	; (8009160 <USB_SetTurnaroundTime+0x130>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d906      	bls.n	80090c8 <USB_SetTurnaroundTime+0x98>
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	4a29      	ldr	r2, [pc, #164]	; (8009164 <USB_SetTurnaroundTime+0x134>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d802      	bhi.n	80090c8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80090c2:	230a      	movs	r3, #10
 80090c4:	617b      	str	r3, [r7, #20]
 80090c6:	e02b      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	4a26      	ldr	r2, [pc, #152]	; (8009164 <USB_SetTurnaroundTime+0x134>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d906      	bls.n	80090de <USB_SetTurnaroundTime+0xae>
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	4a25      	ldr	r2, [pc, #148]	; (8009168 <USB_SetTurnaroundTime+0x138>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d802      	bhi.n	80090de <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80090d8:	2309      	movs	r3, #9
 80090da:	617b      	str	r3, [r7, #20]
 80090dc:	e020      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	4a21      	ldr	r2, [pc, #132]	; (8009168 <USB_SetTurnaroundTime+0x138>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d906      	bls.n	80090f4 <USB_SetTurnaroundTime+0xc4>
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	4a20      	ldr	r2, [pc, #128]	; (800916c <USB_SetTurnaroundTime+0x13c>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d802      	bhi.n	80090f4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80090ee:	2308      	movs	r3, #8
 80090f0:	617b      	str	r3, [r7, #20]
 80090f2:	e015      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	4a1d      	ldr	r2, [pc, #116]	; (800916c <USB_SetTurnaroundTime+0x13c>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d906      	bls.n	800910a <USB_SetTurnaroundTime+0xda>
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	4a1c      	ldr	r2, [pc, #112]	; (8009170 <USB_SetTurnaroundTime+0x140>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d802      	bhi.n	800910a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009104:	2307      	movs	r3, #7
 8009106:	617b      	str	r3, [r7, #20]
 8009108:	e00a      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800910a:	2306      	movs	r3, #6
 800910c:	617b      	str	r3, [r7, #20]
 800910e:	e007      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009110:	79fb      	ldrb	r3, [r7, #7]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d102      	bne.n	800911c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009116:	2309      	movs	r3, #9
 8009118:	617b      	str	r3, [r7, #20]
 800911a:	e001      	b.n	8009120 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800911c:	2309      	movs	r3, #9
 800911e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	68da      	ldr	r2, [r3, #12]
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	029b      	lsls	r3, r3, #10
 8009134:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009138:	431a      	orrs	r2, r3
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800913e:	2300      	movs	r3, #0
}
 8009140:	4618      	mov	r0, r3
 8009142:	371c      	adds	r7, #28
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr
 800914c:	00d8acbf 	.word	0x00d8acbf
 8009150:	00e4e1bf 	.word	0x00e4e1bf
 8009154:	00f423ff 	.word	0x00f423ff
 8009158:	0106737f 	.word	0x0106737f
 800915c:	011a499f 	.word	0x011a499f
 8009160:	01312cff 	.word	0x01312cff
 8009164:	014ca43f 	.word	0x014ca43f
 8009168:	016e35ff 	.word	0x016e35ff
 800916c:	01a6ab1f 	.word	0x01a6ab1f
 8009170:	01e847ff 	.word	0x01e847ff

08009174 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	f043 0201 	orr.w	r2, r3, #1
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	370c      	adds	r7, #12
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr

08009196 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009196:	b480      	push	{r7}
 8009198:	b083      	sub	sp, #12
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	f023 0201 	bic.w	r2, r3, #1
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	370c      	adds	r7, #12
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b082      	sub	sp, #8
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	460b      	mov	r3, r1
 80091c2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80091d0:	78fb      	ldrb	r3, [r7, #3]
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d106      	bne.n	80091e4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	68db      	ldr	r3, [r3, #12]
 80091da:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	60da      	str	r2, [r3, #12]
 80091e2:	e00b      	b.n	80091fc <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80091e4:	78fb      	ldrb	r3, [r7, #3]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d106      	bne.n	80091f8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	60da      	str	r2, [r3, #12]
 80091f6:	e001      	b.n	80091fc <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e003      	b.n	8009204 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80091fc:	2032      	movs	r0, #50	; 0x32
 80091fe:	f7fa fc57 	bl	8003ab0 <HAL_Delay>

  return HAL_OK;
 8009202:	2300      	movs	r3, #0
}
 8009204:	4618      	mov	r0, r3
 8009206:	3708      	adds	r7, #8
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800920c:	b084      	sub	sp, #16
 800920e:	b580      	push	{r7, lr}
 8009210:	b086      	sub	sp, #24
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800921a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800921e:	2300      	movs	r3, #0
 8009220:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009226:	2300      	movs	r3, #0
 8009228:	613b      	str	r3, [r7, #16]
 800922a:	e009      	b.n	8009240 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	3340      	adds	r3, #64	; 0x40
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	4413      	add	r3, r2
 8009236:	2200      	movs	r2, #0
 8009238:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	3301      	adds	r3, #1
 800923e:	613b      	str	r3, [r7, #16]
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	2b0e      	cmp	r3, #14
 8009244:	d9f2      	bls.n	800922c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009248:	2b00      	cmp	r3, #0
 800924a:	d11c      	bne.n	8009286 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800925a:	f043 0302 	orr.w	r3, r3, #2
 800925e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009264:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	e005      	b.n	8009292 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009298:	461a      	mov	r2, r3
 800929a:	2300      	movs	r3, #0
 800929c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092a4:	4619      	mov	r1, r3
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ac:	461a      	mov	r2, r3
 80092ae:	680b      	ldr	r3, [r1, #0]
 80092b0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80092b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d10c      	bne.n	80092d2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80092b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d104      	bne.n	80092c8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80092be:	2100      	movs	r1, #0
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f949 	bl	8009558 <USB_SetDevSpeed>
 80092c6:	e008      	b.n	80092da <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80092c8:	2101      	movs	r1, #1
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f000 f944 	bl	8009558 <USB_SetDevSpeed>
 80092d0:	e003      	b.n	80092da <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80092d2:	2103      	movs	r1, #3
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 f93f 	bl	8009558 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80092da:	2110      	movs	r1, #16
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 f8f3 	bl	80094c8 <USB_FlushTxFifo>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d001      	beq.n	80092ec <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80092e8:	2301      	movs	r3, #1
 80092ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 f911 	bl	8009514 <USB_FlushRxFifo>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d001      	beq.n	80092fc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009302:	461a      	mov	r2, r3
 8009304:	2300      	movs	r3, #0
 8009306:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800930e:	461a      	mov	r2, r3
 8009310:	2300      	movs	r3, #0
 8009312:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800931a:	461a      	mov	r2, r3
 800931c:	2300      	movs	r3, #0
 800931e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009320:	2300      	movs	r3, #0
 8009322:	613b      	str	r3, [r7, #16]
 8009324:	e043      	b.n	80093ae <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	015a      	lsls	r2, r3, #5
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	4413      	add	r3, r2
 800932e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009338:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800933c:	d118      	bne.n	8009370 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10a      	bne.n	800935a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	015a      	lsls	r2, r3, #5
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4413      	add	r3, r2
 800934c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009350:	461a      	mov	r2, r3
 8009352:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009356:	6013      	str	r3, [r2, #0]
 8009358:	e013      	b.n	8009382 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	015a      	lsls	r2, r3, #5
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	4413      	add	r3, r2
 8009362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009366:	461a      	mov	r2, r3
 8009368:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800936c:	6013      	str	r3, [r2, #0]
 800936e:	e008      	b.n	8009382 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	015a      	lsls	r2, r3, #5
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	4413      	add	r3, r2
 8009378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800937c:	461a      	mov	r2, r3
 800937e:	2300      	movs	r3, #0
 8009380:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	015a      	lsls	r2, r3, #5
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	4413      	add	r3, r2
 800938a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800938e:	461a      	mov	r2, r3
 8009390:	2300      	movs	r3, #0
 8009392:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	015a      	lsls	r2, r3, #5
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	4413      	add	r3, r2
 800939c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093a0:	461a      	mov	r2, r3
 80093a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80093a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	3301      	adds	r3, #1
 80093ac:	613b      	str	r3, [r7, #16]
 80093ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d3b7      	bcc.n	8009326 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093b6:	2300      	movs	r3, #0
 80093b8:	613b      	str	r3, [r7, #16]
 80093ba:	e043      	b.n	8009444 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	015a      	lsls	r2, r3, #5
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093d2:	d118      	bne.n	8009406 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10a      	bne.n	80093f0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	015a      	lsls	r2, r3, #5
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	4413      	add	r3, r2
 80093e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093e6:	461a      	mov	r2, r3
 80093e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80093ec:	6013      	str	r3, [r2, #0]
 80093ee:	e013      	b.n	8009418 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	015a      	lsls	r2, r3, #5
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	4413      	add	r3, r2
 80093f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093fc:	461a      	mov	r2, r3
 80093fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009402:	6013      	str	r3, [r2, #0]
 8009404:	e008      	b.n	8009418 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	4413      	add	r3, r2
 800940e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009412:	461a      	mov	r2, r3
 8009414:	2300      	movs	r3, #0
 8009416:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	015a      	lsls	r2, r3, #5
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	4413      	add	r3, r2
 8009420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009424:	461a      	mov	r2, r3
 8009426:	2300      	movs	r3, #0
 8009428:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	015a      	lsls	r2, r3, #5
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	4413      	add	r3, r2
 8009432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009436:	461a      	mov	r2, r3
 8009438:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800943c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	3301      	adds	r3, #1
 8009442:	613b      	str	r3, [r7, #16]
 8009444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009446:	693a      	ldr	r2, [r7, #16]
 8009448:	429a      	cmp	r2, r3
 800944a:	d3b7      	bcc.n	80093bc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800945a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800945e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800946c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800946e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009470:	2b00      	cmp	r3, #0
 8009472:	d105      	bne.n	8009480 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	f043 0210 	orr.w	r2, r3, #16
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	699a      	ldr	r2, [r3, #24]
 8009484:	4b0f      	ldr	r3, [pc, #60]	; (80094c4 <USB_DevInit+0x2b8>)
 8009486:	4313      	orrs	r3, r2
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800948c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800948e:	2b00      	cmp	r3, #0
 8009490:	d005      	beq.n	800949e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	f043 0208 	orr.w	r2, r3, #8
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800949e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d107      	bne.n	80094b4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80094ac:	f043 0304 	orr.w	r3, r3, #4
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80094b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3718      	adds	r7, #24
 80094ba:	46bd      	mov	sp, r7
 80094bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80094c0:	b004      	add	sp, #16
 80094c2:	4770      	bx	lr
 80094c4:	803c3800 	.word	0x803c3800

080094c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80094d2:	2300      	movs	r3, #0
 80094d4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	019b      	lsls	r3, r3, #6
 80094da:	f043 0220 	orr.w	r2, r3, #32
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	3301      	adds	r3, #1
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	4a09      	ldr	r2, [pc, #36]	; (8009510 <USB_FlushTxFifo+0x48>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d901      	bls.n	80094f4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80094f0:	2303      	movs	r3, #3
 80094f2:	e006      	b.n	8009502 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	f003 0320 	and.w	r3, r3, #32
 80094fc:	2b20      	cmp	r3, #32
 80094fe:	d0f0      	beq.n	80094e2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	00030d40 	.word	0x00030d40

08009514 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800951c:	2300      	movs	r3, #0
 800951e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2210      	movs	r2, #16
 8009524:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	3301      	adds	r3, #1
 800952a:	60fb      	str	r3, [r7, #12]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	4a09      	ldr	r2, [pc, #36]	; (8009554 <USB_FlushRxFifo+0x40>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d901      	bls.n	8009538 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009534:	2303      	movs	r3, #3
 8009536:	e006      	b.n	8009546 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	f003 0310 	and.w	r3, r3, #16
 8009540:	2b10      	cmp	r3, #16
 8009542:	d0f0      	beq.n	8009526 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009544:	2300      	movs	r3, #0
}
 8009546:	4618      	mov	r0, r3
 8009548:	3714      	adds	r7, #20
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	00030d40 	.word	0x00030d40

08009558 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	460b      	mov	r3, r1
 8009562:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	78fb      	ldrb	r3, [r7, #3]
 8009572:	68f9      	ldr	r1, [r7, #12]
 8009574:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009578:	4313      	orrs	r3, r2
 800957a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3714      	adds	r7, #20
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr

0800958a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800958a:	b480      	push	{r7}
 800958c:	b087      	sub	sp, #28
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	f003 0306 	and.w	r3, r3, #6
 80095a2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d102      	bne.n	80095b0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80095aa:	2300      	movs	r3, #0
 80095ac:	75fb      	strb	r3, [r7, #23]
 80095ae:	e00a      	b.n	80095c6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d002      	beq.n	80095bc <USB_GetDevSpeed+0x32>
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2b06      	cmp	r3, #6
 80095ba:	d102      	bne.n	80095c2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80095bc:	2302      	movs	r3, #2
 80095be:	75fb      	strb	r3, [r7, #23]
 80095c0:	e001      	b.n	80095c6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80095c2:	230f      	movs	r3, #15
 80095c4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80095c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	371c      	adds	r7, #28
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b085      	sub	sp, #20
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	785b      	ldrb	r3, [r3, #1]
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d13a      	bne.n	8009666 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095f6:	69da      	ldr	r2, [r3, #28]
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	f003 030f 	and.w	r3, r3, #15
 8009600:	2101      	movs	r1, #1
 8009602:	fa01 f303 	lsl.w	r3, r1, r3
 8009606:	b29b      	uxth	r3, r3
 8009608:	68f9      	ldr	r1, [r7, #12]
 800960a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800960e:	4313      	orrs	r3, r2
 8009610:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	015a      	lsls	r2, r3, #5
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	4413      	add	r3, r2
 800961a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009624:	2b00      	cmp	r3, #0
 8009626:	d155      	bne.n	80096d4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	4413      	add	r3, r2
 8009630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	78db      	ldrb	r3, [r3, #3]
 8009642:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009644:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	059b      	lsls	r3, r3, #22
 800964a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800964c:	4313      	orrs	r3, r2
 800964e:	68ba      	ldr	r2, [r7, #8]
 8009650:	0151      	lsls	r1, r2, #5
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	440a      	add	r2, r1
 8009656:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800965a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800965e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009662:	6013      	str	r3, [r2, #0]
 8009664:	e036      	b.n	80096d4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800966c:	69da      	ldr	r2, [r3, #28]
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	f003 030f 	and.w	r3, r3, #15
 8009676:	2101      	movs	r1, #1
 8009678:	fa01 f303 	lsl.w	r3, r1, r3
 800967c:	041b      	lsls	r3, r3, #16
 800967e:	68f9      	ldr	r1, [r7, #12]
 8009680:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009684:	4313      	orrs	r3, r2
 8009686:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	015a      	lsls	r2, r3, #5
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	4413      	add	r3, r2
 8009690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800969a:	2b00      	cmp	r3, #0
 800969c:	d11a      	bne.n	80096d4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	015a      	lsls	r2, r3, #5
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	4413      	add	r3, r2
 80096a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	78db      	ldrb	r3, [r3, #3]
 80096b8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80096ba:	430b      	orrs	r3, r1
 80096bc:	4313      	orrs	r3, r2
 80096be:	68ba      	ldr	r2, [r7, #8]
 80096c0:	0151      	lsls	r1, r2, #5
 80096c2:	68fa      	ldr	r2, [r7, #12]
 80096c4:	440a      	add	r2, r1
 80096c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096d2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3714      	adds	r7, #20
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
	...

080096e4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	785b      	ldrb	r3, [r3, #1]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d161      	bne.n	80097c4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	015a      	lsls	r2, r3, #5
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	4413      	add	r3, r2
 8009708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009712:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009716:	d11f      	bne.n	8009758 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	015a      	lsls	r2, r3, #5
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	4413      	add	r3, r2
 8009720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	68ba      	ldr	r2, [r7, #8]
 8009728:	0151      	lsls	r1, r2, #5
 800972a:	68fa      	ldr	r2, [r7, #12]
 800972c:	440a      	add	r2, r1
 800972e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009732:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009736:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	015a      	lsls	r2, r3, #5
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	4413      	add	r3, r2
 8009740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68ba      	ldr	r2, [r7, #8]
 8009748:	0151      	lsls	r1, r2, #5
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	440a      	add	r2, r1
 800974e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009752:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009756:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800975e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	f003 030f 	and.w	r3, r3, #15
 8009768:	2101      	movs	r1, #1
 800976a:	fa01 f303 	lsl.w	r3, r1, r3
 800976e:	b29b      	uxth	r3, r3
 8009770:	43db      	mvns	r3, r3
 8009772:	68f9      	ldr	r1, [r7, #12]
 8009774:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009778:	4013      	ands	r3, r2
 800977a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009782:	69da      	ldr	r2, [r3, #28]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	f003 030f 	and.w	r3, r3, #15
 800978c:	2101      	movs	r1, #1
 800978e:	fa01 f303 	lsl.w	r3, r1, r3
 8009792:	b29b      	uxth	r3, r3
 8009794:	43db      	mvns	r3, r3
 8009796:	68f9      	ldr	r1, [r7, #12]
 8009798:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800979c:	4013      	ands	r3, r2
 800979e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	015a      	lsls	r2, r3, #5
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	4413      	add	r3, r2
 80097a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	0159      	lsls	r1, r3, #5
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	440b      	add	r3, r1
 80097b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ba:	4619      	mov	r1, r3
 80097bc:	4b35      	ldr	r3, [pc, #212]	; (8009894 <USB_DeactivateEndpoint+0x1b0>)
 80097be:	4013      	ands	r3, r2
 80097c0:	600b      	str	r3, [r1, #0]
 80097c2:	e060      	b.n	8009886 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	015a      	lsls	r2, r3, #5
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	4413      	add	r3, r2
 80097cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097da:	d11f      	bne.n	800981c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	015a      	lsls	r2, r3, #5
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	4413      	add	r3, r2
 80097e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68ba      	ldr	r2, [r7, #8]
 80097ec:	0151      	lsls	r1, r2, #5
 80097ee:	68fa      	ldr	r2, [r7, #12]
 80097f0:	440a      	add	r2, r1
 80097f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80097fa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	4413      	add	r3, r2
 8009804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	0151      	lsls	r1, r2, #5
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	440a      	add	r2, r1
 8009812:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009816:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800981a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	f003 030f 	and.w	r3, r3, #15
 800982c:	2101      	movs	r1, #1
 800982e:	fa01 f303 	lsl.w	r3, r1, r3
 8009832:	041b      	lsls	r3, r3, #16
 8009834:	43db      	mvns	r3, r3
 8009836:	68f9      	ldr	r1, [r7, #12]
 8009838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800983c:	4013      	ands	r3, r2
 800983e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009846:	69da      	ldr	r2, [r3, #28]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	f003 030f 	and.w	r3, r3, #15
 8009850:	2101      	movs	r1, #1
 8009852:	fa01 f303 	lsl.w	r3, r1, r3
 8009856:	041b      	lsls	r3, r3, #16
 8009858:	43db      	mvns	r3, r3
 800985a:	68f9      	ldr	r1, [r7, #12]
 800985c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009860:	4013      	ands	r3, r2
 8009862:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	015a      	lsls	r2, r3, #5
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4413      	add	r3, r2
 800986c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	0159      	lsls	r1, r3, #5
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	440b      	add	r3, r1
 800987a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800987e:	4619      	mov	r1, r3
 8009880:	4b05      	ldr	r3, [pc, #20]	; (8009898 <USB_DeactivateEndpoint+0x1b4>)
 8009882:	4013      	ands	r3, r2
 8009884:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3714      	adds	r7, #20
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr
 8009894:	ec337800 	.word	0xec337800
 8009898:	eff37800 	.word	0xeff37800

0800989c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b08a      	sub	sp, #40	; 0x28
 80098a0:	af02      	add	r7, sp, #8
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	60b9      	str	r1, [r7, #8]
 80098a6:	4613      	mov	r3, r2
 80098a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	785b      	ldrb	r3, [r3, #1]
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	f040 815c 	bne.w	8009b76 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	695b      	ldr	r3, [r3, #20]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d132      	bne.n	800992c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	015a      	lsls	r2, r3, #5
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	4413      	add	r3, r2
 80098ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098d2:	691b      	ldr	r3, [r3, #16]
 80098d4:	69ba      	ldr	r2, [r7, #24]
 80098d6:	0151      	lsls	r1, r2, #5
 80098d8:	69fa      	ldr	r2, [r7, #28]
 80098da:	440a      	add	r2, r1
 80098dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80098e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80098e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80098ea:	69bb      	ldr	r3, [r7, #24]
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	69ba      	ldr	r2, [r7, #24]
 80098fa:	0151      	lsls	r1, r2, #5
 80098fc:	69fa      	ldr	r2, [r7, #28]
 80098fe:	440a      	add	r2, r1
 8009900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009904:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009908:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	015a      	lsls	r2, r3, #5
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	4413      	add	r3, r2
 8009912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	69ba      	ldr	r2, [r7, #24]
 800991a:	0151      	lsls	r1, r2, #5
 800991c:	69fa      	ldr	r2, [r7, #28]
 800991e:	440a      	add	r2, r1
 8009920:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009924:	0cdb      	lsrs	r3, r3, #19
 8009926:	04db      	lsls	r3, r3, #19
 8009928:	6113      	str	r3, [r2, #16]
 800992a:	e074      	b.n	8009a16 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800992c:	69bb      	ldr	r3, [r7, #24]
 800992e:	015a      	lsls	r2, r3, #5
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	4413      	add	r3, r2
 8009934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	69ba      	ldr	r2, [r7, #24]
 800993c:	0151      	lsls	r1, r2, #5
 800993e:	69fa      	ldr	r2, [r7, #28]
 8009940:	440a      	add	r2, r1
 8009942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009946:	0cdb      	lsrs	r3, r3, #19
 8009948:	04db      	lsls	r3, r3, #19
 800994a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	015a      	lsls	r2, r3, #5
 8009950:	69fb      	ldr	r3, [r7, #28]
 8009952:	4413      	add	r3, r2
 8009954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	69ba      	ldr	r2, [r7, #24]
 800995c:	0151      	lsls	r1, r2, #5
 800995e:	69fa      	ldr	r2, [r7, #28]
 8009960:	440a      	add	r2, r1
 8009962:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009966:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800996a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800996e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	015a      	lsls	r2, r3, #5
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	4413      	add	r3, r2
 8009978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800997c:	691a      	ldr	r2, [r3, #16]
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	6959      	ldr	r1, [r3, #20]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	440b      	add	r3, r1
 8009988:	1e59      	subs	r1, r3, #1
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	689b      	ldr	r3, [r3, #8]
 800998e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009992:	04d9      	lsls	r1, r3, #19
 8009994:	4b9d      	ldr	r3, [pc, #628]	; (8009c0c <USB_EPStartXfer+0x370>)
 8009996:	400b      	ands	r3, r1
 8009998:	69b9      	ldr	r1, [r7, #24]
 800999a:	0148      	lsls	r0, r1, #5
 800999c:	69f9      	ldr	r1, [r7, #28]
 800999e:	4401      	add	r1, r0
 80099a0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80099a4:	4313      	orrs	r3, r2
 80099a6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	015a      	lsls	r2, r3, #5
 80099ac:	69fb      	ldr	r3, [r7, #28]
 80099ae:	4413      	add	r3, r2
 80099b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b4:	691a      	ldr	r2, [r3, #16]
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	695b      	ldr	r3, [r3, #20]
 80099ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099be:	69b9      	ldr	r1, [r7, #24]
 80099c0:	0148      	lsls	r0, r1, #5
 80099c2:	69f9      	ldr	r1, [r7, #28]
 80099c4:	4401      	add	r1, r0
 80099c6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80099ca:	4313      	orrs	r3, r2
 80099cc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	78db      	ldrb	r3, [r3, #3]
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d11f      	bne.n	8009a16 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	015a      	lsls	r2, r3, #5
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	4413      	add	r3, r2
 80099de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	69ba      	ldr	r2, [r7, #24]
 80099e6:	0151      	lsls	r1, r2, #5
 80099e8:	69fa      	ldr	r2, [r7, #28]
 80099ea:	440a      	add	r2, r1
 80099ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099f0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80099f4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	015a      	lsls	r2, r3, #5
 80099fa:	69fb      	ldr	r3, [r7, #28]
 80099fc:	4413      	add	r3, r2
 80099fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a02:	691b      	ldr	r3, [r3, #16]
 8009a04:	69ba      	ldr	r2, [r7, #24]
 8009a06:	0151      	lsls	r1, r2, #5
 8009a08:	69fa      	ldr	r2, [r7, #28]
 8009a0a:	440a      	add	r2, r1
 8009a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a14:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009a16:	79fb      	ldrb	r3, [r7, #7]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d14b      	bne.n	8009ab4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d009      	beq.n	8009a38 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	015a      	lsls	r2, r3, #5
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	4413      	add	r3, r2
 8009a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a30:	461a      	mov	r2, r3
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	78db      	ldrb	r3, [r3, #3]
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d128      	bne.n	8009a92 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d110      	bne.n	8009a72 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	015a      	lsls	r2, r3, #5
 8009a54:	69fb      	ldr	r3, [r7, #28]
 8009a56:	4413      	add	r3, r2
 8009a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	69ba      	ldr	r2, [r7, #24]
 8009a60:	0151      	lsls	r1, r2, #5
 8009a62:	69fa      	ldr	r2, [r7, #28]
 8009a64:	440a      	add	r2, r1
 8009a66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a6e:	6013      	str	r3, [r2, #0]
 8009a70:	e00f      	b.n	8009a92 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	015a      	lsls	r2, r3, #5
 8009a76:	69fb      	ldr	r3, [r7, #28]
 8009a78:	4413      	add	r3, r2
 8009a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	69ba      	ldr	r2, [r7, #24]
 8009a82:	0151      	lsls	r1, r2, #5
 8009a84:	69fa      	ldr	r2, [r7, #28]
 8009a86:	440a      	add	r2, r1
 8009a88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a90:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	015a      	lsls	r2, r3, #5
 8009a96:	69fb      	ldr	r3, [r7, #28]
 8009a98:	4413      	add	r3, r2
 8009a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	69ba      	ldr	r2, [r7, #24]
 8009aa2:	0151      	lsls	r1, r2, #5
 8009aa4:	69fa      	ldr	r2, [r7, #28]
 8009aa6:	440a      	add	r2, r1
 8009aa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009aac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ab0:	6013      	str	r3, [r2, #0]
 8009ab2:	e12f      	b.n	8009d14 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009ab4:	69bb      	ldr	r3, [r7, #24]
 8009ab6:	015a      	lsls	r2, r3, #5
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	4413      	add	r3, r2
 8009abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	69ba      	ldr	r2, [r7, #24]
 8009ac4:	0151      	lsls	r1, r2, #5
 8009ac6:	69fa      	ldr	r2, [r7, #28]
 8009ac8:	440a      	add	r2, r1
 8009aca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ace:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ad2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	78db      	ldrb	r3, [r3, #3]
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d015      	beq.n	8009b08 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	f000 8117 	beq.w	8009d14 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	f003 030f 	and.w	r3, r3, #15
 8009af6:	2101      	movs	r1, #1
 8009af8:	fa01 f303 	lsl.w	r3, r1, r3
 8009afc:	69f9      	ldr	r1, [r7, #28]
 8009afe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b02:	4313      	orrs	r3, r2
 8009b04:	634b      	str	r3, [r1, #52]	; 0x34
 8009b06:	e105      	b.n	8009d14 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d110      	bne.n	8009b3a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	015a      	lsls	r2, r3, #5
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	4413      	add	r3, r2
 8009b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	69ba      	ldr	r2, [r7, #24]
 8009b28:	0151      	lsls	r1, r2, #5
 8009b2a:	69fa      	ldr	r2, [r7, #28]
 8009b2c:	440a      	add	r2, r1
 8009b2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b32:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009b36:	6013      	str	r3, [r2, #0]
 8009b38:	e00f      	b.n	8009b5a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009b3a:	69bb      	ldr	r3, [r7, #24]
 8009b3c:	015a      	lsls	r2, r3, #5
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	69ba      	ldr	r2, [r7, #24]
 8009b4a:	0151      	lsls	r1, r2, #5
 8009b4c:	69fa      	ldr	r2, [r7, #28]
 8009b4e:	440a      	add	r2, r1
 8009b50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b58:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	68d9      	ldr	r1, [r3, #12]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	781a      	ldrb	r2, [r3, #0]
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	695b      	ldr	r3, [r3, #20]
 8009b66:	b298      	uxth	r0, r3
 8009b68:	79fb      	ldrb	r3, [r7, #7]
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f000 fa2b 	bl	8009fca <USB_WritePacket>
 8009b74:	e0ce      	b.n	8009d14 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b82:	691b      	ldr	r3, [r3, #16]
 8009b84:	69ba      	ldr	r2, [r7, #24]
 8009b86:	0151      	lsls	r1, r2, #5
 8009b88:	69fa      	ldr	r2, [r7, #28]
 8009b8a:	440a      	add	r2, r1
 8009b8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b90:	0cdb      	lsrs	r3, r3, #19
 8009b92:	04db      	lsls	r3, r3, #19
 8009b94:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	015a      	lsls	r2, r3, #5
 8009b9a:	69fb      	ldr	r3, [r7, #28]
 8009b9c:	4413      	add	r3, r2
 8009b9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ba2:	691b      	ldr	r3, [r3, #16]
 8009ba4:	69ba      	ldr	r2, [r7, #24]
 8009ba6:	0151      	lsls	r1, r2, #5
 8009ba8:	69fa      	ldr	r2, [r7, #28]
 8009baa:	440a      	add	r2, r1
 8009bac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bb0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009bb4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009bb8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	695b      	ldr	r3, [r3, #20]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d126      	bne.n	8009c10 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	015a      	lsls	r2, r3, #5
 8009bc6:	69fb      	ldr	r3, [r7, #28]
 8009bc8:	4413      	add	r3, r2
 8009bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bce:	691a      	ldr	r2, [r3, #16]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bd8:	69b9      	ldr	r1, [r7, #24]
 8009bda:	0148      	lsls	r0, r1, #5
 8009bdc:	69f9      	ldr	r1, [r7, #28]
 8009bde:	4401      	add	r1, r0
 8009be0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009be4:	4313      	orrs	r3, r2
 8009be6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	015a      	lsls	r2, r3, #5
 8009bec:	69fb      	ldr	r3, [r7, #28]
 8009bee:	4413      	add	r3, r2
 8009bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	69ba      	ldr	r2, [r7, #24]
 8009bf8:	0151      	lsls	r1, r2, #5
 8009bfa:	69fa      	ldr	r2, [r7, #28]
 8009bfc:	440a      	add	r2, r1
 8009bfe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c02:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c06:	6113      	str	r3, [r2, #16]
 8009c08:	e036      	b.n	8009c78 <USB_EPStartXfer+0x3dc>
 8009c0a:	bf00      	nop
 8009c0c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	695a      	ldr	r2, [r3, #20]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	4413      	add	r3, r2
 8009c1a:	1e5a      	subs	r2, r3, #1
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c24:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009c26:	69bb      	ldr	r3, [r7, #24]
 8009c28:	015a      	lsls	r2, r3, #5
 8009c2a:	69fb      	ldr	r3, [r7, #28]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c32:	691a      	ldr	r2, [r3, #16]
 8009c34:	8afb      	ldrh	r3, [r7, #22]
 8009c36:	04d9      	lsls	r1, r3, #19
 8009c38:	4b39      	ldr	r3, [pc, #228]	; (8009d20 <USB_EPStartXfer+0x484>)
 8009c3a:	400b      	ands	r3, r1
 8009c3c:	69b9      	ldr	r1, [r7, #24]
 8009c3e:	0148      	lsls	r0, r1, #5
 8009c40:	69f9      	ldr	r1, [r7, #28]
 8009c42:	4401      	add	r1, r0
 8009c44:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009c48:	4313      	orrs	r3, r2
 8009c4a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009c4c:	69bb      	ldr	r3, [r7, #24]
 8009c4e:	015a      	lsls	r2, r3, #5
 8009c50:	69fb      	ldr	r3, [r7, #28]
 8009c52:	4413      	add	r3, r2
 8009c54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c58:	691a      	ldr	r2, [r3, #16]
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	8af9      	ldrh	r1, [r7, #22]
 8009c60:	fb01 f303 	mul.w	r3, r1, r3
 8009c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c68:	69b9      	ldr	r1, [r7, #24]
 8009c6a:	0148      	lsls	r0, r1, #5
 8009c6c:	69f9      	ldr	r1, [r7, #28]
 8009c6e:	4401      	add	r1, r0
 8009c70:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009c74:	4313      	orrs	r3, r2
 8009c76:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009c78:	79fb      	ldrb	r3, [r7, #7]
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d10d      	bne.n	8009c9a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	68db      	ldr	r3, [r3, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d009      	beq.n	8009c9a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	68d9      	ldr	r1, [r3, #12]
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	015a      	lsls	r2, r3, #5
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	4413      	add	r3, r2
 8009c92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c96:	460a      	mov	r2, r1
 8009c98:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	78db      	ldrb	r3, [r3, #3]
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d128      	bne.n	8009cf4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ca8:	689b      	ldr	r3, [r3, #8]
 8009caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d110      	bne.n	8009cd4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009cb2:	69bb      	ldr	r3, [r7, #24]
 8009cb4:	015a      	lsls	r2, r3, #5
 8009cb6:	69fb      	ldr	r3, [r7, #28]
 8009cb8:	4413      	add	r3, r2
 8009cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	69ba      	ldr	r2, [r7, #24]
 8009cc2:	0151      	lsls	r1, r2, #5
 8009cc4:	69fa      	ldr	r2, [r7, #28]
 8009cc6:	440a      	add	r2, r1
 8009cc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ccc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009cd0:	6013      	str	r3, [r2, #0]
 8009cd2:	e00f      	b.n	8009cf4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009cd4:	69bb      	ldr	r3, [r7, #24]
 8009cd6:	015a      	lsls	r2, r3, #5
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	4413      	add	r3, r2
 8009cdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	69ba      	ldr	r2, [r7, #24]
 8009ce4:	0151      	lsls	r1, r2, #5
 8009ce6:	69fa      	ldr	r2, [r7, #28]
 8009ce8:	440a      	add	r2, r1
 8009cea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cf2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009cf4:	69bb      	ldr	r3, [r7, #24]
 8009cf6:	015a      	lsls	r2, r3, #5
 8009cf8:	69fb      	ldr	r3, [r7, #28]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	69ba      	ldr	r2, [r7, #24]
 8009d04:	0151      	lsls	r1, r2, #5
 8009d06:	69fa      	ldr	r2, [r7, #28]
 8009d08:	440a      	add	r2, r1
 8009d0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d0e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009d12:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3720      	adds	r7, #32
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}
 8009d1e:	bf00      	nop
 8009d20:	1ff80000 	.word	0x1ff80000

08009d24 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b087      	sub	sp, #28
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	4613      	mov	r3, r2
 8009d30:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	785b      	ldrb	r3, [r3, #1]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	f040 80cd 	bne.w	8009ee0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	695b      	ldr	r3, [r3, #20]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d132      	bne.n	8009db4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	015a      	lsls	r2, r3, #5
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	4413      	add	r3, r2
 8009d56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d5a:	691b      	ldr	r3, [r3, #16]
 8009d5c:	693a      	ldr	r2, [r7, #16]
 8009d5e:	0151      	lsls	r1, r2, #5
 8009d60:	697a      	ldr	r2, [r7, #20]
 8009d62:	440a      	add	r2, r1
 8009d64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d68:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009d6c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009d70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	015a      	lsls	r2, r3, #5
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	4413      	add	r3, r2
 8009d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d7e:	691b      	ldr	r3, [r3, #16]
 8009d80:	693a      	ldr	r2, [r7, #16]
 8009d82:	0151      	lsls	r1, r2, #5
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	440a      	add	r2, r1
 8009d88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009d90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	015a      	lsls	r2, r3, #5
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	4413      	add	r3, r2
 8009d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d9e:	691b      	ldr	r3, [r3, #16]
 8009da0:	693a      	ldr	r2, [r7, #16]
 8009da2:	0151      	lsls	r1, r2, #5
 8009da4:	697a      	ldr	r2, [r7, #20]
 8009da6:	440a      	add	r2, r1
 8009da8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009dac:	0cdb      	lsrs	r3, r3, #19
 8009dae:	04db      	lsls	r3, r3, #19
 8009db0:	6113      	str	r3, [r2, #16]
 8009db2:	e04e      	b.n	8009e52 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	015a      	lsls	r2, r3, #5
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	4413      	add	r3, r2
 8009dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dc0:	691b      	ldr	r3, [r3, #16]
 8009dc2:	693a      	ldr	r2, [r7, #16]
 8009dc4:	0151      	lsls	r1, r2, #5
 8009dc6:	697a      	ldr	r2, [r7, #20]
 8009dc8:	440a      	add	r2, r1
 8009dca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009dce:	0cdb      	lsrs	r3, r3, #19
 8009dd0:	04db      	lsls	r3, r3, #19
 8009dd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	015a      	lsls	r2, r3, #5
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	4413      	add	r3, r2
 8009ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009de0:	691b      	ldr	r3, [r3, #16]
 8009de2:	693a      	ldr	r2, [r7, #16]
 8009de4:	0151      	lsls	r1, r2, #5
 8009de6:	697a      	ldr	r2, [r7, #20]
 8009de8:	440a      	add	r2, r1
 8009dea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009dee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009df2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009df6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	695a      	ldr	r2, [r3, #20]
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d903      	bls.n	8009e0c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	689a      	ldr	r2, [r3, #8]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	015a      	lsls	r2, r3, #5
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	4413      	add	r3, r2
 8009e14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e18:	691b      	ldr	r3, [r3, #16]
 8009e1a:	693a      	ldr	r2, [r7, #16]
 8009e1c:	0151      	lsls	r1, r2, #5
 8009e1e:	697a      	ldr	r2, [r7, #20]
 8009e20:	440a      	add	r2, r1
 8009e22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009e2a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	015a      	lsls	r2, r3, #5
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	4413      	add	r3, r2
 8009e34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e38:	691a      	ldr	r2, [r3, #16]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	695b      	ldr	r3, [r3, #20]
 8009e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e42:	6939      	ldr	r1, [r7, #16]
 8009e44:	0148      	lsls	r0, r1, #5
 8009e46:	6979      	ldr	r1, [r7, #20]
 8009e48:	4401      	add	r1, r0
 8009e4a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009e52:	79fb      	ldrb	r3, [r7, #7]
 8009e54:	2b01      	cmp	r3, #1
 8009e56:	d11e      	bne.n	8009e96 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	691b      	ldr	r3, [r3, #16]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d009      	beq.n	8009e74 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	015a      	lsls	r2, r3, #5
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	4413      	add	r3, r2
 8009e68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	691b      	ldr	r3, [r3, #16]
 8009e72:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	015a      	lsls	r2, r3, #5
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	4413      	add	r3, r2
 8009e7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	693a      	ldr	r2, [r7, #16]
 8009e84:	0151      	lsls	r1, r2, #5
 8009e86:	697a      	ldr	r2, [r7, #20]
 8009e88:	440a      	add	r2, r1
 8009e8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e8e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009e92:	6013      	str	r3, [r2, #0]
 8009e94:	e092      	b.n	8009fbc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	015a      	lsls	r2, r3, #5
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	693a      	ldr	r2, [r7, #16]
 8009ea6:	0151      	lsls	r1, r2, #5
 8009ea8:	697a      	ldr	r2, [r7, #20]
 8009eaa:	440a      	add	r2, r1
 8009eac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009eb0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009eb4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	695b      	ldr	r3, [r3, #20]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d07e      	beq.n	8009fbc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ec4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	f003 030f 	and.w	r3, r3, #15
 8009ece:	2101      	movs	r1, #1
 8009ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ed4:	6979      	ldr	r1, [r7, #20]
 8009ed6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009eda:	4313      	orrs	r3, r2
 8009edc:	634b      	str	r3, [r1, #52]	; 0x34
 8009ede:	e06d      	b.n	8009fbc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	015a      	lsls	r2, r3, #5
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	4413      	add	r3, r2
 8009ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	0151      	lsls	r1, r2, #5
 8009ef2:	697a      	ldr	r2, [r7, #20]
 8009ef4:	440a      	add	r2, r1
 8009ef6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009efa:	0cdb      	lsrs	r3, r3, #19
 8009efc:	04db      	lsls	r3, r3, #19
 8009efe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	015a      	lsls	r2, r3, #5
 8009f04:	697b      	ldr	r3, [r7, #20]
 8009f06:	4413      	add	r3, r2
 8009f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	693a      	ldr	r2, [r7, #16]
 8009f10:	0151      	lsls	r1, r2, #5
 8009f12:	697a      	ldr	r2, [r7, #20]
 8009f14:	440a      	add	r2, r1
 8009f16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f1a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009f1e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009f22:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	695b      	ldr	r3, [r3, #20]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d003      	beq.n	8009f34 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	689a      	ldr	r2, [r3, #8]
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	015a      	lsls	r2, r3, #5
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	4413      	add	r3, r2
 8009f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	693a      	ldr	r2, [r7, #16]
 8009f44:	0151      	lsls	r1, r2, #5
 8009f46:	697a      	ldr	r2, [r7, #20]
 8009f48:	440a      	add	r2, r1
 8009f4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009f52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	015a      	lsls	r2, r3, #5
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f60:	691a      	ldr	r2, [r3, #16]
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f6a:	6939      	ldr	r1, [r7, #16]
 8009f6c:	0148      	lsls	r0, r1, #5
 8009f6e:	6979      	ldr	r1, [r7, #20]
 8009f70:	4401      	add	r1, r0
 8009f72:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009f76:	4313      	orrs	r3, r2
 8009f78:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009f7a:	79fb      	ldrb	r3, [r7, #7]
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d10d      	bne.n	8009f9c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d009      	beq.n	8009f9c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	68d9      	ldr	r1, [r3, #12]
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	015a      	lsls	r2, r3, #5
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	4413      	add	r3, r2
 8009f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f98:	460a      	mov	r2, r1
 8009f9a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	015a      	lsls	r2, r3, #5
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	693a      	ldr	r2, [r7, #16]
 8009fac:	0151      	lsls	r1, r2, #5
 8009fae:	697a      	ldr	r2, [r7, #20]
 8009fb0:	440a      	add	r2, r1
 8009fb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009fb6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009fba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	371c      	adds	r7, #28
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc8:	4770      	bx	lr

08009fca <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009fca:	b480      	push	{r7}
 8009fcc:	b089      	sub	sp, #36	; 0x24
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	60f8      	str	r0, [r7, #12]
 8009fd2:	60b9      	str	r1, [r7, #8]
 8009fd4:	4611      	mov	r1, r2
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	460b      	mov	r3, r1
 8009fda:	71fb      	strb	r3, [r7, #7]
 8009fdc:	4613      	mov	r3, r2
 8009fde:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009fe8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d11a      	bne.n	800a026 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009ff0:	88bb      	ldrh	r3, [r7, #4]
 8009ff2:	3303      	adds	r3, #3
 8009ff4:	089b      	lsrs	r3, r3, #2
 8009ff6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	61bb      	str	r3, [r7, #24]
 8009ffc:	e00f      	b.n	800a01e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009ffe:	79fb      	ldrb	r3, [r7, #7]
 800a000:	031a      	lsls	r2, r3, #12
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	4413      	add	r3, r2
 800a006:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a00a:	461a      	mov	r2, r3
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	3304      	adds	r3, #4
 800a016:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a018:	69bb      	ldr	r3, [r7, #24]
 800a01a:	3301      	adds	r3, #1
 800a01c:	61bb      	str	r3, [r7, #24]
 800a01e:	69ba      	ldr	r2, [r7, #24]
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	429a      	cmp	r2, r3
 800a024:	d3eb      	bcc.n	8009ffe <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a026:	2300      	movs	r3, #0
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3724      	adds	r7, #36	; 0x24
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a034:	b480      	push	{r7}
 800a036:	b089      	sub	sp, #36	; 0x24
 800a038:	af00      	add	r7, sp, #0
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	60b9      	str	r1, [r7, #8]
 800a03e:	4613      	mov	r3, r2
 800a040:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a04a:	88fb      	ldrh	r3, [r7, #6]
 800a04c:	3303      	adds	r3, #3
 800a04e:	089b      	lsrs	r3, r3, #2
 800a050:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a052:	2300      	movs	r3, #0
 800a054:	61bb      	str	r3, [r7, #24]
 800a056:	e00b      	b.n	800a070 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	69fb      	ldr	r3, [r7, #28]
 800a062:	601a      	str	r2, [r3, #0]
    pDest++;
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	3304      	adds	r3, #4
 800a068:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	3301      	adds	r3, #1
 800a06e:	61bb      	str	r3, [r7, #24]
 800a070:	69ba      	ldr	r2, [r7, #24]
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	429a      	cmp	r2, r3
 800a076:	d3ef      	bcc.n	800a058 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a078:	69fb      	ldr	r3, [r7, #28]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3724      	adds	r7, #36	; 0x24
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr

0800a086 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a086:	b480      	push	{r7}
 800a088:	b085      	sub	sp, #20
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
 800a08e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	785b      	ldrb	r3, [r3, #1]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d12c      	bne.n	800a0fc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	015a      	lsls	r2, r3, #5
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	4413      	add	r3, r2
 800a0aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	db12      	blt.n	800a0da <USB_EPSetStall+0x54>
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d00f      	beq.n	800a0da <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	015a      	lsls	r2, r3, #5
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68ba      	ldr	r2, [r7, #8]
 800a0ca:	0151      	lsls	r1, r2, #5
 800a0cc:	68fa      	ldr	r2, [r7, #12]
 800a0ce:	440a      	add	r2, r1
 800a0d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a0d8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	015a      	lsls	r2, r3, #5
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	0151      	lsls	r1, r2, #5
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	440a      	add	r2, r1
 800a0f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a0f8:	6013      	str	r3, [r2, #0]
 800a0fa:	e02b      	b.n	800a154 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	015a      	lsls	r2, r3, #5
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	4413      	add	r3, r2
 800a104:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	db12      	blt.n	800a134 <USB_EPSetStall+0xae>
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00f      	beq.n	800a134 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	015a      	lsls	r2, r3, #5
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	4413      	add	r3, r2
 800a11c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	68ba      	ldr	r2, [r7, #8]
 800a124:	0151      	lsls	r1, r2, #5
 800a126:	68fa      	ldr	r2, [r7, #12]
 800a128:	440a      	add	r2, r1
 800a12a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a12e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a132:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68ba      	ldr	r2, [r7, #8]
 800a144:	0151      	lsls	r1, r2, #5
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	440a      	add	r2, r1
 800a14a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a14e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a152:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3714      	adds	r7, #20
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr

0800a162 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a162:	b480      	push	{r7}
 800a164:	b085      	sub	sp, #20
 800a166:	af00      	add	r7, sp, #0
 800a168:	6078      	str	r0, [r7, #4]
 800a16a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	781b      	ldrb	r3, [r3, #0]
 800a174:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	785b      	ldrb	r3, [r3, #1]
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	d128      	bne.n	800a1d0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	015a      	lsls	r2, r3, #5
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	4413      	add	r3, r2
 800a186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68ba      	ldr	r2, [r7, #8]
 800a18e:	0151      	lsls	r1, r2, #5
 800a190:	68fa      	ldr	r2, [r7, #12]
 800a192:	440a      	add	r2, r1
 800a194:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a198:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a19c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	78db      	ldrb	r3, [r3, #3]
 800a1a2:	2b03      	cmp	r3, #3
 800a1a4:	d003      	beq.n	800a1ae <USB_EPClearStall+0x4c>
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	78db      	ldrb	r3, [r3, #3]
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d138      	bne.n	800a220 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	015a      	lsls	r2, r3, #5
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	4413      	add	r3, r2
 800a1b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	68ba      	ldr	r2, [r7, #8]
 800a1be:	0151      	lsls	r1, r2, #5
 800a1c0:	68fa      	ldr	r2, [r7, #12]
 800a1c2:	440a      	add	r2, r1
 800a1c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1cc:	6013      	str	r3, [r2, #0]
 800a1ce:	e027      	b.n	800a220 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	015a      	lsls	r2, r3, #5
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	4413      	add	r3, r2
 800a1d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	0151      	lsls	r1, r2, #5
 800a1e2:	68fa      	ldr	r2, [r7, #12]
 800a1e4:	440a      	add	r2, r1
 800a1e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a1ee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	78db      	ldrb	r3, [r3, #3]
 800a1f4:	2b03      	cmp	r3, #3
 800a1f6:	d003      	beq.n	800a200 <USB_EPClearStall+0x9e>
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	78db      	ldrb	r3, [r3, #3]
 800a1fc:	2b02      	cmp	r3, #2
 800a1fe:	d10f      	bne.n	800a220 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	015a      	lsls	r2, r3, #5
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	4413      	add	r3, r2
 800a208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	68ba      	ldr	r2, [r7, #8]
 800a210:	0151      	lsls	r1, r2, #5
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	440a      	add	r2, r1
 800a216:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a21a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a21e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a220:	2300      	movs	r3, #0
}
 800a222:	4618      	mov	r0, r3
 800a224:	3714      	adds	r7, #20
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr

0800a22e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a22e:	b480      	push	{r7}
 800a230:	b085      	sub	sp, #20
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
 800a236:	460b      	mov	r3, r1
 800a238:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	68fa      	ldr	r2, [r7, #12]
 800a248:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a24c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a250:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	78fb      	ldrb	r3, [r7, #3]
 800a25c:	011b      	lsls	r3, r3, #4
 800a25e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a262:	68f9      	ldr	r1, [r7, #12]
 800a264:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a268:	4313      	orrs	r3, r2
 800a26a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr

0800a27a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a27a:	b480      	push	{r7}
 800a27c:	b085      	sub	sp, #20
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a294:	f023 0303 	bic.w	r3, r3, #3
 800a298:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a2a8:	f023 0302 	bic.w	r3, r3, #2
 800a2ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a2ae:	2300      	movs	r3, #0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b085      	sub	sp, #20
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a2d6:	f023 0303 	bic.w	r3, r3, #3
 800a2da:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	68fa      	ldr	r2, [r7, #12]
 800a2e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a2ea:	f043 0302 	orr.w	r3, r3, #2
 800a2ee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3714      	adds	r7, #20
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr

0800a2fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a2fe:	b480      	push	{r7}
 800a300:	b085      	sub	sp, #20
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	695b      	ldr	r3, [r3, #20]
 800a30a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	699b      	ldr	r3, [r3, #24]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	4013      	ands	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a316:	68fb      	ldr	r3, [r7, #12]
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3714      	adds	r7, #20
 800a31c:	46bd      	mov	sp, r7
 800a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a322:	4770      	bx	lr

0800a324 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a324:	b480      	push	{r7}
 800a326:	b085      	sub	sp, #20
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a336:	699b      	ldr	r3, [r3, #24]
 800a338:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a340:	69db      	ldr	r3, [r3, #28]
 800a342:	68ba      	ldr	r2, [r7, #8]
 800a344:	4013      	ands	r3, r2
 800a346:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	0c1b      	lsrs	r3, r3, #16
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3714      	adds	r7, #20
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a36a:	699b      	ldr	r3, [r3, #24]
 800a36c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a374:	69db      	ldr	r3, [r3, #28]
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	4013      	ands	r3, r2
 800a37a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	b29b      	uxth	r3, r3
}
 800a380:	4618      	mov	r0, r3
 800a382:	3714      	adds	r7, #20
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr

0800a38c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	460b      	mov	r3, r1
 800a396:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a39c:	78fb      	ldrb	r3, [r7, #3]
 800a39e:	015a      	lsls	r2, r3, #5
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	4413      	add	r3, r2
 800a3a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3b2:	695b      	ldr	r3, [r3, #20]
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	4013      	ands	r3, r2
 800a3b8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a3ba:	68bb      	ldr	r3, [r7, #8]
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3714      	adds	r7, #20
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b087      	sub	sp, #28
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3de:	691b      	ldr	r3, [r3, #16]
 800a3e0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ea:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a3ec:	78fb      	ldrb	r3, [r7, #3]
 800a3ee:	f003 030f 	and.w	r3, r3, #15
 800a3f2:	68fa      	ldr	r2, [r7, #12]
 800a3f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a3f8:	01db      	lsls	r3, r3, #7
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	693a      	ldr	r2, [r7, #16]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a402:	78fb      	ldrb	r3, [r7, #3]
 800a404:	015a      	lsls	r2, r3, #5
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	4413      	add	r3, r2
 800a40a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	4013      	ands	r3, r2
 800a414:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a416:	68bb      	ldr	r3, [r7, #8]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	371c      	adds	r7, #28
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	695b      	ldr	r3, [r3, #20]
 800a430:	f003 0301 	and.w	r3, r3, #1
}
 800a434:	4618      	mov	r0, r3
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a440:	b480      	push	{r7}
 800a442:	b085      	sub	sp, #20
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	68fa      	ldr	r2, [r7, #12]
 800a456:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a45a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a45e:	f023 0307 	bic.w	r3, r3, #7
 800a462:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	68fa      	ldr	r2, [r7, #12]
 800a46e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a476:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3714      	adds	r7, #20
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr
	...

0800a488 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a488:	b480      	push	{r7}
 800a48a:	b087      	sub	sp, #28
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	460b      	mov	r3, r1
 800a492:	607a      	str	r2, [r7, #4]
 800a494:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	333c      	adds	r3, #60	; 0x3c
 800a49e:	3304      	adds	r3, #4
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	4a26      	ldr	r2, [pc, #152]	; (800a540 <USB_EP0_OutStart+0xb8>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d90a      	bls.n	800a4c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a4b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4bc:	d101      	bne.n	800a4c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	e037      	b.n	800a532 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4d4:	691b      	ldr	r3, [r3, #16]
 800a4d6:	697a      	ldr	r2, [r7, #20]
 800a4d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a4e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4e8:	691b      	ldr	r3, [r3, #16]
 800a4ea:	697a      	ldr	r2, [r7, #20]
 800a4ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4f0:	f043 0318 	orr.w	r3, r3, #24
 800a4f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	697a      	ldr	r2, [r7, #20]
 800a500:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a504:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a508:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a50a:	7afb      	ldrb	r3, [r7, #11]
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d10f      	bne.n	800a530 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a516:	461a      	mov	r2, r3
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	697a      	ldr	r2, [r7, #20]
 800a526:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a52a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a52e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a530:	2300      	movs	r3, #0
}
 800a532:	4618      	mov	r0, r3
 800a534:	371c      	adds	r7, #28
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	4f54300a 	.word	0x4f54300a

0800a544 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a54c:	2300      	movs	r3, #0
 800a54e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	3301      	adds	r3, #1
 800a554:	60fb      	str	r3, [r7, #12]
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	4a13      	ldr	r2, [pc, #76]	; (800a5a8 <USB_CoreReset+0x64>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d901      	bls.n	800a562 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a55e:	2303      	movs	r3, #3
 800a560:	e01b      	b.n	800a59a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	691b      	ldr	r3, [r3, #16]
 800a566:	2b00      	cmp	r3, #0
 800a568:	daf2      	bge.n	800a550 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a56a:	2300      	movs	r3, #0
 800a56c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	691b      	ldr	r3, [r3, #16]
 800a572:	f043 0201 	orr.w	r2, r3, #1
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	3301      	adds	r3, #1
 800a57e:	60fb      	str	r3, [r7, #12]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	4a09      	ldr	r2, [pc, #36]	; (800a5a8 <USB_CoreReset+0x64>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d901      	bls.n	800a58c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a588:	2303      	movs	r3, #3
 800a58a:	e006      	b.n	800a59a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	691b      	ldr	r3, [r3, #16]
 800a590:	f003 0301 	and.w	r3, r3, #1
 800a594:	2b01      	cmp	r3, #1
 800a596:	d0f0      	beq.n	800a57a <USB_CoreReset+0x36>

  return HAL_OK;
 800a598:	2300      	movs	r3, #0
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3714      	adds	r7, #20
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr
 800a5a6:	bf00      	nop
 800a5a8:	00030d40 	.word	0x00030d40

0800a5ac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a5b0:	4904      	ldr	r1, [pc, #16]	; (800a5c4 <MX_FATFS_Init+0x18>)
 800a5b2:	4805      	ldr	r0, [pc, #20]	; (800a5c8 <MX_FATFS_Init+0x1c>)
 800a5b4:	f002 f9c0 	bl	800c938 <FATFS_LinkDriver>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	4b03      	ldr	r3, [pc, #12]	; (800a5cc <MX_FATFS_Init+0x20>)
 800a5be:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a5c0:	bf00      	nop
 800a5c2:	bd80      	pop	{r7, pc}
 800a5c4:	200045d0 	.word	0x200045d0
 800a5c8:	2000000c 	.word	0x2000000c
 800a5cc:	200045d4 	.word	0x200045d4

0800a5d0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b082      	sub	sp, #8
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f000 f9d7 	bl	800a990 <USER_SPI_initialize>
 800a5e2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3708      	adds	r7, #8
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b082      	sub	sp, #8
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800a5f6:	79fb      	ldrb	r3, [r7, #7]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 fab3 	bl	800ab64 <USER_SPI_status>
 800a5fe:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a600:	4618      	mov	r0, r3
 800a602:	3708      	adds	r7, #8
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b084      	sub	sp, #16
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60b9      	str	r1, [r7, #8]
 800a610:	607a      	str	r2, [r7, #4]
 800a612:	603b      	str	r3, [r7, #0]
 800a614:	4603      	mov	r3, r0
 800a616:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800a618:	7bf8      	ldrb	r0, [r7, #15]
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	68b9      	ldr	r1, [r7, #8]
 800a620:	f000 fab6 	bl	800ab90 <USER_SPI_read>
 800a624:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b084      	sub	sp, #16
 800a632:	af00      	add	r7, sp, #0
 800a634:	60b9      	str	r1, [r7, #8]
 800a636:	607a      	str	r2, [r7, #4]
 800a638:	603b      	str	r3, [r7, #0]
 800a63a:	4603      	mov	r3, r0
 800a63c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800a63e:	7bf8      	ldrb	r0, [r7, #15]
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	68b9      	ldr	r1, [r7, #8]
 800a646:	f000 fb09 	bl	800ac5c <USER_SPI_write>
 800a64a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3710      	adds	r7, #16
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	4603      	mov	r3, r0
 800a65c:	603a      	str	r2, [r7, #0]
 800a65e:	71fb      	strb	r3, [r7, #7]
 800a660:	460b      	mov	r3, r1
 800a662:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 800a664:	79b9      	ldrb	r1, [r7, #6]
 800a666:	79fb      	ldrb	r3, [r7, #7]
 800a668:	683a      	ldr	r2, [r7, #0]
 800a66a:	4618      	mov	r0, r3
 800a66c:	f000 fb72 	bl	800ad54 <USER_SPI_ioctl>
 800a670:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a672:	4618      	mov	r0, r3
 800a674:	3708      	adds	r7, #8
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
	...

0800a67c <SPI_Timer_On>:
BYTE CardType;          /* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800a684:	f7f9 fa08 	bl	8003a98 <HAL_GetTick>
 800a688:	4602      	mov	r2, r0
 800a68a:	4b04      	ldr	r3, [pc, #16]	; (800a69c <SPI_Timer_On+0x20>)
 800a68c:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800a68e:	4a04      	ldr	r2, [pc, #16]	; (800a6a0 <SPI_Timer_On+0x24>)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6013      	str	r3, [r2, #0]
}
 800a694:	bf00      	nop
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}
 800a69c:	20004a3c 	.word	0x20004a3c
 800a6a0:	20004a40 	.word	0x20004a40

0800a6a4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800a6a8:	f7f9 f9f6 	bl	8003a98 <HAL_GetTick>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	4b06      	ldr	r3, [pc, #24]	; (800a6c8 <SPI_Timer_Status+0x24>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	1ad2      	subs	r2, r2, r3
 800a6b4:	4b05      	ldr	r3, [pc, #20]	; (800a6cc <SPI_Timer_Status+0x28>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	bf34      	ite	cc
 800a6bc:	2301      	movcc	r3, #1
 800a6be:	2300      	movcs	r3, #0
 800a6c0:	b2db      	uxtb	r3, r3
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	20004a3c 	.word	0x20004a3c
 800a6cc:	20004a40 	.word	0x20004a40

0800a6d0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
    BYTE dat    /* Data to send */
)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b086      	sub	sp, #24
 800a6d4:	af02      	add	r7, sp, #8
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	71fb      	strb	r3, [r7, #7]
    BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800a6da:	f107 020f 	add.w	r2, r7, #15
 800a6de:	1df9      	adds	r1, r7, #7
 800a6e0:	2332      	movs	r3, #50	; 0x32
 800a6e2:	9300      	str	r3, [sp, #0]
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	4804      	ldr	r0, [pc, #16]	; (800a6f8 <xchg_spi+0x28>)
 800a6e8:	f7fd fade 	bl	8007ca8 <HAL_SPI_TransmitReceive>
    return rxDat;
 800a6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	200044f0 	.word	0x200044f0

0800a6fc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
    BYTE *buff,     /* Pointer to data buffer */
    UINT btr        /* Number of bytes to receive (even number) */
)
{
 800a6fc:	b590      	push	{r4, r7, lr}
 800a6fe:	b085      	sub	sp, #20
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btr; i++) {
 800a706:	2300      	movs	r3, #0
 800a708:	60fb      	str	r3, [r7, #12]
 800a70a:	e00a      	b.n	800a722 <rcvr_spi_multi+0x26>
        *(buff+i) = xchg_spi(0xFF);
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	18d4      	adds	r4, r2, r3
 800a712:	20ff      	movs	r0, #255	; 0xff
 800a714:	f7ff ffdc 	bl	800a6d0 <xchg_spi>
 800a718:	4603      	mov	r3, r0
 800a71a:	7023      	strb	r3, [r4, #0]
    for(UINT i=0; i<btr; i++) {
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	3301      	adds	r3, #1
 800a720:	60fb      	str	r3, [r7, #12]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	429a      	cmp	r2, r3
 800a728:	d3f0      	bcc.n	800a70c <rcvr_spi_multi+0x10>
    }
}
 800a72a:	bf00      	nop
 800a72c:	3714      	adds	r7, #20
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd90      	pop	{r4, r7, pc}

0800a732 <xmit_spi_multi>:
static
void xmit_spi_multi (
    const BYTE *buff,   /* Pointer to the data */
    UINT btx            /* Number of bytes to send (even number) */
)
{
 800a732:	b580      	push	{r7, lr}
 800a734:	b084      	sub	sp, #16
 800a736:	af00      	add	r7, sp, #0
 800a738:	6078      	str	r0, [r7, #4]
 800a73a:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btx; i++) {
 800a73c:	2300      	movs	r3, #0
 800a73e:	60fb      	str	r3, [r7, #12]
 800a740:	e009      	b.n	800a756 <xmit_spi_multi+0x24>
        xchg_spi(*(buff+i));
 800a742:	687a      	ldr	r2, [r7, #4]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	4413      	add	r3, r2
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	4618      	mov	r0, r3
 800a74c:	f7ff ffc0 	bl	800a6d0 <xchg_spi>
    for(UINT i=0; i<btx; i++) {
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	3301      	adds	r3, #1
 800a754:	60fb      	str	r3, [r7, #12]
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d3f1      	bcc.n	800a742 <xmit_spi_multi+0x10>
    }
}
 800a75e:	bf00      	nop
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <wait_ready>:

static
int wait_ready (    /* 1:Ready, 0:Timeout */
    UINT wt         /* Timeout [ms] */
)
{
 800a766:	b580      	push	{r7, lr}
 800a768:	b086      	sub	sp, #24
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
    //wait_ready needs its own timer, unfortunately, so it can't use the
    //spi_timer functions
    uint32_t waitSpiTimerTickStart;
    uint32_t waitSpiTimerTickDelay;

    waitSpiTimerTickStart = HAL_GetTick();
 800a76e:	f7f9 f993 	bl	8003a98 <HAL_GetTick>
 800a772:	6178      	str	r0, [r7, #20]
    waitSpiTimerTickDelay = (uint32_t)wt;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	613b      	str	r3, [r7, #16]
    do {
        d = xchg_spi(0xFF);
 800a778:	20ff      	movs	r0, #255	; 0xff
 800a77a:	f7ff ffa9 	bl	800a6d0 <xchg_spi>
 800a77e:	4603      	mov	r3, r0
 800a780:	73fb      	strb	r3, [r7, #15]
        /* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 800a782:	7bfb      	ldrb	r3, [r7, #15]
 800a784:	2bff      	cmp	r3, #255	; 0xff
 800a786:	d007      	beq.n	800a798 <wait_ready+0x32>
 800a788:	f7f9 f986 	bl	8003a98 <HAL_GetTick>
 800a78c:	4602      	mov	r2, r0
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	1ad3      	subs	r3, r2, r3
 800a792:	693a      	ldr	r2, [r7, #16]
 800a794:	429a      	cmp	r2, r3
 800a796:	d8ef      	bhi.n	800a778 <wait_ready+0x12>

    return (d == 0xFF) ? 1 : 0;
 800a798:	7bfb      	ldrb	r3, [r7, #15]
 800a79a:	2bff      	cmp	r3, #255	; 0xff
 800a79c:	bf0c      	ite	eq
 800a79e:	2301      	moveq	r3, #1
 800a7a0:	2300      	movne	r3, #0
 800a7a2:	b2db      	uxtb	r3, r3
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	3718      	adds	r7, #24
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	af00      	add	r7, sp, #0
    CS_HIGH();      /* Set CS# high */
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	2110      	movs	r1, #16
 800a7b4:	4803      	ldr	r0, [pc, #12]	; (800a7c4 <despiselect+0x18>)
 800a7b6:	f7f9 fe83 	bl	80044c0 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 800a7ba:	20ff      	movs	r0, #255	; 0xff
 800a7bc:	f7ff ff88 	bl	800a6d0 <xchg_spi>

}
 800a7c0:	bf00      	nop
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	40020800 	.word	0x40020800

0800a7c8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)    /* 1:OK, 0:Timeout */
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	af00      	add	r7, sp, #0
    CS_LOW();       /* Set CS# low */
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2110      	movs	r1, #16
 800a7d0:	4809      	ldr	r0, [pc, #36]	; (800a7f8 <spiselect+0x30>)
 800a7d2:	f7f9 fe75 	bl	80044c0 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO enabled) */
 800a7d6:	20ff      	movs	r0, #255	; 0xff
 800a7d8:	f7ff ff7a 	bl	800a6d0 <xchg_spi>
    if (wait_ready(500)) return 1;  /* Wait for card ready */
 800a7dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a7e0:	f7ff ffc1 	bl	800a766 <wait_ready>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d001      	beq.n	800a7ee <spiselect+0x26>
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e002      	b.n	800a7f4 <spiselect+0x2c>

    despiselect();
 800a7ee:	f7ff ffdd 	bl	800a7ac <despiselect>
    return 0;   /* Timeout */
 800a7f2:	2300      	movs	r3, #0
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	40020800 	.word	0x40020800

0800a7fc <rcvr_datablock>:
static
int rcvr_datablock (    /* 1:OK, 0:Error */
    BYTE *buff,         /* Data buffer */
    UINT btr            /* Data block length (byte) */
)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
    BYTE token;


    SPI_Timer_On(200);
 800a806:	20c8      	movs	r0, #200	; 0xc8
 800a808:	f7ff ff38 	bl	800a67c <SPI_Timer_On>
    do {                            /* Wait for DataStart token in timeout of 200ms */
        token = xchg_spi(0xFF);
 800a80c:	20ff      	movs	r0, #255	; 0xff
 800a80e:	f7ff ff5f 	bl	800a6d0 <xchg_spi>
 800a812:	4603      	mov	r3, r0
 800a814:	73fb      	strb	r3, [r7, #15]
        /* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
    } while ((token == 0xFF) && SPI_Timer_Status());
 800a816:	7bfb      	ldrb	r3, [r7, #15]
 800a818:	2bff      	cmp	r3, #255	; 0xff
 800a81a:	d104      	bne.n	800a826 <rcvr_datablock+0x2a>
 800a81c:	f7ff ff42 	bl	800a6a4 <SPI_Timer_Status>
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d1f2      	bne.n	800a80c <rcvr_datablock+0x10>
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 800a826:	7bfb      	ldrb	r3, [r7, #15]
 800a828:	2bfe      	cmp	r3, #254	; 0xfe
 800a82a:	d001      	beq.n	800a830 <rcvr_datablock+0x34>
 800a82c:	2300      	movs	r3, #0
 800a82e:	e00a      	b.n	800a846 <rcvr_datablock+0x4a>

    rcvr_spi_multi(buff, btr);      /* Store trailing data to the buffer */
 800a830:	6839      	ldr	r1, [r7, #0]
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f7ff ff62 	bl	800a6fc <rcvr_spi_multi>
    xchg_spi(0xFF); xchg_spi(0xFF);         /* Discard CRC */
 800a838:	20ff      	movs	r0, #255	; 0xff
 800a83a:	f7ff ff49 	bl	800a6d0 <xchg_spi>
 800a83e:	20ff      	movs	r0, #255	; 0xff
 800a840:	f7ff ff46 	bl	800a6d0 <xchg_spi>

    return 1;                       /* Function succeeded */
 800a844:	2301      	movs	r3, #1
}
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <xmit_datablock>:
static
int xmit_datablock (    /* 1:OK, 0:Failed */
    const BYTE *buff,   /* Ponter to 512 byte data to be sent */
    BYTE token          /* Token */
)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b084      	sub	sp, #16
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
 800a856:	460b      	mov	r3, r1
 800a858:	70fb      	strb	r3, [r7, #3]
    BYTE resp;


    if (!wait_ready(500)) return 0;     /* Wait for card ready */
 800a85a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a85e:	f7ff ff82 	bl	800a766 <wait_ready>
 800a862:	4603      	mov	r3, r0
 800a864:	2b00      	cmp	r3, #0
 800a866:	d101      	bne.n	800a86c <xmit_datablock+0x1e>
 800a868:	2300      	movs	r3, #0
 800a86a:	e01e      	b.n	800a8aa <xmit_datablock+0x5c>

    xchg_spi(token);                    /* Send token */
 800a86c:	78fb      	ldrb	r3, [r7, #3]
 800a86e:	4618      	mov	r0, r3
 800a870:	f7ff ff2e 	bl	800a6d0 <xchg_spi>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 800a874:	78fb      	ldrb	r3, [r7, #3]
 800a876:	2bfd      	cmp	r3, #253	; 0xfd
 800a878:	d016      	beq.n	800a8a8 <xmit_datablock+0x5a>
        xmit_spi_multi(buff, 512);      /* Data */
 800a87a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f7ff ff57 	bl	800a732 <xmit_spi_multi>
        xchg_spi(0xFF); xchg_spi(0xFF); /* Dummy CRC */
 800a884:	20ff      	movs	r0, #255	; 0xff
 800a886:	f7ff ff23 	bl	800a6d0 <xchg_spi>
 800a88a:	20ff      	movs	r0, #255	; 0xff
 800a88c:	f7ff ff20 	bl	800a6d0 <xchg_spi>

        resp = xchg_spi(0xFF);              /* Receive data resp */
 800a890:	20ff      	movs	r0, #255	; 0xff
 800a892:	f7ff ff1d 	bl	800a6d0 <xchg_spi>
 800a896:	4603      	mov	r3, r0
 800a898:	73fb      	strb	r3, [r7, #15]
        if ((resp & 0x1F) != 0x05) return 0;    /* Function fails if the data packet was not accepted */
 800a89a:	7bfb      	ldrb	r3, [r7, #15]
 800a89c:	f003 031f 	and.w	r3, r3, #31
 800a8a0:	2b05      	cmp	r3, #5
 800a8a2:	d001      	beq.n	800a8a8 <xmit_datablock+0x5a>
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	e000      	b.n	800a8aa <xmit_datablock+0x5c>
    }
    return 1;
 800a8a8:	2301      	movs	r3, #1
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3710      	adds	r7, #16
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}

0800a8b2 <send_cmd>:
static
BYTE send_cmd (     /* Return value: R1 resp (bit7==1:Failed to send) */
    BYTE cmd,       /* Command index */
    DWORD arg       /* Argument */
)
{
 800a8b2:	b580      	push	{r7, lr}
 800a8b4:	b084      	sub	sp, #16
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	6039      	str	r1, [r7, #0]
 800a8bc:	71fb      	strb	r3, [r7, #7]
    BYTE n, res;


    if (cmd & 0x80) {   /* Send a CMD55 prior to ACMD<n> */
 800a8be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	da0e      	bge.n	800a8e4 <send_cmd+0x32>
        cmd &= 0x7F;
 800a8c6:	79fb      	ldrb	r3, [r7, #7]
 800a8c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8cc:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 800a8ce:	2100      	movs	r1, #0
 800a8d0:	2037      	movs	r0, #55	; 0x37
 800a8d2:	f7ff ffee 	bl	800a8b2 <send_cmd>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	73bb      	strb	r3, [r7, #14]
        if (res > 1) return res;
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d901      	bls.n	800a8e4 <send_cmd+0x32>
 800a8e0:	7bbb      	ldrb	r3, [r7, #14]
 800a8e2:	e051      	b.n	800a988 <send_cmd+0xd6>
    }

    /* Select the card and wait for ready except to stop multiple block read */
    if (cmd != CMD12) {
 800a8e4:	79fb      	ldrb	r3, [r7, #7]
 800a8e6:	2b0c      	cmp	r3, #12
 800a8e8:	d008      	beq.n	800a8fc <send_cmd+0x4a>
        despiselect();
 800a8ea:	f7ff ff5f 	bl	800a7ac <despiselect>
        if (!spiselect()) return 0xFF;
 800a8ee:	f7ff ff6b 	bl	800a7c8 <spiselect>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d101      	bne.n	800a8fc <send_cmd+0x4a>
 800a8f8:	23ff      	movs	r3, #255	; 0xff
 800a8fa:	e045      	b.n	800a988 <send_cmd+0xd6>
    }

    /* Send command packet */
    xchg_spi(0x40 | cmd);               /* Start + command index */
 800a8fc:	79fb      	ldrb	r3, [r7, #7]
 800a8fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a902:	b2db      	uxtb	r3, r3
 800a904:	4618      	mov	r0, r3
 800a906:	f7ff fee3 	bl	800a6d0 <xchg_spi>
    xchg_spi((BYTE)(arg >> 24));        /* Argument[31..24] */
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	0e1b      	lsrs	r3, r3, #24
 800a90e:	b2db      	uxtb	r3, r3
 800a910:	4618      	mov	r0, r3
 800a912:	f7ff fedd 	bl	800a6d0 <xchg_spi>
    xchg_spi((BYTE)(arg >> 16));        /* Argument[23..16] */
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	0c1b      	lsrs	r3, r3, #16
 800a91a:	b2db      	uxtb	r3, r3
 800a91c:	4618      	mov	r0, r3
 800a91e:	f7ff fed7 	bl	800a6d0 <xchg_spi>
    xchg_spi((BYTE)(arg >> 8));         /* Argument[15..8] */
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	0a1b      	lsrs	r3, r3, #8
 800a926:	b2db      	uxtb	r3, r3
 800a928:	4618      	mov	r0, r3
 800a92a:	f7ff fed1 	bl	800a6d0 <xchg_spi>
    xchg_spi((BYTE)arg);                /* Argument[7..0] */
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	b2db      	uxtb	r3, r3
 800a932:	4618      	mov	r0, r3
 800a934:	f7ff fecc 	bl	800a6d0 <xchg_spi>
    n = 0x01;                           /* Dummy CRC + Stop */
 800a938:	2301      	movs	r3, #1
 800a93a:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD0) n = 0x95;          /* Valid CRC for CMD0(0) */
 800a93c:	79fb      	ldrb	r3, [r7, #7]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d101      	bne.n	800a946 <send_cmd+0x94>
 800a942:	2395      	movs	r3, #149	; 0x95
 800a944:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD8) n = 0x87;          /* Valid CRC for CMD8(0x1AA) */
 800a946:	79fb      	ldrb	r3, [r7, #7]
 800a948:	2b08      	cmp	r3, #8
 800a94a:	d101      	bne.n	800a950 <send_cmd+0x9e>
 800a94c:	2387      	movs	r3, #135	; 0x87
 800a94e:	73fb      	strb	r3, [r7, #15]
    xchg_spi(n);
 800a950:	7bfb      	ldrb	r3, [r7, #15]
 800a952:	4618      	mov	r0, r3
 800a954:	f7ff febc 	bl	800a6d0 <xchg_spi>

    /* Receive command resp */
    if (cmd == CMD12) xchg_spi(0xFF);   /* Diacard following one byte when CMD12 */
 800a958:	79fb      	ldrb	r3, [r7, #7]
 800a95a:	2b0c      	cmp	r3, #12
 800a95c:	d102      	bne.n	800a964 <send_cmd+0xb2>
 800a95e:	20ff      	movs	r0, #255	; 0xff
 800a960:	f7ff feb6 	bl	800a6d0 <xchg_spi>
    n = 10;                             /* Wait for response (10 bytes max) */
 800a964:	230a      	movs	r3, #10
 800a966:	73fb      	strb	r3, [r7, #15]
    do {
        res = xchg_spi(0xFF);
 800a968:	20ff      	movs	r0, #255	; 0xff
 800a96a:	f7ff feb1 	bl	800a6d0 <xchg_spi>
 800a96e:	4603      	mov	r3, r0
 800a970:	73bb      	strb	r3, [r7, #14]
    } while ((res & 0x80) && --n);
 800a972:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a976:	2b00      	cmp	r3, #0
 800a978:	da05      	bge.n	800a986 <send_cmd+0xd4>
 800a97a:	7bfb      	ldrb	r3, [r7, #15]
 800a97c:	3b01      	subs	r3, #1
 800a97e:	73fb      	strb	r3, [r7, #15]
 800a980:	7bfb      	ldrb	r3, [r7, #15]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d1f0      	bne.n	800a968 <send_cmd+0xb6>

    return res;                         /* Return received response */
 800a986:	7bbb      	ldrb	r3, [r7, #14]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3710      	adds	r7, #16
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
    BYTE drv        /* Physical drive number (0) */
)
{
 800a990:	b590      	push	{r4, r7, lr}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
 800a996:	4603      	mov	r3, r0
 800a998:	71fb      	strb	r3, [r7, #7]
    BYTE n, cmd, ty, ocr[4];

    if (drv != 0) return STA_NOINIT;        /* Supports only drive 0 */
 800a99a:	79fb      	ldrb	r3, [r7, #7]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d001      	beq.n	800a9a4 <USER_SPI_initialize+0x14>
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	e0d4      	b.n	800ab4e <USER_SPI_initialize+0x1be>
    //assume SPI already init init_spi();   /* Initialize SPI */

    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 800a9a4:	4b6c      	ldr	r3, [pc, #432]	; (800ab58 <USER_SPI_initialize+0x1c8>)
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	f003 0302 	and.w	r3, r3, #2
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d003      	beq.n	800a9ba <USER_SPI_initialize+0x2a>
 800a9b2:	4b69      	ldr	r3, [pc, #420]	; (800ab58 <USER_SPI_initialize+0x1c8>)
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	e0c9      	b.n	800ab4e <USER_SPI_initialize+0x1be>

    FCLK_SLOW();
 800a9ba:	4b68      	ldr	r3, [pc, #416]	; (800ab5c <USER_SPI_initialize+0x1cc>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	4b66      	ldr	r3, [pc, #408]	; (800ab5c <USER_SPI_initialize+0x1cc>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800a9c8:	601a      	str	r2, [r3, #0]
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 800a9ca:	230a      	movs	r3, #10
 800a9cc:	73fb      	strb	r3, [r7, #15]
 800a9ce:	e005      	b.n	800a9dc <USER_SPI_initialize+0x4c>
 800a9d0:	20ff      	movs	r0, #255	; 0xff
 800a9d2:	f7ff fe7d 	bl	800a6d0 <xchg_spi>
 800a9d6:	7bfb      	ldrb	r3, [r7, #15]
 800a9d8:	3b01      	subs	r3, #1
 800a9da:	73fb      	strb	r3, [r7, #15]
 800a9dc:	7bfb      	ldrb	r3, [r7, #15]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1f6      	bne.n	800a9d0 <USER_SPI_initialize+0x40>

    ty = 0;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	737b      	strb	r3, [r7, #13]
    if (send_cmd(CMD0, 0) == 1) {           /* Put the card SPI/Idle state */
 800a9e6:	2100      	movs	r1, #0
 800a9e8:	2000      	movs	r0, #0
 800a9ea:	f7ff ff62 	bl	800a8b2 <send_cmd>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	f040 808b 	bne.w	800ab0c <USER_SPI_initialize+0x17c>
        SPI_Timer_On(1000);                 /* Initialization timeout = 1 sec */
 800a9f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a9fa:	f7ff fe3f 	bl	800a67c <SPI_Timer_On>
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 800a9fe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aa02:	2008      	movs	r0, #8
 800aa04:	f7ff ff55 	bl	800a8b2 <send_cmd>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b01      	cmp	r3, #1
 800aa0c:	d151      	bne.n	800aab2 <USER_SPI_initialize+0x122>
            for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);    /* Get 32 bit return value of R7 resp */
 800aa0e:	2300      	movs	r3, #0
 800aa10:	73fb      	strb	r3, [r7, #15]
 800aa12:	e00d      	b.n	800aa30 <USER_SPI_initialize+0xa0>
 800aa14:	7bfc      	ldrb	r4, [r7, #15]
 800aa16:	20ff      	movs	r0, #255	; 0xff
 800aa18:	f7ff fe5a 	bl	800a6d0 <xchg_spi>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	461a      	mov	r2, r3
 800aa20:	f107 0310 	add.w	r3, r7, #16
 800aa24:	4423      	add	r3, r4
 800aa26:	f803 2c08 	strb.w	r2, [r3, #-8]
 800aa2a:	7bfb      	ldrb	r3, [r7, #15]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	73fb      	strb	r3, [r7, #15]
 800aa30:	7bfb      	ldrb	r3, [r7, #15]
 800aa32:	2b03      	cmp	r3, #3
 800aa34:	d9ee      	bls.n	800aa14 <USER_SPI_initialize+0x84>
            if (ocr[2] == 0x01 && ocr[3] == 0xAA) {             /* Is the card supports vcc of 2.7-3.6V? */
 800aa36:	7abb      	ldrb	r3, [r7, #10]
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d167      	bne.n	800ab0c <USER_SPI_initialize+0x17c>
 800aa3c:	7afb      	ldrb	r3, [r7, #11]
 800aa3e:	2baa      	cmp	r3, #170	; 0xaa
 800aa40:	d164      	bne.n	800ab0c <USER_SPI_initialize+0x17c>
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 800aa42:	bf00      	nop
 800aa44:	f7ff fe2e 	bl	800a6a4 <SPI_Timer_Status>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d007      	beq.n	800aa5e <USER_SPI_initialize+0xce>
 800aa4e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800aa52:	20a9      	movs	r0, #169	; 0xa9
 800aa54:	f7ff ff2d 	bl	800a8b2 <send_cmd>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d1f2      	bne.n	800aa44 <USER_SPI_initialize+0xb4>
                if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {        /* Check CCS bit in the OCR */
 800aa5e:	f7ff fe21 	bl	800a6a4 <SPI_Timer_Status>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d051      	beq.n	800ab0c <USER_SPI_initialize+0x17c>
 800aa68:	2100      	movs	r1, #0
 800aa6a:	203a      	movs	r0, #58	; 0x3a
 800aa6c:	f7ff ff21 	bl	800a8b2 <send_cmd>
 800aa70:	4603      	mov	r3, r0
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d14a      	bne.n	800ab0c <USER_SPI_initialize+0x17c>
                    for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800aa76:	2300      	movs	r3, #0
 800aa78:	73fb      	strb	r3, [r7, #15]
 800aa7a:	e00d      	b.n	800aa98 <USER_SPI_initialize+0x108>
 800aa7c:	7bfc      	ldrb	r4, [r7, #15]
 800aa7e:	20ff      	movs	r0, #255	; 0xff
 800aa80:	f7ff fe26 	bl	800a6d0 <xchg_spi>
 800aa84:	4603      	mov	r3, r0
 800aa86:	461a      	mov	r2, r3
 800aa88:	f107 0310 	add.w	r3, r7, #16
 800aa8c:	4423      	add	r3, r4
 800aa8e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	3301      	adds	r3, #1
 800aa96:	73fb      	strb	r3, [r7, #15]
 800aa98:	7bfb      	ldrb	r3, [r7, #15]
 800aa9a:	2b03      	cmp	r3, #3
 800aa9c:	d9ee      	bls.n	800aa7c <USER_SPI_initialize+0xec>
                    ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;  /* Card id SDv2 */
 800aa9e:	7a3b      	ldrb	r3, [r7, #8]
 800aaa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d001      	beq.n	800aaac <USER_SPI_initialize+0x11c>
 800aaa8:	230c      	movs	r3, #12
 800aaaa:	e000      	b.n	800aaae <USER_SPI_initialize+0x11e>
 800aaac:	2304      	movs	r3, #4
 800aaae:	737b      	strb	r3, [r7, #13]
 800aab0:	e02c      	b.n	800ab0c <USER_SPI_initialize+0x17c>
                }
            }
        } else {    /* Not SDv2 card */
            if (send_cmd(ACMD41, 0) <= 1)   {   /* SDv1 or MMC? */
 800aab2:	2100      	movs	r1, #0
 800aab4:	20a9      	movs	r0, #169	; 0xa9
 800aab6:	f7ff fefc 	bl	800a8b2 <send_cmd>
 800aaba:	4603      	mov	r3, r0
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d804      	bhi.n	800aaca <USER_SPI_initialize+0x13a>
                ty = CT_SD1; cmd = ACMD41;  /* SDv1 (ACMD41(0)) */
 800aac0:	2302      	movs	r3, #2
 800aac2:	737b      	strb	r3, [r7, #13]
 800aac4:	23a9      	movs	r3, #169	; 0xa9
 800aac6:	73bb      	strb	r3, [r7, #14]
 800aac8:	e003      	b.n	800aad2 <USER_SPI_initialize+0x142>
            } else {
                ty = CT_MMC; cmd = CMD1;    /* MMCv3 (CMD1(0)) */
 800aaca:	2301      	movs	r3, #1
 800aacc:	737b      	strb	r3, [r7, #13]
 800aace:	2301      	movs	r3, #1
 800aad0:	73bb      	strb	r3, [r7, #14]
            }
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 800aad2:	bf00      	nop
 800aad4:	f7ff fde6 	bl	800a6a4 <SPI_Timer_Status>
 800aad8:	4603      	mov	r3, r0
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d007      	beq.n	800aaee <USER_SPI_initialize+0x15e>
 800aade:	7bbb      	ldrb	r3, [r7, #14]
 800aae0:	2100      	movs	r1, #0
 800aae2:	4618      	mov	r0, r3
 800aae4:	f7ff fee5 	bl	800a8b2 <send_cmd>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d1f2      	bne.n	800aad4 <USER_SPI_initialize+0x144>
            if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)   /* Set block length: 512 */
 800aaee:	f7ff fdd9 	bl	800a6a4 <SPI_Timer_Status>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d007      	beq.n	800ab08 <USER_SPI_initialize+0x178>
 800aaf8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800aafc:	2010      	movs	r0, #16
 800aafe:	f7ff fed8 	bl	800a8b2 <send_cmd>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d001      	beq.n	800ab0c <USER_SPI_initialize+0x17c>
                ty = 0;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	737b      	strb	r3, [r7, #13]
        }
    }
    CardType = ty;  /* Card type */
 800ab0c:	4a14      	ldr	r2, [pc, #80]	; (800ab60 <USER_SPI_initialize+0x1d0>)
 800ab0e:	7b7b      	ldrb	r3, [r7, #13]
 800ab10:	7013      	strb	r3, [r2, #0]
    despiselect();
 800ab12:	f7ff fe4b 	bl	800a7ac <despiselect>

    if (ty) {           /* OK */
 800ab16:	7b7b      	ldrb	r3, [r7, #13]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d012      	beq.n	800ab42 <USER_SPI_initialize+0x1b2>
        FCLK_FAST();            /* Set fast clock */
 800ab1c:	4b0f      	ldr	r3, [pc, #60]	; (800ab5c <USER_SPI_initialize+0x1cc>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800ab26:	4b0d      	ldr	r3, [pc, #52]	; (800ab5c <USER_SPI_initialize+0x1cc>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f042 0220 	orr.w	r2, r2, #32
 800ab2e:	601a      	str	r2, [r3, #0]
        Stat &= ~STA_NOINIT;    /* Clear STA_NOINIT flag */
 800ab30:	4b09      	ldr	r3, [pc, #36]	; (800ab58 <USER_SPI_initialize+0x1c8>)
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	f023 0301 	bic.w	r3, r3, #1
 800ab3a:	b2da      	uxtb	r2, r3
 800ab3c:	4b06      	ldr	r3, [pc, #24]	; (800ab58 <USER_SPI_initialize+0x1c8>)
 800ab3e:	701a      	strb	r2, [r3, #0]
 800ab40:	e002      	b.n	800ab48 <USER_SPI_initialize+0x1b8>
    } else {            /* Failed */
        Stat = STA_NOINIT;
 800ab42:	4b05      	ldr	r3, [pc, #20]	; (800ab58 <USER_SPI_initialize+0x1c8>)
 800ab44:	2201      	movs	r2, #1
 800ab46:	701a      	strb	r2, [r3, #0]
    }

    return Stat;
 800ab48:	4b03      	ldr	r3, [pc, #12]	; (800ab58 <USER_SPI_initialize+0x1c8>)
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	b2db      	uxtb	r3, r3
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3714      	adds	r7, #20
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd90      	pop	{r4, r7, pc}
 800ab56:	bf00      	nop
 800ab58:	20000020 	.word	0x20000020
 800ab5c:	200044f0 	.word	0x200044f0
 800ab60:	200005fc 	.word	0x200005fc

0800ab64 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
    BYTE drv        /* Physical drive number (0) */
)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b083      	sub	sp, #12
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT;     /* Supports only drive 0 */
 800ab6e:	79fb      	ldrb	r3, [r7, #7]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d001      	beq.n	800ab78 <USER_SPI_status+0x14>
 800ab74:	2301      	movs	r3, #1
 800ab76:	e002      	b.n	800ab7e <USER_SPI_status+0x1a>

    return Stat;    /* Return disk status */
 800ab78:	4b04      	ldr	r3, [pc, #16]	; (800ab8c <USER_SPI_status+0x28>)
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	b2db      	uxtb	r3, r3
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	370c      	adds	r7, #12
 800ab82:	46bd      	mov	sp, r7
 800ab84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab88:	4770      	bx	lr
 800ab8a:	bf00      	nop
 800ab8c:	20000020 	.word	0x20000020

0800ab90 <USER_SPI_read>:
    BYTE drv,       /* Physical drive number (0) */
    BYTE *buff,     /* Pointer to the data buffer to store read data */
    DWORD sector,   /* Start sector number (LBA) */
    UINT count      /* Number of sectors to read (1..128) */
)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	60b9      	str	r1, [r7, #8]
 800ab98:	607a      	str	r2, [r7, #4]
 800ab9a:	603b      	str	r3, [r7, #0]
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800aba0:	7bfb      	ldrb	r3, [r7, #15]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d102      	bne.n	800abac <USER_SPI_read+0x1c>
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d101      	bne.n	800abb0 <USER_SPI_read+0x20>
 800abac:	2304      	movs	r3, #4
 800abae:	e04d      	b.n	800ac4c <USER_SPI_read+0xbc>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800abb0:	4b28      	ldr	r3, [pc, #160]	; (800ac54 <USER_SPI_read+0xc4>)
 800abb2:	781b      	ldrb	r3, [r3, #0]
 800abb4:	b2db      	uxtb	r3, r3
 800abb6:	f003 0301 	and.w	r3, r3, #1
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d001      	beq.n	800abc2 <USER_SPI_read+0x32>
 800abbe:	2303      	movs	r3, #3
 800abc0:	e044      	b.n	800ac4c <USER_SPI_read+0xbc>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ot BA conversion (byte addressing cards) */
 800abc2:	4b25      	ldr	r3, [pc, #148]	; (800ac58 <USER_SPI_read+0xc8>)
 800abc4:	781b      	ldrb	r3, [r3, #0]
 800abc6:	f003 0308 	and.w	r3, r3, #8
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d102      	bne.n	800abd4 <USER_SPI_read+0x44>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	025b      	lsls	r3, r3, #9
 800abd2:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector read */
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d111      	bne.n	800abfe <USER_SPI_read+0x6e>
        if ((send_cmd(CMD17, sector) == 0)  /* READ_SINGLE_BLOCK */
 800abda:	6879      	ldr	r1, [r7, #4]
 800abdc:	2011      	movs	r0, #17
 800abde:	f7ff fe68 	bl	800a8b2 <send_cmd>
 800abe2:	4603      	mov	r3, r0
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d129      	bne.n	800ac3c <USER_SPI_read+0xac>
            && rcvr_datablock(buff, 512)) {
 800abe8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800abec:	68b8      	ldr	r0, [r7, #8]
 800abee:	f7ff fe05 	bl	800a7fc <rcvr_datablock>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d021      	beq.n	800ac3c <USER_SPI_read+0xac>
            count = 0;
 800abf8:	2300      	movs	r3, #0
 800abfa:	603b      	str	r3, [r7, #0]
 800abfc:	e01e      	b.n	800ac3c <USER_SPI_read+0xac>
        }
    }
    else {              /* Multiple sector read */
        if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800abfe:	6879      	ldr	r1, [r7, #4]
 800ac00:	2012      	movs	r0, #18
 800ac02:	f7ff fe56 	bl	800a8b2 <send_cmd>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d117      	bne.n	800ac3c <USER_SPI_read+0xac>
            do {
                if (!rcvr_datablock(buff, 512)) break;
 800ac0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ac10:	68b8      	ldr	r0, [r7, #8]
 800ac12:	f7ff fdf3 	bl	800a7fc <rcvr_datablock>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d00a      	beq.n	800ac32 <USER_SPI_read+0xa2>
                buff += 512;
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800ac22:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	3b01      	subs	r3, #1
 800ac28:	603b      	str	r3, [r7, #0]
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1ed      	bne.n	800ac0c <USER_SPI_read+0x7c>
 800ac30:	e000      	b.n	800ac34 <USER_SPI_read+0xa4>
                if (!rcvr_datablock(buff, 512)) break;
 800ac32:	bf00      	nop
            send_cmd(CMD12, 0);             /* STOP_TRANSMISSION */
 800ac34:	2100      	movs	r1, #0
 800ac36:	200c      	movs	r0, #12
 800ac38:	f7ff fe3b 	bl	800a8b2 <send_cmd>
        }
    }
    despiselect();
 800ac3c:	f7ff fdb6 	bl	800a7ac <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	bf14      	ite	ne
 800ac46:	2301      	movne	r3, #1
 800ac48:	2300      	moveq	r3, #0
 800ac4a:	b2db      	uxtb	r3, r3
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	20000020 	.word	0x20000020
 800ac58:	200005fc 	.word	0x200005fc

0800ac5c <USER_SPI_write>:
    BYTE drv,           /* Physical drive number (0) */
    const BYTE *buff,   /* Ponter to the data to write */
    DWORD sector,       /* Start sector number (LBA) */
    UINT count          /* Number of sectors to write (1..128) */
)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b084      	sub	sp, #16
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	60b9      	str	r1, [r7, #8]
 800ac64:	607a      	str	r2, [r7, #4]
 800ac66:	603b      	str	r3, [r7, #0]
 800ac68:	4603      	mov	r3, r0
 800ac6a:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800ac6c:	7bfb      	ldrb	r3, [r7, #15]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d102      	bne.n	800ac78 <USER_SPI_write+0x1c>
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d101      	bne.n	800ac7c <USER_SPI_write+0x20>
 800ac78:	2304      	movs	r3, #4
 800ac7a:	e063      	b.n	800ad44 <USER_SPI_write+0xe8>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check drive status */
 800ac7c:	4b33      	ldr	r3, [pc, #204]	; (800ad4c <USER_SPI_write+0xf0>)
 800ac7e:	781b      	ldrb	r3, [r3, #0]
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	f003 0301 	and.w	r3, r3, #1
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d001      	beq.n	800ac8e <USER_SPI_write+0x32>
 800ac8a:	2303      	movs	r3, #3
 800ac8c:	e05a      	b.n	800ad44 <USER_SPI_write+0xe8>
    if (Stat & STA_PROTECT) return RES_WRPRT;   /* Check write protect */
 800ac8e:	4b2f      	ldr	r3, [pc, #188]	; (800ad4c <USER_SPI_write+0xf0>)
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	f003 0304 	and.w	r3, r3, #4
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d001      	beq.n	800aca0 <USER_SPI_write+0x44>
 800ac9c:	2302      	movs	r3, #2
 800ac9e:	e051      	b.n	800ad44 <USER_SPI_write+0xe8>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ==> BA conversion (byte addressing cards) */
 800aca0:	4b2b      	ldr	r3, [pc, #172]	; (800ad50 <USER_SPI_write+0xf4>)
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	f003 0308 	and.w	r3, r3, #8
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d102      	bne.n	800acb2 <USER_SPI_write+0x56>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	025b      	lsls	r3, r3, #9
 800acb0:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector write */
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	2b01      	cmp	r3, #1
 800acb6:	d110      	bne.n	800acda <USER_SPI_write+0x7e>
        if ((send_cmd(CMD24, sector) == 0)  /* WRITE_BLOCK */
 800acb8:	6879      	ldr	r1, [r7, #4]
 800acba:	2018      	movs	r0, #24
 800acbc:	f7ff fdf9 	bl	800a8b2 <send_cmd>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d136      	bne.n	800ad34 <USER_SPI_write+0xd8>
            && xmit_datablock(buff, 0xFE)) {
 800acc6:	21fe      	movs	r1, #254	; 0xfe
 800acc8:	68b8      	ldr	r0, [r7, #8]
 800acca:	f7ff fdc0 	bl	800a84e <xmit_datablock>
 800acce:	4603      	mov	r3, r0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d02f      	beq.n	800ad34 <USER_SPI_write+0xd8>
            count = 0;
 800acd4:	2300      	movs	r3, #0
 800acd6:	603b      	str	r3, [r7, #0]
 800acd8:	e02c      	b.n	800ad34 <USER_SPI_write+0xd8>
        }
    }
    else {              /* Multiple sector write */
        if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 800acda:	4b1d      	ldr	r3, [pc, #116]	; (800ad50 <USER_SPI_write+0xf4>)
 800acdc:	781b      	ldrb	r3, [r3, #0]
 800acde:	f003 0306 	and.w	r3, r3, #6
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d003      	beq.n	800acee <USER_SPI_write+0x92>
 800ace6:	6839      	ldr	r1, [r7, #0]
 800ace8:	2097      	movs	r0, #151	; 0x97
 800acea:	f7ff fde2 	bl	800a8b2 <send_cmd>
        if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 800acee:	6879      	ldr	r1, [r7, #4]
 800acf0:	2019      	movs	r0, #25
 800acf2:	f7ff fdde 	bl	800a8b2 <send_cmd>
 800acf6:	4603      	mov	r3, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d11b      	bne.n	800ad34 <USER_SPI_write+0xd8>
            do {
                if (!xmit_datablock(buff, 0xFC)) break;
 800acfc:	21fc      	movs	r1, #252	; 0xfc
 800acfe:	68b8      	ldr	r0, [r7, #8]
 800ad00:	f7ff fda5 	bl	800a84e <xmit_datablock>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00a      	beq.n	800ad20 <USER_SPI_write+0xc4>
                buff += 512;
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800ad10:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	3b01      	subs	r3, #1
 800ad16:	603b      	str	r3, [r7, #0]
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d1ee      	bne.n	800acfc <USER_SPI_write+0xa0>
 800ad1e:	e000      	b.n	800ad22 <USER_SPI_write+0xc6>
                if (!xmit_datablock(buff, 0xFC)) break;
 800ad20:	bf00      	nop
            if (!xmit_datablock(0, 0xFD)) count = 1;    /* STOP_TRAN token */
 800ad22:	21fd      	movs	r1, #253	; 0xfd
 800ad24:	2000      	movs	r0, #0
 800ad26:	f7ff fd92 	bl	800a84e <xmit_datablock>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d101      	bne.n	800ad34 <USER_SPI_write+0xd8>
 800ad30:	2301      	movs	r3, #1
 800ad32:	603b      	str	r3, [r7, #0]
        }
    }
    despiselect();
 800ad34:	f7ff fd3a 	bl	800a7ac <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	bf14      	ite	ne
 800ad3e:	2301      	movne	r3, #1
 800ad40:	2300      	moveq	r3, #0
 800ad42:	b2db      	uxtb	r3, r3
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3710      	adds	r7, #16
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}
 800ad4c:	20000020 	.word	0x20000020
 800ad50:	200005fc 	.word	0x200005fc

0800ad54 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
    BYTE drv,       /* Physical drive number (0) */
    BYTE cmd,       /* Control command code */
    void *buff      /* Pointer to the conrtol data */
)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b08c      	sub	sp, #48	; 0x30
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	603a      	str	r2, [r7, #0]
 800ad5e:	71fb      	strb	r3, [r7, #7]
 800ad60:	460b      	mov	r3, r1
 800ad62:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    BYTE n, csd[16];
    DWORD *dp, st, ed, csize;


    if (drv) return RES_PARERR;                 /* Check parameter */
 800ad64:	79fb      	ldrb	r3, [r7, #7]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d001      	beq.n	800ad6e <USER_SPI_ioctl+0x1a>
 800ad6a:	2304      	movs	r3, #4
 800ad6c:	e15a      	b.n	800b024 <USER_SPI_ioctl+0x2d0>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800ad6e:	4baf      	ldr	r3, [pc, #700]	; (800b02c <USER_SPI_ioctl+0x2d8>)
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	b2db      	uxtb	r3, r3
 800ad74:	f003 0301 	and.w	r3, r3, #1
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d001      	beq.n	800ad80 <USER_SPI_ioctl+0x2c>
 800ad7c:	2303      	movs	r3, #3
 800ad7e:	e151      	b.n	800b024 <USER_SPI_ioctl+0x2d0>

    res = RES_ERROR;
 800ad80:	2301      	movs	r3, #1
 800ad82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    switch (cmd) {
 800ad86:	79bb      	ldrb	r3, [r7, #6]
 800ad88:	2b04      	cmp	r3, #4
 800ad8a:	f200 8136 	bhi.w	800affa <USER_SPI_ioctl+0x2a6>
 800ad8e:	a201      	add	r2, pc, #4	; (adr r2, 800ad94 <USER_SPI_ioctl+0x40>)
 800ad90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad94:	0800ada9 	.word	0x0800ada9
 800ad98:	0800adbd 	.word	0x0800adbd
 800ad9c:	0800affb 	.word	0x0800affb
 800ada0:	0800ae69 	.word	0x0800ae69
 800ada4:	0800af5f 	.word	0x0800af5f
    case CTRL_SYNC :        /* Wait for end of internal write process of the drive */
        if (spiselect()) res = RES_OK;
 800ada8:	f7ff fd0e 	bl	800a7c8 <spiselect>
 800adac:	4603      	mov	r3, r0
 800adae:	2b00      	cmp	r3, #0
 800adb0:	f000 8127 	beq.w	800b002 <USER_SPI_ioctl+0x2ae>
 800adb4:	2300      	movs	r3, #0
 800adb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800adba:	e122      	b.n	800b002 <USER_SPI_ioctl+0x2ae>

    case GET_SECTOR_COUNT : /* Get drive capacity in unit of sector (DWORD) */
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800adbc:	2100      	movs	r1, #0
 800adbe:	2009      	movs	r0, #9
 800adc0:	f7ff fd77 	bl	800a8b2 <send_cmd>
 800adc4:	4603      	mov	r3, r0
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f040 811d 	bne.w	800b006 <USER_SPI_ioctl+0x2b2>
 800adcc:	f107 030c 	add.w	r3, r7, #12
 800add0:	2110      	movs	r1, #16
 800add2:	4618      	mov	r0, r3
 800add4:	f7ff fd12 	bl	800a7fc <rcvr_datablock>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	f000 8113 	beq.w	800b006 <USER_SPI_ioctl+0x2b2>
            if ((csd[0] >> 6) == 1) {   /* SDC ver 2.00 */
 800ade0:	7b3b      	ldrb	r3, [r7, #12]
 800ade2:	099b      	lsrs	r3, r3, #6
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d111      	bne.n	800ae0e <USER_SPI_ioctl+0xba>
                csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800adea:	7d7b      	ldrb	r3, [r7, #21]
 800adec:	461a      	mov	r2, r3
 800adee:	7d3b      	ldrb	r3, [r7, #20]
 800adf0:	021b      	lsls	r3, r3, #8
 800adf2:	4413      	add	r3, r2
 800adf4:	461a      	mov	r2, r3
 800adf6:	7cfb      	ldrb	r3, [r7, #19]
 800adf8:	041b      	lsls	r3, r3, #16
 800adfa:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800adfe:	4413      	add	r3, r2
 800ae00:	3301      	adds	r3, #1
 800ae02:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << 10;
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	029a      	lsls	r2, r3, #10
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	601a      	str	r2, [r3, #0]
 800ae0c:	e028      	b.n	800ae60 <USER_SPI_ioctl+0x10c>
            } else {                    /* SDC ver 1.XX or MMC ver 3 */
                n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ae0e:	7c7b      	ldrb	r3, [r7, #17]
 800ae10:	f003 030f 	and.w	r3, r3, #15
 800ae14:	b2da      	uxtb	r2, r3
 800ae16:	7dbb      	ldrb	r3, [r7, #22]
 800ae18:	09db      	lsrs	r3, r3, #7
 800ae1a:	b2db      	uxtb	r3, r3
 800ae1c:	4413      	add	r3, r2
 800ae1e:	b2da      	uxtb	r2, r3
 800ae20:	7d7b      	ldrb	r3, [r7, #21]
 800ae22:	005b      	lsls	r3, r3, #1
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	f003 0306 	and.w	r3, r3, #6
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	4413      	add	r3, r2
 800ae2e:	b2db      	uxtb	r3, r3
 800ae30:	3302      	adds	r3, #2
 800ae32:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ae36:	7d3b      	ldrb	r3, [r7, #20]
 800ae38:	099b      	lsrs	r3, r3, #6
 800ae3a:	b2db      	uxtb	r3, r3
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	7cfb      	ldrb	r3, [r7, #19]
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	441a      	add	r2, r3
 800ae44:	7cbb      	ldrb	r3, [r7, #18]
 800ae46:	029b      	lsls	r3, r3, #10
 800ae48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ae4c:	4413      	add	r3, r2
 800ae4e:	3301      	adds	r3, #1
 800ae50:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << (n - 9);
 800ae52:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ae56:	3b09      	subs	r3, #9
 800ae58:	69fa      	ldr	r2, [r7, #28]
 800ae5a:	409a      	lsls	r2, r3
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	601a      	str	r2, [r3, #0]
            }
            res = RES_OK;
 800ae60:	2300      	movs	r3, #0
 800ae62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800ae66:	e0ce      	b.n	800b006 <USER_SPI_ioctl+0x2b2>

    case GET_BLOCK_SIZE :   /* Get erase block size in unit of sector (DWORD) */
        if (CardType & CT_SD2) {    /* SDC ver 2.00 */
 800ae68:	4b71      	ldr	r3, [pc, #452]	; (800b030 <USER_SPI_ioctl+0x2dc>)
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	f003 0304 	and.w	r3, r3, #4
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d031      	beq.n	800aed8 <USER_SPI_ioctl+0x184>
            if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 800ae74:	2100      	movs	r1, #0
 800ae76:	208d      	movs	r0, #141	; 0x8d
 800ae78:	f7ff fd1b 	bl	800a8b2 <send_cmd>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	f040 80c3 	bne.w	800b00a <USER_SPI_ioctl+0x2b6>
                xchg_spi(0xFF);
 800ae84:	20ff      	movs	r0, #255	; 0xff
 800ae86:	f7ff fc23 	bl	800a6d0 <xchg_spi>
                if (rcvr_datablock(csd, 16)) {              /* Read partial block */
 800ae8a:	f107 030c 	add.w	r3, r7, #12
 800ae8e:	2110      	movs	r1, #16
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7ff fcb3 	bl	800a7fc <rcvr_datablock>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	f000 80b6 	beq.w	800b00a <USER_SPI_ioctl+0x2b6>
                    for (n = 64 - 16; n; n--) xchg_spi(0xFF);   /* Purge trailing data */
 800ae9e:	2330      	movs	r3, #48	; 0x30
 800aea0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800aea4:	e007      	b.n	800aeb6 <USER_SPI_ioctl+0x162>
 800aea6:	20ff      	movs	r0, #255	; 0xff
 800aea8:	f7ff fc12 	bl	800a6d0 <xchg_spi>
 800aeac:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800aeb6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1f3      	bne.n	800aea6 <USER_SPI_ioctl+0x152>
                    *(DWORD*)buff = 16UL << (csd[10] >> 4);
 800aebe:	7dbb      	ldrb	r3, [r7, #22]
 800aec0:	091b      	lsrs	r3, r3, #4
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	461a      	mov	r2, r3
 800aec6:	2310      	movs	r3, #16
 800aec8:	fa03 f202 	lsl.w	r2, r3, r2
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	601a      	str	r2, [r3, #0]
                    res = RES_OK;
 800aed0:	2300      	movs	r3, #0
 800aed2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
                }
                res = RES_OK;
            }
        }
        break;
 800aed6:	e098      	b.n	800b00a <USER_SPI_ioctl+0x2b6>
            if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {  /* Read CSD */
 800aed8:	2100      	movs	r1, #0
 800aeda:	2009      	movs	r0, #9
 800aedc:	f7ff fce9 	bl	800a8b2 <send_cmd>
 800aee0:	4603      	mov	r3, r0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f040 8091 	bne.w	800b00a <USER_SPI_ioctl+0x2b6>
 800aee8:	f107 030c 	add.w	r3, r7, #12
 800aeec:	2110      	movs	r1, #16
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7ff fc84 	bl	800a7fc <rcvr_datablock>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	f000 8087 	beq.w	800b00a <USER_SPI_ioctl+0x2b6>
                if (CardType & CT_SD1) {    /* SDC ver 1.XX */
 800aefc:	4b4c      	ldr	r3, [pc, #304]	; (800b030 <USER_SPI_ioctl+0x2dc>)
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	f003 0302 	and.w	r3, r3, #2
 800af04:	2b00      	cmp	r3, #0
 800af06:	d012      	beq.n	800af2e <USER_SPI_ioctl+0x1da>
                    *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800af08:	7dbb      	ldrb	r3, [r7, #22]
 800af0a:	005b      	lsls	r3, r3, #1
 800af0c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800af10:	7dfa      	ldrb	r2, [r7, #23]
 800af12:	09d2      	lsrs	r2, r2, #7
 800af14:	b2d2      	uxtb	r2, r2
 800af16:	4413      	add	r3, r2
 800af18:	1c5a      	adds	r2, r3, #1
 800af1a:	7e7b      	ldrb	r3, [r7, #25]
 800af1c:	099b      	lsrs	r3, r3, #6
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	3b01      	subs	r3, #1
 800af22:	fa02 f303 	lsl.w	r3, r2, r3
 800af26:	461a      	mov	r2, r3
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	601a      	str	r2, [r3, #0]
 800af2c:	e013      	b.n	800af56 <USER_SPI_ioctl+0x202>
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800af2e:	7dbb      	ldrb	r3, [r7, #22]
 800af30:	109b      	asrs	r3, r3, #2
 800af32:	b29b      	uxth	r3, r3
 800af34:	f003 031f 	and.w	r3, r3, #31
 800af38:	3301      	adds	r3, #1
 800af3a:	7dfa      	ldrb	r2, [r7, #23]
 800af3c:	00d2      	lsls	r2, r2, #3
 800af3e:	f002 0218 	and.w	r2, r2, #24
 800af42:	7df9      	ldrb	r1, [r7, #23]
 800af44:	0949      	lsrs	r1, r1, #5
 800af46:	b2c9      	uxtb	r1, r1
 800af48:	440a      	add	r2, r1
 800af4a:	3201      	adds	r2, #1
 800af4c:	fb02 f303 	mul.w	r3, r2, r3
 800af50:	461a      	mov	r2, r3
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800af5c:	e055      	b.n	800b00a <USER_SPI_ioctl+0x2b6>

    case CTRL_TRIM :    /* Erase a block of sectors (used when _USE_ERASE == 1) */
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800af5e:	4b34      	ldr	r3, [pc, #208]	; (800b030 <USER_SPI_ioctl+0x2dc>)
 800af60:	781b      	ldrb	r3, [r3, #0]
 800af62:	f003 0306 	and.w	r3, r3, #6
 800af66:	2b00      	cmp	r3, #0
 800af68:	d051      	beq.n	800b00e <USER_SPI_ioctl+0x2ba>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800af6a:	f107 020c 	add.w	r2, r7, #12
 800af6e:	79fb      	ldrb	r3, [r7, #7]
 800af70:	210b      	movs	r1, #11
 800af72:	4618      	mov	r0, r3
 800af74:	f7ff feee 	bl	800ad54 <USER_SPI_ioctl>
 800af78:	4603      	mov	r3, r0
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d149      	bne.n	800b012 <USER_SPI_ioctl+0x2be>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800af7e:	7b3b      	ldrb	r3, [r7, #12]
 800af80:	099b      	lsrs	r3, r3, #6
 800af82:	b2db      	uxtb	r3, r3
 800af84:	2b00      	cmp	r3, #0
 800af86:	d104      	bne.n	800af92 <USER_SPI_ioctl+0x23e>
 800af88:	7dbb      	ldrb	r3, [r7, #22]
 800af8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d041      	beq.n	800b016 <USER_SPI_ioctl+0x2c2>
        dp = buff; st = dp[0]; ed = dp[1];              /* Load sector block */
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	623b      	str	r3, [r7, #32]
 800af96:	6a3b      	ldr	r3, [r7, #32]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	62bb      	str	r3, [r7, #40]	; 0x28
 800af9c:	6a3b      	ldr	r3, [r7, #32]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	627b      	str	r3, [r7, #36]	; 0x24
        if (!(CardType & CT_BLOCK)) {
 800afa2:	4b23      	ldr	r3, [pc, #140]	; (800b030 <USER_SPI_ioctl+0x2dc>)
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	f003 0308 	and.w	r3, r3, #8
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d105      	bne.n	800afba <USER_SPI_ioctl+0x266>
            st *= 512; ed *= 512;
 800afae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb0:	025b      	lsls	r3, r3, #9
 800afb2:	62bb      	str	r3, [r7, #40]	; 0x28
 800afb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb6:	025b      	lsls	r3, r3, #9
 800afb8:	627b      	str	r3, [r7, #36]	; 0x24
        }
        if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 800afba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800afbc:	2020      	movs	r0, #32
 800afbe:	f7ff fc78 	bl	800a8b2 <send_cmd>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d128      	bne.n	800b01a <USER_SPI_ioctl+0x2c6>
 800afc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800afca:	2021      	movs	r0, #33	; 0x21
 800afcc:	f7ff fc71 	bl	800a8b2 <send_cmd>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d121      	bne.n	800b01a <USER_SPI_ioctl+0x2c6>
 800afd6:	2100      	movs	r1, #0
 800afd8:	2026      	movs	r0, #38	; 0x26
 800afda:	f7ff fc6a 	bl	800a8b2 <send_cmd>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d11a      	bne.n	800b01a <USER_SPI_ioctl+0x2c6>
 800afe4:	f247 5030 	movw	r0, #30000	; 0x7530
 800afe8:	f7ff fbbd 	bl	800a766 <wait_ready>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d013      	beq.n	800b01a <USER_SPI_ioctl+0x2c6>
            res = RES_OK;   /* FatFs does not check result of this command */
 800aff2:	2300      	movs	r3, #0
 800aff4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800aff8:	e00f      	b.n	800b01a <USER_SPI_ioctl+0x2c6>

    default:
        res = RES_PARERR;
 800affa:	2304      	movs	r3, #4
 800affc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b000:	e00c      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        break;
 800b002:	bf00      	nop
 800b004:	e00a      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        break;
 800b006:	bf00      	nop
 800b008:	e008      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        break;
 800b00a:	bf00      	nop
 800b00c:	e006      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800b00e:	bf00      	nop
 800b010:	e004      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800b012:	bf00      	nop
 800b014:	e002      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800b016:	bf00      	nop
 800b018:	e000      	b.n	800b01c <USER_SPI_ioctl+0x2c8>
        break;
 800b01a:	bf00      	nop
    }

    despiselect();
 800b01c:	f7ff fbc6 	bl	800a7ac <despiselect>

    return res;
 800b020:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b024:	4618      	mov	r0, r3
 800b026:	3730      	adds	r7, #48	; 0x30
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}
 800b02c:	20000020 	.word	0x20000020
 800b030:	200005fc 	.word	0x200005fc

0800b034 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	460b      	mov	r3, r1
 800b03e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b040:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b044:	f003 fc7a 	bl	800e93c <malloc>
 800b048:	4603      	mov	r3, r0
 800b04a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d105      	bne.n	800b05e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2200      	movs	r2, #0
 800b056:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800b05a:	2302      	movs	r3, #2
 800b05c:	e066      	b.n	800b12c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	7c1b      	ldrb	r3, [r3, #16]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d119      	bne.n	800b0a2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b06e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b072:	2202      	movs	r2, #2
 800b074:	2181      	movs	r1, #129	; 0x81
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f003 fa69 	bl	800e54e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b082:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b086:	2202      	movs	r2, #2
 800b088:	2101      	movs	r1, #1
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f003 fa5f 	bl	800e54e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2201      	movs	r2, #1
 800b094:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2210      	movs	r2, #16
 800b09c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800b0a0:	e016      	b.n	800b0d0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b0a2:	2340      	movs	r3, #64	; 0x40
 800b0a4:	2202      	movs	r2, #2
 800b0a6:	2181      	movs	r1, #129	; 0x81
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f003 fa50 	bl	800e54e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b0b4:	2340      	movs	r3, #64	; 0x40
 800b0b6:	2202      	movs	r2, #2
 800b0b8:	2101      	movs	r1, #1
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f003 fa47 	bl	800e54e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2210      	movs	r2, #16
 800b0cc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b0d0:	2308      	movs	r3, #8
 800b0d2:	2203      	movs	r2, #3
 800b0d4:	2182      	movs	r1, #130	; 0x82
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f003 fa39 	bl	800e54e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2201      	movs	r2, #1
 800b0e0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	7c1b      	ldrb	r3, [r3, #16]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d109      	bne.n	800b11a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b10c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b110:	2101      	movs	r1, #1
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f003 fb0a 	bl	800e72c <USBD_LL_PrepareReceive>
 800b118:	e007      	b.n	800b12a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b120:	2340      	movs	r3, #64	; 0x40
 800b122:	2101      	movs	r1, #1
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f003 fb01 	bl	800e72c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b12a:	2300      	movs	r3, #0
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	460b      	mov	r3, r1
 800b13e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800b140:	2300      	movs	r3, #0
 800b142:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b144:	2181      	movs	r1, #129	; 0x81
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f003 fa27 	bl	800e59a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2200      	movs	r2, #0
 800b150:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b152:	2101      	movs	r1, #1
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f003 fa20 	bl	800e59a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b162:	2182      	movs	r1, #130	; 0x82
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f003 fa18 	bl	800e59a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2200      	movs	r2, #0
 800b16e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2200      	movs	r2, #0
 800b176:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b180:	2b00      	cmp	r3, #0
 800b182:	d00e      	beq.n	800b1a2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b194:	4618      	mov	r0, r3
 800b196:	f003 fbd9 	bl	800e94c <free>
    pdev->pClassData = NULL;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2200      	movs	r2, #0
 800b19e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800b1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	3710      	adds	r7, #16
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b086      	sub	sp, #24
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1bc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d03a      	beq.n	800b24c <USBD_CDC_Setup+0xa0>
 800b1d6:	2b20      	cmp	r3, #32
 800b1d8:	f040 8097 	bne.w	800b30a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	88db      	ldrh	r3, [r3, #6]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d029      	beq.n	800b238 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	b25b      	sxtb	r3, r3
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	da11      	bge.n	800b212 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800b1fa:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b1fc:	683a      	ldr	r2, [r7, #0]
 800b1fe:	88d2      	ldrh	r2, [r2, #6]
 800b200:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b202:	6939      	ldr	r1, [r7, #16]
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	88db      	ldrh	r3, [r3, #6]
 800b208:	461a      	mov	r2, r3
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f001 fac7 	bl	800c79e <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800b210:	e082      	b.n	800b318 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	785a      	ldrb	r2, [r3, #1]
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	88db      	ldrh	r3, [r3, #6]
 800b220:	b2da      	uxtb	r2, r3
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b228:	6939      	ldr	r1, [r7, #16]
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	88db      	ldrh	r3, [r3, #6]
 800b22e:	461a      	mov	r2, r3
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f001 fae0 	bl	800c7f6 <USBD_CtlPrepareRx>
    break;
 800b236:	e06f      	b.n	800b318 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b23e:	689b      	ldr	r3, [r3, #8]
 800b240:	683a      	ldr	r2, [r7, #0]
 800b242:	7850      	ldrb	r0, [r2, #1]
 800b244:	2200      	movs	r2, #0
 800b246:	6839      	ldr	r1, [r7, #0]
 800b248:	4798      	blx	r3
    break;
 800b24a:	e065      	b.n	800b318 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	785b      	ldrb	r3, [r3, #1]
 800b250:	2b0b      	cmp	r3, #11
 800b252:	d84f      	bhi.n	800b2f4 <USBD_CDC_Setup+0x148>
 800b254:	a201      	add	r2, pc, #4	; (adr r2, 800b25c <USBD_CDC_Setup+0xb0>)
 800b256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b25a:	bf00      	nop
 800b25c:	0800b28d 	.word	0x0800b28d
 800b260:	0800b303 	.word	0x0800b303
 800b264:	0800b2f5 	.word	0x0800b2f5
 800b268:	0800b2f5 	.word	0x0800b2f5
 800b26c:	0800b2f5 	.word	0x0800b2f5
 800b270:	0800b2f5 	.word	0x0800b2f5
 800b274:	0800b2f5 	.word	0x0800b2f5
 800b278:	0800b2f5 	.word	0x0800b2f5
 800b27c:	0800b2f5 	.word	0x0800b2f5
 800b280:	0800b2f5 	.word	0x0800b2f5
 800b284:	0800b2b5 	.word	0x0800b2b5
 800b288:	0800b2dd 	.word	0x0800b2dd
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b292:	2b03      	cmp	r3, #3
 800b294:	d107      	bne.n	800b2a6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b296:	f107 030c 	add.w	r3, r7, #12
 800b29a:	2202      	movs	r2, #2
 800b29c:	4619      	mov	r1, r3
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f001 fa7d 	bl	800c79e <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800b2a4:	e030      	b.n	800b308 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800b2a6:	6839      	ldr	r1, [r7, #0]
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f001 fa07 	bl	800c6bc <USBD_CtlError>
        ret = USBD_FAIL;
 800b2ae:	2303      	movs	r3, #3
 800b2b0:	75fb      	strb	r3, [r7, #23]
      break;
 800b2b2:	e029      	b.n	800b308 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2ba:	2b03      	cmp	r3, #3
 800b2bc:	d107      	bne.n	800b2ce <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b2be:	f107 030f 	add.w	r3, r7, #15
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	4619      	mov	r1, r3
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f001 fa69 	bl	800c79e <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800b2cc:	e01c      	b.n	800b308 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800b2ce:	6839      	ldr	r1, [r7, #0]
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f001 f9f3 	bl	800c6bc <USBD_CtlError>
        ret = USBD_FAIL;
 800b2d6:	2303      	movs	r3, #3
 800b2d8:	75fb      	strb	r3, [r7, #23]
      break;
 800b2da:	e015      	b.n	800b308 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2e2:	2b03      	cmp	r3, #3
 800b2e4:	d00f      	beq.n	800b306 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800b2e6:	6839      	ldr	r1, [r7, #0]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f001 f9e7 	bl	800c6bc <USBD_CtlError>
        ret = USBD_FAIL;
 800b2ee:	2303      	movs	r3, #3
 800b2f0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800b2f2:	e008      	b.n	800b306 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800b2f4:	6839      	ldr	r1, [r7, #0]
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f001 f9e0 	bl	800c6bc <USBD_CtlError>
      ret = USBD_FAIL;
 800b2fc:	2303      	movs	r3, #3
 800b2fe:	75fb      	strb	r3, [r7, #23]
      break;
 800b300:	e002      	b.n	800b308 <USBD_CDC_Setup+0x15c>
      break;
 800b302:	bf00      	nop
 800b304:	e008      	b.n	800b318 <USBD_CDC_Setup+0x16c>
      break;
 800b306:	bf00      	nop
    }
    break;
 800b308:	e006      	b.n	800b318 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800b30a:	6839      	ldr	r1, [r7, #0]
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f001 f9d5 	bl	800c6bc <USBD_CtlError>
    ret = USBD_FAIL;
 800b312:	2303      	movs	r3, #3
 800b314:	75fb      	strb	r3, [r7, #23]
    break;
 800b316:	bf00      	nop
  }

  return (uint8_t)ret;
 800b318:	7dfb      	ldrb	r3, [r7, #23]
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3718      	adds	r7, #24
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop

0800b324 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	460b      	mov	r3, r1
 800b32e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b336:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d101      	bne.n	800b346 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b342:	2303      	movs	r3, #3
 800b344:	e049      	b.n	800b3da <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b34c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b34e:	78fa      	ldrb	r2, [r7, #3]
 800b350:	6879      	ldr	r1, [r7, #4]
 800b352:	4613      	mov	r3, r2
 800b354:	009b      	lsls	r3, r3, #2
 800b356:	4413      	add	r3, r2
 800b358:	009b      	lsls	r3, r3, #2
 800b35a:	440b      	add	r3, r1
 800b35c:	3318      	adds	r3, #24
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d029      	beq.n	800b3b8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b364:	78fa      	ldrb	r2, [r7, #3]
 800b366:	6879      	ldr	r1, [r7, #4]
 800b368:	4613      	mov	r3, r2
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	4413      	add	r3, r2
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	440b      	add	r3, r1
 800b372:	3318      	adds	r3, #24
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	78f9      	ldrb	r1, [r7, #3]
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	460b      	mov	r3, r1
 800b37c:	00db      	lsls	r3, r3, #3
 800b37e:	1a5b      	subs	r3, r3, r1
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4403      	add	r3, r0
 800b384:	3344      	adds	r3, #68	; 0x44
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	fbb2 f1f3 	udiv	r1, r2, r3
 800b38c:	fb03 f301 	mul.w	r3, r3, r1
 800b390:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b392:	2b00      	cmp	r3, #0
 800b394:	d110      	bne.n	800b3b8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800b396:	78fa      	ldrb	r2, [r7, #3]
 800b398:	6879      	ldr	r1, [r7, #4]
 800b39a:	4613      	mov	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4413      	add	r3, r2
 800b3a0:	009b      	lsls	r3, r3, #2
 800b3a2:	440b      	add	r3, r1
 800b3a4:	3318      	adds	r3, #24
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b3aa:	78f9      	ldrb	r1, [r7, #3]
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f003 f99a 	bl	800e6ea <USBD_LL_Transmit>
 800b3b6:	e00f      	b.n	800b3d8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b3c6:	691b      	ldr	r3, [r3, #16]
 800b3c8:	68ba      	ldr	r2, [r7, #8]
 800b3ca:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b3ce:	68ba      	ldr	r2, [r7, #8]
 800b3d0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b3d4:	78fa      	ldrb	r2, [r7, #3]
 800b3d6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800b3d8:	2300      	movs	r3, #0
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3710      	adds	r7, #16
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b3e2:	b580      	push	{r7, lr}
 800b3e4:	b084      	sub	sp, #16
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	460b      	mov	r3, r1
 800b3ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b3f4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d101      	bne.n	800b404 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b400:	2303      	movs	r3, #3
 800b402:	e015      	b.n	800b430 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b404:	78fb      	ldrb	r3, [r7, #3]
 800b406:	4619      	mov	r1, r3
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f003 f9b0 	bl	800e76e <USBD_LL_GetRxDataSize>
 800b40e:	4602      	mov	r2, r0
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b41c:	68db      	ldr	r3, [r3, #12]
 800b41e:	68fa      	ldr	r2, [r7, #12]
 800b420:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b424:	68fa      	ldr	r2, [r7, #12]
 800b426:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b42a:	4611      	mov	r1, r2
 800b42c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b42e:	2300      	movs	r3, #0
}
 800b430:	4618      	mov	r0, r3
 800b432:	3710      	adds	r7, #16
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b084      	sub	sp, #16
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b446:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d015      	beq.n	800b47e <USBD_CDC_EP0_RxReady+0x46>
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b458:	2bff      	cmp	r3, #255	; 0xff
 800b45a:	d010      	beq.n	800b47e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	68fa      	ldr	r2, [r7, #12]
 800b466:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800b46a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b46c:	68fa      	ldr	r2, [r7, #12]
 800b46e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b472:	b292      	uxth	r2, r2
 800b474:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	22ff      	movs	r2, #255	; 0xff
 800b47a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800b47e:	2300      	movs	r3, #0
}
 800b480:	4618      	mov	r0, r3
 800b482:	3710      	adds	r7, #16
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b488:	b480      	push	{r7}
 800b48a:	b083      	sub	sp, #12
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2243      	movs	r2, #67	; 0x43
 800b494:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800b496:	4b03      	ldr	r3, [pc, #12]	; (800b4a4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b498:	4618      	mov	r0, r3
 800b49a:	370c      	adds	r7, #12
 800b49c:	46bd      	mov	sp, r7
 800b49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a2:	4770      	bx	lr
 800b4a4:	200000ac 	.word	0x200000ac

0800b4a8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b083      	sub	sp, #12
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2243      	movs	r2, #67	; 0x43
 800b4b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800b4b6:	4b03      	ldr	r3, [pc, #12]	; (800b4c4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	370c      	adds	r7, #12
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr
 800b4c4:	20000068 	.word	0x20000068

0800b4c8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b083      	sub	sp, #12
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2243      	movs	r2, #67	; 0x43
 800b4d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800b4d6:	4b03      	ldr	r3, [pc, #12]	; (800b4e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr
 800b4e4:	200000f0 	.word	0x200000f0

0800b4e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	220a      	movs	r2, #10
 800b4f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b4f6:	4b03      	ldr	r3, [pc, #12]	; (800b504 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	370c      	adds	r7, #12
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr
 800b504:	20000024 	.word	0x20000024

0800b508 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b508:	b480      	push	{r7}
 800b50a:	b083      	sub	sp, #12
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
 800b510:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d101      	bne.n	800b51c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b518:	2303      	movs	r3, #3
 800b51a:	e004      	b.n	800b526 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	683a      	ldr	r2, [r7, #0]
 800b520:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b524:	2300      	movs	r3, #0
}
 800b526:	4618      	mov	r0, r3
 800b528:	370c      	adds	r7, #12
 800b52a:	46bd      	mov	sp, r7
 800b52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b530:	4770      	bx	lr

0800b532 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b532:	b480      	push	{r7}
 800b534:	b087      	sub	sp, #28
 800b536:	af00      	add	r7, sp, #0
 800b538:	60f8      	str	r0, [r7, #12]
 800b53a:	60b9      	str	r1, [r7, #8]
 800b53c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b544:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	68ba      	ldr	r2, [r7, #8]
 800b54a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	687a      	ldr	r2, [r7, #4]
 800b552:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b556:	2300      	movs	r3, #0
}
 800b558:	4618      	mov	r0, r3
 800b55a:	371c      	adds	r7, #28
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b564:	b480      	push	{r7}
 800b566:	b085      	sub	sp, #20
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b574:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	683a      	ldr	r2, [r7, #0]
 800b57a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b57e:	2300      	movs	r3, #0
}
 800b580:	4618      	mov	r0, r3
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b59a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b59c:	2301      	movs	r3, #1
 800b59e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d101      	bne.n	800b5ae <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b5aa:	2303      	movs	r3, #3
 800b5ac:	e01a      	b.n	800b5e4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d114      	bne.n	800b5e2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b5d6:	2181      	movs	r1, #129	; 0x81
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f003 f886 	bl	800e6ea <USBD_LL_Transmit>

    ret = USBD_OK;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b5e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3710      	adds	r7, #16
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}

0800b5ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b084      	sub	sp, #16
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b5fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b602:	2b00      	cmp	r3, #0
 800b604:	d101      	bne.n	800b60a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b606:	2303      	movs	r3, #3
 800b608:	e016      	b.n	800b638 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	7c1b      	ldrb	r3, [r3, #16]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d109      	bne.n	800b626 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b618:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b61c:	2101      	movs	r1, #1
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f003 f884 	bl	800e72c <USBD_LL_PrepareReceive>
 800b624:	e007      	b.n	800b636 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b62c:	2340      	movs	r3, #64	; 0x40
 800b62e:	2101      	movs	r1, #1
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f003 f87b 	bl	800e72c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b636:	2300      	movs	r3, #0
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3710      	adds	r7, #16
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bd80      	pop	{r7, pc}

0800b640 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b086      	sub	sp, #24
 800b644:	af00      	add	r7, sp, #0
 800b646:	60f8      	str	r0, [r7, #12]
 800b648:	60b9      	str	r1, [r7, #8]
 800b64a:	4613      	mov	r3, r2
 800b64c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d101      	bne.n	800b658 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b654:	2303      	movs	r3, #3
 800b656:	e025      	b.n	800b6a4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d003      	beq.n	800b66a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	2200      	movs	r2, #0
 800b666:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800b670:	2b00      	cmp	r3, #0
 800b672:	d003      	beq.n	800b67c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2200      	movs	r2, #0
 800b678:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d003      	beq.n	800b68a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	68ba      	ldr	r2, [r7, #8]
 800b686:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2201      	movs	r2, #1
 800b68e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	79fa      	ldrb	r2, [r7, #7]
 800b696:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	f002 fef1 	bl	800e480 <USBD_LL_Init>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b6a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3718      	adds	r7, #24
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b6c0:	2303      	movs	r3, #3
 800b6c2:	e010      	b.n	800b6e6 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	683a      	ldr	r2, [r7, #0]
 800b6c8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6d4:	f107 020e 	add.w	r2, r7, #14
 800b6d8:	4610      	mov	r0, r2
 800b6da:	4798      	blx	r3
 800b6dc:	4602      	mov	r2, r0
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800b6e4:	2300      	movs	r3, #0
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3710      	adds	r7, #16
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}

0800b6ee <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b082      	sub	sp, #8
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f002 ff0e 	bl	800e518 <USBD_LL_Start>
 800b6fc:	4603      	mov	r3, r0
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3708      	adds	r7, #8
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}

0800b706 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b706:	b480      	push	{r7}
 800b708:	b083      	sub	sp, #12
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	370c      	adds	r7, #12
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr

0800b71c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b084      	sub	sp, #16
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	460b      	mov	r3, r1
 800b726:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b728:	2303      	movs	r3, #3
 800b72a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b732:	2b00      	cmp	r3, #0
 800b734:	d009      	beq.n	800b74a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	78fa      	ldrb	r2, [r7, #3]
 800b740:	4611      	mov	r1, r2
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	4798      	blx	r3
 800b746:	4603      	mov	r3, r0
 800b748:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b74a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3710      	adds	r7, #16
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}

0800b754 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	460b      	mov	r3, r1
 800b75e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b766:	2b00      	cmp	r3, #0
 800b768:	d007      	beq.n	800b77a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b770:	685b      	ldr	r3, [r3, #4]
 800b772:	78fa      	ldrb	r2, [r7, #3]
 800b774:	4611      	mov	r1, r2
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	4798      	blx	r3
  }

  return USBD_OK;
 800b77a:	2300      	movs	r3, #0
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3708      	adds	r7, #8
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b794:	6839      	ldr	r1, [r7, #0]
 800b796:	4618      	mov	r0, r3
 800b798:	f000 ff56 	bl	800c648 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b7b8:	f003 031f 	and.w	r3, r3, #31
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	d00e      	beq.n	800b7de <USBD_LL_SetupStage+0x5a>
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d302      	bcc.n	800b7ca <USBD_LL_SetupStage+0x46>
 800b7c4:	2b02      	cmp	r3, #2
 800b7c6:	d014      	beq.n	800b7f2 <USBD_LL_SetupStage+0x6e>
 800b7c8:	e01d      	b.n	800b806 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b7d0:	4619      	mov	r1, r3
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f000 fa18 	bl	800bc08 <USBD_StdDevReq>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	73fb      	strb	r3, [r7, #15]
      break;
 800b7dc:	e020      	b.n	800b820 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 fa7c 	bl	800bce4 <USBD_StdItfReq>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	73fb      	strb	r3, [r7, #15]
      break;
 800b7f0:	e016      	b.n	800b820 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f000 fab8 	bl	800bd70 <USBD_StdEPReq>
 800b800:	4603      	mov	r3, r0
 800b802:	73fb      	strb	r3, [r7, #15]
      break;
 800b804:	e00c      	b.n	800b820 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b80c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b810:	b2db      	uxtb	r3, r3
 800b812:	4619      	mov	r1, r3
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f002 fedf 	bl	800e5d8 <USBD_LL_StallEP>
 800b81a:	4603      	mov	r3, r0
 800b81c:	73fb      	strb	r3, [r7, #15]
      break;
 800b81e:	bf00      	nop
  }

  return ret;
 800b820:	7bfb      	ldrb	r3, [r7, #15]
}
 800b822:	4618      	mov	r0, r3
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}

0800b82a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b086      	sub	sp, #24
 800b82e:	af00      	add	r7, sp, #0
 800b830:	60f8      	str	r0, [r7, #12]
 800b832:	460b      	mov	r3, r1
 800b834:	607a      	str	r2, [r7, #4]
 800b836:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b838:	7afb      	ldrb	r3, [r7, #11]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d137      	bne.n	800b8ae <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b844:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b84c:	2b03      	cmp	r3, #3
 800b84e:	d14a      	bne.n	800b8e6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	689a      	ldr	r2, [r3, #8]
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d913      	bls.n	800b884 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	689a      	ldr	r2, [r3, #8]
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	1ad2      	subs	r2, r2, r3
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	68da      	ldr	r2, [r3, #12]
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	689b      	ldr	r3, [r3, #8]
 800b872:	4293      	cmp	r3, r2
 800b874:	bf28      	it	cs
 800b876:	4613      	movcs	r3, r2
 800b878:	461a      	mov	r2, r3
 800b87a:	6879      	ldr	r1, [r7, #4]
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f000 ffd7 	bl	800c830 <USBD_CtlContinueRx>
 800b882:	e030      	b.n	800b8e6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b88a:	691b      	ldr	r3, [r3, #16]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d00a      	beq.n	800b8a6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b896:	2b03      	cmp	r3, #3
 800b898:	d105      	bne.n	800b8a6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8a0:	691b      	ldr	r3, [r3, #16]
 800b8a2:	68f8      	ldr	r0, [r7, #12]
 800b8a4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f000 ffd3 	bl	800c852 <USBD_CtlSendStatus>
 800b8ac:	e01b      	b.n	800b8e6 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8b4:	699b      	ldr	r3, [r3, #24]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d013      	beq.n	800b8e2 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b8c0:	2b03      	cmp	r3, #3
 800b8c2:	d10e      	bne.n	800b8e2 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8ca:	699b      	ldr	r3, [r3, #24]
 800b8cc:	7afa      	ldrb	r2, [r7, #11]
 800b8ce:	4611      	mov	r1, r2
 800b8d0:	68f8      	ldr	r0, [r7, #12]
 800b8d2:	4798      	blx	r3
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800b8d8:	7dfb      	ldrb	r3, [r7, #23]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d003      	beq.n	800b8e6 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800b8de:	7dfb      	ldrb	r3, [r7, #23]
 800b8e0:	e002      	b.n	800b8e8 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	e000      	b.n	800b8e8 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800b8e6:	2300      	movs	r3, #0
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3718      	adds	r7, #24
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	607a      	str	r2, [r7, #4]
 800b8fc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b8fe:	7afb      	ldrb	r3, [r7, #11]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d16a      	bne.n	800b9da <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	3314      	adds	r3, #20
 800b908:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b910:	2b02      	cmp	r3, #2
 800b912:	d155      	bne.n	800b9c0 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	689a      	ldr	r2, [r3, #8]
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	68db      	ldr	r3, [r3, #12]
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d914      	bls.n	800b94a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	689a      	ldr	r2, [r3, #8]
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	68db      	ldr	r3, [r3, #12]
 800b928:	1ad2      	subs	r2, r2, r3
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	689b      	ldr	r3, [r3, #8]
 800b932:	461a      	mov	r2, r3
 800b934:	6879      	ldr	r1, [r7, #4]
 800b936:	68f8      	ldr	r0, [r7, #12]
 800b938:	f000 ff4c 	bl	800c7d4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b93c:	2300      	movs	r3, #0
 800b93e:	2200      	movs	r2, #0
 800b940:	2100      	movs	r1, #0
 800b942:	68f8      	ldr	r0, [r7, #12]
 800b944:	f002 fef2 	bl	800e72c <USBD_LL_PrepareReceive>
 800b948:	e03a      	b.n	800b9c0 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	68da      	ldr	r2, [r3, #12]
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	429a      	cmp	r2, r3
 800b954:	d11c      	bne.n	800b990 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	685a      	ldr	r2, [r3, #4]
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b95e:	429a      	cmp	r2, r3
 800b960:	d316      	bcc.n	800b990 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	685a      	ldr	r2, [r3, #4]
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d20f      	bcs.n	800b990 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b970:	2200      	movs	r2, #0
 800b972:	2100      	movs	r1, #0
 800b974:	68f8      	ldr	r0, [r7, #12]
 800b976:	f000 ff2d 	bl	800c7d4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2200      	movs	r2, #0
 800b97e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b982:	2300      	movs	r3, #0
 800b984:	2200      	movs	r2, #0
 800b986:	2100      	movs	r1, #0
 800b988:	68f8      	ldr	r0, [r7, #12]
 800b98a:	f002 fecf 	bl	800e72c <USBD_LL_PrepareReceive>
 800b98e:	e017      	b.n	800b9c0 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00a      	beq.n	800b9b2 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b9a2:	2b03      	cmp	r3, #3
 800b9a4:	d105      	bne.n	800b9b2 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9ac:	68db      	ldr	r3, [r3, #12]
 800b9ae:	68f8      	ldr	r0, [r7, #12]
 800b9b0:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b9b2:	2180      	movs	r1, #128	; 0x80
 800b9b4:	68f8      	ldr	r0, [r7, #12]
 800b9b6:	f002 fe0f 	bl	800e5d8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b9ba:	68f8      	ldr	r0, [r7, #12]
 800b9bc:	f000 ff5c 	bl	800c878 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d123      	bne.n	800ba12 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b9ca:	68f8      	ldr	r0, [r7, #12]
 800b9cc:	f7ff fe9b 	bl	800b706 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b9d8:	e01b      	b.n	800ba12 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9e0:	695b      	ldr	r3, [r3, #20]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d013      	beq.n	800ba0e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b9ec:	2b03      	cmp	r3, #3
 800b9ee:	d10e      	bne.n	800ba0e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9f6:	695b      	ldr	r3, [r3, #20]
 800b9f8:	7afa      	ldrb	r2, [r7, #11]
 800b9fa:	4611      	mov	r1, r2
 800b9fc:	68f8      	ldr	r0, [r7, #12]
 800b9fe:	4798      	blx	r3
 800ba00:	4603      	mov	r3, r0
 800ba02:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800ba04:	7dfb      	ldrb	r3, [r7, #23]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d003      	beq.n	800ba12 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800ba0a:	7dfb      	ldrb	r3, [r7, #23]
 800ba0c:	e002      	b.n	800ba14 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ba0e:	2303      	movs	r3, #3
 800ba10:	e000      	b.n	800ba14 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800ba12:	2300      	movs	r3, #0
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3718      	adds	r7, #24
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}

0800ba1c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b082      	sub	sp, #8
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2201      	movs	r2, #1
 800ba28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d009      	beq.n	800ba60 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	687a      	ldr	r2, [r7, #4]
 800ba56:	6852      	ldr	r2, [r2, #4]
 800ba58:	b2d2      	uxtb	r2, r2
 800ba5a:	4611      	mov	r1, r2
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ba60:	2340      	movs	r3, #64	; 0x40
 800ba62:	2200      	movs	r2, #0
 800ba64:	2100      	movs	r1, #0
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f002 fd71 	bl	800e54e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2201      	movs	r2, #1
 800ba70:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2240      	movs	r2, #64	; 0x40
 800ba78:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ba7c:	2340      	movs	r3, #64	; 0x40
 800ba7e:	2200      	movs	r2, #0
 800ba80:	2180      	movs	r1, #128	; 0x80
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f002 fd63 	bl	800e54e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2240      	movs	r2, #64	; 0x40
 800ba92:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ba94:	2300      	movs	r3, #0
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3708      	adds	r7, #8
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}

0800ba9e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ba9e:	b480      	push	{r7}
 800baa0:	b083      	sub	sp, #12
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
 800baa6:	460b      	mov	r3, r1
 800baa8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	78fa      	ldrb	r2, [r7, #3]
 800baae:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	370c      	adds	r7, #12
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr

0800babe <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800babe:	b480      	push	{r7}
 800bac0:	b083      	sub	sp, #12
 800bac2:	af00      	add	r7, sp, #0
 800bac4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2204      	movs	r2, #4
 800bad6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bada:	2300      	movs	r3, #0
}
 800badc:	4618      	mov	r0, r3
 800bade:	370c      	adds	r7, #12
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr

0800bae8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bae8:	b480      	push	{r7}
 800baea:	b083      	sub	sp, #12
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800baf6:	2b04      	cmp	r3, #4
 800baf8:	d105      	bne.n	800bb06 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800bb06:	2300      	movs	r3, #0
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	370c      	adds	r7, #12
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb22:	2b03      	cmp	r3, #3
 800bb24:	d10b      	bne.n	800bb3e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb2c:	69db      	ldr	r3, [r3, #28]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d005      	beq.n	800bb3e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb38:	69db      	ldr	r3, [r3, #28]
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb3e:	2300      	movs	r3, #0
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3708      	adds	r7, #8
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	460b      	mov	r3, r1
 800bb52:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800bb54:	2300      	movs	r3, #0
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	370c      	adds	r7, #12
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb60:	4770      	bx	lr

0800bb62 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bb62:	b480      	push	{r7}
 800bb64:	b083      	sub	sp, #12
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	6078      	str	r0, [r7, #4]
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800bb6e:	2300      	movs	r3, #0
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr

0800bb7c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b083      	sub	sp, #12
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bb84:	2300      	movs	r3, #0
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	370c      	adds	r7, #12
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb90:	4770      	bx	lr

0800bb92 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bb92:	b580      	push	{r7, lr}
 800bb94:	b082      	sub	sp, #8
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d009      	beq.n	800bbc0 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbb2:	685b      	ldr	r3, [r3, #4]
 800bbb4:	687a      	ldr	r2, [r7, #4]
 800bbb6:	6852      	ldr	r2, [r2, #4]
 800bbb8:	b2d2      	uxtb	r2, r2
 800bbba:	4611      	mov	r1, r2
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	4798      	blx	r3
  }

  return USBD_OK;
 800bbc0:	2300      	movs	r3, #0
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3708      	adds	r7, #8
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}

0800bbca <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bbca:	b480      	push	{r7}
 800bbcc:	b087      	sub	sp, #28
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	3301      	adds	r3, #1
 800bbe0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bbe2:	697b      	ldr	r3, [r7, #20]
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bbe8:	8a3b      	ldrh	r3, [r7, #16]
 800bbea:	021b      	lsls	r3, r3, #8
 800bbec:	b21a      	sxth	r2, r3
 800bbee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	b21b      	sxth	r3, r3
 800bbf6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bbf8:	89fb      	ldrh	r3, [r7, #14]
}
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	371c      	adds	r7, #28
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc04:	4770      	bx	lr
	...

0800bc08 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
 800bc10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc12:	2300      	movs	r3, #0
 800bc14:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bc1e:	2b20      	cmp	r3, #32
 800bc20:	d004      	beq.n	800bc2c <USBD_StdDevReq+0x24>
 800bc22:	2b40      	cmp	r3, #64	; 0x40
 800bc24:	d002      	beq.n	800bc2c <USBD_StdDevReq+0x24>
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d00a      	beq.n	800bc40 <USBD_StdDevReq+0x38>
 800bc2a:	e050      	b.n	800bcce <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc32:	689b      	ldr	r3, [r3, #8]
 800bc34:	6839      	ldr	r1, [r7, #0]
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	4798      	blx	r3
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	73fb      	strb	r3, [r7, #15]
    break;
 800bc3e:	e04b      	b.n	800bcd8 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	785b      	ldrb	r3, [r3, #1]
 800bc44:	2b09      	cmp	r3, #9
 800bc46:	d83c      	bhi.n	800bcc2 <USBD_StdDevReq+0xba>
 800bc48:	a201      	add	r2, pc, #4	; (adr r2, 800bc50 <USBD_StdDevReq+0x48>)
 800bc4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc4e:	bf00      	nop
 800bc50:	0800bca5 	.word	0x0800bca5
 800bc54:	0800bcb9 	.word	0x0800bcb9
 800bc58:	0800bcc3 	.word	0x0800bcc3
 800bc5c:	0800bcaf 	.word	0x0800bcaf
 800bc60:	0800bcc3 	.word	0x0800bcc3
 800bc64:	0800bc83 	.word	0x0800bc83
 800bc68:	0800bc79 	.word	0x0800bc79
 800bc6c:	0800bcc3 	.word	0x0800bcc3
 800bc70:	0800bc9b 	.word	0x0800bc9b
 800bc74:	0800bc8d 	.word	0x0800bc8d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800bc78:	6839      	ldr	r1, [r7, #0]
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 f9ce 	bl	800c01c <USBD_GetDescriptor>
      break;
 800bc80:	e024      	b.n	800bccc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800bc82:	6839      	ldr	r1, [r7, #0]
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 fb5d 	bl	800c344 <USBD_SetAddress>
      break;
 800bc8a:	e01f      	b.n	800bccc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800bc8c:	6839      	ldr	r1, [r7, #0]
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f000 fb9a 	bl	800c3c8 <USBD_SetConfig>
 800bc94:	4603      	mov	r3, r0
 800bc96:	73fb      	strb	r3, [r7, #15]
      break;
 800bc98:	e018      	b.n	800bccc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800bc9a:	6839      	ldr	r1, [r7, #0]
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 fc37 	bl	800c510 <USBD_GetConfig>
      break;
 800bca2:	e013      	b.n	800bccc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800bca4:	6839      	ldr	r1, [r7, #0]
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f000 fc66 	bl	800c578 <USBD_GetStatus>
      break;
 800bcac:	e00e      	b.n	800bccc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800bcae:	6839      	ldr	r1, [r7, #0]
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f000 fc94 	bl	800c5de <USBD_SetFeature>
      break;
 800bcb6:	e009      	b.n	800bccc <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800bcb8:	6839      	ldr	r1, [r7, #0]
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 fca3 	bl	800c606 <USBD_ClrFeature>
      break;
 800bcc0:	e004      	b.n	800bccc <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800bcc2:	6839      	ldr	r1, [r7, #0]
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f000 fcf9 	bl	800c6bc <USBD_CtlError>
      break;
 800bcca:	bf00      	nop
    }
    break;
 800bccc:	e004      	b.n	800bcd8 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800bcce:	6839      	ldr	r1, [r7, #0]
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 fcf3 	bl	800c6bc <USBD_CtlError>
    break;
 800bcd6:	bf00      	nop
  }

  return ret;
 800bcd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop

0800bce4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bcfa:	2b20      	cmp	r3, #32
 800bcfc:	d003      	beq.n	800bd06 <USBD_StdItfReq+0x22>
 800bcfe:	2b40      	cmp	r3, #64	; 0x40
 800bd00:	d001      	beq.n	800bd06 <USBD_StdItfReq+0x22>
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d12a      	bne.n	800bd5c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd0c:	3b01      	subs	r3, #1
 800bd0e:	2b02      	cmp	r3, #2
 800bd10:	d81d      	bhi.n	800bd4e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	889b      	ldrh	r3, [r3, #4]
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d813      	bhi.n	800bd44 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd22:	689b      	ldr	r3, [r3, #8]
 800bd24:	6839      	ldr	r1, [r7, #0]
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	4798      	blx	r3
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	88db      	ldrh	r3, [r3, #6]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d110      	bne.n	800bd58 <USBD_StdItfReq+0x74>
 800bd36:	7bfb      	ldrb	r3, [r7, #15]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d10d      	bne.n	800bd58 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 fd88 	bl	800c852 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800bd42:	e009      	b.n	800bd58 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800bd44:	6839      	ldr	r1, [r7, #0]
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 fcb8 	bl	800c6bc <USBD_CtlError>
      break;
 800bd4c:	e004      	b.n	800bd58 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800bd4e:	6839      	ldr	r1, [r7, #0]
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f000 fcb3 	bl	800c6bc <USBD_CtlError>
      break;
 800bd56:	e000      	b.n	800bd5a <USBD_StdItfReq+0x76>
      break;
 800bd58:	bf00      	nop
    }
    break;
 800bd5a:	e004      	b.n	800bd66 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800bd5c:	6839      	ldr	r1, [r7, #0]
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f000 fcac 	bl	800c6bc <USBD_CtlError>
    break;
 800bd64:	bf00      	nop
  }

  return ret;
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3710      	adds	r7, #16
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}

0800bd70 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	889b      	ldrh	r3, [r3, #4]
 800bd82:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	781b      	ldrb	r3, [r3, #0]
 800bd88:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd8c:	2b20      	cmp	r3, #32
 800bd8e:	d004      	beq.n	800bd9a <USBD_StdEPReq+0x2a>
 800bd90:	2b40      	cmp	r3, #64	; 0x40
 800bd92:	d002      	beq.n	800bd9a <USBD_StdEPReq+0x2a>
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d00a      	beq.n	800bdae <USBD_StdEPReq+0x3e>
 800bd98:	e135      	b.n	800c006 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bda0:	689b      	ldr	r3, [r3, #8]
 800bda2:	6839      	ldr	r1, [r7, #0]
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	4798      	blx	r3
 800bda8:	4603      	mov	r3, r0
 800bdaa:	73fb      	strb	r3, [r7, #15]
    break;
 800bdac:	e130      	b.n	800c010 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	785b      	ldrb	r3, [r3, #1]
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d03e      	beq.n	800be34 <USBD_StdEPReq+0xc4>
 800bdb6:	2b03      	cmp	r3, #3
 800bdb8:	d002      	beq.n	800bdc0 <USBD_StdEPReq+0x50>
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d077      	beq.n	800beae <USBD_StdEPReq+0x13e>
 800bdbe:	e11c      	b.n	800bffa <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdc6:	2b02      	cmp	r3, #2
 800bdc8:	d002      	beq.n	800bdd0 <USBD_StdEPReq+0x60>
 800bdca:	2b03      	cmp	r3, #3
 800bdcc:	d015      	beq.n	800bdfa <USBD_StdEPReq+0x8a>
 800bdce:	e02b      	b.n	800be28 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bdd0:	7bbb      	ldrb	r3, [r7, #14]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d00c      	beq.n	800bdf0 <USBD_StdEPReq+0x80>
 800bdd6:	7bbb      	ldrb	r3, [r7, #14]
 800bdd8:	2b80      	cmp	r3, #128	; 0x80
 800bdda:	d009      	beq.n	800bdf0 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800bddc:	7bbb      	ldrb	r3, [r7, #14]
 800bdde:	4619      	mov	r1, r3
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f002 fbf9 	bl	800e5d8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bde6:	2180      	movs	r1, #128	; 0x80
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f002 fbf5 	bl	800e5d8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800bdee:	e020      	b.n	800be32 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 fc62 	bl	800c6bc <USBD_CtlError>
        break;
 800bdf8:	e01b      	b.n	800be32 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	885b      	ldrh	r3, [r3, #2]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d10e      	bne.n	800be20 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800be02:	7bbb      	ldrb	r3, [r7, #14]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d00b      	beq.n	800be20 <USBD_StdEPReq+0xb0>
 800be08:	7bbb      	ldrb	r3, [r7, #14]
 800be0a:	2b80      	cmp	r3, #128	; 0x80
 800be0c:	d008      	beq.n	800be20 <USBD_StdEPReq+0xb0>
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	88db      	ldrh	r3, [r3, #6]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d104      	bne.n	800be20 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800be16:	7bbb      	ldrb	r3, [r7, #14]
 800be18:	4619      	mov	r1, r3
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f002 fbdc 	bl	800e5d8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800be20:	6878      	ldr	r0, [r7, #4]
 800be22:	f000 fd16 	bl	800c852 <USBD_CtlSendStatus>

        break;
 800be26:	e004      	b.n	800be32 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800be28:	6839      	ldr	r1, [r7, #0]
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f000 fc46 	bl	800c6bc <USBD_CtlError>
        break;
 800be30:	bf00      	nop
      }
      break;
 800be32:	e0e7      	b.n	800c004 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be3a:	2b02      	cmp	r3, #2
 800be3c:	d002      	beq.n	800be44 <USBD_StdEPReq+0xd4>
 800be3e:	2b03      	cmp	r3, #3
 800be40:	d015      	beq.n	800be6e <USBD_StdEPReq+0xfe>
 800be42:	e02d      	b.n	800bea0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be44:	7bbb      	ldrb	r3, [r7, #14]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d00c      	beq.n	800be64 <USBD_StdEPReq+0xf4>
 800be4a:	7bbb      	ldrb	r3, [r7, #14]
 800be4c:	2b80      	cmp	r3, #128	; 0x80
 800be4e:	d009      	beq.n	800be64 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800be50:	7bbb      	ldrb	r3, [r7, #14]
 800be52:	4619      	mov	r1, r3
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f002 fbbf 	bl	800e5d8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800be5a:	2180      	movs	r1, #128	; 0x80
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f002 fbbb 	bl	800e5d8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800be62:	e023      	b.n	800beac <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800be64:	6839      	ldr	r1, [r7, #0]
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f000 fc28 	bl	800c6bc <USBD_CtlError>
        break;
 800be6c:	e01e      	b.n	800beac <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	885b      	ldrh	r3, [r3, #2]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d119      	bne.n	800beaa <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800be76:	7bbb      	ldrb	r3, [r7, #14]
 800be78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d004      	beq.n	800be8a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800be80:	7bbb      	ldrb	r3, [r7, #14]
 800be82:	4619      	mov	r1, r3
 800be84:	6878      	ldr	r0, [r7, #4]
 800be86:	f002 fbc6 	bl	800e616 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 fce1 	bl	800c852 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	6839      	ldr	r1, [r7, #0]
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	4798      	blx	r3
        }
        break;
 800be9e:	e004      	b.n	800beaa <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800bea0:	6839      	ldr	r1, [r7, #0]
 800bea2:	6878      	ldr	r0, [r7, #4]
 800bea4:	f000 fc0a 	bl	800c6bc <USBD_CtlError>
        break;
 800bea8:	e000      	b.n	800beac <USBD_StdEPReq+0x13c>
        break;
 800beaa:	bf00      	nop
      }
      break;
 800beac:	e0aa      	b.n	800c004 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800beb4:	2b02      	cmp	r3, #2
 800beb6:	d002      	beq.n	800bebe <USBD_StdEPReq+0x14e>
 800beb8:	2b03      	cmp	r3, #3
 800beba:	d032      	beq.n	800bf22 <USBD_StdEPReq+0x1b2>
 800bebc:	e097      	b.n	800bfee <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bebe:	7bbb      	ldrb	r3, [r7, #14]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d007      	beq.n	800bed4 <USBD_StdEPReq+0x164>
 800bec4:	7bbb      	ldrb	r3, [r7, #14]
 800bec6:	2b80      	cmp	r3, #128	; 0x80
 800bec8:	d004      	beq.n	800bed4 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800beca:	6839      	ldr	r1, [r7, #0]
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f000 fbf5 	bl	800c6bc <USBD_CtlError>
          break;
 800bed2:	e091      	b.n	800bff8 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bed4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	da0b      	bge.n	800bef4 <USBD_StdEPReq+0x184>
 800bedc:	7bbb      	ldrb	r3, [r7, #14]
 800bede:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bee2:	4613      	mov	r3, r2
 800bee4:	009b      	lsls	r3, r3, #2
 800bee6:	4413      	add	r3, r2
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	3310      	adds	r3, #16
 800beec:	687a      	ldr	r2, [r7, #4]
 800beee:	4413      	add	r3, r2
 800bef0:	3304      	adds	r3, #4
 800bef2:	e00b      	b.n	800bf0c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800bef4:	7bbb      	ldrb	r3, [r7, #14]
 800bef6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800befa:	4613      	mov	r3, r2
 800befc:	009b      	lsls	r3, r3, #2
 800befe:	4413      	add	r3, r2
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bf06:	687a      	ldr	r2, [r7, #4]
 800bf08:	4413      	add	r3, r2
 800bf0a:	3304      	adds	r3, #4
 800bf0c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	2200      	movs	r2, #0
 800bf12:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	2202      	movs	r2, #2
 800bf18:	4619      	mov	r1, r3
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 fc3f 	bl	800c79e <USBD_CtlSendData>
        break;
 800bf20:	e06a      	b.n	800bff8 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800bf22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	da11      	bge.n	800bf4e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bf2a:	7bbb      	ldrb	r3, [r7, #14]
 800bf2c:	f003 020f 	and.w	r2, r3, #15
 800bf30:	6879      	ldr	r1, [r7, #4]
 800bf32:	4613      	mov	r3, r2
 800bf34:	009b      	lsls	r3, r3, #2
 800bf36:	4413      	add	r3, r2
 800bf38:	009b      	lsls	r3, r3, #2
 800bf3a:	440b      	add	r3, r1
 800bf3c:	3324      	adds	r3, #36	; 0x24
 800bf3e:	881b      	ldrh	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d117      	bne.n	800bf74 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800bf44:	6839      	ldr	r1, [r7, #0]
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 fbb8 	bl	800c6bc <USBD_CtlError>
            break;
 800bf4c:	e054      	b.n	800bff8 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bf4e:	7bbb      	ldrb	r3, [r7, #14]
 800bf50:	f003 020f 	and.w	r2, r3, #15
 800bf54:	6879      	ldr	r1, [r7, #4]
 800bf56:	4613      	mov	r3, r2
 800bf58:	009b      	lsls	r3, r3, #2
 800bf5a:	4413      	add	r3, r2
 800bf5c:	009b      	lsls	r3, r3, #2
 800bf5e:	440b      	add	r3, r1
 800bf60:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bf64:	881b      	ldrh	r3, [r3, #0]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d104      	bne.n	800bf74 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800bf6a:	6839      	ldr	r1, [r7, #0]
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f000 fba5 	bl	800c6bc <USBD_CtlError>
            break;
 800bf72:	e041      	b.n	800bff8 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	da0b      	bge.n	800bf94 <USBD_StdEPReq+0x224>
 800bf7c:	7bbb      	ldrb	r3, [r7, #14]
 800bf7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bf82:	4613      	mov	r3, r2
 800bf84:	009b      	lsls	r3, r3, #2
 800bf86:	4413      	add	r3, r2
 800bf88:	009b      	lsls	r3, r3, #2
 800bf8a:	3310      	adds	r3, #16
 800bf8c:	687a      	ldr	r2, [r7, #4]
 800bf8e:	4413      	add	r3, r2
 800bf90:	3304      	adds	r3, #4
 800bf92:	e00b      	b.n	800bfac <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800bf94:	7bbb      	ldrb	r3, [r7, #14]
 800bf96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf9a:	4613      	mov	r3, r2
 800bf9c:	009b      	lsls	r3, r3, #2
 800bf9e:	4413      	add	r3, r2
 800bfa0:	009b      	lsls	r3, r3, #2
 800bfa2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bfa6:	687a      	ldr	r2, [r7, #4]
 800bfa8:	4413      	add	r3, r2
 800bfaa:	3304      	adds	r3, #4
 800bfac:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bfae:	7bbb      	ldrb	r3, [r7, #14]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d002      	beq.n	800bfba <USBD_StdEPReq+0x24a>
 800bfb4:	7bbb      	ldrb	r3, [r7, #14]
 800bfb6:	2b80      	cmp	r3, #128	; 0x80
 800bfb8:	d103      	bne.n	800bfc2 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	601a      	str	r2, [r3, #0]
 800bfc0:	e00e      	b.n	800bfe0 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bfc2:	7bbb      	ldrb	r3, [r7, #14]
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f002 fb44 	bl	800e654 <USBD_LL_IsStallEP>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d003      	beq.n	800bfda <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	601a      	str	r2, [r3, #0]
 800bfd8:	e002      	b.n	800bfe0 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	2202      	movs	r2, #2
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f000 fbd9 	bl	800c79e <USBD_CtlSendData>
          break;
 800bfec:	e004      	b.n	800bff8 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800bfee:	6839      	ldr	r1, [r7, #0]
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f000 fb63 	bl	800c6bc <USBD_CtlError>
        break;
 800bff6:	bf00      	nop
      }
      break;
 800bff8:	e004      	b.n	800c004 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800bffa:	6839      	ldr	r1, [r7, #0]
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 fb5d 	bl	800c6bc <USBD_CtlError>
      break;
 800c002:	bf00      	nop
    }
    break;
 800c004:	e004      	b.n	800c010 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800c006:	6839      	ldr	r1, [r7, #0]
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f000 fb57 	bl	800c6bc <USBD_CtlError>
    break;
 800c00e:	bf00      	nop
  }

  return ret;
 800c010:	7bfb      	ldrb	r3, [r7, #15]
}
 800c012:	4618      	mov	r0, r3
 800c014:	3710      	adds	r7, #16
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}
	...

0800c01c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b084      	sub	sp, #16
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c026:	2300      	movs	r3, #0
 800c028:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c02a:	2300      	movs	r3, #0
 800c02c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c02e:	2300      	movs	r3, #0
 800c030:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	885b      	ldrh	r3, [r3, #2]
 800c036:	0a1b      	lsrs	r3, r3, #8
 800c038:	b29b      	uxth	r3, r3
 800c03a:	3b01      	subs	r3, #1
 800c03c:	2b0e      	cmp	r3, #14
 800c03e:	f200 8152 	bhi.w	800c2e6 <USBD_GetDescriptor+0x2ca>
 800c042:	a201      	add	r2, pc, #4	; (adr r2, 800c048 <USBD_GetDescriptor+0x2c>)
 800c044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c048:	0800c0b9 	.word	0x0800c0b9
 800c04c:	0800c0d1 	.word	0x0800c0d1
 800c050:	0800c111 	.word	0x0800c111
 800c054:	0800c2e7 	.word	0x0800c2e7
 800c058:	0800c2e7 	.word	0x0800c2e7
 800c05c:	0800c287 	.word	0x0800c287
 800c060:	0800c2b3 	.word	0x0800c2b3
 800c064:	0800c2e7 	.word	0x0800c2e7
 800c068:	0800c2e7 	.word	0x0800c2e7
 800c06c:	0800c2e7 	.word	0x0800c2e7
 800c070:	0800c2e7 	.word	0x0800c2e7
 800c074:	0800c2e7 	.word	0x0800c2e7
 800c078:	0800c2e7 	.word	0x0800c2e7
 800c07c:	0800c2e7 	.word	0x0800c2e7
 800c080:	0800c085 	.word	0x0800c085
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c08a:	69db      	ldr	r3, [r3, #28]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d00b      	beq.n	800c0a8 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c096:	69db      	ldr	r3, [r3, #28]
 800c098:	687a      	ldr	r2, [r7, #4]
 800c09a:	7c12      	ldrb	r2, [r2, #16]
 800c09c:	f107 0108 	add.w	r1, r7, #8
 800c0a0:	4610      	mov	r0, r2
 800c0a2:	4798      	blx	r3
 800c0a4:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c0a6:	e126      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800c0a8:	6839      	ldr	r1, [r7, #0]
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f000 fb06 	bl	800c6bc <USBD_CtlError>
      err++;
 800c0b0:	7afb      	ldrb	r3, [r7, #11]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	72fb      	strb	r3, [r7, #11]
    break;
 800c0b6:	e11e      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	687a      	ldr	r2, [r7, #4]
 800c0c2:	7c12      	ldrb	r2, [r2, #16]
 800c0c4:	f107 0108 	add.w	r1, r7, #8
 800c0c8:	4610      	mov	r0, r2
 800c0ca:	4798      	blx	r3
 800c0cc:	60f8      	str	r0, [r7, #12]
    break;
 800c0ce:	e112      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	7c1b      	ldrb	r3, [r3, #16]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d10d      	bne.n	800c0f4 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0e0:	f107 0208 	add.w	r2, r7, #8
 800c0e4:	4610      	mov	r0, r2
 800c0e6:	4798      	blx	r3
 800c0e8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	2202      	movs	r2, #2
 800c0f0:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800c0f2:	e100      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0fc:	f107 0208 	add.w	r2, r7, #8
 800c100:	4610      	mov	r0, r2
 800c102:	4798      	blx	r3
 800c104:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	3301      	adds	r3, #1
 800c10a:	2202      	movs	r2, #2
 800c10c:	701a      	strb	r2, [r3, #0]
    break;
 800c10e:	e0f2      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	885b      	ldrh	r3, [r3, #2]
 800c114:	b2db      	uxtb	r3, r3
 800c116:	2b05      	cmp	r3, #5
 800c118:	f200 80ac 	bhi.w	800c274 <USBD_GetDescriptor+0x258>
 800c11c:	a201      	add	r2, pc, #4	; (adr r2, 800c124 <USBD_GetDescriptor+0x108>)
 800c11e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c122:	bf00      	nop
 800c124:	0800c13d 	.word	0x0800c13d
 800c128:	0800c171 	.word	0x0800c171
 800c12c:	0800c1a5 	.word	0x0800c1a5
 800c130:	0800c1d9 	.word	0x0800c1d9
 800c134:	0800c20d 	.word	0x0800c20d
 800c138:	0800c241 	.word	0x0800c241
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d00b      	beq.n	800c160 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c14e:	685b      	ldr	r3, [r3, #4]
 800c150:	687a      	ldr	r2, [r7, #4]
 800c152:	7c12      	ldrb	r2, [r2, #16]
 800c154:	f107 0108 	add.w	r1, r7, #8
 800c158:	4610      	mov	r0, r2
 800c15a:	4798      	blx	r3
 800c15c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c15e:	e091      	b.n	800c284 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c160:	6839      	ldr	r1, [r7, #0]
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	f000 faaa 	bl	800c6bc <USBD_CtlError>
        err++;
 800c168:	7afb      	ldrb	r3, [r7, #11]
 800c16a:	3301      	adds	r3, #1
 800c16c:	72fb      	strb	r3, [r7, #11]
      break;
 800c16e:	e089      	b.n	800c284 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00b      	beq.n	800c194 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c182:	689b      	ldr	r3, [r3, #8]
 800c184:	687a      	ldr	r2, [r7, #4]
 800c186:	7c12      	ldrb	r2, [r2, #16]
 800c188:	f107 0108 	add.w	r1, r7, #8
 800c18c:	4610      	mov	r0, r2
 800c18e:	4798      	blx	r3
 800c190:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c192:	e077      	b.n	800c284 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c194:	6839      	ldr	r1, [r7, #0]
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 fa90 	bl	800c6bc <USBD_CtlError>
        err++;
 800c19c:	7afb      	ldrb	r3, [r7, #11]
 800c19e:	3301      	adds	r3, #1
 800c1a0:	72fb      	strb	r3, [r7, #11]
      break;
 800c1a2:	e06f      	b.n	800c284 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1aa:	68db      	ldr	r3, [r3, #12]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00b      	beq.n	800c1c8 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1b6:	68db      	ldr	r3, [r3, #12]
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	7c12      	ldrb	r2, [r2, #16]
 800c1bc:	f107 0108 	add.w	r1, r7, #8
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	4798      	blx	r3
 800c1c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c1c6:	e05d      	b.n	800c284 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c1c8:	6839      	ldr	r1, [r7, #0]
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f000 fa76 	bl	800c6bc <USBD_CtlError>
        err++;
 800c1d0:	7afb      	ldrb	r3, [r7, #11]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	72fb      	strb	r3, [r7, #11]
      break;
 800c1d6:	e055      	b.n	800c284 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d00b      	beq.n	800c1fc <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1ea:	691b      	ldr	r3, [r3, #16]
 800c1ec:	687a      	ldr	r2, [r7, #4]
 800c1ee:	7c12      	ldrb	r2, [r2, #16]
 800c1f0:	f107 0108 	add.w	r1, r7, #8
 800c1f4:	4610      	mov	r0, r2
 800c1f6:	4798      	blx	r3
 800c1f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c1fa:	e043      	b.n	800c284 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c1fc:	6839      	ldr	r1, [r7, #0]
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f000 fa5c 	bl	800c6bc <USBD_CtlError>
        err++;
 800c204:	7afb      	ldrb	r3, [r7, #11]
 800c206:	3301      	adds	r3, #1
 800c208:	72fb      	strb	r3, [r7, #11]
      break;
 800c20a:	e03b      	b.n	800c284 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c212:	695b      	ldr	r3, [r3, #20]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d00b      	beq.n	800c230 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c21e:	695b      	ldr	r3, [r3, #20]
 800c220:	687a      	ldr	r2, [r7, #4]
 800c222:	7c12      	ldrb	r2, [r2, #16]
 800c224:	f107 0108 	add.w	r1, r7, #8
 800c228:	4610      	mov	r0, r2
 800c22a:	4798      	blx	r3
 800c22c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c22e:	e029      	b.n	800c284 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c230:	6839      	ldr	r1, [r7, #0]
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f000 fa42 	bl	800c6bc <USBD_CtlError>
        err++;
 800c238:	7afb      	ldrb	r3, [r7, #11]
 800c23a:	3301      	adds	r3, #1
 800c23c:	72fb      	strb	r3, [r7, #11]
      break;
 800c23e:	e021      	b.n	800c284 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c246:	699b      	ldr	r3, [r3, #24]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00b      	beq.n	800c264 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c252:	699b      	ldr	r3, [r3, #24]
 800c254:	687a      	ldr	r2, [r7, #4]
 800c256:	7c12      	ldrb	r2, [r2, #16]
 800c258:	f107 0108 	add.w	r1, r7, #8
 800c25c:	4610      	mov	r0, r2
 800c25e:	4798      	blx	r3
 800c260:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c262:	e00f      	b.n	800c284 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800c264:	6839      	ldr	r1, [r7, #0]
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 fa28 	bl	800c6bc <USBD_CtlError>
        err++;
 800c26c:	7afb      	ldrb	r3, [r7, #11]
 800c26e:	3301      	adds	r3, #1
 800c270:	72fb      	strb	r3, [r7, #11]
      break;
 800c272:	e007      	b.n	800c284 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800c274:	6839      	ldr	r1, [r7, #0]
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f000 fa20 	bl	800c6bc <USBD_CtlError>
      err++;
 800c27c:	7afb      	ldrb	r3, [r7, #11]
 800c27e:	3301      	adds	r3, #1
 800c280:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800c282:	bf00      	nop
    }
    break;
 800c284:	e037      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	7c1b      	ldrb	r3, [r3, #16]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d109      	bne.n	800c2a2 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c296:	f107 0208 	add.w	r2, r7, #8
 800c29a:	4610      	mov	r0, r2
 800c29c:	4798      	blx	r3
 800c29e:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c2a0:	e029      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800c2a2:	6839      	ldr	r1, [r7, #0]
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 fa09 	bl	800c6bc <USBD_CtlError>
      err++;
 800c2aa:	7afb      	ldrb	r3, [r7, #11]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	72fb      	strb	r3, [r7, #11]
    break;
 800c2b0:	e021      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	7c1b      	ldrb	r3, [r3, #16]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d10d      	bne.n	800c2d6 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2c2:	f107 0208 	add.w	r2, r7, #8
 800c2c6:	4610      	mov	r0, r2
 800c2c8:	4798      	blx	r3
 800c2ca:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	3301      	adds	r3, #1
 800c2d0:	2207      	movs	r2, #7
 800c2d2:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c2d4:	e00f      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800c2d6:	6839      	ldr	r1, [r7, #0]
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 f9ef 	bl	800c6bc <USBD_CtlError>
      err++;
 800c2de:	7afb      	ldrb	r3, [r7, #11]
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	72fb      	strb	r3, [r7, #11]
    break;
 800c2e4:	e007      	b.n	800c2f6 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800c2e6:	6839      	ldr	r1, [r7, #0]
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f000 f9e7 	bl	800c6bc <USBD_CtlError>
    err++;
 800c2ee:	7afb      	ldrb	r3, [r7, #11]
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	72fb      	strb	r3, [r7, #11]
    break;
 800c2f4:	bf00      	nop
  }

  if (err != 0U)
 800c2f6:	7afb      	ldrb	r3, [r7, #11]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d11e      	bne.n	800c33a <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	88db      	ldrh	r3, [r3, #6]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d016      	beq.n	800c332 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800c304:	893b      	ldrh	r3, [r7, #8]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d00e      	beq.n	800c328 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	88da      	ldrh	r2, [r3, #6]
 800c30e:	893b      	ldrh	r3, [r7, #8]
 800c310:	4293      	cmp	r3, r2
 800c312:	bf28      	it	cs
 800c314:	4613      	movcs	r3, r2
 800c316:	b29b      	uxth	r3, r3
 800c318:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800c31a:	893b      	ldrh	r3, [r7, #8]
 800c31c:	461a      	mov	r2, r3
 800c31e:	68f9      	ldr	r1, [r7, #12]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 fa3c 	bl	800c79e <USBD_CtlSendData>
 800c326:	e009      	b.n	800c33c <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800c328:	6839      	ldr	r1, [r7, #0]
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 f9c6 	bl	800c6bc <USBD_CtlError>
 800c330:	e004      	b.n	800c33c <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 fa8d 	bl	800c852 <USBD_CtlSendStatus>
 800c338:	e000      	b.n	800c33c <USBD_GetDescriptor+0x320>
    return;
 800c33a:	bf00      	nop
    }
  }
}
 800c33c:	3710      	adds	r7, #16
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop

0800c344 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
 800c34c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	889b      	ldrh	r3, [r3, #4]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d130      	bne.n	800c3b8 <USBD_SetAddress+0x74>
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	88db      	ldrh	r3, [r3, #6]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d12c      	bne.n	800c3b8 <USBD_SetAddress+0x74>
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	885b      	ldrh	r3, [r3, #2]
 800c362:	2b7f      	cmp	r3, #127	; 0x7f
 800c364:	d828      	bhi.n	800c3b8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	885b      	ldrh	r3, [r3, #2]
 800c36a:	b2db      	uxtb	r3, r3
 800c36c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c370:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c378:	2b03      	cmp	r3, #3
 800c37a:	d104      	bne.n	800c386 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c37c:	6839      	ldr	r1, [r7, #0]
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f000 f99c 	bl	800c6bc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c384:	e01c      	b.n	800c3c0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	7bfa      	ldrb	r2, [r7, #15]
 800c38a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c38e:	7bfb      	ldrb	r3, [r7, #15]
 800c390:	4619      	mov	r1, r3
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f002 f98a 	bl	800e6ac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f000 fa5a 	bl	800c852 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c39e:	7bfb      	ldrb	r3, [r7, #15]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d004      	beq.n	800c3ae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2202      	movs	r2, #2
 800c3a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ac:	e008      	b.n	800c3c0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2201      	movs	r2, #1
 800c3b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3b6:	e003      	b.n	800c3c0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c3b8:	6839      	ldr	r1, [r7, #0]
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f000 f97e 	bl	800c6bc <USBD_CtlError>
  }
}
 800c3c0:	bf00      	nop
 800c3c2:	3710      	adds	r7, #16
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}

0800c3c8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b084      	sub	sp, #16
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	885b      	ldrh	r3, [r3, #2]
 800c3da:	b2da      	uxtb	r2, r3
 800c3dc:	4b4b      	ldr	r3, [pc, #300]	; (800c50c <USBD_SetConfig+0x144>)
 800c3de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c3e0:	4b4a      	ldr	r3, [pc, #296]	; (800c50c <USBD_SetConfig+0x144>)
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d905      	bls.n	800c3f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c3e8:	6839      	ldr	r1, [r7, #0]
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f000 f966 	bl	800c6bc <USBD_CtlError>
    return USBD_FAIL;
 800c3f0:	2303      	movs	r3, #3
 800c3f2:	e087      	b.n	800c504 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3fa:	2b02      	cmp	r3, #2
 800c3fc:	d002      	beq.n	800c404 <USBD_SetConfig+0x3c>
 800c3fe:	2b03      	cmp	r3, #3
 800c400:	d025      	beq.n	800c44e <USBD_SetConfig+0x86>
 800c402:	e071      	b.n	800c4e8 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800c404:	4b41      	ldr	r3, [pc, #260]	; (800c50c <USBD_SetConfig+0x144>)
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d01c      	beq.n	800c446 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800c40c:	4b3f      	ldr	r3, [pc, #252]	; (800c50c <USBD_SetConfig+0x144>)
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	461a      	mov	r2, r3
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800c416:	4b3d      	ldr	r3, [pc, #244]	; (800c50c <USBD_SetConfig+0x144>)
 800c418:	781b      	ldrb	r3, [r3, #0]
 800c41a:	4619      	mov	r1, r3
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f7ff f97d 	bl	800b71c <USBD_SetClassConfig>
 800c422:	4603      	mov	r3, r0
 800c424:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800c426:	7bfb      	ldrb	r3, [r7, #15]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d004      	beq.n	800c436 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800c42c:	6839      	ldr	r1, [r7, #0]
 800c42e:	6878      	ldr	r0, [r7, #4]
 800c430:	f000 f944 	bl	800c6bc <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800c434:	e065      	b.n	800c502 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 fa0b 	bl	800c852 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2203      	movs	r2, #3
 800c440:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800c444:	e05d      	b.n	800c502 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f000 fa03 	bl	800c852 <USBD_CtlSendStatus>
    break;
 800c44c:	e059      	b.n	800c502 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800c44e:	4b2f      	ldr	r3, [pc, #188]	; (800c50c <USBD_SetConfig+0x144>)
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d112      	bne.n	800c47c <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2202      	movs	r2, #2
 800c45a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800c45e:	4b2b      	ldr	r3, [pc, #172]	; (800c50c <USBD_SetConfig+0x144>)
 800c460:	781b      	ldrb	r3, [r3, #0]
 800c462:	461a      	mov	r2, r3
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c468:	4b28      	ldr	r3, [pc, #160]	; (800c50c <USBD_SetConfig+0x144>)
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	4619      	mov	r1, r3
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f7ff f970 	bl	800b754 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f000 f9ec 	bl	800c852 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800c47a:	e042      	b.n	800c502 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800c47c:	4b23      	ldr	r3, [pc, #140]	; (800c50c <USBD_SetConfig+0x144>)
 800c47e:	781b      	ldrb	r3, [r3, #0]
 800c480:	461a      	mov	r2, r3
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	685b      	ldr	r3, [r3, #4]
 800c486:	429a      	cmp	r2, r3
 800c488:	d02a      	beq.n	800c4e0 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	685b      	ldr	r3, [r3, #4]
 800c48e:	b2db      	uxtb	r3, r3
 800c490:	4619      	mov	r1, r3
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f7ff f95e 	bl	800b754 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800c498:	4b1c      	ldr	r3, [pc, #112]	; (800c50c <USBD_SetConfig+0x144>)
 800c49a:	781b      	ldrb	r3, [r3, #0]
 800c49c:	461a      	mov	r2, r3
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4a2:	4b1a      	ldr	r3, [pc, #104]	; (800c50c <USBD_SetConfig+0x144>)
 800c4a4:	781b      	ldrb	r3, [r3, #0]
 800c4a6:	4619      	mov	r1, r3
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f7ff f937 	bl	800b71c <USBD_SetClassConfig>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800c4b2:	7bfb      	ldrb	r3, [r7, #15]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d00f      	beq.n	800c4d8 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800c4b8:	6839      	ldr	r1, [r7, #0]
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f000 f8fe 	bl	800c6bc <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	685b      	ldr	r3, [r3, #4]
 800c4c4:	b2db      	uxtb	r3, r3
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f7ff f943 	bl	800b754 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2202      	movs	r2, #2
 800c4d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800c4d6:	e014      	b.n	800c502 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f000 f9ba 	bl	800c852 <USBD_CtlSendStatus>
    break;
 800c4de:	e010      	b.n	800c502 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f000 f9b6 	bl	800c852 <USBD_CtlSendStatus>
    break;
 800c4e6:	e00c      	b.n	800c502 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800c4e8:	6839      	ldr	r1, [r7, #0]
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f000 f8e6 	bl	800c6bc <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c4f0:	4b06      	ldr	r3, [pc, #24]	; (800c50c <USBD_SetConfig+0x144>)
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f7ff f92c 	bl	800b754 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800c4fc:	2303      	movs	r3, #3
 800c4fe:	73fb      	strb	r3, [r7, #15]
    break;
 800c500:	bf00      	nop
  }

  return ret;
 800c502:	7bfb      	ldrb	r3, [r7, #15]
}
 800c504:	4618      	mov	r0, r3
 800c506:	3710      	adds	r7, #16
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}
 800c50c:	200005fd 	.word	0x200005fd

0800c510 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b082      	sub	sp, #8
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	88db      	ldrh	r3, [r3, #6]
 800c51e:	2b01      	cmp	r3, #1
 800c520:	d004      	beq.n	800c52c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c522:	6839      	ldr	r1, [r7, #0]
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 f8c9 	bl	800c6bc <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800c52a:	e021      	b.n	800c570 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c532:	2b01      	cmp	r3, #1
 800c534:	db17      	blt.n	800c566 <USBD_GetConfig+0x56>
 800c536:	2b02      	cmp	r3, #2
 800c538:	dd02      	ble.n	800c540 <USBD_GetConfig+0x30>
 800c53a:	2b03      	cmp	r3, #3
 800c53c:	d00b      	beq.n	800c556 <USBD_GetConfig+0x46>
 800c53e:	e012      	b.n	800c566 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2200      	movs	r2, #0
 800c544:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	3308      	adds	r3, #8
 800c54a:	2201      	movs	r2, #1
 800c54c:	4619      	mov	r1, r3
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	f000 f925 	bl	800c79e <USBD_CtlSendData>
      break;
 800c554:	e00c      	b.n	800c570 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	3304      	adds	r3, #4
 800c55a:	2201      	movs	r2, #1
 800c55c:	4619      	mov	r1, r3
 800c55e:	6878      	ldr	r0, [r7, #4]
 800c560:	f000 f91d 	bl	800c79e <USBD_CtlSendData>
      break;
 800c564:	e004      	b.n	800c570 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800c566:	6839      	ldr	r1, [r7, #0]
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f000 f8a7 	bl	800c6bc <USBD_CtlError>
      break;
 800c56e:	bf00      	nop
}
 800c570:	bf00      	nop
 800c572:	3708      	adds	r7, #8
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c588:	3b01      	subs	r3, #1
 800c58a:	2b02      	cmp	r3, #2
 800c58c:	d81e      	bhi.n	800c5cc <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	88db      	ldrh	r3, [r3, #6]
 800c592:	2b02      	cmp	r3, #2
 800c594:	d004      	beq.n	800c5a0 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800c596:	6839      	ldr	r1, [r7, #0]
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f000 f88f 	bl	800c6bc <USBD_CtlError>
      break;
 800c59e:	e01a      	b.n	800c5d6 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2201      	movs	r2, #1
 800c5a4:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d005      	beq.n	800c5bc <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	68db      	ldr	r3, [r3, #12]
 800c5b4:	f043 0202 	orr.w	r2, r3, #2
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	330c      	adds	r3, #12
 800c5c0:	2202      	movs	r2, #2
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f000 f8ea 	bl	800c79e <USBD_CtlSendData>
    break;
 800c5ca:	e004      	b.n	800c5d6 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800c5cc:	6839      	ldr	r1, [r7, #0]
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f000 f874 	bl	800c6bc <USBD_CtlError>
    break;
 800c5d4:	bf00      	nop
  }
}
 800c5d6:	bf00      	nop
 800c5d8:	3708      	adds	r7, #8
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}

0800c5de <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5de:	b580      	push	{r7, lr}
 800c5e0:	b082      	sub	sp, #8
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	6078      	str	r0, [r7, #4]
 800c5e6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	885b      	ldrh	r3, [r3, #2]
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d106      	bne.n	800c5fe <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2201      	movs	r2, #1
 800c5f4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c5f8:	6878      	ldr	r0, [r7, #4]
 800c5fa:	f000 f92a 	bl	800c852 <USBD_CtlSendStatus>
  }
}
 800c5fe:	bf00      	nop
 800c600:	3708      	adds	r7, #8
 800c602:	46bd      	mov	sp, r7
 800c604:	bd80      	pop	{r7, pc}

0800c606 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c606:	b580      	push	{r7, lr}
 800c608:	b082      	sub	sp, #8
 800c60a:	af00      	add	r7, sp, #0
 800c60c:	6078      	str	r0, [r7, #4]
 800c60e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c616:	3b01      	subs	r3, #1
 800c618:	2b02      	cmp	r3, #2
 800c61a:	d80b      	bhi.n	800c634 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	885b      	ldrh	r3, [r3, #2]
 800c620:	2b01      	cmp	r3, #1
 800c622:	d10c      	bne.n	800c63e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2200      	movs	r2, #0
 800c628:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c62c:	6878      	ldr	r0, [r7, #4]
 800c62e:	f000 f910 	bl	800c852 <USBD_CtlSendStatus>
      }
      break;
 800c632:	e004      	b.n	800c63e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c634:	6839      	ldr	r1, [r7, #0]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 f840 	bl	800c6bc <USBD_CtlError>
      break;
 800c63c:	e000      	b.n	800c640 <USBD_ClrFeature+0x3a>
      break;
 800c63e:	bf00      	nop
  }
}
 800c640:	bf00      	nop
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b084      	sub	sp, #16
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	781a      	ldrb	r2, [r3, #0]
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	3301      	adds	r3, #1
 800c662:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	781a      	ldrb	r2, [r3, #0]
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	3301      	adds	r3, #1
 800c670:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c672:	68f8      	ldr	r0, [r7, #12]
 800c674:	f7ff faa9 	bl	800bbca <SWAPBYTE>
 800c678:	4603      	mov	r3, r0
 800c67a:	461a      	mov	r2, r3
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	3301      	adds	r3, #1
 800c684:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	3301      	adds	r3, #1
 800c68a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c68c:	68f8      	ldr	r0, [r7, #12]
 800c68e:	f7ff fa9c 	bl	800bbca <SWAPBYTE>
 800c692:	4603      	mov	r3, r0
 800c694:	461a      	mov	r2, r3
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	3301      	adds	r3, #1
 800c69e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c6a6:	68f8      	ldr	r0, [r7, #12]
 800c6a8:	f7ff fa8f 	bl	800bbca <SWAPBYTE>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	80da      	strh	r2, [r3, #6]
}
 800c6b4:	bf00      	nop
 800c6b6:	3710      	adds	r7, #16
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}

0800c6bc <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b082      	sub	sp, #8
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
 800c6c4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c6c6:	2180      	movs	r1, #128	; 0x80
 800c6c8:	6878      	ldr	r0, [r7, #4]
 800c6ca:	f001 ff85 	bl	800e5d8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c6ce:	2100      	movs	r1, #0
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f001 ff81 	bl	800e5d8 <USBD_LL_StallEP>
}
 800c6d6:	bf00      	nop
 800c6d8:	3708      	adds	r7, #8
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bd80      	pop	{r7, pc}

0800c6de <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c6de:	b580      	push	{r7, lr}
 800c6e0:	b086      	sub	sp, #24
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	60f8      	str	r0, [r7, #12]
 800c6e6:	60b9      	str	r1, [r7, #8]
 800c6e8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d036      	beq.n	800c762 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c6f8:	6938      	ldr	r0, [r7, #16]
 800c6fa:	f000 f836 	bl	800c76a <USBD_GetLen>
 800c6fe:	4603      	mov	r3, r0
 800c700:	3301      	adds	r3, #1
 800c702:	b29b      	uxth	r3, r3
 800c704:	005b      	lsls	r3, r3, #1
 800c706:	b29a      	uxth	r2, r3
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c70c:	7dfb      	ldrb	r3, [r7, #23]
 800c70e:	68ba      	ldr	r2, [r7, #8]
 800c710:	4413      	add	r3, r2
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	7812      	ldrb	r2, [r2, #0]
 800c716:	701a      	strb	r2, [r3, #0]
  idx++;
 800c718:	7dfb      	ldrb	r3, [r7, #23]
 800c71a:	3301      	adds	r3, #1
 800c71c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c71e:	7dfb      	ldrb	r3, [r7, #23]
 800c720:	68ba      	ldr	r2, [r7, #8]
 800c722:	4413      	add	r3, r2
 800c724:	2203      	movs	r2, #3
 800c726:	701a      	strb	r2, [r3, #0]
  idx++;
 800c728:	7dfb      	ldrb	r3, [r7, #23]
 800c72a:	3301      	adds	r3, #1
 800c72c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c72e:	e013      	b.n	800c758 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c730:	7dfb      	ldrb	r3, [r7, #23]
 800c732:	68ba      	ldr	r2, [r7, #8]
 800c734:	4413      	add	r3, r2
 800c736:	693a      	ldr	r2, [r7, #16]
 800c738:	7812      	ldrb	r2, [r2, #0]
 800c73a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c73c:	693b      	ldr	r3, [r7, #16]
 800c73e:	3301      	adds	r3, #1
 800c740:	613b      	str	r3, [r7, #16]
    idx++;
 800c742:	7dfb      	ldrb	r3, [r7, #23]
 800c744:	3301      	adds	r3, #1
 800c746:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c748:	7dfb      	ldrb	r3, [r7, #23]
 800c74a:	68ba      	ldr	r2, [r7, #8]
 800c74c:	4413      	add	r3, r2
 800c74e:	2200      	movs	r2, #0
 800c750:	701a      	strb	r2, [r3, #0]
    idx++;
 800c752:	7dfb      	ldrb	r3, [r7, #23]
 800c754:	3301      	adds	r3, #1
 800c756:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	781b      	ldrb	r3, [r3, #0]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d1e7      	bne.n	800c730 <USBD_GetString+0x52>
 800c760:	e000      	b.n	800c764 <USBD_GetString+0x86>
    return;
 800c762:	bf00      	nop
  }
}
 800c764:	3718      	adds	r7, #24
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}

0800c76a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c76a:	b480      	push	{r7}
 800c76c:	b085      	sub	sp, #20
 800c76e:	af00      	add	r7, sp, #0
 800c770:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c772:	2300      	movs	r3, #0
 800c774:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c77a:	e005      	b.n	800c788 <USBD_GetLen+0x1e>
  {
    len++;
 800c77c:	7bfb      	ldrb	r3, [r7, #15]
 800c77e:	3301      	adds	r3, #1
 800c780:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	3301      	adds	r3, #1
 800c786:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	781b      	ldrb	r3, [r3, #0]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d1f5      	bne.n	800c77c <USBD_GetLen+0x12>
  }

  return len;
 800c790:	7bfb      	ldrb	r3, [r7, #15]
}
 800c792:	4618      	mov	r0, r3
 800c794:	3714      	adds	r7, #20
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr

0800c79e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c79e:	b580      	push	{r7, lr}
 800c7a0:	b084      	sub	sp, #16
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	60f8      	str	r0, [r7, #12]
 800c7a6:	60b9      	str	r1, [r7, #8]
 800c7a8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	2202      	movs	r2, #2
 800c7ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	68ba      	ldr	r2, [r7, #8]
 800c7c2:	2100      	movs	r1, #0
 800c7c4:	68f8      	ldr	r0, [r7, #12]
 800c7c6:	f001 ff90 	bl	800e6ea <USBD_LL_Transmit>

  return USBD_OK;
 800c7ca:	2300      	movs	r3, #0
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	3710      	adds	r7, #16
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}

0800c7d4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b084      	sub	sp, #16
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	60f8      	str	r0, [r7, #12]
 800c7dc:	60b9      	str	r1, [r7, #8]
 800c7de:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	68ba      	ldr	r2, [r7, #8]
 800c7e4:	2100      	movs	r1, #0
 800c7e6:	68f8      	ldr	r0, [r7, #12]
 800c7e8:	f001 ff7f 	bl	800e6ea <USBD_LL_Transmit>

  return USBD_OK;
 800c7ec:	2300      	movs	r3, #0
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3710      	adds	r7, #16
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}

0800c7f6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c7f6:	b580      	push	{r7, lr}
 800c7f8:	b084      	sub	sp, #16
 800c7fa:	af00      	add	r7, sp, #0
 800c7fc:	60f8      	str	r0, [r7, #12]
 800c7fe:	60b9      	str	r1, [r7, #8]
 800c800:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	2203      	movs	r2, #3
 800c806:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	687a      	ldr	r2, [r7, #4]
 800c80e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	68ba      	ldr	r2, [r7, #8]
 800c81e:	2100      	movs	r1, #0
 800c820:	68f8      	ldr	r0, [r7, #12]
 800c822:	f001 ff83 	bl	800e72c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c826:	2300      	movs	r3, #0
}
 800c828:	4618      	mov	r0, r3
 800c82a:	3710      	adds	r7, #16
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}

0800c830 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	60f8      	str	r0, [r7, #12]
 800c838:	60b9      	str	r1, [r7, #8]
 800c83a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	68ba      	ldr	r2, [r7, #8]
 800c840:	2100      	movs	r1, #0
 800c842:	68f8      	ldr	r0, [r7, #12]
 800c844:	f001 ff72 	bl	800e72c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c848:	2300      	movs	r3, #0
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3710      	adds	r7, #16
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}

0800c852 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c852:	b580      	push	{r7, lr}
 800c854:	b082      	sub	sp, #8
 800c856:	af00      	add	r7, sp, #0
 800c858:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2204      	movs	r2, #4
 800c85e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c862:	2300      	movs	r3, #0
 800c864:	2200      	movs	r2, #0
 800c866:	2100      	movs	r1, #0
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f001 ff3e 	bl	800e6ea <USBD_LL_Transmit>

  return USBD_OK;
 800c86e:	2300      	movs	r3, #0
}
 800c870:	4618      	mov	r0, r3
 800c872:	3708      	adds	r7, #8
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}

0800c878 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b082      	sub	sp, #8
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2205      	movs	r2, #5
 800c884:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c888:	2300      	movs	r3, #0
 800c88a:	2200      	movs	r2, #0
 800c88c:	2100      	movs	r1, #0
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f001 ff4c 	bl	800e72c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c894:	2300      	movs	r3, #0
}
 800c896:	4618      	mov	r0, r3
 800c898:	3708      	adds	r7, #8
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}
	...

0800c8a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b087      	sub	sp, #28
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	60f8      	str	r0, [r7, #12]
 800c8a8:	60b9      	str	r1, [r7, #8]
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c8b6:	4b1f      	ldr	r3, [pc, #124]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8b8:	7a5b      	ldrb	r3, [r3, #9]
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d131      	bne.n	800c924 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c8c0:	4b1c      	ldr	r3, [pc, #112]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8c2:	7a5b      	ldrb	r3, [r3, #9]
 800c8c4:	b2db      	uxtb	r3, r3
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	4b1a      	ldr	r3, [pc, #104]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8ca:	2100      	movs	r1, #0
 800c8cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c8ce:	4b19      	ldr	r3, [pc, #100]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8d0:	7a5b      	ldrb	r3, [r3, #9]
 800c8d2:	b2db      	uxtb	r3, r3
 800c8d4:	4a17      	ldr	r2, [pc, #92]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8d6:	009b      	lsls	r3, r3, #2
 800c8d8:	4413      	add	r3, r2
 800c8da:	68fa      	ldr	r2, [r7, #12]
 800c8dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c8de:	4b15      	ldr	r3, [pc, #84]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8e0:	7a5b      	ldrb	r3, [r3, #9]
 800c8e2:	b2db      	uxtb	r3, r3
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	4b13      	ldr	r3, [pc, #76]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8e8:	4413      	add	r3, r2
 800c8ea:	79fa      	ldrb	r2, [r7, #7]
 800c8ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c8ee:	4b11      	ldr	r3, [pc, #68]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8f0:	7a5b      	ldrb	r3, [r3, #9]
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	1c5a      	adds	r2, r3, #1
 800c8f6:	b2d1      	uxtb	r1, r2
 800c8f8:	4a0e      	ldr	r2, [pc, #56]	; (800c934 <FATFS_LinkDriverEx+0x94>)
 800c8fa:	7251      	strb	r1, [r2, #9]
 800c8fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c8fe:	7dbb      	ldrb	r3, [r7, #22]
 800c900:	3330      	adds	r3, #48	; 0x30
 800c902:	b2da      	uxtb	r2, r3
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	3301      	adds	r3, #1
 800c90c:	223a      	movs	r2, #58	; 0x3a
 800c90e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	3302      	adds	r3, #2
 800c914:	222f      	movs	r2, #47	; 0x2f
 800c916:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	3303      	adds	r3, #3
 800c91c:	2200      	movs	r2, #0
 800c91e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c920:	2300      	movs	r3, #0
 800c922:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c924:	7dfb      	ldrb	r3, [r7, #23]
}
 800c926:	4618      	mov	r0, r3
 800c928:	371c      	adds	r7, #28
 800c92a:	46bd      	mov	sp, r7
 800c92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	20000600 	.word	0x20000600

0800c938 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b082      	sub	sp, #8
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c942:	2200      	movs	r2, #0
 800c944:	6839      	ldr	r1, [r7, #0]
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f7ff ffaa 	bl	800c8a0 <FATFS_LinkDriverEx>
 800c94c:	4603      	mov	r3, r0
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3708      	adds	r7, #8
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}

0800c956 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c956:	b480      	push	{r7}
 800c958:	b085      	sub	sp, #20
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	4603      	mov	r3, r0
 800c95e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c960:	2300      	movs	r3, #0
 800c962:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c964:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c968:	2b84      	cmp	r3, #132	; 0x84
 800c96a:	d005      	beq.n	800c978 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c96c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	4413      	add	r3, r2
 800c974:	3303      	adds	r3, #3
 800c976:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c978:	68fb      	ldr	r3, [r7, #12]
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3714      	adds	r7, #20
 800c97e:	46bd      	mov	sp, r7
 800c980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c984:	4770      	bx	lr

0800c986 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c986:	b580      	push	{r7, lr}
 800c988:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c98a:	f000 fadb 	bl	800cf44 <vTaskStartScheduler>
  
  return osOK;
 800c98e:	2300      	movs	r3, #0
}
 800c990:	4618      	mov	r0, r3
 800c992:	bd80      	pop	{r7, pc}

0800c994 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c994:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c996:	b089      	sub	sp, #36	; 0x24
 800c998:	af04      	add	r7, sp, #16
 800c99a:	6078      	str	r0, [r7, #4]
 800c99c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	695b      	ldr	r3, [r3, #20]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d020      	beq.n	800c9e8 <osThreadCreate+0x54>
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	699b      	ldr	r3, [r3, #24]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d01c      	beq.n	800c9e8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	685c      	ldr	r4, [r3, #4]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681d      	ldr	r5, [r3, #0]
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	691e      	ldr	r6, [r3, #16]
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	f7ff ffc8 	bl	800c956 <makeFreeRtosPriority>
 800c9c6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	695b      	ldr	r3, [r3, #20]
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9d0:	9202      	str	r2, [sp, #8]
 800c9d2:	9301      	str	r3, [sp, #4]
 800c9d4:	9100      	str	r1, [sp, #0]
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	4632      	mov	r2, r6
 800c9da:	4629      	mov	r1, r5
 800c9dc:	4620      	mov	r0, r4
 800c9de:	f000 f8ed 	bl	800cbbc <xTaskCreateStatic>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	60fb      	str	r3, [r7, #12]
 800c9e6:	e01c      	b.n	800ca22 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	685c      	ldr	r4, [r3, #4]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9f4:	b29e      	uxth	r6, r3
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7ff ffaa 	bl	800c956 <makeFreeRtosPriority>
 800ca02:	4602      	mov	r2, r0
 800ca04:	f107 030c 	add.w	r3, r7, #12
 800ca08:	9301      	str	r3, [sp, #4]
 800ca0a:	9200      	str	r2, [sp, #0]
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	4632      	mov	r2, r6
 800ca10:	4629      	mov	r1, r5
 800ca12:	4620      	mov	r0, r4
 800ca14:	f000 f92c 	bl	800cc70 <xTaskCreate>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	2b01      	cmp	r3, #1
 800ca1c:	d001      	beq.n	800ca22 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	e000      	b.n	800ca24 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ca22:	68fb      	ldr	r3, [r7, #12]
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3714      	adds	r7, #20
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca2c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b084      	sub	sp, #16
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d001      	beq.n	800ca42 <osDelay+0x16>
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	e000      	b.n	800ca44 <osDelay+0x18>
 800ca42:	2301      	movs	r3, #1
 800ca44:	4618      	mov	r0, r3
 800ca46:	f000 fa49 	bl	800cedc <vTaskDelay>
  
  return osOK;
 800ca4a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3710      	adds	r7, #16
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}

0800ca54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ca54:	b480      	push	{r7}
 800ca56:	b083      	sub	sp, #12
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f103 0208 	add.w	r2, r3, #8
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f04f 32ff 	mov.w	r2, #4294967295
 800ca6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f103 0208 	add.w	r2, r3, #8
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f103 0208 	add.w	r2, r3, #8
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2200      	movs	r2, #0
 800ca86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ca88:	bf00      	nop
 800ca8a:	370c      	adds	r7, #12
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca92:	4770      	bx	lr

0800ca94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ca94:	b480      	push	{r7}
 800ca96:	b083      	sub	sp, #12
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800caa2:	bf00      	nop
 800caa4:	370c      	adds	r7, #12
 800caa6:	46bd      	mov	sp, r7
 800caa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caac:	4770      	bx	lr

0800caae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800caae:	b480      	push	{r7}
 800cab0:	b085      	sub	sp, #20
 800cab2:	af00      	add	r7, sp, #0
 800cab4:	6078      	str	r0, [r7, #4]
 800cab6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	685b      	ldr	r3, [r3, #4]
 800cabc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	689a      	ldr	r2, [r3, #8]
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	689b      	ldr	r3, [r3, #8]
 800cad0:	683a      	ldr	r2, [r7, #0]
 800cad2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	683a      	ldr	r2, [r7, #0]
 800cad8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	687a      	ldr	r2, [r7, #4]
 800cade:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	1c5a      	adds	r2, r3, #1
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	601a      	str	r2, [r3, #0]
}
 800caea:	bf00      	nop
 800caec:	3714      	adds	r7, #20
 800caee:	46bd      	mov	sp, r7
 800caf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf4:	4770      	bx	lr

0800caf6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800caf6:	b480      	push	{r7}
 800caf8:	b085      	sub	sp, #20
 800cafa:	af00      	add	r7, sp, #0
 800cafc:	6078      	str	r0, [r7, #4]
 800cafe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb0c:	d103      	bne.n	800cb16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	691b      	ldr	r3, [r3, #16]
 800cb12:	60fb      	str	r3, [r7, #12]
 800cb14:	e00c      	b.n	800cb30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	3308      	adds	r3, #8
 800cb1a:	60fb      	str	r3, [r7, #12]
 800cb1c:	e002      	b.n	800cb24 <vListInsert+0x2e>
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	685b      	ldr	r3, [r3, #4]
 800cb22:	60fb      	str	r3, [r7, #12]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	685b      	ldr	r3, [r3, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	68ba      	ldr	r2, [r7, #8]
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d2f6      	bcs.n	800cb1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	685a      	ldr	r2, [r3, #4]
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	685b      	ldr	r3, [r3, #4]
 800cb3c:	683a      	ldr	r2, [r7, #0]
 800cb3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	68fa      	ldr	r2, [r7, #12]
 800cb44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	683a      	ldr	r2, [r7, #0]
 800cb4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	687a      	ldr	r2, [r7, #4]
 800cb50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	1c5a      	adds	r2, r3, #1
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	601a      	str	r2, [r3, #0]
}
 800cb5c:	bf00      	nop
 800cb5e:	3714      	adds	r7, #20
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr

0800cb68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b085      	sub	sp, #20
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	691b      	ldr	r3, [r3, #16]
 800cb74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	685b      	ldr	r3, [r3, #4]
 800cb7a:	687a      	ldr	r2, [r7, #4]
 800cb7c:	6892      	ldr	r2, [r2, #8]
 800cb7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	689b      	ldr	r3, [r3, #8]
 800cb84:	687a      	ldr	r2, [r7, #4]
 800cb86:	6852      	ldr	r2, [r2, #4]
 800cb88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	429a      	cmp	r2, r3
 800cb92:	d103      	bne.n	800cb9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	689a      	ldr	r2, [r3, #8]
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	1e5a      	subs	r2, r3, #1
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	681b      	ldr	r3, [r3, #0]
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	3714      	adds	r7, #20
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbba:	4770      	bx	lr

0800cbbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b08e      	sub	sp, #56	; 0x38
 800cbc0:	af04      	add	r7, sp, #16
 800cbc2:	60f8      	str	r0, [r7, #12]
 800cbc4:	60b9      	str	r1, [r7, #8]
 800cbc6:	607a      	str	r2, [r7, #4]
 800cbc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cbca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d109      	bne.n	800cbe4 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbd4:	f383 8811 	msr	BASEPRI, r3
 800cbd8:	f3bf 8f6f 	isb	sy
 800cbdc:	f3bf 8f4f 	dsb	sy
 800cbe0:	623b      	str	r3, [r7, #32]
 800cbe2:	e7fe      	b.n	800cbe2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800cbe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d109      	bne.n	800cbfe <xTaskCreateStatic+0x42>
 800cbea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbee:	f383 8811 	msr	BASEPRI, r3
 800cbf2:	f3bf 8f6f 	isb	sy
 800cbf6:	f3bf 8f4f 	dsb	sy
 800cbfa:	61fb      	str	r3, [r7, #28]
 800cbfc:	e7fe      	b.n	800cbfc <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cbfe:	2354      	movs	r3, #84	; 0x54
 800cc00:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	2b54      	cmp	r3, #84	; 0x54
 800cc06:	d009      	beq.n	800cc1c <xTaskCreateStatic+0x60>
 800cc08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc0c:	f383 8811 	msr	BASEPRI, r3
 800cc10:	f3bf 8f6f 	isb	sy
 800cc14:	f3bf 8f4f 	dsb	sy
 800cc18:	61bb      	str	r3, [r7, #24]
 800cc1a:	e7fe      	b.n	800cc1a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cc1c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cc1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d01e      	beq.n	800cc62 <xTaskCreateStatic+0xa6>
 800cc24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d01b      	beq.n	800cc62 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cc2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc2c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cc2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc32:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc36:	2202      	movs	r2, #2
 800cc38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	9303      	str	r3, [sp, #12]
 800cc40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc42:	9302      	str	r3, [sp, #8]
 800cc44:	f107 0314 	add.w	r3, r7, #20
 800cc48:	9301      	str	r3, [sp, #4]
 800cc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc4c:	9300      	str	r3, [sp, #0]
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	687a      	ldr	r2, [r7, #4]
 800cc52:	68b9      	ldr	r1, [r7, #8]
 800cc54:	68f8      	ldr	r0, [r7, #12]
 800cc56:	f000 f850 	bl	800ccfa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cc5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cc5c:	f000 f8d4 	bl	800ce08 <prvAddNewTaskToReadyList>
 800cc60:	e001      	b.n	800cc66 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800cc62:	2300      	movs	r3, #0
 800cc64:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cc66:	697b      	ldr	r3, [r7, #20]
	}
 800cc68:	4618      	mov	r0, r3
 800cc6a:	3728      	adds	r7, #40	; 0x28
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	bd80      	pop	{r7, pc}

0800cc70 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b08c      	sub	sp, #48	; 0x30
 800cc74:	af04      	add	r7, sp, #16
 800cc76:	60f8      	str	r0, [r7, #12]
 800cc78:	60b9      	str	r1, [r7, #8]
 800cc7a:	603b      	str	r3, [r7, #0]
 800cc7c:	4613      	mov	r3, r2
 800cc7e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cc80:	88fb      	ldrh	r3, [r7, #6]
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	4618      	mov	r0, r3
 800cc86:	f000 feb5 	bl	800d9f4 <pvPortMalloc>
 800cc8a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d00e      	beq.n	800ccb0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cc92:	2054      	movs	r0, #84	; 0x54
 800cc94:	f000 feae 	bl	800d9f4 <pvPortMalloc>
 800cc98:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cc9a:	69fb      	ldr	r3, [r7, #28]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d003      	beq.n	800cca8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cca0:	69fb      	ldr	r3, [r7, #28]
 800cca2:	697a      	ldr	r2, [r7, #20]
 800cca4:	631a      	str	r2, [r3, #48]	; 0x30
 800cca6:	e005      	b.n	800ccb4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cca8:	6978      	ldr	r0, [r7, #20]
 800ccaa:	f000 ff65 	bl	800db78 <vPortFree>
 800ccae:	e001      	b.n	800ccb4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ccb4:	69fb      	ldr	r3, [r7, #28]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d017      	beq.n	800ccea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ccba:	69fb      	ldr	r3, [r7, #28]
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ccc2:	88fa      	ldrh	r2, [r7, #6]
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	9303      	str	r3, [sp, #12]
 800ccc8:	69fb      	ldr	r3, [r7, #28]
 800ccca:	9302      	str	r3, [sp, #8]
 800cccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccce:	9301      	str	r3, [sp, #4]
 800ccd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccd2:	9300      	str	r3, [sp, #0]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	68b9      	ldr	r1, [r7, #8]
 800ccd8:	68f8      	ldr	r0, [r7, #12]
 800ccda:	f000 f80e 	bl	800ccfa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ccde:	69f8      	ldr	r0, [r7, #28]
 800cce0:	f000 f892 	bl	800ce08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cce4:	2301      	movs	r3, #1
 800cce6:	61bb      	str	r3, [r7, #24]
 800cce8:	e002      	b.n	800ccf0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ccea:	f04f 33ff 	mov.w	r3, #4294967295
 800ccee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ccf0:	69bb      	ldr	r3, [r7, #24]
	}
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	3720      	adds	r7, #32
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	bd80      	pop	{r7, pc}

0800ccfa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ccfa:	b580      	push	{r7, lr}
 800ccfc:	b088      	sub	sp, #32
 800ccfe:	af00      	add	r7, sp, #0
 800cd00:	60f8      	str	r0, [r7, #12]
 800cd02:	60b9      	str	r1, [r7, #8]
 800cd04:	607a      	str	r2, [r7, #4]
 800cd06:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cd08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800cd12:	3b01      	subs	r3, #1
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	4413      	add	r3, r2
 800cd18:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	f023 0307 	bic.w	r3, r3, #7
 800cd20:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cd22:	69bb      	ldr	r3, [r7, #24]
 800cd24:	f003 0307 	and.w	r3, r3, #7
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d009      	beq.n	800cd40 <prvInitialiseNewTask+0x46>
 800cd2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd30:	f383 8811 	msr	BASEPRI, r3
 800cd34:	f3bf 8f6f 	isb	sy
 800cd38:	f3bf 8f4f 	dsb	sy
 800cd3c:	617b      	str	r3, [r7, #20]
 800cd3e:	e7fe      	b.n	800cd3e <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d01f      	beq.n	800cd86 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cd46:	2300      	movs	r3, #0
 800cd48:	61fb      	str	r3, [r7, #28]
 800cd4a:	e012      	b.n	800cd72 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cd4c:	68ba      	ldr	r2, [r7, #8]
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	4413      	add	r3, r2
 800cd52:	7819      	ldrb	r1, [r3, #0]
 800cd54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd56:	69fb      	ldr	r3, [r7, #28]
 800cd58:	4413      	add	r3, r2
 800cd5a:	3334      	adds	r3, #52	; 0x34
 800cd5c:	460a      	mov	r2, r1
 800cd5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cd60:	68ba      	ldr	r2, [r7, #8]
 800cd62:	69fb      	ldr	r3, [r7, #28]
 800cd64:	4413      	add	r3, r2
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d006      	beq.n	800cd7a <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cd6c:	69fb      	ldr	r3, [r7, #28]
 800cd6e:	3301      	adds	r3, #1
 800cd70:	61fb      	str	r3, [r7, #28]
 800cd72:	69fb      	ldr	r3, [r7, #28]
 800cd74:	2b0f      	cmp	r3, #15
 800cd76:	d9e9      	bls.n	800cd4c <prvInitialiseNewTask+0x52>
 800cd78:	e000      	b.n	800cd7c <prvInitialiseNewTask+0x82>
			{
				break;
 800cd7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cd7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd7e:	2200      	movs	r2, #0
 800cd80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cd84:	e003      	b.n	800cd8e <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd88:	2200      	movs	r2, #0
 800cd8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cd8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd90:	2b06      	cmp	r3, #6
 800cd92:	d901      	bls.n	800cd98 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cd94:	2306      	movs	r3, #6
 800cd96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cd98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cda0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cda2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800cda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cda6:	2200      	movs	r2, #0
 800cda8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cdaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdac:	3304      	adds	r3, #4
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7ff fe70 	bl	800ca94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdb6:	3318      	adds	r3, #24
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f7ff fe6b 	bl	800ca94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cdbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cdc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdc6:	f1c3 0207 	rsb	r2, r3, #7
 800cdca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdcc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cdce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cdd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cdda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cddc:	2200      	movs	r2, #0
 800cdde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cde2:	683a      	ldr	r2, [r7, #0]
 800cde4:	68f9      	ldr	r1, [r7, #12]
 800cde6:	69b8      	ldr	r0, [r7, #24]
 800cde8:	f000 fbfe 	bl	800d5e8 <pxPortInitialiseStack>
 800cdec:	4602      	mov	r2, r0
 800cdee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdf0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cdf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d002      	beq.n	800cdfe <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cdf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cdfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cdfe:	bf00      	nop
 800ce00:	3720      	adds	r7, #32
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}
	...

0800ce08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b082      	sub	sp, #8
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ce10:	f000 fd14 	bl	800d83c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ce14:	4b2a      	ldr	r3, [pc, #168]	; (800cec0 <prvAddNewTaskToReadyList+0xb8>)
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	3301      	adds	r3, #1
 800ce1a:	4a29      	ldr	r2, [pc, #164]	; (800cec0 <prvAddNewTaskToReadyList+0xb8>)
 800ce1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ce1e:	4b29      	ldr	r3, [pc, #164]	; (800cec4 <prvAddNewTaskToReadyList+0xbc>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d109      	bne.n	800ce3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ce26:	4a27      	ldr	r2, [pc, #156]	; (800cec4 <prvAddNewTaskToReadyList+0xbc>)
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ce2c:	4b24      	ldr	r3, [pc, #144]	; (800cec0 <prvAddNewTaskToReadyList+0xb8>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b01      	cmp	r3, #1
 800ce32:	d110      	bne.n	800ce56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ce34:	f000 fab8 	bl	800d3a8 <prvInitialiseTaskLists>
 800ce38:	e00d      	b.n	800ce56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ce3a:	4b23      	ldr	r3, [pc, #140]	; (800cec8 <prvAddNewTaskToReadyList+0xc0>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d109      	bne.n	800ce56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ce42:	4b20      	ldr	r3, [pc, #128]	; (800cec4 <prvAddNewTaskToReadyList+0xbc>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	d802      	bhi.n	800ce56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ce50:	4a1c      	ldr	r2, [pc, #112]	; (800cec4 <prvAddNewTaskToReadyList+0xbc>)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ce56:	4b1d      	ldr	r3, [pc, #116]	; (800cecc <prvAddNewTaskToReadyList+0xc4>)
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	3301      	adds	r3, #1
 800ce5c:	4a1b      	ldr	r2, [pc, #108]	; (800cecc <prvAddNewTaskToReadyList+0xc4>)
 800ce5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce64:	2201      	movs	r2, #1
 800ce66:	409a      	lsls	r2, r3
 800ce68:	4b19      	ldr	r3, [pc, #100]	; (800ced0 <prvAddNewTaskToReadyList+0xc8>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	4a18      	ldr	r2, [pc, #96]	; (800ced0 <prvAddNewTaskToReadyList+0xc8>)
 800ce70:	6013      	str	r3, [r2, #0]
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce76:	4613      	mov	r3, r2
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	4413      	add	r3, r2
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	4a15      	ldr	r2, [pc, #84]	; (800ced4 <prvAddNewTaskToReadyList+0xcc>)
 800ce80:	441a      	add	r2, r3
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	3304      	adds	r3, #4
 800ce86:	4619      	mov	r1, r3
 800ce88:	4610      	mov	r0, r2
 800ce8a:	f7ff fe10 	bl	800caae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ce8e:	f000 fd03 	bl	800d898 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ce92:	4b0d      	ldr	r3, [pc, #52]	; (800cec8 <prvAddNewTaskToReadyList+0xc0>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d00e      	beq.n	800ceb8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ce9a:	4b0a      	ldr	r3, [pc, #40]	; (800cec4 <prvAddNewTaskToReadyList+0xbc>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cea4:	429a      	cmp	r2, r3
 800cea6:	d207      	bcs.n	800ceb8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cea8:	4b0b      	ldr	r3, [pc, #44]	; (800ced8 <prvAddNewTaskToReadyList+0xd0>)
 800ceaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ceae:	601a      	str	r2, [r3, #0]
 800ceb0:	f3bf 8f4f 	dsb	sy
 800ceb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ceb8:	bf00      	nop
 800ceba:	3708      	adds	r7, #8
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}
 800cec0:	2000070c 	.word	0x2000070c
 800cec4:	2000060c 	.word	0x2000060c
 800cec8:	20000718 	.word	0x20000718
 800cecc:	20000728 	.word	0x20000728
 800ced0:	20000714 	.word	0x20000714
 800ced4:	20000610 	.word	0x20000610
 800ced8:	e000ed04 	.word	0xe000ed04

0800cedc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cee4:	2300      	movs	r3, #0
 800cee6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d016      	beq.n	800cf1c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ceee:	4b13      	ldr	r3, [pc, #76]	; (800cf3c <vTaskDelay+0x60>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d009      	beq.n	800cf0a <vTaskDelay+0x2e>
 800cef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cefa:	f383 8811 	msr	BASEPRI, r3
 800cefe:	f3bf 8f6f 	isb	sy
 800cf02:	f3bf 8f4f 	dsb	sy
 800cf06:	60bb      	str	r3, [r7, #8]
 800cf08:	e7fe      	b.n	800cf08 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800cf0a:	f000 f879 	bl	800d000 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cf0e:	2100      	movs	r1, #0
 800cf10:	6878      	ldr	r0, [r7, #4]
 800cf12:	f000 fb03 	bl	800d51c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cf16:	f000 f881 	bl	800d01c <xTaskResumeAll>
 800cf1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d107      	bne.n	800cf32 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800cf22:	4b07      	ldr	r3, [pc, #28]	; (800cf40 <vTaskDelay+0x64>)
 800cf24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf28:	601a      	str	r2, [r3, #0]
 800cf2a:	f3bf 8f4f 	dsb	sy
 800cf2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf32:	bf00      	nop
 800cf34:	3710      	adds	r7, #16
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
 800cf3a:	bf00      	nop
 800cf3c:	20000734 	.word	0x20000734
 800cf40:	e000ed04 	.word	0xe000ed04

0800cf44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b08a      	sub	sp, #40	; 0x28
 800cf48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cf52:	463a      	mov	r2, r7
 800cf54:	1d39      	adds	r1, r7, #4
 800cf56:	f107 0308 	add.w	r3, r7, #8
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f7f5 f908 	bl	8002170 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	68ba      	ldr	r2, [r7, #8]
 800cf66:	9202      	str	r2, [sp, #8]
 800cf68:	9301      	str	r3, [sp, #4]
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	9300      	str	r3, [sp, #0]
 800cf6e:	2300      	movs	r3, #0
 800cf70:	460a      	mov	r2, r1
 800cf72:	491d      	ldr	r1, [pc, #116]	; (800cfe8 <vTaskStartScheduler+0xa4>)
 800cf74:	481d      	ldr	r0, [pc, #116]	; (800cfec <vTaskStartScheduler+0xa8>)
 800cf76:	f7ff fe21 	bl	800cbbc <xTaskCreateStatic>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	4b1c      	ldr	r3, [pc, #112]	; (800cff0 <vTaskStartScheduler+0xac>)
 800cf7e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cf80:	4b1b      	ldr	r3, [pc, #108]	; (800cff0 <vTaskStartScheduler+0xac>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d002      	beq.n	800cf8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cf88:	2301      	movs	r3, #1
 800cf8a:	617b      	str	r3, [r7, #20]
 800cf8c:	e001      	b.n	800cf92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cf8e:	2300      	movs	r3, #0
 800cf90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d115      	bne.n	800cfc4 <vTaskStartScheduler+0x80>
 800cf98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf9c:	f383 8811 	msr	BASEPRI, r3
 800cfa0:	f3bf 8f6f 	isb	sy
 800cfa4:	f3bf 8f4f 	dsb	sy
 800cfa8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cfaa:	4b12      	ldr	r3, [pc, #72]	; (800cff4 <vTaskStartScheduler+0xb0>)
 800cfac:	f04f 32ff 	mov.w	r2, #4294967295
 800cfb0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cfb2:	4b11      	ldr	r3, [pc, #68]	; (800cff8 <vTaskStartScheduler+0xb4>)
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cfb8:	4b10      	ldr	r3, [pc, #64]	; (800cffc <vTaskStartScheduler+0xb8>)
 800cfba:	2200      	movs	r2, #0
 800cfbc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cfbe:	f000 fb9f 	bl	800d700 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cfc2:	e00d      	b.n	800cfe0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfca:	d109      	bne.n	800cfe0 <vTaskStartScheduler+0x9c>
 800cfcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd0:	f383 8811 	msr	BASEPRI, r3
 800cfd4:	f3bf 8f6f 	isb	sy
 800cfd8:	f3bf 8f4f 	dsb	sy
 800cfdc:	60fb      	str	r3, [r7, #12]
 800cfde:	e7fe      	b.n	800cfde <vTaskStartScheduler+0x9a>
}
 800cfe0:	bf00      	nop
 800cfe2:	3718      	adds	r7, #24
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	bd80      	pop	{r7, pc}
 800cfe8:	08013594 	.word	0x08013594
 800cfec:	0800d379 	.word	0x0800d379
 800cff0:	20000730 	.word	0x20000730
 800cff4:	2000072c 	.word	0x2000072c
 800cff8:	20000718 	.word	0x20000718
 800cffc:	20000710 	.word	0x20000710

0800d000 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d000:	b480      	push	{r7}
 800d002:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d004:	4b04      	ldr	r3, [pc, #16]	; (800d018 <vTaskSuspendAll+0x18>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	3301      	adds	r3, #1
 800d00a:	4a03      	ldr	r2, [pc, #12]	; (800d018 <vTaskSuspendAll+0x18>)
 800d00c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d00e:	bf00      	nop
 800d010:	46bd      	mov	sp, r7
 800d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d016:	4770      	bx	lr
 800d018:	20000734 	.word	0x20000734

0800d01c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b084      	sub	sp, #16
 800d020:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d022:	2300      	movs	r3, #0
 800d024:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d026:	2300      	movs	r3, #0
 800d028:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d02a:	4b41      	ldr	r3, [pc, #260]	; (800d130 <xTaskResumeAll+0x114>)
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d109      	bne.n	800d046 <xTaskResumeAll+0x2a>
 800d032:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d036:	f383 8811 	msr	BASEPRI, r3
 800d03a:	f3bf 8f6f 	isb	sy
 800d03e:	f3bf 8f4f 	dsb	sy
 800d042:	603b      	str	r3, [r7, #0]
 800d044:	e7fe      	b.n	800d044 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d046:	f000 fbf9 	bl	800d83c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d04a:	4b39      	ldr	r3, [pc, #228]	; (800d130 <xTaskResumeAll+0x114>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	3b01      	subs	r3, #1
 800d050:	4a37      	ldr	r2, [pc, #220]	; (800d130 <xTaskResumeAll+0x114>)
 800d052:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d054:	4b36      	ldr	r3, [pc, #216]	; (800d130 <xTaskResumeAll+0x114>)
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d161      	bne.n	800d120 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d05c:	4b35      	ldr	r3, [pc, #212]	; (800d134 <xTaskResumeAll+0x118>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d05d      	beq.n	800d120 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d064:	e02e      	b.n	800d0c4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d066:	4b34      	ldr	r3, [pc, #208]	; (800d138 <xTaskResumeAll+0x11c>)
 800d068:	68db      	ldr	r3, [r3, #12]
 800d06a:	68db      	ldr	r3, [r3, #12]
 800d06c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	3318      	adds	r3, #24
 800d072:	4618      	mov	r0, r3
 800d074:	f7ff fd78 	bl	800cb68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	3304      	adds	r3, #4
 800d07c:	4618      	mov	r0, r3
 800d07e:	f7ff fd73 	bl	800cb68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d086:	2201      	movs	r2, #1
 800d088:	409a      	lsls	r2, r3
 800d08a:	4b2c      	ldr	r3, [pc, #176]	; (800d13c <xTaskResumeAll+0x120>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	4313      	orrs	r3, r2
 800d090:	4a2a      	ldr	r2, [pc, #168]	; (800d13c <xTaskResumeAll+0x120>)
 800d092:	6013      	str	r3, [r2, #0]
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d098:	4613      	mov	r3, r2
 800d09a:	009b      	lsls	r3, r3, #2
 800d09c:	4413      	add	r3, r2
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	4a27      	ldr	r2, [pc, #156]	; (800d140 <xTaskResumeAll+0x124>)
 800d0a2:	441a      	add	r2, r3
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	3304      	adds	r3, #4
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	4610      	mov	r0, r2
 800d0ac:	f7ff fcff 	bl	800caae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b4:	4b23      	ldr	r3, [pc, #140]	; (800d144 <xTaskResumeAll+0x128>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	d302      	bcc.n	800d0c4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800d0be:	4b22      	ldr	r3, [pc, #136]	; (800d148 <xTaskResumeAll+0x12c>)
 800d0c0:	2201      	movs	r2, #1
 800d0c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d0c4:	4b1c      	ldr	r3, [pc, #112]	; (800d138 <xTaskResumeAll+0x11c>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d1cc      	bne.n	800d066 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d001      	beq.n	800d0d6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d0d2:	f000 fa03 	bl	800d4dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d0d6:	4b1d      	ldr	r3, [pc, #116]	; (800d14c <xTaskResumeAll+0x130>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d010      	beq.n	800d104 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d0e2:	f000 f837 	bl	800d154 <xTaskIncrementTick>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d002      	beq.n	800d0f2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800d0ec:	4b16      	ldr	r3, [pc, #88]	; (800d148 <xTaskResumeAll+0x12c>)
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	3b01      	subs	r3, #1
 800d0f6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d1f1      	bne.n	800d0e2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800d0fe:	4b13      	ldr	r3, [pc, #76]	; (800d14c <xTaskResumeAll+0x130>)
 800d100:	2200      	movs	r2, #0
 800d102:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d104:	4b10      	ldr	r3, [pc, #64]	; (800d148 <xTaskResumeAll+0x12c>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d009      	beq.n	800d120 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d10c:	2301      	movs	r3, #1
 800d10e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d110:	4b0f      	ldr	r3, [pc, #60]	; (800d150 <xTaskResumeAll+0x134>)
 800d112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d116:	601a      	str	r2, [r3, #0]
 800d118:	f3bf 8f4f 	dsb	sy
 800d11c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d120:	f000 fbba 	bl	800d898 <vPortExitCritical>

	return xAlreadyYielded;
 800d124:	68bb      	ldr	r3, [r7, #8]
}
 800d126:	4618      	mov	r0, r3
 800d128:	3710      	adds	r7, #16
 800d12a:	46bd      	mov	sp, r7
 800d12c:	bd80      	pop	{r7, pc}
 800d12e:	bf00      	nop
 800d130:	20000734 	.word	0x20000734
 800d134:	2000070c 	.word	0x2000070c
 800d138:	200006cc 	.word	0x200006cc
 800d13c:	20000714 	.word	0x20000714
 800d140:	20000610 	.word	0x20000610
 800d144:	2000060c 	.word	0x2000060c
 800d148:	20000720 	.word	0x20000720
 800d14c:	2000071c 	.word	0x2000071c
 800d150:	e000ed04 	.word	0xe000ed04

0800d154 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b086      	sub	sp, #24
 800d158:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d15a:	2300      	movs	r3, #0
 800d15c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d15e:	4b4e      	ldr	r3, [pc, #312]	; (800d298 <xTaskIncrementTick+0x144>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	2b00      	cmp	r3, #0
 800d164:	f040 8087 	bne.w	800d276 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d168:	4b4c      	ldr	r3, [pc, #304]	; (800d29c <xTaskIncrementTick+0x148>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	3301      	adds	r3, #1
 800d16e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d170:	4a4a      	ldr	r2, [pc, #296]	; (800d29c <xTaskIncrementTick+0x148>)
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d11f      	bne.n	800d1bc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800d17c:	4b48      	ldr	r3, [pc, #288]	; (800d2a0 <xTaskIncrementTick+0x14c>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d009      	beq.n	800d19a <xTaskIncrementTick+0x46>
 800d186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d18a:	f383 8811 	msr	BASEPRI, r3
 800d18e:	f3bf 8f6f 	isb	sy
 800d192:	f3bf 8f4f 	dsb	sy
 800d196:	603b      	str	r3, [r7, #0]
 800d198:	e7fe      	b.n	800d198 <xTaskIncrementTick+0x44>
 800d19a:	4b41      	ldr	r3, [pc, #260]	; (800d2a0 <xTaskIncrementTick+0x14c>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	60fb      	str	r3, [r7, #12]
 800d1a0:	4b40      	ldr	r3, [pc, #256]	; (800d2a4 <xTaskIncrementTick+0x150>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a3e      	ldr	r2, [pc, #248]	; (800d2a0 <xTaskIncrementTick+0x14c>)
 800d1a6:	6013      	str	r3, [r2, #0]
 800d1a8:	4a3e      	ldr	r2, [pc, #248]	; (800d2a4 <xTaskIncrementTick+0x150>)
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	6013      	str	r3, [r2, #0]
 800d1ae:	4b3e      	ldr	r3, [pc, #248]	; (800d2a8 <xTaskIncrementTick+0x154>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	4a3c      	ldr	r2, [pc, #240]	; (800d2a8 <xTaskIncrementTick+0x154>)
 800d1b6:	6013      	str	r3, [r2, #0]
 800d1b8:	f000 f990 	bl	800d4dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d1bc:	4b3b      	ldr	r3, [pc, #236]	; (800d2ac <xTaskIncrementTick+0x158>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	693a      	ldr	r2, [r7, #16]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d348      	bcc.n	800d258 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1c6:	4b36      	ldr	r3, [pc, #216]	; (800d2a0 <xTaskIncrementTick+0x14c>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d104      	bne.n	800d1da <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1d0:	4b36      	ldr	r3, [pc, #216]	; (800d2ac <xTaskIncrementTick+0x158>)
 800d1d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d1d6:	601a      	str	r2, [r3, #0]
					break;
 800d1d8:	e03e      	b.n	800d258 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1da:	4b31      	ldr	r3, [pc, #196]	; (800d2a0 <xTaskIncrementTick+0x14c>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	68db      	ldr	r3, [r3, #12]
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	685b      	ldr	r3, [r3, #4]
 800d1e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d1ea:	693a      	ldr	r2, [r7, #16]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	429a      	cmp	r2, r3
 800d1f0:	d203      	bcs.n	800d1fa <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d1f2:	4a2e      	ldr	r2, [pc, #184]	; (800d2ac <xTaskIncrementTick+0x158>)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d1f8:	e02e      	b.n	800d258 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	3304      	adds	r3, #4
 800d1fe:	4618      	mov	r0, r3
 800d200:	f7ff fcb2 	bl	800cb68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d004      	beq.n	800d216 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	3318      	adds	r3, #24
 800d210:	4618      	mov	r0, r3
 800d212:	f7ff fca9 	bl	800cb68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d21a:	2201      	movs	r2, #1
 800d21c:	409a      	lsls	r2, r3
 800d21e:	4b24      	ldr	r3, [pc, #144]	; (800d2b0 <xTaskIncrementTick+0x15c>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	4313      	orrs	r3, r2
 800d224:	4a22      	ldr	r2, [pc, #136]	; (800d2b0 <xTaskIncrementTick+0x15c>)
 800d226:	6013      	str	r3, [r2, #0]
 800d228:	68bb      	ldr	r3, [r7, #8]
 800d22a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d22c:	4613      	mov	r3, r2
 800d22e:	009b      	lsls	r3, r3, #2
 800d230:	4413      	add	r3, r2
 800d232:	009b      	lsls	r3, r3, #2
 800d234:	4a1f      	ldr	r2, [pc, #124]	; (800d2b4 <xTaskIncrementTick+0x160>)
 800d236:	441a      	add	r2, r3
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	3304      	adds	r3, #4
 800d23c:	4619      	mov	r1, r3
 800d23e:	4610      	mov	r0, r2
 800d240:	f7ff fc35 	bl	800caae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d248:	4b1b      	ldr	r3, [pc, #108]	; (800d2b8 <xTaskIncrementTick+0x164>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d24e:	429a      	cmp	r2, r3
 800d250:	d3b9      	bcc.n	800d1c6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800d252:	2301      	movs	r3, #1
 800d254:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d256:	e7b6      	b.n	800d1c6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d258:	4b17      	ldr	r3, [pc, #92]	; (800d2b8 <xTaskIncrementTick+0x164>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d25e:	4915      	ldr	r1, [pc, #84]	; (800d2b4 <xTaskIncrementTick+0x160>)
 800d260:	4613      	mov	r3, r2
 800d262:	009b      	lsls	r3, r3, #2
 800d264:	4413      	add	r3, r2
 800d266:	009b      	lsls	r3, r3, #2
 800d268:	440b      	add	r3, r1
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	2b01      	cmp	r3, #1
 800d26e:	d907      	bls.n	800d280 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800d270:	2301      	movs	r3, #1
 800d272:	617b      	str	r3, [r7, #20]
 800d274:	e004      	b.n	800d280 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d276:	4b11      	ldr	r3, [pc, #68]	; (800d2bc <xTaskIncrementTick+0x168>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	3301      	adds	r3, #1
 800d27c:	4a0f      	ldr	r2, [pc, #60]	; (800d2bc <xTaskIncrementTick+0x168>)
 800d27e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d280:	4b0f      	ldr	r3, [pc, #60]	; (800d2c0 <xTaskIncrementTick+0x16c>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d001      	beq.n	800d28c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800d288:	2301      	movs	r3, #1
 800d28a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d28c:	697b      	ldr	r3, [r7, #20]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3718      	adds	r7, #24
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	20000734 	.word	0x20000734
 800d29c:	20000710 	.word	0x20000710
 800d2a0:	200006c4 	.word	0x200006c4
 800d2a4:	200006c8 	.word	0x200006c8
 800d2a8:	20000724 	.word	0x20000724
 800d2ac:	2000072c 	.word	0x2000072c
 800d2b0:	20000714 	.word	0x20000714
 800d2b4:	20000610 	.word	0x20000610
 800d2b8:	2000060c 	.word	0x2000060c
 800d2bc:	2000071c 	.word	0x2000071c
 800d2c0:	20000720 	.word	0x20000720

0800d2c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b087      	sub	sp, #28
 800d2c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d2ca:	4b26      	ldr	r3, [pc, #152]	; (800d364 <vTaskSwitchContext+0xa0>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d003      	beq.n	800d2da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d2d2:	4b25      	ldr	r3, [pc, #148]	; (800d368 <vTaskSwitchContext+0xa4>)
 800d2d4:	2201      	movs	r2, #1
 800d2d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d2d8:	e03e      	b.n	800d358 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800d2da:	4b23      	ldr	r3, [pc, #140]	; (800d368 <vTaskSwitchContext+0xa4>)
 800d2dc:	2200      	movs	r2, #0
 800d2de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2e0:	4b22      	ldr	r3, [pc, #136]	; (800d36c <vTaskSwitchContext+0xa8>)
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	fab3 f383 	clz	r3, r3
 800d2ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d2ee:	7afb      	ldrb	r3, [r7, #11]
 800d2f0:	f1c3 031f 	rsb	r3, r3, #31
 800d2f4:	617b      	str	r3, [r7, #20]
 800d2f6:	491e      	ldr	r1, [pc, #120]	; (800d370 <vTaskSwitchContext+0xac>)
 800d2f8:	697a      	ldr	r2, [r7, #20]
 800d2fa:	4613      	mov	r3, r2
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	4413      	add	r3, r2
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	440b      	add	r3, r1
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d109      	bne.n	800d31e <vTaskSwitchContext+0x5a>
	__asm volatile
 800d30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d30e:	f383 8811 	msr	BASEPRI, r3
 800d312:	f3bf 8f6f 	isb	sy
 800d316:	f3bf 8f4f 	dsb	sy
 800d31a:	607b      	str	r3, [r7, #4]
 800d31c:	e7fe      	b.n	800d31c <vTaskSwitchContext+0x58>
 800d31e:	697a      	ldr	r2, [r7, #20]
 800d320:	4613      	mov	r3, r2
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	4413      	add	r3, r2
 800d326:	009b      	lsls	r3, r3, #2
 800d328:	4a11      	ldr	r2, [pc, #68]	; (800d370 <vTaskSwitchContext+0xac>)
 800d32a:	4413      	add	r3, r2
 800d32c:	613b      	str	r3, [r7, #16]
 800d32e:	693b      	ldr	r3, [r7, #16]
 800d330:	685b      	ldr	r3, [r3, #4]
 800d332:	685a      	ldr	r2, [r3, #4]
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	605a      	str	r2, [r3, #4]
 800d338:	693b      	ldr	r3, [r7, #16]
 800d33a:	685a      	ldr	r2, [r3, #4]
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	3308      	adds	r3, #8
 800d340:	429a      	cmp	r2, r3
 800d342:	d104      	bne.n	800d34e <vTaskSwitchContext+0x8a>
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	685a      	ldr	r2, [r3, #4]
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	605a      	str	r2, [r3, #4]
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	685b      	ldr	r3, [r3, #4]
 800d352:	68db      	ldr	r3, [r3, #12]
 800d354:	4a07      	ldr	r2, [pc, #28]	; (800d374 <vTaskSwitchContext+0xb0>)
 800d356:	6013      	str	r3, [r2, #0]
}
 800d358:	bf00      	nop
 800d35a:	371c      	adds	r7, #28
 800d35c:	46bd      	mov	sp, r7
 800d35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d362:	4770      	bx	lr
 800d364:	20000734 	.word	0x20000734
 800d368:	20000720 	.word	0x20000720
 800d36c:	20000714 	.word	0x20000714
 800d370:	20000610 	.word	0x20000610
 800d374:	2000060c 	.word	0x2000060c

0800d378 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b082      	sub	sp, #8
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d380:	f000 f852 	bl	800d428 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d384:	4b06      	ldr	r3, [pc, #24]	; (800d3a0 <prvIdleTask+0x28>)
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	2b01      	cmp	r3, #1
 800d38a:	d9f9      	bls.n	800d380 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d38c:	4b05      	ldr	r3, [pc, #20]	; (800d3a4 <prvIdleTask+0x2c>)
 800d38e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d392:	601a      	str	r2, [r3, #0]
 800d394:	f3bf 8f4f 	dsb	sy
 800d398:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d39c:	e7f0      	b.n	800d380 <prvIdleTask+0x8>
 800d39e:	bf00      	nop
 800d3a0:	20000610 	.word	0x20000610
 800d3a4:	e000ed04 	.word	0xe000ed04

0800d3a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b082      	sub	sp, #8
 800d3ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	607b      	str	r3, [r7, #4]
 800d3b2:	e00c      	b.n	800d3ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d3b4:	687a      	ldr	r2, [r7, #4]
 800d3b6:	4613      	mov	r3, r2
 800d3b8:	009b      	lsls	r3, r3, #2
 800d3ba:	4413      	add	r3, r2
 800d3bc:	009b      	lsls	r3, r3, #2
 800d3be:	4a12      	ldr	r2, [pc, #72]	; (800d408 <prvInitialiseTaskLists+0x60>)
 800d3c0:	4413      	add	r3, r2
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f7ff fb46 	bl	800ca54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	3301      	adds	r3, #1
 800d3cc:	607b      	str	r3, [r7, #4]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2b06      	cmp	r3, #6
 800d3d2:	d9ef      	bls.n	800d3b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d3d4:	480d      	ldr	r0, [pc, #52]	; (800d40c <prvInitialiseTaskLists+0x64>)
 800d3d6:	f7ff fb3d 	bl	800ca54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d3da:	480d      	ldr	r0, [pc, #52]	; (800d410 <prvInitialiseTaskLists+0x68>)
 800d3dc:	f7ff fb3a 	bl	800ca54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d3e0:	480c      	ldr	r0, [pc, #48]	; (800d414 <prvInitialiseTaskLists+0x6c>)
 800d3e2:	f7ff fb37 	bl	800ca54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d3e6:	480c      	ldr	r0, [pc, #48]	; (800d418 <prvInitialiseTaskLists+0x70>)
 800d3e8:	f7ff fb34 	bl	800ca54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d3ec:	480b      	ldr	r0, [pc, #44]	; (800d41c <prvInitialiseTaskLists+0x74>)
 800d3ee:	f7ff fb31 	bl	800ca54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d3f2:	4b0b      	ldr	r3, [pc, #44]	; (800d420 <prvInitialiseTaskLists+0x78>)
 800d3f4:	4a05      	ldr	r2, [pc, #20]	; (800d40c <prvInitialiseTaskLists+0x64>)
 800d3f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d3f8:	4b0a      	ldr	r3, [pc, #40]	; (800d424 <prvInitialiseTaskLists+0x7c>)
 800d3fa:	4a05      	ldr	r2, [pc, #20]	; (800d410 <prvInitialiseTaskLists+0x68>)
 800d3fc:	601a      	str	r2, [r3, #0]
}
 800d3fe:	bf00      	nop
 800d400:	3708      	adds	r7, #8
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop
 800d408:	20000610 	.word	0x20000610
 800d40c:	2000069c 	.word	0x2000069c
 800d410:	200006b0 	.word	0x200006b0
 800d414:	200006cc 	.word	0x200006cc
 800d418:	200006e0 	.word	0x200006e0
 800d41c:	200006f8 	.word	0x200006f8
 800d420:	200006c4 	.word	0x200006c4
 800d424:	200006c8 	.word	0x200006c8

0800d428 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b082      	sub	sp, #8
 800d42c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d42e:	e019      	b.n	800d464 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d430:	f000 fa04 	bl	800d83c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d434:	4b0f      	ldr	r3, [pc, #60]	; (800d474 <prvCheckTasksWaitingTermination+0x4c>)
 800d436:	68db      	ldr	r3, [r3, #12]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	3304      	adds	r3, #4
 800d440:	4618      	mov	r0, r3
 800d442:	f7ff fb91 	bl	800cb68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d446:	4b0c      	ldr	r3, [pc, #48]	; (800d478 <prvCheckTasksWaitingTermination+0x50>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	3b01      	subs	r3, #1
 800d44c:	4a0a      	ldr	r2, [pc, #40]	; (800d478 <prvCheckTasksWaitingTermination+0x50>)
 800d44e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d450:	4b0a      	ldr	r3, [pc, #40]	; (800d47c <prvCheckTasksWaitingTermination+0x54>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	3b01      	subs	r3, #1
 800d456:	4a09      	ldr	r2, [pc, #36]	; (800d47c <prvCheckTasksWaitingTermination+0x54>)
 800d458:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d45a:	f000 fa1d 	bl	800d898 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f000 f80e 	bl	800d480 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d464:	4b05      	ldr	r3, [pc, #20]	; (800d47c <prvCheckTasksWaitingTermination+0x54>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d1e1      	bne.n	800d430 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d46c:	bf00      	nop
 800d46e:	3708      	adds	r7, #8
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}
 800d474:	200006e0 	.word	0x200006e0
 800d478:	2000070c 	.word	0x2000070c
 800d47c:	200006f4 	.word	0x200006f4

0800d480 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d480:	b580      	push	{r7, lr}
 800d482:	b084      	sub	sp, #16
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d108      	bne.n	800d4a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d496:	4618      	mov	r0, r3
 800d498:	f000 fb6e 	bl	800db78 <vPortFree>
				vPortFree( pxTCB );
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	f000 fb6b 	bl	800db78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d4a2:	e017      	b.n	800d4d4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d4aa:	2b01      	cmp	r3, #1
 800d4ac:	d103      	bne.n	800d4b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f000 fb62 	bl	800db78 <vPortFree>
	}
 800d4b4:	e00e      	b.n	800d4d4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d4bc:	2b02      	cmp	r3, #2
 800d4be:	d009      	beq.n	800d4d4 <prvDeleteTCB+0x54>
 800d4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4c4:	f383 8811 	msr	BASEPRI, r3
 800d4c8:	f3bf 8f6f 	isb	sy
 800d4cc:	f3bf 8f4f 	dsb	sy
 800d4d0:	60fb      	str	r3, [r7, #12]
 800d4d2:	e7fe      	b.n	800d4d2 <prvDeleteTCB+0x52>
	}
 800d4d4:	bf00      	nop
 800d4d6:	3710      	adds	r7, #16
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	bd80      	pop	{r7, pc}

0800d4dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b083      	sub	sp, #12
 800d4e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d4e2:	4b0c      	ldr	r3, [pc, #48]	; (800d514 <prvResetNextTaskUnblockTime+0x38>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d104      	bne.n	800d4f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d4ec:	4b0a      	ldr	r3, [pc, #40]	; (800d518 <prvResetNextTaskUnblockTime+0x3c>)
 800d4ee:	f04f 32ff 	mov.w	r2, #4294967295
 800d4f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d4f4:	e008      	b.n	800d508 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4f6:	4b07      	ldr	r3, [pc, #28]	; (800d514 <prvResetNextTaskUnblockTime+0x38>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	68db      	ldr	r3, [r3, #12]
 800d4fc:	68db      	ldr	r3, [r3, #12]
 800d4fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	685b      	ldr	r3, [r3, #4]
 800d504:	4a04      	ldr	r2, [pc, #16]	; (800d518 <prvResetNextTaskUnblockTime+0x3c>)
 800d506:	6013      	str	r3, [r2, #0]
}
 800d508:	bf00      	nop
 800d50a:	370c      	adds	r7, #12
 800d50c:	46bd      	mov	sp, r7
 800d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d512:	4770      	bx	lr
 800d514:	200006c4 	.word	0x200006c4
 800d518:	2000072c 	.word	0x2000072c

0800d51c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
 800d524:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d526:	4b29      	ldr	r3, [pc, #164]	; (800d5cc <prvAddCurrentTaskToDelayedList+0xb0>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d52c:	4b28      	ldr	r3, [pc, #160]	; (800d5d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	3304      	adds	r3, #4
 800d532:	4618      	mov	r0, r3
 800d534:	f7ff fb18 	bl	800cb68 <uxListRemove>
 800d538:	4603      	mov	r3, r0
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d10b      	bne.n	800d556 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d53e:	4b24      	ldr	r3, [pc, #144]	; (800d5d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d544:	2201      	movs	r2, #1
 800d546:	fa02 f303 	lsl.w	r3, r2, r3
 800d54a:	43da      	mvns	r2, r3
 800d54c:	4b21      	ldr	r3, [pc, #132]	; (800d5d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	4013      	ands	r3, r2
 800d552:	4a20      	ldr	r2, [pc, #128]	; (800d5d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d554:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d55c:	d10a      	bne.n	800d574 <prvAddCurrentTaskToDelayedList+0x58>
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d007      	beq.n	800d574 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d564:	4b1a      	ldr	r3, [pc, #104]	; (800d5d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	3304      	adds	r3, #4
 800d56a:	4619      	mov	r1, r3
 800d56c:	481a      	ldr	r0, [pc, #104]	; (800d5d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d56e:	f7ff fa9e 	bl	800caae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d572:	e026      	b.n	800d5c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d574:	68fa      	ldr	r2, [r7, #12]
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	4413      	add	r3, r2
 800d57a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d57c:	4b14      	ldr	r3, [pc, #80]	; (800d5d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	68ba      	ldr	r2, [r7, #8]
 800d582:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d584:	68ba      	ldr	r2, [r7, #8]
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	429a      	cmp	r2, r3
 800d58a:	d209      	bcs.n	800d5a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d58c:	4b13      	ldr	r3, [pc, #76]	; (800d5dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800d58e:	681a      	ldr	r2, [r3, #0]
 800d590:	4b0f      	ldr	r3, [pc, #60]	; (800d5d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	3304      	adds	r3, #4
 800d596:	4619      	mov	r1, r3
 800d598:	4610      	mov	r0, r2
 800d59a:	f7ff faac 	bl	800caf6 <vListInsert>
}
 800d59e:	e010      	b.n	800d5c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5a0:	4b0f      	ldr	r3, [pc, #60]	; (800d5e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d5a2:	681a      	ldr	r2, [r3, #0]
 800d5a4:	4b0a      	ldr	r3, [pc, #40]	; (800d5d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	3304      	adds	r3, #4
 800d5aa:	4619      	mov	r1, r3
 800d5ac:	4610      	mov	r0, r2
 800d5ae:	f7ff faa2 	bl	800caf6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d5b2:	4b0c      	ldr	r3, [pc, #48]	; (800d5e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	68ba      	ldr	r2, [r7, #8]
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d202      	bcs.n	800d5c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d5bc:	4a09      	ldr	r2, [pc, #36]	; (800d5e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	6013      	str	r3, [r2, #0]
}
 800d5c2:	bf00      	nop
 800d5c4:	3710      	adds	r7, #16
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}
 800d5ca:	bf00      	nop
 800d5cc:	20000710 	.word	0x20000710
 800d5d0:	2000060c 	.word	0x2000060c
 800d5d4:	20000714 	.word	0x20000714
 800d5d8:	200006f8 	.word	0x200006f8
 800d5dc:	200006c8 	.word	0x200006c8
 800d5e0:	200006c4 	.word	0x200006c4
 800d5e4:	2000072c 	.word	0x2000072c

0800d5e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	b085      	sub	sp, #20
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	60f8      	str	r0, [r7, #12]
 800d5f0:	60b9      	str	r1, [r7, #8]
 800d5f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	3b04      	subs	r3, #4
 800d5f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d600:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	3b04      	subs	r3, #4
 800d606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	f023 0201 	bic.w	r2, r3, #1
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	3b04      	subs	r3, #4
 800d616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d618:	4a0c      	ldr	r2, [pc, #48]	; (800d64c <pxPortInitialiseStack+0x64>)
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	3b14      	subs	r3, #20
 800d622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d624:	687a      	ldr	r2, [r7, #4]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	3b04      	subs	r3, #4
 800d62e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f06f 0202 	mvn.w	r2, #2
 800d636:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	3b20      	subs	r3, #32
 800d63c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d63e:	68fb      	ldr	r3, [r7, #12]
}
 800d640:	4618      	mov	r0, r3
 800d642:	3714      	adds	r7, #20
 800d644:	46bd      	mov	sp, r7
 800d646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64a:	4770      	bx	lr
 800d64c:	0800d651 	.word	0x0800d651

0800d650 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d650:	b480      	push	{r7}
 800d652:	b085      	sub	sp, #20
 800d654:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d656:	2300      	movs	r3, #0
 800d658:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d65a:	4b11      	ldr	r3, [pc, #68]	; (800d6a0 <prvTaskExitError+0x50>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d662:	d009      	beq.n	800d678 <prvTaskExitError+0x28>
 800d664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d668:	f383 8811 	msr	BASEPRI, r3
 800d66c:	f3bf 8f6f 	isb	sy
 800d670:	f3bf 8f4f 	dsb	sy
 800d674:	60fb      	str	r3, [r7, #12]
 800d676:	e7fe      	b.n	800d676 <prvTaskExitError+0x26>
 800d678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d67c:	f383 8811 	msr	BASEPRI, r3
 800d680:	f3bf 8f6f 	isb	sy
 800d684:	f3bf 8f4f 	dsb	sy
 800d688:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d68a:	bf00      	nop
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d0fc      	beq.n	800d68c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d692:	bf00      	nop
 800d694:	3714      	adds	r7, #20
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	20000134 	.word	0x20000134
	...

0800d6b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d6b0:	4b07      	ldr	r3, [pc, #28]	; (800d6d0 <pxCurrentTCBConst2>)
 800d6b2:	6819      	ldr	r1, [r3, #0]
 800d6b4:	6808      	ldr	r0, [r1, #0]
 800d6b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ba:	f380 8809 	msr	PSP, r0
 800d6be:	f3bf 8f6f 	isb	sy
 800d6c2:	f04f 0000 	mov.w	r0, #0
 800d6c6:	f380 8811 	msr	BASEPRI, r0
 800d6ca:	4770      	bx	lr
 800d6cc:	f3af 8000 	nop.w

0800d6d0 <pxCurrentTCBConst2>:
 800d6d0:	2000060c 	.word	0x2000060c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d6d4:	bf00      	nop
 800d6d6:	bf00      	nop

0800d6d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d6d8:	4808      	ldr	r0, [pc, #32]	; (800d6fc <prvPortStartFirstTask+0x24>)
 800d6da:	6800      	ldr	r0, [r0, #0]
 800d6dc:	6800      	ldr	r0, [r0, #0]
 800d6de:	f380 8808 	msr	MSP, r0
 800d6e2:	f04f 0000 	mov.w	r0, #0
 800d6e6:	f380 8814 	msr	CONTROL, r0
 800d6ea:	b662      	cpsie	i
 800d6ec:	b661      	cpsie	f
 800d6ee:	f3bf 8f4f 	dsb	sy
 800d6f2:	f3bf 8f6f 	isb	sy
 800d6f6:	df00      	svc	0
 800d6f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d6fa:	bf00      	nop
 800d6fc:	e000ed08 	.word	0xe000ed08

0800d700 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b086      	sub	sp, #24
 800d704:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d706:	4b44      	ldr	r3, [pc, #272]	; (800d818 <xPortStartScheduler+0x118>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	4a44      	ldr	r2, [pc, #272]	; (800d81c <xPortStartScheduler+0x11c>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d109      	bne.n	800d724 <xPortStartScheduler+0x24>
 800d710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d714:	f383 8811 	msr	BASEPRI, r3
 800d718:	f3bf 8f6f 	isb	sy
 800d71c:	f3bf 8f4f 	dsb	sy
 800d720:	613b      	str	r3, [r7, #16]
 800d722:	e7fe      	b.n	800d722 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d724:	4b3c      	ldr	r3, [pc, #240]	; (800d818 <xPortStartScheduler+0x118>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4a3d      	ldr	r2, [pc, #244]	; (800d820 <xPortStartScheduler+0x120>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d109      	bne.n	800d742 <xPortStartScheduler+0x42>
 800d72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d732:	f383 8811 	msr	BASEPRI, r3
 800d736:	f3bf 8f6f 	isb	sy
 800d73a:	f3bf 8f4f 	dsb	sy
 800d73e:	60fb      	str	r3, [r7, #12]
 800d740:	e7fe      	b.n	800d740 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d742:	4b38      	ldr	r3, [pc, #224]	; (800d824 <xPortStartScheduler+0x124>)
 800d744:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	781b      	ldrb	r3, [r3, #0]
 800d74a:	b2db      	uxtb	r3, r3
 800d74c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d74e:	697b      	ldr	r3, [r7, #20]
 800d750:	22ff      	movs	r2, #255	; 0xff
 800d752:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	781b      	ldrb	r3, [r3, #0]
 800d758:	b2db      	uxtb	r3, r3
 800d75a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d75c:	78fb      	ldrb	r3, [r7, #3]
 800d75e:	b2db      	uxtb	r3, r3
 800d760:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d764:	b2da      	uxtb	r2, r3
 800d766:	4b30      	ldr	r3, [pc, #192]	; (800d828 <xPortStartScheduler+0x128>)
 800d768:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d76a:	4b30      	ldr	r3, [pc, #192]	; (800d82c <xPortStartScheduler+0x12c>)
 800d76c:	2207      	movs	r2, #7
 800d76e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d770:	e009      	b.n	800d786 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800d772:	4b2e      	ldr	r3, [pc, #184]	; (800d82c <xPortStartScheduler+0x12c>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	3b01      	subs	r3, #1
 800d778:	4a2c      	ldr	r2, [pc, #176]	; (800d82c <xPortStartScheduler+0x12c>)
 800d77a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d77c:	78fb      	ldrb	r3, [r7, #3]
 800d77e:	b2db      	uxtb	r3, r3
 800d780:	005b      	lsls	r3, r3, #1
 800d782:	b2db      	uxtb	r3, r3
 800d784:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d786:	78fb      	ldrb	r3, [r7, #3]
 800d788:	b2db      	uxtb	r3, r3
 800d78a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d78e:	2b80      	cmp	r3, #128	; 0x80
 800d790:	d0ef      	beq.n	800d772 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d792:	4b26      	ldr	r3, [pc, #152]	; (800d82c <xPortStartScheduler+0x12c>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f1c3 0307 	rsb	r3, r3, #7
 800d79a:	2b04      	cmp	r3, #4
 800d79c:	d009      	beq.n	800d7b2 <xPortStartScheduler+0xb2>
 800d79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a2:	f383 8811 	msr	BASEPRI, r3
 800d7a6:	f3bf 8f6f 	isb	sy
 800d7aa:	f3bf 8f4f 	dsb	sy
 800d7ae:	60bb      	str	r3, [r7, #8]
 800d7b0:	e7fe      	b.n	800d7b0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d7b2:	4b1e      	ldr	r3, [pc, #120]	; (800d82c <xPortStartScheduler+0x12c>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	021b      	lsls	r3, r3, #8
 800d7b8:	4a1c      	ldr	r2, [pc, #112]	; (800d82c <xPortStartScheduler+0x12c>)
 800d7ba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d7bc:	4b1b      	ldr	r3, [pc, #108]	; (800d82c <xPortStartScheduler+0x12c>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d7c4:	4a19      	ldr	r2, [pc, #100]	; (800d82c <xPortStartScheduler+0x12c>)
 800d7c6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	b2da      	uxtb	r2, r3
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d7d0:	4b17      	ldr	r3, [pc, #92]	; (800d830 <xPortStartScheduler+0x130>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4a16      	ldr	r2, [pc, #88]	; (800d830 <xPortStartScheduler+0x130>)
 800d7d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d7da:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d7dc:	4b14      	ldr	r3, [pc, #80]	; (800d830 <xPortStartScheduler+0x130>)
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	4a13      	ldr	r2, [pc, #76]	; (800d830 <xPortStartScheduler+0x130>)
 800d7e2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d7e6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d7e8:	f000 f8d6 	bl	800d998 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d7ec:	4b11      	ldr	r3, [pc, #68]	; (800d834 <xPortStartScheduler+0x134>)
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d7f2:	f000 f8f5 	bl	800d9e0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d7f6:	4b10      	ldr	r3, [pc, #64]	; (800d838 <xPortStartScheduler+0x138>)
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	4a0f      	ldr	r2, [pc, #60]	; (800d838 <xPortStartScheduler+0x138>)
 800d7fc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d800:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d802:	f7ff ff69 	bl	800d6d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d806:	f7ff fd5d 	bl	800d2c4 <vTaskSwitchContext>
	prvTaskExitError();
 800d80a:	f7ff ff21 	bl	800d650 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d80e:	2300      	movs	r3, #0
}
 800d810:	4618      	mov	r0, r3
 800d812:	3718      	adds	r7, #24
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}
 800d818:	e000ed00 	.word	0xe000ed00
 800d81c:	410fc271 	.word	0x410fc271
 800d820:	410fc270 	.word	0x410fc270
 800d824:	e000e400 	.word	0xe000e400
 800d828:	20000738 	.word	0x20000738
 800d82c:	2000073c 	.word	0x2000073c
 800d830:	e000ed20 	.word	0xe000ed20
 800d834:	20000134 	.word	0x20000134
 800d838:	e000ef34 	.word	0xe000ef34

0800d83c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d83c:	b480      	push	{r7}
 800d83e:	b083      	sub	sp, #12
 800d840:	af00      	add	r7, sp, #0
 800d842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d846:	f383 8811 	msr	BASEPRI, r3
 800d84a:	f3bf 8f6f 	isb	sy
 800d84e:	f3bf 8f4f 	dsb	sy
 800d852:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d854:	4b0e      	ldr	r3, [pc, #56]	; (800d890 <vPortEnterCritical+0x54>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	3301      	adds	r3, #1
 800d85a:	4a0d      	ldr	r2, [pc, #52]	; (800d890 <vPortEnterCritical+0x54>)
 800d85c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d85e:	4b0c      	ldr	r3, [pc, #48]	; (800d890 <vPortEnterCritical+0x54>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	2b01      	cmp	r3, #1
 800d864:	d10e      	bne.n	800d884 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d866:	4b0b      	ldr	r3, [pc, #44]	; (800d894 <vPortEnterCritical+0x58>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	b2db      	uxtb	r3, r3
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d009      	beq.n	800d884 <vPortEnterCritical+0x48>
 800d870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d874:	f383 8811 	msr	BASEPRI, r3
 800d878:	f3bf 8f6f 	isb	sy
 800d87c:	f3bf 8f4f 	dsb	sy
 800d880:	603b      	str	r3, [r7, #0]
 800d882:	e7fe      	b.n	800d882 <vPortEnterCritical+0x46>
	}
}
 800d884:	bf00      	nop
 800d886:	370c      	adds	r7, #12
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	20000134 	.word	0x20000134
 800d894:	e000ed04 	.word	0xe000ed04

0800d898 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d898:	b480      	push	{r7}
 800d89a:	b083      	sub	sp, #12
 800d89c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d89e:	4b11      	ldr	r3, [pc, #68]	; (800d8e4 <vPortExitCritical+0x4c>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d109      	bne.n	800d8ba <vPortExitCritical+0x22>
 800d8a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8aa:	f383 8811 	msr	BASEPRI, r3
 800d8ae:	f3bf 8f6f 	isb	sy
 800d8b2:	f3bf 8f4f 	dsb	sy
 800d8b6:	607b      	str	r3, [r7, #4]
 800d8b8:	e7fe      	b.n	800d8b8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800d8ba:	4b0a      	ldr	r3, [pc, #40]	; (800d8e4 <vPortExitCritical+0x4c>)
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	3b01      	subs	r3, #1
 800d8c0:	4a08      	ldr	r2, [pc, #32]	; (800d8e4 <vPortExitCritical+0x4c>)
 800d8c2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d8c4:	4b07      	ldr	r3, [pc, #28]	; (800d8e4 <vPortExitCritical+0x4c>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d104      	bne.n	800d8d6 <vPortExitCritical+0x3e>
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d8d6:	bf00      	nop
 800d8d8:	370c      	adds	r7, #12
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e0:	4770      	bx	lr
 800d8e2:	bf00      	nop
 800d8e4:	20000134 	.word	0x20000134
	...

0800d8f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d8f0:	f3ef 8009 	mrs	r0, PSP
 800d8f4:	f3bf 8f6f 	isb	sy
 800d8f8:	4b15      	ldr	r3, [pc, #84]	; (800d950 <pxCurrentTCBConst>)
 800d8fa:	681a      	ldr	r2, [r3, #0]
 800d8fc:	f01e 0f10 	tst.w	lr, #16
 800d900:	bf08      	it	eq
 800d902:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d906:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90a:	6010      	str	r0, [r2, #0]
 800d90c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d910:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d914:	f380 8811 	msr	BASEPRI, r0
 800d918:	f3bf 8f4f 	dsb	sy
 800d91c:	f3bf 8f6f 	isb	sy
 800d920:	f7ff fcd0 	bl	800d2c4 <vTaskSwitchContext>
 800d924:	f04f 0000 	mov.w	r0, #0
 800d928:	f380 8811 	msr	BASEPRI, r0
 800d92c:	bc09      	pop	{r0, r3}
 800d92e:	6819      	ldr	r1, [r3, #0]
 800d930:	6808      	ldr	r0, [r1, #0]
 800d932:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d936:	f01e 0f10 	tst.w	lr, #16
 800d93a:	bf08      	it	eq
 800d93c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d940:	f380 8809 	msr	PSP, r0
 800d944:	f3bf 8f6f 	isb	sy
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	f3af 8000 	nop.w

0800d950 <pxCurrentTCBConst>:
 800d950:	2000060c 	.word	0x2000060c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d954:	bf00      	nop
 800d956:	bf00      	nop

0800d958 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b082      	sub	sp, #8
 800d95c:	af00      	add	r7, sp, #0
	__asm volatile
 800d95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d962:	f383 8811 	msr	BASEPRI, r3
 800d966:	f3bf 8f6f 	isb	sy
 800d96a:	f3bf 8f4f 	dsb	sy
 800d96e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d970:	f7ff fbf0 	bl	800d154 <xTaskIncrementTick>
 800d974:	4603      	mov	r3, r0
 800d976:	2b00      	cmp	r3, #0
 800d978:	d003      	beq.n	800d982 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d97a:	4b06      	ldr	r3, [pc, #24]	; (800d994 <SysTick_Handler+0x3c>)
 800d97c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d980:	601a      	str	r2, [r3, #0]
 800d982:	2300      	movs	r3, #0
 800d984:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800d98c:	bf00      	nop
 800d98e:	3708      	adds	r7, #8
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}
 800d994:	e000ed04 	.word	0xe000ed04

0800d998 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d998:	b480      	push	{r7}
 800d99a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d99c:	4b0b      	ldr	r3, [pc, #44]	; (800d9cc <vPortSetupTimerInterrupt+0x34>)
 800d99e:	2200      	movs	r2, #0
 800d9a0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d9a2:	4b0b      	ldr	r3, [pc, #44]	; (800d9d0 <vPortSetupTimerInterrupt+0x38>)
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d9a8:	4b0a      	ldr	r3, [pc, #40]	; (800d9d4 <vPortSetupTimerInterrupt+0x3c>)
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	4a0a      	ldr	r2, [pc, #40]	; (800d9d8 <vPortSetupTimerInterrupt+0x40>)
 800d9ae:	fba2 2303 	umull	r2, r3, r2, r3
 800d9b2:	099b      	lsrs	r3, r3, #6
 800d9b4:	4a09      	ldr	r2, [pc, #36]	; (800d9dc <vPortSetupTimerInterrupt+0x44>)
 800d9b6:	3b01      	subs	r3, #1
 800d9b8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d9ba:	4b04      	ldr	r3, [pc, #16]	; (800d9cc <vPortSetupTimerInterrupt+0x34>)
 800d9bc:	2207      	movs	r2, #7
 800d9be:	601a      	str	r2, [r3, #0]
}
 800d9c0:	bf00      	nop
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c8:	4770      	bx	lr
 800d9ca:	bf00      	nop
 800d9cc:	e000e010 	.word	0xe000e010
 800d9d0:	e000e018 	.word	0xe000e018
 800d9d4:	20000000 	.word	0x20000000
 800d9d8:	10624dd3 	.word	0x10624dd3
 800d9dc:	e000e014 	.word	0xe000e014

0800d9e0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d9e0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d9f0 <vPortEnableVFP+0x10>
 800d9e4:	6801      	ldr	r1, [r0, #0]
 800d9e6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d9ea:	6001      	str	r1, [r0, #0]
 800d9ec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d9ee:	bf00      	nop
 800d9f0:	e000ed88 	.word	0xe000ed88

0800d9f4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08a      	sub	sp, #40	; 0x28
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800da00:	f7ff fafe 	bl	800d000 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800da04:	4b57      	ldr	r3, [pc, #348]	; (800db64 <pvPortMalloc+0x170>)
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d101      	bne.n	800da10 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800da0c:	f000 f90c 	bl	800dc28 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800da10:	4b55      	ldr	r3, [pc, #340]	; (800db68 <pvPortMalloc+0x174>)
 800da12:	681a      	ldr	r2, [r3, #0]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	4013      	ands	r3, r2
 800da18:	2b00      	cmp	r3, #0
 800da1a:	f040 808c 	bne.w	800db36 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d01c      	beq.n	800da5e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800da24:	2208      	movs	r2, #8
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	4413      	add	r3, r2
 800da2a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f003 0307 	and.w	r3, r3, #7
 800da32:	2b00      	cmp	r3, #0
 800da34:	d013      	beq.n	800da5e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f023 0307 	bic.w	r3, r3, #7
 800da3c:	3308      	adds	r3, #8
 800da3e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	f003 0307 	and.w	r3, r3, #7
 800da46:	2b00      	cmp	r3, #0
 800da48:	d009      	beq.n	800da5e <pvPortMalloc+0x6a>
	__asm volatile
 800da4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da4e:	f383 8811 	msr	BASEPRI, r3
 800da52:	f3bf 8f6f 	isb	sy
 800da56:	f3bf 8f4f 	dsb	sy
 800da5a:	617b      	str	r3, [r7, #20]
 800da5c:	e7fe      	b.n	800da5c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d068      	beq.n	800db36 <pvPortMalloc+0x142>
 800da64:	4b41      	ldr	r3, [pc, #260]	; (800db6c <pvPortMalloc+0x178>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	687a      	ldr	r2, [r7, #4]
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d863      	bhi.n	800db36 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800da6e:	4b40      	ldr	r3, [pc, #256]	; (800db70 <pvPortMalloc+0x17c>)
 800da70:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800da72:	4b3f      	ldr	r3, [pc, #252]	; (800db70 <pvPortMalloc+0x17c>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800da78:	e004      	b.n	800da84 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800da7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da7c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800da7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800da84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da86:	685b      	ldr	r3, [r3, #4]
 800da88:	687a      	ldr	r2, [r7, #4]
 800da8a:	429a      	cmp	r2, r3
 800da8c:	d903      	bls.n	800da96 <pvPortMalloc+0xa2>
 800da8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d1f1      	bne.n	800da7a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800da96:	4b33      	ldr	r3, [pc, #204]	; (800db64 <pvPortMalloc+0x170>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d04a      	beq.n	800db36 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800daa0:	6a3b      	ldr	r3, [r7, #32]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	2208      	movs	r2, #8
 800daa6:	4413      	add	r3, r2
 800daa8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800daaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daac:	681a      	ldr	r2, [r3, #0]
 800daae:	6a3b      	ldr	r3, [r7, #32]
 800dab0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dab4:	685a      	ldr	r2, [r3, #4]
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	1ad2      	subs	r2, r2, r3
 800daba:	2308      	movs	r3, #8
 800dabc:	005b      	lsls	r3, r3, #1
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d91e      	bls.n	800db00 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	4413      	add	r3, r2
 800dac8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800daca:	69bb      	ldr	r3, [r7, #24]
 800dacc:	f003 0307 	and.w	r3, r3, #7
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d009      	beq.n	800dae8 <pvPortMalloc+0xf4>
 800dad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dad8:	f383 8811 	msr	BASEPRI, r3
 800dadc:	f3bf 8f6f 	isb	sy
 800dae0:	f3bf 8f4f 	dsb	sy
 800dae4:	613b      	str	r3, [r7, #16]
 800dae6:	e7fe      	b.n	800dae6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daea:	685a      	ldr	r2, [r3, #4]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	1ad2      	subs	r2, r2, r3
 800daf0:	69bb      	ldr	r3, [r7, #24]
 800daf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800daf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf6:	687a      	ldr	r2, [r7, #4]
 800daf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dafa:	69b8      	ldr	r0, [r7, #24]
 800dafc:	f000 f8f6 	bl	800dcec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800db00:	4b1a      	ldr	r3, [pc, #104]	; (800db6c <pvPortMalloc+0x178>)
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db06:	685b      	ldr	r3, [r3, #4]
 800db08:	1ad3      	subs	r3, r2, r3
 800db0a:	4a18      	ldr	r2, [pc, #96]	; (800db6c <pvPortMalloc+0x178>)
 800db0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800db0e:	4b17      	ldr	r3, [pc, #92]	; (800db6c <pvPortMalloc+0x178>)
 800db10:	681a      	ldr	r2, [r3, #0]
 800db12:	4b18      	ldr	r3, [pc, #96]	; (800db74 <pvPortMalloc+0x180>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	429a      	cmp	r2, r3
 800db18:	d203      	bcs.n	800db22 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800db1a:	4b14      	ldr	r3, [pc, #80]	; (800db6c <pvPortMalloc+0x178>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	4a15      	ldr	r2, [pc, #84]	; (800db74 <pvPortMalloc+0x180>)
 800db20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800db22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db24:	685a      	ldr	r2, [r3, #4]
 800db26:	4b10      	ldr	r3, [pc, #64]	; (800db68 <pvPortMalloc+0x174>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	431a      	orrs	r2, r3
 800db2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800db30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db32:	2200      	movs	r2, #0
 800db34:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800db36:	f7ff fa71 	bl	800d01c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800db3a:	69fb      	ldr	r3, [r7, #28]
 800db3c:	f003 0307 	and.w	r3, r3, #7
 800db40:	2b00      	cmp	r3, #0
 800db42:	d009      	beq.n	800db58 <pvPortMalloc+0x164>
 800db44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db48:	f383 8811 	msr	BASEPRI, r3
 800db4c:	f3bf 8f6f 	isb	sy
 800db50:	f3bf 8f4f 	dsb	sy
 800db54:	60fb      	str	r3, [r7, #12]
 800db56:	e7fe      	b.n	800db56 <pvPortMalloc+0x162>
	return pvReturn;
 800db58:	69fb      	ldr	r3, [r7, #28]
}
 800db5a:	4618      	mov	r0, r3
 800db5c:	3728      	adds	r7, #40	; 0x28
 800db5e:	46bd      	mov	sp, r7
 800db60:	bd80      	pop	{r7, pc}
 800db62:	bf00      	nop
 800db64:	20004348 	.word	0x20004348
 800db68:	20004354 	.word	0x20004354
 800db6c:	2000434c 	.word	0x2000434c
 800db70:	20004340 	.word	0x20004340
 800db74:	20004350 	.word	0x20004350

0800db78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b086      	sub	sp, #24
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d046      	beq.n	800dc18 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800db8a:	2308      	movs	r3, #8
 800db8c:	425b      	negs	r3, r3
 800db8e:	697a      	ldr	r2, [r7, #20]
 800db90:	4413      	add	r3, r2
 800db92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800db94:	697b      	ldr	r3, [r7, #20]
 800db96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	685a      	ldr	r2, [r3, #4]
 800db9c:	4b20      	ldr	r3, [pc, #128]	; (800dc20 <vPortFree+0xa8>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	4013      	ands	r3, r2
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d109      	bne.n	800dbba <vPortFree+0x42>
 800dba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbaa:	f383 8811 	msr	BASEPRI, r3
 800dbae:	f3bf 8f6f 	isb	sy
 800dbb2:	f3bf 8f4f 	dsb	sy
 800dbb6:	60fb      	str	r3, [r7, #12]
 800dbb8:	e7fe      	b.n	800dbb8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dbba:	693b      	ldr	r3, [r7, #16]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d009      	beq.n	800dbd6 <vPortFree+0x5e>
 800dbc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc6:	f383 8811 	msr	BASEPRI, r3
 800dbca:	f3bf 8f6f 	isb	sy
 800dbce:	f3bf 8f4f 	dsb	sy
 800dbd2:	60bb      	str	r3, [r7, #8]
 800dbd4:	e7fe      	b.n	800dbd4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dbd6:	693b      	ldr	r3, [r7, #16]
 800dbd8:	685a      	ldr	r2, [r3, #4]
 800dbda:	4b11      	ldr	r3, [pc, #68]	; (800dc20 <vPortFree+0xa8>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	4013      	ands	r3, r2
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d019      	beq.n	800dc18 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dbe4:	693b      	ldr	r3, [r7, #16]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d115      	bne.n	800dc18 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	685a      	ldr	r2, [r3, #4]
 800dbf0:	4b0b      	ldr	r3, [pc, #44]	; (800dc20 <vPortFree+0xa8>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	43db      	mvns	r3, r3
 800dbf6:	401a      	ands	r2, r3
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dbfc:	f7ff fa00 	bl	800d000 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	685a      	ldr	r2, [r3, #4]
 800dc04:	4b07      	ldr	r3, [pc, #28]	; (800dc24 <vPortFree+0xac>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	4413      	add	r3, r2
 800dc0a:	4a06      	ldr	r2, [pc, #24]	; (800dc24 <vPortFree+0xac>)
 800dc0c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dc0e:	6938      	ldr	r0, [r7, #16]
 800dc10:	f000 f86c 	bl	800dcec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800dc14:	f7ff fa02 	bl	800d01c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dc18:	bf00      	nop
 800dc1a:	3718      	adds	r7, #24
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}
 800dc20:	20004354 	.word	0x20004354
 800dc24:	2000434c 	.word	0x2000434c

0800dc28 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dc28:	b480      	push	{r7}
 800dc2a:	b085      	sub	sp, #20
 800dc2c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dc2e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800dc32:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dc34:	4b27      	ldr	r3, [pc, #156]	; (800dcd4 <prvHeapInit+0xac>)
 800dc36:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f003 0307 	and.w	r3, r3, #7
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d00c      	beq.n	800dc5c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	3307      	adds	r3, #7
 800dc46:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	f023 0307 	bic.w	r3, r3, #7
 800dc4e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dc50:	68ba      	ldr	r2, [r7, #8]
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	1ad3      	subs	r3, r2, r3
 800dc56:	4a1f      	ldr	r2, [pc, #124]	; (800dcd4 <prvHeapInit+0xac>)
 800dc58:	4413      	add	r3, r2
 800dc5a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dc60:	4a1d      	ldr	r2, [pc, #116]	; (800dcd8 <prvHeapInit+0xb0>)
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dc66:	4b1c      	ldr	r3, [pc, #112]	; (800dcd8 <prvHeapInit+0xb0>)
 800dc68:	2200      	movs	r2, #0
 800dc6a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	68ba      	ldr	r2, [r7, #8]
 800dc70:	4413      	add	r3, r2
 800dc72:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dc74:	2208      	movs	r2, #8
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	1a9b      	subs	r3, r3, r2
 800dc7a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	f023 0307 	bic.w	r3, r3, #7
 800dc82:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	4a15      	ldr	r2, [pc, #84]	; (800dcdc <prvHeapInit+0xb4>)
 800dc88:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dc8a:	4b14      	ldr	r3, [pc, #80]	; (800dcdc <prvHeapInit+0xb4>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	2200      	movs	r2, #0
 800dc90:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dc92:	4b12      	ldr	r3, [pc, #72]	; (800dcdc <prvHeapInit+0xb4>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	2200      	movs	r2, #0
 800dc98:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	68fa      	ldr	r2, [r7, #12]
 800dca2:	1ad2      	subs	r2, r2, r3
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dca8:	4b0c      	ldr	r3, [pc, #48]	; (800dcdc <prvHeapInit+0xb4>)
 800dcaa:	681a      	ldr	r2, [r3, #0]
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	685b      	ldr	r3, [r3, #4]
 800dcb4:	4a0a      	ldr	r2, [pc, #40]	; (800dce0 <prvHeapInit+0xb8>)
 800dcb6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	4a09      	ldr	r2, [pc, #36]	; (800dce4 <prvHeapInit+0xbc>)
 800dcbe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dcc0:	4b09      	ldr	r3, [pc, #36]	; (800dce8 <prvHeapInit+0xc0>)
 800dcc2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dcc6:	601a      	str	r2, [r3, #0]
}
 800dcc8:	bf00      	nop
 800dcca:	3714      	adds	r7, #20
 800dccc:	46bd      	mov	sp, r7
 800dcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd2:	4770      	bx	lr
 800dcd4:	20000740 	.word	0x20000740
 800dcd8:	20004340 	.word	0x20004340
 800dcdc:	20004348 	.word	0x20004348
 800dce0:	20004350 	.word	0x20004350
 800dce4:	2000434c 	.word	0x2000434c
 800dce8:	20004354 	.word	0x20004354

0800dcec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dcec:	b480      	push	{r7}
 800dcee:	b085      	sub	sp, #20
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dcf4:	4b28      	ldr	r3, [pc, #160]	; (800dd98 <prvInsertBlockIntoFreeList+0xac>)
 800dcf6:	60fb      	str	r3, [r7, #12]
 800dcf8:	e002      	b.n	800dd00 <prvInsertBlockIntoFreeList+0x14>
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	60fb      	str	r3, [r7, #12]
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	687a      	ldr	r2, [r7, #4]
 800dd06:	429a      	cmp	r2, r3
 800dd08:	d8f7      	bhi.n	800dcfa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	685b      	ldr	r3, [r3, #4]
 800dd12:	68ba      	ldr	r2, [r7, #8]
 800dd14:	4413      	add	r3, r2
 800dd16:	687a      	ldr	r2, [r7, #4]
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d108      	bne.n	800dd2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	685a      	ldr	r2, [r3, #4]
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	685b      	ldr	r3, [r3, #4]
 800dd24:	441a      	add	r2, r3
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	685b      	ldr	r3, [r3, #4]
 800dd36:	68ba      	ldr	r2, [r7, #8]
 800dd38:	441a      	add	r2, r3
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	429a      	cmp	r2, r3
 800dd40:	d118      	bne.n	800dd74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681a      	ldr	r2, [r3, #0]
 800dd46:	4b15      	ldr	r3, [pc, #84]	; (800dd9c <prvInsertBlockIntoFreeList+0xb0>)
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	d00d      	beq.n	800dd6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	685a      	ldr	r2, [r3, #4]
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	685b      	ldr	r3, [r3, #4]
 800dd58:	441a      	add	r2, r3
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	681a      	ldr	r2, [r3, #0]
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	601a      	str	r2, [r3, #0]
 800dd68:	e008      	b.n	800dd7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dd6a:	4b0c      	ldr	r3, [pc, #48]	; (800dd9c <prvInsertBlockIntoFreeList+0xb0>)
 800dd6c:	681a      	ldr	r2, [r3, #0]
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	601a      	str	r2, [r3, #0]
 800dd72:	e003      	b.n	800dd7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	681a      	ldr	r2, [r3, #0]
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dd7c:	68fa      	ldr	r2, [r7, #12]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d002      	beq.n	800dd8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	687a      	ldr	r2, [r7, #4]
 800dd88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dd8a:	bf00      	nop
 800dd8c:	3714      	adds	r7, #20
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd94:	4770      	bx	lr
 800dd96:	bf00      	nop
 800dd98:	20004340 	.word	0x20004340
 800dd9c:	20004348 	.word	0x20004348

0800dda0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dda4:	2200      	movs	r2, #0
 800dda6:	4912      	ldr	r1, [pc, #72]	; (800ddf0 <MX_USB_DEVICE_Init+0x50>)
 800dda8:	4812      	ldr	r0, [pc, #72]	; (800ddf4 <MX_USB_DEVICE_Init+0x54>)
 800ddaa:	f7fd fc49 	bl	800b640 <USBD_Init>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d001      	beq.n	800ddb8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ddb4:	f7f5 f860 	bl	8002e78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ddb8:	490f      	ldr	r1, [pc, #60]	; (800ddf8 <MX_USB_DEVICE_Init+0x58>)
 800ddba:	480e      	ldr	r0, [pc, #56]	; (800ddf4 <MX_USB_DEVICE_Init+0x54>)
 800ddbc:	f7fd fc76 	bl	800b6ac <USBD_RegisterClass>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d001      	beq.n	800ddca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ddc6:	f7f5 f857 	bl	8002e78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ddca:	490c      	ldr	r1, [pc, #48]	; (800ddfc <MX_USB_DEVICE_Init+0x5c>)
 800ddcc:	4809      	ldr	r0, [pc, #36]	; (800ddf4 <MX_USB_DEVICE_Init+0x54>)
 800ddce:	f7fd fb9b 	bl	800b508 <USBD_CDC_RegisterInterface>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d001      	beq.n	800dddc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ddd8:	f7f5 f84e 	bl	8002e78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800dddc:	4805      	ldr	r0, [pc, #20]	; (800ddf4 <MX_USB_DEVICE_Init+0x54>)
 800ddde:	f7fd fc86 	bl	800b6ee <USBD_Start>
 800dde2:	4603      	mov	r3, r0
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d001      	beq.n	800ddec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dde8:	f7f5 f846 	bl	8002e78 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ddec:	bf00      	nop
 800ddee:	bd80      	pop	{r7, pc}
 800ddf0:	20000154 	.word	0x20000154
 800ddf4:	20004a44 	.word	0x20004a44
 800ddf8:	20000030 	.word	0x20000030
 800ddfc:	20000140 	.word	0x20000140

0800de00 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800de00:	b580      	push	{r7, lr}
 800de02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800de04:	2200      	movs	r2, #0
 800de06:	4905      	ldr	r1, [pc, #20]	; (800de1c <CDC_Init_FS+0x1c>)
 800de08:	4805      	ldr	r0, [pc, #20]	; (800de20 <CDC_Init_FS+0x20>)
 800de0a:	f7fd fb92 	bl	800b532 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800de0e:	4905      	ldr	r1, [pc, #20]	; (800de24 <CDC_Init_FS+0x24>)
 800de10:	4803      	ldr	r0, [pc, #12]	; (800de20 <CDC_Init_FS+0x20>)
 800de12:	f7fd fba7 	bl	800b564 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800de16:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800de18:	4618      	mov	r0, r3
 800de1a:	bd80      	pop	{r7, pc}
 800de1c:	20005514 	.word	0x20005514
 800de20:	20004a44 	.word	0x20004a44
 800de24:	20004d14 	.word	0x20004d14

0800de28 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800de28:	b480      	push	{r7}
 800de2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800de2c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800de2e:	4618      	mov	r0, r3
 800de30:	46bd      	mov	sp, r7
 800de32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de36:	4770      	bx	lr

0800de38 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800de38:	b480      	push	{r7}
 800de3a:	b083      	sub	sp, #12
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	4603      	mov	r3, r0
 800de40:	6039      	str	r1, [r7, #0]
 800de42:	71fb      	strb	r3, [r7, #7]
 800de44:	4613      	mov	r3, r2
 800de46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800de48:	79fb      	ldrb	r3, [r7, #7]
 800de4a:	2b23      	cmp	r3, #35	; 0x23
 800de4c:	d85c      	bhi.n	800df08 <CDC_Control_FS+0xd0>
 800de4e:	a201      	add	r2, pc, #4	; (adr r2, 800de54 <CDC_Control_FS+0x1c>)
 800de50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de54:	0800df09 	.word	0x0800df09
 800de58:	0800df09 	.word	0x0800df09
 800de5c:	0800df09 	.word	0x0800df09
 800de60:	0800df09 	.word	0x0800df09
 800de64:	0800df09 	.word	0x0800df09
 800de68:	0800df09 	.word	0x0800df09
 800de6c:	0800df09 	.word	0x0800df09
 800de70:	0800df09 	.word	0x0800df09
 800de74:	0800df09 	.word	0x0800df09
 800de78:	0800df09 	.word	0x0800df09
 800de7c:	0800df09 	.word	0x0800df09
 800de80:	0800df09 	.word	0x0800df09
 800de84:	0800df09 	.word	0x0800df09
 800de88:	0800df09 	.word	0x0800df09
 800de8c:	0800df09 	.word	0x0800df09
 800de90:	0800df09 	.word	0x0800df09
 800de94:	0800df09 	.word	0x0800df09
 800de98:	0800df09 	.word	0x0800df09
 800de9c:	0800df09 	.word	0x0800df09
 800dea0:	0800df09 	.word	0x0800df09
 800dea4:	0800df09 	.word	0x0800df09
 800dea8:	0800df09 	.word	0x0800df09
 800deac:	0800df09 	.word	0x0800df09
 800deb0:	0800df09 	.word	0x0800df09
 800deb4:	0800df09 	.word	0x0800df09
 800deb8:	0800df09 	.word	0x0800df09
 800debc:	0800df09 	.word	0x0800df09
 800dec0:	0800df09 	.word	0x0800df09
 800dec4:	0800df09 	.word	0x0800df09
 800dec8:	0800df09 	.word	0x0800df09
 800decc:	0800df09 	.word	0x0800df09
 800ded0:	0800df09 	.word	0x0800df09
 800ded4:	0800dee5 	.word	0x0800dee5
 800ded8:	0800def7 	.word	0x0800def7
 800dedc:	0800df09 	.word	0x0800df09
 800dee0:	0800df09 	.word	0x0800df09
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
        memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800dee4:	4b0c      	ldr	r3, [pc, #48]	; (800df18 <CDC_Control_FS+0xe0>)
 800dee6:	683a      	ldr	r2, [r7, #0]
 800dee8:	6810      	ldr	r0, [r2, #0]
 800deea:	6018      	str	r0, [r3, #0]
 800deec:	8891      	ldrh	r1, [r2, #4]
 800deee:	7992      	ldrb	r2, [r2, #6]
 800def0:	8099      	strh	r1, [r3, #4]
 800def2:	719a      	strb	r2, [r3, #6]
    break;
 800def4:	e009      	b.n	800df0a <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
        memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	4a07      	ldr	r2, [pc, #28]	; (800df18 <CDC_Control_FS+0xe0>)
 800defa:	6810      	ldr	r0, [r2, #0]
 800defc:	6018      	str	r0, [r3, #0]
 800defe:	8891      	ldrh	r1, [r2, #4]
 800df00:	7992      	ldrb	r2, [r2, #6]
 800df02:	8099      	strh	r1, [r3, #4]
 800df04:	719a      	strb	r2, [r3, #6]
    break;
 800df06:	e000      	b.n	800df0a <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800df08:	bf00      	nop
  }

  return (USBD_OK);
 800df0a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	370c      	adds	r7, #12
 800df10:	46bd      	mov	sp, r7
 800df12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df16:	4770      	bx	lr
 800df18:	20000138 	.word	0x20000138

0800df1c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b082      	sub	sp, #8
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800df26:	6879      	ldr	r1, [r7, #4]
 800df28:	4805      	ldr	r0, [pc, #20]	; (800df40 <CDC_Receive_FS+0x24>)
 800df2a:	f7fd fb1b 	bl	800b564 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800df2e:	4804      	ldr	r0, [pc, #16]	; (800df40 <CDC_Receive_FS+0x24>)
 800df30:	f7fd fb5c 	bl	800b5ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800df34:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800df36:	4618      	mov	r0, r3
 800df38:	3708      	adds	r7, #8
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}
 800df3e:	bf00      	nop
 800df40:	20004a44 	.word	0x20004a44

0800df44 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b084      	sub	sp, #16
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
 800df4c:	460b      	mov	r3, r1
 800df4e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800df50:	2300      	movs	r3, #0
 800df52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800df54:	4b0d      	ldr	r3, [pc, #52]	; (800df8c <CDC_Transmit_FS+0x48>)
 800df56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800df5a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800df62:	2b00      	cmp	r3, #0
 800df64:	d001      	beq.n	800df6a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800df66:	2301      	movs	r3, #1
 800df68:	e00b      	b.n	800df82 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800df6a:	887b      	ldrh	r3, [r7, #2]
 800df6c:	461a      	mov	r2, r3
 800df6e:	6879      	ldr	r1, [r7, #4]
 800df70:	4806      	ldr	r0, [pc, #24]	; (800df8c <CDC_Transmit_FS+0x48>)
 800df72:	f7fd fade 	bl	800b532 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800df76:	4805      	ldr	r0, [pc, #20]	; (800df8c <CDC_Transmit_FS+0x48>)
 800df78:	f7fd fb08 	bl	800b58c <USBD_CDC_TransmitPacket>
 800df7c:	4603      	mov	r3, r0
 800df7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800df80:	7bfb      	ldrb	r3, [r7, #15]
}
 800df82:	4618      	mov	r0, r3
 800df84:	3710      	adds	r7, #16
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
 800df8a:	bf00      	nop
 800df8c:	20004a44 	.word	0x20004a44

0800df90 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800df90:	b480      	push	{r7}
 800df92:	b087      	sub	sp, #28
 800df94:	af00      	add	r7, sp, #0
 800df96:	60f8      	str	r0, [r7, #12]
 800df98:	60b9      	str	r1, [r7, #8]
 800df9a:	4613      	mov	r3, r2
 800df9c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dfa2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	371c      	adds	r7, #28
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb0:	4770      	bx	lr
	...

0800dfb4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfb4:	b480      	push	{r7}
 800dfb6:	b083      	sub	sp, #12
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	4603      	mov	r3, r0
 800dfbc:	6039      	str	r1, [r7, #0]
 800dfbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	2212      	movs	r2, #18
 800dfc4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dfc6:	4b03      	ldr	r3, [pc, #12]	; (800dfd4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800dfc8:	4618      	mov	r0, r3
 800dfca:	370c      	adds	r7, #12
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd2:	4770      	bx	lr
 800dfd4:	20000174 	.word	0x20000174

0800dfd8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b083      	sub	sp, #12
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	4603      	mov	r3, r0
 800dfe0:	6039      	str	r1, [r7, #0]
 800dfe2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	2204      	movs	r2, #4
 800dfe8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dfea:	4b03      	ldr	r3, [pc, #12]	; (800dff8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	370c      	adds	r7, #12
 800dff0:	46bd      	mov	sp, r7
 800dff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff6:	4770      	bx	lr
 800dff8:	20000194 	.word	0x20000194

0800dffc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b082      	sub	sp, #8
 800e000:	af00      	add	r7, sp, #0
 800e002:	4603      	mov	r3, r0
 800e004:	6039      	str	r1, [r7, #0]
 800e006:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e008:	79fb      	ldrb	r3, [r7, #7]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d105      	bne.n	800e01a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e00e:	683a      	ldr	r2, [r7, #0]
 800e010:	4907      	ldr	r1, [pc, #28]	; (800e030 <USBD_FS_ProductStrDescriptor+0x34>)
 800e012:	4808      	ldr	r0, [pc, #32]	; (800e034 <USBD_FS_ProductStrDescriptor+0x38>)
 800e014:	f7fe fb63 	bl	800c6de <USBD_GetString>
 800e018:	e004      	b.n	800e024 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e01a:	683a      	ldr	r2, [r7, #0]
 800e01c:	4904      	ldr	r1, [pc, #16]	; (800e030 <USBD_FS_ProductStrDescriptor+0x34>)
 800e01e:	4805      	ldr	r0, [pc, #20]	; (800e034 <USBD_FS_ProductStrDescriptor+0x38>)
 800e020:	f7fe fb5d 	bl	800c6de <USBD_GetString>
  }
  return USBD_StrDesc;
 800e024:	4b02      	ldr	r3, [pc, #8]	; (800e030 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e026:	4618      	mov	r0, r3
 800e028:	3708      	adds	r7, #8
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}
 800e02e:	bf00      	nop
 800e030:	20005d14 	.word	0x20005d14
 800e034:	0801359c 	.word	0x0801359c

0800e038 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	4603      	mov	r3, r0
 800e040:	6039      	str	r1, [r7, #0]
 800e042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e044:	683a      	ldr	r2, [r7, #0]
 800e046:	4904      	ldr	r1, [pc, #16]	; (800e058 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e048:	4804      	ldr	r0, [pc, #16]	; (800e05c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e04a:	f7fe fb48 	bl	800c6de <USBD_GetString>
  return USBD_StrDesc;
 800e04e:	4b02      	ldr	r3, [pc, #8]	; (800e058 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e050:	4618      	mov	r0, r3
 800e052:	3708      	adds	r7, #8
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	20005d14 	.word	0x20005d14
 800e05c:	080135b4 	.word	0x080135b4

0800e060 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b082      	sub	sp, #8
 800e064:	af00      	add	r7, sp, #0
 800e066:	4603      	mov	r3, r0
 800e068:	6039      	str	r1, [r7, #0]
 800e06a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	221a      	movs	r2, #26
 800e070:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e072:	f000 f855 	bl	800e120 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e076:	4b02      	ldr	r3, [pc, #8]	; (800e080 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e078:	4618      	mov	r0, r3
 800e07a:	3708      	adds	r7, #8
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	20000198 	.word	0x20000198

0800e084 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b082      	sub	sp, #8
 800e088:	af00      	add	r7, sp, #0
 800e08a:	4603      	mov	r3, r0
 800e08c:	6039      	str	r1, [r7, #0]
 800e08e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e090:	79fb      	ldrb	r3, [r7, #7]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d105      	bne.n	800e0a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e096:	683a      	ldr	r2, [r7, #0]
 800e098:	4907      	ldr	r1, [pc, #28]	; (800e0b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e09a:	4808      	ldr	r0, [pc, #32]	; (800e0bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e09c:	f7fe fb1f 	bl	800c6de <USBD_GetString>
 800e0a0:	e004      	b.n	800e0ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e0a2:	683a      	ldr	r2, [r7, #0]
 800e0a4:	4904      	ldr	r1, [pc, #16]	; (800e0b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e0a6:	4805      	ldr	r0, [pc, #20]	; (800e0bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e0a8:	f7fe fb19 	bl	800c6de <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0ac:	4b02      	ldr	r3, [pc, #8]	; (800e0b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	3708      	adds	r7, #8
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bd80      	pop	{r7, pc}
 800e0b6:	bf00      	nop
 800e0b8:	20005d14 	.word	0x20005d14
 800e0bc:	080135c8 	.word	0x080135c8

0800e0c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b082      	sub	sp, #8
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	6039      	str	r1, [r7, #0]
 800e0ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e0cc:	79fb      	ldrb	r3, [r7, #7]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d105      	bne.n	800e0de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e0d2:	683a      	ldr	r2, [r7, #0]
 800e0d4:	4907      	ldr	r1, [pc, #28]	; (800e0f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e0d6:	4808      	ldr	r0, [pc, #32]	; (800e0f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e0d8:	f7fe fb01 	bl	800c6de <USBD_GetString>
 800e0dc:	e004      	b.n	800e0e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	4904      	ldr	r1, [pc, #16]	; (800e0f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e0e2:	4805      	ldr	r0, [pc, #20]	; (800e0f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e0e4:	f7fe fafb 	bl	800c6de <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0e8:	4b02      	ldr	r3, [pc, #8]	; (800e0f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	3708      	adds	r7, #8
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
 800e0f2:	bf00      	nop
 800e0f4:	20005d14 	.word	0x20005d14
 800e0f8:	080135d4 	.word	0x080135d4

0800e0fc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0fc:	b480      	push	{r7}
 800e0fe:	b083      	sub	sp, #12
 800e100:	af00      	add	r7, sp, #0
 800e102:	4603      	mov	r3, r0
 800e104:	6039      	str	r1, [r7, #0]
 800e106:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	220c      	movs	r2, #12
 800e10c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e10e:	4b03      	ldr	r3, [pc, #12]	; (800e11c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e110:	4618      	mov	r0, r3
 800e112:	370c      	adds	r7, #12
 800e114:	46bd      	mov	sp, r7
 800e116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11a:	4770      	bx	lr
 800e11c:	20000188 	.word	0x20000188

0800e120 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b084      	sub	sp, #16
 800e124:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e126:	4b0f      	ldr	r3, [pc, #60]	; (800e164 <Get_SerialNum+0x44>)
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e12c:	4b0e      	ldr	r3, [pc, #56]	; (800e168 <Get_SerialNum+0x48>)
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e132:	4b0e      	ldr	r3, [pc, #56]	; (800e16c <Get_SerialNum+0x4c>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e138:	68fa      	ldr	r2, [r7, #12]
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	4413      	add	r3, r2
 800e13e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d009      	beq.n	800e15a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e146:	2208      	movs	r2, #8
 800e148:	4909      	ldr	r1, [pc, #36]	; (800e170 <Get_SerialNum+0x50>)
 800e14a:	68f8      	ldr	r0, [r7, #12]
 800e14c:	f000 f814 	bl	800e178 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e150:	2204      	movs	r2, #4
 800e152:	4908      	ldr	r1, [pc, #32]	; (800e174 <Get_SerialNum+0x54>)
 800e154:	68b8      	ldr	r0, [r7, #8]
 800e156:	f000 f80f 	bl	800e178 <IntToUnicode>
  }
}
 800e15a:	bf00      	nop
 800e15c:	3710      	adds	r7, #16
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
 800e162:	bf00      	nop
 800e164:	1fff7a10 	.word	0x1fff7a10
 800e168:	1fff7a14 	.word	0x1fff7a14
 800e16c:	1fff7a18 	.word	0x1fff7a18
 800e170:	2000019a 	.word	0x2000019a
 800e174:	200001aa 	.word	0x200001aa

0800e178 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e178:	b480      	push	{r7}
 800e17a:	b087      	sub	sp, #28
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	60f8      	str	r0, [r7, #12]
 800e180:	60b9      	str	r1, [r7, #8]
 800e182:	4613      	mov	r3, r2
 800e184:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e186:	2300      	movs	r3, #0
 800e188:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e18a:	2300      	movs	r3, #0
 800e18c:	75fb      	strb	r3, [r7, #23]
 800e18e:	e027      	b.n	800e1e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	0f1b      	lsrs	r3, r3, #28
 800e194:	2b09      	cmp	r3, #9
 800e196:	d80b      	bhi.n	800e1b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	0f1b      	lsrs	r3, r3, #28
 800e19c:	b2da      	uxtb	r2, r3
 800e19e:	7dfb      	ldrb	r3, [r7, #23]
 800e1a0:	005b      	lsls	r3, r3, #1
 800e1a2:	4619      	mov	r1, r3
 800e1a4:	68bb      	ldr	r3, [r7, #8]
 800e1a6:	440b      	add	r3, r1
 800e1a8:	3230      	adds	r2, #48	; 0x30
 800e1aa:	b2d2      	uxtb	r2, r2
 800e1ac:	701a      	strb	r2, [r3, #0]
 800e1ae:	e00a      	b.n	800e1c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	0f1b      	lsrs	r3, r3, #28
 800e1b4:	b2da      	uxtb	r2, r3
 800e1b6:	7dfb      	ldrb	r3, [r7, #23]
 800e1b8:	005b      	lsls	r3, r3, #1
 800e1ba:	4619      	mov	r1, r3
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	440b      	add	r3, r1
 800e1c0:	3237      	adds	r2, #55	; 0x37
 800e1c2:	b2d2      	uxtb	r2, r2
 800e1c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	011b      	lsls	r3, r3, #4
 800e1ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e1cc:	7dfb      	ldrb	r3, [r7, #23]
 800e1ce:	005b      	lsls	r3, r3, #1
 800e1d0:	3301      	adds	r3, #1
 800e1d2:	68ba      	ldr	r2, [r7, #8]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e1da:	7dfb      	ldrb	r3, [r7, #23]
 800e1dc:	3301      	adds	r3, #1
 800e1de:	75fb      	strb	r3, [r7, #23]
 800e1e0:	7dfa      	ldrb	r2, [r7, #23]
 800e1e2:	79fb      	ldrb	r3, [r7, #7]
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d3d3      	bcc.n	800e190 <IntToUnicode+0x18>
  }
}
 800e1e8:	bf00      	nop
 800e1ea:	371c      	adds	r7, #28
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f2:	4770      	bx	lr

0800e1f4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b08a      	sub	sp, #40	; 0x28
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e1fc:	f107 0314 	add.w	r3, r7, #20
 800e200:	2200      	movs	r2, #0
 800e202:	601a      	str	r2, [r3, #0]
 800e204:	605a      	str	r2, [r3, #4]
 800e206:	609a      	str	r2, [r3, #8]
 800e208:	60da      	str	r2, [r3, #12]
 800e20a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e214:	d13a      	bne.n	800e28c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e216:	2300      	movs	r3, #0
 800e218:	613b      	str	r3, [r7, #16]
 800e21a:	4b1e      	ldr	r3, [pc, #120]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e21e:	4a1d      	ldr	r2, [pc, #116]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e220:	f043 0301 	orr.w	r3, r3, #1
 800e224:	6313      	str	r3, [r2, #48]	; 0x30
 800e226:	4b1b      	ldr	r3, [pc, #108]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e22a:	f003 0301 	and.w	r3, r3, #1
 800e22e:	613b      	str	r3, [r7, #16]
 800e230:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e232:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e238:	2302      	movs	r3, #2
 800e23a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e23c:	2300      	movs	r3, #0
 800e23e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e240:	2303      	movs	r3, #3
 800e242:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e244:	230a      	movs	r3, #10
 800e246:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e248:	f107 0314 	add.w	r3, r7, #20
 800e24c:	4619      	mov	r1, r3
 800e24e:	4812      	ldr	r0, [pc, #72]	; (800e298 <HAL_PCD_MspInit+0xa4>)
 800e250:	f7f5 ffa4 	bl	800419c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e254:	4b0f      	ldr	r3, [pc, #60]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e258:	4a0e      	ldr	r2, [pc, #56]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e25a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e25e:	6353      	str	r3, [r2, #52]	; 0x34
 800e260:	2300      	movs	r3, #0
 800e262:	60fb      	str	r3, [r7, #12]
 800e264:	4b0b      	ldr	r3, [pc, #44]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e268:	4a0a      	ldr	r2, [pc, #40]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e26a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e26e:	6453      	str	r3, [r2, #68]	; 0x44
 800e270:	4b08      	ldr	r3, [pc, #32]	; (800e294 <HAL_PCD_MspInit+0xa0>)
 800e272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e274:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e278:	60fb      	str	r3, [r7, #12]
 800e27a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e27c:	2200      	movs	r2, #0
 800e27e:	2105      	movs	r1, #5
 800e280:	2043      	movs	r0, #67	; 0x43
 800e282:	f7f5 ff61 	bl	8004148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e286:	2043      	movs	r0, #67	; 0x43
 800e288:	f7f5 ff7a 	bl	8004180 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e28c:	bf00      	nop
 800e28e:	3728      	adds	r7, #40	; 0x28
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}
 800e294:	40023800 	.word	0x40023800
 800e298:	40020000 	.word	0x40020000

0800e29c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b082      	sub	sp, #8
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	4610      	mov	r0, r2
 800e2b4:	f7fd fa66 	bl	800b784 <USBD_LL_SetupStage>
}
 800e2b8:	bf00      	nop
 800e2ba:	3708      	adds	r7, #8
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b082      	sub	sp, #8
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e2d2:	78fa      	ldrb	r2, [r7, #3]
 800e2d4:	6879      	ldr	r1, [r7, #4]
 800e2d6:	4613      	mov	r3, r2
 800e2d8:	00db      	lsls	r3, r3, #3
 800e2da:	1a9b      	subs	r3, r3, r2
 800e2dc:	009b      	lsls	r3, r3, #2
 800e2de:	440b      	add	r3, r1
 800e2e0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e2e4:	681a      	ldr	r2, [r3, #0]
 800e2e6:	78fb      	ldrb	r3, [r7, #3]
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	f7fd fa9e 	bl	800b82a <USBD_LL_DataOutStage>
}
 800e2ee:	bf00      	nop
 800e2f0:	3708      	adds	r7, #8
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}

0800e2f6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2f6:	b580      	push	{r7, lr}
 800e2f8:	b082      	sub	sp, #8
 800e2fa:	af00      	add	r7, sp, #0
 800e2fc:	6078      	str	r0, [r7, #4]
 800e2fe:	460b      	mov	r3, r1
 800e300:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e308:	78fa      	ldrb	r2, [r7, #3]
 800e30a:	6879      	ldr	r1, [r7, #4]
 800e30c:	4613      	mov	r3, r2
 800e30e:	00db      	lsls	r3, r3, #3
 800e310:	1a9b      	subs	r3, r3, r2
 800e312:	009b      	lsls	r3, r3, #2
 800e314:	440b      	add	r3, r1
 800e316:	3348      	adds	r3, #72	; 0x48
 800e318:	681a      	ldr	r2, [r3, #0]
 800e31a:	78fb      	ldrb	r3, [r7, #3]
 800e31c:	4619      	mov	r1, r3
 800e31e:	f7fd fae7 	bl	800b8f0 <USBD_LL_DataInStage>
}
 800e322:	bf00      	nop
 800e324:	3708      	adds	r7, #8
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b082      	sub	sp, #8
 800e32e:	af00      	add	r7, sp, #0
 800e330:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e338:	4618      	mov	r0, r3
 800e33a:	f7fd fbeb 	bl	800bb14 <USBD_LL_SOF>
}
 800e33e:	bf00      	nop
 800e340:	3708      	adds	r7, #8
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}

0800e346 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e346:	b580      	push	{r7, lr}
 800e348:	b084      	sub	sp, #16
 800e34a:	af00      	add	r7, sp, #0
 800e34c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e34e:	2301      	movs	r3, #1
 800e350:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	68db      	ldr	r3, [r3, #12]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d102      	bne.n	800e360 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e35a:	2300      	movs	r3, #0
 800e35c:	73fb      	strb	r3, [r7, #15]
 800e35e:	e008      	b.n	800e372 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	68db      	ldr	r3, [r3, #12]
 800e364:	2b02      	cmp	r3, #2
 800e366:	d102      	bne.n	800e36e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e368:	2301      	movs	r3, #1
 800e36a:	73fb      	strb	r3, [r7, #15]
 800e36c:	e001      	b.n	800e372 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e36e:	f7f4 fd83 	bl	8002e78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e378:	7bfa      	ldrb	r2, [r7, #15]
 800e37a:	4611      	mov	r1, r2
 800e37c:	4618      	mov	r0, r3
 800e37e:	f7fd fb8e 	bl	800ba9e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e388:	4618      	mov	r0, r3
 800e38a:	f7fd fb47 	bl	800ba1c <USBD_LL_Reset>
}
 800e38e:	bf00      	nop
 800e390:	3710      	adds	r7, #16
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}
	...

0800e398 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b082      	sub	sp, #8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	f7fd fb89 	bl	800babe <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	687a      	ldr	r2, [r7, #4]
 800e3b8:	6812      	ldr	r2, [r2, #0]
 800e3ba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e3be:	f043 0301 	orr.w	r3, r3, #1
 800e3c2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	6a1b      	ldr	r3, [r3, #32]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d005      	beq.n	800e3d8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e3cc:	4b04      	ldr	r3, [pc, #16]	; (800e3e0 <HAL_PCD_SuspendCallback+0x48>)
 800e3ce:	691b      	ldr	r3, [r3, #16]
 800e3d0:	4a03      	ldr	r2, [pc, #12]	; (800e3e0 <HAL_PCD_SuspendCallback+0x48>)
 800e3d2:	f043 0306 	orr.w	r3, r3, #6
 800e3d6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e3d8:	bf00      	nop
 800e3da:	3708      	adds	r7, #8
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	bd80      	pop	{r7, pc}
 800e3e0:	e000ed00 	.word	0xe000ed00

0800e3e4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f7fd fb78 	bl	800bae8 <USBD_LL_Resume>
}
 800e3f8:	bf00      	nop
 800e3fa:	3708      	adds	r7, #8
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b082      	sub	sp, #8
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
 800e408:	460b      	mov	r3, r1
 800e40a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e412:	78fa      	ldrb	r2, [r7, #3]
 800e414:	4611      	mov	r1, r2
 800e416:	4618      	mov	r0, r3
 800e418:	f7fd fba3 	bl	800bb62 <USBD_LL_IsoOUTIncomplete>
}
 800e41c:	bf00      	nop
 800e41e:	3708      	adds	r7, #8
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}

0800e424 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
 800e42c:	460b      	mov	r3, r1
 800e42e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e436:	78fa      	ldrb	r2, [r7, #3]
 800e438:	4611      	mov	r1, r2
 800e43a:	4618      	mov	r0, r3
 800e43c:	f7fd fb84 	bl	800bb48 <USBD_LL_IsoINIncomplete>
}
 800e440:	bf00      	nop
 800e442:	3708      	adds	r7, #8
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}

0800e448 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e456:	4618      	mov	r0, r3
 800e458:	f7fd fb90 	bl	800bb7c <USBD_LL_DevConnected>
}
 800e45c:	bf00      	nop
 800e45e:	3708      	adds	r7, #8
 800e460:	46bd      	mov	sp, r7
 800e462:	bd80      	pop	{r7, pc}

0800e464 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e472:	4618      	mov	r0, r3
 800e474:	f7fd fb8d 	bl	800bb92 <USBD_LL_DevDisconnected>
}
 800e478:	bf00      	nop
 800e47a:	3708      	adds	r7, #8
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b082      	sub	sp, #8
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d13c      	bne.n	800e50a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e490:	4a20      	ldr	r2, [pc, #128]	; (800e514 <USBD_LL_Init+0x94>)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	4a1e      	ldr	r2, [pc, #120]	; (800e514 <USBD_LL_Init+0x94>)
 800e49c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e4a0:	4b1c      	ldr	r3, [pc, #112]	; (800e514 <USBD_LL_Init+0x94>)
 800e4a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e4a6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e4a8:	4b1a      	ldr	r3, [pc, #104]	; (800e514 <USBD_LL_Init+0x94>)
 800e4aa:	2206      	movs	r2, #6
 800e4ac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e4ae:	4b19      	ldr	r3, [pc, #100]	; (800e514 <USBD_LL_Init+0x94>)
 800e4b0:	2202      	movs	r2, #2
 800e4b2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e4b4:	4b17      	ldr	r3, [pc, #92]	; (800e514 <USBD_LL_Init+0x94>)
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e4ba:	4b16      	ldr	r3, [pc, #88]	; (800e514 <USBD_LL_Init+0x94>)
 800e4bc:	2202      	movs	r2, #2
 800e4be:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e4c0:	4b14      	ldr	r3, [pc, #80]	; (800e514 <USBD_LL_Init+0x94>)
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e4c6:	4b13      	ldr	r3, [pc, #76]	; (800e514 <USBD_LL_Init+0x94>)
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e4cc:	4b11      	ldr	r3, [pc, #68]	; (800e514 <USBD_LL_Init+0x94>)
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e4d2:	4b10      	ldr	r3, [pc, #64]	; (800e514 <USBD_LL_Init+0x94>)
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e4d8:	4b0e      	ldr	r3, [pc, #56]	; (800e514 <USBD_LL_Init+0x94>)
 800e4da:	2200      	movs	r2, #0
 800e4dc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e4de:	480d      	ldr	r0, [pc, #52]	; (800e514 <USBD_LL_Init+0x94>)
 800e4e0:	f7f6 ffbb 	bl	800545a <HAL_PCD_Init>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d001      	beq.n	800e4ee <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e4ea:	f7f4 fcc5 	bl	8002e78 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e4ee:	2180      	movs	r1, #128	; 0x80
 800e4f0:	4808      	ldr	r0, [pc, #32]	; (800e514 <USBD_LL_Init+0x94>)
 800e4f2:	f7f8 f94c 	bl	800678e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e4f6:	2240      	movs	r2, #64	; 0x40
 800e4f8:	2100      	movs	r1, #0
 800e4fa:	4806      	ldr	r0, [pc, #24]	; (800e514 <USBD_LL_Init+0x94>)
 800e4fc:	f7f8 f900 	bl	8006700 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e500:	2280      	movs	r2, #128	; 0x80
 800e502:	2101      	movs	r1, #1
 800e504:	4803      	ldr	r0, [pc, #12]	; (800e514 <USBD_LL_Init+0x94>)
 800e506:	f7f8 f8fb 	bl	8006700 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e50a:	2300      	movs	r3, #0
}
 800e50c:	4618      	mov	r0, r3
 800e50e:	3708      	adds	r7, #8
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}
 800e514:	20005f14 	.word	0x20005f14

0800e518 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b084      	sub	sp, #16
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e520:	2300      	movs	r3, #0
 800e522:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e524:	2300      	movs	r3, #0
 800e526:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e52e:	4618      	mov	r0, r3
 800e530:	f7f7 f8b7 	bl	80056a2 <HAL_PCD_Start>
 800e534:	4603      	mov	r3, r0
 800e536:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e538:	7bfb      	ldrb	r3, [r7, #15]
 800e53a:	4618      	mov	r0, r3
 800e53c:	f000 f978 	bl	800e830 <USBD_Get_USB_Status>
 800e540:	4603      	mov	r3, r0
 800e542:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e544:	7bbb      	ldrb	r3, [r7, #14]
}
 800e546:	4618      	mov	r0, r3
 800e548:	3710      	adds	r7, #16
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}

0800e54e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e54e:	b580      	push	{r7, lr}
 800e550:	b084      	sub	sp, #16
 800e552:	af00      	add	r7, sp, #0
 800e554:	6078      	str	r0, [r7, #4]
 800e556:	4608      	mov	r0, r1
 800e558:	4611      	mov	r1, r2
 800e55a:	461a      	mov	r2, r3
 800e55c:	4603      	mov	r3, r0
 800e55e:	70fb      	strb	r3, [r7, #3]
 800e560:	460b      	mov	r3, r1
 800e562:	70bb      	strb	r3, [r7, #2]
 800e564:	4613      	mov	r3, r2
 800e566:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e568:	2300      	movs	r3, #0
 800e56a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e56c:	2300      	movs	r3, #0
 800e56e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e576:	78bb      	ldrb	r3, [r7, #2]
 800e578:	883a      	ldrh	r2, [r7, #0]
 800e57a:	78f9      	ldrb	r1, [r7, #3]
 800e57c:	f7f7 fcc8 	bl	8005f10 <HAL_PCD_EP_Open>
 800e580:	4603      	mov	r3, r0
 800e582:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e584:	7bfb      	ldrb	r3, [r7, #15]
 800e586:	4618      	mov	r0, r3
 800e588:	f000 f952 	bl	800e830 <USBD_Get_USB_Status>
 800e58c:	4603      	mov	r3, r0
 800e58e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e590:	7bbb      	ldrb	r3, [r7, #14]
}
 800e592:	4618      	mov	r0, r3
 800e594:	3710      	adds	r7, #16
 800e596:	46bd      	mov	sp, r7
 800e598:	bd80      	pop	{r7, pc}

0800e59a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e59a:	b580      	push	{r7, lr}
 800e59c:	b084      	sub	sp, #16
 800e59e:	af00      	add	r7, sp, #0
 800e5a0:	6078      	str	r0, [r7, #4]
 800e5a2:	460b      	mov	r3, r1
 800e5a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e5b4:	78fa      	ldrb	r2, [r7, #3]
 800e5b6:	4611      	mov	r1, r2
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	f7f7 fd11 	bl	8005fe0 <HAL_PCD_EP_Close>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5c2:	7bfb      	ldrb	r3, [r7, #15]
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	f000 f933 	bl	800e830 <USBD_Get_USB_Status>
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3710      	adds	r7, #16
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}

0800e5d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b084      	sub	sp, #16
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
 800e5e0:	460b      	mov	r3, r1
 800e5e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e5f2:	78fa      	ldrb	r2, [r7, #3]
 800e5f4:	4611      	mov	r1, r2
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f7f7 fde9 	bl	80061ce <HAL_PCD_EP_SetStall>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e600:	7bfb      	ldrb	r3, [r7, #15]
 800e602:	4618      	mov	r0, r3
 800e604:	f000 f914 	bl	800e830 <USBD_Get_USB_Status>
 800e608:	4603      	mov	r3, r0
 800e60a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e60c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e60e:	4618      	mov	r0, r3
 800e610:	3710      	adds	r7, #16
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}

0800e616 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e616:	b580      	push	{r7, lr}
 800e618:	b084      	sub	sp, #16
 800e61a:	af00      	add	r7, sp, #0
 800e61c:	6078      	str	r0, [r7, #4]
 800e61e:	460b      	mov	r3, r1
 800e620:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e622:	2300      	movs	r3, #0
 800e624:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e626:	2300      	movs	r3, #0
 800e628:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e630:	78fa      	ldrb	r2, [r7, #3]
 800e632:	4611      	mov	r1, r2
 800e634:	4618      	mov	r0, r3
 800e636:	f7f7 fe2e 	bl	8006296 <HAL_PCD_EP_ClrStall>
 800e63a:	4603      	mov	r3, r0
 800e63c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e63e:	7bfb      	ldrb	r3, [r7, #15]
 800e640:	4618      	mov	r0, r3
 800e642:	f000 f8f5 	bl	800e830 <USBD_Get_USB_Status>
 800e646:	4603      	mov	r3, r0
 800e648:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e64a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	3710      	adds	r7, #16
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}

0800e654 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e654:	b480      	push	{r7}
 800e656:	b085      	sub	sp, #20
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	460b      	mov	r3, r1
 800e65e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e666:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e668:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	da0b      	bge.n	800e688 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e670:	78fb      	ldrb	r3, [r7, #3]
 800e672:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e676:	68f9      	ldr	r1, [r7, #12]
 800e678:	4613      	mov	r3, r2
 800e67a:	00db      	lsls	r3, r3, #3
 800e67c:	1a9b      	subs	r3, r3, r2
 800e67e:	009b      	lsls	r3, r3, #2
 800e680:	440b      	add	r3, r1
 800e682:	333e      	adds	r3, #62	; 0x3e
 800e684:	781b      	ldrb	r3, [r3, #0]
 800e686:	e00b      	b.n	800e6a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e688:	78fb      	ldrb	r3, [r7, #3]
 800e68a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e68e:	68f9      	ldr	r1, [r7, #12]
 800e690:	4613      	mov	r3, r2
 800e692:	00db      	lsls	r3, r3, #3
 800e694:	1a9b      	subs	r3, r3, r2
 800e696:	009b      	lsls	r3, r3, #2
 800e698:	440b      	add	r3, r1
 800e69a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e69e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	3714      	adds	r7, #20
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6aa:	4770      	bx	lr

0800e6ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b084      	sub	sp, #16
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
 800e6b4:	460b      	mov	r3, r1
 800e6b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e6c6:	78fa      	ldrb	r2, [r7, #3]
 800e6c8:	4611      	mov	r1, r2
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f7f7 fbfb 	bl	8005ec6 <HAL_PCD_SetAddress>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6d4:	7bfb      	ldrb	r3, [r7, #15]
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	f000 f8aa 	bl	800e830 <USBD_Get_USB_Status>
 800e6dc:	4603      	mov	r3, r0
 800e6de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	3710      	adds	r7, #16
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	bd80      	pop	{r7, pc}

0800e6ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e6ea:	b580      	push	{r7, lr}
 800e6ec:	b086      	sub	sp, #24
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	60f8      	str	r0, [r7, #12]
 800e6f2:	607a      	str	r2, [r7, #4]
 800e6f4:	603b      	str	r3, [r7, #0]
 800e6f6:	460b      	mov	r3, r1
 800e6f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6fe:	2300      	movs	r3, #0
 800e700:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e708:	7af9      	ldrb	r1, [r7, #11]
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	687a      	ldr	r2, [r7, #4]
 800e70e:	f7f7 fd14 	bl	800613a <HAL_PCD_EP_Transmit>
 800e712:	4603      	mov	r3, r0
 800e714:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e716:	7dfb      	ldrb	r3, [r7, #23]
 800e718:	4618      	mov	r0, r3
 800e71a:	f000 f889 	bl	800e830 <USBD_Get_USB_Status>
 800e71e:	4603      	mov	r3, r0
 800e720:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e722:	7dbb      	ldrb	r3, [r7, #22]
}
 800e724:	4618      	mov	r0, r3
 800e726:	3718      	adds	r7, #24
 800e728:	46bd      	mov	sp, r7
 800e72a:	bd80      	pop	{r7, pc}

0800e72c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b086      	sub	sp, #24
 800e730:	af00      	add	r7, sp, #0
 800e732:	60f8      	str	r0, [r7, #12]
 800e734:	607a      	str	r2, [r7, #4]
 800e736:	603b      	str	r3, [r7, #0]
 800e738:	460b      	mov	r3, r1
 800e73a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e73c:	2300      	movs	r3, #0
 800e73e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e740:	2300      	movs	r3, #0
 800e742:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e74a:	7af9      	ldrb	r1, [r7, #11]
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	687a      	ldr	r2, [r7, #4]
 800e750:	f7f7 fc90 	bl	8006074 <HAL_PCD_EP_Receive>
 800e754:	4603      	mov	r3, r0
 800e756:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e758:	7dfb      	ldrb	r3, [r7, #23]
 800e75a:	4618      	mov	r0, r3
 800e75c:	f000 f868 	bl	800e830 <USBD_Get_USB_Status>
 800e760:	4603      	mov	r3, r0
 800e762:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e764:	7dbb      	ldrb	r3, [r7, #22]
}
 800e766:	4618      	mov	r0, r3
 800e768:	3718      	adds	r7, #24
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}

0800e76e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e76e:	b580      	push	{r7, lr}
 800e770:	b082      	sub	sp, #8
 800e772:	af00      	add	r7, sp, #0
 800e774:	6078      	str	r0, [r7, #4]
 800e776:	460b      	mov	r3, r1
 800e778:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e780:	78fa      	ldrb	r2, [r7, #3]
 800e782:	4611      	mov	r1, r2
 800e784:	4618      	mov	r0, r3
 800e786:	f7f7 fcc0 	bl	800610a <HAL_PCD_EP_GetRxCount>
 800e78a:	4603      	mov	r3, r0
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3708      	adds	r7, #8
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}

0800e794 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b082      	sub	sp, #8
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
 800e79c:	460b      	mov	r3, r1
 800e79e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800e7a0:	78fb      	ldrb	r3, [r7, #3]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d002      	beq.n	800e7ac <HAL_PCDEx_LPM_Callback+0x18>
 800e7a6:	2b01      	cmp	r3, #1
 800e7a8:	d01f      	beq.n	800e7ea <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800e7aa:	e03b      	b.n	800e824 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6a1b      	ldr	r3, [r3, #32]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d007      	beq.n	800e7c4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800e7b4:	f7f3 fe72 	bl	800249c <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e7b8:	4b1c      	ldr	r3, [pc, #112]	; (800e82c <HAL_PCDEx_LPM_Callback+0x98>)
 800e7ba:	691b      	ldr	r3, [r3, #16]
 800e7bc:	4a1b      	ldr	r2, [pc, #108]	; (800e82c <HAL_PCDEx_LPM_Callback+0x98>)
 800e7be:	f023 0306 	bic.w	r3, r3, #6
 800e7c2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	687a      	ldr	r2, [r7, #4]
 800e7d0:	6812      	ldr	r2, [r2, #0]
 800e7d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e7d6:	f023 0301 	bic.w	r3, r3, #1
 800e7da:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f7fd f980 	bl	800bae8 <USBD_LL_Resume>
    break;
 800e7e8:	e01c      	b.n	800e824 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	687a      	ldr	r2, [r7, #4]
 800e7f6:	6812      	ldr	r2, [r2, #0]
 800e7f8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e7fc:	f043 0301 	orr.w	r3, r3, #1
 800e800:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e808:	4618      	mov	r0, r3
 800e80a:	f7fd f958 	bl	800babe <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	6a1b      	ldr	r3, [r3, #32]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d005      	beq.n	800e822 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e816:	4b05      	ldr	r3, [pc, #20]	; (800e82c <HAL_PCDEx_LPM_Callback+0x98>)
 800e818:	691b      	ldr	r3, [r3, #16]
 800e81a:	4a04      	ldr	r2, [pc, #16]	; (800e82c <HAL_PCDEx_LPM_Callback+0x98>)
 800e81c:	f043 0306 	orr.w	r3, r3, #6
 800e820:	6113      	str	r3, [r2, #16]
    break;
 800e822:	bf00      	nop
}
 800e824:	bf00      	nop
 800e826:	3708      	adds	r7, #8
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}
 800e82c:	e000ed00 	.word	0xe000ed00

0800e830 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e830:	b480      	push	{r7}
 800e832:	b085      	sub	sp, #20
 800e834:	af00      	add	r7, sp, #0
 800e836:	4603      	mov	r3, r0
 800e838:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e83a:	2300      	movs	r3, #0
 800e83c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e83e:	79fb      	ldrb	r3, [r7, #7]
 800e840:	2b03      	cmp	r3, #3
 800e842:	d817      	bhi.n	800e874 <USBD_Get_USB_Status+0x44>
 800e844:	a201      	add	r2, pc, #4	; (adr r2, 800e84c <USBD_Get_USB_Status+0x1c>)
 800e846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84a:	bf00      	nop
 800e84c:	0800e85d 	.word	0x0800e85d
 800e850:	0800e863 	.word	0x0800e863
 800e854:	0800e869 	.word	0x0800e869
 800e858:	0800e86f 	.word	0x0800e86f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e85c:	2300      	movs	r3, #0
 800e85e:	73fb      	strb	r3, [r7, #15]
    break;
 800e860:	e00b      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e862:	2303      	movs	r3, #3
 800e864:	73fb      	strb	r3, [r7, #15]
    break;
 800e866:	e008      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e868:	2301      	movs	r3, #1
 800e86a:	73fb      	strb	r3, [r7, #15]
    break;
 800e86c:	e005      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e86e:	2303      	movs	r3, #3
 800e870:	73fb      	strb	r3, [r7, #15]
    break;
 800e872:	e002      	b.n	800e87a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e874:	2303      	movs	r3, #3
 800e876:	73fb      	strb	r3, [r7, #15]
    break;
 800e878:	bf00      	nop
  }
  return usb_status;
 800e87a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	3714      	adds	r7, #20
 800e880:	46bd      	mov	sp, r7
 800e882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e886:	4770      	bx	lr

0800e888 <__assert_func>:
 800e888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e88a:	461c      	mov	r4, r3
 800e88c:	4b09      	ldr	r3, [pc, #36]	; (800e8b4 <__assert_func+0x2c>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4605      	mov	r5, r0
 800e892:	68d8      	ldr	r0, [r3, #12]
 800e894:	b152      	cbz	r2, 800e8ac <__assert_func+0x24>
 800e896:	4b08      	ldr	r3, [pc, #32]	; (800e8b8 <__assert_func+0x30>)
 800e898:	9100      	str	r1, [sp, #0]
 800e89a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e89e:	4907      	ldr	r1, [pc, #28]	; (800e8bc <__assert_func+0x34>)
 800e8a0:	462b      	mov	r3, r5
 800e8a2:	4622      	mov	r2, r4
 800e8a4:	f000 f814 	bl	800e8d0 <fiprintf>
 800e8a8:	f001 f806 	bl	800f8b8 <abort>
 800e8ac:	4b04      	ldr	r3, [pc, #16]	; (800e8c0 <__assert_func+0x38>)
 800e8ae:	461a      	mov	r2, r3
 800e8b0:	e7f2      	b.n	800e898 <__assert_func+0x10>
 800e8b2:	bf00      	nop
 800e8b4:	200001b4 	.word	0x200001b4
 800e8b8:	0801367c 	.word	0x0801367c
 800e8bc:	08013689 	.word	0x08013689
 800e8c0:	080136b7 	.word	0x080136b7

0800e8c4 <__errno>:
 800e8c4:	4b01      	ldr	r3, [pc, #4]	; (800e8cc <__errno+0x8>)
 800e8c6:	6818      	ldr	r0, [r3, #0]
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop
 800e8cc:	200001b4 	.word	0x200001b4

0800e8d0 <fiprintf>:
 800e8d0:	b40e      	push	{r1, r2, r3}
 800e8d2:	b503      	push	{r0, r1, lr}
 800e8d4:	4601      	mov	r1, r0
 800e8d6:	ab03      	add	r3, sp, #12
 800e8d8:	4805      	ldr	r0, [pc, #20]	; (800e8f0 <fiprintf+0x20>)
 800e8da:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8de:	6800      	ldr	r0, [r0, #0]
 800e8e0:	9301      	str	r3, [sp, #4]
 800e8e2:	f000 f921 	bl	800eb28 <_vfiprintf_r>
 800e8e6:	b002      	add	sp, #8
 800e8e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e8ec:	b003      	add	sp, #12
 800e8ee:	4770      	bx	lr
 800e8f0:	200001b4 	.word	0x200001b4

0800e8f4 <__libc_init_array>:
 800e8f4:	b570      	push	{r4, r5, r6, lr}
 800e8f6:	4e0d      	ldr	r6, [pc, #52]	; (800e92c <__libc_init_array+0x38>)
 800e8f8:	4c0d      	ldr	r4, [pc, #52]	; (800e930 <__libc_init_array+0x3c>)
 800e8fa:	1ba4      	subs	r4, r4, r6
 800e8fc:	10a4      	asrs	r4, r4, #2
 800e8fe:	2500      	movs	r5, #0
 800e900:	42a5      	cmp	r5, r4
 800e902:	d109      	bne.n	800e918 <__libc_init_array+0x24>
 800e904:	4e0b      	ldr	r6, [pc, #44]	; (800e934 <__libc_init_array+0x40>)
 800e906:	4c0c      	ldr	r4, [pc, #48]	; (800e938 <__libc_init_array+0x44>)
 800e908:	f004 fb98 	bl	801303c <_init>
 800e90c:	1ba4      	subs	r4, r4, r6
 800e90e:	10a4      	asrs	r4, r4, #2
 800e910:	2500      	movs	r5, #0
 800e912:	42a5      	cmp	r5, r4
 800e914:	d105      	bne.n	800e922 <__libc_init_array+0x2e>
 800e916:	bd70      	pop	{r4, r5, r6, pc}
 800e918:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e91c:	4798      	blx	r3
 800e91e:	3501      	adds	r5, #1
 800e920:	e7ee      	b.n	800e900 <__libc_init_array+0xc>
 800e922:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e926:	4798      	blx	r3
 800e928:	3501      	adds	r5, #1
 800e92a:	e7f2      	b.n	800e912 <__libc_init_array+0x1e>
 800e92c:	08013ba8 	.word	0x08013ba8
 800e930:	08013ba8 	.word	0x08013ba8
 800e934:	08013ba8 	.word	0x08013ba8
 800e938:	08013bac 	.word	0x08013bac

0800e93c <malloc>:
 800e93c:	4b02      	ldr	r3, [pc, #8]	; (800e948 <malloc+0xc>)
 800e93e:	4601      	mov	r1, r0
 800e940:	6818      	ldr	r0, [r3, #0]
 800e942:	f000 b86d 	b.w	800ea20 <_malloc_r>
 800e946:	bf00      	nop
 800e948:	200001b4 	.word	0x200001b4

0800e94c <free>:
 800e94c:	4b02      	ldr	r3, [pc, #8]	; (800e958 <free+0xc>)
 800e94e:	4601      	mov	r1, r0
 800e950:	6818      	ldr	r0, [r3, #0]
 800e952:	f000 b817 	b.w	800e984 <_free_r>
 800e956:	bf00      	nop
 800e958:	200001b4 	.word	0x200001b4

0800e95c <memcpy>:
 800e95c:	b510      	push	{r4, lr}
 800e95e:	1e43      	subs	r3, r0, #1
 800e960:	440a      	add	r2, r1
 800e962:	4291      	cmp	r1, r2
 800e964:	d100      	bne.n	800e968 <memcpy+0xc>
 800e966:	bd10      	pop	{r4, pc}
 800e968:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e96c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e970:	e7f7      	b.n	800e962 <memcpy+0x6>

0800e972 <memset>:
 800e972:	4402      	add	r2, r0
 800e974:	4603      	mov	r3, r0
 800e976:	4293      	cmp	r3, r2
 800e978:	d100      	bne.n	800e97c <memset+0xa>
 800e97a:	4770      	bx	lr
 800e97c:	f803 1b01 	strb.w	r1, [r3], #1
 800e980:	e7f9      	b.n	800e976 <memset+0x4>
	...

0800e984 <_free_r>:
 800e984:	b538      	push	{r3, r4, r5, lr}
 800e986:	4605      	mov	r5, r0
 800e988:	2900      	cmp	r1, #0
 800e98a:	d045      	beq.n	800ea18 <_free_r+0x94>
 800e98c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e990:	1f0c      	subs	r4, r1, #4
 800e992:	2b00      	cmp	r3, #0
 800e994:	bfb8      	it	lt
 800e996:	18e4      	addlt	r4, r4, r3
 800e998:	f002 f801 	bl	801099e <__malloc_lock>
 800e99c:	4a1f      	ldr	r2, [pc, #124]	; (800ea1c <_free_r+0x98>)
 800e99e:	6813      	ldr	r3, [r2, #0]
 800e9a0:	4610      	mov	r0, r2
 800e9a2:	b933      	cbnz	r3, 800e9b2 <_free_r+0x2e>
 800e9a4:	6063      	str	r3, [r4, #4]
 800e9a6:	6014      	str	r4, [r2, #0]
 800e9a8:	4628      	mov	r0, r5
 800e9aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9ae:	f001 bff7 	b.w	80109a0 <__malloc_unlock>
 800e9b2:	42a3      	cmp	r3, r4
 800e9b4:	d90c      	bls.n	800e9d0 <_free_r+0x4c>
 800e9b6:	6821      	ldr	r1, [r4, #0]
 800e9b8:	1862      	adds	r2, r4, r1
 800e9ba:	4293      	cmp	r3, r2
 800e9bc:	bf04      	itt	eq
 800e9be:	681a      	ldreq	r2, [r3, #0]
 800e9c0:	685b      	ldreq	r3, [r3, #4]
 800e9c2:	6063      	str	r3, [r4, #4]
 800e9c4:	bf04      	itt	eq
 800e9c6:	1852      	addeq	r2, r2, r1
 800e9c8:	6022      	streq	r2, [r4, #0]
 800e9ca:	6004      	str	r4, [r0, #0]
 800e9cc:	e7ec      	b.n	800e9a8 <_free_r+0x24>
 800e9ce:	4613      	mov	r3, r2
 800e9d0:	685a      	ldr	r2, [r3, #4]
 800e9d2:	b10a      	cbz	r2, 800e9d8 <_free_r+0x54>
 800e9d4:	42a2      	cmp	r2, r4
 800e9d6:	d9fa      	bls.n	800e9ce <_free_r+0x4a>
 800e9d8:	6819      	ldr	r1, [r3, #0]
 800e9da:	1858      	adds	r0, r3, r1
 800e9dc:	42a0      	cmp	r0, r4
 800e9de:	d10b      	bne.n	800e9f8 <_free_r+0x74>
 800e9e0:	6820      	ldr	r0, [r4, #0]
 800e9e2:	4401      	add	r1, r0
 800e9e4:	1858      	adds	r0, r3, r1
 800e9e6:	4282      	cmp	r2, r0
 800e9e8:	6019      	str	r1, [r3, #0]
 800e9ea:	d1dd      	bne.n	800e9a8 <_free_r+0x24>
 800e9ec:	6810      	ldr	r0, [r2, #0]
 800e9ee:	6852      	ldr	r2, [r2, #4]
 800e9f0:	605a      	str	r2, [r3, #4]
 800e9f2:	4401      	add	r1, r0
 800e9f4:	6019      	str	r1, [r3, #0]
 800e9f6:	e7d7      	b.n	800e9a8 <_free_r+0x24>
 800e9f8:	d902      	bls.n	800ea00 <_free_r+0x7c>
 800e9fa:	230c      	movs	r3, #12
 800e9fc:	602b      	str	r3, [r5, #0]
 800e9fe:	e7d3      	b.n	800e9a8 <_free_r+0x24>
 800ea00:	6820      	ldr	r0, [r4, #0]
 800ea02:	1821      	adds	r1, r4, r0
 800ea04:	428a      	cmp	r2, r1
 800ea06:	bf04      	itt	eq
 800ea08:	6811      	ldreq	r1, [r2, #0]
 800ea0a:	6852      	ldreq	r2, [r2, #4]
 800ea0c:	6062      	str	r2, [r4, #4]
 800ea0e:	bf04      	itt	eq
 800ea10:	1809      	addeq	r1, r1, r0
 800ea12:	6021      	streq	r1, [r4, #0]
 800ea14:	605c      	str	r4, [r3, #4]
 800ea16:	e7c7      	b.n	800e9a8 <_free_r+0x24>
 800ea18:	bd38      	pop	{r3, r4, r5, pc}
 800ea1a:	bf00      	nop
 800ea1c:	20004358 	.word	0x20004358

0800ea20 <_malloc_r>:
 800ea20:	b570      	push	{r4, r5, r6, lr}
 800ea22:	1ccd      	adds	r5, r1, #3
 800ea24:	f025 0503 	bic.w	r5, r5, #3
 800ea28:	3508      	adds	r5, #8
 800ea2a:	2d0c      	cmp	r5, #12
 800ea2c:	bf38      	it	cc
 800ea2e:	250c      	movcc	r5, #12
 800ea30:	2d00      	cmp	r5, #0
 800ea32:	4606      	mov	r6, r0
 800ea34:	db01      	blt.n	800ea3a <_malloc_r+0x1a>
 800ea36:	42a9      	cmp	r1, r5
 800ea38:	d903      	bls.n	800ea42 <_malloc_r+0x22>
 800ea3a:	230c      	movs	r3, #12
 800ea3c:	6033      	str	r3, [r6, #0]
 800ea3e:	2000      	movs	r0, #0
 800ea40:	bd70      	pop	{r4, r5, r6, pc}
 800ea42:	f001 ffac 	bl	801099e <__malloc_lock>
 800ea46:	4a21      	ldr	r2, [pc, #132]	; (800eacc <_malloc_r+0xac>)
 800ea48:	6814      	ldr	r4, [r2, #0]
 800ea4a:	4621      	mov	r1, r4
 800ea4c:	b991      	cbnz	r1, 800ea74 <_malloc_r+0x54>
 800ea4e:	4c20      	ldr	r4, [pc, #128]	; (800ead0 <_malloc_r+0xb0>)
 800ea50:	6823      	ldr	r3, [r4, #0]
 800ea52:	b91b      	cbnz	r3, 800ea5c <_malloc_r+0x3c>
 800ea54:	4630      	mov	r0, r6
 800ea56:	f000 fde9 	bl	800f62c <_sbrk_r>
 800ea5a:	6020      	str	r0, [r4, #0]
 800ea5c:	4629      	mov	r1, r5
 800ea5e:	4630      	mov	r0, r6
 800ea60:	f000 fde4 	bl	800f62c <_sbrk_r>
 800ea64:	1c43      	adds	r3, r0, #1
 800ea66:	d124      	bne.n	800eab2 <_malloc_r+0x92>
 800ea68:	230c      	movs	r3, #12
 800ea6a:	6033      	str	r3, [r6, #0]
 800ea6c:	4630      	mov	r0, r6
 800ea6e:	f001 ff97 	bl	80109a0 <__malloc_unlock>
 800ea72:	e7e4      	b.n	800ea3e <_malloc_r+0x1e>
 800ea74:	680b      	ldr	r3, [r1, #0]
 800ea76:	1b5b      	subs	r3, r3, r5
 800ea78:	d418      	bmi.n	800eaac <_malloc_r+0x8c>
 800ea7a:	2b0b      	cmp	r3, #11
 800ea7c:	d90f      	bls.n	800ea9e <_malloc_r+0x7e>
 800ea7e:	600b      	str	r3, [r1, #0]
 800ea80:	50cd      	str	r5, [r1, r3]
 800ea82:	18cc      	adds	r4, r1, r3
 800ea84:	4630      	mov	r0, r6
 800ea86:	f001 ff8b 	bl	80109a0 <__malloc_unlock>
 800ea8a:	f104 000b 	add.w	r0, r4, #11
 800ea8e:	1d23      	adds	r3, r4, #4
 800ea90:	f020 0007 	bic.w	r0, r0, #7
 800ea94:	1ac3      	subs	r3, r0, r3
 800ea96:	d0d3      	beq.n	800ea40 <_malloc_r+0x20>
 800ea98:	425a      	negs	r2, r3
 800ea9a:	50e2      	str	r2, [r4, r3]
 800ea9c:	e7d0      	b.n	800ea40 <_malloc_r+0x20>
 800ea9e:	428c      	cmp	r4, r1
 800eaa0:	684b      	ldr	r3, [r1, #4]
 800eaa2:	bf16      	itet	ne
 800eaa4:	6063      	strne	r3, [r4, #4]
 800eaa6:	6013      	streq	r3, [r2, #0]
 800eaa8:	460c      	movne	r4, r1
 800eaaa:	e7eb      	b.n	800ea84 <_malloc_r+0x64>
 800eaac:	460c      	mov	r4, r1
 800eaae:	6849      	ldr	r1, [r1, #4]
 800eab0:	e7cc      	b.n	800ea4c <_malloc_r+0x2c>
 800eab2:	1cc4      	adds	r4, r0, #3
 800eab4:	f024 0403 	bic.w	r4, r4, #3
 800eab8:	42a0      	cmp	r0, r4
 800eaba:	d005      	beq.n	800eac8 <_malloc_r+0xa8>
 800eabc:	1a21      	subs	r1, r4, r0
 800eabe:	4630      	mov	r0, r6
 800eac0:	f000 fdb4 	bl	800f62c <_sbrk_r>
 800eac4:	3001      	adds	r0, #1
 800eac6:	d0cf      	beq.n	800ea68 <_malloc_r+0x48>
 800eac8:	6025      	str	r5, [r4, #0]
 800eaca:	e7db      	b.n	800ea84 <_malloc_r+0x64>
 800eacc:	20004358 	.word	0x20004358
 800ead0:	2000435c 	.word	0x2000435c

0800ead4 <__sfputc_r>:
 800ead4:	6893      	ldr	r3, [r2, #8]
 800ead6:	3b01      	subs	r3, #1
 800ead8:	2b00      	cmp	r3, #0
 800eada:	b410      	push	{r4}
 800eadc:	6093      	str	r3, [r2, #8]
 800eade:	da08      	bge.n	800eaf2 <__sfputc_r+0x1e>
 800eae0:	6994      	ldr	r4, [r2, #24]
 800eae2:	42a3      	cmp	r3, r4
 800eae4:	db01      	blt.n	800eaea <__sfputc_r+0x16>
 800eae6:	290a      	cmp	r1, #10
 800eae8:	d103      	bne.n	800eaf2 <__sfputc_r+0x1e>
 800eaea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eaee:	f000 be11 	b.w	800f714 <__swbuf_r>
 800eaf2:	6813      	ldr	r3, [r2, #0]
 800eaf4:	1c58      	adds	r0, r3, #1
 800eaf6:	6010      	str	r0, [r2, #0]
 800eaf8:	7019      	strb	r1, [r3, #0]
 800eafa:	4608      	mov	r0, r1
 800eafc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb00:	4770      	bx	lr

0800eb02 <__sfputs_r>:
 800eb02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb04:	4606      	mov	r6, r0
 800eb06:	460f      	mov	r7, r1
 800eb08:	4614      	mov	r4, r2
 800eb0a:	18d5      	adds	r5, r2, r3
 800eb0c:	42ac      	cmp	r4, r5
 800eb0e:	d101      	bne.n	800eb14 <__sfputs_r+0x12>
 800eb10:	2000      	movs	r0, #0
 800eb12:	e007      	b.n	800eb24 <__sfputs_r+0x22>
 800eb14:	463a      	mov	r2, r7
 800eb16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb1a:	4630      	mov	r0, r6
 800eb1c:	f7ff ffda 	bl	800ead4 <__sfputc_r>
 800eb20:	1c43      	adds	r3, r0, #1
 800eb22:	d1f3      	bne.n	800eb0c <__sfputs_r+0xa>
 800eb24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eb28 <_vfiprintf_r>:
 800eb28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb2c:	460c      	mov	r4, r1
 800eb2e:	b09d      	sub	sp, #116	; 0x74
 800eb30:	4617      	mov	r7, r2
 800eb32:	461d      	mov	r5, r3
 800eb34:	4606      	mov	r6, r0
 800eb36:	b118      	cbz	r0, 800eb40 <_vfiprintf_r+0x18>
 800eb38:	6983      	ldr	r3, [r0, #24]
 800eb3a:	b90b      	cbnz	r3, 800eb40 <_vfiprintf_r+0x18>
 800eb3c:	f001 fe08 	bl	8010750 <__sinit>
 800eb40:	4b7c      	ldr	r3, [pc, #496]	; (800ed34 <_vfiprintf_r+0x20c>)
 800eb42:	429c      	cmp	r4, r3
 800eb44:	d158      	bne.n	800ebf8 <_vfiprintf_r+0xd0>
 800eb46:	6874      	ldr	r4, [r6, #4]
 800eb48:	89a3      	ldrh	r3, [r4, #12]
 800eb4a:	0718      	lsls	r0, r3, #28
 800eb4c:	d55e      	bpl.n	800ec0c <_vfiprintf_r+0xe4>
 800eb4e:	6923      	ldr	r3, [r4, #16]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d05b      	beq.n	800ec0c <_vfiprintf_r+0xe4>
 800eb54:	2300      	movs	r3, #0
 800eb56:	9309      	str	r3, [sp, #36]	; 0x24
 800eb58:	2320      	movs	r3, #32
 800eb5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eb5e:	2330      	movs	r3, #48	; 0x30
 800eb60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eb64:	9503      	str	r5, [sp, #12]
 800eb66:	f04f 0b01 	mov.w	fp, #1
 800eb6a:	46b8      	mov	r8, r7
 800eb6c:	4645      	mov	r5, r8
 800eb6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800eb72:	b10b      	cbz	r3, 800eb78 <_vfiprintf_r+0x50>
 800eb74:	2b25      	cmp	r3, #37	; 0x25
 800eb76:	d154      	bne.n	800ec22 <_vfiprintf_r+0xfa>
 800eb78:	ebb8 0a07 	subs.w	sl, r8, r7
 800eb7c:	d00b      	beq.n	800eb96 <_vfiprintf_r+0x6e>
 800eb7e:	4653      	mov	r3, sl
 800eb80:	463a      	mov	r2, r7
 800eb82:	4621      	mov	r1, r4
 800eb84:	4630      	mov	r0, r6
 800eb86:	f7ff ffbc 	bl	800eb02 <__sfputs_r>
 800eb8a:	3001      	adds	r0, #1
 800eb8c:	f000 80c2 	beq.w	800ed14 <_vfiprintf_r+0x1ec>
 800eb90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb92:	4453      	add	r3, sl
 800eb94:	9309      	str	r3, [sp, #36]	; 0x24
 800eb96:	f898 3000 	ldrb.w	r3, [r8]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	f000 80ba 	beq.w	800ed14 <_vfiprintf_r+0x1ec>
 800eba0:	2300      	movs	r3, #0
 800eba2:	f04f 32ff 	mov.w	r2, #4294967295
 800eba6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ebaa:	9304      	str	r3, [sp, #16]
 800ebac:	9307      	str	r3, [sp, #28]
 800ebae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ebb2:	931a      	str	r3, [sp, #104]	; 0x68
 800ebb4:	46a8      	mov	r8, r5
 800ebb6:	2205      	movs	r2, #5
 800ebb8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ebbc:	485e      	ldr	r0, [pc, #376]	; (800ed38 <_vfiprintf_r+0x210>)
 800ebbe:	f7f1 fb2f 	bl	8000220 <memchr>
 800ebc2:	9b04      	ldr	r3, [sp, #16]
 800ebc4:	bb78      	cbnz	r0, 800ec26 <_vfiprintf_r+0xfe>
 800ebc6:	06d9      	lsls	r1, r3, #27
 800ebc8:	bf44      	itt	mi
 800ebca:	2220      	movmi	r2, #32
 800ebcc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ebd0:	071a      	lsls	r2, r3, #28
 800ebd2:	bf44      	itt	mi
 800ebd4:	222b      	movmi	r2, #43	; 0x2b
 800ebd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ebda:	782a      	ldrb	r2, [r5, #0]
 800ebdc:	2a2a      	cmp	r2, #42	; 0x2a
 800ebde:	d02a      	beq.n	800ec36 <_vfiprintf_r+0x10e>
 800ebe0:	9a07      	ldr	r2, [sp, #28]
 800ebe2:	46a8      	mov	r8, r5
 800ebe4:	2000      	movs	r0, #0
 800ebe6:	250a      	movs	r5, #10
 800ebe8:	4641      	mov	r1, r8
 800ebea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ebee:	3b30      	subs	r3, #48	; 0x30
 800ebf0:	2b09      	cmp	r3, #9
 800ebf2:	d969      	bls.n	800ecc8 <_vfiprintf_r+0x1a0>
 800ebf4:	b360      	cbz	r0, 800ec50 <_vfiprintf_r+0x128>
 800ebf6:	e024      	b.n	800ec42 <_vfiprintf_r+0x11a>
 800ebf8:	4b50      	ldr	r3, [pc, #320]	; (800ed3c <_vfiprintf_r+0x214>)
 800ebfa:	429c      	cmp	r4, r3
 800ebfc:	d101      	bne.n	800ec02 <_vfiprintf_r+0xda>
 800ebfe:	68b4      	ldr	r4, [r6, #8]
 800ec00:	e7a2      	b.n	800eb48 <_vfiprintf_r+0x20>
 800ec02:	4b4f      	ldr	r3, [pc, #316]	; (800ed40 <_vfiprintf_r+0x218>)
 800ec04:	429c      	cmp	r4, r3
 800ec06:	bf08      	it	eq
 800ec08:	68f4      	ldreq	r4, [r6, #12]
 800ec0a:	e79d      	b.n	800eb48 <_vfiprintf_r+0x20>
 800ec0c:	4621      	mov	r1, r4
 800ec0e:	4630      	mov	r0, r6
 800ec10:	f000 fde4 	bl	800f7dc <__swsetup_r>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	d09d      	beq.n	800eb54 <_vfiprintf_r+0x2c>
 800ec18:	f04f 30ff 	mov.w	r0, #4294967295
 800ec1c:	b01d      	add	sp, #116	; 0x74
 800ec1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec22:	46a8      	mov	r8, r5
 800ec24:	e7a2      	b.n	800eb6c <_vfiprintf_r+0x44>
 800ec26:	4a44      	ldr	r2, [pc, #272]	; (800ed38 <_vfiprintf_r+0x210>)
 800ec28:	1a80      	subs	r0, r0, r2
 800ec2a:	fa0b f000 	lsl.w	r0, fp, r0
 800ec2e:	4318      	orrs	r0, r3
 800ec30:	9004      	str	r0, [sp, #16]
 800ec32:	4645      	mov	r5, r8
 800ec34:	e7be      	b.n	800ebb4 <_vfiprintf_r+0x8c>
 800ec36:	9a03      	ldr	r2, [sp, #12]
 800ec38:	1d11      	adds	r1, r2, #4
 800ec3a:	6812      	ldr	r2, [r2, #0]
 800ec3c:	9103      	str	r1, [sp, #12]
 800ec3e:	2a00      	cmp	r2, #0
 800ec40:	db01      	blt.n	800ec46 <_vfiprintf_r+0x11e>
 800ec42:	9207      	str	r2, [sp, #28]
 800ec44:	e004      	b.n	800ec50 <_vfiprintf_r+0x128>
 800ec46:	4252      	negs	r2, r2
 800ec48:	f043 0302 	orr.w	r3, r3, #2
 800ec4c:	9207      	str	r2, [sp, #28]
 800ec4e:	9304      	str	r3, [sp, #16]
 800ec50:	f898 3000 	ldrb.w	r3, [r8]
 800ec54:	2b2e      	cmp	r3, #46	; 0x2e
 800ec56:	d10e      	bne.n	800ec76 <_vfiprintf_r+0x14e>
 800ec58:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ec5c:	2b2a      	cmp	r3, #42	; 0x2a
 800ec5e:	d138      	bne.n	800ecd2 <_vfiprintf_r+0x1aa>
 800ec60:	9b03      	ldr	r3, [sp, #12]
 800ec62:	1d1a      	adds	r2, r3, #4
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	9203      	str	r2, [sp, #12]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	bfb8      	it	lt
 800ec6c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ec70:	f108 0802 	add.w	r8, r8, #2
 800ec74:	9305      	str	r3, [sp, #20]
 800ec76:	4d33      	ldr	r5, [pc, #204]	; (800ed44 <_vfiprintf_r+0x21c>)
 800ec78:	f898 1000 	ldrb.w	r1, [r8]
 800ec7c:	2203      	movs	r2, #3
 800ec7e:	4628      	mov	r0, r5
 800ec80:	f7f1 face 	bl	8000220 <memchr>
 800ec84:	b140      	cbz	r0, 800ec98 <_vfiprintf_r+0x170>
 800ec86:	2340      	movs	r3, #64	; 0x40
 800ec88:	1b40      	subs	r0, r0, r5
 800ec8a:	fa03 f000 	lsl.w	r0, r3, r0
 800ec8e:	9b04      	ldr	r3, [sp, #16]
 800ec90:	4303      	orrs	r3, r0
 800ec92:	f108 0801 	add.w	r8, r8, #1
 800ec96:	9304      	str	r3, [sp, #16]
 800ec98:	f898 1000 	ldrb.w	r1, [r8]
 800ec9c:	482a      	ldr	r0, [pc, #168]	; (800ed48 <_vfiprintf_r+0x220>)
 800ec9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eca2:	2206      	movs	r2, #6
 800eca4:	f108 0701 	add.w	r7, r8, #1
 800eca8:	f7f1 faba 	bl	8000220 <memchr>
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d037      	beq.n	800ed20 <_vfiprintf_r+0x1f8>
 800ecb0:	4b26      	ldr	r3, [pc, #152]	; (800ed4c <_vfiprintf_r+0x224>)
 800ecb2:	bb1b      	cbnz	r3, 800ecfc <_vfiprintf_r+0x1d4>
 800ecb4:	9b03      	ldr	r3, [sp, #12]
 800ecb6:	3307      	adds	r3, #7
 800ecb8:	f023 0307 	bic.w	r3, r3, #7
 800ecbc:	3308      	adds	r3, #8
 800ecbe:	9303      	str	r3, [sp, #12]
 800ecc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecc2:	444b      	add	r3, r9
 800ecc4:	9309      	str	r3, [sp, #36]	; 0x24
 800ecc6:	e750      	b.n	800eb6a <_vfiprintf_r+0x42>
 800ecc8:	fb05 3202 	mla	r2, r5, r2, r3
 800eccc:	2001      	movs	r0, #1
 800ecce:	4688      	mov	r8, r1
 800ecd0:	e78a      	b.n	800ebe8 <_vfiprintf_r+0xc0>
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	f108 0801 	add.w	r8, r8, #1
 800ecd8:	9305      	str	r3, [sp, #20]
 800ecda:	4619      	mov	r1, r3
 800ecdc:	250a      	movs	r5, #10
 800ecde:	4640      	mov	r0, r8
 800ece0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ece4:	3a30      	subs	r2, #48	; 0x30
 800ece6:	2a09      	cmp	r2, #9
 800ece8:	d903      	bls.n	800ecf2 <_vfiprintf_r+0x1ca>
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d0c3      	beq.n	800ec76 <_vfiprintf_r+0x14e>
 800ecee:	9105      	str	r1, [sp, #20]
 800ecf0:	e7c1      	b.n	800ec76 <_vfiprintf_r+0x14e>
 800ecf2:	fb05 2101 	mla	r1, r5, r1, r2
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	4680      	mov	r8, r0
 800ecfa:	e7f0      	b.n	800ecde <_vfiprintf_r+0x1b6>
 800ecfc:	ab03      	add	r3, sp, #12
 800ecfe:	9300      	str	r3, [sp, #0]
 800ed00:	4622      	mov	r2, r4
 800ed02:	4b13      	ldr	r3, [pc, #76]	; (800ed50 <_vfiprintf_r+0x228>)
 800ed04:	a904      	add	r1, sp, #16
 800ed06:	4630      	mov	r0, r6
 800ed08:	f000 f8b8 	bl	800ee7c <_printf_float>
 800ed0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ed10:	4681      	mov	r9, r0
 800ed12:	d1d5      	bne.n	800ecc0 <_vfiprintf_r+0x198>
 800ed14:	89a3      	ldrh	r3, [r4, #12]
 800ed16:	065b      	lsls	r3, r3, #25
 800ed18:	f53f af7e 	bmi.w	800ec18 <_vfiprintf_r+0xf0>
 800ed1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ed1e:	e77d      	b.n	800ec1c <_vfiprintf_r+0xf4>
 800ed20:	ab03      	add	r3, sp, #12
 800ed22:	9300      	str	r3, [sp, #0]
 800ed24:	4622      	mov	r2, r4
 800ed26:	4b0a      	ldr	r3, [pc, #40]	; (800ed50 <_vfiprintf_r+0x228>)
 800ed28:	a904      	add	r1, sp, #16
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	f000 fb5c 	bl	800f3e8 <_printf_i>
 800ed30:	e7ec      	b.n	800ed0c <_vfiprintf_r+0x1e4>
 800ed32:	bf00      	nop
 800ed34:	08013730 	.word	0x08013730
 800ed38:	080136bc 	.word	0x080136bc
 800ed3c:	08013750 	.word	0x08013750
 800ed40:	08013710 	.word	0x08013710
 800ed44:	080136c2 	.word	0x080136c2
 800ed48:	080136c6 	.word	0x080136c6
 800ed4c:	0800ee7d 	.word	0x0800ee7d
 800ed50:	0800eb03 	.word	0x0800eb03

0800ed54 <__cvt>:
 800ed54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed58:	ec55 4b10 	vmov	r4, r5, d0
 800ed5c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ed5e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ed62:	2d00      	cmp	r5, #0
 800ed64:	460e      	mov	r6, r1
 800ed66:	4691      	mov	r9, r2
 800ed68:	4619      	mov	r1, r3
 800ed6a:	bfb8      	it	lt
 800ed6c:	4622      	movlt	r2, r4
 800ed6e:	462b      	mov	r3, r5
 800ed70:	f027 0720 	bic.w	r7, r7, #32
 800ed74:	bfbb      	ittet	lt
 800ed76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ed7a:	461d      	movlt	r5, r3
 800ed7c:	2300      	movge	r3, #0
 800ed7e:	232d      	movlt	r3, #45	; 0x2d
 800ed80:	bfb8      	it	lt
 800ed82:	4614      	movlt	r4, r2
 800ed84:	2f46      	cmp	r7, #70	; 0x46
 800ed86:	700b      	strb	r3, [r1, #0]
 800ed88:	d004      	beq.n	800ed94 <__cvt+0x40>
 800ed8a:	2f45      	cmp	r7, #69	; 0x45
 800ed8c:	d100      	bne.n	800ed90 <__cvt+0x3c>
 800ed8e:	3601      	adds	r6, #1
 800ed90:	2102      	movs	r1, #2
 800ed92:	e000      	b.n	800ed96 <__cvt+0x42>
 800ed94:	2103      	movs	r1, #3
 800ed96:	ab03      	add	r3, sp, #12
 800ed98:	9301      	str	r3, [sp, #4]
 800ed9a:	ab02      	add	r3, sp, #8
 800ed9c:	9300      	str	r3, [sp, #0]
 800ed9e:	4632      	mov	r2, r6
 800eda0:	4653      	mov	r3, sl
 800eda2:	ec45 4b10 	vmov	d0, r4, r5
 800eda6:	f000 fe2b 	bl	800fa00 <_dtoa_r>
 800edaa:	2f47      	cmp	r7, #71	; 0x47
 800edac:	4680      	mov	r8, r0
 800edae:	d102      	bne.n	800edb6 <__cvt+0x62>
 800edb0:	f019 0f01 	tst.w	r9, #1
 800edb4:	d026      	beq.n	800ee04 <__cvt+0xb0>
 800edb6:	2f46      	cmp	r7, #70	; 0x46
 800edb8:	eb08 0906 	add.w	r9, r8, r6
 800edbc:	d111      	bne.n	800ede2 <__cvt+0x8e>
 800edbe:	f898 3000 	ldrb.w	r3, [r8]
 800edc2:	2b30      	cmp	r3, #48	; 0x30
 800edc4:	d10a      	bne.n	800eddc <__cvt+0x88>
 800edc6:	2200      	movs	r2, #0
 800edc8:	2300      	movs	r3, #0
 800edca:	4620      	mov	r0, r4
 800edcc:	4629      	mov	r1, r5
 800edce:	f7f1 fe9b 	bl	8000b08 <__aeabi_dcmpeq>
 800edd2:	b918      	cbnz	r0, 800eddc <__cvt+0x88>
 800edd4:	f1c6 0601 	rsb	r6, r6, #1
 800edd8:	f8ca 6000 	str.w	r6, [sl]
 800eddc:	f8da 3000 	ldr.w	r3, [sl]
 800ede0:	4499      	add	r9, r3
 800ede2:	2200      	movs	r2, #0
 800ede4:	2300      	movs	r3, #0
 800ede6:	4620      	mov	r0, r4
 800ede8:	4629      	mov	r1, r5
 800edea:	f7f1 fe8d 	bl	8000b08 <__aeabi_dcmpeq>
 800edee:	b938      	cbnz	r0, 800ee00 <__cvt+0xac>
 800edf0:	2230      	movs	r2, #48	; 0x30
 800edf2:	9b03      	ldr	r3, [sp, #12]
 800edf4:	454b      	cmp	r3, r9
 800edf6:	d205      	bcs.n	800ee04 <__cvt+0xb0>
 800edf8:	1c59      	adds	r1, r3, #1
 800edfa:	9103      	str	r1, [sp, #12]
 800edfc:	701a      	strb	r2, [r3, #0]
 800edfe:	e7f8      	b.n	800edf2 <__cvt+0x9e>
 800ee00:	f8cd 900c 	str.w	r9, [sp, #12]
 800ee04:	9b03      	ldr	r3, [sp, #12]
 800ee06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ee08:	eba3 0308 	sub.w	r3, r3, r8
 800ee0c:	4640      	mov	r0, r8
 800ee0e:	6013      	str	r3, [r2, #0]
 800ee10:	b004      	add	sp, #16
 800ee12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ee16 <__exponent>:
 800ee16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee18:	2900      	cmp	r1, #0
 800ee1a:	4604      	mov	r4, r0
 800ee1c:	bfba      	itte	lt
 800ee1e:	4249      	neglt	r1, r1
 800ee20:	232d      	movlt	r3, #45	; 0x2d
 800ee22:	232b      	movge	r3, #43	; 0x2b
 800ee24:	2909      	cmp	r1, #9
 800ee26:	f804 2b02 	strb.w	r2, [r4], #2
 800ee2a:	7043      	strb	r3, [r0, #1]
 800ee2c:	dd20      	ble.n	800ee70 <__exponent+0x5a>
 800ee2e:	f10d 0307 	add.w	r3, sp, #7
 800ee32:	461f      	mov	r7, r3
 800ee34:	260a      	movs	r6, #10
 800ee36:	fb91 f5f6 	sdiv	r5, r1, r6
 800ee3a:	fb06 1115 	mls	r1, r6, r5, r1
 800ee3e:	3130      	adds	r1, #48	; 0x30
 800ee40:	2d09      	cmp	r5, #9
 800ee42:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ee46:	f103 32ff 	add.w	r2, r3, #4294967295
 800ee4a:	4629      	mov	r1, r5
 800ee4c:	dc09      	bgt.n	800ee62 <__exponent+0x4c>
 800ee4e:	3130      	adds	r1, #48	; 0x30
 800ee50:	3b02      	subs	r3, #2
 800ee52:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ee56:	42bb      	cmp	r3, r7
 800ee58:	4622      	mov	r2, r4
 800ee5a:	d304      	bcc.n	800ee66 <__exponent+0x50>
 800ee5c:	1a10      	subs	r0, r2, r0
 800ee5e:	b003      	add	sp, #12
 800ee60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee62:	4613      	mov	r3, r2
 800ee64:	e7e7      	b.n	800ee36 <__exponent+0x20>
 800ee66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee6a:	f804 2b01 	strb.w	r2, [r4], #1
 800ee6e:	e7f2      	b.n	800ee56 <__exponent+0x40>
 800ee70:	2330      	movs	r3, #48	; 0x30
 800ee72:	4419      	add	r1, r3
 800ee74:	7083      	strb	r3, [r0, #2]
 800ee76:	1d02      	adds	r2, r0, #4
 800ee78:	70c1      	strb	r1, [r0, #3]
 800ee7a:	e7ef      	b.n	800ee5c <__exponent+0x46>

0800ee7c <_printf_float>:
 800ee7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee80:	b08d      	sub	sp, #52	; 0x34
 800ee82:	460c      	mov	r4, r1
 800ee84:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ee88:	4616      	mov	r6, r2
 800ee8a:	461f      	mov	r7, r3
 800ee8c:	4605      	mov	r5, r0
 800ee8e:	f001 fce9 	bl	8010864 <_localeconv_r>
 800ee92:	6803      	ldr	r3, [r0, #0]
 800ee94:	9304      	str	r3, [sp, #16]
 800ee96:	4618      	mov	r0, r3
 800ee98:	f7f1 f9ba 	bl	8000210 <strlen>
 800ee9c:	2300      	movs	r3, #0
 800ee9e:	930a      	str	r3, [sp, #40]	; 0x28
 800eea0:	f8d8 3000 	ldr.w	r3, [r8]
 800eea4:	9005      	str	r0, [sp, #20]
 800eea6:	3307      	adds	r3, #7
 800eea8:	f023 0307 	bic.w	r3, r3, #7
 800eeac:	f103 0208 	add.w	r2, r3, #8
 800eeb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800eeb4:	f8d4 b000 	ldr.w	fp, [r4]
 800eeb8:	f8c8 2000 	str.w	r2, [r8]
 800eebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eec0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800eec4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800eec8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800eecc:	9307      	str	r3, [sp, #28]
 800eece:	f8cd 8018 	str.w	r8, [sp, #24]
 800eed2:	f04f 32ff 	mov.w	r2, #4294967295
 800eed6:	4ba7      	ldr	r3, [pc, #668]	; (800f174 <_printf_float+0x2f8>)
 800eed8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eedc:	f7f1 fe46 	bl	8000b6c <__aeabi_dcmpun>
 800eee0:	bb70      	cbnz	r0, 800ef40 <_printf_float+0xc4>
 800eee2:	f04f 32ff 	mov.w	r2, #4294967295
 800eee6:	4ba3      	ldr	r3, [pc, #652]	; (800f174 <_printf_float+0x2f8>)
 800eee8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eeec:	f7f1 fe20 	bl	8000b30 <__aeabi_dcmple>
 800eef0:	bb30      	cbnz	r0, 800ef40 <_printf_float+0xc4>
 800eef2:	2200      	movs	r2, #0
 800eef4:	2300      	movs	r3, #0
 800eef6:	4640      	mov	r0, r8
 800eef8:	4649      	mov	r1, r9
 800eefa:	f7f1 fe0f 	bl	8000b1c <__aeabi_dcmplt>
 800eefe:	b110      	cbz	r0, 800ef06 <_printf_float+0x8a>
 800ef00:	232d      	movs	r3, #45	; 0x2d
 800ef02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef06:	4a9c      	ldr	r2, [pc, #624]	; (800f178 <_printf_float+0x2fc>)
 800ef08:	4b9c      	ldr	r3, [pc, #624]	; (800f17c <_printf_float+0x300>)
 800ef0a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ef0e:	bf8c      	ite	hi
 800ef10:	4690      	movhi	r8, r2
 800ef12:	4698      	movls	r8, r3
 800ef14:	2303      	movs	r3, #3
 800ef16:	f02b 0204 	bic.w	r2, fp, #4
 800ef1a:	6123      	str	r3, [r4, #16]
 800ef1c:	6022      	str	r2, [r4, #0]
 800ef1e:	f04f 0900 	mov.w	r9, #0
 800ef22:	9700      	str	r7, [sp, #0]
 800ef24:	4633      	mov	r3, r6
 800ef26:	aa0b      	add	r2, sp, #44	; 0x2c
 800ef28:	4621      	mov	r1, r4
 800ef2a:	4628      	mov	r0, r5
 800ef2c:	f000 f9e6 	bl	800f2fc <_printf_common>
 800ef30:	3001      	adds	r0, #1
 800ef32:	f040 808d 	bne.w	800f050 <_printf_float+0x1d4>
 800ef36:	f04f 30ff 	mov.w	r0, #4294967295
 800ef3a:	b00d      	add	sp, #52	; 0x34
 800ef3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef40:	4642      	mov	r2, r8
 800ef42:	464b      	mov	r3, r9
 800ef44:	4640      	mov	r0, r8
 800ef46:	4649      	mov	r1, r9
 800ef48:	f7f1 fe10 	bl	8000b6c <__aeabi_dcmpun>
 800ef4c:	b110      	cbz	r0, 800ef54 <_printf_float+0xd8>
 800ef4e:	4a8c      	ldr	r2, [pc, #560]	; (800f180 <_printf_float+0x304>)
 800ef50:	4b8c      	ldr	r3, [pc, #560]	; (800f184 <_printf_float+0x308>)
 800ef52:	e7da      	b.n	800ef0a <_printf_float+0x8e>
 800ef54:	6861      	ldr	r1, [r4, #4]
 800ef56:	1c4b      	adds	r3, r1, #1
 800ef58:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800ef5c:	a80a      	add	r0, sp, #40	; 0x28
 800ef5e:	d13e      	bne.n	800efde <_printf_float+0x162>
 800ef60:	2306      	movs	r3, #6
 800ef62:	6063      	str	r3, [r4, #4]
 800ef64:	2300      	movs	r3, #0
 800ef66:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ef6a:	ab09      	add	r3, sp, #36	; 0x24
 800ef6c:	9300      	str	r3, [sp, #0]
 800ef6e:	ec49 8b10 	vmov	d0, r8, r9
 800ef72:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ef76:	6022      	str	r2, [r4, #0]
 800ef78:	f8cd a004 	str.w	sl, [sp, #4]
 800ef7c:	6861      	ldr	r1, [r4, #4]
 800ef7e:	4628      	mov	r0, r5
 800ef80:	f7ff fee8 	bl	800ed54 <__cvt>
 800ef84:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800ef88:	2b47      	cmp	r3, #71	; 0x47
 800ef8a:	4680      	mov	r8, r0
 800ef8c:	d109      	bne.n	800efa2 <_printf_float+0x126>
 800ef8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef90:	1cd8      	adds	r0, r3, #3
 800ef92:	db02      	blt.n	800ef9a <_printf_float+0x11e>
 800ef94:	6862      	ldr	r2, [r4, #4]
 800ef96:	4293      	cmp	r3, r2
 800ef98:	dd47      	ble.n	800f02a <_printf_float+0x1ae>
 800ef9a:	f1aa 0a02 	sub.w	sl, sl, #2
 800ef9e:	fa5f fa8a 	uxtb.w	sl, sl
 800efa2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800efa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800efa8:	d824      	bhi.n	800eff4 <_printf_float+0x178>
 800efaa:	3901      	subs	r1, #1
 800efac:	4652      	mov	r2, sl
 800efae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800efb2:	9109      	str	r1, [sp, #36]	; 0x24
 800efb4:	f7ff ff2f 	bl	800ee16 <__exponent>
 800efb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800efba:	1813      	adds	r3, r2, r0
 800efbc:	2a01      	cmp	r2, #1
 800efbe:	4681      	mov	r9, r0
 800efc0:	6123      	str	r3, [r4, #16]
 800efc2:	dc02      	bgt.n	800efca <_printf_float+0x14e>
 800efc4:	6822      	ldr	r2, [r4, #0]
 800efc6:	07d1      	lsls	r1, r2, #31
 800efc8:	d501      	bpl.n	800efce <_printf_float+0x152>
 800efca:	3301      	adds	r3, #1
 800efcc:	6123      	str	r3, [r4, #16]
 800efce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d0a5      	beq.n	800ef22 <_printf_float+0xa6>
 800efd6:	232d      	movs	r3, #45	; 0x2d
 800efd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800efdc:	e7a1      	b.n	800ef22 <_printf_float+0xa6>
 800efde:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800efe2:	f000 8177 	beq.w	800f2d4 <_printf_float+0x458>
 800efe6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800efea:	d1bb      	bne.n	800ef64 <_printf_float+0xe8>
 800efec:	2900      	cmp	r1, #0
 800efee:	d1b9      	bne.n	800ef64 <_printf_float+0xe8>
 800eff0:	2301      	movs	r3, #1
 800eff2:	e7b6      	b.n	800ef62 <_printf_float+0xe6>
 800eff4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800eff8:	d119      	bne.n	800f02e <_printf_float+0x1b2>
 800effa:	2900      	cmp	r1, #0
 800effc:	6863      	ldr	r3, [r4, #4]
 800effe:	dd0c      	ble.n	800f01a <_printf_float+0x19e>
 800f000:	6121      	str	r1, [r4, #16]
 800f002:	b913      	cbnz	r3, 800f00a <_printf_float+0x18e>
 800f004:	6822      	ldr	r2, [r4, #0]
 800f006:	07d2      	lsls	r2, r2, #31
 800f008:	d502      	bpl.n	800f010 <_printf_float+0x194>
 800f00a:	3301      	adds	r3, #1
 800f00c:	440b      	add	r3, r1
 800f00e:	6123      	str	r3, [r4, #16]
 800f010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f012:	65a3      	str	r3, [r4, #88]	; 0x58
 800f014:	f04f 0900 	mov.w	r9, #0
 800f018:	e7d9      	b.n	800efce <_printf_float+0x152>
 800f01a:	b913      	cbnz	r3, 800f022 <_printf_float+0x1a6>
 800f01c:	6822      	ldr	r2, [r4, #0]
 800f01e:	07d0      	lsls	r0, r2, #31
 800f020:	d501      	bpl.n	800f026 <_printf_float+0x1aa>
 800f022:	3302      	adds	r3, #2
 800f024:	e7f3      	b.n	800f00e <_printf_float+0x192>
 800f026:	2301      	movs	r3, #1
 800f028:	e7f1      	b.n	800f00e <_printf_float+0x192>
 800f02a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f02e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f032:	4293      	cmp	r3, r2
 800f034:	db05      	blt.n	800f042 <_printf_float+0x1c6>
 800f036:	6822      	ldr	r2, [r4, #0]
 800f038:	6123      	str	r3, [r4, #16]
 800f03a:	07d1      	lsls	r1, r2, #31
 800f03c:	d5e8      	bpl.n	800f010 <_printf_float+0x194>
 800f03e:	3301      	adds	r3, #1
 800f040:	e7e5      	b.n	800f00e <_printf_float+0x192>
 800f042:	2b00      	cmp	r3, #0
 800f044:	bfd4      	ite	le
 800f046:	f1c3 0302 	rsble	r3, r3, #2
 800f04a:	2301      	movgt	r3, #1
 800f04c:	4413      	add	r3, r2
 800f04e:	e7de      	b.n	800f00e <_printf_float+0x192>
 800f050:	6823      	ldr	r3, [r4, #0]
 800f052:	055a      	lsls	r2, r3, #21
 800f054:	d407      	bmi.n	800f066 <_printf_float+0x1ea>
 800f056:	6923      	ldr	r3, [r4, #16]
 800f058:	4642      	mov	r2, r8
 800f05a:	4631      	mov	r1, r6
 800f05c:	4628      	mov	r0, r5
 800f05e:	47b8      	blx	r7
 800f060:	3001      	adds	r0, #1
 800f062:	d12b      	bne.n	800f0bc <_printf_float+0x240>
 800f064:	e767      	b.n	800ef36 <_printf_float+0xba>
 800f066:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f06a:	f240 80dc 	bls.w	800f226 <_printf_float+0x3aa>
 800f06e:	2200      	movs	r2, #0
 800f070:	2300      	movs	r3, #0
 800f072:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f076:	f7f1 fd47 	bl	8000b08 <__aeabi_dcmpeq>
 800f07a:	2800      	cmp	r0, #0
 800f07c:	d033      	beq.n	800f0e6 <_printf_float+0x26a>
 800f07e:	2301      	movs	r3, #1
 800f080:	4a41      	ldr	r2, [pc, #260]	; (800f188 <_printf_float+0x30c>)
 800f082:	4631      	mov	r1, r6
 800f084:	4628      	mov	r0, r5
 800f086:	47b8      	blx	r7
 800f088:	3001      	adds	r0, #1
 800f08a:	f43f af54 	beq.w	800ef36 <_printf_float+0xba>
 800f08e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f092:	429a      	cmp	r2, r3
 800f094:	db02      	blt.n	800f09c <_printf_float+0x220>
 800f096:	6823      	ldr	r3, [r4, #0]
 800f098:	07d8      	lsls	r0, r3, #31
 800f09a:	d50f      	bpl.n	800f0bc <_printf_float+0x240>
 800f09c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f0a0:	4631      	mov	r1, r6
 800f0a2:	4628      	mov	r0, r5
 800f0a4:	47b8      	blx	r7
 800f0a6:	3001      	adds	r0, #1
 800f0a8:	f43f af45 	beq.w	800ef36 <_printf_float+0xba>
 800f0ac:	f04f 0800 	mov.w	r8, #0
 800f0b0:	f104 091a 	add.w	r9, r4, #26
 800f0b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0b6:	3b01      	subs	r3, #1
 800f0b8:	4543      	cmp	r3, r8
 800f0ba:	dc09      	bgt.n	800f0d0 <_printf_float+0x254>
 800f0bc:	6823      	ldr	r3, [r4, #0]
 800f0be:	079b      	lsls	r3, r3, #30
 800f0c0:	f100 8103 	bmi.w	800f2ca <_printf_float+0x44e>
 800f0c4:	68e0      	ldr	r0, [r4, #12]
 800f0c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0c8:	4298      	cmp	r0, r3
 800f0ca:	bfb8      	it	lt
 800f0cc:	4618      	movlt	r0, r3
 800f0ce:	e734      	b.n	800ef3a <_printf_float+0xbe>
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	464a      	mov	r2, r9
 800f0d4:	4631      	mov	r1, r6
 800f0d6:	4628      	mov	r0, r5
 800f0d8:	47b8      	blx	r7
 800f0da:	3001      	adds	r0, #1
 800f0dc:	f43f af2b 	beq.w	800ef36 <_printf_float+0xba>
 800f0e0:	f108 0801 	add.w	r8, r8, #1
 800f0e4:	e7e6      	b.n	800f0b4 <_printf_float+0x238>
 800f0e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	dc2b      	bgt.n	800f144 <_printf_float+0x2c8>
 800f0ec:	2301      	movs	r3, #1
 800f0ee:	4a26      	ldr	r2, [pc, #152]	; (800f188 <_printf_float+0x30c>)
 800f0f0:	4631      	mov	r1, r6
 800f0f2:	4628      	mov	r0, r5
 800f0f4:	47b8      	blx	r7
 800f0f6:	3001      	adds	r0, #1
 800f0f8:	f43f af1d 	beq.w	800ef36 <_printf_float+0xba>
 800f0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0fe:	b923      	cbnz	r3, 800f10a <_printf_float+0x28e>
 800f100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f102:	b913      	cbnz	r3, 800f10a <_printf_float+0x28e>
 800f104:	6823      	ldr	r3, [r4, #0]
 800f106:	07d9      	lsls	r1, r3, #31
 800f108:	d5d8      	bpl.n	800f0bc <_printf_float+0x240>
 800f10a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f10e:	4631      	mov	r1, r6
 800f110:	4628      	mov	r0, r5
 800f112:	47b8      	blx	r7
 800f114:	3001      	adds	r0, #1
 800f116:	f43f af0e 	beq.w	800ef36 <_printf_float+0xba>
 800f11a:	f04f 0900 	mov.w	r9, #0
 800f11e:	f104 0a1a 	add.w	sl, r4, #26
 800f122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f124:	425b      	negs	r3, r3
 800f126:	454b      	cmp	r3, r9
 800f128:	dc01      	bgt.n	800f12e <_printf_float+0x2b2>
 800f12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f12c:	e794      	b.n	800f058 <_printf_float+0x1dc>
 800f12e:	2301      	movs	r3, #1
 800f130:	4652      	mov	r2, sl
 800f132:	4631      	mov	r1, r6
 800f134:	4628      	mov	r0, r5
 800f136:	47b8      	blx	r7
 800f138:	3001      	adds	r0, #1
 800f13a:	f43f aefc 	beq.w	800ef36 <_printf_float+0xba>
 800f13e:	f109 0901 	add.w	r9, r9, #1
 800f142:	e7ee      	b.n	800f122 <_printf_float+0x2a6>
 800f144:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f146:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f148:	429a      	cmp	r2, r3
 800f14a:	bfa8      	it	ge
 800f14c:	461a      	movge	r2, r3
 800f14e:	2a00      	cmp	r2, #0
 800f150:	4691      	mov	r9, r2
 800f152:	dd07      	ble.n	800f164 <_printf_float+0x2e8>
 800f154:	4613      	mov	r3, r2
 800f156:	4631      	mov	r1, r6
 800f158:	4642      	mov	r2, r8
 800f15a:	4628      	mov	r0, r5
 800f15c:	47b8      	blx	r7
 800f15e:	3001      	adds	r0, #1
 800f160:	f43f aee9 	beq.w	800ef36 <_printf_float+0xba>
 800f164:	f104 031a 	add.w	r3, r4, #26
 800f168:	f04f 0b00 	mov.w	fp, #0
 800f16c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f170:	9306      	str	r3, [sp, #24]
 800f172:	e015      	b.n	800f1a0 <_printf_float+0x324>
 800f174:	7fefffff 	.word	0x7fefffff
 800f178:	080136d1 	.word	0x080136d1
 800f17c:	080136cd 	.word	0x080136cd
 800f180:	080136d9 	.word	0x080136d9
 800f184:	080136d5 	.word	0x080136d5
 800f188:	080136dd 	.word	0x080136dd
 800f18c:	2301      	movs	r3, #1
 800f18e:	9a06      	ldr	r2, [sp, #24]
 800f190:	4631      	mov	r1, r6
 800f192:	4628      	mov	r0, r5
 800f194:	47b8      	blx	r7
 800f196:	3001      	adds	r0, #1
 800f198:	f43f aecd 	beq.w	800ef36 <_printf_float+0xba>
 800f19c:	f10b 0b01 	add.w	fp, fp, #1
 800f1a0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f1a4:	ebaa 0309 	sub.w	r3, sl, r9
 800f1a8:	455b      	cmp	r3, fp
 800f1aa:	dcef      	bgt.n	800f18c <_printf_float+0x310>
 800f1ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f1b0:	429a      	cmp	r2, r3
 800f1b2:	44d0      	add	r8, sl
 800f1b4:	db15      	blt.n	800f1e2 <_printf_float+0x366>
 800f1b6:	6823      	ldr	r3, [r4, #0]
 800f1b8:	07da      	lsls	r2, r3, #31
 800f1ba:	d412      	bmi.n	800f1e2 <_printf_float+0x366>
 800f1bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1c0:	eba3 020a 	sub.w	r2, r3, sl
 800f1c4:	eba3 0a01 	sub.w	sl, r3, r1
 800f1c8:	4592      	cmp	sl, r2
 800f1ca:	bfa8      	it	ge
 800f1cc:	4692      	movge	sl, r2
 800f1ce:	f1ba 0f00 	cmp.w	sl, #0
 800f1d2:	dc0e      	bgt.n	800f1f2 <_printf_float+0x376>
 800f1d4:	f04f 0800 	mov.w	r8, #0
 800f1d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f1dc:	f104 091a 	add.w	r9, r4, #26
 800f1e0:	e019      	b.n	800f216 <_printf_float+0x39a>
 800f1e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f1e6:	4631      	mov	r1, r6
 800f1e8:	4628      	mov	r0, r5
 800f1ea:	47b8      	blx	r7
 800f1ec:	3001      	adds	r0, #1
 800f1ee:	d1e5      	bne.n	800f1bc <_printf_float+0x340>
 800f1f0:	e6a1      	b.n	800ef36 <_printf_float+0xba>
 800f1f2:	4653      	mov	r3, sl
 800f1f4:	4642      	mov	r2, r8
 800f1f6:	4631      	mov	r1, r6
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	47b8      	blx	r7
 800f1fc:	3001      	adds	r0, #1
 800f1fe:	d1e9      	bne.n	800f1d4 <_printf_float+0x358>
 800f200:	e699      	b.n	800ef36 <_printf_float+0xba>
 800f202:	2301      	movs	r3, #1
 800f204:	464a      	mov	r2, r9
 800f206:	4631      	mov	r1, r6
 800f208:	4628      	mov	r0, r5
 800f20a:	47b8      	blx	r7
 800f20c:	3001      	adds	r0, #1
 800f20e:	f43f ae92 	beq.w	800ef36 <_printf_float+0xba>
 800f212:	f108 0801 	add.w	r8, r8, #1
 800f216:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f21a:	1a9b      	subs	r3, r3, r2
 800f21c:	eba3 030a 	sub.w	r3, r3, sl
 800f220:	4543      	cmp	r3, r8
 800f222:	dcee      	bgt.n	800f202 <_printf_float+0x386>
 800f224:	e74a      	b.n	800f0bc <_printf_float+0x240>
 800f226:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f228:	2a01      	cmp	r2, #1
 800f22a:	dc01      	bgt.n	800f230 <_printf_float+0x3b4>
 800f22c:	07db      	lsls	r3, r3, #31
 800f22e:	d53a      	bpl.n	800f2a6 <_printf_float+0x42a>
 800f230:	2301      	movs	r3, #1
 800f232:	4642      	mov	r2, r8
 800f234:	4631      	mov	r1, r6
 800f236:	4628      	mov	r0, r5
 800f238:	47b8      	blx	r7
 800f23a:	3001      	adds	r0, #1
 800f23c:	f43f ae7b 	beq.w	800ef36 <_printf_float+0xba>
 800f240:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f244:	4631      	mov	r1, r6
 800f246:	4628      	mov	r0, r5
 800f248:	47b8      	blx	r7
 800f24a:	3001      	adds	r0, #1
 800f24c:	f108 0801 	add.w	r8, r8, #1
 800f250:	f43f ae71 	beq.w	800ef36 <_printf_float+0xba>
 800f254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f256:	2200      	movs	r2, #0
 800f258:	f103 3aff 	add.w	sl, r3, #4294967295
 800f25c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f260:	2300      	movs	r3, #0
 800f262:	f7f1 fc51 	bl	8000b08 <__aeabi_dcmpeq>
 800f266:	b9c8      	cbnz	r0, 800f29c <_printf_float+0x420>
 800f268:	4653      	mov	r3, sl
 800f26a:	4642      	mov	r2, r8
 800f26c:	4631      	mov	r1, r6
 800f26e:	4628      	mov	r0, r5
 800f270:	47b8      	blx	r7
 800f272:	3001      	adds	r0, #1
 800f274:	d10e      	bne.n	800f294 <_printf_float+0x418>
 800f276:	e65e      	b.n	800ef36 <_printf_float+0xba>
 800f278:	2301      	movs	r3, #1
 800f27a:	4652      	mov	r2, sl
 800f27c:	4631      	mov	r1, r6
 800f27e:	4628      	mov	r0, r5
 800f280:	47b8      	blx	r7
 800f282:	3001      	adds	r0, #1
 800f284:	f43f ae57 	beq.w	800ef36 <_printf_float+0xba>
 800f288:	f108 0801 	add.w	r8, r8, #1
 800f28c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f28e:	3b01      	subs	r3, #1
 800f290:	4543      	cmp	r3, r8
 800f292:	dcf1      	bgt.n	800f278 <_printf_float+0x3fc>
 800f294:	464b      	mov	r3, r9
 800f296:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f29a:	e6de      	b.n	800f05a <_printf_float+0x1de>
 800f29c:	f04f 0800 	mov.w	r8, #0
 800f2a0:	f104 0a1a 	add.w	sl, r4, #26
 800f2a4:	e7f2      	b.n	800f28c <_printf_float+0x410>
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	e7df      	b.n	800f26a <_printf_float+0x3ee>
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	464a      	mov	r2, r9
 800f2ae:	4631      	mov	r1, r6
 800f2b0:	4628      	mov	r0, r5
 800f2b2:	47b8      	blx	r7
 800f2b4:	3001      	adds	r0, #1
 800f2b6:	f43f ae3e 	beq.w	800ef36 <_printf_float+0xba>
 800f2ba:	f108 0801 	add.w	r8, r8, #1
 800f2be:	68e3      	ldr	r3, [r4, #12]
 800f2c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f2c2:	1a9b      	subs	r3, r3, r2
 800f2c4:	4543      	cmp	r3, r8
 800f2c6:	dcf0      	bgt.n	800f2aa <_printf_float+0x42e>
 800f2c8:	e6fc      	b.n	800f0c4 <_printf_float+0x248>
 800f2ca:	f04f 0800 	mov.w	r8, #0
 800f2ce:	f104 0919 	add.w	r9, r4, #25
 800f2d2:	e7f4      	b.n	800f2be <_printf_float+0x442>
 800f2d4:	2900      	cmp	r1, #0
 800f2d6:	f43f ae8b 	beq.w	800eff0 <_printf_float+0x174>
 800f2da:	2300      	movs	r3, #0
 800f2dc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f2e0:	ab09      	add	r3, sp, #36	; 0x24
 800f2e2:	9300      	str	r3, [sp, #0]
 800f2e4:	ec49 8b10 	vmov	d0, r8, r9
 800f2e8:	6022      	str	r2, [r4, #0]
 800f2ea:	f8cd a004 	str.w	sl, [sp, #4]
 800f2ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f2f2:	4628      	mov	r0, r5
 800f2f4:	f7ff fd2e 	bl	800ed54 <__cvt>
 800f2f8:	4680      	mov	r8, r0
 800f2fa:	e648      	b.n	800ef8e <_printf_float+0x112>

0800f2fc <_printf_common>:
 800f2fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f300:	4691      	mov	r9, r2
 800f302:	461f      	mov	r7, r3
 800f304:	688a      	ldr	r2, [r1, #8]
 800f306:	690b      	ldr	r3, [r1, #16]
 800f308:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f30c:	4293      	cmp	r3, r2
 800f30e:	bfb8      	it	lt
 800f310:	4613      	movlt	r3, r2
 800f312:	f8c9 3000 	str.w	r3, [r9]
 800f316:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f31a:	4606      	mov	r6, r0
 800f31c:	460c      	mov	r4, r1
 800f31e:	b112      	cbz	r2, 800f326 <_printf_common+0x2a>
 800f320:	3301      	adds	r3, #1
 800f322:	f8c9 3000 	str.w	r3, [r9]
 800f326:	6823      	ldr	r3, [r4, #0]
 800f328:	0699      	lsls	r1, r3, #26
 800f32a:	bf42      	ittt	mi
 800f32c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f330:	3302      	addmi	r3, #2
 800f332:	f8c9 3000 	strmi.w	r3, [r9]
 800f336:	6825      	ldr	r5, [r4, #0]
 800f338:	f015 0506 	ands.w	r5, r5, #6
 800f33c:	d107      	bne.n	800f34e <_printf_common+0x52>
 800f33e:	f104 0a19 	add.w	sl, r4, #25
 800f342:	68e3      	ldr	r3, [r4, #12]
 800f344:	f8d9 2000 	ldr.w	r2, [r9]
 800f348:	1a9b      	subs	r3, r3, r2
 800f34a:	42ab      	cmp	r3, r5
 800f34c:	dc28      	bgt.n	800f3a0 <_printf_common+0xa4>
 800f34e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f352:	6822      	ldr	r2, [r4, #0]
 800f354:	3300      	adds	r3, #0
 800f356:	bf18      	it	ne
 800f358:	2301      	movne	r3, #1
 800f35a:	0692      	lsls	r2, r2, #26
 800f35c:	d42d      	bmi.n	800f3ba <_printf_common+0xbe>
 800f35e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f362:	4639      	mov	r1, r7
 800f364:	4630      	mov	r0, r6
 800f366:	47c0      	blx	r8
 800f368:	3001      	adds	r0, #1
 800f36a:	d020      	beq.n	800f3ae <_printf_common+0xb2>
 800f36c:	6823      	ldr	r3, [r4, #0]
 800f36e:	68e5      	ldr	r5, [r4, #12]
 800f370:	f8d9 2000 	ldr.w	r2, [r9]
 800f374:	f003 0306 	and.w	r3, r3, #6
 800f378:	2b04      	cmp	r3, #4
 800f37a:	bf08      	it	eq
 800f37c:	1aad      	subeq	r5, r5, r2
 800f37e:	68a3      	ldr	r3, [r4, #8]
 800f380:	6922      	ldr	r2, [r4, #16]
 800f382:	bf0c      	ite	eq
 800f384:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f388:	2500      	movne	r5, #0
 800f38a:	4293      	cmp	r3, r2
 800f38c:	bfc4      	itt	gt
 800f38e:	1a9b      	subgt	r3, r3, r2
 800f390:	18ed      	addgt	r5, r5, r3
 800f392:	f04f 0900 	mov.w	r9, #0
 800f396:	341a      	adds	r4, #26
 800f398:	454d      	cmp	r5, r9
 800f39a:	d11a      	bne.n	800f3d2 <_printf_common+0xd6>
 800f39c:	2000      	movs	r0, #0
 800f39e:	e008      	b.n	800f3b2 <_printf_common+0xb6>
 800f3a0:	2301      	movs	r3, #1
 800f3a2:	4652      	mov	r2, sl
 800f3a4:	4639      	mov	r1, r7
 800f3a6:	4630      	mov	r0, r6
 800f3a8:	47c0      	blx	r8
 800f3aa:	3001      	adds	r0, #1
 800f3ac:	d103      	bne.n	800f3b6 <_printf_common+0xba>
 800f3ae:	f04f 30ff 	mov.w	r0, #4294967295
 800f3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3b6:	3501      	adds	r5, #1
 800f3b8:	e7c3      	b.n	800f342 <_printf_common+0x46>
 800f3ba:	18e1      	adds	r1, r4, r3
 800f3bc:	1c5a      	adds	r2, r3, #1
 800f3be:	2030      	movs	r0, #48	; 0x30
 800f3c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f3c4:	4422      	add	r2, r4
 800f3c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f3ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f3ce:	3302      	adds	r3, #2
 800f3d0:	e7c5      	b.n	800f35e <_printf_common+0x62>
 800f3d2:	2301      	movs	r3, #1
 800f3d4:	4622      	mov	r2, r4
 800f3d6:	4639      	mov	r1, r7
 800f3d8:	4630      	mov	r0, r6
 800f3da:	47c0      	blx	r8
 800f3dc:	3001      	adds	r0, #1
 800f3de:	d0e6      	beq.n	800f3ae <_printf_common+0xb2>
 800f3e0:	f109 0901 	add.w	r9, r9, #1
 800f3e4:	e7d8      	b.n	800f398 <_printf_common+0x9c>
	...

0800f3e8 <_printf_i>:
 800f3e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f3ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800f3f0:	460c      	mov	r4, r1
 800f3f2:	7e09      	ldrb	r1, [r1, #24]
 800f3f4:	b085      	sub	sp, #20
 800f3f6:	296e      	cmp	r1, #110	; 0x6e
 800f3f8:	4617      	mov	r7, r2
 800f3fa:	4606      	mov	r6, r0
 800f3fc:	4698      	mov	r8, r3
 800f3fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f400:	f000 80b3 	beq.w	800f56a <_printf_i+0x182>
 800f404:	d822      	bhi.n	800f44c <_printf_i+0x64>
 800f406:	2963      	cmp	r1, #99	; 0x63
 800f408:	d036      	beq.n	800f478 <_printf_i+0x90>
 800f40a:	d80a      	bhi.n	800f422 <_printf_i+0x3a>
 800f40c:	2900      	cmp	r1, #0
 800f40e:	f000 80b9 	beq.w	800f584 <_printf_i+0x19c>
 800f412:	2958      	cmp	r1, #88	; 0x58
 800f414:	f000 8083 	beq.w	800f51e <_printf_i+0x136>
 800f418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f41c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800f420:	e032      	b.n	800f488 <_printf_i+0xa0>
 800f422:	2964      	cmp	r1, #100	; 0x64
 800f424:	d001      	beq.n	800f42a <_printf_i+0x42>
 800f426:	2969      	cmp	r1, #105	; 0x69
 800f428:	d1f6      	bne.n	800f418 <_printf_i+0x30>
 800f42a:	6820      	ldr	r0, [r4, #0]
 800f42c:	6813      	ldr	r3, [r2, #0]
 800f42e:	0605      	lsls	r5, r0, #24
 800f430:	f103 0104 	add.w	r1, r3, #4
 800f434:	d52a      	bpl.n	800f48c <_printf_i+0xa4>
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	6011      	str	r1, [r2, #0]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	da03      	bge.n	800f446 <_printf_i+0x5e>
 800f43e:	222d      	movs	r2, #45	; 0x2d
 800f440:	425b      	negs	r3, r3
 800f442:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f446:	486f      	ldr	r0, [pc, #444]	; (800f604 <_printf_i+0x21c>)
 800f448:	220a      	movs	r2, #10
 800f44a:	e039      	b.n	800f4c0 <_printf_i+0xd8>
 800f44c:	2973      	cmp	r1, #115	; 0x73
 800f44e:	f000 809d 	beq.w	800f58c <_printf_i+0x1a4>
 800f452:	d808      	bhi.n	800f466 <_printf_i+0x7e>
 800f454:	296f      	cmp	r1, #111	; 0x6f
 800f456:	d020      	beq.n	800f49a <_printf_i+0xb2>
 800f458:	2970      	cmp	r1, #112	; 0x70
 800f45a:	d1dd      	bne.n	800f418 <_printf_i+0x30>
 800f45c:	6823      	ldr	r3, [r4, #0]
 800f45e:	f043 0320 	orr.w	r3, r3, #32
 800f462:	6023      	str	r3, [r4, #0]
 800f464:	e003      	b.n	800f46e <_printf_i+0x86>
 800f466:	2975      	cmp	r1, #117	; 0x75
 800f468:	d017      	beq.n	800f49a <_printf_i+0xb2>
 800f46a:	2978      	cmp	r1, #120	; 0x78
 800f46c:	d1d4      	bne.n	800f418 <_printf_i+0x30>
 800f46e:	2378      	movs	r3, #120	; 0x78
 800f470:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f474:	4864      	ldr	r0, [pc, #400]	; (800f608 <_printf_i+0x220>)
 800f476:	e055      	b.n	800f524 <_printf_i+0x13c>
 800f478:	6813      	ldr	r3, [r2, #0]
 800f47a:	1d19      	adds	r1, r3, #4
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	6011      	str	r1, [r2, #0]
 800f480:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f484:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f488:	2301      	movs	r3, #1
 800f48a:	e08c      	b.n	800f5a6 <_printf_i+0x1be>
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	6011      	str	r1, [r2, #0]
 800f490:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f494:	bf18      	it	ne
 800f496:	b21b      	sxthne	r3, r3
 800f498:	e7cf      	b.n	800f43a <_printf_i+0x52>
 800f49a:	6813      	ldr	r3, [r2, #0]
 800f49c:	6825      	ldr	r5, [r4, #0]
 800f49e:	1d18      	adds	r0, r3, #4
 800f4a0:	6010      	str	r0, [r2, #0]
 800f4a2:	0628      	lsls	r0, r5, #24
 800f4a4:	d501      	bpl.n	800f4aa <_printf_i+0xc2>
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	e002      	b.n	800f4b0 <_printf_i+0xc8>
 800f4aa:	0668      	lsls	r0, r5, #25
 800f4ac:	d5fb      	bpl.n	800f4a6 <_printf_i+0xbe>
 800f4ae:	881b      	ldrh	r3, [r3, #0]
 800f4b0:	4854      	ldr	r0, [pc, #336]	; (800f604 <_printf_i+0x21c>)
 800f4b2:	296f      	cmp	r1, #111	; 0x6f
 800f4b4:	bf14      	ite	ne
 800f4b6:	220a      	movne	r2, #10
 800f4b8:	2208      	moveq	r2, #8
 800f4ba:	2100      	movs	r1, #0
 800f4bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f4c0:	6865      	ldr	r5, [r4, #4]
 800f4c2:	60a5      	str	r5, [r4, #8]
 800f4c4:	2d00      	cmp	r5, #0
 800f4c6:	f2c0 8095 	blt.w	800f5f4 <_printf_i+0x20c>
 800f4ca:	6821      	ldr	r1, [r4, #0]
 800f4cc:	f021 0104 	bic.w	r1, r1, #4
 800f4d0:	6021      	str	r1, [r4, #0]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d13d      	bne.n	800f552 <_printf_i+0x16a>
 800f4d6:	2d00      	cmp	r5, #0
 800f4d8:	f040 808e 	bne.w	800f5f8 <_printf_i+0x210>
 800f4dc:	4665      	mov	r5, ip
 800f4de:	2a08      	cmp	r2, #8
 800f4e0:	d10b      	bne.n	800f4fa <_printf_i+0x112>
 800f4e2:	6823      	ldr	r3, [r4, #0]
 800f4e4:	07db      	lsls	r3, r3, #31
 800f4e6:	d508      	bpl.n	800f4fa <_printf_i+0x112>
 800f4e8:	6923      	ldr	r3, [r4, #16]
 800f4ea:	6862      	ldr	r2, [r4, #4]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	bfde      	ittt	le
 800f4f0:	2330      	movle	r3, #48	; 0x30
 800f4f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f4f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f4fa:	ebac 0305 	sub.w	r3, ip, r5
 800f4fe:	6123      	str	r3, [r4, #16]
 800f500:	f8cd 8000 	str.w	r8, [sp]
 800f504:	463b      	mov	r3, r7
 800f506:	aa03      	add	r2, sp, #12
 800f508:	4621      	mov	r1, r4
 800f50a:	4630      	mov	r0, r6
 800f50c:	f7ff fef6 	bl	800f2fc <_printf_common>
 800f510:	3001      	adds	r0, #1
 800f512:	d14d      	bne.n	800f5b0 <_printf_i+0x1c8>
 800f514:	f04f 30ff 	mov.w	r0, #4294967295
 800f518:	b005      	add	sp, #20
 800f51a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f51e:	4839      	ldr	r0, [pc, #228]	; (800f604 <_printf_i+0x21c>)
 800f520:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f524:	6813      	ldr	r3, [r2, #0]
 800f526:	6821      	ldr	r1, [r4, #0]
 800f528:	1d1d      	adds	r5, r3, #4
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	6015      	str	r5, [r2, #0]
 800f52e:	060a      	lsls	r2, r1, #24
 800f530:	d50b      	bpl.n	800f54a <_printf_i+0x162>
 800f532:	07ca      	lsls	r2, r1, #31
 800f534:	bf44      	itt	mi
 800f536:	f041 0120 	orrmi.w	r1, r1, #32
 800f53a:	6021      	strmi	r1, [r4, #0]
 800f53c:	b91b      	cbnz	r3, 800f546 <_printf_i+0x15e>
 800f53e:	6822      	ldr	r2, [r4, #0]
 800f540:	f022 0220 	bic.w	r2, r2, #32
 800f544:	6022      	str	r2, [r4, #0]
 800f546:	2210      	movs	r2, #16
 800f548:	e7b7      	b.n	800f4ba <_printf_i+0xd2>
 800f54a:	064d      	lsls	r5, r1, #25
 800f54c:	bf48      	it	mi
 800f54e:	b29b      	uxthmi	r3, r3
 800f550:	e7ef      	b.n	800f532 <_printf_i+0x14a>
 800f552:	4665      	mov	r5, ip
 800f554:	fbb3 f1f2 	udiv	r1, r3, r2
 800f558:	fb02 3311 	mls	r3, r2, r1, r3
 800f55c:	5cc3      	ldrb	r3, [r0, r3]
 800f55e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f562:	460b      	mov	r3, r1
 800f564:	2900      	cmp	r1, #0
 800f566:	d1f5      	bne.n	800f554 <_printf_i+0x16c>
 800f568:	e7b9      	b.n	800f4de <_printf_i+0xf6>
 800f56a:	6813      	ldr	r3, [r2, #0]
 800f56c:	6825      	ldr	r5, [r4, #0]
 800f56e:	6961      	ldr	r1, [r4, #20]
 800f570:	1d18      	adds	r0, r3, #4
 800f572:	6010      	str	r0, [r2, #0]
 800f574:	0628      	lsls	r0, r5, #24
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	d501      	bpl.n	800f57e <_printf_i+0x196>
 800f57a:	6019      	str	r1, [r3, #0]
 800f57c:	e002      	b.n	800f584 <_printf_i+0x19c>
 800f57e:	066a      	lsls	r2, r5, #25
 800f580:	d5fb      	bpl.n	800f57a <_printf_i+0x192>
 800f582:	8019      	strh	r1, [r3, #0]
 800f584:	2300      	movs	r3, #0
 800f586:	6123      	str	r3, [r4, #16]
 800f588:	4665      	mov	r5, ip
 800f58a:	e7b9      	b.n	800f500 <_printf_i+0x118>
 800f58c:	6813      	ldr	r3, [r2, #0]
 800f58e:	1d19      	adds	r1, r3, #4
 800f590:	6011      	str	r1, [r2, #0]
 800f592:	681d      	ldr	r5, [r3, #0]
 800f594:	6862      	ldr	r2, [r4, #4]
 800f596:	2100      	movs	r1, #0
 800f598:	4628      	mov	r0, r5
 800f59a:	f7f0 fe41 	bl	8000220 <memchr>
 800f59e:	b108      	cbz	r0, 800f5a4 <_printf_i+0x1bc>
 800f5a0:	1b40      	subs	r0, r0, r5
 800f5a2:	6060      	str	r0, [r4, #4]
 800f5a4:	6863      	ldr	r3, [r4, #4]
 800f5a6:	6123      	str	r3, [r4, #16]
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5ae:	e7a7      	b.n	800f500 <_printf_i+0x118>
 800f5b0:	6923      	ldr	r3, [r4, #16]
 800f5b2:	462a      	mov	r2, r5
 800f5b4:	4639      	mov	r1, r7
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	47c0      	blx	r8
 800f5ba:	3001      	adds	r0, #1
 800f5bc:	d0aa      	beq.n	800f514 <_printf_i+0x12c>
 800f5be:	6823      	ldr	r3, [r4, #0]
 800f5c0:	079b      	lsls	r3, r3, #30
 800f5c2:	d413      	bmi.n	800f5ec <_printf_i+0x204>
 800f5c4:	68e0      	ldr	r0, [r4, #12]
 800f5c6:	9b03      	ldr	r3, [sp, #12]
 800f5c8:	4298      	cmp	r0, r3
 800f5ca:	bfb8      	it	lt
 800f5cc:	4618      	movlt	r0, r3
 800f5ce:	e7a3      	b.n	800f518 <_printf_i+0x130>
 800f5d0:	2301      	movs	r3, #1
 800f5d2:	464a      	mov	r2, r9
 800f5d4:	4639      	mov	r1, r7
 800f5d6:	4630      	mov	r0, r6
 800f5d8:	47c0      	blx	r8
 800f5da:	3001      	adds	r0, #1
 800f5dc:	d09a      	beq.n	800f514 <_printf_i+0x12c>
 800f5de:	3501      	adds	r5, #1
 800f5e0:	68e3      	ldr	r3, [r4, #12]
 800f5e2:	9a03      	ldr	r2, [sp, #12]
 800f5e4:	1a9b      	subs	r3, r3, r2
 800f5e6:	42ab      	cmp	r3, r5
 800f5e8:	dcf2      	bgt.n	800f5d0 <_printf_i+0x1e8>
 800f5ea:	e7eb      	b.n	800f5c4 <_printf_i+0x1dc>
 800f5ec:	2500      	movs	r5, #0
 800f5ee:	f104 0919 	add.w	r9, r4, #25
 800f5f2:	e7f5      	b.n	800f5e0 <_printf_i+0x1f8>
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d1ac      	bne.n	800f552 <_printf_i+0x16a>
 800f5f8:	7803      	ldrb	r3, [r0, #0]
 800f5fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f5fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f602:	e76c      	b.n	800f4de <_printf_i+0xf6>
 800f604:	080136df 	.word	0x080136df
 800f608:	080136f0 	.word	0x080136f0

0800f60c <copysign>:
 800f60c:	ec51 0b10 	vmov	r0, r1, d0
 800f610:	ee11 0a90 	vmov	r0, s3
 800f614:	ee10 2a10 	vmov	r2, s0
 800f618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f61c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800f620:	ea41 0300 	orr.w	r3, r1, r0
 800f624:	ec43 2b10 	vmov	d0, r2, r3
 800f628:	4770      	bx	lr
	...

0800f62c <_sbrk_r>:
 800f62c:	b538      	push	{r3, r4, r5, lr}
 800f62e:	4c06      	ldr	r4, [pc, #24]	; (800f648 <_sbrk_r+0x1c>)
 800f630:	2300      	movs	r3, #0
 800f632:	4605      	mov	r5, r0
 800f634:	4608      	mov	r0, r1
 800f636:	6023      	str	r3, [r4, #0]
 800f638:	f7f4 f982 	bl	8003940 <_sbrk>
 800f63c:	1c43      	adds	r3, r0, #1
 800f63e:	d102      	bne.n	800f646 <_sbrk_r+0x1a>
 800f640:	6823      	ldr	r3, [r4, #0]
 800f642:	b103      	cbz	r3, 800f646 <_sbrk_r+0x1a>
 800f644:	602b      	str	r3, [r5, #0]
 800f646:	bd38      	pop	{r3, r4, r5, pc}
 800f648:	2000631c 	.word	0x2000631c

0800f64c <siprintf>:
 800f64c:	b40e      	push	{r1, r2, r3}
 800f64e:	b500      	push	{lr}
 800f650:	b09c      	sub	sp, #112	; 0x70
 800f652:	ab1d      	add	r3, sp, #116	; 0x74
 800f654:	9002      	str	r0, [sp, #8]
 800f656:	9006      	str	r0, [sp, #24]
 800f658:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f65c:	4809      	ldr	r0, [pc, #36]	; (800f684 <siprintf+0x38>)
 800f65e:	9107      	str	r1, [sp, #28]
 800f660:	9104      	str	r1, [sp, #16]
 800f662:	4909      	ldr	r1, [pc, #36]	; (800f688 <siprintf+0x3c>)
 800f664:	f853 2b04 	ldr.w	r2, [r3], #4
 800f668:	9105      	str	r1, [sp, #20]
 800f66a:	6800      	ldr	r0, [r0, #0]
 800f66c:	9301      	str	r3, [sp, #4]
 800f66e:	a902      	add	r1, sp, #8
 800f670:	f001 fd00 	bl	8011074 <_svfiprintf_r>
 800f674:	9b02      	ldr	r3, [sp, #8]
 800f676:	2200      	movs	r2, #0
 800f678:	701a      	strb	r2, [r3, #0]
 800f67a:	b01c      	add	sp, #112	; 0x70
 800f67c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f680:	b003      	add	sp, #12
 800f682:	4770      	bx	lr
 800f684:	200001b4 	.word	0x200001b4
 800f688:	ffff0208 	.word	0xffff0208

0800f68c <__sread>:
 800f68c:	b510      	push	{r4, lr}
 800f68e:	460c      	mov	r4, r1
 800f690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f694:	f001 fde6 	bl	8011264 <_read_r>
 800f698:	2800      	cmp	r0, #0
 800f69a:	bfab      	itete	ge
 800f69c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f69e:	89a3      	ldrhlt	r3, [r4, #12]
 800f6a0:	181b      	addge	r3, r3, r0
 800f6a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f6a6:	bfac      	ite	ge
 800f6a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f6aa:	81a3      	strhlt	r3, [r4, #12]
 800f6ac:	bd10      	pop	{r4, pc}

0800f6ae <__swrite>:
 800f6ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b2:	461f      	mov	r7, r3
 800f6b4:	898b      	ldrh	r3, [r1, #12]
 800f6b6:	05db      	lsls	r3, r3, #23
 800f6b8:	4605      	mov	r5, r0
 800f6ba:	460c      	mov	r4, r1
 800f6bc:	4616      	mov	r6, r2
 800f6be:	d505      	bpl.n	800f6cc <__swrite+0x1e>
 800f6c0:	2302      	movs	r3, #2
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6c8:	f001 f8da 	bl	8010880 <_lseek_r>
 800f6cc:	89a3      	ldrh	r3, [r4, #12]
 800f6ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f6d6:	81a3      	strh	r3, [r4, #12]
 800f6d8:	4632      	mov	r2, r6
 800f6da:	463b      	mov	r3, r7
 800f6dc:	4628      	mov	r0, r5
 800f6de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6e2:	f000 b869 	b.w	800f7b8 <_write_r>

0800f6e6 <__sseek>:
 800f6e6:	b510      	push	{r4, lr}
 800f6e8:	460c      	mov	r4, r1
 800f6ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6ee:	f001 f8c7 	bl	8010880 <_lseek_r>
 800f6f2:	1c43      	adds	r3, r0, #1
 800f6f4:	89a3      	ldrh	r3, [r4, #12]
 800f6f6:	bf15      	itete	ne
 800f6f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800f6fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f6fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f702:	81a3      	strheq	r3, [r4, #12]
 800f704:	bf18      	it	ne
 800f706:	81a3      	strhne	r3, [r4, #12]
 800f708:	bd10      	pop	{r4, pc}

0800f70a <__sclose>:
 800f70a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f70e:	f000 b8db 	b.w	800f8c8 <_close_r>
	...

0800f714 <__swbuf_r>:
 800f714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f716:	460e      	mov	r6, r1
 800f718:	4614      	mov	r4, r2
 800f71a:	4605      	mov	r5, r0
 800f71c:	b118      	cbz	r0, 800f726 <__swbuf_r+0x12>
 800f71e:	6983      	ldr	r3, [r0, #24]
 800f720:	b90b      	cbnz	r3, 800f726 <__swbuf_r+0x12>
 800f722:	f001 f815 	bl	8010750 <__sinit>
 800f726:	4b21      	ldr	r3, [pc, #132]	; (800f7ac <__swbuf_r+0x98>)
 800f728:	429c      	cmp	r4, r3
 800f72a:	d12a      	bne.n	800f782 <__swbuf_r+0x6e>
 800f72c:	686c      	ldr	r4, [r5, #4]
 800f72e:	69a3      	ldr	r3, [r4, #24]
 800f730:	60a3      	str	r3, [r4, #8]
 800f732:	89a3      	ldrh	r3, [r4, #12]
 800f734:	071a      	lsls	r2, r3, #28
 800f736:	d52e      	bpl.n	800f796 <__swbuf_r+0x82>
 800f738:	6923      	ldr	r3, [r4, #16]
 800f73a:	b363      	cbz	r3, 800f796 <__swbuf_r+0x82>
 800f73c:	6923      	ldr	r3, [r4, #16]
 800f73e:	6820      	ldr	r0, [r4, #0]
 800f740:	1ac0      	subs	r0, r0, r3
 800f742:	6963      	ldr	r3, [r4, #20]
 800f744:	b2f6      	uxtb	r6, r6
 800f746:	4283      	cmp	r3, r0
 800f748:	4637      	mov	r7, r6
 800f74a:	dc04      	bgt.n	800f756 <__swbuf_r+0x42>
 800f74c:	4621      	mov	r1, r4
 800f74e:	4628      	mov	r0, r5
 800f750:	f000 ff94 	bl	801067c <_fflush_r>
 800f754:	bb28      	cbnz	r0, 800f7a2 <__swbuf_r+0x8e>
 800f756:	68a3      	ldr	r3, [r4, #8]
 800f758:	3b01      	subs	r3, #1
 800f75a:	60a3      	str	r3, [r4, #8]
 800f75c:	6823      	ldr	r3, [r4, #0]
 800f75e:	1c5a      	adds	r2, r3, #1
 800f760:	6022      	str	r2, [r4, #0]
 800f762:	701e      	strb	r6, [r3, #0]
 800f764:	6963      	ldr	r3, [r4, #20]
 800f766:	3001      	adds	r0, #1
 800f768:	4283      	cmp	r3, r0
 800f76a:	d004      	beq.n	800f776 <__swbuf_r+0x62>
 800f76c:	89a3      	ldrh	r3, [r4, #12]
 800f76e:	07db      	lsls	r3, r3, #31
 800f770:	d519      	bpl.n	800f7a6 <__swbuf_r+0x92>
 800f772:	2e0a      	cmp	r6, #10
 800f774:	d117      	bne.n	800f7a6 <__swbuf_r+0x92>
 800f776:	4621      	mov	r1, r4
 800f778:	4628      	mov	r0, r5
 800f77a:	f000 ff7f 	bl	801067c <_fflush_r>
 800f77e:	b190      	cbz	r0, 800f7a6 <__swbuf_r+0x92>
 800f780:	e00f      	b.n	800f7a2 <__swbuf_r+0x8e>
 800f782:	4b0b      	ldr	r3, [pc, #44]	; (800f7b0 <__swbuf_r+0x9c>)
 800f784:	429c      	cmp	r4, r3
 800f786:	d101      	bne.n	800f78c <__swbuf_r+0x78>
 800f788:	68ac      	ldr	r4, [r5, #8]
 800f78a:	e7d0      	b.n	800f72e <__swbuf_r+0x1a>
 800f78c:	4b09      	ldr	r3, [pc, #36]	; (800f7b4 <__swbuf_r+0xa0>)
 800f78e:	429c      	cmp	r4, r3
 800f790:	bf08      	it	eq
 800f792:	68ec      	ldreq	r4, [r5, #12]
 800f794:	e7cb      	b.n	800f72e <__swbuf_r+0x1a>
 800f796:	4621      	mov	r1, r4
 800f798:	4628      	mov	r0, r5
 800f79a:	f000 f81f 	bl	800f7dc <__swsetup_r>
 800f79e:	2800      	cmp	r0, #0
 800f7a0:	d0cc      	beq.n	800f73c <__swbuf_r+0x28>
 800f7a2:	f04f 37ff 	mov.w	r7, #4294967295
 800f7a6:	4638      	mov	r0, r7
 800f7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7aa:	bf00      	nop
 800f7ac:	08013730 	.word	0x08013730
 800f7b0:	08013750 	.word	0x08013750
 800f7b4:	08013710 	.word	0x08013710

0800f7b8 <_write_r>:
 800f7b8:	b538      	push	{r3, r4, r5, lr}
 800f7ba:	4c07      	ldr	r4, [pc, #28]	; (800f7d8 <_write_r+0x20>)
 800f7bc:	4605      	mov	r5, r0
 800f7be:	4608      	mov	r0, r1
 800f7c0:	4611      	mov	r1, r2
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	6022      	str	r2, [r4, #0]
 800f7c6:	461a      	mov	r2, r3
 800f7c8:	f7f4 f869 	bl	800389e <_write>
 800f7cc:	1c43      	adds	r3, r0, #1
 800f7ce:	d102      	bne.n	800f7d6 <_write_r+0x1e>
 800f7d0:	6823      	ldr	r3, [r4, #0]
 800f7d2:	b103      	cbz	r3, 800f7d6 <_write_r+0x1e>
 800f7d4:	602b      	str	r3, [r5, #0]
 800f7d6:	bd38      	pop	{r3, r4, r5, pc}
 800f7d8:	2000631c 	.word	0x2000631c

0800f7dc <__swsetup_r>:
 800f7dc:	4b32      	ldr	r3, [pc, #200]	; (800f8a8 <__swsetup_r+0xcc>)
 800f7de:	b570      	push	{r4, r5, r6, lr}
 800f7e0:	681d      	ldr	r5, [r3, #0]
 800f7e2:	4606      	mov	r6, r0
 800f7e4:	460c      	mov	r4, r1
 800f7e6:	b125      	cbz	r5, 800f7f2 <__swsetup_r+0x16>
 800f7e8:	69ab      	ldr	r3, [r5, #24]
 800f7ea:	b913      	cbnz	r3, 800f7f2 <__swsetup_r+0x16>
 800f7ec:	4628      	mov	r0, r5
 800f7ee:	f000 ffaf 	bl	8010750 <__sinit>
 800f7f2:	4b2e      	ldr	r3, [pc, #184]	; (800f8ac <__swsetup_r+0xd0>)
 800f7f4:	429c      	cmp	r4, r3
 800f7f6:	d10f      	bne.n	800f818 <__swsetup_r+0x3c>
 800f7f8:	686c      	ldr	r4, [r5, #4]
 800f7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7fe:	b29a      	uxth	r2, r3
 800f800:	0715      	lsls	r5, r2, #28
 800f802:	d42c      	bmi.n	800f85e <__swsetup_r+0x82>
 800f804:	06d0      	lsls	r0, r2, #27
 800f806:	d411      	bmi.n	800f82c <__swsetup_r+0x50>
 800f808:	2209      	movs	r2, #9
 800f80a:	6032      	str	r2, [r6, #0]
 800f80c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f810:	81a3      	strh	r3, [r4, #12]
 800f812:	f04f 30ff 	mov.w	r0, #4294967295
 800f816:	e03e      	b.n	800f896 <__swsetup_r+0xba>
 800f818:	4b25      	ldr	r3, [pc, #148]	; (800f8b0 <__swsetup_r+0xd4>)
 800f81a:	429c      	cmp	r4, r3
 800f81c:	d101      	bne.n	800f822 <__swsetup_r+0x46>
 800f81e:	68ac      	ldr	r4, [r5, #8]
 800f820:	e7eb      	b.n	800f7fa <__swsetup_r+0x1e>
 800f822:	4b24      	ldr	r3, [pc, #144]	; (800f8b4 <__swsetup_r+0xd8>)
 800f824:	429c      	cmp	r4, r3
 800f826:	bf08      	it	eq
 800f828:	68ec      	ldreq	r4, [r5, #12]
 800f82a:	e7e6      	b.n	800f7fa <__swsetup_r+0x1e>
 800f82c:	0751      	lsls	r1, r2, #29
 800f82e:	d512      	bpl.n	800f856 <__swsetup_r+0x7a>
 800f830:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f832:	b141      	cbz	r1, 800f846 <__swsetup_r+0x6a>
 800f834:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f838:	4299      	cmp	r1, r3
 800f83a:	d002      	beq.n	800f842 <__swsetup_r+0x66>
 800f83c:	4630      	mov	r0, r6
 800f83e:	f7ff f8a1 	bl	800e984 <_free_r>
 800f842:	2300      	movs	r3, #0
 800f844:	6363      	str	r3, [r4, #52]	; 0x34
 800f846:	89a3      	ldrh	r3, [r4, #12]
 800f848:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f84c:	81a3      	strh	r3, [r4, #12]
 800f84e:	2300      	movs	r3, #0
 800f850:	6063      	str	r3, [r4, #4]
 800f852:	6923      	ldr	r3, [r4, #16]
 800f854:	6023      	str	r3, [r4, #0]
 800f856:	89a3      	ldrh	r3, [r4, #12]
 800f858:	f043 0308 	orr.w	r3, r3, #8
 800f85c:	81a3      	strh	r3, [r4, #12]
 800f85e:	6923      	ldr	r3, [r4, #16]
 800f860:	b94b      	cbnz	r3, 800f876 <__swsetup_r+0x9a>
 800f862:	89a3      	ldrh	r3, [r4, #12]
 800f864:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f86c:	d003      	beq.n	800f876 <__swsetup_r+0x9a>
 800f86e:	4621      	mov	r1, r4
 800f870:	4630      	mov	r0, r6
 800f872:	f001 f83b 	bl	80108ec <__smakebuf_r>
 800f876:	89a2      	ldrh	r2, [r4, #12]
 800f878:	f012 0301 	ands.w	r3, r2, #1
 800f87c:	d00c      	beq.n	800f898 <__swsetup_r+0xbc>
 800f87e:	2300      	movs	r3, #0
 800f880:	60a3      	str	r3, [r4, #8]
 800f882:	6963      	ldr	r3, [r4, #20]
 800f884:	425b      	negs	r3, r3
 800f886:	61a3      	str	r3, [r4, #24]
 800f888:	6923      	ldr	r3, [r4, #16]
 800f88a:	b953      	cbnz	r3, 800f8a2 <__swsetup_r+0xc6>
 800f88c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f890:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f894:	d1ba      	bne.n	800f80c <__swsetup_r+0x30>
 800f896:	bd70      	pop	{r4, r5, r6, pc}
 800f898:	0792      	lsls	r2, r2, #30
 800f89a:	bf58      	it	pl
 800f89c:	6963      	ldrpl	r3, [r4, #20]
 800f89e:	60a3      	str	r3, [r4, #8]
 800f8a0:	e7f2      	b.n	800f888 <__swsetup_r+0xac>
 800f8a2:	2000      	movs	r0, #0
 800f8a4:	e7f7      	b.n	800f896 <__swsetup_r+0xba>
 800f8a6:	bf00      	nop
 800f8a8:	200001b4 	.word	0x200001b4
 800f8ac:	08013730 	.word	0x08013730
 800f8b0:	08013750 	.word	0x08013750
 800f8b4:	08013710 	.word	0x08013710

0800f8b8 <abort>:
 800f8b8:	b508      	push	{r3, lr}
 800f8ba:	2006      	movs	r0, #6
 800f8bc:	f001 fd0c 	bl	80112d8 <raise>
 800f8c0:	2001      	movs	r0, #1
 800f8c2:	f7f3 ffc5 	bl	8003850 <_exit>
	...

0800f8c8 <_close_r>:
 800f8c8:	b538      	push	{r3, r4, r5, lr}
 800f8ca:	4c06      	ldr	r4, [pc, #24]	; (800f8e4 <_close_r+0x1c>)
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	4605      	mov	r5, r0
 800f8d0:	4608      	mov	r0, r1
 800f8d2:	6023      	str	r3, [r4, #0]
 800f8d4:	f7f3 ffff 	bl	80038d6 <_close>
 800f8d8:	1c43      	adds	r3, r0, #1
 800f8da:	d102      	bne.n	800f8e2 <_close_r+0x1a>
 800f8dc:	6823      	ldr	r3, [r4, #0]
 800f8de:	b103      	cbz	r3, 800f8e2 <_close_r+0x1a>
 800f8e0:	602b      	str	r3, [r5, #0]
 800f8e2:	bd38      	pop	{r3, r4, r5, pc}
 800f8e4:	2000631c 	.word	0x2000631c

0800f8e8 <quorem>:
 800f8e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ec:	6903      	ldr	r3, [r0, #16]
 800f8ee:	690c      	ldr	r4, [r1, #16]
 800f8f0:	42a3      	cmp	r3, r4
 800f8f2:	4680      	mov	r8, r0
 800f8f4:	f2c0 8082 	blt.w	800f9fc <quorem+0x114>
 800f8f8:	3c01      	subs	r4, #1
 800f8fa:	f101 0714 	add.w	r7, r1, #20
 800f8fe:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f902:	f100 0614 	add.w	r6, r0, #20
 800f906:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f90a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f90e:	eb06 030c 	add.w	r3, r6, ip
 800f912:	3501      	adds	r5, #1
 800f914:	eb07 090c 	add.w	r9, r7, ip
 800f918:	9301      	str	r3, [sp, #4]
 800f91a:	fbb0 f5f5 	udiv	r5, r0, r5
 800f91e:	b395      	cbz	r5, 800f986 <quorem+0x9e>
 800f920:	f04f 0a00 	mov.w	sl, #0
 800f924:	4638      	mov	r0, r7
 800f926:	46b6      	mov	lr, r6
 800f928:	46d3      	mov	fp, sl
 800f92a:	f850 2b04 	ldr.w	r2, [r0], #4
 800f92e:	b293      	uxth	r3, r2
 800f930:	fb05 a303 	mla	r3, r5, r3, sl
 800f934:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f938:	b29b      	uxth	r3, r3
 800f93a:	ebab 0303 	sub.w	r3, fp, r3
 800f93e:	0c12      	lsrs	r2, r2, #16
 800f940:	f8de b000 	ldr.w	fp, [lr]
 800f944:	fb05 a202 	mla	r2, r5, r2, sl
 800f948:	fa13 f38b 	uxtah	r3, r3, fp
 800f94c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f950:	fa1f fb82 	uxth.w	fp, r2
 800f954:	f8de 2000 	ldr.w	r2, [lr]
 800f958:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f95c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f960:	b29b      	uxth	r3, r3
 800f962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f966:	4581      	cmp	r9, r0
 800f968:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f96c:	f84e 3b04 	str.w	r3, [lr], #4
 800f970:	d2db      	bcs.n	800f92a <quorem+0x42>
 800f972:	f856 300c 	ldr.w	r3, [r6, ip]
 800f976:	b933      	cbnz	r3, 800f986 <quorem+0x9e>
 800f978:	9b01      	ldr	r3, [sp, #4]
 800f97a:	3b04      	subs	r3, #4
 800f97c:	429e      	cmp	r6, r3
 800f97e:	461a      	mov	r2, r3
 800f980:	d330      	bcc.n	800f9e4 <quorem+0xfc>
 800f982:	f8c8 4010 	str.w	r4, [r8, #16]
 800f986:	4640      	mov	r0, r8
 800f988:	f001 fa20 	bl	8010dcc <__mcmp>
 800f98c:	2800      	cmp	r0, #0
 800f98e:	db25      	blt.n	800f9dc <quorem+0xf4>
 800f990:	3501      	adds	r5, #1
 800f992:	4630      	mov	r0, r6
 800f994:	f04f 0c00 	mov.w	ip, #0
 800f998:	f857 2b04 	ldr.w	r2, [r7], #4
 800f99c:	f8d0 e000 	ldr.w	lr, [r0]
 800f9a0:	b293      	uxth	r3, r2
 800f9a2:	ebac 0303 	sub.w	r3, ip, r3
 800f9a6:	0c12      	lsrs	r2, r2, #16
 800f9a8:	fa13 f38e 	uxtah	r3, r3, lr
 800f9ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f9b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f9b4:	b29b      	uxth	r3, r3
 800f9b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9ba:	45b9      	cmp	r9, r7
 800f9bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f9c0:	f840 3b04 	str.w	r3, [r0], #4
 800f9c4:	d2e8      	bcs.n	800f998 <quorem+0xb0>
 800f9c6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f9ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f9ce:	b92a      	cbnz	r2, 800f9dc <quorem+0xf4>
 800f9d0:	3b04      	subs	r3, #4
 800f9d2:	429e      	cmp	r6, r3
 800f9d4:	461a      	mov	r2, r3
 800f9d6:	d30b      	bcc.n	800f9f0 <quorem+0x108>
 800f9d8:	f8c8 4010 	str.w	r4, [r8, #16]
 800f9dc:	4628      	mov	r0, r5
 800f9de:	b003      	add	sp, #12
 800f9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9e4:	6812      	ldr	r2, [r2, #0]
 800f9e6:	3b04      	subs	r3, #4
 800f9e8:	2a00      	cmp	r2, #0
 800f9ea:	d1ca      	bne.n	800f982 <quorem+0x9a>
 800f9ec:	3c01      	subs	r4, #1
 800f9ee:	e7c5      	b.n	800f97c <quorem+0x94>
 800f9f0:	6812      	ldr	r2, [r2, #0]
 800f9f2:	3b04      	subs	r3, #4
 800f9f4:	2a00      	cmp	r2, #0
 800f9f6:	d1ef      	bne.n	800f9d8 <quorem+0xf0>
 800f9f8:	3c01      	subs	r4, #1
 800f9fa:	e7ea      	b.n	800f9d2 <quorem+0xea>
 800f9fc:	2000      	movs	r0, #0
 800f9fe:	e7ee      	b.n	800f9de <quorem+0xf6>

0800fa00 <_dtoa_r>:
 800fa00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa04:	ec57 6b10 	vmov	r6, r7, d0
 800fa08:	b097      	sub	sp, #92	; 0x5c
 800fa0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fa0c:	9106      	str	r1, [sp, #24]
 800fa0e:	4604      	mov	r4, r0
 800fa10:	920b      	str	r2, [sp, #44]	; 0x2c
 800fa12:	9312      	str	r3, [sp, #72]	; 0x48
 800fa14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fa18:	e9cd 6700 	strd	r6, r7, [sp]
 800fa1c:	b93d      	cbnz	r5, 800fa2e <_dtoa_r+0x2e>
 800fa1e:	2010      	movs	r0, #16
 800fa20:	f7fe ff8c 	bl	800e93c <malloc>
 800fa24:	6260      	str	r0, [r4, #36]	; 0x24
 800fa26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fa2a:	6005      	str	r5, [r0, #0]
 800fa2c:	60c5      	str	r5, [r0, #12]
 800fa2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa30:	6819      	ldr	r1, [r3, #0]
 800fa32:	b151      	cbz	r1, 800fa4a <_dtoa_r+0x4a>
 800fa34:	685a      	ldr	r2, [r3, #4]
 800fa36:	604a      	str	r2, [r1, #4]
 800fa38:	2301      	movs	r3, #1
 800fa3a:	4093      	lsls	r3, r2
 800fa3c:	608b      	str	r3, [r1, #8]
 800fa3e:	4620      	mov	r0, r4
 800fa40:	f000 ffe3 	bl	8010a0a <_Bfree>
 800fa44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa46:	2200      	movs	r2, #0
 800fa48:	601a      	str	r2, [r3, #0]
 800fa4a:	1e3b      	subs	r3, r7, #0
 800fa4c:	bfbb      	ittet	lt
 800fa4e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fa52:	9301      	strlt	r3, [sp, #4]
 800fa54:	2300      	movge	r3, #0
 800fa56:	2201      	movlt	r2, #1
 800fa58:	bfac      	ite	ge
 800fa5a:	f8c8 3000 	strge.w	r3, [r8]
 800fa5e:	f8c8 2000 	strlt.w	r2, [r8]
 800fa62:	4baf      	ldr	r3, [pc, #700]	; (800fd20 <_dtoa_r+0x320>)
 800fa64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fa68:	ea33 0308 	bics.w	r3, r3, r8
 800fa6c:	d114      	bne.n	800fa98 <_dtoa_r+0x98>
 800fa6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fa70:	f242 730f 	movw	r3, #9999	; 0x270f
 800fa74:	6013      	str	r3, [r2, #0]
 800fa76:	9b00      	ldr	r3, [sp, #0]
 800fa78:	b923      	cbnz	r3, 800fa84 <_dtoa_r+0x84>
 800fa7a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800fa7e:	2800      	cmp	r0, #0
 800fa80:	f000 8542 	beq.w	8010508 <_dtoa_r+0xb08>
 800fa84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa86:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800fd34 <_dtoa_r+0x334>
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	f000 8544 	beq.w	8010518 <_dtoa_r+0xb18>
 800fa90:	f10b 0303 	add.w	r3, fp, #3
 800fa94:	f000 bd3e 	b.w	8010514 <_dtoa_r+0xb14>
 800fa98:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	2300      	movs	r3, #0
 800faa0:	4630      	mov	r0, r6
 800faa2:	4639      	mov	r1, r7
 800faa4:	f7f1 f830 	bl	8000b08 <__aeabi_dcmpeq>
 800faa8:	4681      	mov	r9, r0
 800faaa:	b168      	cbz	r0, 800fac8 <_dtoa_r+0xc8>
 800faac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800faae:	2301      	movs	r3, #1
 800fab0:	6013      	str	r3, [r2, #0]
 800fab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	f000 8524 	beq.w	8010502 <_dtoa_r+0xb02>
 800faba:	4b9a      	ldr	r3, [pc, #616]	; (800fd24 <_dtoa_r+0x324>)
 800fabc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fabe:	f103 3bff 	add.w	fp, r3, #4294967295
 800fac2:	6013      	str	r3, [r2, #0]
 800fac4:	f000 bd28 	b.w	8010518 <_dtoa_r+0xb18>
 800fac8:	aa14      	add	r2, sp, #80	; 0x50
 800faca:	a915      	add	r1, sp, #84	; 0x54
 800facc:	ec47 6b10 	vmov	d0, r6, r7
 800fad0:	4620      	mov	r0, r4
 800fad2:	f001 f9f2 	bl	8010eba <__d2b>
 800fad6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fada:	9004      	str	r0, [sp, #16]
 800fadc:	2d00      	cmp	r5, #0
 800fade:	d07c      	beq.n	800fbda <_dtoa_r+0x1da>
 800fae0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fae4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800fae8:	46b2      	mov	sl, r6
 800faea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800faee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800faf2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800faf6:	2200      	movs	r2, #0
 800faf8:	4b8b      	ldr	r3, [pc, #556]	; (800fd28 <_dtoa_r+0x328>)
 800fafa:	4650      	mov	r0, sl
 800fafc:	4659      	mov	r1, fp
 800fafe:	f7f0 fbe3 	bl	80002c8 <__aeabi_dsub>
 800fb02:	a381      	add	r3, pc, #516	; (adr r3, 800fd08 <_dtoa_r+0x308>)
 800fb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb08:	f7f0 fd96 	bl	8000638 <__aeabi_dmul>
 800fb0c:	a380      	add	r3, pc, #512	; (adr r3, 800fd10 <_dtoa_r+0x310>)
 800fb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb12:	f7f0 fbdb 	bl	80002cc <__adddf3>
 800fb16:	4606      	mov	r6, r0
 800fb18:	4628      	mov	r0, r5
 800fb1a:	460f      	mov	r7, r1
 800fb1c:	f7f0 fd22 	bl	8000564 <__aeabi_i2d>
 800fb20:	a37d      	add	r3, pc, #500	; (adr r3, 800fd18 <_dtoa_r+0x318>)
 800fb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb26:	f7f0 fd87 	bl	8000638 <__aeabi_dmul>
 800fb2a:	4602      	mov	r2, r0
 800fb2c:	460b      	mov	r3, r1
 800fb2e:	4630      	mov	r0, r6
 800fb30:	4639      	mov	r1, r7
 800fb32:	f7f0 fbcb 	bl	80002cc <__adddf3>
 800fb36:	4606      	mov	r6, r0
 800fb38:	460f      	mov	r7, r1
 800fb3a:	f7f1 f82d 	bl	8000b98 <__aeabi_d2iz>
 800fb3e:	2200      	movs	r2, #0
 800fb40:	4682      	mov	sl, r0
 800fb42:	2300      	movs	r3, #0
 800fb44:	4630      	mov	r0, r6
 800fb46:	4639      	mov	r1, r7
 800fb48:	f7f0 ffe8 	bl	8000b1c <__aeabi_dcmplt>
 800fb4c:	b148      	cbz	r0, 800fb62 <_dtoa_r+0x162>
 800fb4e:	4650      	mov	r0, sl
 800fb50:	f7f0 fd08 	bl	8000564 <__aeabi_i2d>
 800fb54:	4632      	mov	r2, r6
 800fb56:	463b      	mov	r3, r7
 800fb58:	f7f0 ffd6 	bl	8000b08 <__aeabi_dcmpeq>
 800fb5c:	b908      	cbnz	r0, 800fb62 <_dtoa_r+0x162>
 800fb5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb62:	f1ba 0f16 	cmp.w	sl, #22
 800fb66:	d859      	bhi.n	800fc1c <_dtoa_r+0x21c>
 800fb68:	4970      	ldr	r1, [pc, #448]	; (800fd2c <_dtoa_r+0x32c>)
 800fb6a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800fb6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb76:	f7f0 ffef 	bl	8000b58 <__aeabi_dcmpgt>
 800fb7a:	2800      	cmp	r0, #0
 800fb7c:	d050      	beq.n	800fc20 <_dtoa_r+0x220>
 800fb7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb82:	2300      	movs	r3, #0
 800fb84:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fb88:	1b5d      	subs	r5, r3, r5
 800fb8a:	f1b5 0801 	subs.w	r8, r5, #1
 800fb8e:	bf49      	itett	mi
 800fb90:	f1c5 0301 	rsbmi	r3, r5, #1
 800fb94:	2300      	movpl	r3, #0
 800fb96:	9305      	strmi	r3, [sp, #20]
 800fb98:	f04f 0800 	movmi.w	r8, #0
 800fb9c:	bf58      	it	pl
 800fb9e:	9305      	strpl	r3, [sp, #20]
 800fba0:	f1ba 0f00 	cmp.w	sl, #0
 800fba4:	db3e      	blt.n	800fc24 <_dtoa_r+0x224>
 800fba6:	2300      	movs	r3, #0
 800fba8:	44d0      	add	r8, sl
 800fbaa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fbae:	9307      	str	r3, [sp, #28]
 800fbb0:	9b06      	ldr	r3, [sp, #24]
 800fbb2:	2b09      	cmp	r3, #9
 800fbb4:	f200 8090 	bhi.w	800fcd8 <_dtoa_r+0x2d8>
 800fbb8:	2b05      	cmp	r3, #5
 800fbba:	bfc4      	itt	gt
 800fbbc:	3b04      	subgt	r3, #4
 800fbbe:	9306      	strgt	r3, [sp, #24]
 800fbc0:	9b06      	ldr	r3, [sp, #24]
 800fbc2:	f1a3 0302 	sub.w	r3, r3, #2
 800fbc6:	bfcc      	ite	gt
 800fbc8:	2500      	movgt	r5, #0
 800fbca:	2501      	movle	r5, #1
 800fbcc:	2b03      	cmp	r3, #3
 800fbce:	f200 808f 	bhi.w	800fcf0 <_dtoa_r+0x2f0>
 800fbd2:	e8df f003 	tbb	[pc, r3]
 800fbd6:	7f7d      	.short	0x7f7d
 800fbd8:	7131      	.short	0x7131
 800fbda:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800fbde:	441d      	add	r5, r3
 800fbe0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fbe4:	2820      	cmp	r0, #32
 800fbe6:	dd13      	ble.n	800fc10 <_dtoa_r+0x210>
 800fbe8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fbec:	9b00      	ldr	r3, [sp, #0]
 800fbee:	fa08 f800 	lsl.w	r8, r8, r0
 800fbf2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fbf6:	fa23 f000 	lsr.w	r0, r3, r0
 800fbfa:	ea48 0000 	orr.w	r0, r8, r0
 800fbfe:	f7f0 fca1 	bl	8000544 <__aeabi_ui2d>
 800fc02:	2301      	movs	r3, #1
 800fc04:	4682      	mov	sl, r0
 800fc06:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fc0a:	3d01      	subs	r5, #1
 800fc0c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fc0e:	e772      	b.n	800faf6 <_dtoa_r+0xf6>
 800fc10:	9b00      	ldr	r3, [sp, #0]
 800fc12:	f1c0 0020 	rsb	r0, r0, #32
 800fc16:	fa03 f000 	lsl.w	r0, r3, r0
 800fc1a:	e7f0      	b.n	800fbfe <_dtoa_r+0x1fe>
 800fc1c:	2301      	movs	r3, #1
 800fc1e:	e7b1      	b.n	800fb84 <_dtoa_r+0x184>
 800fc20:	900f      	str	r0, [sp, #60]	; 0x3c
 800fc22:	e7b0      	b.n	800fb86 <_dtoa_r+0x186>
 800fc24:	9b05      	ldr	r3, [sp, #20]
 800fc26:	eba3 030a 	sub.w	r3, r3, sl
 800fc2a:	9305      	str	r3, [sp, #20]
 800fc2c:	f1ca 0300 	rsb	r3, sl, #0
 800fc30:	9307      	str	r3, [sp, #28]
 800fc32:	2300      	movs	r3, #0
 800fc34:	930e      	str	r3, [sp, #56]	; 0x38
 800fc36:	e7bb      	b.n	800fbb0 <_dtoa_r+0x1b0>
 800fc38:	2301      	movs	r3, #1
 800fc3a:	930a      	str	r3, [sp, #40]	; 0x28
 800fc3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	dd59      	ble.n	800fcf6 <_dtoa_r+0x2f6>
 800fc42:	9302      	str	r3, [sp, #8]
 800fc44:	4699      	mov	r9, r3
 800fc46:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fc48:	2200      	movs	r2, #0
 800fc4a:	6072      	str	r2, [r6, #4]
 800fc4c:	2204      	movs	r2, #4
 800fc4e:	f102 0014 	add.w	r0, r2, #20
 800fc52:	4298      	cmp	r0, r3
 800fc54:	6871      	ldr	r1, [r6, #4]
 800fc56:	d953      	bls.n	800fd00 <_dtoa_r+0x300>
 800fc58:	4620      	mov	r0, r4
 800fc5a:	f000 fea2 	bl	80109a2 <_Balloc>
 800fc5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc60:	6030      	str	r0, [r6, #0]
 800fc62:	f1b9 0f0e 	cmp.w	r9, #14
 800fc66:	f8d3 b000 	ldr.w	fp, [r3]
 800fc6a:	f200 80e6 	bhi.w	800fe3a <_dtoa_r+0x43a>
 800fc6e:	2d00      	cmp	r5, #0
 800fc70:	f000 80e3 	beq.w	800fe3a <_dtoa_r+0x43a>
 800fc74:	ed9d 7b00 	vldr	d7, [sp]
 800fc78:	f1ba 0f00 	cmp.w	sl, #0
 800fc7c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800fc80:	dd74      	ble.n	800fd6c <_dtoa_r+0x36c>
 800fc82:	4a2a      	ldr	r2, [pc, #168]	; (800fd2c <_dtoa_r+0x32c>)
 800fc84:	f00a 030f 	and.w	r3, sl, #15
 800fc88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fc8c:	ed93 7b00 	vldr	d7, [r3]
 800fc90:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fc94:	06f0      	lsls	r0, r6, #27
 800fc96:	ed8d 7b08 	vstr	d7, [sp, #32]
 800fc9a:	d565      	bpl.n	800fd68 <_dtoa_r+0x368>
 800fc9c:	4b24      	ldr	r3, [pc, #144]	; (800fd30 <_dtoa_r+0x330>)
 800fc9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fca2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fca6:	f7f0 fdf1 	bl	800088c <__aeabi_ddiv>
 800fcaa:	e9cd 0100 	strd	r0, r1, [sp]
 800fcae:	f006 060f 	and.w	r6, r6, #15
 800fcb2:	2503      	movs	r5, #3
 800fcb4:	4f1e      	ldr	r7, [pc, #120]	; (800fd30 <_dtoa_r+0x330>)
 800fcb6:	e04c      	b.n	800fd52 <_dtoa_r+0x352>
 800fcb8:	2301      	movs	r3, #1
 800fcba:	930a      	str	r3, [sp, #40]	; 0x28
 800fcbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fcbe:	4453      	add	r3, sl
 800fcc0:	f103 0901 	add.w	r9, r3, #1
 800fcc4:	9302      	str	r3, [sp, #8]
 800fcc6:	464b      	mov	r3, r9
 800fcc8:	2b01      	cmp	r3, #1
 800fcca:	bfb8      	it	lt
 800fccc:	2301      	movlt	r3, #1
 800fcce:	e7ba      	b.n	800fc46 <_dtoa_r+0x246>
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	e7b2      	b.n	800fc3a <_dtoa_r+0x23a>
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	e7f0      	b.n	800fcba <_dtoa_r+0x2ba>
 800fcd8:	2501      	movs	r5, #1
 800fcda:	2300      	movs	r3, #0
 800fcdc:	9306      	str	r3, [sp, #24]
 800fcde:	950a      	str	r5, [sp, #40]	; 0x28
 800fce0:	f04f 33ff 	mov.w	r3, #4294967295
 800fce4:	9302      	str	r3, [sp, #8]
 800fce6:	4699      	mov	r9, r3
 800fce8:	2200      	movs	r2, #0
 800fcea:	2312      	movs	r3, #18
 800fcec:	920b      	str	r2, [sp, #44]	; 0x2c
 800fcee:	e7aa      	b.n	800fc46 <_dtoa_r+0x246>
 800fcf0:	2301      	movs	r3, #1
 800fcf2:	930a      	str	r3, [sp, #40]	; 0x28
 800fcf4:	e7f4      	b.n	800fce0 <_dtoa_r+0x2e0>
 800fcf6:	2301      	movs	r3, #1
 800fcf8:	9302      	str	r3, [sp, #8]
 800fcfa:	4699      	mov	r9, r3
 800fcfc:	461a      	mov	r2, r3
 800fcfe:	e7f5      	b.n	800fcec <_dtoa_r+0x2ec>
 800fd00:	3101      	adds	r1, #1
 800fd02:	6071      	str	r1, [r6, #4]
 800fd04:	0052      	lsls	r2, r2, #1
 800fd06:	e7a2      	b.n	800fc4e <_dtoa_r+0x24e>
 800fd08:	636f4361 	.word	0x636f4361
 800fd0c:	3fd287a7 	.word	0x3fd287a7
 800fd10:	8b60c8b3 	.word	0x8b60c8b3
 800fd14:	3fc68a28 	.word	0x3fc68a28
 800fd18:	509f79fb 	.word	0x509f79fb
 800fd1c:	3fd34413 	.word	0x3fd34413
 800fd20:	7ff00000 	.word	0x7ff00000
 800fd24:	080136de 	.word	0x080136de
 800fd28:	3ff80000 	.word	0x3ff80000
 800fd2c:	08013798 	.word	0x08013798
 800fd30:	08013770 	.word	0x08013770
 800fd34:	0801370a 	.word	0x0801370a
 800fd38:	07f1      	lsls	r1, r6, #31
 800fd3a:	d508      	bpl.n	800fd4e <_dtoa_r+0x34e>
 800fd3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fd40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd44:	f7f0 fc78 	bl	8000638 <__aeabi_dmul>
 800fd48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fd4c:	3501      	adds	r5, #1
 800fd4e:	1076      	asrs	r6, r6, #1
 800fd50:	3708      	adds	r7, #8
 800fd52:	2e00      	cmp	r6, #0
 800fd54:	d1f0      	bne.n	800fd38 <_dtoa_r+0x338>
 800fd56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fd5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd5e:	f7f0 fd95 	bl	800088c <__aeabi_ddiv>
 800fd62:	e9cd 0100 	strd	r0, r1, [sp]
 800fd66:	e01a      	b.n	800fd9e <_dtoa_r+0x39e>
 800fd68:	2502      	movs	r5, #2
 800fd6a:	e7a3      	b.n	800fcb4 <_dtoa_r+0x2b4>
 800fd6c:	f000 80a0 	beq.w	800feb0 <_dtoa_r+0x4b0>
 800fd70:	f1ca 0600 	rsb	r6, sl, #0
 800fd74:	4b9f      	ldr	r3, [pc, #636]	; (800fff4 <_dtoa_r+0x5f4>)
 800fd76:	4fa0      	ldr	r7, [pc, #640]	; (800fff8 <_dtoa_r+0x5f8>)
 800fd78:	f006 020f 	and.w	r2, r6, #15
 800fd7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fd88:	f7f0 fc56 	bl	8000638 <__aeabi_dmul>
 800fd8c:	e9cd 0100 	strd	r0, r1, [sp]
 800fd90:	1136      	asrs	r6, r6, #4
 800fd92:	2300      	movs	r3, #0
 800fd94:	2502      	movs	r5, #2
 800fd96:	2e00      	cmp	r6, #0
 800fd98:	d17f      	bne.n	800fe9a <_dtoa_r+0x49a>
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d1e1      	bne.n	800fd62 <_dtoa_r+0x362>
 800fd9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	f000 8087 	beq.w	800feb4 <_dtoa_r+0x4b4>
 800fda6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fdaa:	2200      	movs	r2, #0
 800fdac:	4b93      	ldr	r3, [pc, #588]	; (800fffc <_dtoa_r+0x5fc>)
 800fdae:	4630      	mov	r0, r6
 800fdb0:	4639      	mov	r1, r7
 800fdb2:	f7f0 feb3 	bl	8000b1c <__aeabi_dcmplt>
 800fdb6:	2800      	cmp	r0, #0
 800fdb8:	d07c      	beq.n	800feb4 <_dtoa_r+0x4b4>
 800fdba:	f1b9 0f00 	cmp.w	r9, #0
 800fdbe:	d079      	beq.n	800feb4 <_dtoa_r+0x4b4>
 800fdc0:	9b02      	ldr	r3, [sp, #8]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	dd35      	ble.n	800fe32 <_dtoa_r+0x432>
 800fdc6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800fdca:	9308      	str	r3, [sp, #32]
 800fdcc:	4639      	mov	r1, r7
 800fdce:	2200      	movs	r2, #0
 800fdd0:	4b8b      	ldr	r3, [pc, #556]	; (8010000 <_dtoa_r+0x600>)
 800fdd2:	4630      	mov	r0, r6
 800fdd4:	f7f0 fc30 	bl	8000638 <__aeabi_dmul>
 800fdd8:	e9cd 0100 	strd	r0, r1, [sp]
 800fddc:	9f02      	ldr	r7, [sp, #8]
 800fdde:	3501      	adds	r5, #1
 800fde0:	4628      	mov	r0, r5
 800fde2:	f7f0 fbbf 	bl	8000564 <__aeabi_i2d>
 800fde6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fdea:	f7f0 fc25 	bl	8000638 <__aeabi_dmul>
 800fdee:	2200      	movs	r2, #0
 800fdf0:	4b84      	ldr	r3, [pc, #528]	; (8010004 <_dtoa_r+0x604>)
 800fdf2:	f7f0 fa6b 	bl	80002cc <__adddf3>
 800fdf6:	4605      	mov	r5, r0
 800fdf8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fdfc:	2f00      	cmp	r7, #0
 800fdfe:	d15d      	bne.n	800febc <_dtoa_r+0x4bc>
 800fe00:	2200      	movs	r2, #0
 800fe02:	4b81      	ldr	r3, [pc, #516]	; (8010008 <_dtoa_r+0x608>)
 800fe04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe08:	f7f0 fa5e 	bl	80002c8 <__aeabi_dsub>
 800fe0c:	462a      	mov	r2, r5
 800fe0e:	4633      	mov	r3, r6
 800fe10:	e9cd 0100 	strd	r0, r1, [sp]
 800fe14:	f7f0 fea0 	bl	8000b58 <__aeabi_dcmpgt>
 800fe18:	2800      	cmp	r0, #0
 800fe1a:	f040 8288 	bne.w	801032e <_dtoa_r+0x92e>
 800fe1e:	462a      	mov	r2, r5
 800fe20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fe24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe28:	f7f0 fe78 	bl	8000b1c <__aeabi_dcmplt>
 800fe2c:	2800      	cmp	r0, #0
 800fe2e:	f040 827c 	bne.w	801032a <_dtoa_r+0x92a>
 800fe32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fe36:	e9cd 2300 	strd	r2, r3, [sp]
 800fe3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	f2c0 8150 	blt.w	80100e2 <_dtoa_r+0x6e2>
 800fe42:	f1ba 0f0e 	cmp.w	sl, #14
 800fe46:	f300 814c 	bgt.w	80100e2 <_dtoa_r+0x6e2>
 800fe4a:	4b6a      	ldr	r3, [pc, #424]	; (800fff4 <_dtoa_r+0x5f4>)
 800fe4c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fe50:	ed93 7b00 	vldr	d7, [r3]
 800fe54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fe5c:	f280 80d8 	bge.w	8010010 <_dtoa_r+0x610>
 800fe60:	f1b9 0f00 	cmp.w	r9, #0
 800fe64:	f300 80d4 	bgt.w	8010010 <_dtoa_r+0x610>
 800fe68:	f040 825e 	bne.w	8010328 <_dtoa_r+0x928>
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	4b66      	ldr	r3, [pc, #408]	; (8010008 <_dtoa_r+0x608>)
 800fe70:	ec51 0b17 	vmov	r0, r1, d7
 800fe74:	f7f0 fbe0 	bl	8000638 <__aeabi_dmul>
 800fe78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fe7c:	f7f0 fe62 	bl	8000b44 <__aeabi_dcmpge>
 800fe80:	464f      	mov	r7, r9
 800fe82:	464e      	mov	r6, r9
 800fe84:	2800      	cmp	r0, #0
 800fe86:	f040 8234 	bne.w	80102f2 <_dtoa_r+0x8f2>
 800fe8a:	2331      	movs	r3, #49	; 0x31
 800fe8c:	f10b 0501 	add.w	r5, fp, #1
 800fe90:	f88b 3000 	strb.w	r3, [fp]
 800fe94:	f10a 0a01 	add.w	sl, sl, #1
 800fe98:	e22f      	b.n	80102fa <_dtoa_r+0x8fa>
 800fe9a:	07f2      	lsls	r2, r6, #31
 800fe9c:	d505      	bpl.n	800feaa <_dtoa_r+0x4aa>
 800fe9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fea2:	f7f0 fbc9 	bl	8000638 <__aeabi_dmul>
 800fea6:	3501      	adds	r5, #1
 800fea8:	2301      	movs	r3, #1
 800feaa:	1076      	asrs	r6, r6, #1
 800feac:	3708      	adds	r7, #8
 800feae:	e772      	b.n	800fd96 <_dtoa_r+0x396>
 800feb0:	2502      	movs	r5, #2
 800feb2:	e774      	b.n	800fd9e <_dtoa_r+0x39e>
 800feb4:	f8cd a020 	str.w	sl, [sp, #32]
 800feb8:	464f      	mov	r7, r9
 800feba:	e791      	b.n	800fde0 <_dtoa_r+0x3e0>
 800febc:	4b4d      	ldr	r3, [pc, #308]	; (800fff4 <_dtoa_r+0x5f4>)
 800febe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fec2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800fec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d047      	beq.n	800ff5c <_dtoa_r+0x55c>
 800fecc:	4602      	mov	r2, r0
 800fece:	460b      	mov	r3, r1
 800fed0:	2000      	movs	r0, #0
 800fed2:	494e      	ldr	r1, [pc, #312]	; (801000c <_dtoa_r+0x60c>)
 800fed4:	f7f0 fcda 	bl	800088c <__aeabi_ddiv>
 800fed8:	462a      	mov	r2, r5
 800feda:	4633      	mov	r3, r6
 800fedc:	f7f0 f9f4 	bl	80002c8 <__aeabi_dsub>
 800fee0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fee4:	465d      	mov	r5, fp
 800fee6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800feea:	f7f0 fe55 	bl	8000b98 <__aeabi_d2iz>
 800feee:	4606      	mov	r6, r0
 800fef0:	f7f0 fb38 	bl	8000564 <__aeabi_i2d>
 800fef4:	4602      	mov	r2, r0
 800fef6:	460b      	mov	r3, r1
 800fef8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fefc:	f7f0 f9e4 	bl	80002c8 <__aeabi_dsub>
 800ff00:	3630      	adds	r6, #48	; 0x30
 800ff02:	f805 6b01 	strb.w	r6, [r5], #1
 800ff06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ff0a:	e9cd 0100 	strd	r0, r1, [sp]
 800ff0e:	f7f0 fe05 	bl	8000b1c <__aeabi_dcmplt>
 800ff12:	2800      	cmp	r0, #0
 800ff14:	d163      	bne.n	800ffde <_dtoa_r+0x5de>
 800ff16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff1a:	2000      	movs	r0, #0
 800ff1c:	4937      	ldr	r1, [pc, #220]	; (800fffc <_dtoa_r+0x5fc>)
 800ff1e:	f7f0 f9d3 	bl	80002c8 <__aeabi_dsub>
 800ff22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ff26:	f7f0 fdf9 	bl	8000b1c <__aeabi_dcmplt>
 800ff2a:	2800      	cmp	r0, #0
 800ff2c:	f040 80b7 	bne.w	801009e <_dtoa_r+0x69e>
 800ff30:	eba5 030b 	sub.w	r3, r5, fp
 800ff34:	429f      	cmp	r7, r3
 800ff36:	f77f af7c 	ble.w	800fe32 <_dtoa_r+0x432>
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	4b30      	ldr	r3, [pc, #192]	; (8010000 <_dtoa_r+0x600>)
 800ff3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ff42:	f7f0 fb79 	bl	8000638 <__aeabi_dmul>
 800ff46:	2200      	movs	r2, #0
 800ff48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ff4c:	4b2c      	ldr	r3, [pc, #176]	; (8010000 <_dtoa_r+0x600>)
 800ff4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff52:	f7f0 fb71 	bl	8000638 <__aeabi_dmul>
 800ff56:	e9cd 0100 	strd	r0, r1, [sp]
 800ff5a:	e7c4      	b.n	800fee6 <_dtoa_r+0x4e6>
 800ff5c:	462a      	mov	r2, r5
 800ff5e:	4633      	mov	r3, r6
 800ff60:	f7f0 fb6a 	bl	8000638 <__aeabi_dmul>
 800ff64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ff68:	eb0b 0507 	add.w	r5, fp, r7
 800ff6c:	465e      	mov	r6, fp
 800ff6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff72:	f7f0 fe11 	bl	8000b98 <__aeabi_d2iz>
 800ff76:	4607      	mov	r7, r0
 800ff78:	f7f0 faf4 	bl	8000564 <__aeabi_i2d>
 800ff7c:	3730      	adds	r7, #48	; 0x30
 800ff7e:	4602      	mov	r2, r0
 800ff80:	460b      	mov	r3, r1
 800ff82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff86:	f7f0 f99f 	bl	80002c8 <__aeabi_dsub>
 800ff8a:	f806 7b01 	strb.w	r7, [r6], #1
 800ff8e:	42ae      	cmp	r6, r5
 800ff90:	e9cd 0100 	strd	r0, r1, [sp]
 800ff94:	f04f 0200 	mov.w	r2, #0
 800ff98:	d126      	bne.n	800ffe8 <_dtoa_r+0x5e8>
 800ff9a:	4b1c      	ldr	r3, [pc, #112]	; (801000c <_dtoa_r+0x60c>)
 800ff9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ffa0:	f7f0 f994 	bl	80002cc <__adddf3>
 800ffa4:	4602      	mov	r2, r0
 800ffa6:	460b      	mov	r3, r1
 800ffa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffac:	f7f0 fdd4 	bl	8000b58 <__aeabi_dcmpgt>
 800ffb0:	2800      	cmp	r0, #0
 800ffb2:	d174      	bne.n	801009e <_dtoa_r+0x69e>
 800ffb4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ffb8:	2000      	movs	r0, #0
 800ffba:	4914      	ldr	r1, [pc, #80]	; (801000c <_dtoa_r+0x60c>)
 800ffbc:	f7f0 f984 	bl	80002c8 <__aeabi_dsub>
 800ffc0:	4602      	mov	r2, r0
 800ffc2:	460b      	mov	r3, r1
 800ffc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffc8:	f7f0 fda8 	bl	8000b1c <__aeabi_dcmplt>
 800ffcc:	2800      	cmp	r0, #0
 800ffce:	f43f af30 	beq.w	800fe32 <_dtoa_r+0x432>
 800ffd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ffd6:	2b30      	cmp	r3, #48	; 0x30
 800ffd8:	f105 32ff 	add.w	r2, r5, #4294967295
 800ffdc:	d002      	beq.n	800ffe4 <_dtoa_r+0x5e4>
 800ffde:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ffe2:	e04a      	b.n	801007a <_dtoa_r+0x67a>
 800ffe4:	4615      	mov	r5, r2
 800ffe6:	e7f4      	b.n	800ffd2 <_dtoa_r+0x5d2>
 800ffe8:	4b05      	ldr	r3, [pc, #20]	; (8010000 <_dtoa_r+0x600>)
 800ffea:	f7f0 fb25 	bl	8000638 <__aeabi_dmul>
 800ffee:	e9cd 0100 	strd	r0, r1, [sp]
 800fff2:	e7bc      	b.n	800ff6e <_dtoa_r+0x56e>
 800fff4:	08013798 	.word	0x08013798
 800fff8:	08013770 	.word	0x08013770
 800fffc:	3ff00000 	.word	0x3ff00000
 8010000:	40240000 	.word	0x40240000
 8010004:	401c0000 	.word	0x401c0000
 8010008:	40140000 	.word	0x40140000
 801000c:	3fe00000 	.word	0x3fe00000
 8010010:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010014:	465d      	mov	r5, fp
 8010016:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801001a:	4630      	mov	r0, r6
 801001c:	4639      	mov	r1, r7
 801001e:	f7f0 fc35 	bl	800088c <__aeabi_ddiv>
 8010022:	f7f0 fdb9 	bl	8000b98 <__aeabi_d2iz>
 8010026:	4680      	mov	r8, r0
 8010028:	f7f0 fa9c 	bl	8000564 <__aeabi_i2d>
 801002c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010030:	f7f0 fb02 	bl	8000638 <__aeabi_dmul>
 8010034:	4602      	mov	r2, r0
 8010036:	460b      	mov	r3, r1
 8010038:	4630      	mov	r0, r6
 801003a:	4639      	mov	r1, r7
 801003c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010040:	f7f0 f942 	bl	80002c8 <__aeabi_dsub>
 8010044:	f805 6b01 	strb.w	r6, [r5], #1
 8010048:	eba5 060b 	sub.w	r6, r5, fp
 801004c:	45b1      	cmp	r9, r6
 801004e:	4602      	mov	r2, r0
 8010050:	460b      	mov	r3, r1
 8010052:	d139      	bne.n	80100c8 <_dtoa_r+0x6c8>
 8010054:	f7f0 f93a 	bl	80002cc <__adddf3>
 8010058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801005c:	4606      	mov	r6, r0
 801005e:	460f      	mov	r7, r1
 8010060:	f7f0 fd7a 	bl	8000b58 <__aeabi_dcmpgt>
 8010064:	b9c8      	cbnz	r0, 801009a <_dtoa_r+0x69a>
 8010066:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801006a:	4630      	mov	r0, r6
 801006c:	4639      	mov	r1, r7
 801006e:	f7f0 fd4b 	bl	8000b08 <__aeabi_dcmpeq>
 8010072:	b110      	cbz	r0, 801007a <_dtoa_r+0x67a>
 8010074:	f018 0f01 	tst.w	r8, #1
 8010078:	d10f      	bne.n	801009a <_dtoa_r+0x69a>
 801007a:	9904      	ldr	r1, [sp, #16]
 801007c:	4620      	mov	r0, r4
 801007e:	f000 fcc4 	bl	8010a0a <_Bfree>
 8010082:	2300      	movs	r3, #0
 8010084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010086:	702b      	strb	r3, [r5, #0]
 8010088:	f10a 0301 	add.w	r3, sl, #1
 801008c:	6013      	str	r3, [r2, #0]
 801008e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010090:	2b00      	cmp	r3, #0
 8010092:	f000 8241 	beq.w	8010518 <_dtoa_r+0xb18>
 8010096:	601d      	str	r5, [r3, #0]
 8010098:	e23e      	b.n	8010518 <_dtoa_r+0xb18>
 801009a:	f8cd a020 	str.w	sl, [sp, #32]
 801009e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80100a2:	2a39      	cmp	r2, #57	; 0x39
 80100a4:	f105 33ff 	add.w	r3, r5, #4294967295
 80100a8:	d108      	bne.n	80100bc <_dtoa_r+0x6bc>
 80100aa:	459b      	cmp	fp, r3
 80100ac:	d10a      	bne.n	80100c4 <_dtoa_r+0x6c4>
 80100ae:	9b08      	ldr	r3, [sp, #32]
 80100b0:	3301      	adds	r3, #1
 80100b2:	9308      	str	r3, [sp, #32]
 80100b4:	2330      	movs	r3, #48	; 0x30
 80100b6:	f88b 3000 	strb.w	r3, [fp]
 80100ba:	465b      	mov	r3, fp
 80100bc:	781a      	ldrb	r2, [r3, #0]
 80100be:	3201      	adds	r2, #1
 80100c0:	701a      	strb	r2, [r3, #0]
 80100c2:	e78c      	b.n	800ffde <_dtoa_r+0x5de>
 80100c4:	461d      	mov	r5, r3
 80100c6:	e7ea      	b.n	801009e <_dtoa_r+0x69e>
 80100c8:	2200      	movs	r2, #0
 80100ca:	4b9b      	ldr	r3, [pc, #620]	; (8010338 <_dtoa_r+0x938>)
 80100cc:	f7f0 fab4 	bl	8000638 <__aeabi_dmul>
 80100d0:	2200      	movs	r2, #0
 80100d2:	2300      	movs	r3, #0
 80100d4:	4606      	mov	r6, r0
 80100d6:	460f      	mov	r7, r1
 80100d8:	f7f0 fd16 	bl	8000b08 <__aeabi_dcmpeq>
 80100dc:	2800      	cmp	r0, #0
 80100de:	d09a      	beq.n	8010016 <_dtoa_r+0x616>
 80100e0:	e7cb      	b.n	801007a <_dtoa_r+0x67a>
 80100e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80100e4:	2a00      	cmp	r2, #0
 80100e6:	f000 808b 	beq.w	8010200 <_dtoa_r+0x800>
 80100ea:	9a06      	ldr	r2, [sp, #24]
 80100ec:	2a01      	cmp	r2, #1
 80100ee:	dc6e      	bgt.n	80101ce <_dtoa_r+0x7ce>
 80100f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80100f2:	2a00      	cmp	r2, #0
 80100f4:	d067      	beq.n	80101c6 <_dtoa_r+0x7c6>
 80100f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80100fa:	9f07      	ldr	r7, [sp, #28]
 80100fc:	9d05      	ldr	r5, [sp, #20]
 80100fe:	9a05      	ldr	r2, [sp, #20]
 8010100:	2101      	movs	r1, #1
 8010102:	441a      	add	r2, r3
 8010104:	4620      	mov	r0, r4
 8010106:	9205      	str	r2, [sp, #20]
 8010108:	4498      	add	r8, r3
 801010a:	f000 fd1e 	bl	8010b4a <__i2b>
 801010e:	4606      	mov	r6, r0
 8010110:	2d00      	cmp	r5, #0
 8010112:	dd0c      	ble.n	801012e <_dtoa_r+0x72e>
 8010114:	f1b8 0f00 	cmp.w	r8, #0
 8010118:	dd09      	ble.n	801012e <_dtoa_r+0x72e>
 801011a:	4545      	cmp	r5, r8
 801011c:	9a05      	ldr	r2, [sp, #20]
 801011e:	462b      	mov	r3, r5
 8010120:	bfa8      	it	ge
 8010122:	4643      	movge	r3, r8
 8010124:	1ad2      	subs	r2, r2, r3
 8010126:	9205      	str	r2, [sp, #20]
 8010128:	1aed      	subs	r5, r5, r3
 801012a:	eba8 0803 	sub.w	r8, r8, r3
 801012e:	9b07      	ldr	r3, [sp, #28]
 8010130:	b1eb      	cbz	r3, 801016e <_dtoa_r+0x76e>
 8010132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010134:	2b00      	cmp	r3, #0
 8010136:	d067      	beq.n	8010208 <_dtoa_r+0x808>
 8010138:	b18f      	cbz	r7, 801015e <_dtoa_r+0x75e>
 801013a:	4631      	mov	r1, r6
 801013c:	463a      	mov	r2, r7
 801013e:	4620      	mov	r0, r4
 8010140:	f000 fda2 	bl	8010c88 <__pow5mult>
 8010144:	9a04      	ldr	r2, [sp, #16]
 8010146:	4601      	mov	r1, r0
 8010148:	4606      	mov	r6, r0
 801014a:	4620      	mov	r0, r4
 801014c:	f000 fd06 	bl	8010b5c <__multiply>
 8010150:	9904      	ldr	r1, [sp, #16]
 8010152:	9008      	str	r0, [sp, #32]
 8010154:	4620      	mov	r0, r4
 8010156:	f000 fc58 	bl	8010a0a <_Bfree>
 801015a:	9b08      	ldr	r3, [sp, #32]
 801015c:	9304      	str	r3, [sp, #16]
 801015e:	9b07      	ldr	r3, [sp, #28]
 8010160:	1bda      	subs	r2, r3, r7
 8010162:	d004      	beq.n	801016e <_dtoa_r+0x76e>
 8010164:	9904      	ldr	r1, [sp, #16]
 8010166:	4620      	mov	r0, r4
 8010168:	f000 fd8e 	bl	8010c88 <__pow5mult>
 801016c:	9004      	str	r0, [sp, #16]
 801016e:	2101      	movs	r1, #1
 8010170:	4620      	mov	r0, r4
 8010172:	f000 fcea 	bl	8010b4a <__i2b>
 8010176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010178:	4607      	mov	r7, r0
 801017a:	2b00      	cmp	r3, #0
 801017c:	f000 81d0 	beq.w	8010520 <_dtoa_r+0xb20>
 8010180:	461a      	mov	r2, r3
 8010182:	4601      	mov	r1, r0
 8010184:	4620      	mov	r0, r4
 8010186:	f000 fd7f 	bl	8010c88 <__pow5mult>
 801018a:	9b06      	ldr	r3, [sp, #24]
 801018c:	2b01      	cmp	r3, #1
 801018e:	4607      	mov	r7, r0
 8010190:	dc40      	bgt.n	8010214 <_dtoa_r+0x814>
 8010192:	9b00      	ldr	r3, [sp, #0]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d139      	bne.n	801020c <_dtoa_r+0x80c>
 8010198:	9b01      	ldr	r3, [sp, #4]
 801019a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d136      	bne.n	8010210 <_dtoa_r+0x810>
 80101a2:	9b01      	ldr	r3, [sp, #4]
 80101a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80101a8:	0d1b      	lsrs	r3, r3, #20
 80101aa:	051b      	lsls	r3, r3, #20
 80101ac:	b12b      	cbz	r3, 80101ba <_dtoa_r+0x7ba>
 80101ae:	9b05      	ldr	r3, [sp, #20]
 80101b0:	3301      	adds	r3, #1
 80101b2:	9305      	str	r3, [sp, #20]
 80101b4:	f108 0801 	add.w	r8, r8, #1
 80101b8:	2301      	movs	r3, #1
 80101ba:	9307      	str	r3, [sp, #28]
 80101bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d12a      	bne.n	8010218 <_dtoa_r+0x818>
 80101c2:	2001      	movs	r0, #1
 80101c4:	e030      	b.n	8010228 <_dtoa_r+0x828>
 80101c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80101cc:	e795      	b.n	80100fa <_dtoa_r+0x6fa>
 80101ce:	9b07      	ldr	r3, [sp, #28]
 80101d0:	f109 37ff 	add.w	r7, r9, #4294967295
 80101d4:	42bb      	cmp	r3, r7
 80101d6:	bfbf      	itttt	lt
 80101d8:	9b07      	ldrlt	r3, [sp, #28]
 80101da:	9707      	strlt	r7, [sp, #28]
 80101dc:	1afa      	sublt	r2, r7, r3
 80101de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80101e0:	bfbb      	ittet	lt
 80101e2:	189b      	addlt	r3, r3, r2
 80101e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80101e6:	1bdf      	subge	r7, r3, r7
 80101e8:	2700      	movlt	r7, #0
 80101ea:	f1b9 0f00 	cmp.w	r9, #0
 80101ee:	bfb5      	itete	lt
 80101f0:	9b05      	ldrlt	r3, [sp, #20]
 80101f2:	9d05      	ldrge	r5, [sp, #20]
 80101f4:	eba3 0509 	sublt.w	r5, r3, r9
 80101f8:	464b      	movge	r3, r9
 80101fa:	bfb8      	it	lt
 80101fc:	2300      	movlt	r3, #0
 80101fe:	e77e      	b.n	80100fe <_dtoa_r+0x6fe>
 8010200:	9f07      	ldr	r7, [sp, #28]
 8010202:	9d05      	ldr	r5, [sp, #20]
 8010204:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010206:	e783      	b.n	8010110 <_dtoa_r+0x710>
 8010208:	9a07      	ldr	r2, [sp, #28]
 801020a:	e7ab      	b.n	8010164 <_dtoa_r+0x764>
 801020c:	2300      	movs	r3, #0
 801020e:	e7d4      	b.n	80101ba <_dtoa_r+0x7ba>
 8010210:	9b00      	ldr	r3, [sp, #0]
 8010212:	e7d2      	b.n	80101ba <_dtoa_r+0x7ba>
 8010214:	2300      	movs	r3, #0
 8010216:	9307      	str	r3, [sp, #28]
 8010218:	693b      	ldr	r3, [r7, #16]
 801021a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801021e:	6918      	ldr	r0, [r3, #16]
 8010220:	f000 fc45 	bl	8010aae <__hi0bits>
 8010224:	f1c0 0020 	rsb	r0, r0, #32
 8010228:	4440      	add	r0, r8
 801022a:	f010 001f 	ands.w	r0, r0, #31
 801022e:	d047      	beq.n	80102c0 <_dtoa_r+0x8c0>
 8010230:	f1c0 0320 	rsb	r3, r0, #32
 8010234:	2b04      	cmp	r3, #4
 8010236:	dd3b      	ble.n	80102b0 <_dtoa_r+0x8b0>
 8010238:	9b05      	ldr	r3, [sp, #20]
 801023a:	f1c0 001c 	rsb	r0, r0, #28
 801023e:	4403      	add	r3, r0
 8010240:	9305      	str	r3, [sp, #20]
 8010242:	4405      	add	r5, r0
 8010244:	4480      	add	r8, r0
 8010246:	9b05      	ldr	r3, [sp, #20]
 8010248:	2b00      	cmp	r3, #0
 801024a:	dd05      	ble.n	8010258 <_dtoa_r+0x858>
 801024c:	461a      	mov	r2, r3
 801024e:	9904      	ldr	r1, [sp, #16]
 8010250:	4620      	mov	r0, r4
 8010252:	f000 fd67 	bl	8010d24 <__lshift>
 8010256:	9004      	str	r0, [sp, #16]
 8010258:	f1b8 0f00 	cmp.w	r8, #0
 801025c:	dd05      	ble.n	801026a <_dtoa_r+0x86a>
 801025e:	4639      	mov	r1, r7
 8010260:	4642      	mov	r2, r8
 8010262:	4620      	mov	r0, r4
 8010264:	f000 fd5e 	bl	8010d24 <__lshift>
 8010268:	4607      	mov	r7, r0
 801026a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801026c:	b353      	cbz	r3, 80102c4 <_dtoa_r+0x8c4>
 801026e:	4639      	mov	r1, r7
 8010270:	9804      	ldr	r0, [sp, #16]
 8010272:	f000 fdab 	bl	8010dcc <__mcmp>
 8010276:	2800      	cmp	r0, #0
 8010278:	da24      	bge.n	80102c4 <_dtoa_r+0x8c4>
 801027a:	2300      	movs	r3, #0
 801027c:	220a      	movs	r2, #10
 801027e:	9904      	ldr	r1, [sp, #16]
 8010280:	4620      	mov	r0, r4
 8010282:	f000 fbd9 	bl	8010a38 <__multadd>
 8010286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010288:	9004      	str	r0, [sp, #16]
 801028a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801028e:	2b00      	cmp	r3, #0
 8010290:	f000 814d 	beq.w	801052e <_dtoa_r+0xb2e>
 8010294:	2300      	movs	r3, #0
 8010296:	4631      	mov	r1, r6
 8010298:	220a      	movs	r2, #10
 801029a:	4620      	mov	r0, r4
 801029c:	f000 fbcc 	bl	8010a38 <__multadd>
 80102a0:	9b02      	ldr	r3, [sp, #8]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	4606      	mov	r6, r0
 80102a6:	dc4f      	bgt.n	8010348 <_dtoa_r+0x948>
 80102a8:	9b06      	ldr	r3, [sp, #24]
 80102aa:	2b02      	cmp	r3, #2
 80102ac:	dd4c      	ble.n	8010348 <_dtoa_r+0x948>
 80102ae:	e011      	b.n	80102d4 <_dtoa_r+0x8d4>
 80102b0:	d0c9      	beq.n	8010246 <_dtoa_r+0x846>
 80102b2:	9a05      	ldr	r2, [sp, #20]
 80102b4:	331c      	adds	r3, #28
 80102b6:	441a      	add	r2, r3
 80102b8:	9205      	str	r2, [sp, #20]
 80102ba:	441d      	add	r5, r3
 80102bc:	4498      	add	r8, r3
 80102be:	e7c2      	b.n	8010246 <_dtoa_r+0x846>
 80102c0:	4603      	mov	r3, r0
 80102c2:	e7f6      	b.n	80102b2 <_dtoa_r+0x8b2>
 80102c4:	f1b9 0f00 	cmp.w	r9, #0
 80102c8:	dc38      	bgt.n	801033c <_dtoa_r+0x93c>
 80102ca:	9b06      	ldr	r3, [sp, #24]
 80102cc:	2b02      	cmp	r3, #2
 80102ce:	dd35      	ble.n	801033c <_dtoa_r+0x93c>
 80102d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80102d4:	9b02      	ldr	r3, [sp, #8]
 80102d6:	b963      	cbnz	r3, 80102f2 <_dtoa_r+0x8f2>
 80102d8:	4639      	mov	r1, r7
 80102da:	2205      	movs	r2, #5
 80102dc:	4620      	mov	r0, r4
 80102de:	f000 fbab 	bl	8010a38 <__multadd>
 80102e2:	4601      	mov	r1, r0
 80102e4:	4607      	mov	r7, r0
 80102e6:	9804      	ldr	r0, [sp, #16]
 80102e8:	f000 fd70 	bl	8010dcc <__mcmp>
 80102ec:	2800      	cmp	r0, #0
 80102ee:	f73f adcc 	bgt.w	800fe8a <_dtoa_r+0x48a>
 80102f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102f4:	465d      	mov	r5, fp
 80102f6:	ea6f 0a03 	mvn.w	sl, r3
 80102fa:	f04f 0900 	mov.w	r9, #0
 80102fe:	4639      	mov	r1, r7
 8010300:	4620      	mov	r0, r4
 8010302:	f000 fb82 	bl	8010a0a <_Bfree>
 8010306:	2e00      	cmp	r6, #0
 8010308:	f43f aeb7 	beq.w	801007a <_dtoa_r+0x67a>
 801030c:	f1b9 0f00 	cmp.w	r9, #0
 8010310:	d005      	beq.n	801031e <_dtoa_r+0x91e>
 8010312:	45b1      	cmp	r9, r6
 8010314:	d003      	beq.n	801031e <_dtoa_r+0x91e>
 8010316:	4649      	mov	r1, r9
 8010318:	4620      	mov	r0, r4
 801031a:	f000 fb76 	bl	8010a0a <_Bfree>
 801031e:	4631      	mov	r1, r6
 8010320:	4620      	mov	r0, r4
 8010322:	f000 fb72 	bl	8010a0a <_Bfree>
 8010326:	e6a8      	b.n	801007a <_dtoa_r+0x67a>
 8010328:	2700      	movs	r7, #0
 801032a:	463e      	mov	r6, r7
 801032c:	e7e1      	b.n	80102f2 <_dtoa_r+0x8f2>
 801032e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010332:	463e      	mov	r6, r7
 8010334:	e5a9      	b.n	800fe8a <_dtoa_r+0x48a>
 8010336:	bf00      	nop
 8010338:	40240000 	.word	0x40240000
 801033c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801033e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010342:	2b00      	cmp	r3, #0
 8010344:	f000 80fa 	beq.w	801053c <_dtoa_r+0xb3c>
 8010348:	2d00      	cmp	r5, #0
 801034a:	dd05      	ble.n	8010358 <_dtoa_r+0x958>
 801034c:	4631      	mov	r1, r6
 801034e:	462a      	mov	r2, r5
 8010350:	4620      	mov	r0, r4
 8010352:	f000 fce7 	bl	8010d24 <__lshift>
 8010356:	4606      	mov	r6, r0
 8010358:	9b07      	ldr	r3, [sp, #28]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d04c      	beq.n	80103f8 <_dtoa_r+0x9f8>
 801035e:	6871      	ldr	r1, [r6, #4]
 8010360:	4620      	mov	r0, r4
 8010362:	f000 fb1e 	bl	80109a2 <_Balloc>
 8010366:	6932      	ldr	r2, [r6, #16]
 8010368:	3202      	adds	r2, #2
 801036a:	4605      	mov	r5, r0
 801036c:	0092      	lsls	r2, r2, #2
 801036e:	f106 010c 	add.w	r1, r6, #12
 8010372:	300c      	adds	r0, #12
 8010374:	f7fe faf2 	bl	800e95c <memcpy>
 8010378:	2201      	movs	r2, #1
 801037a:	4629      	mov	r1, r5
 801037c:	4620      	mov	r0, r4
 801037e:	f000 fcd1 	bl	8010d24 <__lshift>
 8010382:	9b00      	ldr	r3, [sp, #0]
 8010384:	f8cd b014 	str.w	fp, [sp, #20]
 8010388:	f003 0301 	and.w	r3, r3, #1
 801038c:	46b1      	mov	r9, r6
 801038e:	9307      	str	r3, [sp, #28]
 8010390:	4606      	mov	r6, r0
 8010392:	4639      	mov	r1, r7
 8010394:	9804      	ldr	r0, [sp, #16]
 8010396:	f7ff faa7 	bl	800f8e8 <quorem>
 801039a:	4649      	mov	r1, r9
 801039c:	4605      	mov	r5, r0
 801039e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80103a2:	9804      	ldr	r0, [sp, #16]
 80103a4:	f000 fd12 	bl	8010dcc <__mcmp>
 80103a8:	4632      	mov	r2, r6
 80103aa:	9000      	str	r0, [sp, #0]
 80103ac:	4639      	mov	r1, r7
 80103ae:	4620      	mov	r0, r4
 80103b0:	f000 fd26 	bl	8010e00 <__mdiff>
 80103b4:	68c3      	ldr	r3, [r0, #12]
 80103b6:	4602      	mov	r2, r0
 80103b8:	bb03      	cbnz	r3, 80103fc <_dtoa_r+0x9fc>
 80103ba:	4601      	mov	r1, r0
 80103bc:	9008      	str	r0, [sp, #32]
 80103be:	9804      	ldr	r0, [sp, #16]
 80103c0:	f000 fd04 	bl	8010dcc <__mcmp>
 80103c4:	9a08      	ldr	r2, [sp, #32]
 80103c6:	4603      	mov	r3, r0
 80103c8:	4611      	mov	r1, r2
 80103ca:	4620      	mov	r0, r4
 80103cc:	9308      	str	r3, [sp, #32]
 80103ce:	f000 fb1c 	bl	8010a0a <_Bfree>
 80103d2:	9b08      	ldr	r3, [sp, #32]
 80103d4:	b9a3      	cbnz	r3, 8010400 <_dtoa_r+0xa00>
 80103d6:	9a06      	ldr	r2, [sp, #24]
 80103d8:	b992      	cbnz	r2, 8010400 <_dtoa_r+0xa00>
 80103da:	9a07      	ldr	r2, [sp, #28]
 80103dc:	b982      	cbnz	r2, 8010400 <_dtoa_r+0xa00>
 80103de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80103e2:	d029      	beq.n	8010438 <_dtoa_r+0xa38>
 80103e4:	9b00      	ldr	r3, [sp, #0]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	dd01      	ble.n	80103ee <_dtoa_r+0x9ee>
 80103ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80103ee:	9b05      	ldr	r3, [sp, #20]
 80103f0:	1c5d      	adds	r5, r3, #1
 80103f2:	f883 8000 	strb.w	r8, [r3]
 80103f6:	e782      	b.n	80102fe <_dtoa_r+0x8fe>
 80103f8:	4630      	mov	r0, r6
 80103fa:	e7c2      	b.n	8010382 <_dtoa_r+0x982>
 80103fc:	2301      	movs	r3, #1
 80103fe:	e7e3      	b.n	80103c8 <_dtoa_r+0x9c8>
 8010400:	9a00      	ldr	r2, [sp, #0]
 8010402:	2a00      	cmp	r2, #0
 8010404:	db04      	blt.n	8010410 <_dtoa_r+0xa10>
 8010406:	d125      	bne.n	8010454 <_dtoa_r+0xa54>
 8010408:	9a06      	ldr	r2, [sp, #24]
 801040a:	bb1a      	cbnz	r2, 8010454 <_dtoa_r+0xa54>
 801040c:	9a07      	ldr	r2, [sp, #28]
 801040e:	bb0a      	cbnz	r2, 8010454 <_dtoa_r+0xa54>
 8010410:	2b00      	cmp	r3, #0
 8010412:	ddec      	ble.n	80103ee <_dtoa_r+0x9ee>
 8010414:	2201      	movs	r2, #1
 8010416:	9904      	ldr	r1, [sp, #16]
 8010418:	4620      	mov	r0, r4
 801041a:	f000 fc83 	bl	8010d24 <__lshift>
 801041e:	4639      	mov	r1, r7
 8010420:	9004      	str	r0, [sp, #16]
 8010422:	f000 fcd3 	bl	8010dcc <__mcmp>
 8010426:	2800      	cmp	r0, #0
 8010428:	dc03      	bgt.n	8010432 <_dtoa_r+0xa32>
 801042a:	d1e0      	bne.n	80103ee <_dtoa_r+0x9ee>
 801042c:	f018 0f01 	tst.w	r8, #1
 8010430:	d0dd      	beq.n	80103ee <_dtoa_r+0x9ee>
 8010432:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010436:	d1d8      	bne.n	80103ea <_dtoa_r+0x9ea>
 8010438:	9b05      	ldr	r3, [sp, #20]
 801043a:	9a05      	ldr	r2, [sp, #20]
 801043c:	1c5d      	adds	r5, r3, #1
 801043e:	2339      	movs	r3, #57	; 0x39
 8010440:	7013      	strb	r3, [r2, #0]
 8010442:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010446:	2b39      	cmp	r3, #57	; 0x39
 8010448:	f105 32ff 	add.w	r2, r5, #4294967295
 801044c:	d04f      	beq.n	80104ee <_dtoa_r+0xaee>
 801044e:	3301      	adds	r3, #1
 8010450:	7013      	strb	r3, [r2, #0]
 8010452:	e754      	b.n	80102fe <_dtoa_r+0x8fe>
 8010454:	9a05      	ldr	r2, [sp, #20]
 8010456:	2b00      	cmp	r3, #0
 8010458:	f102 0501 	add.w	r5, r2, #1
 801045c:	dd06      	ble.n	801046c <_dtoa_r+0xa6c>
 801045e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010462:	d0e9      	beq.n	8010438 <_dtoa_r+0xa38>
 8010464:	f108 0801 	add.w	r8, r8, #1
 8010468:	9b05      	ldr	r3, [sp, #20]
 801046a:	e7c2      	b.n	80103f2 <_dtoa_r+0x9f2>
 801046c:	9a02      	ldr	r2, [sp, #8]
 801046e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010472:	eba5 030b 	sub.w	r3, r5, fp
 8010476:	4293      	cmp	r3, r2
 8010478:	d021      	beq.n	80104be <_dtoa_r+0xabe>
 801047a:	2300      	movs	r3, #0
 801047c:	220a      	movs	r2, #10
 801047e:	9904      	ldr	r1, [sp, #16]
 8010480:	4620      	mov	r0, r4
 8010482:	f000 fad9 	bl	8010a38 <__multadd>
 8010486:	45b1      	cmp	r9, r6
 8010488:	9004      	str	r0, [sp, #16]
 801048a:	f04f 0300 	mov.w	r3, #0
 801048e:	f04f 020a 	mov.w	r2, #10
 8010492:	4649      	mov	r1, r9
 8010494:	4620      	mov	r0, r4
 8010496:	d105      	bne.n	80104a4 <_dtoa_r+0xaa4>
 8010498:	f000 face 	bl	8010a38 <__multadd>
 801049c:	4681      	mov	r9, r0
 801049e:	4606      	mov	r6, r0
 80104a0:	9505      	str	r5, [sp, #20]
 80104a2:	e776      	b.n	8010392 <_dtoa_r+0x992>
 80104a4:	f000 fac8 	bl	8010a38 <__multadd>
 80104a8:	4631      	mov	r1, r6
 80104aa:	4681      	mov	r9, r0
 80104ac:	2300      	movs	r3, #0
 80104ae:	220a      	movs	r2, #10
 80104b0:	4620      	mov	r0, r4
 80104b2:	f000 fac1 	bl	8010a38 <__multadd>
 80104b6:	4606      	mov	r6, r0
 80104b8:	e7f2      	b.n	80104a0 <_dtoa_r+0xaa0>
 80104ba:	f04f 0900 	mov.w	r9, #0
 80104be:	2201      	movs	r2, #1
 80104c0:	9904      	ldr	r1, [sp, #16]
 80104c2:	4620      	mov	r0, r4
 80104c4:	f000 fc2e 	bl	8010d24 <__lshift>
 80104c8:	4639      	mov	r1, r7
 80104ca:	9004      	str	r0, [sp, #16]
 80104cc:	f000 fc7e 	bl	8010dcc <__mcmp>
 80104d0:	2800      	cmp	r0, #0
 80104d2:	dcb6      	bgt.n	8010442 <_dtoa_r+0xa42>
 80104d4:	d102      	bne.n	80104dc <_dtoa_r+0xadc>
 80104d6:	f018 0f01 	tst.w	r8, #1
 80104da:	d1b2      	bne.n	8010442 <_dtoa_r+0xa42>
 80104dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80104e0:	2b30      	cmp	r3, #48	; 0x30
 80104e2:	f105 32ff 	add.w	r2, r5, #4294967295
 80104e6:	f47f af0a 	bne.w	80102fe <_dtoa_r+0x8fe>
 80104ea:	4615      	mov	r5, r2
 80104ec:	e7f6      	b.n	80104dc <_dtoa_r+0xadc>
 80104ee:	4593      	cmp	fp, r2
 80104f0:	d105      	bne.n	80104fe <_dtoa_r+0xafe>
 80104f2:	2331      	movs	r3, #49	; 0x31
 80104f4:	f10a 0a01 	add.w	sl, sl, #1
 80104f8:	f88b 3000 	strb.w	r3, [fp]
 80104fc:	e6ff      	b.n	80102fe <_dtoa_r+0x8fe>
 80104fe:	4615      	mov	r5, r2
 8010500:	e79f      	b.n	8010442 <_dtoa_r+0xa42>
 8010502:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010568 <_dtoa_r+0xb68>
 8010506:	e007      	b.n	8010518 <_dtoa_r+0xb18>
 8010508:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801050a:	f8df b060 	ldr.w	fp, [pc, #96]	; 801056c <_dtoa_r+0xb6c>
 801050e:	b11b      	cbz	r3, 8010518 <_dtoa_r+0xb18>
 8010510:	f10b 0308 	add.w	r3, fp, #8
 8010514:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010516:	6013      	str	r3, [r2, #0]
 8010518:	4658      	mov	r0, fp
 801051a:	b017      	add	sp, #92	; 0x5c
 801051c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010520:	9b06      	ldr	r3, [sp, #24]
 8010522:	2b01      	cmp	r3, #1
 8010524:	f77f ae35 	ble.w	8010192 <_dtoa_r+0x792>
 8010528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801052a:	9307      	str	r3, [sp, #28]
 801052c:	e649      	b.n	80101c2 <_dtoa_r+0x7c2>
 801052e:	9b02      	ldr	r3, [sp, #8]
 8010530:	2b00      	cmp	r3, #0
 8010532:	dc03      	bgt.n	801053c <_dtoa_r+0xb3c>
 8010534:	9b06      	ldr	r3, [sp, #24]
 8010536:	2b02      	cmp	r3, #2
 8010538:	f73f aecc 	bgt.w	80102d4 <_dtoa_r+0x8d4>
 801053c:	465d      	mov	r5, fp
 801053e:	4639      	mov	r1, r7
 8010540:	9804      	ldr	r0, [sp, #16]
 8010542:	f7ff f9d1 	bl	800f8e8 <quorem>
 8010546:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801054a:	f805 8b01 	strb.w	r8, [r5], #1
 801054e:	9a02      	ldr	r2, [sp, #8]
 8010550:	eba5 030b 	sub.w	r3, r5, fp
 8010554:	429a      	cmp	r2, r3
 8010556:	ddb0      	ble.n	80104ba <_dtoa_r+0xaba>
 8010558:	2300      	movs	r3, #0
 801055a:	220a      	movs	r2, #10
 801055c:	9904      	ldr	r1, [sp, #16]
 801055e:	4620      	mov	r0, r4
 8010560:	f000 fa6a 	bl	8010a38 <__multadd>
 8010564:	9004      	str	r0, [sp, #16]
 8010566:	e7ea      	b.n	801053e <_dtoa_r+0xb3e>
 8010568:	080136dd 	.word	0x080136dd
 801056c:	08013701 	.word	0x08013701

08010570 <__sflush_r>:
 8010570:	898a      	ldrh	r2, [r1, #12]
 8010572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010576:	4605      	mov	r5, r0
 8010578:	0710      	lsls	r0, r2, #28
 801057a:	460c      	mov	r4, r1
 801057c:	d458      	bmi.n	8010630 <__sflush_r+0xc0>
 801057e:	684b      	ldr	r3, [r1, #4]
 8010580:	2b00      	cmp	r3, #0
 8010582:	dc05      	bgt.n	8010590 <__sflush_r+0x20>
 8010584:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010586:	2b00      	cmp	r3, #0
 8010588:	dc02      	bgt.n	8010590 <__sflush_r+0x20>
 801058a:	2000      	movs	r0, #0
 801058c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010590:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010592:	2e00      	cmp	r6, #0
 8010594:	d0f9      	beq.n	801058a <__sflush_r+0x1a>
 8010596:	2300      	movs	r3, #0
 8010598:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801059c:	682f      	ldr	r7, [r5, #0]
 801059e:	6a21      	ldr	r1, [r4, #32]
 80105a0:	602b      	str	r3, [r5, #0]
 80105a2:	d032      	beq.n	801060a <__sflush_r+0x9a>
 80105a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80105a6:	89a3      	ldrh	r3, [r4, #12]
 80105a8:	075a      	lsls	r2, r3, #29
 80105aa:	d505      	bpl.n	80105b8 <__sflush_r+0x48>
 80105ac:	6863      	ldr	r3, [r4, #4]
 80105ae:	1ac0      	subs	r0, r0, r3
 80105b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80105b2:	b10b      	cbz	r3, 80105b8 <__sflush_r+0x48>
 80105b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80105b6:	1ac0      	subs	r0, r0, r3
 80105b8:	2300      	movs	r3, #0
 80105ba:	4602      	mov	r2, r0
 80105bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80105be:	6a21      	ldr	r1, [r4, #32]
 80105c0:	4628      	mov	r0, r5
 80105c2:	47b0      	blx	r6
 80105c4:	1c43      	adds	r3, r0, #1
 80105c6:	89a3      	ldrh	r3, [r4, #12]
 80105c8:	d106      	bne.n	80105d8 <__sflush_r+0x68>
 80105ca:	6829      	ldr	r1, [r5, #0]
 80105cc:	291d      	cmp	r1, #29
 80105ce:	d848      	bhi.n	8010662 <__sflush_r+0xf2>
 80105d0:	4a29      	ldr	r2, [pc, #164]	; (8010678 <__sflush_r+0x108>)
 80105d2:	40ca      	lsrs	r2, r1
 80105d4:	07d6      	lsls	r6, r2, #31
 80105d6:	d544      	bpl.n	8010662 <__sflush_r+0xf2>
 80105d8:	2200      	movs	r2, #0
 80105da:	6062      	str	r2, [r4, #4]
 80105dc:	04d9      	lsls	r1, r3, #19
 80105de:	6922      	ldr	r2, [r4, #16]
 80105e0:	6022      	str	r2, [r4, #0]
 80105e2:	d504      	bpl.n	80105ee <__sflush_r+0x7e>
 80105e4:	1c42      	adds	r2, r0, #1
 80105e6:	d101      	bne.n	80105ec <__sflush_r+0x7c>
 80105e8:	682b      	ldr	r3, [r5, #0]
 80105ea:	b903      	cbnz	r3, 80105ee <__sflush_r+0x7e>
 80105ec:	6560      	str	r0, [r4, #84]	; 0x54
 80105ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80105f0:	602f      	str	r7, [r5, #0]
 80105f2:	2900      	cmp	r1, #0
 80105f4:	d0c9      	beq.n	801058a <__sflush_r+0x1a>
 80105f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80105fa:	4299      	cmp	r1, r3
 80105fc:	d002      	beq.n	8010604 <__sflush_r+0x94>
 80105fe:	4628      	mov	r0, r5
 8010600:	f7fe f9c0 	bl	800e984 <_free_r>
 8010604:	2000      	movs	r0, #0
 8010606:	6360      	str	r0, [r4, #52]	; 0x34
 8010608:	e7c0      	b.n	801058c <__sflush_r+0x1c>
 801060a:	2301      	movs	r3, #1
 801060c:	4628      	mov	r0, r5
 801060e:	47b0      	blx	r6
 8010610:	1c41      	adds	r1, r0, #1
 8010612:	d1c8      	bne.n	80105a6 <__sflush_r+0x36>
 8010614:	682b      	ldr	r3, [r5, #0]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d0c5      	beq.n	80105a6 <__sflush_r+0x36>
 801061a:	2b1d      	cmp	r3, #29
 801061c:	d001      	beq.n	8010622 <__sflush_r+0xb2>
 801061e:	2b16      	cmp	r3, #22
 8010620:	d101      	bne.n	8010626 <__sflush_r+0xb6>
 8010622:	602f      	str	r7, [r5, #0]
 8010624:	e7b1      	b.n	801058a <__sflush_r+0x1a>
 8010626:	89a3      	ldrh	r3, [r4, #12]
 8010628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801062c:	81a3      	strh	r3, [r4, #12]
 801062e:	e7ad      	b.n	801058c <__sflush_r+0x1c>
 8010630:	690f      	ldr	r7, [r1, #16]
 8010632:	2f00      	cmp	r7, #0
 8010634:	d0a9      	beq.n	801058a <__sflush_r+0x1a>
 8010636:	0793      	lsls	r3, r2, #30
 8010638:	680e      	ldr	r6, [r1, #0]
 801063a:	bf08      	it	eq
 801063c:	694b      	ldreq	r3, [r1, #20]
 801063e:	600f      	str	r7, [r1, #0]
 8010640:	bf18      	it	ne
 8010642:	2300      	movne	r3, #0
 8010644:	eba6 0807 	sub.w	r8, r6, r7
 8010648:	608b      	str	r3, [r1, #8]
 801064a:	f1b8 0f00 	cmp.w	r8, #0
 801064e:	dd9c      	ble.n	801058a <__sflush_r+0x1a>
 8010650:	4643      	mov	r3, r8
 8010652:	463a      	mov	r2, r7
 8010654:	6a21      	ldr	r1, [r4, #32]
 8010656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010658:	4628      	mov	r0, r5
 801065a:	47b0      	blx	r6
 801065c:	2800      	cmp	r0, #0
 801065e:	dc06      	bgt.n	801066e <__sflush_r+0xfe>
 8010660:	89a3      	ldrh	r3, [r4, #12]
 8010662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010666:	81a3      	strh	r3, [r4, #12]
 8010668:	f04f 30ff 	mov.w	r0, #4294967295
 801066c:	e78e      	b.n	801058c <__sflush_r+0x1c>
 801066e:	4407      	add	r7, r0
 8010670:	eba8 0800 	sub.w	r8, r8, r0
 8010674:	e7e9      	b.n	801064a <__sflush_r+0xda>
 8010676:	bf00      	nop
 8010678:	20400001 	.word	0x20400001

0801067c <_fflush_r>:
 801067c:	b538      	push	{r3, r4, r5, lr}
 801067e:	690b      	ldr	r3, [r1, #16]
 8010680:	4605      	mov	r5, r0
 8010682:	460c      	mov	r4, r1
 8010684:	b1db      	cbz	r3, 80106be <_fflush_r+0x42>
 8010686:	b118      	cbz	r0, 8010690 <_fflush_r+0x14>
 8010688:	6983      	ldr	r3, [r0, #24]
 801068a:	b90b      	cbnz	r3, 8010690 <_fflush_r+0x14>
 801068c:	f000 f860 	bl	8010750 <__sinit>
 8010690:	4b0c      	ldr	r3, [pc, #48]	; (80106c4 <_fflush_r+0x48>)
 8010692:	429c      	cmp	r4, r3
 8010694:	d109      	bne.n	80106aa <_fflush_r+0x2e>
 8010696:	686c      	ldr	r4, [r5, #4]
 8010698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801069c:	b17b      	cbz	r3, 80106be <_fflush_r+0x42>
 801069e:	4621      	mov	r1, r4
 80106a0:	4628      	mov	r0, r5
 80106a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80106a6:	f7ff bf63 	b.w	8010570 <__sflush_r>
 80106aa:	4b07      	ldr	r3, [pc, #28]	; (80106c8 <_fflush_r+0x4c>)
 80106ac:	429c      	cmp	r4, r3
 80106ae:	d101      	bne.n	80106b4 <_fflush_r+0x38>
 80106b0:	68ac      	ldr	r4, [r5, #8]
 80106b2:	e7f1      	b.n	8010698 <_fflush_r+0x1c>
 80106b4:	4b05      	ldr	r3, [pc, #20]	; (80106cc <_fflush_r+0x50>)
 80106b6:	429c      	cmp	r4, r3
 80106b8:	bf08      	it	eq
 80106ba:	68ec      	ldreq	r4, [r5, #12]
 80106bc:	e7ec      	b.n	8010698 <_fflush_r+0x1c>
 80106be:	2000      	movs	r0, #0
 80106c0:	bd38      	pop	{r3, r4, r5, pc}
 80106c2:	bf00      	nop
 80106c4:	08013730 	.word	0x08013730
 80106c8:	08013750 	.word	0x08013750
 80106cc:	08013710 	.word	0x08013710

080106d0 <std>:
 80106d0:	2300      	movs	r3, #0
 80106d2:	b510      	push	{r4, lr}
 80106d4:	4604      	mov	r4, r0
 80106d6:	e9c0 3300 	strd	r3, r3, [r0]
 80106da:	6083      	str	r3, [r0, #8]
 80106dc:	8181      	strh	r1, [r0, #12]
 80106de:	6643      	str	r3, [r0, #100]	; 0x64
 80106e0:	81c2      	strh	r2, [r0, #14]
 80106e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80106e6:	6183      	str	r3, [r0, #24]
 80106e8:	4619      	mov	r1, r3
 80106ea:	2208      	movs	r2, #8
 80106ec:	305c      	adds	r0, #92	; 0x5c
 80106ee:	f7fe f940 	bl	800e972 <memset>
 80106f2:	4b05      	ldr	r3, [pc, #20]	; (8010708 <std+0x38>)
 80106f4:	6263      	str	r3, [r4, #36]	; 0x24
 80106f6:	4b05      	ldr	r3, [pc, #20]	; (801070c <std+0x3c>)
 80106f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80106fa:	4b05      	ldr	r3, [pc, #20]	; (8010710 <std+0x40>)
 80106fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80106fe:	4b05      	ldr	r3, [pc, #20]	; (8010714 <std+0x44>)
 8010700:	6224      	str	r4, [r4, #32]
 8010702:	6323      	str	r3, [r4, #48]	; 0x30
 8010704:	bd10      	pop	{r4, pc}
 8010706:	bf00      	nop
 8010708:	0800f68d 	.word	0x0800f68d
 801070c:	0800f6af 	.word	0x0800f6af
 8010710:	0800f6e7 	.word	0x0800f6e7
 8010714:	0800f70b 	.word	0x0800f70b

08010718 <_cleanup_r>:
 8010718:	4901      	ldr	r1, [pc, #4]	; (8010720 <_cleanup_r+0x8>)
 801071a:	f000 b885 	b.w	8010828 <_fwalk_reent>
 801071e:	bf00      	nop
 8010720:	0801067d 	.word	0x0801067d

08010724 <__sfmoreglue>:
 8010724:	b570      	push	{r4, r5, r6, lr}
 8010726:	1e4a      	subs	r2, r1, #1
 8010728:	2568      	movs	r5, #104	; 0x68
 801072a:	4355      	muls	r5, r2
 801072c:	460e      	mov	r6, r1
 801072e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010732:	f7fe f975 	bl	800ea20 <_malloc_r>
 8010736:	4604      	mov	r4, r0
 8010738:	b140      	cbz	r0, 801074c <__sfmoreglue+0x28>
 801073a:	2100      	movs	r1, #0
 801073c:	e9c0 1600 	strd	r1, r6, [r0]
 8010740:	300c      	adds	r0, #12
 8010742:	60a0      	str	r0, [r4, #8]
 8010744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010748:	f7fe f913 	bl	800e972 <memset>
 801074c:	4620      	mov	r0, r4
 801074e:	bd70      	pop	{r4, r5, r6, pc}

08010750 <__sinit>:
 8010750:	6983      	ldr	r3, [r0, #24]
 8010752:	b510      	push	{r4, lr}
 8010754:	4604      	mov	r4, r0
 8010756:	bb33      	cbnz	r3, 80107a6 <__sinit+0x56>
 8010758:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801075c:	6503      	str	r3, [r0, #80]	; 0x50
 801075e:	4b12      	ldr	r3, [pc, #72]	; (80107a8 <__sinit+0x58>)
 8010760:	4a12      	ldr	r2, [pc, #72]	; (80107ac <__sinit+0x5c>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	6282      	str	r2, [r0, #40]	; 0x28
 8010766:	4298      	cmp	r0, r3
 8010768:	bf04      	itt	eq
 801076a:	2301      	moveq	r3, #1
 801076c:	6183      	streq	r3, [r0, #24]
 801076e:	f000 f81f 	bl	80107b0 <__sfp>
 8010772:	6060      	str	r0, [r4, #4]
 8010774:	4620      	mov	r0, r4
 8010776:	f000 f81b 	bl	80107b0 <__sfp>
 801077a:	60a0      	str	r0, [r4, #8]
 801077c:	4620      	mov	r0, r4
 801077e:	f000 f817 	bl	80107b0 <__sfp>
 8010782:	2200      	movs	r2, #0
 8010784:	60e0      	str	r0, [r4, #12]
 8010786:	2104      	movs	r1, #4
 8010788:	6860      	ldr	r0, [r4, #4]
 801078a:	f7ff ffa1 	bl	80106d0 <std>
 801078e:	2201      	movs	r2, #1
 8010790:	2109      	movs	r1, #9
 8010792:	68a0      	ldr	r0, [r4, #8]
 8010794:	f7ff ff9c 	bl	80106d0 <std>
 8010798:	2202      	movs	r2, #2
 801079a:	2112      	movs	r1, #18
 801079c:	68e0      	ldr	r0, [r4, #12]
 801079e:	f7ff ff97 	bl	80106d0 <std>
 80107a2:	2301      	movs	r3, #1
 80107a4:	61a3      	str	r3, [r4, #24]
 80107a6:	bd10      	pop	{r4, pc}
 80107a8:	080136b8 	.word	0x080136b8
 80107ac:	08010719 	.word	0x08010719

080107b0 <__sfp>:
 80107b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107b2:	4b1b      	ldr	r3, [pc, #108]	; (8010820 <__sfp+0x70>)
 80107b4:	681e      	ldr	r6, [r3, #0]
 80107b6:	69b3      	ldr	r3, [r6, #24]
 80107b8:	4607      	mov	r7, r0
 80107ba:	b913      	cbnz	r3, 80107c2 <__sfp+0x12>
 80107bc:	4630      	mov	r0, r6
 80107be:	f7ff ffc7 	bl	8010750 <__sinit>
 80107c2:	3648      	adds	r6, #72	; 0x48
 80107c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80107c8:	3b01      	subs	r3, #1
 80107ca:	d503      	bpl.n	80107d4 <__sfp+0x24>
 80107cc:	6833      	ldr	r3, [r6, #0]
 80107ce:	b133      	cbz	r3, 80107de <__sfp+0x2e>
 80107d0:	6836      	ldr	r6, [r6, #0]
 80107d2:	e7f7      	b.n	80107c4 <__sfp+0x14>
 80107d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80107d8:	b16d      	cbz	r5, 80107f6 <__sfp+0x46>
 80107da:	3468      	adds	r4, #104	; 0x68
 80107dc:	e7f4      	b.n	80107c8 <__sfp+0x18>
 80107de:	2104      	movs	r1, #4
 80107e0:	4638      	mov	r0, r7
 80107e2:	f7ff ff9f 	bl	8010724 <__sfmoreglue>
 80107e6:	6030      	str	r0, [r6, #0]
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d1f1      	bne.n	80107d0 <__sfp+0x20>
 80107ec:	230c      	movs	r3, #12
 80107ee:	603b      	str	r3, [r7, #0]
 80107f0:	4604      	mov	r4, r0
 80107f2:	4620      	mov	r0, r4
 80107f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107f6:	4b0b      	ldr	r3, [pc, #44]	; (8010824 <__sfp+0x74>)
 80107f8:	6665      	str	r5, [r4, #100]	; 0x64
 80107fa:	e9c4 5500 	strd	r5, r5, [r4]
 80107fe:	60a5      	str	r5, [r4, #8]
 8010800:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010804:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010808:	2208      	movs	r2, #8
 801080a:	4629      	mov	r1, r5
 801080c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010810:	f7fe f8af 	bl	800e972 <memset>
 8010814:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010818:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801081c:	e7e9      	b.n	80107f2 <__sfp+0x42>
 801081e:	bf00      	nop
 8010820:	080136b8 	.word	0x080136b8
 8010824:	ffff0001 	.word	0xffff0001

08010828 <_fwalk_reent>:
 8010828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801082c:	4680      	mov	r8, r0
 801082e:	4689      	mov	r9, r1
 8010830:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010834:	2600      	movs	r6, #0
 8010836:	b914      	cbnz	r4, 801083e <_fwalk_reent+0x16>
 8010838:	4630      	mov	r0, r6
 801083a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801083e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010842:	3f01      	subs	r7, #1
 8010844:	d501      	bpl.n	801084a <_fwalk_reent+0x22>
 8010846:	6824      	ldr	r4, [r4, #0]
 8010848:	e7f5      	b.n	8010836 <_fwalk_reent+0xe>
 801084a:	89ab      	ldrh	r3, [r5, #12]
 801084c:	2b01      	cmp	r3, #1
 801084e:	d907      	bls.n	8010860 <_fwalk_reent+0x38>
 8010850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010854:	3301      	adds	r3, #1
 8010856:	d003      	beq.n	8010860 <_fwalk_reent+0x38>
 8010858:	4629      	mov	r1, r5
 801085a:	4640      	mov	r0, r8
 801085c:	47c8      	blx	r9
 801085e:	4306      	orrs	r6, r0
 8010860:	3568      	adds	r5, #104	; 0x68
 8010862:	e7ee      	b.n	8010842 <_fwalk_reent+0x1a>

08010864 <_localeconv_r>:
 8010864:	4b04      	ldr	r3, [pc, #16]	; (8010878 <_localeconv_r+0x14>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	6a18      	ldr	r0, [r3, #32]
 801086a:	4b04      	ldr	r3, [pc, #16]	; (801087c <_localeconv_r+0x18>)
 801086c:	2800      	cmp	r0, #0
 801086e:	bf08      	it	eq
 8010870:	4618      	moveq	r0, r3
 8010872:	30f0      	adds	r0, #240	; 0xf0
 8010874:	4770      	bx	lr
 8010876:	bf00      	nop
 8010878:	200001b4 	.word	0x200001b4
 801087c:	20000218 	.word	0x20000218

08010880 <_lseek_r>:
 8010880:	b538      	push	{r3, r4, r5, lr}
 8010882:	4c07      	ldr	r4, [pc, #28]	; (80108a0 <_lseek_r+0x20>)
 8010884:	4605      	mov	r5, r0
 8010886:	4608      	mov	r0, r1
 8010888:	4611      	mov	r1, r2
 801088a:	2200      	movs	r2, #0
 801088c:	6022      	str	r2, [r4, #0]
 801088e:	461a      	mov	r2, r3
 8010890:	f7f3 f848 	bl	8003924 <_lseek>
 8010894:	1c43      	adds	r3, r0, #1
 8010896:	d102      	bne.n	801089e <_lseek_r+0x1e>
 8010898:	6823      	ldr	r3, [r4, #0]
 801089a:	b103      	cbz	r3, 801089e <_lseek_r+0x1e>
 801089c:	602b      	str	r3, [r5, #0]
 801089e:	bd38      	pop	{r3, r4, r5, pc}
 80108a0:	2000631c 	.word	0x2000631c

080108a4 <__swhatbuf_r>:
 80108a4:	b570      	push	{r4, r5, r6, lr}
 80108a6:	460e      	mov	r6, r1
 80108a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108ac:	2900      	cmp	r1, #0
 80108ae:	b096      	sub	sp, #88	; 0x58
 80108b0:	4614      	mov	r4, r2
 80108b2:	461d      	mov	r5, r3
 80108b4:	da07      	bge.n	80108c6 <__swhatbuf_r+0x22>
 80108b6:	2300      	movs	r3, #0
 80108b8:	602b      	str	r3, [r5, #0]
 80108ba:	89b3      	ldrh	r3, [r6, #12]
 80108bc:	061a      	lsls	r2, r3, #24
 80108be:	d410      	bmi.n	80108e2 <__swhatbuf_r+0x3e>
 80108c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80108c4:	e00e      	b.n	80108e4 <__swhatbuf_r+0x40>
 80108c6:	466a      	mov	r2, sp
 80108c8:	f000 fd22 	bl	8011310 <_fstat_r>
 80108cc:	2800      	cmp	r0, #0
 80108ce:	dbf2      	blt.n	80108b6 <__swhatbuf_r+0x12>
 80108d0:	9a01      	ldr	r2, [sp, #4]
 80108d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80108d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80108da:	425a      	negs	r2, r3
 80108dc:	415a      	adcs	r2, r3
 80108de:	602a      	str	r2, [r5, #0]
 80108e0:	e7ee      	b.n	80108c0 <__swhatbuf_r+0x1c>
 80108e2:	2340      	movs	r3, #64	; 0x40
 80108e4:	2000      	movs	r0, #0
 80108e6:	6023      	str	r3, [r4, #0]
 80108e8:	b016      	add	sp, #88	; 0x58
 80108ea:	bd70      	pop	{r4, r5, r6, pc}

080108ec <__smakebuf_r>:
 80108ec:	898b      	ldrh	r3, [r1, #12]
 80108ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80108f0:	079d      	lsls	r5, r3, #30
 80108f2:	4606      	mov	r6, r0
 80108f4:	460c      	mov	r4, r1
 80108f6:	d507      	bpl.n	8010908 <__smakebuf_r+0x1c>
 80108f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80108fc:	6023      	str	r3, [r4, #0]
 80108fe:	6123      	str	r3, [r4, #16]
 8010900:	2301      	movs	r3, #1
 8010902:	6163      	str	r3, [r4, #20]
 8010904:	b002      	add	sp, #8
 8010906:	bd70      	pop	{r4, r5, r6, pc}
 8010908:	ab01      	add	r3, sp, #4
 801090a:	466a      	mov	r2, sp
 801090c:	f7ff ffca 	bl	80108a4 <__swhatbuf_r>
 8010910:	9900      	ldr	r1, [sp, #0]
 8010912:	4605      	mov	r5, r0
 8010914:	4630      	mov	r0, r6
 8010916:	f7fe f883 	bl	800ea20 <_malloc_r>
 801091a:	b948      	cbnz	r0, 8010930 <__smakebuf_r+0x44>
 801091c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010920:	059a      	lsls	r2, r3, #22
 8010922:	d4ef      	bmi.n	8010904 <__smakebuf_r+0x18>
 8010924:	f023 0303 	bic.w	r3, r3, #3
 8010928:	f043 0302 	orr.w	r3, r3, #2
 801092c:	81a3      	strh	r3, [r4, #12]
 801092e:	e7e3      	b.n	80108f8 <__smakebuf_r+0xc>
 8010930:	4b0d      	ldr	r3, [pc, #52]	; (8010968 <__smakebuf_r+0x7c>)
 8010932:	62b3      	str	r3, [r6, #40]	; 0x28
 8010934:	89a3      	ldrh	r3, [r4, #12]
 8010936:	6020      	str	r0, [r4, #0]
 8010938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801093c:	81a3      	strh	r3, [r4, #12]
 801093e:	9b00      	ldr	r3, [sp, #0]
 8010940:	6163      	str	r3, [r4, #20]
 8010942:	9b01      	ldr	r3, [sp, #4]
 8010944:	6120      	str	r0, [r4, #16]
 8010946:	b15b      	cbz	r3, 8010960 <__smakebuf_r+0x74>
 8010948:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801094c:	4630      	mov	r0, r6
 801094e:	f000 fcf1 	bl	8011334 <_isatty_r>
 8010952:	b128      	cbz	r0, 8010960 <__smakebuf_r+0x74>
 8010954:	89a3      	ldrh	r3, [r4, #12]
 8010956:	f023 0303 	bic.w	r3, r3, #3
 801095a:	f043 0301 	orr.w	r3, r3, #1
 801095e:	81a3      	strh	r3, [r4, #12]
 8010960:	89a3      	ldrh	r3, [r4, #12]
 8010962:	431d      	orrs	r5, r3
 8010964:	81a5      	strh	r5, [r4, #12]
 8010966:	e7cd      	b.n	8010904 <__smakebuf_r+0x18>
 8010968:	08010719 	.word	0x08010719

0801096c <memmove>:
 801096c:	4288      	cmp	r0, r1
 801096e:	b510      	push	{r4, lr}
 8010970:	eb01 0302 	add.w	r3, r1, r2
 8010974:	d807      	bhi.n	8010986 <memmove+0x1a>
 8010976:	1e42      	subs	r2, r0, #1
 8010978:	4299      	cmp	r1, r3
 801097a:	d00a      	beq.n	8010992 <memmove+0x26>
 801097c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010980:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010984:	e7f8      	b.n	8010978 <memmove+0xc>
 8010986:	4283      	cmp	r3, r0
 8010988:	d9f5      	bls.n	8010976 <memmove+0xa>
 801098a:	1881      	adds	r1, r0, r2
 801098c:	1ad2      	subs	r2, r2, r3
 801098e:	42d3      	cmn	r3, r2
 8010990:	d100      	bne.n	8010994 <memmove+0x28>
 8010992:	bd10      	pop	{r4, pc}
 8010994:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010998:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801099c:	e7f7      	b.n	801098e <memmove+0x22>

0801099e <__malloc_lock>:
 801099e:	4770      	bx	lr

080109a0 <__malloc_unlock>:
 80109a0:	4770      	bx	lr

080109a2 <_Balloc>:
 80109a2:	b570      	push	{r4, r5, r6, lr}
 80109a4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80109a6:	4604      	mov	r4, r0
 80109a8:	460e      	mov	r6, r1
 80109aa:	b93d      	cbnz	r5, 80109bc <_Balloc+0x1a>
 80109ac:	2010      	movs	r0, #16
 80109ae:	f7fd ffc5 	bl	800e93c <malloc>
 80109b2:	6260      	str	r0, [r4, #36]	; 0x24
 80109b4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80109b8:	6005      	str	r5, [r0, #0]
 80109ba:	60c5      	str	r5, [r0, #12]
 80109bc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80109be:	68eb      	ldr	r3, [r5, #12]
 80109c0:	b183      	cbz	r3, 80109e4 <_Balloc+0x42>
 80109c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80109c4:	68db      	ldr	r3, [r3, #12]
 80109c6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80109ca:	b9b8      	cbnz	r0, 80109fc <_Balloc+0x5a>
 80109cc:	2101      	movs	r1, #1
 80109ce:	fa01 f506 	lsl.w	r5, r1, r6
 80109d2:	1d6a      	adds	r2, r5, #5
 80109d4:	0092      	lsls	r2, r2, #2
 80109d6:	4620      	mov	r0, r4
 80109d8:	f000 fabe 	bl	8010f58 <_calloc_r>
 80109dc:	b160      	cbz	r0, 80109f8 <_Balloc+0x56>
 80109de:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80109e2:	e00e      	b.n	8010a02 <_Balloc+0x60>
 80109e4:	2221      	movs	r2, #33	; 0x21
 80109e6:	2104      	movs	r1, #4
 80109e8:	4620      	mov	r0, r4
 80109ea:	f000 fab5 	bl	8010f58 <_calloc_r>
 80109ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80109f0:	60e8      	str	r0, [r5, #12]
 80109f2:	68db      	ldr	r3, [r3, #12]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d1e4      	bne.n	80109c2 <_Balloc+0x20>
 80109f8:	2000      	movs	r0, #0
 80109fa:	bd70      	pop	{r4, r5, r6, pc}
 80109fc:	6802      	ldr	r2, [r0, #0]
 80109fe:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010a02:	2300      	movs	r3, #0
 8010a04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010a08:	e7f7      	b.n	80109fa <_Balloc+0x58>

08010a0a <_Bfree>:
 8010a0a:	b570      	push	{r4, r5, r6, lr}
 8010a0c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010a0e:	4606      	mov	r6, r0
 8010a10:	460d      	mov	r5, r1
 8010a12:	b93c      	cbnz	r4, 8010a24 <_Bfree+0x1a>
 8010a14:	2010      	movs	r0, #16
 8010a16:	f7fd ff91 	bl	800e93c <malloc>
 8010a1a:	6270      	str	r0, [r6, #36]	; 0x24
 8010a1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010a20:	6004      	str	r4, [r0, #0]
 8010a22:	60c4      	str	r4, [r0, #12]
 8010a24:	b13d      	cbz	r5, 8010a36 <_Bfree+0x2c>
 8010a26:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010a28:	686a      	ldr	r2, [r5, #4]
 8010a2a:	68db      	ldr	r3, [r3, #12]
 8010a2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010a30:	6029      	str	r1, [r5, #0]
 8010a32:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010a36:	bd70      	pop	{r4, r5, r6, pc}

08010a38 <__multadd>:
 8010a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a3c:	690d      	ldr	r5, [r1, #16]
 8010a3e:	461f      	mov	r7, r3
 8010a40:	4606      	mov	r6, r0
 8010a42:	460c      	mov	r4, r1
 8010a44:	f101 0c14 	add.w	ip, r1, #20
 8010a48:	2300      	movs	r3, #0
 8010a4a:	f8dc 0000 	ldr.w	r0, [ip]
 8010a4e:	b281      	uxth	r1, r0
 8010a50:	fb02 7101 	mla	r1, r2, r1, r7
 8010a54:	0c0f      	lsrs	r7, r1, #16
 8010a56:	0c00      	lsrs	r0, r0, #16
 8010a58:	fb02 7000 	mla	r0, r2, r0, r7
 8010a5c:	b289      	uxth	r1, r1
 8010a5e:	3301      	adds	r3, #1
 8010a60:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010a64:	429d      	cmp	r5, r3
 8010a66:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010a6a:	f84c 1b04 	str.w	r1, [ip], #4
 8010a6e:	dcec      	bgt.n	8010a4a <__multadd+0x12>
 8010a70:	b1d7      	cbz	r7, 8010aa8 <__multadd+0x70>
 8010a72:	68a3      	ldr	r3, [r4, #8]
 8010a74:	42ab      	cmp	r3, r5
 8010a76:	dc12      	bgt.n	8010a9e <__multadd+0x66>
 8010a78:	6861      	ldr	r1, [r4, #4]
 8010a7a:	4630      	mov	r0, r6
 8010a7c:	3101      	adds	r1, #1
 8010a7e:	f7ff ff90 	bl	80109a2 <_Balloc>
 8010a82:	6922      	ldr	r2, [r4, #16]
 8010a84:	3202      	adds	r2, #2
 8010a86:	f104 010c 	add.w	r1, r4, #12
 8010a8a:	4680      	mov	r8, r0
 8010a8c:	0092      	lsls	r2, r2, #2
 8010a8e:	300c      	adds	r0, #12
 8010a90:	f7fd ff64 	bl	800e95c <memcpy>
 8010a94:	4621      	mov	r1, r4
 8010a96:	4630      	mov	r0, r6
 8010a98:	f7ff ffb7 	bl	8010a0a <_Bfree>
 8010a9c:	4644      	mov	r4, r8
 8010a9e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010aa2:	3501      	adds	r5, #1
 8010aa4:	615f      	str	r7, [r3, #20]
 8010aa6:	6125      	str	r5, [r4, #16]
 8010aa8:	4620      	mov	r0, r4
 8010aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010aae <__hi0bits>:
 8010aae:	0c02      	lsrs	r2, r0, #16
 8010ab0:	0412      	lsls	r2, r2, #16
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	b9b2      	cbnz	r2, 8010ae4 <__hi0bits+0x36>
 8010ab6:	0403      	lsls	r3, r0, #16
 8010ab8:	2010      	movs	r0, #16
 8010aba:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010abe:	bf04      	itt	eq
 8010ac0:	021b      	lsleq	r3, r3, #8
 8010ac2:	3008      	addeq	r0, #8
 8010ac4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010ac8:	bf04      	itt	eq
 8010aca:	011b      	lsleq	r3, r3, #4
 8010acc:	3004      	addeq	r0, #4
 8010ace:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010ad2:	bf04      	itt	eq
 8010ad4:	009b      	lsleq	r3, r3, #2
 8010ad6:	3002      	addeq	r0, #2
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	db06      	blt.n	8010aea <__hi0bits+0x3c>
 8010adc:	005b      	lsls	r3, r3, #1
 8010ade:	d503      	bpl.n	8010ae8 <__hi0bits+0x3a>
 8010ae0:	3001      	adds	r0, #1
 8010ae2:	4770      	bx	lr
 8010ae4:	2000      	movs	r0, #0
 8010ae6:	e7e8      	b.n	8010aba <__hi0bits+0xc>
 8010ae8:	2020      	movs	r0, #32
 8010aea:	4770      	bx	lr

08010aec <__lo0bits>:
 8010aec:	6803      	ldr	r3, [r0, #0]
 8010aee:	f013 0207 	ands.w	r2, r3, #7
 8010af2:	4601      	mov	r1, r0
 8010af4:	d00b      	beq.n	8010b0e <__lo0bits+0x22>
 8010af6:	07da      	lsls	r2, r3, #31
 8010af8:	d423      	bmi.n	8010b42 <__lo0bits+0x56>
 8010afa:	0798      	lsls	r0, r3, #30
 8010afc:	bf49      	itett	mi
 8010afe:	085b      	lsrmi	r3, r3, #1
 8010b00:	089b      	lsrpl	r3, r3, #2
 8010b02:	2001      	movmi	r0, #1
 8010b04:	600b      	strmi	r3, [r1, #0]
 8010b06:	bf5c      	itt	pl
 8010b08:	600b      	strpl	r3, [r1, #0]
 8010b0a:	2002      	movpl	r0, #2
 8010b0c:	4770      	bx	lr
 8010b0e:	b298      	uxth	r0, r3
 8010b10:	b9a8      	cbnz	r0, 8010b3e <__lo0bits+0x52>
 8010b12:	0c1b      	lsrs	r3, r3, #16
 8010b14:	2010      	movs	r0, #16
 8010b16:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010b1a:	bf04      	itt	eq
 8010b1c:	0a1b      	lsreq	r3, r3, #8
 8010b1e:	3008      	addeq	r0, #8
 8010b20:	071a      	lsls	r2, r3, #28
 8010b22:	bf04      	itt	eq
 8010b24:	091b      	lsreq	r3, r3, #4
 8010b26:	3004      	addeq	r0, #4
 8010b28:	079a      	lsls	r2, r3, #30
 8010b2a:	bf04      	itt	eq
 8010b2c:	089b      	lsreq	r3, r3, #2
 8010b2e:	3002      	addeq	r0, #2
 8010b30:	07da      	lsls	r2, r3, #31
 8010b32:	d402      	bmi.n	8010b3a <__lo0bits+0x4e>
 8010b34:	085b      	lsrs	r3, r3, #1
 8010b36:	d006      	beq.n	8010b46 <__lo0bits+0x5a>
 8010b38:	3001      	adds	r0, #1
 8010b3a:	600b      	str	r3, [r1, #0]
 8010b3c:	4770      	bx	lr
 8010b3e:	4610      	mov	r0, r2
 8010b40:	e7e9      	b.n	8010b16 <__lo0bits+0x2a>
 8010b42:	2000      	movs	r0, #0
 8010b44:	4770      	bx	lr
 8010b46:	2020      	movs	r0, #32
 8010b48:	4770      	bx	lr

08010b4a <__i2b>:
 8010b4a:	b510      	push	{r4, lr}
 8010b4c:	460c      	mov	r4, r1
 8010b4e:	2101      	movs	r1, #1
 8010b50:	f7ff ff27 	bl	80109a2 <_Balloc>
 8010b54:	2201      	movs	r2, #1
 8010b56:	6144      	str	r4, [r0, #20]
 8010b58:	6102      	str	r2, [r0, #16]
 8010b5a:	bd10      	pop	{r4, pc}

08010b5c <__multiply>:
 8010b5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b60:	4614      	mov	r4, r2
 8010b62:	690a      	ldr	r2, [r1, #16]
 8010b64:	6923      	ldr	r3, [r4, #16]
 8010b66:	429a      	cmp	r2, r3
 8010b68:	bfb8      	it	lt
 8010b6a:	460b      	movlt	r3, r1
 8010b6c:	4688      	mov	r8, r1
 8010b6e:	bfbc      	itt	lt
 8010b70:	46a0      	movlt	r8, r4
 8010b72:	461c      	movlt	r4, r3
 8010b74:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010b78:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010b7c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010b80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010b84:	eb07 0609 	add.w	r6, r7, r9
 8010b88:	42b3      	cmp	r3, r6
 8010b8a:	bfb8      	it	lt
 8010b8c:	3101      	addlt	r1, #1
 8010b8e:	f7ff ff08 	bl	80109a2 <_Balloc>
 8010b92:	f100 0514 	add.w	r5, r0, #20
 8010b96:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8010b9a:	462b      	mov	r3, r5
 8010b9c:	2200      	movs	r2, #0
 8010b9e:	4573      	cmp	r3, lr
 8010ba0:	d316      	bcc.n	8010bd0 <__multiply+0x74>
 8010ba2:	f104 0214 	add.w	r2, r4, #20
 8010ba6:	f108 0114 	add.w	r1, r8, #20
 8010baa:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8010bae:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010bb2:	9300      	str	r3, [sp, #0]
 8010bb4:	9b00      	ldr	r3, [sp, #0]
 8010bb6:	9201      	str	r2, [sp, #4]
 8010bb8:	4293      	cmp	r3, r2
 8010bba:	d80c      	bhi.n	8010bd6 <__multiply+0x7a>
 8010bbc:	2e00      	cmp	r6, #0
 8010bbe:	dd03      	ble.n	8010bc8 <__multiply+0x6c>
 8010bc0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d05d      	beq.n	8010c84 <__multiply+0x128>
 8010bc8:	6106      	str	r6, [r0, #16]
 8010bca:	b003      	add	sp, #12
 8010bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bd0:	f843 2b04 	str.w	r2, [r3], #4
 8010bd4:	e7e3      	b.n	8010b9e <__multiply+0x42>
 8010bd6:	f8b2 b000 	ldrh.w	fp, [r2]
 8010bda:	f1bb 0f00 	cmp.w	fp, #0
 8010bde:	d023      	beq.n	8010c28 <__multiply+0xcc>
 8010be0:	4689      	mov	r9, r1
 8010be2:	46ac      	mov	ip, r5
 8010be4:	f04f 0800 	mov.w	r8, #0
 8010be8:	f859 4b04 	ldr.w	r4, [r9], #4
 8010bec:	f8dc a000 	ldr.w	sl, [ip]
 8010bf0:	b2a3      	uxth	r3, r4
 8010bf2:	fa1f fa8a 	uxth.w	sl, sl
 8010bf6:	fb0b a303 	mla	r3, fp, r3, sl
 8010bfa:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010bfe:	f8dc 4000 	ldr.w	r4, [ip]
 8010c02:	4443      	add	r3, r8
 8010c04:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010c08:	fb0b 840a 	mla	r4, fp, sl, r8
 8010c0c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8010c10:	46e2      	mov	sl, ip
 8010c12:	b29b      	uxth	r3, r3
 8010c14:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010c18:	454f      	cmp	r7, r9
 8010c1a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010c1e:	f84a 3b04 	str.w	r3, [sl], #4
 8010c22:	d82b      	bhi.n	8010c7c <__multiply+0x120>
 8010c24:	f8cc 8004 	str.w	r8, [ip, #4]
 8010c28:	9b01      	ldr	r3, [sp, #4]
 8010c2a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8010c2e:	3204      	adds	r2, #4
 8010c30:	f1ba 0f00 	cmp.w	sl, #0
 8010c34:	d020      	beq.n	8010c78 <__multiply+0x11c>
 8010c36:	682b      	ldr	r3, [r5, #0]
 8010c38:	4689      	mov	r9, r1
 8010c3a:	46a8      	mov	r8, r5
 8010c3c:	f04f 0b00 	mov.w	fp, #0
 8010c40:	f8b9 c000 	ldrh.w	ip, [r9]
 8010c44:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010c48:	fb0a 440c 	mla	r4, sl, ip, r4
 8010c4c:	445c      	add	r4, fp
 8010c4e:	46c4      	mov	ip, r8
 8010c50:	b29b      	uxth	r3, r3
 8010c52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010c56:	f84c 3b04 	str.w	r3, [ip], #4
 8010c5a:	f859 3b04 	ldr.w	r3, [r9], #4
 8010c5e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8010c62:	0c1b      	lsrs	r3, r3, #16
 8010c64:	fb0a b303 	mla	r3, sl, r3, fp
 8010c68:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8010c6c:	454f      	cmp	r7, r9
 8010c6e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8010c72:	d805      	bhi.n	8010c80 <__multiply+0x124>
 8010c74:	f8c8 3004 	str.w	r3, [r8, #4]
 8010c78:	3504      	adds	r5, #4
 8010c7a:	e79b      	b.n	8010bb4 <__multiply+0x58>
 8010c7c:	46d4      	mov	ip, sl
 8010c7e:	e7b3      	b.n	8010be8 <__multiply+0x8c>
 8010c80:	46e0      	mov	r8, ip
 8010c82:	e7dd      	b.n	8010c40 <__multiply+0xe4>
 8010c84:	3e01      	subs	r6, #1
 8010c86:	e799      	b.n	8010bbc <__multiply+0x60>

08010c88 <__pow5mult>:
 8010c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c8c:	4615      	mov	r5, r2
 8010c8e:	f012 0203 	ands.w	r2, r2, #3
 8010c92:	4606      	mov	r6, r0
 8010c94:	460f      	mov	r7, r1
 8010c96:	d007      	beq.n	8010ca8 <__pow5mult+0x20>
 8010c98:	3a01      	subs	r2, #1
 8010c9a:	4c21      	ldr	r4, [pc, #132]	; (8010d20 <__pow5mult+0x98>)
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010ca2:	f7ff fec9 	bl	8010a38 <__multadd>
 8010ca6:	4607      	mov	r7, r0
 8010ca8:	10ad      	asrs	r5, r5, #2
 8010caa:	d035      	beq.n	8010d18 <__pow5mult+0x90>
 8010cac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010cae:	b93c      	cbnz	r4, 8010cc0 <__pow5mult+0x38>
 8010cb0:	2010      	movs	r0, #16
 8010cb2:	f7fd fe43 	bl	800e93c <malloc>
 8010cb6:	6270      	str	r0, [r6, #36]	; 0x24
 8010cb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010cbc:	6004      	str	r4, [r0, #0]
 8010cbe:	60c4      	str	r4, [r0, #12]
 8010cc0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010cc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010cc8:	b94c      	cbnz	r4, 8010cde <__pow5mult+0x56>
 8010cca:	f240 2171 	movw	r1, #625	; 0x271
 8010cce:	4630      	mov	r0, r6
 8010cd0:	f7ff ff3b 	bl	8010b4a <__i2b>
 8010cd4:	2300      	movs	r3, #0
 8010cd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8010cda:	4604      	mov	r4, r0
 8010cdc:	6003      	str	r3, [r0, #0]
 8010cde:	f04f 0800 	mov.w	r8, #0
 8010ce2:	07eb      	lsls	r3, r5, #31
 8010ce4:	d50a      	bpl.n	8010cfc <__pow5mult+0x74>
 8010ce6:	4639      	mov	r1, r7
 8010ce8:	4622      	mov	r2, r4
 8010cea:	4630      	mov	r0, r6
 8010cec:	f7ff ff36 	bl	8010b5c <__multiply>
 8010cf0:	4639      	mov	r1, r7
 8010cf2:	4681      	mov	r9, r0
 8010cf4:	4630      	mov	r0, r6
 8010cf6:	f7ff fe88 	bl	8010a0a <_Bfree>
 8010cfa:	464f      	mov	r7, r9
 8010cfc:	106d      	asrs	r5, r5, #1
 8010cfe:	d00b      	beq.n	8010d18 <__pow5mult+0x90>
 8010d00:	6820      	ldr	r0, [r4, #0]
 8010d02:	b938      	cbnz	r0, 8010d14 <__pow5mult+0x8c>
 8010d04:	4622      	mov	r2, r4
 8010d06:	4621      	mov	r1, r4
 8010d08:	4630      	mov	r0, r6
 8010d0a:	f7ff ff27 	bl	8010b5c <__multiply>
 8010d0e:	6020      	str	r0, [r4, #0]
 8010d10:	f8c0 8000 	str.w	r8, [r0]
 8010d14:	4604      	mov	r4, r0
 8010d16:	e7e4      	b.n	8010ce2 <__pow5mult+0x5a>
 8010d18:	4638      	mov	r0, r7
 8010d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d1e:	bf00      	nop
 8010d20:	08013860 	.word	0x08013860

08010d24 <__lshift>:
 8010d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d28:	460c      	mov	r4, r1
 8010d2a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010d2e:	6923      	ldr	r3, [r4, #16]
 8010d30:	6849      	ldr	r1, [r1, #4]
 8010d32:	eb0a 0903 	add.w	r9, sl, r3
 8010d36:	68a3      	ldr	r3, [r4, #8]
 8010d38:	4607      	mov	r7, r0
 8010d3a:	4616      	mov	r6, r2
 8010d3c:	f109 0501 	add.w	r5, r9, #1
 8010d40:	42ab      	cmp	r3, r5
 8010d42:	db32      	blt.n	8010daa <__lshift+0x86>
 8010d44:	4638      	mov	r0, r7
 8010d46:	f7ff fe2c 	bl	80109a2 <_Balloc>
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	4680      	mov	r8, r0
 8010d4e:	f100 0114 	add.w	r1, r0, #20
 8010d52:	461a      	mov	r2, r3
 8010d54:	4553      	cmp	r3, sl
 8010d56:	db2b      	blt.n	8010db0 <__lshift+0x8c>
 8010d58:	6920      	ldr	r0, [r4, #16]
 8010d5a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010d5e:	f104 0314 	add.w	r3, r4, #20
 8010d62:	f016 021f 	ands.w	r2, r6, #31
 8010d66:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010d6a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010d6e:	d025      	beq.n	8010dbc <__lshift+0x98>
 8010d70:	f1c2 0e20 	rsb	lr, r2, #32
 8010d74:	2000      	movs	r0, #0
 8010d76:	681e      	ldr	r6, [r3, #0]
 8010d78:	468a      	mov	sl, r1
 8010d7a:	4096      	lsls	r6, r2
 8010d7c:	4330      	orrs	r0, r6
 8010d7e:	f84a 0b04 	str.w	r0, [sl], #4
 8010d82:	f853 0b04 	ldr.w	r0, [r3], #4
 8010d86:	459c      	cmp	ip, r3
 8010d88:	fa20 f00e 	lsr.w	r0, r0, lr
 8010d8c:	d814      	bhi.n	8010db8 <__lshift+0x94>
 8010d8e:	6048      	str	r0, [r1, #4]
 8010d90:	b108      	cbz	r0, 8010d96 <__lshift+0x72>
 8010d92:	f109 0502 	add.w	r5, r9, #2
 8010d96:	3d01      	subs	r5, #1
 8010d98:	4638      	mov	r0, r7
 8010d9a:	f8c8 5010 	str.w	r5, [r8, #16]
 8010d9e:	4621      	mov	r1, r4
 8010da0:	f7ff fe33 	bl	8010a0a <_Bfree>
 8010da4:	4640      	mov	r0, r8
 8010da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010daa:	3101      	adds	r1, #1
 8010dac:	005b      	lsls	r3, r3, #1
 8010dae:	e7c7      	b.n	8010d40 <__lshift+0x1c>
 8010db0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010db4:	3301      	adds	r3, #1
 8010db6:	e7cd      	b.n	8010d54 <__lshift+0x30>
 8010db8:	4651      	mov	r1, sl
 8010dba:	e7dc      	b.n	8010d76 <__lshift+0x52>
 8010dbc:	3904      	subs	r1, #4
 8010dbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8010dc2:	f841 2f04 	str.w	r2, [r1, #4]!
 8010dc6:	459c      	cmp	ip, r3
 8010dc8:	d8f9      	bhi.n	8010dbe <__lshift+0x9a>
 8010dca:	e7e4      	b.n	8010d96 <__lshift+0x72>

08010dcc <__mcmp>:
 8010dcc:	6903      	ldr	r3, [r0, #16]
 8010dce:	690a      	ldr	r2, [r1, #16]
 8010dd0:	1a9b      	subs	r3, r3, r2
 8010dd2:	b530      	push	{r4, r5, lr}
 8010dd4:	d10c      	bne.n	8010df0 <__mcmp+0x24>
 8010dd6:	0092      	lsls	r2, r2, #2
 8010dd8:	3014      	adds	r0, #20
 8010dda:	3114      	adds	r1, #20
 8010ddc:	1884      	adds	r4, r0, r2
 8010dde:	4411      	add	r1, r2
 8010de0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010de4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010de8:	4295      	cmp	r5, r2
 8010dea:	d003      	beq.n	8010df4 <__mcmp+0x28>
 8010dec:	d305      	bcc.n	8010dfa <__mcmp+0x2e>
 8010dee:	2301      	movs	r3, #1
 8010df0:	4618      	mov	r0, r3
 8010df2:	bd30      	pop	{r4, r5, pc}
 8010df4:	42a0      	cmp	r0, r4
 8010df6:	d3f3      	bcc.n	8010de0 <__mcmp+0x14>
 8010df8:	e7fa      	b.n	8010df0 <__mcmp+0x24>
 8010dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8010dfe:	e7f7      	b.n	8010df0 <__mcmp+0x24>

08010e00 <__mdiff>:
 8010e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e04:	460d      	mov	r5, r1
 8010e06:	4607      	mov	r7, r0
 8010e08:	4611      	mov	r1, r2
 8010e0a:	4628      	mov	r0, r5
 8010e0c:	4614      	mov	r4, r2
 8010e0e:	f7ff ffdd 	bl	8010dcc <__mcmp>
 8010e12:	1e06      	subs	r6, r0, #0
 8010e14:	d108      	bne.n	8010e28 <__mdiff+0x28>
 8010e16:	4631      	mov	r1, r6
 8010e18:	4638      	mov	r0, r7
 8010e1a:	f7ff fdc2 	bl	80109a2 <_Balloc>
 8010e1e:	2301      	movs	r3, #1
 8010e20:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e28:	bfa4      	itt	ge
 8010e2a:	4623      	movge	r3, r4
 8010e2c:	462c      	movge	r4, r5
 8010e2e:	4638      	mov	r0, r7
 8010e30:	6861      	ldr	r1, [r4, #4]
 8010e32:	bfa6      	itte	ge
 8010e34:	461d      	movge	r5, r3
 8010e36:	2600      	movge	r6, #0
 8010e38:	2601      	movlt	r6, #1
 8010e3a:	f7ff fdb2 	bl	80109a2 <_Balloc>
 8010e3e:	692b      	ldr	r3, [r5, #16]
 8010e40:	60c6      	str	r6, [r0, #12]
 8010e42:	6926      	ldr	r6, [r4, #16]
 8010e44:	f105 0914 	add.w	r9, r5, #20
 8010e48:	f104 0214 	add.w	r2, r4, #20
 8010e4c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010e50:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010e54:	f100 0514 	add.w	r5, r0, #20
 8010e58:	f04f 0e00 	mov.w	lr, #0
 8010e5c:	f852 ab04 	ldr.w	sl, [r2], #4
 8010e60:	f859 4b04 	ldr.w	r4, [r9], #4
 8010e64:	fa1e f18a 	uxtah	r1, lr, sl
 8010e68:	b2a3      	uxth	r3, r4
 8010e6a:	1ac9      	subs	r1, r1, r3
 8010e6c:	0c23      	lsrs	r3, r4, #16
 8010e6e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8010e72:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010e76:	b289      	uxth	r1, r1
 8010e78:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8010e7c:	45c8      	cmp	r8, r9
 8010e7e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010e82:	4694      	mov	ip, r2
 8010e84:	f845 3b04 	str.w	r3, [r5], #4
 8010e88:	d8e8      	bhi.n	8010e5c <__mdiff+0x5c>
 8010e8a:	45bc      	cmp	ip, r7
 8010e8c:	d304      	bcc.n	8010e98 <__mdiff+0x98>
 8010e8e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8010e92:	b183      	cbz	r3, 8010eb6 <__mdiff+0xb6>
 8010e94:	6106      	str	r6, [r0, #16]
 8010e96:	e7c5      	b.n	8010e24 <__mdiff+0x24>
 8010e98:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010e9c:	fa1e f381 	uxtah	r3, lr, r1
 8010ea0:	141a      	asrs	r2, r3, #16
 8010ea2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010ea6:	b29b      	uxth	r3, r3
 8010ea8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010eac:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010eb0:	f845 3b04 	str.w	r3, [r5], #4
 8010eb4:	e7e9      	b.n	8010e8a <__mdiff+0x8a>
 8010eb6:	3e01      	subs	r6, #1
 8010eb8:	e7e9      	b.n	8010e8e <__mdiff+0x8e>

08010eba <__d2b>:
 8010eba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010ebe:	460e      	mov	r6, r1
 8010ec0:	2101      	movs	r1, #1
 8010ec2:	ec59 8b10 	vmov	r8, r9, d0
 8010ec6:	4615      	mov	r5, r2
 8010ec8:	f7ff fd6b 	bl	80109a2 <_Balloc>
 8010ecc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010ed0:	4607      	mov	r7, r0
 8010ed2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010ed6:	bb34      	cbnz	r4, 8010f26 <__d2b+0x6c>
 8010ed8:	9301      	str	r3, [sp, #4]
 8010eda:	f1b8 0300 	subs.w	r3, r8, #0
 8010ede:	d027      	beq.n	8010f30 <__d2b+0x76>
 8010ee0:	a802      	add	r0, sp, #8
 8010ee2:	f840 3d08 	str.w	r3, [r0, #-8]!
 8010ee6:	f7ff fe01 	bl	8010aec <__lo0bits>
 8010eea:	9900      	ldr	r1, [sp, #0]
 8010eec:	b1f0      	cbz	r0, 8010f2c <__d2b+0x72>
 8010eee:	9a01      	ldr	r2, [sp, #4]
 8010ef0:	f1c0 0320 	rsb	r3, r0, #32
 8010ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8010ef8:	430b      	orrs	r3, r1
 8010efa:	40c2      	lsrs	r2, r0
 8010efc:	617b      	str	r3, [r7, #20]
 8010efe:	9201      	str	r2, [sp, #4]
 8010f00:	9b01      	ldr	r3, [sp, #4]
 8010f02:	61bb      	str	r3, [r7, #24]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	bf14      	ite	ne
 8010f08:	2102      	movne	r1, #2
 8010f0a:	2101      	moveq	r1, #1
 8010f0c:	6139      	str	r1, [r7, #16]
 8010f0e:	b1c4      	cbz	r4, 8010f42 <__d2b+0x88>
 8010f10:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010f14:	4404      	add	r4, r0
 8010f16:	6034      	str	r4, [r6, #0]
 8010f18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010f1c:	6028      	str	r0, [r5, #0]
 8010f1e:	4638      	mov	r0, r7
 8010f20:	b003      	add	sp, #12
 8010f22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010f2a:	e7d5      	b.n	8010ed8 <__d2b+0x1e>
 8010f2c:	6179      	str	r1, [r7, #20]
 8010f2e:	e7e7      	b.n	8010f00 <__d2b+0x46>
 8010f30:	a801      	add	r0, sp, #4
 8010f32:	f7ff fddb 	bl	8010aec <__lo0bits>
 8010f36:	9b01      	ldr	r3, [sp, #4]
 8010f38:	617b      	str	r3, [r7, #20]
 8010f3a:	2101      	movs	r1, #1
 8010f3c:	6139      	str	r1, [r7, #16]
 8010f3e:	3020      	adds	r0, #32
 8010f40:	e7e5      	b.n	8010f0e <__d2b+0x54>
 8010f42:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010f46:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010f4a:	6030      	str	r0, [r6, #0]
 8010f4c:	6918      	ldr	r0, [r3, #16]
 8010f4e:	f7ff fdae 	bl	8010aae <__hi0bits>
 8010f52:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010f56:	e7e1      	b.n	8010f1c <__d2b+0x62>

08010f58 <_calloc_r>:
 8010f58:	b538      	push	{r3, r4, r5, lr}
 8010f5a:	fb02 f401 	mul.w	r4, r2, r1
 8010f5e:	4621      	mov	r1, r4
 8010f60:	f7fd fd5e 	bl	800ea20 <_malloc_r>
 8010f64:	4605      	mov	r5, r0
 8010f66:	b118      	cbz	r0, 8010f70 <_calloc_r+0x18>
 8010f68:	4622      	mov	r2, r4
 8010f6a:	2100      	movs	r1, #0
 8010f6c:	f7fd fd01 	bl	800e972 <memset>
 8010f70:	4628      	mov	r0, r5
 8010f72:	bd38      	pop	{r3, r4, r5, pc}

08010f74 <_realloc_r>:
 8010f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f76:	4607      	mov	r7, r0
 8010f78:	4614      	mov	r4, r2
 8010f7a:	460e      	mov	r6, r1
 8010f7c:	b921      	cbnz	r1, 8010f88 <_realloc_r+0x14>
 8010f7e:	4611      	mov	r1, r2
 8010f80:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010f84:	f7fd bd4c 	b.w	800ea20 <_malloc_r>
 8010f88:	b922      	cbnz	r2, 8010f94 <_realloc_r+0x20>
 8010f8a:	f7fd fcfb 	bl	800e984 <_free_r>
 8010f8e:	4625      	mov	r5, r4
 8010f90:	4628      	mov	r0, r5
 8010f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f94:	f000 f9f0 	bl	8011378 <_malloc_usable_size_r>
 8010f98:	42a0      	cmp	r0, r4
 8010f9a:	d20f      	bcs.n	8010fbc <_realloc_r+0x48>
 8010f9c:	4621      	mov	r1, r4
 8010f9e:	4638      	mov	r0, r7
 8010fa0:	f7fd fd3e 	bl	800ea20 <_malloc_r>
 8010fa4:	4605      	mov	r5, r0
 8010fa6:	2800      	cmp	r0, #0
 8010fa8:	d0f2      	beq.n	8010f90 <_realloc_r+0x1c>
 8010faa:	4631      	mov	r1, r6
 8010fac:	4622      	mov	r2, r4
 8010fae:	f7fd fcd5 	bl	800e95c <memcpy>
 8010fb2:	4631      	mov	r1, r6
 8010fb4:	4638      	mov	r0, r7
 8010fb6:	f7fd fce5 	bl	800e984 <_free_r>
 8010fba:	e7e9      	b.n	8010f90 <_realloc_r+0x1c>
 8010fbc:	4635      	mov	r5, r6
 8010fbe:	e7e7      	b.n	8010f90 <_realloc_r+0x1c>

08010fc0 <__ssputs_r>:
 8010fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fc4:	688e      	ldr	r6, [r1, #8]
 8010fc6:	429e      	cmp	r6, r3
 8010fc8:	4682      	mov	sl, r0
 8010fca:	460c      	mov	r4, r1
 8010fcc:	4690      	mov	r8, r2
 8010fce:	4699      	mov	r9, r3
 8010fd0:	d837      	bhi.n	8011042 <__ssputs_r+0x82>
 8010fd2:	898a      	ldrh	r2, [r1, #12]
 8010fd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010fd8:	d031      	beq.n	801103e <__ssputs_r+0x7e>
 8010fda:	6825      	ldr	r5, [r4, #0]
 8010fdc:	6909      	ldr	r1, [r1, #16]
 8010fde:	1a6f      	subs	r7, r5, r1
 8010fe0:	6965      	ldr	r5, [r4, #20]
 8010fe2:	2302      	movs	r3, #2
 8010fe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010fe8:	fb95 f5f3 	sdiv	r5, r5, r3
 8010fec:	f109 0301 	add.w	r3, r9, #1
 8010ff0:	443b      	add	r3, r7
 8010ff2:	429d      	cmp	r5, r3
 8010ff4:	bf38      	it	cc
 8010ff6:	461d      	movcc	r5, r3
 8010ff8:	0553      	lsls	r3, r2, #21
 8010ffa:	d530      	bpl.n	801105e <__ssputs_r+0x9e>
 8010ffc:	4629      	mov	r1, r5
 8010ffe:	f7fd fd0f 	bl	800ea20 <_malloc_r>
 8011002:	4606      	mov	r6, r0
 8011004:	b950      	cbnz	r0, 801101c <__ssputs_r+0x5c>
 8011006:	230c      	movs	r3, #12
 8011008:	f8ca 3000 	str.w	r3, [sl]
 801100c:	89a3      	ldrh	r3, [r4, #12]
 801100e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011012:	81a3      	strh	r3, [r4, #12]
 8011014:	f04f 30ff 	mov.w	r0, #4294967295
 8011018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801101c:	463a      	mov	r2, r7
 801101e:	6921      	ldr	r1, [r4, #16]
 8011020:	f7fd fc9c 	bl	800e95c <memcpy>
 8011024:	89a3      	ldrh	r3, [r4, #12]
 8011026:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801102a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801102e:	81a3      	strh	r3, [r4, #12]
 8011030:	6126      	str	r6, [r4, #16]
 8011032:	6165      	str	r5, [r4, #20]
 8011034:	443e      	add	r6, r7
 8011036:	1bed      	subs	r5, r5, r7
 8011038:	6026      	str	r6, [r4, #0]
 801103a:	60a5      	str	r5, [r4, #8]
 801103c:	464e      	mov	r6, r9
 801103e:	454e      	cmp	r6, r9
 8011040:	d900      	bls.n	8011044 <__ssputs_r+0x84>
 8011042:	464e      	mov	r6, r9
 8011044:	4632      	mov	r2, r6
 8011046:	4641      	mov	r1, r8
 8011048:	6820      	ldr	r0, [r4, #0]
 801104a:	f7ff fc8f 	bl	801096c <memmove>
 801104e:	68a3      	ldr	r3, [r4, #8]
 8011050:	1b9b      	subs	r3, r3, r6
 8011052:	60a3      	str	r3, [r4, #8]
 8011054:	6823      	ldr	r3, [r4, #0]
 8011056:	441e      	add	r6, r3
 8011058:	6026      	str	r6, [r4, #0]
 801105a:	2000      	movs	r0, #0
 801105c:	e7dc      	b.n	8011018 <__ssputs_r+0x58>
 801105e:	462a      	mov	r2, r5
 8011060:	f7ff ff88 	bl	8010f74 <_realloc_r>
 8011064:	4606      	mov	r6, r0
 8011066:	2800      	cmp	r0, #0
 8011068:	d1e2      	bne.n	8011030 <__ssputs_r+0x70>
 801106a:	6921      	ldr	r1, [r4, #16]
 801106c:	4650      	mov	r0, sl
 801106e:	f7fd fc89 	bl	800e984 <_free_r>
 8011072:	e7c8      	b.n	8011006 <__ssputs_r+0x46>

08011074 <_svfiprintf_r>:
 8011074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011078:	461d      	mov	r5, r3
 801107a:	898b      	ldrh	r3, [r1, #12]
 801107c:	061f      	lsls	r7, r3, #24
 801107e:	b09d      	sub	sp, #116	; 0x74
 8011080:	4680      	mov	r8, r0
 8011082:	460c      	mov	r4, r1
 8011084:	4616      	mov	r6, r2
 8011086:	d50f      	bpl.n	80110a8 <_svfiprintf_r+0x34>
 8011088:	690b      	ldr	r3, [r1, #16]
 801108a:	b96b      	cbnz	r3, 80110a8 <_svfiprintf_r+0x34>
 801108c:	2140      	movs	r1, #64	; 0x40
 801108e:	f7fd fcc7 	bl	800ea20 <_malloc_r>
 8011092:	6020      	str	r0, [r4, #0]
 8011094:	6120      	str	r0, [r4, #16]
 8011096:	b928      	cbnz	r0, 80110a4 <_svfiprintf_r+0x30>
 8011098:	230c      	movs	r3, #12
 801109a:	f8c8 3000 	str.w	r3, [r8]
 801109e:	f04f 30ff 	mov.w	r0, #4294967295
 80110a2:	e0c8      	b.n	8011236 <_svfiprintf_r+0x1c2>
 80110a4:	2340      	movs	r3, #64	; 0x40
 80110a6:	6163      	str	r3, [r4, #20]
 80110a8:	2300      	movs	r3, #0
 80110aa:	9309      	str	r3, [sp, #36]	; 0x24
 80110ac:	2320      	movs	r3, #32
 80110ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80110b2:	2330      	movs	r3, #48	; 0x30
 80110b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80110b8:	9503      	str	r5, [sp, #12]
 80110ba:	f04f 0b01 	mov.w	fp, #1
 80110be:	4637      	mov	r7, r6
 80110c0:	463d      	mov	r5, r7
 80110c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80110c6:	b10b      	cbz	r3, 80110cc <_svfiprintf_r+0x58>
 80110c8:	2b25      	cmp	r3, #37	; 0x25
 80110ca:	d13e      	bne.n	801114a <_svfiprintf_r+0xd6>
 80110cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80110d0:	d00b      	beq.n	80110ea <_svfiprintf_r+0x76>
 80110d2:	4653      	mov	r3, sl
 80110d4:	4632      	mov	r2, r6
 80110d6:	4621      	mov	r1, r4
 80110d8:	4640      	mov	r0, r8
 80110da:	f7ff ff71 	bl	8010fc0 <__ssputs_r>
 80110de:	3001      	adds	r0, #1
 80110e0:	f000 80a4 	beq.w	801122c <_svfiprintf_r+0x1b8>
 80110e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110e6:	4453      	add	r3, sl
 80110e8:	9309      	str	r3, [sp, #36]	; 0x24
 80110ea:	783b      	ldrb	r3, [r7, #0]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	f000 809d 	beq.w	801122c <_svfiprintf_r+0x1b8>
 80110f2:	2300      	movs	r3, #0
 80110f4:	f04f 32ff 	mov.w	r2, #4294967295
 80110f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80110fc:	9304      	str	r3, [sp, #16]
 80110fe:	9307      	str	r3, [sp, #28]
 8011100:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011104:	931a      	str	r3, [sp, #104]	; 0x68
 8011106:	462f      	mov	r7, r5
 8011108:	2205      	movs	r2, #5
 801110a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801110e:	4850      	ldr	r0, [pc, #320]	; (8011250 <_svfiprintf_r+0x1dc>)
 8011110:	f7ef f886 	bl	8000220 <memchr>
 8011114:	9b04      	ldr	r3, [sp, #16]
 8011116:	b9d0      	cbnz	r0, 801114e <_svfiprintf_r+0xda>
 8011118:	06d9      	lsls	r1, r3, #27
 801111a:	bf44      	itt	mi
 801111c:	2220      	movmi	r2, #32
 801111e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011122:	071a      	lsls	r2, r3, #28
 8011124:	bf44      	itt	mi
 8011126:	222b      	movmi	r2, #43	; 0x2b
 8011128:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801112c:	782a      	ldrb	r2, [r5, #0]
 801112e:	2a2a      	cmp	r2, #42	; 0x2a
 8011130:	d015      	beq.n	801115e <_svfiprintf_r+0xea>
 8011132:	9a07      	ldr	r2, [sp, #28]
 8011134:	462f      	mov	r7, r5
 8011136:	2000      	movs	r0, #0
 8011138:	250a      	movs	r5, #10
 801113a:	4639      	mov	r1, r7
 801113c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011140:	3b30      	subs	r3, #48	; 0x30
 8011142:	2b09      	cmp	r3, #9
 8011144:	d94d      	bls.n	80111e2 <_svfiprintf_r+0x16e>
 8011146:	b1b8      	cbz	r0, 8011178 <_svfiprintf_r+0x104>
 8011148:	e00f      	b.n	801116a <_svfiprintf_r+0xf6>
 801114a:	462f      	mov	r7, r5
 801114c:	e7b8      	b.n	80110c0 <_svfiprintf_r+0x4c>
 801114e:	4a40      	ldr	r2, [pc, #256]	; (8011250 <_svfiprintf_r+0x1dc>)
 8011150:	1a80      	subs	r0, r0, r2
 8011152:	fa0b f000 	lsl.w	r0, fp, r0
 8011156:	4318      	orrs	r0, r3
 8011158:	9004      	str	r0, [sp, #16]
 801115a:	463d      	mov	r5, r7
 801115c:	e7d3      	b.n	8011106 <_svfiprintf_r+0x92>
 801115e:	9a03      	ldr	r2, [sp, #12]
 8011160:	1d11      	adds	r1, r2, #4
 8011162:	6812      	ldr	r2, [r2, #0]
 8011164:	9103      	str	r1, [sp, #12]
 8011166:	2a00      	cmp	r2, #0
 8011168:	db01      	blt.n	801116e <_svfiprintf_r+0xfa>
 801116a:	9207      	str	r2, [sp, #28]
 801116c:	e004      	b.n	8011178 <_svfiprintf_r+0x104>
 801116e:	4252      	negs	r2, r2
 8011170:	f043 0302 	orr.w	r3, r3, #2
 8011174:	9207      	str	r2, [sp, #28]
 8011176:	9304      	str	r3, [sp, #16]
 8011178:	783b      	ldrb	r3, [r7, #0]
 801117a:	2b2e      	cmp	r3, #46	; 0x2e
 801117c:	d10c      	bne.n	8011198 <_svfiprintf_r+0x124>
 801117e:	787b      	ldrb	r3, [r7, #1]
 8011180:	2b2a      	cmp	r3, #42	; 0x2a
 8011182:	d133      	bne.n	80111ec <_svfiprintf_r+0x178>
 8011184:	9b03      	ldr	r3, [sp, #12]
 8011186:	1d1a      	adds	r2, r3, #4
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	9203      	str	r2, [sp, #12]
 801118c:	2b00      	cmp	r3, #0
 801118e:	bfb8      	it	lt
 8011190:	f04f 33ff 	movlt.w	r3, #4294967295
 8011194:	3702      	adds	r7, #2
 8011196:	9305      	str	r3, [sp, #20]
 8011198:	4d2e      	ldr	r5, [pc, #184]	; (8011254 <_svfiprintf_r+0x1e0>)
 801119a:	7839      	ldrb	r1, [r7, #0]
 801119c:	2203      	movs	r2, #3
 801119e:	4628      	mov	r0, r5
 80111a0:	f7ef f83e 	bl	8000220 <memchr>
 80111a4:	b138      	cbz	r0, 80111b6 <_svfiprintf_r+0x142>
 80111a6:	2340      	movs	r3, #64	; 0x40
 80111a8:	1b40      	subs	r0, r0, r5
 80111aa:	fa03 f000 	lsl.w	r0, r3, r0
 80111ae:	9b04      	ldr	r3, [sp, #16]
 80111b0:	4303      	orrs	r3, r0
 80111b2:	3701      	adds	r7, #1
 80111b4:	9304      	str	r3, [sp, #16]
 80111b6:	7839      	ldrb	r1, [r7, #0]
 80111b8:	4827      	ldr	r0, [pc, #156]	; (8011258 <_svfiprintf_r+0x1e4>)
 80111ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80111be:	2206      	movs	r2, #6
 80111c0:	1c7e      	adds	r6, r7, #1
 80111c2:	f7ef f82d 	bl	8000220 <memchr>
 80111c6:	2800      	cmp	r0, #0
 80111c8:	d038      	beq.n	801123c <_svfiprintf_r+0x1c8>
 80111ca:	4b24      	ldr	r3, [pc, #144]	; (801125c <_svfiprintf_r+0x1e8>)
 80111cc:	bb13      	cbnz	r3, 8011214 <_svfiprintf_r+0x1a0>
 80111ce:	9b03      	ldr	r3, [sp, #12]
 80111d0:	3307      	adds	r3, #7
 80111d2:	f023 0307 	bic.w	r3, r3, #7
 80111d6:	3308      	adds	r3, #8
 80111d8:	9303      	str	r3, [sp, #12]
 80111da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111dc:	444b      	add	r3, r9
 80111de:	9309      	str	r3, [sp, #36]	; 0x24
 80111e0:	e76d      	b.n	80110be <_svfiprintf_r+0x4a>
 80111e2:	fb05 3202 	mla	r2, r5, r2, r3
 80111e6:	2001      	movs	r0, #1
 80111e8:	460f      	mov	r7, r1
 80111ea:	e7a6      	b.n	801113a <_svfiprintf_r+0xc6>
 80111ec:	2300      	movs	r3, #0
 80111ee:	3701      	adds	r7, #1
 80111f0:	9305      	str	r3, [sp, #20]
 80111f2:	4619      	mov	r1, r3
 80111f4:	250a      	movs	r5, #10
 80111f6:	4638      	mov	r0, r7
 80111f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80111fc:	3a30      	subs	r2, #48	; 0x30
 80111fe:	2a09      	cmp	r2, #9
 8011200:	d903      	bls.n	801120a <_svfiprintf_r+0x196>
 8011202:	2b00      	cmp	r3, #0
 8011204:	d0c8      	beq.n	8011198 <_svfiprintf_r+0x124>
 8011206:	9105      	str	r1, [sp, #20]
 8011208:	e7c6      	b.n	8011198 <_svfiprintf_r+0x124>
 801120a:	fb05 2101 	mla	r1, r5, r1, r2
 801120e:	2301      	movs	r3, #1
 8011210:	4607      	mov	r7, r0
 8011212:	e7f0      	b.n	80111f6 <_svfiprintf_r+0x182>
 8011214:	ab03      	add	r3, sp, #12
 8011216:	9300      	str	r3, [sp, #0]
 8011218:	4622      	mov	r2, r4
 801121a:	4b11      	ldr	r3, [pc, #68]	; (8011260 <_svfiprintf_r+0x1ec>)
 801121c:	a904      	add	r1, sp, #16
 801121e:	4640      	mov	r0, r8
 8011220:	f7fd fe2c 	bl	800ee7c <_printf_float>
 8011224:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011228:	4681      	mov	r9, r0
 801122a:	d1d6      	bne.n	80111da <_svfiprintf_r+0x166>
 801122c:	89a3      	ldrh	r3, [r4, #12]
 801122e:	065b      	lsls	r3, r3, #25
 8011230:	f53f af35 	bmi.w	801109e <_svfiprintf_r+0x2a>
 8011234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011236:	b01d      	add	sp, #116	; 0x74
 8011238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801123c:	ab03      	add	r3, sp, #12
 801123e:	9300      	str	r3, [sp, #0]
 8011240:	4622      	mov	r2, r4
 8011242:	4b07      	ldr	r3, [pc, #28]	; (8011260 <_svfiprintf_r+0x1ec>)
 8011244:	a904      	add	r1, sp, #16
 8011246:	4640      	mov	r0, r8
 8011248:	f7fe f8ce 	bl	800f3e8 <_printf_i>
 801124c:	e7ea      	b.n	8011224 <_svfiprintf_r+0x1b0>
 801124e:	bf00      	nop
 8011250:	080136bc 	.word	0x080136bc
 8011254:	080136c2 	.word	0x080136c2
 8011258:	080136c6 	.word	0x080136c6
 801125c:	0800ee7d 	.word	0x0800ee7d
 8011260:	08010fc1 	.word	0x08010fc1

08011264 <_read_r>:
 8011264:	b538      	push	{r3, r4, r5, lr}
 8011266:	4c07      	ldr	r4, [pc, #28]	; (8011284 <_read_r+0x20>)
 8011268:	4605      	mov	r5, r0
 801126a:	4608      	mov	r0, r1
 801126c:	4611      	mov	r1, r2
 801126e:	2200      	movs	r2, #0
 8011270:	6022      	str	r2, [r4, #0]
 8011272:	461a      	mov	r2, r3
 8011274:	f7f2 faf6 	bl	8003864 <_read>
 8011278:	1c43      	adds	r3, r0, #1
 801127a:	d102      	bne.n	8011282 <_read_r+0x1e>
 801127c:	6823      	ldr	r3, [r4, #0]
 801127e:	b103      	cbz	r3, 8011282 <_read_r+0x1e>
 8011280:	602b      	str	r3, [r5, #0]
 8011282:	bd38      	pop	{r3, r4, r5, pc}
 8011284:	2000631c 	.word	0x2000631c

08011288 <_raise_r>:
 8011288:	291f      	cmp	r1, #31
 801128a:	b538      	push	{r3, r4, r5, lr}
 801128c:	4604      	mov	r4, r0
 801128e:	460d      	mov	r5, r1
 8011290:	d904      	bls.n	801129c <_raise_r+0x14>
 8011292:	2316      	movs	r3, #22
 8011294:	6003      	str	r3, [r0, #0]
 8011296:	f04f 30ff 	mov.w	r0, #4294967295
 801129a:	bd38      	pop	{r3, r4, r5, pc}
 801129c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801129e:	b112      	cbz	r2, 80112a6 <_raise_r+0x1e>
 80112a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80112a4:	b94b      	cbnz	r3, 80112ba <_raise_r+0x32>
 80112a6:	4620      	mov	r0, r4
 80112a8:	f000 f830 	bl	801130c <_getpid_r>
 80112ac:	462a      	mov	r2, r5
 80112ae:	4601      	mov	r1, r0
 80112b0:	4620      	mov	r0, r4
 80112b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112b6:	f000 b817 	b.w	80112e8 <_kill_r>
 80112ba:	2b01      	cmp	r3, #1
 80112bc:	d00a      	beq.n	80112d4 <_raise_r+0x4c>
 80112be:	1c59      	adds	r1, r3, #1
 80112c0:	d103      	bne.n	80112ca <_raise_r+0x42>
 80112c2:	2316      	movs	r3, #22
 80112c4:	6003      	str	r3, [r0, #0]
 80112c6:	2001      	movs	r0, #1
 80112c8:	e7e7      	b.n	801129a <_raise_r+0x12>
 80112ca:	2400      	movs	r4, #0
 80112cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80112d0:	4628      	mov	r0, r5
 80112d2:	4798      	blx	r3
 80112d4:	2000      	movs	r0, #0
 80112d6:	e7e0      	b.n	801129a <_raise_r+0x12>

080112d8 <raise>:
 80112d8:	4b02      	ldr	r3, [pc, #8]	; (80112e4 <raise+0xc>)
 80112da:	4601      	mov	r1, r0
 80112dc:	6818      	ldr	r0, [r3, #0]
 80112de:	f7ff bfd3 	b.w	8011288 <_raise_r>
 80112e2:	bf00      	nop
 80112e4:	200001b4 	.word	0x200001b4

080112e8 <_kill_r>:
 80112e8:	b538      	push	{r3, r4, r5, lr}
 80112ea:	4c07      	ldr	r4, [pc, #28]	; (8011308 <_kill_r+0x20>)
 80112ec:	2300      	movs	r3, #0
 80112ee:	4605      	mov	r5, r0
 80112f0:	4608      	mov	r0, r1
 80112f2:	4611      	mov	r1, r2
 80112f4:	6023      	str	r3, [r4, #0]
 80112f6:	f7f2 fa9b 	bl	8003830 <_kill>
 80112fa:	1c43      	adds	r3, r0, #1
 80112fc:	d102      	bne.n	8011304 <_kill_r+0x1c>
 80112fe:	6823      	ldr	r3, [r4, #0]
 8011300:	b103      	cbz	r3, 8011304 <_kill_r+0x1c>
 8011302:	602b      	str	r3, [r5, #0]
 8011304:	bd38      	pop	{r3, r4, r5, pc}
 8011306:	bf00      	nop
 8011308:	2000631c 	.word	0x2000631c

0801130c <_getpid_r>:
 801130c:	f7f2 ba88 	b.w	8003820 <_getpid>

08011310 <_fstat_r>:
 8011310:	b538      	push	{r3, r4, r5, lr}
 8011312:	4c07      	ldr	r4, [pc, #28]	; (8011330 <_fstat_r+0x20>)
 8011314:	2300      	movs	r3, #0
 8011316:	4605      	mov	r5, r0
 8011318:	4608      	mov	r0, r1
 801131a:	4611      	mov	r1, r2
 801131c:	6023      	str	r3, [r4, #0]
 801131e:	f7f2 fae6 	bl	80038ee <_fstat>
 8011322:	1c43      	adds	r3, r0, #1
 8011324:	d102      	bne.n	801132c <_fstat_r+0x1c>
 8011326:	6823      	ldr	r3, [r4, #0]
 8011328:	b103      	cbz	r3, 801132c <_fstat_r+0x1c>
 801132a:	602b      	str	r3, [r5, #0]
 801132c:	bd38      	pop	{r3, r4, r5, pc}
 801132e:	bf00      	nop
 8011330:	2000631c 	.word	0x2000631c

08011334 <_isatty_r>:
 8011334:	b538      	push	{r3, r4, r5, lr}
 8011336:	4c06      	ldr	r4, [pc, #24]	; (8011350 <_isatty_r+0x1c>)
 8011338:	2300      	movs	r3, #0
 801133a:	4605      	mov	r5, r0
 801133c:	4608      	mov	r0, r1
 801133e:	6023      	str	r3, [r4, #0]
 8011340:	f7f2 fae5 	bl	800390e <_isatty>
 8011344:	1c43      	adds	r3, r0, #1
 8011346:	d102      	bne.n	801134e <_isatty_r+0x1a>
 8011348:	6823      	ldr	r3, [r4, #0]
 801134a:	b103      	cbz	r3, 801134e <_isatty_r+0x1a>
 801134c:	602b      	str	r3, [r5, #0]
 801134e:	bd38      	pop	{r3, r4, r5, pc}
 8011350:	2000631c 	.word	0x2000631c

08011354 <__ascii_mbtowc>:
 8011354:	b082      	sub	sp, #8
 8011356:	b901      	cbnz	r1, 801135a <__ascii_mbtowc+0x6>
 8011358:	a901      	add	r1, sp, #4
 801135a:	b142      	cbz	r2, 801136e <__ascii_mbtowc+0x1a>
 801135c:	b14b      	cbz	r3, 8011372 <__ascii_mbtowc+0x1e>
 801135e:	7813      	ldrb	r3, [r2, #0]
 8011360:	600b      	str	r3, [r1, #0]
 8011362:	7812      	ldrb	r2, [r2, #0]
 8011364:	1c10      	adds	r0, r2, #0
 8011366:	bf18      	it	ne
 8011368:	2001      	movne	r0, #1
 801136a:	b002      	add	sp, #8
 801136c:	4770      	bx	lr
 801136e:	4610      	mov	r0, r2
 8011370:	e7fb      	b.n	801136a <__ascii_mbtowc+0x16>
 8011372:	f06f 0001 	mvn.w	r0, #1
 8011376:	e7f8      	b.n	801136a <__ascii_mbtowc+0x16>

08011378 <_malloc_usable_size_r>:
 8011378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801137c:	1f18      	subs	r0, r3, #4
 801137e:	2b00      	cmp	r3, #0
 8011380:	bfbc      	itt	lt
 8011382:	580b      	ldrlt	r3, [r1, r0]
 8011384:	18c0      	addlt	r0, r0, r3
 8011386:	4770      	bx	lr

08011388 <__ascii_wctomb>:
 8011388:	b149      	cbz	r1, 801139e <__ascii_wctomb+0x16>
 801138a:	2aff      	cmp	r2, #255	; 0xff
 801138c:	bf85      	ittet	hi
 801138e:	238a      	movhi	r3, #138	; 0x8a
 8011390:	6003      	strhi	r3, [r0, #0]
 8011392:	700a      	strbls	r2, [r1, #0]
 8011394:	f04f 30ff 	movhi.w	r0, #4294967295
 8011398:	bf98      	it	ls
 801139a:	2001      	movls	r0, #1
 801139c:	4770      	bx	lr
 801139e:	4608      	mov	r0, r1
 80113a0:	4770      	bx	lr
 80113a2:	0000      	movs	r0, r0
 80113a4:	0000      	movs	r0, r0
	...

080113a8 <cos>:
 80113a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80113aa:	ec51 0b10 	vmov	r0, r1, d0
 80113ae:	4a1e      	ldr	r2, [pc, #120]	; (8011428 <cos+0x80>)
 80113b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80113b4:	4293      	cmp	r3, r2
 80113b6:	dc06      	bgt.n	80113c6 <cos+0x1e>
 80113b8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011420 <cos+0x78>
 80113bc:	f000 fec8 	bl	8012150 <__kernel_cos>
 80113c0:	ec51 0b10 	vmov	r0, r1, d0
 80113c4:	e007      	b.n	80113d6 <cos+0x2e>
 80113c6:	4a19      	ldr	r2, [pc, #100]	; (801142c <cos+0x84>)
 80113c8:	4293      	cmp	r3, r2
 80113ca:	dd09      	ble.n	80113e0 <cos+0x38>
 80113cc:	ee10 2a10 	vmov	r2, s0
 80113d0:	460b      	mov	r3, r1
 80113d2:	f7ee ff79 	bl	80002c8 <__aeabi_dsub>
 80113d6:	ec41 0b10 	vmov	d0, r0, r1
 80113da:	b005      	add	sp, #20
 80113dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80113e0:	4668      	mov	r0, sp
 80113e2:	f000 fc11 	bl	8011c08 <__ieee754_rem_pio2>
 80113e6:	f000 0003 	and.w	r0, r0, #3
 80113ea:	2801      	cmp	r0, #1
 80113ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80113f0:	ed9d 0b00 	vldr	d0, [sp]
 80113f4:	d007      	beq.n	8011406 <cos+0x5e>
 80113f6:	2802      	cmp	r0, #2
 80113f8:	d00e      	beq.n	8011418 <cos+0x70>
 80113fa:	2800      	cmp	r0, #0
 80113fc:	d0de      	beq.n	80113bc <cos+0x14>
 80113fe:	2001      	movs	r0, #1
 8011400:	f001 faae 	bl	8012960 <__kernel_sin>
 8011404:	e7dc      	b.n	80113c0 <cos+0x18>
 8011406:	f001 faab 	bl	8012960 <__kernel_sin>
 801140a:	ec53 2b10 	vmov	r2, r3, d0
 801140e:	ee10 0a10 	vmov	r0, s0
 8011412:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011416:	e7de      	b.n	80113d6 <cos+0x2e>
 8011418:	f000 fe9a 	bl	8012150 <__kernel_cos>
 801141c:	e7f5      	b.n	801140a <cos+0x62>
 801141e:	bf00      	nop
	...
 8011428:	3fe921fb 	.word	0x3fe921fb
 801142c:	7fefffff 	.word	0x7fefffff

08011430 <sin>:
 8011430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011432:	ec51 0b10 	vmov	r0, r1, d0
 8011436:	4a20      	ldr	r2, [pc, #128]	; (80114b8 <sin+0x88>)
 8011438:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801143c:	4293      	cmp	r3, r2
 801143e:	dc07      	bgt.n	8011450 <sin+0x20>
 8011440:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80114b0 <sin+0x80>
 8011444:	2000      	movs	r0, #0
 8011446:	f001 fa8b 	bl	8012960 <__kernel_sin>
 801144a:	ec51 0b10 	vmov	r0, r1, d0
 801144e:	e007      	b.n	8011460 <sin+0x30>
 8011450:	4a1a      	ldr	r2, [pc, #104]	; (80114bc <sin+0x8c>)
 8011452:	4293      	cmp	r3, r2
 8011454:	dd09      	ble.n	801146a <sin+0x3a>
 8011456:	ee10 2a10 	vmov	r2, s0
 801145a:	460b      	mov	r3, r1
 801145c:	f7ee ff34 	bl	80002c8 <__aeabi_dsub>
 8011460:	ec41 0b10 	vmov	d0, r0, r1
 8011464:	b005      	add	sp, #20
 8011466:	f85d fb04 	ldr.w	pc, [sp], #4
 801146a:	4668      	mov	r0, sp
 801146c:	f000 fbcc 	bl	8011c08 <__ieee754_rem_pio2>
 8011470:	f000 0003 	and.w	r0, r0, #3
 8011474:	2801      	cmp	r0, #1
 8011476:	ed9d 1b02 	vldr	d1, [sp, #8]
 801147a:	ed9d 0b00 	vldr	d0, [sp]
 801147e:	d004      	beq.n	801148a <sin+0x5a>
 8011480:	2802      	cmp	r0, #2
 8011482:	d005      	beq.n	8011490 <sin+0x60>
 8011484:	b970      	cbnz	r0, 80114a4 <sin+0x74>
 8011486:	2001      	movs	r0, #1
 8011488:	e7dd      	b.n	8011446 <sin+0x16>
 801148a:	f000 fe61 	bl	8012150 <__kernel_cos>
 801148e:	e7dc      	b.n	801144a <sin+0x1a>
 8011490:	2001      	movs	r0, #1
 8011492:	f001 fa65 	bl	8012960 <__kernel_sin>
 8011496:	ec53 2b10 	vmov	r2, r3, d0
 801149a:	ee10 0a10 	vmov	r0, s0
 801149e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80114a2:	e7dd      	b.n	8011460 <sin+0x30>
 80114a4:	f000 fe54 	bl	8012150 <__kernel_cos>
 80114a8:	e7f5      	b.n	8011496 <sin+0x66>
 80114aa:	bf00      	nop
 80114ac:	f3af 8000 	nop.w
	...
 80114b8:	3fe921fb 	.word	0x3fe921fb
 80114bc:	7fefffff 	.word	0x7fefffff

080114c0 <asin>:
 80114c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114c2:	ed2d 8b02 	vpush	{d8}
 80114c6:	4e26      	ldr	r6, [pc, #152]	; (8011560 <asin+0xa0>)
 80114c8:	b08b      	sub	sp, #44	; 0x2c
 80114ca:	ec55 4b10 	vmov	r4, r5, d0
 80114ce:	f000 f8ab 	bl	8011628 <__ieee754_asin>
 80114d2:	f996 3000 	ldrsb.w	r3, [r6]
 80114d6:	eeb0 8a40 	vmov.f32	s16, s0
 80114da:	eef0 8a60 	vmov.f32	s17, s1
 80114de:	3301      	adds	r3, #1
 80114e0:	d036      	beq.n	8011550 <asin+0x90>
 80114e2:	4622      	mov	r2, r4
 80114e4:	462b      	mov	r3, r5
 80114e6:	4620      	mov	r0, r4
 80114e8:	4629      	mov	r1, r5
 80114ea:	f7ef fb3f 	bl	8000b6c <__aeabi_dcmpun>
 80114ee:	4607      	mov	r7, r0
 80114f0:	bb70      	cbnz	r0, 8011550 <asin+0x90>
 80114f2:	ec45 4b10 	vmov	d0, r4, r5
 80114f6:	f001 fc8f 	bl	8012e18 <fabs>
 80114fa:	2200      	movs	r2, #0
 80114fc:	4b19      	ldr	r3, [pc, #100]	; (8011564 <asin+0xa4>)
 80114fe:	ec51 0b10 	vmov	r0, r1, d0
 8011502:	f7ef fb29 	bl	8000b58 <__aeabi_dcmpgt>
 8011506:	b318      	cbz	r0, 8011550 <asin+0x90>
 8011508:	2301      	movs	r3, #1
 801150a:	9300      	str	r3, [sp, #0]
 801150c:	4816      	ldr	r0, [pc, #88]	; (8011568 <asin+0xa8>)
 801150e:	4b17      	ldr	r3, [pc, #92]	; (801156c <asin+0xac>)
 8011510:	9301      	str	r3, [sp, #4]
 8011512:	9708      	str	r7, [sp, #32]
 8011514:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011518:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801151c:	f001 fd10 	bl	8012f40 <nan>
 8011520:	f996 3000 	ldrsb.w	r3, [r6]
 8011524:	2b02      	cmp	r3, #2
 8011526:	ed8d 0b06 	vstr	d0, [sp, #24]
 801152a:	d104      	bne.n	8011536 <asin+0x76>
 801152c:	f7fd f9ca 	bl	800e8c4 <__errno>
 8011530:	2321      	movs	r3, #33	; 0x21
 8011532:	6003      	str	r3, [r0, #0]
 8011534:	e004      	b.n	8011540 <asin+0x80>
 8011536:	4668      	mov	r0, sp
 8011538:	f001 fcfe 	bl	8012f38 <matherr>
 801153c:	2800      	cmp	r0, #0
 801153e:	d0f5      	beq.n	801152c <asin+0x6c>
 8011540:	9b08      	ldr	r3, [sp, #32]
 8011542:	b11b      	cbz	r3, 801154c <asin+0x8c>
 8011544:	f7fd f9be 	bl	800e8c4 <__errno>
 8011548:	9b08      	ldr	r3, [sp, #32]
 801154a:	6003      	str	r3, [r0, #0]
 801154c:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011550:	eeb0 0a48 	vmov.f32	s0, s16
 8011554:	eef0 0a68 	vmov.f32	s1, s17
 8011558:	b00b      	add	sp, #44	; 0x2c
 801155a:	ecbd 8b02 	vpop	{d8}
 801155e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011560:	20000384 	.word	0x20000384
 8011564:	3ff00000 	.word	0x3ff00000
 8011568:	080136b7 	.word	0x080136b7
 801156c:	08013977 	.word	0x08013977

08011570 <atan2>:
 8011570:	f000 ba6a 	b.w	8011a48 <__ieee754_atan2>

08011574 <sqrt>:
 8011574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011578:	ed2d 8b02 	vpush	{d8}
 801157c:	b08b      	sub	sp, #44	; 0x2c
 801157e:	ec55 4b10 	vmov	r4, r5, d0
 8011582:	f000 fd33 	bl	8011fec <__ieee754_sqrt>
 8011586:	4b26      	ldr	r3, [pc, #152]	; (8011620 <sqrt+0xac>)
 8011588:	eeb0 8a40 	vmov.f32	s16, s0
 801158c:	eef0 8a60 	vmov.f32	s17, s1
 8011590:	f993 6000 	ldrsb.w	r6, [r3]
 8011594:	1c73      	adds	r3, r6, #1
 8011596:	d02a      	beq.n	80115ee <sqrt+0x7a>
 8011598:	4622      	mov	r2, r4
 801159a:	462b      	mov	r3, r5
 801159c:	4620      	mov	r0, r4
 801159e:	4629      	mov	r1, r5
 80115a0:	f7ef fae4 	bl	8000b6c <__aeabi_dcmpun>
 80115a4:	4607      	mov	r7, r0
 80115a6:	bb10      	cbnz	r0, 80115ee <sqrt+0x7a>
 80115a8:	f04f 0800 	mov.w	r8, #0
 80115ac:	f04f 0900 	mov.w	r9, #0
 80115b0:	4642      	mov	r2, r8
 80115b2:	464b      	mov	r3, r9
 80115b4:	4620      	mov	r0, r4
 80115b6:	4629      	mov	r1, r5
 80115b8:	f7ef fab0 	bl	8000b1c <__aeabi_dcmplt>
 80115bc:	b1b8      	cbz	r0, 80115ee <sqrt+0x7a>
 80115be:	2301      	movs	r3, #1
 80115c0:	9300      	str	r3, [sp, #0]
 80115c2:	4b18      	ldr	r3, [pc, #96]	; (8011624 <sqrt+0xb0>)
 80115c4:	9301      	str	r3, [sp, #4]
 80115c6:	9708      	str	r7, [sp, #32]
 80115c8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80115cc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80115d0:	b9b6      	cbnz	r6, 8011600 <sqrt+0x8c>
 80115d2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80115d6:	4668      	mov	r0, sp
 80115d8:	f001 fcae 	bl	8012f38 <matherr>
 80115dc:	b1d0      	cbz	r0, 8011614 <sqrt+0xa0>
 80115de:	9b08      	ldr	r3, [sp, #32]
 80115e0:	b11b      	cbz	r3, 80115ea <sqrt+0x76>
 80115e2:	f7fd f96f 	bl	800e8c4 <__errno>
 80115e6:	9b08      	ldr	r3, [sp, #32]
 80115e8:	6003      	str	r3, [r0, #0]
 80115ea:	ed9d 8b06 	vldr	d8, [sp, #24]
 80115ee:	eeb0 0a48 	vmov.f32	s0, s16
 80115f2:	eef0 0a68 	vmov.f32	s1, s17
 80115f6:	b00b      	add	sp, #44	; 0x2c
 80115f8:	ecbd 8b02 	vpop	{d8}
 80115fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011600:	4642      	mov	r2, r8
 8011602:	464b      	mov	r3, r9
 8011604:	4640      	mov	r0, r8
 8011606:	4649      	mov	r1, r9
 8011608:	f7ef f940 	bl	800088c <__aeabi_ddiv>
 801160c:	2e02      	cmp	r6, #2
 801160e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011612:	d1e0      	bne.n	80115d6 <sqrt+0x62>
 8011614:	f7fd f956 	bl	800e8c4 <__errno>
 8011618:	2321      	movs	r3, #33	; 0x21
 801161a:	6003      	str	r3, [r0, #0]
 801161c:	e7df      	b.n	80115de <sqrt+0x6a>
 801161e:	bf00      	nop
 8011620:	20000384 	.word	0x20000384
 8011624:	0801397c 	.word	0x0801397c

08011628 <__ieee754_asin>:
 8011628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801162c:	ec55 4b10 	vmov	r4, r5, d0
 8011630:	4bcb      	ldr	r3, [pc, #812]	; (8011960 <__ieee754_asin+0x338>)
 8011632:	b087      	sub	sp, #28
 8011634:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8011638:	429f      	cmp	r7, r3
 801163a:	9501      	str	r5, [sp, #4]
 801163c:	dd31      	ble.n	80116a2 <__ieee754_asin+0x7a>
 801163e:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8011642:	ee10 3a10 	vmov	r3, s0
 8011646:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 801164a:	433b      	orrs	r3, r7
 801164c:	d117      	bne.n	801167e <__ieee754_asin+0x56>
 801164e:	a3aa      	add	r3, pc, #680	; (adr r3, 80118f8 <__ieee754_asin+0x2d0>)
 8011650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011654:	ee10 0a10 	vmov	r0, s0
 8011658:	4629      	mov	r1, r5
 801165a:	f7ee ffed 	bl	8000638 <__aeabi_dmul>
 801165e:	a3a8      	add	r3, pc, #672	; (adr r3, 8011900 <__ieee754_asin+0x2d8>)
 8011660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011664:	4606      	mov	r6, r0
 8011666:	460f      	mov	r7, r1
 8011668:	4620      	mov	r0, r4
 801166a:	4629      	mov	r1, r5
 801166c:	f7ee ffe4 	bl	8000638 <__aeabi_dmul>
 8011670:	4602      	mov	r2, r0
 8011672:	460b      	mov	r3, r1
 8011674:	4630      	mov	r0, r6
 8011676:	4639      	mov	r1, r7
 8011678:	f7ee fe28 	bl	80002cc <__adddf3>
 801167c:	e00a      	b.n	8011694 <__ieee754_asin+0x6c>
 801167e:	ee10 2a10 	vmov	r2, s0
 8011682:	462b      	mov	r3, r5
 8011684:	4620      	mov	r0, r4
 8011686:	4629      	mov	r1, r5
 8011688:	f7ee fe1e 	bl	80002c8 <__aeabi_dsub>
 801168c:	4602      	mov	r2, r0
 801168e:	460b      	mov	r3, r1
 8011690:	f7ef f8fc 	bl	800088c <__aeabi_ddiv>
 8011694:	4604      	mov	r4, r0
 8011696:	460d      	mov	r5, r1
 8011698:	ec45 4b10 	vmov	d0, r4, r5
 801169c:	b007      	add	sp, #28
 801169e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a2:	4bb0      	ldr	r3, [pc, #704]	; (8011964 <__ieee754_asin+0x33c>)
 80116a4:	429f      	cmp	r7, r3
 80116a6:	dc11      	bgt.n	80116cc <__ieee754_asin+0xa4>
 80116a8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 80116ac:	f280 80ae 	bge.w	801180c <__ieee754_asin+0x1e4>
 80116b0:	a395      	add	r3, pc, #596	; (adr r3, 8011908 <__ieee754_asin+0x2e0>)
 80116b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116b6:	ee10 0a10 	vmov	r0, s0
 80116ba:	4629      	mov	r1, r5
 80116bc:	f7ee fe06 	bl	80002cc <__adddf3>
 80116c0:	2200      	movs	r2, #0
 80116c2:	4ba9      	ldr	r3, [pc, #676]	; (8011968 <__ieee754_asin+0x340>)
 80116c4:	f7ef fa48 	bl	8000b58 <__aeabi_dcmpgt>
 80116c8:	2800      	cmp	r0, #0
 80116ca:	d1e5      	bne.n	8011698 <__ieee754_asin+0x70>
 80116cc:	ec45 4b10 	vmov	d0, r4, r5
 80116d0:	f001 fba2 	bl	8012e18 <fabs>
 80116d4:	2000      	movs	r0, #0
 80116d6:	ec53 2b10 	vmov	r2, r3, d0
 80116da:	49a3      	ldr	r1, [pc, #652]	; (8011968 <__ieee754_asin+0x340>)
 80116dc:	f7ee fdf4 	bl	80002c8 <__aeabi_dsub>
 80116e0:	2200      	movs	r2, #0
 80116e2:	4ba2      	ldr	r3, [pc, #648]	; (801196c <__ieee754_asin+0x344>)
 80116e4:	f7ee ffa8 	bl	8000638 <__aeabi_dmul>
 80116e8:	a389      	add	r3, pc, #548	; (adr r3, 8011910 <__ieee754_asin+0x2e8>)
 80116ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ee:	4604      	mov	r4, r0
 80116f0:	460d      	mov	r5, r1
 80116f2:	f7ee ffa1 	bl	8000638 <__aeabi_dmul>
 80116f6:	a388      	add	r3, pc, #544	; (adr r3, 8011918 <__ieee754_asin+0x2f0>)
 80116f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116fc:	f7ee fde6 	bl	80002cc <__adddf3>
 8011700:	4622      	mov	r2, r4
 8011702:	462b      	mov	r3, r5
 8011704:	f7ee ff98 	bl	8000638 <__aeabi_dmul>
 8011708:	a385      	add	r3, pc, #532	; (adr r3, 8011920 <__ieee754_asin+0x2f8>)
 801170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801170e:	f7ee fddb 	bl	80002c8 <__aeabi_dsub>
 8011712:	4622      	mov	r2, r4
 8011714:	462b      	mov	r3, r5
 8011716:	f7ee ff8f 	bl	8000638 <__aeabi_dmul>
 801171a:	a383      	add	r3, pc, #524	; (adr r3, 8011928 <__ieee754_asin+0x300>)
 801171c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011720:	f7ee fdd4 	bl	80002cc <__adddf3>
 8011724:	4622      	mov	r2, r4
 8011726:	462b      	mov	r3, r5
 8011728:	f7ee ff86 	bl	8000638 <__aeabi_dmul>
 801172c:	a380      	add	r3, pc, #512	; (adr r3, 8011930 <__ieee754_asin+0x308>)
 801172e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011732:	f7ee fdc9 	bl	80002c8 <__aeabi_dsub>
 8011736:	4622      	mov	r2, r4
 8011738:	462b      	mov	r3, r5
 801173a:	f7ee ff7d 	bl	8000638 <__aeabi_dmul>
 801173e:	a37e      	add	r3, pc, #504	; (adr r3, 8011938 <__ieee754_asin+0x310>)
 8011740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011744:	f7ee fdc2 	bl	80002cc <__adddf3>
 8011748:	4622      	mov	r2, r4
 801174a:	462b      	mov	r3, r5
 801174c:	f7ee ff74 	bl	8000638 <__aeabi_dmul>
 8011750:	a37b      	add	r3, pc, #492	; (adr r3, 8011940 <__ieee754_asin+0x318>)
 8011752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011756:	4680      	mov	r8, r0
 8011758:	4689      	mov	r9, r1
 801175a:	4620      	mov	r0, r4
 801175c:	4629      	mov	r1, r5
 801175e:	f7ee ff6b 	bl	8000638 <__aeabi_dmul>
 8011762:	a379      	add	r3, pc, #484	; (adr r3, 8011948 <__ieee754_asin+0x320>)
 8011764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011768:	f7ee fdae 	bl	80002c8 <__aeabi_dsub>
 801176c:	4622      	mov	r2, r4
 801176e:	462b      	mov	r3, r5
 8011770:	f7ee ff62 	bl	8000638 <__aeabi_dmul>
 8011774:	a376      	add	r3, pc, #472	; (adr r3, 8011950 <__ieee754_asin+0x328>)
 8011776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801177a:	f7ee fda7 	bl	80002cc <__adddf3>
 801177e:	4622      	mov	r2, r4
 8011780:	462b      	mov	r3, r5
 8011782:	f7ee ff59 	bl	8000638 <__aeabi_dmul>
 8011786:	a374      	add	r3, pc, #464	; (adr r3, 8011958 <__ieee754_asin+0x330>)
 8011788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801178c:	f7ee fd9c 	bl	80002c8 <__aeabi_dsub>
 8011790:	4622      	mov	r2, r4
 8011792:	462b      	mov	r3, r5
 8011794:	f7ee ff50 	bl	8000638 <__aeabi_dmul>
 8011798:	4b73      	ldr	r3, [pc, #460]	; (8011968 <__ieee754_asin+0x340>)
 801179a:	2200      	movs	r2, #0
 801179c:	f7ee fd96 	bl	80002cc <__adddf3>
 80117a0:	ec45 4b10 	vmov	d0, r4, r5
 80117a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80117a8:	f000 fc20 	bl	8011fec <__ieee754_sqrt>
 80117ac:	4b70      	ldr	r3, [pc, #448]	; (8011970 <__ieee754_asin+0x348>)
 80117ae:	429f      	cmp	r7, r3
 80117b0:	ec5b ab10 	vmov	sl, fp, d0
 80117b4:	f340 80de 	ble.w	8011974 <__ieee754_asin+0x34c>
 80117b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80117bc:	4640      	mov	r0, r8
 80117be:	4649      	mov	r1, r9
 80117c0:	f7ef f864 	bl	800088c <__aeabi_ddiv>
 80117c4:	4652      	mov	r2, sl
 80117c6:	465b      	mov	r3, fp
 80117c8:	f7ee ff36 	bl	8000638 <__aeabi_dmul>
 80117cc:	4652      	mov	r2, sl
 80117ce:	465b      	mov	r3, fp
 80117d0:	f7ee fd7c 	bl	80002cc <__adddf3>
 80117d4:	4602      	mov	r2, r0
 80117d6:	460b      	mov	r3, r1
 80117d8:	f7ee fd78 	bl	80002cc <__adddf3>
 80117dc:	a348      	add	r3, pc, #288	; (adr r3, 8011900 <__ieee754_asin+0x2d8>)
 80117de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117e2:	f7ee fd71 	bl	80002c8 <__aeabi_dsub>
 80117e6:	4602      	mov	r2, r0
 80117e8:	460b      	mov	r3, r1
 80117ea:	a143      	add	r1, pc, #268	; (adr r1, 80118f8 <__ieee754_asin+0x2d0>)
 80117ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80117f0:	f7ee fd6a 	bl	80002c8 <__aeabi_dsub>
 80117f4:	9b01      	ldr	r3, [sp, #4]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	bfdc      	itt	le
 80117fa:	4602      	movle	r2, r0
 80117fc:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8011800:	4604      	mov	r4, r0
 8011802:	460d      	mov	r5, r1
 8011804:	bfdc      	itt	le
 8011806:	4614      	movle	r4, r2
 8011808:	461d      	movle	r5, r3
 801180a:	e745      	b.n	8011698 <__ieee754_asin+0x70>
 801180c:	ee10 2a10 	vmov	r2, s0
 8011810:	ee10 0a10 	vmov	r0, s0
 8011814:	462b      	mov	r3, r5
 8011816:	4629      	mov	r1, r5
 8011818:	f7ee ff0e 	bl	8000638 <__aeabi_dmul>
 801181c:	a33c      	add	r3, pc, #240	; (adr r3, 8011910 <__ieee754_asin+0x2e8>)
 801181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011822:	4606      	mov	r6, r0
 8011824:	460f      	mov	r7, r1
 8011826:	f7ee ff07 	bl	8000638 <__aeabi_dmul>
 801182a:	a33b      	add	r3, pc, #236	; (adr r3, 8011918 <__ieee754_asin+0x2f0>)
 801182c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011830:	f7ee fd4c 	bl	80002cc <__adddf3>
 8011834:	4632      	mov	r2, r6
 8011836:	463b      	mov	r3, r7
 8011838:	f7ee fefe 	bl	8000638 <__aeabi_dmul>
 801183c:	a338      	add	r3, pc, #224	; (adr r3, 8011920 <__ieee754_asin+0x2f8>)
 801183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011842:	f7ee fd41 	bl	80002c8 <__aeabi_dsub>
 8011846:	4632      	mov	r2, r6
 8011848:	463b      	mov	r3, r7
 801184a:	f7ee fef5 	bl	8000638 <__aeabi_dmul>
 801184e:	a336      	add	r3, pc, #216	; (adr r3, 8011928 <__ieee754_asin+0x300>)
 8011850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011854:	f7ee fd3a 	bl	80002cc <__adddf3>
 8011858:	4632      	mov	r2, r6
 801185a:	463b      	mov	r3, r7
 801185c:	f7ee feec 	bl	8000638 <__aeabi_dmul>
 8011860:	a333      	add	r3, pc, #204	; (adr r3, 8011930 <__ieee754_asin+0x308>)
 8011862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011866:	f7ee fd2f 	bl	80002c8 <__aeabi_dsub>
 801186a:	4632      	mov	r2, r6
 801186c:	463b      	mov	r3, r7
 801186e:	f7ee fee3 	bl	8000638 <__aeabi_dmul>
 8011872:	a331      	add	r3, pc, #196	; (adr r3, 8011938 <__ieee754_asin+0x310>)
 8011874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011878:	f7ee fd28 	bl	80002cc <__adddf3>
 801187c:	4632      	mov	r2, r6
 801187e:	463b      	mov	r3, r7
 8011880:	f7ee feda 	bl	8000638 <__aeabi_dmul>
 8011884:	a32e      	add	r3, pc, #184	; (adr r3, 8011940 <__ieee754_asin+0x318>)
 8011886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801188a:	4680      	mov	r8, r0
 801188c:	4689      	mov	r9, r1
 801188e:	4630      	mov	r0, r6
 8011890:	4639      	mov	r1, r7
 8011892:	f7ee fed1 	bl	8000638 <__aeabi_dmul>
 8011896:	a32c      	add	r3, pc, #176	; (adr r3, 8011948 <__ieee754_asin+0x320>)
 8011898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801189c:	f7ee fd14 	bl	80002c8 <__aeabi_dsub>
 80118a0:	4632      	mov	r2, r6
 80118a2:	463b      	mov	r3, r7
 80118a4:	f7ee fec8 	bl	8000638 <__aeabi_dmul>
 80118a8:	a329      	add	r3, pc, #164	; (adr r3, 8011950 <__ieee754_asin+0x328>)
 80118aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ae:	f7ee fd0d 	bl	80002cc <__adddf3>
 80118b2:	4632      	mov	r2, r6
 80118b4:	463b      	mov	r3, r7
 80118b6:	f7ee febf 	bl	8000638 <__aeabi_dmul>
 80118ba:	a327      	add	r3, pc, #156	; (adr r3, 8011958 <__ieee754_asin+0x330>)
 80118bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118c0:	f7ee fd02 	bl	80002c8 <__aeabi_dsub>
 80118c4:	4632      	mov	r2, r6
 80118c6:	463b      	mov	r3, r7
 80118c8:	f7ee feb6 	bl	8000638 <__aeabi_dmul>
 80118cc:	2200      	movs	r2, #0
 80118ce:	4b26      	ldr	r3, [pc, #152]	; (8011968 <__ieee754_asin+0x340>)
 80118d0:	f7ee fcfc 	bl	80002cc <__adddf3>
 80118d4:	4602      	mov	r2, r0
 80118d6:	460b      	mov	r3, r1
 80118d8:	4640      	mov	r0, r8
 80118da:	4649      	mov	r1, r9
 80118dc:	f7ee ffd6 	bl	800088c <__aeabi_ddiv>
 80118e0:	4622      	mov	r2, r4
 80118e2:	462b      	mov	r3, r5
 80118e4:	f7ee fea8 	bl	8000638 <__aeabi_dmul>
 80118e8:	4602      	mov	r2, r0
 80118ea:	460b      	mov	r3, r1
 80118ec:	4620      	mov	r0, r4
 80118ee:	4629      	mov	r1, r5
 80118f0:	e6c2      	b.n	8011678 <__ieee754_asin+0x50>
 80118f2:	bf00      	nop
 80118f4:	f3af 8000 	nop.w
 80118f8:	54442d18 	.word	0x54442d18
 80118fc:	3ff921fb 	.word	0x3ff921fb
 8011900:	33145c07 	.word	0x33145c07
 8011904:	3c91a626 	.word	0x3c91a626
 8011908:	8800759c 	.word	0x8800759c
 801190c:	7e37e43c 	.word	0x7e37e43c
 8011910:	0dfdf709 	.word	0x0dfdf709
 8011914:	3f023de1 	.word	0x3f023de1
 8011918:	7501b288 	.word	0x7501b288
 801191c:	3f49efe0 	.word	0x3f49efe0
 8011920:	b5688f3b 	.word	0xb5688f3b
 8011924:	3fa48228 	.word	0x3fa48228
 8011928:	0e884455 	.word	0x0e884455
 801192c:	3fc9c155 	.word	0x3fc9c155
 8011930:	03eb6f7d 	.word	0x03eb6f7d
 8011934:	3fd4d612 	.word	0x3fd4d612
 8011938:	55555555 	.word	0x55555555
 801193c:	3fc55555 	.word	0x3fc55555
 8011940:	b12e9282 	.word	0xb12e9282
 8011944:	3fb3b8c5 	.word	0x3fb3b8c5
 8011948:	1b8d0159 	.word	0x1b8d0159
 801194c:	3fe6066c 	.word	0x3fe6066c
 8011950:	9c598ac8 	.word	0x9c598ac8
 8011954:	40002ae5 	.word	0x40002ae5
 8011958:	1c8a2d4b 	.word	0x1c8a2d4b
 801195c:	40033a27 	.word	0x40033a27
 8011960:	3fefffff 	.word	0x3fefffff
 8011964:	3fdfffff 	.word	0x3fdfffff
 8011968:	3ff00000 	.word	0x3ff00000
 801196c:	3fe00000 	.word	0x3fe00000
 8011970:	3fef3332 	.word	0x3fef3332
 8011974:	ee10 2a10 	vmov	r2, s0
 8011978:	ee10 0a10 	vmov	r0, s0
 801197c:	465b      	mov	r3, fp
 801197e:	4659      	mov	r1, fp
 8011980:	f7ee fca4 	bl	80002cc <__adddf3>
 8011984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011988:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801198c:	4640      	mov	r0, r8
 801198e:	4649      	mov	r1, r9
 8011990:	f7ee ff7c 	bl	800088c <__aeabi_ddiv>
 8011994:	4602      	mov	r2, r0
 8011996:	460b      	mov	r3, r1
 8011998:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801199c:	f7ee fe4c 	bl	8000638 <__aeabi_dmul>
 80119a0:	2600      	movs	r6, #0
 80119a2:	4680      	mov	r8, r0
 80119a4:	4689      	mov	r9, r1
 80119a6:	4632      	mov	r2, r6
 80119a8:	465b      	mov	r3, fp
 80119aa:	4630      	mov	r0, r6
 80119ac:	4659      	mov	r1, fp
 80119ae:	f7ee fe43 	bl	8000638 <__aeabi_dmul>
 80119b2:	4602      	mov	r2, r0
 80119b4:	460b      	mov	r3, r1
 80119b6:	4620      	mov	r0, r4
 80119b8:	4629      	mov	r1, r5
 80119ba:	f7ee fc85 	bl	80002c8 <__aeabi_dsub>
 80119be:	4632      	mov	r2, r6
 80119c0:	4604      	mov	r4, r0
 80119c2:	460d      	mov	r5, r1
 80119c4:	465b      	mov	r3, fp
 80119c6:	4650      	mov	r0, sl
 80119c8:	4659      	mov	r1, fp
 80119ca:	f7ee fc7f 	bl	80002cc <__adddf3>
 80119ce:	4602      	mov	r2, r0
 80119d0:	460b      	mov	r3, r1
 80119d2:	4620      	mov	r0, r4
 80119d4:	4629      	mov	r1, r5
 80119d6:	f7ee ff59 	bl	800088c <__aeabi_ddiv>
 80119da:	4602      	mov	r2, r0
 80119dc:	460b      	mov	r3, r1
 80119de:	f7ee fc75 	bl	80002cc <__adddf3>
 80119e2:	4602      	mov	r2, r0
 80119e4:	460b      	mov	r3, r1
 80119e6:	a114      	add	r1, pc, #80	; (adr r1, 8011a38 <__ieee754_asin+0x410>)
 80119e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80119ec:	f7ee fc6c 	bl	80002c8 <__aeabi_dsub>
 80119f0:	4602      	mov	r2, r0
 80119f2:	460b      	mov	r3, r1
 80119f4:	4640      	mov	r0, r8
 80119f6:	4649      	mov	r1, r9
 80119f8:	f7ee fc66 	bl	80002c8 <__aeabi_dsub>
 80119fc:	465f      	mov	r7, fp
 80119fe:	4604      	mov	r4, r0
 8011a00:	460d      	mov	r5, r1
 8011a02:	4632      	mov	r2, r6
 8011a04:	465b      	mov	r3, fp
 8011a06:	4630      	mov	r0, r6
 8011a08:	4639      	mov	r1, r7
 8011a0a:	f7ee fc5f 	bl	80002cc <__adddf3>
 8011a0e:	4602      	mov	r2, r0
 8011a10:	460b      	mov	r3, r1
 8011a12:	a10b      	add	r1, pc, #44	; (adr r1, 8011a40 <__ieee754_asin+0x418>)
 8011a14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011a18:	f7ee fc56 	bl	80002c8 <__aeabi_dsub>
 8011a1c:	4602      	mov	r2, r0
 8011a1e:	460b      	mov	r3, r1
 8011a20:	4620      	mov	r0, r4
 8011a22:	4629      	mov	r1, r5
 8011a24:	f7ee fc50 	bl	80002c8 <__aeabi_dsub>
 8011a28:	4602      	mov	r2, r0
 8011a2a:	460b      	mov	r3, r1
 8011a2c:	a104      	add	r1, pc, #16	; (adr r1, 8011a40 <__ieee754_asin+0x418>)
 8011a2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011a32:	e6dd      	b.n	80117f0 <__ieee754_asin+0x1c8>
 8011a34:	f3af 8000 	nop.w
 8011a38:	33145c07 	.word	0x33145c07
 8011a3c:	3c91a626 	.word	0x3c91a626
 8011a40:	54442d18 	.word	0x54442d18
 8011a44:	3fe921fb 	.word	0x3fe921fb

08011a48 <__ieee754_atan2>:
 8011a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a4c:	ec57 6b11 	vmov	r6, r7, d1
 8011a50:	4273      	negs	r3, r6
 8011a52:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8011a56:	4333      	orrs	r3, r6
 8011a58:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8011c00 <__ieee754_atan2+0x1b8>
 8011a5c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011a60:	4573      	cmp	r3, lr
 8011a62:	ec51 0b10 	vmov	r0, r1, d0
 8011a66:	ee11 8a10 	vmov	r8, s2
 8011a6a:	d80a      	bhi.n	8011a82 <__ieee754_atan2+0x3a>
 8011a6c:	4244      	negs	r4, r0
 8011a6e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011a72:	4304      	orrs	r4, r0
 8011a74:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8011a78:	4574      	cmp	r4, lr
 8011a7a:	468c      	mov	ip, r1
 8011a7c:	ee10 9a10 	vmov	r9, s0
 8011a80:	d907      	bls.n	8011a92 <__ieee754_atan2+0x4a>
 8011a82:	4632      	mov	r2, r6
 8011a84:	463b      	mov	r3, r7
 8011a86:	f7ee fc21 	bl	80002cc <__adddf3>
 8011a8a:	ec41 0b10 	vmov	d0, r0, r1
 8011a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a92:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8011a96:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011a9a:	4334      	orrs	r4, r6
 8011a9c:	d103      	bne.n	8011aa6 <__ieee754_atan2+0x5e>
 8011a9e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011aa2:	f001 b819 	b.w	8012ad8 <atan>
 8011aa6:	17bc      	asrs	r4, r7, #30
 8011aa8:	f004 0402 	and.w	r4, r4, #2
 8011aac:	ea53 0909 	orrs.w	r9, r3, r9
 8011ab0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8011ab4:	d107      	bne.n	8011ac6 <__ieee754_atan2+0x7e>
 8011ab6:	2c02      	cmp	r4, #2
 8011ab8:	d073      	beq.n	8011ba2 <__ieee754_atan2+0x15a>
 8011aba:	2c03      	cmp	r4, #3
 8011abc:	d1e5      	bne.n	8011a8a <__ieee754_atan2+0x42>
 8011abe:	a13e      	add	r1, pc, #248	; (adr r1, 8011bb8 <__ieee754_atan2+0x170>)
 8011ac0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ac4:	e7e1      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011ac6:	ea52 0808 	orrs.w	r8, r2, r8
 8011aca:	d106      	bne.n	8011ada <__ieee754_atan2+0x92>
 8011acc:	f1bc 0f00 	cmp.w	ip, #0
 8011ad0:	da6b      	bge.n	8011baa <__ieee754_atan2+0x162>
 8011ad2:	a13b      	add	r1, pc, #236	; (adr r1, 8011bc0 <__ieee754_atan2+0x178>)
 8011ad4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ad8:	e7d7      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011ada:	4572      	cmp	r2, lr
 8011adc:	d120      	bne.n	8011b20 <__ieee754_atan2+0xd8>
 8011ade:	4293      	cmp	r3, r2
 8011ae0:	d111      	bne.n	8011b06 <__ieee754_atan2+0xbe>
 8011ae2:	2c02      	cmp	r4, #2
 8011ae4:	d007      	beq.n	8011af6 <__ieee754_atan2+0xae>
 8011ae6:	2c03      	cmp	r4, #3
 8011ae8:	d009      	beq.n	8011afe <__ieee754_atan2+0xb6>
 8011aea:	2c01      	cmp	r4, #1
 8011aec:	d155      	bne.n	8011b9a <__ieee754_atan2+0x152>
 8011aee:	a136      	add	r1, pc, #216	; (adr r1, 8011bc8 <__ieee754_atan2+0x180>)
 8011af0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011af4:	e7c9      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011af6:	a136      	add	r1, pc, #216	; (adr r1, 8011bd0 <__ieee754_atan2+0x188>)
 8011af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011afc:	e7c5      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011afe:	a136      	add	r1, pc, #216	; (adr r1, 8011bd8 <__ieee754_atan2+0x190>)
 8011b00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b04:	e7c1      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011b06:	2c02      	cmp	r4, #2
 8011b08:	d04b      	beq.n	8011ba2 <__ieee754_atan2+0x15a>
 8011b0a:	2c03      	cmp	r4, #3
 8011b0c:	d0d7      	beq.n	8011abe <__ieee754_atan2+0x76>
 8011b0e:	2c01      	cmp	r4, #1
 8011b10:	f04f 0000 	mov.w	r0, #0
 8011b14:	d102      	bne.n	8011b1c <__ieee754_atan2+0xd4>
 8011b16:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8011b1a:	e7b6      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011b1c:	2100      	movs	r1, #0
 8011b1e:	e7b4      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011b20:	4573      	cmp	r3, lr
 8011b22:	d0d3      	beq.n	8011acc <__ieee754_atan2+0x84>
 8011b24:	1a9b      	subs	r3, r3, r2
 8011b26:	151b      	asrs	r3, r3, #20
 8011b28:	2b3c      	cmp	r3, #60	; 0x3c
 8011b2a:	dc1e      	bgt.n	8011b6a <__ieee754_atan2+0x122>
 8011b2c:	2f00      	cmp	r7, #0
 8011b2e:	da01      	bge.n	8011b34 <__ieee754_atan2+0xec>
 8011b30:	333c      	adds	r3, #60	; 0x3c
 8011b32:	db1e      	blt.n	8011b72 <__ieee754_atan2+0x12a>
 8011b34:	4632      	mov	r2, r6
 8011b36:	463b      	mov	r3, r7
 8011b38:	f7ee fea8 	bl	800088c <__aeabi_ddiv>
 8011b3c:	ec41 0b10 	vmov	d0, r0, r1
 8011b40:	f001 f96a 	bl	8012e18 <fabs>
 8011b44:	f000 ffc8 	bl	8012ad8 <atan>
 8011b48:	ec51 0b10 	vmov	r0, r1, d0
 8011b4c:	2c01      	cmp	r4, #1
 8011b4e:	d013      	beq.n	8011b78 <__ieee754_atan2+0x130>
 8011b50:	2c02      	cmp	r4, #2
 8011b52:	d015      	beq.n	8011b80 <__ieee754_atan2+0x138>
 8011b54:	2c00      	cmp	r4, #0
 8011b56:	d098      	beq.n	8011a8a <__ieee754_atan2+0x42>
 8011b58:	a321      	add	r3, pc, #132	; (adr r3, 8011be0 <__ieee754_atan2+0x198>)
 8011b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b5e:	f7ee fbb3 	bl	80002c8 <__aeabi_dsub>
 8011b62:	a321      	add	r3, pc, #132	; (adr r3, 8011be8 <__ieee754_atan2+0x1a0>)
 8011b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b68:	e014      	b.n	8011b94 <__ieee754_atan2+0x14c>
 8011b6a:	a121      	add	r1, pc, #132	; (adr r1, 8011bf0 <__ieee754_atan2+0x1a8>)
 8011b6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b70:	e7ec      	b.n	8011b4c <__ieee754_atan2+0x104>
 8011b72:	2000      	movs	r0, #0
 8011b74:	2100      	movs	r1, #0
 8011b76:	e7e9      	b.n	8011b4c <__ieee754_atan2+0x104>
 8011b78:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011b7c:	4619      	mov	r1, r3
 8011b7e:	e784      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011b80:	a317      	add	r3, pc, #92	; (adr r3, 8011be0 <__ieee754_atan2+0x198>)
 8011b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b86:	f7ee fb9f 	bl	80002c8 <__aeabi_dsub>
 8011b8a:	4602      	mov	r2, r0
 8011b8c:	460b      	mov	r3, r1
 8011b8e:	a116      	add	r1, pc, #88	; (adr r1, 8011be8 <__ieee754_atan2+0x1a0>)
 8011b90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b94:	f7ee fb98 	bl	80002c8 <__aeabi_dsub>
 8011b98:	e777      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011b9a:	a117      	add	r1, pc, #92	; (adr r1, 8011bf8 <__ieee754_atan2+0x1b0>)
 8011b9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ba0:	e773      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011ba2:	a111      	add	r1, pc, #68	; (adr r1, 8011be8 <__ieee754_atan2+0x1a0>)
 8011ba4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ba8:	e76f      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011baa:	a111      	add	r1, pc, #68	; (adr r1, 8011bf0 <__ieee754_atan2+0x1a8>)
 8011bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011bb0:	e76b      	b.n	8011a8a <__ieee754_atan2+0x42>
 8011bb2:	bf00      	nop
 8011bb4:	f3af 8000 	nop.w
 8011bb8:	54442d18 	.word	0x54442d18
 8011bbc:	c00921fb 	.word	0xc00921fb
 8011bc0:	54442d18 	.word	0x54442d18
 8011bc4:	bff921fb 	.word	0xbff921fb
 8011bc8:	54442d18 	.word	0x54442d18
 8011bcc:	bfe921fb 	.word	0xbfe921fb
 8011bd0:	7f3321d2 	.word	0x7f3321d2
 8011bd4:	4002d97c 	.word	0x4002d97c
 8011bd8:	7f3321d2 	.word	0x7f3321d2
 8011bdc:	c002d97c 	.word	0xc002d97c
 8011be0:	33145c07 	.word	0x33145c07
 8011be4:	3ca1a626 	.word	0x3ca1a626
 8011be8:	54442d18 	.word	0x54442d18
 8011bec:	400921fb 	.word	0x400921fb
 8011bf0:	54442d18 	.word	0x54442d18
 8011bf4:	3ff921fb 	.word	0x3ff921fb
 8011bf8:	54442d18 	.word	0x54442d18
 8011bfc:	3fe921fb 	.word	0x3fe921fb
 8011c00:	7ff00000 	.word	0x7ff00000
 8011c04:	00000000 	.word	0x00000000

08011c08 <__ieee754_rem_pio2>:
 8011c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c0c:	ec57 6b10 	vmov	r6, r7, d0
 8011c10:	4bc3      	ldr	r3, [pc, #780]	; (8011f20 <__ieee754_rem_pio2+0x318>)
 8011c12:	b08d      	sub	sp, #52	; 0x34
 8011c14:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011c18:	4598      	cmp	r8, r3
 8011c1a:	4604      	mov	r4, r0
 8011c1c:	9704      	str	r7, [sp, #16]
 8011c1e:	dc07      	bgt.n	8011c30 <__ieee754_rem_pio2+0x28>
 8011c20:	2200      	movs	r2, #0
 8011c22:	2300      	movs	r3, #0
 8011c24:	ed84 0b00 	vstr	d0, [r4]
 8011c28:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011c2c:	2500      	movs	r5, #0
 8011c2e:	e027      	b.n	8011c80 <__ieee754_rem_pio2+0x78>
 8011c30:	4bbc      	ldr	r3, [pc, #752]	; (8011f24 <__ieee754_rem_pio2+0x31c>)
 8011c32:	4598      	cmp	r8, r3
 8011c34:	dc75      	bgt.n	8011d22 <__ieee754_rem_pio2+0x11a>
 8011c36:	9b04      	ldr	r3, [sp, #16]
 8011c38:	4dbb      	ldr	r5, [pc, #748]	; (8011f28 <__ieee754_rem_pio2+0x320>)
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	ee10 0a10 	vmov	r0, s0
 8011c40:	a3a9      	add	r3, pc, #676	; (adr r3, 8011ee8 <__ieee754_rem_pio2+0x2e0>)
 8011c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c46:	4639      	mov	r1, r7
 8011c48:	dd36      	ble.n	8011cb8 <__ieee754_rem_pio2+0xb0>
 8011c4a:	f7ee fb3d 	bl	80002c8 <__aeabi_dsub>
 8011c4e:	45a8      	cmp	r8, r5
 8011c50:	4606      	mov	r6, r0
 8011c52:	460f      	mov	r7, r1
 8011c54:	d018      	beq.n	8011c88 <__ieee754_rem_pio2+0x80>
 8011c56:	a3a6      	add	r3, pc, #664	; (adr r3, 8011ef0 <__ieee754_rem_pio2+0x2e8>)
 8011c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c5c:	f7ee fb34 	bl	80002c8 <__aeabi_dsub>
 8011c60:	4602      	mov	r2, r0
 8011c62:	460b      	mov	r3, r1
 8011c64:	e9c4 2300 	strd	r2, r3, [r4]
 8011c68:	4630      	mov	r0, r6
 8011c6a:	4639      	mov	r1, r7
 8011c6c:	f7ee fb2c 	bl	80002c8 <__aeabi_dsub>
 8011c70:	a39f      	add	r3, pc, #636	; (adr r3, 8011ef0 <__ieee754_rem_pio2+0x2e8>)
 8011c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c76:	f7ee fb27 	bl	80002c8 <__aeabi_dsub>
 8011c7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011c7e:	2501      	movs	r5, #1
 8011c80:	4628      	mov	r0, r5
 8011c82:	b00d      	add	sp, #52	; 0x34
 8011c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c88:	a39b      	add	r3, pc, #620	; (adr r3, 8011ef8 <__ieee754_rem_pio2+0x2f0>)
 8011c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c8e:	f7ee fb1b 	bl	80002c8 <__aeabi_dsub>
 8011c92:	a39b      	add	r3, pc, #620	; (adr r3, 8011f00 <__ieee754_rem_pio2+0x2f8>)
 8011c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c98:	4606      	mov	r6, r0
 8011c9a:	460f      	mov	r7, r1
 8011c9c:	f7ee fb14 	bl	80002c8 <__aeabi_dsub>
 8011ca0:	4602      	mov	r2, r0
 8011ca2:	460b      	mov	r3, r1
 8011ca4:	e9c4 2300 	strd	r2, r3, [r4]
 8011ca8:	4630      	mov	r0, r6
 8011caa:	4639      	mov	r1, r7
 8011cac:	f7ee fb0c 	bl	80002c8 <__aeabi_dsub>
 8011cb0:	a393      	add	r3, pc, #588	; (adr r3, 8011f00 <__ieee754_rem_pio2+0x2f8>)
 8011cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cb6:	e7de      	b.n	8011c76 <__ieee754_rem_pio2+0x6e>
 8011cb8:	f7ee fb08 	bl	80002cc <__adddf3>
 8011cbc:	45a8      	cmp	r8, r5
 8011cbe:	4606      	mov	r6, r0
 8011cc0:	460f      	mov	r7, r1
 8011cc2:	d016      	beq.n	8011cf2 <__ieee754_rem_pio2+0xea>
 8011cc4:	a38a      	add	r3, pc, #552	; (adr r3, 8011ef0 <__ieee754_rem_pio2+0x2e8>)
 8011cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cca:	f7ee faff 	bl	80002cc <__adddf3>
 8011cce:	4602      	mov	r2, r0
 8011cd0:	460b      	mov	r3, r1
 8011cd2:	e9c4 2300 	strd	r2, r3, [r4]
 8011cd6:	4630      	mov	r0, r6
 8011cd8:	4639      	mov	r1, r7
 8011cda:	f7ee faf5 	bl	80002c8 <__aeabi_dsub>
 8011cde:	a384      	add	r3, pc, #528	; (adr r3, 8011ef0 <__ieee754_rem_pio2+0x2e8>)
 8011ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ce4:	f7ee faf2 	bl	80002cc <__adddf3>
 8011ce8:	f04f 35ff 	mov.w	r5, #4294967295
 8011cec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011cf0:	e7c6      	b.n	8011c80 <__ieee754_rem_pio2+0x78>
 8011cf2:	a381      	add	r3, pc, #516	; (adr r3, 8011ef8 <__ieee754_rem_pio2+0x2f0>)
 8011cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf8:	f7ee fae8 	bl	80002cc <__adddf3>
 8011cfc:	a380      	add	r3, pc, #512	; (adr r3, 8011f00 <__ieee754_rem_pio2+0x2f8>)
 8011cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d02:	4606      	mov	r6, r0
 8011d04:	460f      	mov	r7, r1
 8011d06:	f7ee fae1 	bl	80002cc <__adddf3>
 8011d0a:	4602      	mov	r2, r0
 8011d0c:	460b      	mov	r3, r1
 8011d0e:	e9c4 2300 	strd	r2, r3, [r4]
 8011d12:	4630      	mov	r0, r6
 8011d14:	4639      	mov	r1, r7
 8011d16:	f7ee fad7 	bl	80002c8 <__aeabi_dsub>
 8011d1a:	a379      	add	r3, pc, #484	; (adr r3, 8011f00 <__ieee754_rem_pio2+0x2f8>)
 8011d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d20:	e7e0      	b.n	8011ce4 <__ieee754_rem_pio2+0xdc>
 8011d22:	4b82      	ldr	r3, [pc, #520]	; (8011f2c <__ieee754_rem_pio2+0x324>)
 8011d24:	4598      	cmp	r8, r3
 8011d26:	f300 80d0 	bgt.w	8011eca <__ieee754_rem_pio2+0x2c2>
 8011d2a:	f001 f875 	bl	8012e18 <fabs>
 8011d2e:	ec57 6b10 	vmov	r6, r7, d0
 8011d32:	ee10 0a10 	vmov	r0, s0
 8011d36:	a374      	add	r3, pc, #464	; (adr r3, 8011f08 <__ieee754_rem_pio2+0x300>)
 8011d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d3c:	4639      	mov	r1, r7
 8011d3e:	f7ee fc7b 	bl	8000638 <__aeabi_dmul>
 8011d42:	2200      	movs	r2, #0
 8011d44:	4b7a      	ldr	r3, [pc, #488]	; (8011f30 <__ieee754_rem_pio2+0x328>)
 8011d46:	f7ee fac1 	bl	80002cc <__adddf3>
 8011d4a:	f7ee ff25 	bl	8000b98 <__aeabi_d2iz>
 8011d4e:	4605      	mov	r5, r0
 8011d50:	f7ee fc08 	bl	8000564 <__aeabi_i2d>
 8011d54:	a364      	add	r3, pc, #400	; (adr r3, 8011ee8 <__ieee754_rem_pio2+0x2e0>)
 8011d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d5e:	f7ee fc6b 	bl	8000638 <__aeabi_dmul>
 8011d62:	4602      	mov	r2, r0
 8011d64:	460b      	mov	r3, r1
 8011d66:	4630      	mov	r0, r6
 8011d68:	4639      	mov	r1, r7
 8011d6a:	f7ee faad 	bl	80002c8 <__aeabi_dsub>
 8011d6e:	a360      	add	r3, pc, #384	; (adr r3, 8011ef0 <__ieee754_rem_pio2+0x2e8>)
 8011d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d74:	4682      	mov	sl, r0
 8011d76:	468b      	mov	fp, r1
 8011d78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d7c:	f7ee fc5c 	bl	8000638 <__aeabi_dmul>
 8011d80:	2d1f      	cmp	r5, #31
 8011d82:	4606      	mov	r6, r0
 8011d84:	460f      	mov	r7, r1
 8011d86:	dc0c      	bgt.n	8011da2 <__ieee754_rem_pio2+0x19a>
 8011d88:	1e6a      	subs	r2, r5, #1
 8011d8a:	4b6a      	ldr	r3, [pc, #424]	; (8011f34 <__ieee754_rem_pio2+0x32c>)
 8011d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d90:	4543      	cmp	r3, r8
 8011d92:	d006      	beq.n	8011da2 <__ieee754_rem_pio2+0x19a>
 8011d94:	4632      	mov	r2, r6
 8011d96:	463b      	mov	r3, r7
 8011d98:	4650      	mov	r0, sl
 8011d9a:	4659      	mov	r1, fp
 8011d9c:	f7ee fa94 	bl	80002c8 <__aeabi_dsub>
 8011da0:	e00e      	b.n	8011dc0 <__ieee754_rem_pio2+0x1b8>
 8011da2:	4632      	mov	r2, r6
 8011da4:	463b      	mov	r3, r7
 8011da6:	4650      	mov	r0, sl
 8011da8:	4659      	mov	r1, fp
 8011daa:	f7ee fa8d 	bl	80002c8 <__aeabi_dsub>
 8011dae:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011db2:	9305      	str	r3, [sp, #20]
 8011db4:	9a05      	ldr	r2, [sp, #20]
 8011db6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011dba:	1ad3      	subs	r3, r2, r3
 8011dbc:	2b10      	cmp	r3, #16
 8011dbe:	dc02      	bgt.n	8011dc6 <__ieee754_rem_pio2+0x1be>
 8011dc0:	e9c4 0100 	strd	r0, r1, [r4]
 8011dc4:	e039      	b.n	8011e3a <__ieee754_rem_pio2+0x232>
 8011dc6:	a34c      	add	r3, pc, #304	; (adr r3, 8011ef8 <__ieee754_rem_pio2+0x2f0>)
 8011dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011dd0:	f7ee fc32 	bl	8000638 <__aeabi_dmul>
 8011dd4:	4606      	mov	r6, r0
 8011dd6:	460f      	mov	r7, r1
 8011dd8:	4602      	mov	r2, r0
 8011dda:	460b      	mov	r3, r1
 8011ddc:	4650      	mov	r0, sl
 8011dde:	4659      	mov	r1, fp
 8011de0:	f7ee fa72 	bl	80002c8 <__aeabi_dsub>
 8011de4:	4602      	mov	r2, r0
 8011de6:	460b      	mov	r3, r1
 8011de8:	4680      	mov	r8, r0
 8011dea:	4689      	mov	r9, r1
 8011dec:	4650      	mov	r0, sl
 8011dee:	4659      	mov	r1, fp
 8011df0:	f7ee fa6a 	bl	80002c8 <__aeabi_dsub>
 8011df4:	4632      	mov	r2, r6
 8011df6:	463b      	mov	r3, r7
 8011df8:	f7ee fa66 	bl	80002c8 <__aeabi_dsub>
 8011dfc:	a340      	add	r3, pc, #256	; (adr r3, 8011f00 <__ieee754_rem_pio2+0x2f8>)
 8011dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e02:	4606      	mov	r6, r0
 8011e04:	460f      	mov	r7, r1
 8011e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e0a:	f7ee fc15 	bl	8000638 <__aeabi_dmul>
 8011e0e:	4632      	mov	r2, r6
 8011e10:	463b      	mov	r3, r7
 8011e12:	f7ee fa59 	bl	80002c8 <__aeabi_dsub>
 8011e16:	4602      	mov	r2, r0
 8011e18:	460b      	mov	r3, r1
 8011e1a:	4606      	mov	r6, r0
 8011e1c:	460f      	mov	r7, r1
 8011e1e:	4640      	mov	r0, r8
 8011e20:	4649      	mov	r1, r9
 8011e22:	f7ee fa51 	bl	80002c8 <__aeabi_dsub>
 8011e26:	9a05      	ldr	r2, [sp, #20]
 8011e28:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011e2c:	1ad3      	subs	r3, r2, r3
 8011e2e:	2b31      	cmp	r3, #49	; 0x31
 8011e30:	dc20      	bgt.n	8011e74 <__ieee754_rem_pio2+0x26c>
 8011e32:	e9c4 0100 	strd	r0, r1, [r4]
 8011e36:	46c2      	mov	sl, r8
 8011e38:	46cb      	mov	fp, r9
 8011e3a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011e3e:	4650      	mov	r0, sl
 8011e40:	4642      	mov	r2, r8
 8011e42:	464b      	mov	r3, r9
 8011e44:	4659      	mov	r1, fp
 8011e46:	f7ee fa3f 	bl	80002c8 <__aeabi_dsub>
 8011e4a:	463b      	mov	r3, r7
 8011e4c:	4632      	mov	r2, r6
 8011e4e:	f7ee fa3b 	bl	80002c8 <__aeabi_dsub>
 8011e52:	9b04      	ldr	r3, [sp, #16]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011e5a:	f6bf af11 	bge.w	8011c80 <__ieee754_rem_pio2+0x78>
 8011e5e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011e62:	6063      	str	r3, [r4, #4]
 8011e64:	f8c4 8000 	str.w	r8, [r4]
 8011e68:	60a0      	str	r0, [r4, #8]
 8011e6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011e6e:	60e3      	str	r3, [r4, #12]
 8011e70:	426d      	negs	r5, r5
 8011e72:	e705      	b.n	8011c80 <__ieee754_rem_pio2+0x78>
 8011e74:	a326      	add	r3, pc, #152	; (adr r3, 8011f10 <__ieee754_rem_pio2+0x308>)
 8011e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e7e:	f7ee fbdb 	bl	8000638 <__aeabi_dmul>
 8011e82:	4606      	mov	r6, r0
 8011e84:	460f      	mov	r7, r1
 8011e86:	4602      	mov	r2, r0
 8011e88:	460b      	mov	r3, r1
 8011e8a:	4640      	mov	r0, r8
 8011e8c:	4649      	mov	r1, r9
 8011e8e:	f7ee fa1b 	bl	80002c8 <__aeabi_dsub>
 8011e92:	4602      	mov	r2, r0
 8011e94:	460b      	mov	r3, r1
 8011e96:	4682      	mov	sl, r0
 8011e98:	468b      	mov	fp, r1
 8011e9a:	4640      	mov	r0, r8
 8011e9c:	4649      	mov	r1, r9
 8011e9e:	f7ee fa13 	bl	80002c8 <__aeabi_dsub>
 8011ea2:	4632      	mov	r2, r6
 8011ea4:	463b      	mov	r3, r7
 8011ea6:	f7ee fa0f 	bl	80002c8 <__aeabi_dsub>
 8011eaa:	a31b      	add	r3, pc, #108	; (adr r3, 8011f18 <__ieee754_rem_pio2+0x310>)
 8011eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eb0:	4606      	mov	r6, r0
 8011eb2:	460f      	mov	r7, r1
 8011eb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011eb8:	f7ee fbbe 	bl	8000638 <__aeabi_dmul>
 8011ebc:	4632      	mov	r2, r6
 8011ebe:	463b      	mov	r3, r7
 8011ec0:	f7ee fa02 	bl	80002c8 <__aeabi_dsub>
 8011ec4:	4606      	mov	r6, r0
 8011ec6:	460f      	mov	r7, r1
 8011ec8:	e764      	b.n	8011d94 <__ieee754_rem_pio2+0x18c>
 8011eca:	4b1b      	ldr	r3, [pc, #108]	; (8011f38 <__ieee754_rem_pio2+0x330>)
 8011ecc:	4598      	cmp	r8, r3
 8011ece:	dd35      	ble.n	8011f3c <__ieee754_rem_pio2+0x334>
 8011ed0:	ee10 2a10 	vmov	r2, s0
 8011ed4:	463b      	mov	r3, r7
 8011ed6:	4630      	mov	r0, r6
 8011ed8:	4639      	mov	r1, r7
 8011eda:	f7ee f9f5 	bl	80002c8 <__aeabi_dsub>
 8011ede:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011ee2:	e9c4 0100 	strd	r0, r1, [r4]
 8011ee6:	e6a1      	b.n	8011c2c <__ieee754_rem_pio2+0x24>
 8011ee8:	54400000 	.word	0x54400000
 8011eec:	3ff921fb 	.word	0x3ff921fb
 8011ef0:	1a626331 	.word	0x1a626331
 8011ef4:	3dd0b461 	.word	0x3dd0b461
 8011ef8:	1a600000 	.word	0x1a600000
 8011efc:	3dd0b461 	.word	0x3dd0b461
 8011f00:	2e037073 	.word	0x2e037073
 8011f04:	3ba3198a 	.word	0x3ba3198a
 8011f08:	6dc9c883 	.word	0x6dc9c883
 8011f0c:	3fe45f30 	.word	0x3fe45f30
 8011f10:	2e000000 	.word	0x2e000000
 8011f14:	3ba3198a 	.word	0x3ba3198a
 8011f18:	252049c1 	.word	0x252049c1
 8011f1c:	397b839a 	.word	0x397b839a
 8011f20:	3fe921fb 	.word	0x3fe921fb
 8011f24:	4002d97b 	.word	0x4002d97b
 8011f28:	3ff921fb 	.word	0x3ff921fb
 8011f2c:	413921fb 	.word	0x413921fb
 8011f30:	3fe00000 	.word	0x3fe00000
 8011f34:	08013984 	.word	0x08013984
 8011f38:	7fefffff 	.word	0x7fefffff
 8011f3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011f40:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011f44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011f48:	4630      	mov	r0, r6
 8011f4a:	460f      	mov	r7, r1
 8011f4c:	f7ee fe24 	bl	8000b98 <__aeabi_d2iz>
 8011f50:	f7ee fb08 	bl	8000564 <__aeabi_i2d>
 8011f54:	4602      	mov	r2, r0
 8011f56:	460b      	mov	r3, r1
 8011f58:	4630      	mov	r0, r6
 8011f5a:	4639      	mov	r1, r7
 8011f5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011f60:	f7ee f9b2 	bl	80002c8 <__aeabi_dsub>
 8011f64:	2200      	movs	r2, #0
 8011f66:	4b1f      	ldr	r3, [pc, #124]	; (8011fe4 <__ieee754_rem_pio2+0x3dc>)
 8011f68:	f7ee fb66 	bl	8000638 <__aeabi_dmul>
 8011f6c:	460f      	mov	r7, r1
 8011f6e:	4606      	mov	r6, r0
 8011f70:	f7ee fe12 	bl	8000b98 <__aeabi_d2iz>
 8011f74:	f7ee faf6 	bl	8000564 <__aeabi_i2d>
 8011f78:	4602      	mov	r2, r0
 8011f7a:	460b      	mov	r3, r1
 8011f7c:	4630      	mov	r0, r6
 8011f7e:	4639      	mov	r1, r7
 8011f80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011f84:	f7ee f9a0 	bl	80002c8 <__aeabi_dsub>
 8011f88:	2200      	movs	r2, #0
 8011f8a:	4b16      	ldr	r3, [pc, #88]	; (8011fe4 <__ieee754_rem_pio2+0x3dc>)
 8011f8c:	f7ee fb54 	bl	8000638 <__aeabi_dmul>
 8011f90:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011f94:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011f98:	f04f 0803 	mov.w	r8, #3
 8011f9c:	2600      	movs	r6, #0
 8011f9e:	2700      	movs	r7, #0
 8011fa0:	4632      	mov	r2, r6
 8011fa2:	463b      	mov	r3, r7
 8011fa4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011fa8:	f108 3aff 	add.w	sl, r8, #4294967295
 8011fac:	f7ee fdac 	bl	8000b08 <__aeabi_dcmpeq>
 8011fb0:	b9b0      	cbnz	r0, 8011fe0 <__ieee754_rem_pio2+0x3d8>
 8011fb2:	4b0d      	ldr	r3, [pc, #52]	; (8011fe8 <__ieee754_rem_pio2+0x3e0>)
 8011fb4:	9301      	str	r3, [sp, #4]
 8011fb6:	2302      	movs	r3, #2
 8011fb8:	9300      	str	r3, [sp, #0]
 8011fba:	462a      	mov	r2, r5
 8011fbc:	4643      	mov	r3, r8
 8011fbe:	4621      	mov	r1, r4
 8011fc0:	a806      	add	r0, sp, #24
 8011fc2:	f000 f98d 	bl	80122e0 <__kernel_rem_pio2>
 8011fc6:	9b04      	ldr	r3, [sp, #16]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	4605      	mov	r5, r0
 8011fcc:	f6bf ae58 	bge.w	8011c80 <__ieee754_rem_pio2+0x78>
 8011fd0:	6863      	ldr	r3, [r4, #4]
 8011fd2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011fd6:	6063      	str	r3, [r4, #4]
 8011fd8:	68e3      	ldr	r3, [r4, #12]
 8011fda:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011fde:	e746      	b.n	8011e6e <__ieee754_rem_pio2+0x266>
 8011fe0:	46d0      	mov	r8, sl
 8011fe2:	e7dd      	b.n	8011fa0 <__ieee754_rem_pio2+0x398>
 8011fe4:	41700000 	.word	0x41700000
 8011fe8:	08013a04 	.word	0x08013a04

08011fec <__ieee754_sqrt>:
 8011fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ff0:	4955      	ldr	r1, [pc, #340]	; (8012148 <__ieee754_sqrt+0x15c>)
 8011ff2:	ec55 4b10 	vmov	r4, r5, d0
 8011ff6:	43a9      	bics	r1, r5
 8011ff8:	462b      	mov	r3, r5
 8011ffa:	462a      	mov	r2, r5
 8011ffc:	d112      	bne.n	8012024 <__ieee754_sqrt+0x38>
 8011ffe:	ee10 2a10 	vmov	r2, s0
 8012002:	ee10 0a10 	vmov	r0, s0
 8012006:	4629      	mov	r1, r5
 8012008:	f7ee fb16 	bl	8000638 <__aeabi_dmul>
 801200c:	4602      	mov	r2, r0
 801200e:	460b      	mov	r3, r1
 8012010:	4620      	mov	r0, r4
 8012012:	4629      	mov	r1, r5
 8012014:	f7ee f95a 	bl	80002cc <__adddf3>
 8012018:	4604      	mov	r4, r0
 801201a:	460d      	mov	r5, r1
 801201c:	ec45 4b10 	vmov	d0, r4, r5
 8012020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012024:	2d00      	cmp	r5, #0
 8012026:	ee10 0a10 	vmov	r0, s0
 801202a:	4621      	mov	r1, r4
 801202c:	dc0f      	bgt.n	801204e <__ieee754_sqrt+0x62>
 801202e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012032:	4330      	orrs	r0, r6
 8012034:	d0f2      	beq.n	801201c <__ieee754_sqrt+0x30>
 8012036:	b155      	cbz	r5, 801204e <__ieee754_sqrt+0x62>
 8012038:	ee10 2a10 	vmov	r2, s0
 801203c:	4620      	mov	r0, r4
 801203e:	4629      	mov	r1, r5
 8012040:	f7ee f942 	bl	80002c8 <__aeabi_dsub>
 8012044:	4602      	mov	r2, r0
 8012046:	460b      	mov	r3, r1
 8012048:	f7ee fc20 	bl	800088c <__aeabi_ddiv>
 801204c:	e7e4      	b.n	8012018 <__ieee754_sqrt+0x2c>
 801204e:	151b      	asrs	r3, r3, #20
 8012050:	d073      	beq.n	801213a <__ieee754_sqrt+0x14e>
 8012052:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012056:	07dd      	lsls	r5, r3, #31
 8012058:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801205c:	bf48      	it	mi
 801205e:	0fc8      	lsrmi	r0, r1, #31
 8012060:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012064:	bf44      	itt	mi
 8012066:	0049      	lslmi	r1, r1, #1
 8012068:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801206c:	2500      	movs	r5, #0
 801206e:	1058      	asrs	r0, r3, #1
 8012070:	0fcb      	lsrs	r3, r1, #31
 8012072:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8012076:	0049      	lsls	r1, r1, #1
 8012078:	2316      	movs	r3, #22
 801207a:	462c      	mov	r4, r5
 801207c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012080:	19a7      	adds	r7, r4, r6
 8012082:	4297      	cmp	r7, r2
 8012084:	bfde      	ittt	le
 8012086:	19bc      	addle	r4, r7, r6
 8012088:	1bd2      	suble	r2, r2, r7
 801208a:	19ad      	addle	r5, r5, r6
 801208c:	0fcf      	lsrs	r7, r1, #31
 801208e:	3b01      	subs	r3, #1
 8012090:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8012094:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012098:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801209c:	d1f0      	bne.n	8012080 <__ieee754_sqrt+0x94>
 801209e:	f04f 0c20 	mov.w	ip, #32
 80120a2:	469e      	mov	lr, r3
 80120a4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80120a8:	42a2      	cmp	r2, r4
 80120aa:	eb06 070e 	add.w	r7, r6, lr
 80120ae:	dc02      	bgt.n	80120b6 <__ieee754_sqrt+0xca>
 80120b0:	d112      	bne.n	80120d8 <__ieee754_sqrt+0xec>
 80120b2:	428f      	cmp	r7, r1
 80120b4:	d810      	bhi.n	80120d8 <__ieee754_sqrt+0xec>
 80120b6:	2f00      	cmp	r7, #0
 80120b8:	eb07 0e06 	add.w	lr, r7, r6
 80120bc:	da42      	bge.n	8012144 <__ieee754_sqrt+0x158>
 80120be:	f1be 0f00 	cmp.w	lr, #0
 80120c2:	db3f      	blt.n	8012144 <__ieee754_sqrt+0x158>
 80120c4:	f104 0801 	add.w	r8, r4, #1
 80120c8:	1b12      	subs	r2, r2, r4
 80120ca:	428f      	cmp	r7, r1
 80120cc:	bf88      	it	hi
 80120ce:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80120d2:	1bc9      	subs	r1, r1, r7
 80120d4:	4433      	add	r3, r6
 80120d6:	4644      	mov	r4, r8
 80120d8:	0052      	lsls	r2, r2, #1
 80120da:	f1bc 0c01 	subs.w	ip, ip, #1
 80120de:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80120e2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80120e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80120ea:	d1dd      	bne.n	80120a8 <__ieee754_sqrt+0xbc>
 80120ec:	430a      	orrs	r2, r1
 80120ee:	d006      	beq.n	80120fe <__ieee754_sqrt+0x112>
 80120f0:	1c5c      	adds	r4, r3, #1
 80120f2:	bf13      	iteet	ne
 80120f4:	3301      	addne	r3, #1
 80120f6:	3501      	addeq	r5, #1
 80120f8:	4663      	moveq	r3, ip
 80120fa:	f023 0301 	bicne.w	r3, r3, #1
 80120fe:	106a      	asrs	r2, r5, #1
 8012100:	085b      	lsrs	r3, r3, #1
 8012102:	07e9      	lsls	r1, r5, #31
 8012104:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012108:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801210c:	bf48      	it	mi
 801210e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012112:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012116:	461c      	mov	r4, r3
 8012118:	e780      	b.n	801201c <__ieee754_sqrt+0x30>
 801211a:	0aca      	lsrs	r2, r1, #11
 801211c:	3815      	subs	r0, #21
 801211e:	0549      	lsls	r1, r1, #21
 8012120:	2a00      	cmp	r2, #0
 8012122:	d0fa      	beq.n	801211a <__ieee754_sqrt+0x12e>
 8012124:	02d6      	lsls	r6, r2, #11
 8012126:	d50a      	bpl.n	801213e <__ieee754_sqrt+0x152>
 8012128:	f1c3 0420 	rsb	r4, r3, #32
 801212c:	fa21 f404 	lsr.w	r4, r1, r4
 8012130:	1e5d      	subs	r5, r3, #1
 8012132:	4099      	lsls	r1, r3
 8012134:	4322      	orrs	r2, r4
 8012136:	1b43      	subs	r3, r0, r5
 8012138:	e78b      	b.n	8012052 <__ieee754_sqrt+0x66>
 801213a:	4618      	mov	r0, r3
 801213c:	e7f0      	b.n	8012120 <__ieee754_sqrt+0x134>
 801213e:	0052      	lsls	r2, r2, #1
 8012140:	3301      	adds	r3, #1
 8012142:	e7ef      	b.n	8012124 <__ieee754_sqrt+0x138>
 8012144:	46a0      	mov	r8, r4
 8012146:	e7bf      	b.n	80120c8 <__ieee754_sqrt+0xdc>
 8012148:	7ff00000 	.word	0x7ff00000
 801214c:	00000000 	.word	0x00000000

08012150 <__kernel_cos>:
 8012150:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012154:	ec59 8b10 	vmov	r8, r9, d0
 8012158:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 801215c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012160:	ed2d 8b02 	vpush	{d8}
 8012164:	eeb0 8a41 	vmov.f32	s16, s2
 8012168:	eef0 8a61 	vmov.f32	s17, s3
 801216c:	da07      	bge.n	801217e <__kernel_cos+0x2e>
 801216e:	ee10 0a10 	vmov	r0, s0
 8012172:	4649      	mov	r1, r9
 8012174:	f7ee fd10 	bl	8000b98 <__aeabi_d2iz>
 8012178:	2800      	cmp	r0, #0
 801217a:	f000 8089 	beq.w	8012290 <__kernel_cos+0x140>
 801217e:	4642      	mov	r2, r8
 8012180:	464b      	mov	r3, r9
 8012182:	4640      	mov	r0, r8
 8012184:	4649      	mov	r1, r9
 8012186:	f7ee fa57 	bl	8000638 <__aeabi_dmul>
 801218a:	2200      	movs	r2, #0
 801218c:	4b4e      	ldr	r3, [pc, #312]	; (80122c8 <__kernel_cos+0x178>)
 801218e:	4604      	mov	r4, r0
 8012190:	460d      	mov	r5, r1
 8012192:	f7ee fa51 	bl	8000638 <__aeabi_dmul>
 8012196:	a340      	add	r3, pc, #256	; (adr r3, 8012298 <__kernel_cos+0x148>)
 8012198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801219c:	4682      	mov	sl, r0
 801219e:	468b      	mov	fp, r1
 80121a0:	4620      	mov	r0, r4
 80121a2:	4629      	mov	r1, r5
 80121a4:	f7ee fa48 	bl	8000638 <__aeabi_dmul>
 80121a8:	a33d      	add	r3, pc, #244	; (adr r3, 80122a0 <__kernel_cos+0x150>)
 80121aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121ae:	f7ee f88d 	bl	80002cc <__adddf3>
 80121b2:	4622      	mov	r2, r4
 80121b4:	462b      	mov	r3, r5
 80121b6:	f7ee fa3f 	bl	8000638 <__aeabi_dmul>
 80121ba:	a33b      	add	r3, pc, #236	; (adr r3, 80122a8 <__kernel_cos+0x158>)
 80121bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121c0:	f7ee f882 	bl	80002c8 <__aeabi_dsub>
 80121c4:	4622      	mov	r2, r4
 80121c6:	462b      	mov	r3, r5
 80121c8:	f7ee fa36 	bl	8000638 <__aeabi_dmul>
 80121cc:	a338      	add	r3, pc, #224	; (adr r3, 80122b0 <__kernel_cos+0x160>)
 80121ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121d2:	f7ee f87b 	bl	80002cc <__adddf3>
 80121d6:	4622      	mov	r2, r4
 80121d8:	462b      	mov	r3, r5
 80121da:	f7ee fa2d 	bl	8000638 <__aeabi_dmul>
 80121de:	a336      	add	r3, pc, #216	; (adr r3, 80122b8 <__kernel_cos+0x168>)
 80121e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e4:	f7ee f870 	bl	80002c8 <__aeabi_dsub>
 80121e8:	4622      	mov	r2, r4
 80121ea:	462b      	mov	r3, r5
 80121ec:	f7ee fa24 	bl	8000638 <__aeabi_dmul>
 80121f0:	a333      	add	r3, pc, #204	; (adr r3, 80122c0 <__kernel_cos+0x170>)
 80121f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f6:	f7ee f869 	bl	80002cc <__adddf3>
 80121fa:	4622      	mov	r2, r4
 80121fc:	462b      	mov	r3, r5
 80121fe:	f7ee fa1b 	bl	8000638 <__aeabi_dmul>
 8012202:	4622      	mov	r2, r4
 8012204:	462b      	mov	r3, r5
 8012206:	f7ee fa17 	bl	8000638 <__aeabi_dmul>
 801220a:	ec53 2b18 	vmov	r2, r3, d8
 801220e:	4604      	mov	r4, r0
 8012210:	460d      	mov	r5, r1
 8012212:	4640      	mov	r0, r8
 8012214:	4649      	mov	r1, r9
 8012216:	f7ee fa0f 	bl	8000638 <__aeabi_dmul>
 801221a:	460b      	mov	r3, r1
 801221c:	4602      	mov	r2, r0
 801221e:	4629      	mov	r1, r5
 8012220:	4620      	mov	r0, r4
 8012222:	f7ee f851 	bl	80002c8 <__aeabi_dsub>
 8012226:	4b29      	ldr	r3, [pc, #164]	; (80122cc <__kernel_cos+0x17c>)
 8012228:	429e      	cmp	r6, r3
 801222a:	4680      	mov	r8, r0
 801222c:	4689      	mov	r9, r1
 801222e:	dc11      	bgt.n	8012254 <__kernel_cos+0x104>
 8012230:	4602      	mov	r2, r0
 8012232:	460b      	mov	r3, r1
 8012234:	4650      	mov	r0, sl
 8012236:	4659      	mov	r1, fp
 8012238:	f7ee f846 	bl	80002c8 <__aeabi_dsub>
 801223c:	460b      	mov	r3, r1
 801223e:	4924      	ldr	r1, [pc, #144]	; (80122d0 <__kernel_cos+0x180>)
 8012240:	4602      	mov	r2, r0
 8012242:	2000      	movs	r0, #0
 8012244:	f7ee f840 	bl	80002c8 <__aeabi_dsub>
 8012248:	ecbd 8b02 	vpop	{d8}
 801224c:	ec41 0b10 	vmov	d0, r0, r1
 8012250:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012254:	4b1f      	ldr	r3, [pc, #124]	; (80122d4 <__kernel_cos+0x184>)
 8012256:	491e      	ldr	r1, [pc, #120]	; (80122d0 <__kernel_cos+0x180>)
 8012258:	429e      	cmp	r6, r3
 801225a:	bfcc      	ite	gt
 801225c:	4d1e      	ldrgt	r5, [pc, #120]	; (80122d8 <__kernel_cos+0x188>)
 801225e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012262:	2400      	movs	r4, #0
 8012264:	4622      	mov	r2, r4
 8012266:	462b      	mov	r3, r5
 8012268:	2000      	movs	r0, #0
 801226a:	f7ee f82d 	bl	80002c8 <__aeabi_dsub>
 801226e:	4622      	mov	r2, r4
 8012270:	4606      	mov	r6, r0
 8012272:	460f      	mov	r7, r1
 8012274:	462b      	mov	r3, r5
 8012276:	4650      	mov	r0, sl
 8012278:	4659      	mov	r1, fp
 801227a:	f7ee f825 	bl	80002c8 <__aeabi_dsub>
 801227e:	4642      	mov	r2, r8
 8012280:	464b      	mov	r3, r9
 8012282:	f7ee f821 	bl	80002c8 <__aeabi_dsub>
 8012286:	4602      	mov	r2, r0
 8012288:	460b      	mov	r3, r1
 801228a:	4630      	mov	r0, r6
 801228c:	4639      	mov	r1, r7
 801228e:	e7d9      	b.n	8012244 <__kernel_cos+0xf4>
 8012290:	2000      	movs	r0, #0
 8012292:	490f      	ldr	r1, [pc, #60]	; (80122d0 <__kernel_cos+0x180>)
 8012294:	e7d8      	b.n	8012248 <__kernel_cos+0xf8>
 8012296:	bf00      	nop
 8012298:	be8838d4 	.word	0xbe8838d4
 801229c:	bda8fae9 	.word	0xbda8fae9
 80122a0:	bdb4b1c4 	.word	0xbdb4b1c4
 80122a4:	3e21ee9e 	.word	0x3e21ee9e
 80122a8:	809c52ad 	.word	0x809c52ad
 80122ac:	3e927e4f 	.word	0x3e927e4f
 80122b0:	19cb1590 	.word	0x19cb1590
 80122b4:	3efa01a0 	.word	0x3efa01a0
 80122b8:	16c15177 	.word	0x16c15177
 80122bc:	3f56c16c 	.word	0x3f56c16c
 80122c0:	5555554c 	.word	0x5555554c
 80122c4:	3fa55555 	.word	0x3fa55555
 80122c8:	3fe00000 	.word	0x3fe00000
 80122cc:	3fd33332 	.word	0x3fd33332
 80122d0:	3ff00000 	.word	0x3ff00000
 80122d4:	3fe90000 	.word	0x3fe90000
 80122d8:	3fd20000 	.word	0x3fd20000
 80122dc:	00000000 	.word	0x00000000

080122e0 <__kernel_rem_pio2>:
 80122e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122e4:	ed2d 8b02 	vpush	{d8}
 80122e8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80122ec:	1ed4      	subs	r4, r2, #3
 80122ee:	9308      	str	r3, [sp, #32]
 80122f0:	9101      	str	r1, [sp, #4]
 80122f2:	4bc5      	ldr	r3, [pc, #788]	; (8012608 <__kernel_rem_pio2+0x328>)
 80122f4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80122f6:	9009      	str	r0, [sp, #36]	; 0x24
 80122f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80122fc:	9304      	str	r3, [sp, #16]
 80122fe:	9b08      	ldr	r3, [sp, #32]
 8012300:	3b01      	subs	r3, #1
 8012302:	9307      	str	r3, [sp, #28]
 8012304:	2318      	movs	r3, #24
 8012306:	fb94 f4f3 	sdiv	r4, r4, r3
 801230a:	f06f 0317 	mvn.w	r3, #23
 801230e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012312:	fb04 3303 	mla	r3, r4, r3, r3
 8012316:	eb03 0a02 	add.w	sl, r3, r2
 801231a:	9b04      	ldr	r3, [sp, #16]
 801231c:	9a07      	ldr	r2, [sp, #28]
 801231e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80125f8 <__kernel_rem_pio2+0x318>
 8012322:	eb03 0802 	add.w	r8, r3, r2
 8012326:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012328:	1aa7      	subs	r7, r4, r2
 801232a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801232e:	ae22      	add	r6, sp, #136	; 0x88
 8012330:	2500      	movs	r5, #0
 8012332:	4545      	cmp	r5, r8
 8012334:	dd13      	ble.n	801235e <__kernel_rem_pio2+0x7e>
 8012336:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80125f8 <__kernel_rem_pio2+0x318>
 801233a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801233e:	2600      	movs	r6, #0
 8012340:	9b04      	ldr	r3, [sp, #16]
 8012342:	429e      	cmp	r6, r3
 8012344:	dc32      	bgt.n	80123ac <__kernel_rem_pio2+0xcc>
 8012346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012348:	9302      	str	r3, [sp, #8]
 801234a:	9b08      	ldr	r3, [sp, #32]
 801234c:	199d      	adds	r5, r3, r6
 801234e:	ab22      	add	r3, sp, #136	; 0x88
 8012350:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012354:	9306      	str	r3, [sp, #24]
 8012356:	ec59 8b18 	vmov	r8, r9, d8
 801235a:	2700      	movs	r7, #0
 801235c:	e01f      	b.n	801239e <__kernel_rem_pio2+0xbe>
 801235e:	42ef      	cmn	r7, r5
 8012360:	d407      	bmi.n	8012372 <__kernel_rem_pio2+0x92>
 8012362:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012366:	f7ee f8fd 	bl	8000564 <__aeabi_i2d>
 801236a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801236e:	3501      	adds	r5, #1
 8012370:	e7df      	b.n	8012332 <__kernel_rem_pio2+0x52>
 8012372:	ec51 0b18 	vmov	r0, r1, d8
 8012376:	e7f8      	b.n	801236a <__kernel_rem_pio2+0x8a>
 8012378:	9906      	ldr	r1, [sp, #24]
 801237a:	9d02      	ldr	r5, [sp, #8]
 801237c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012380:	9106      	str	r1, [sp, #24]
 8012382:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012386:	9502      	str	r5, [sp, #8]
 8012388:	f7ee f956 	bl	8000638 <__aeabi_dmul>
 801238c:	4602      	mov	r2, r0
 801238e:	460b      	mov	r3, r1
 8012390:	4640      	mov	r0, r8
 8012392:	4649      	mov	r1, r9
 8012394:	f7ed ff9a 	bl	80002cc <__adddf3>
 8012398:	3701      	adds	r7, #1
 801239a:	4680      	mov	r8, r0
 801239c:	4689      	mov	r9, r1
 801239e:	9b07      	ldr	r3, [sp, #28]
 80123a0:	429f      	cmp	r7, r3
 80123a2:	dde9      	ble.n	8012378 <__kernel_rem_pio2+0x98>
 80123a4:	e8eb 8902 	strd	r8, r9, [fp], #8
 80123a8:	3601      	adds	r6, #1
 80123aa:	e7c9      	b.n	8012340 <__kernel_rem_pio2+0x60>
 80123ac:	9b04      	ldr	r3, [sp, #16]
 80123ae:	aa0e      	add	r2, sp, #56	; 0x38
 80123b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80123b4:	930c      	str	r3, [sp, #48]	; 0x30
 80123b6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80123b8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80123bc:	9c04      	ldr	r4, [sp, #16]
 80123be:	930b      	str	r3, [sp, #44]	; 0x2c
 80123c0:	ab9a      	add	r3, sp, #616	; 0x268
 80123c2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80123c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80123ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80123ce:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80123d2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80123d6:	ab9a      	add	r3, sp, #616	; 0x268
 80123d8:	445b      	add	r3, fp
 80123da:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80123de:	2500      	movs	r5, #0
 80123e0:	1b63      	subs	r3, r4, r5
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	dc78      	bgt.n	80124d8 <__kernel_rem_pio2+0x1f8>
 80123e6:	4650      	mov	r0, sl
 80123e8:	ec49 8b10 	vmov	d0, r8, r9
 80123ec:	f000 fdb0 	bl	8012f50 <scalbn>
 80123f0:	ec57 6b10 	vmov	r6, r7, d0
 80123f4:	2200      	movs	r2, #0
 80123f6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80123fa:	ee10 0a10 	vmov	r0, s0
 80123fe:	4639      	mov	r1, r7
 8012400:	f7ee f91a 	bl	8000638 <__aeabi_dmul>
 8012404:	ec41 0b10 	vmov	d0, r0, r1
 8012408:	f000 fd12 	bl	8012e30 <floor>
 801240c:	2200      	movs	r2, #0
 801240e:	ec51 0b10 	vmov	r0, r1, d0
 8012412:	4b7e      	ldr	r3, [pc, #504]	; (801260c <__kernel_rem_pio2+0x32c>)
 8012414:	f7ee f910 	bl	8000638 <__aeabi_dmul>
 8012418:	4602      	mov	r2, r0
 801241a:	460b      	mov	r3, r1
 801241c:	4630      	mov	r0, r6
 801241e:	4639      	mov	r1, r7
 8012420:	f7ed ff52 	bl	80002c8 <__aeabi_dsub>
 8012424:	460f      	mov	r7, r1
 8012426:	4606      	mov	r6, r0
 8012428:	f7ee fbb6 	bl	8000b98 <__aeabi_d2iz>
 801242c:	9006      	str	r0, [sp, #24]
 801242e:	f7ee f899 	bl	8000564 <__aeabi_i2d>
 8012432:	4602      	mov	r2, r0
 8012434:	460b      	mov	r3, r1
 8012436:	4630      	mov	r0, r6
 8012438:	4639      	mov	r1, r7
 801243a:	f7ed ff45 	bl	80002c8 <__aeabi_dsub>
 801243e:	f1ba 0f00 	cmp.w	sl, #0
 8012442:	4606      	mov	r6, r0
 8012444:	460f      	mov	r7, r1
 8012446:	dd6c      	ble.n	8012522 <__kernel_rem_pio2+0x242>
 8012448:	1e62      	subs	r2, r4, #1
 801244a:	ab0e      	add	r3, sp, #56	; 0x38
 801244c:	f1ca 0118 	rsb	r1, sl, #24
 8012450:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012454:	9d06      	ldr	r5, [sp, #24]
 8012456:	fa40 f301 	asr.w	r3, r0, r1
 801245a:	441d      	add	r5, r3
 801245c:	408b      	lsls	r3, r1
 801245e:	1ac0      	subs	r0, r0, r3
 8012460:	ab0e      	add	r3, sp, #56	; 0x38
 8012462:	9506      	str	r5, [sp, #24]
 8012464:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012468:	f1ca 0317 	rsb	r3, sl, #23
 801246c:	fa40 f303 	asr.w	r3, r0, r3
 8012470:	9302      	str	r3, [sp, #8]
 8012472:	9b02      	ldr	r3, [sp, #8]
 8012474:	2b00      	cmp	r3, #0
 8012476:	dd62      	ble.n	801253e <__kernel_rem_pio2+0x25e>
 8012478:	9b06      	ldr	r3, [sp, #24]
 801247a:	2200      	movs	r2, #0
 801247c:	3301      	adds	r3, #1
 801247e:	9306      	str	r3, [sp, #24]
 8012480:	4615      	mov	r5, r2
 8012482:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012486:	4294      	cmp	r4, r2
 8012488:	f300 8095 	bgt.w	80125b6 <__kernel_rem_pio2+0x2d6>
 801248c:	f1ba 0f00 	cmp.w	sl, #0
 8012490:	dd07      	ble.n	80124a2 <__kernel_rem_pio2+0x1c2>
 8012492:	f1ba 0f01 	cmp.w	sl, #1
 8012496:	f000 80a2 	beq.w	80125de <__kernel_rem_pio2+0x2fe>
 801249a:	f1ba 0f02 	cmp.w	sl, #2
 801249e:	f000 80c1 	beq.w	8012624 <__kernel_rem_pio2+0x344>
 80124a2:	9b02      	ldr	r3, [sp, #8]
 80124a4:	2b02      	cmp	r3, #2
 80124a6:	d14a      	bne.n	801253e <__kernel_rem_pio2+0x25e>
 80124a8:	4632      	mov	r2, r6
 80124aa:	463b      	mov	r3, r7
 80124ac:	2000      	movs	r0, #0
 80124ae:	4958      	ldr	r1, [pc, #352]	; (8012610 <__kernel_rem_pio2+0x330>)
 80124b0:	f7ed ff0a 	bl	80002c8 <__aeabi_dsub>
 80124b4:	4606      	mov	r6, r0
 80124b6:	460f      	mov	r7, r1
 80124b8:	2d00      	cmp	r5, #0
 80124ba:	d040      	beq.n	801253e <__kernel_rem_pio2+0x25e>
 80124bc:	4650      	mov	r0, sl
 80124be:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012600 <__kernel_rem_pio2+0x320>
 80124c2:	f000 fd45 	bl	8012f50 <scalbn>
 80124c6:	4630      	mov	r0, r6
 80124c8:	4639      	mov	r1, r7
 80124ca:	ec53 2b10 	vmov	r2, r3, d0
 80124ce:	f7ed fefb 	bl	80002c8 <__aeabi_dsub>
 80124d2:	4606      	mov	r6, r0
 80124d4:	460f      	mov	r7, r1
 80124d6:	e032      	b.n	801253e <__kernel_rem_pio2+0x25e>
 80124d8:	2200      	movs	r2, #0
 80124da:	4b4e      	ldr	r3, [pc, #312]	; (8012614 <__kernel_rem_pio2+0x334>)
 80124dc:	4640      	mov	r0, r8
 80124de:	4649      	mov	r1, r9
 80124e0:	f7ee f8aa 	bl	8000638 <__aeabi_dmul>
 80124e4:	f7ee fb58 	bl	8000b98 <__aeabi_d2iz>
 80124e8:	f7ee f83c 	bl	8000564 <__aeabi_i2d>
 80124ec:	2200      	movs	r2, #0
 80124ee:	4b4a      	ldr	r3, [pc, #296]	; (8012618 <__kernel_rem_pio2+0x338>)
 80124f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124f4:	f7ee f8a0 	bl	8000638 <__aeabi_dmul>
 80124f8:	4602      	mov	r2, r0
 80124fa:	460b      	mov	r3, r1
 80124fc:	4640      	mov	r0, r8
 80124fe:	4649      	mov	r1, r9
 8012500:	f7ed fee2 	bl	80002c8 <__aeabi_dsub>
 8012504:	f7ee fb48 	bl	8000b98 <__aeabi_d2iz>
 8012508:	ab0e      	add	r3, sp, #56	; 0x38
 801250a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 801250e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012512:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012516:	f7ed fed9 	bl	80002cc <__adddf3>
 801251a:	3501      	adds	r5, #1
 801251c:	4680      	mov	r8, r0
 801251e:	4689      	mov	r9, r1
 8012520:	e75e      	b.n	80123e0 <__kernel_rem_pio2+0x100>
 8012522:	d105      	bne.n	8012530 <__kernel_rem_pio2+0x250>
 8012524:	1e63      	subs	r3, r4, #1
 8012526:	aa0e      	add	r2, sp, #56	; 0x38
 8012528:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801252c:	15c3      	asrs	r3, r0, #23
 801252e:	e79f      	b.n	8012470 <__kernel_rem_pio2+0x190>
 8012530:	2200      	movs	r2, #0
 8012532:	4b3a      	ldr	r3, [pc, #232]	; (801261c <__kernel_rem_pio2+0x33c>)
 8012534:	f7ee fb06 	bl	8000b44 <__aeabi_dcmpge>
 8012538:	2800      	cmp	r0, #0
 801253a:	d139      	bne.n	80125b0 <__kernel_rem_pio2+0x2d0>
 801253c:	9002      	str	r0, [sp, #8]
 801253e:	2200      	movs	r2, #0
 8012540:	2300      	movs	r3, #0
 8012542:	4630      	mov	r0, r6
 8012544:	4639      	mov	r1, r7
 8012546:	f7ee fadf 	bl	8000b08 <__aeabi_dcmpeq>
 801254a:	2800      	cmp	r0, #0
 801254c:	f000 80c7 	beq.w	80126de <__kernel_rem_pio2+0x3fe>
 8012550:	1e65      	subs	r5, r4, #1
 8012552:	462b      	mov	r3, r5
 8012554:	2200      	movs	r2, #0
 8012556:	9904      	ldr	r1, [sp, #16]
 8012558:	428b      	cmp	r3, r1
 801255a:	da6a      	bge.n	8012632 <__kernel_rem_pio2+0x352>
 801255c:	2a00      	cmp	r2, #0
 801255e:	f000 8088 	beq.w	8012672 <__kernel_rem_pio2+0x392>
 8012562:	ab0e      	add	r3, sp, #56	; 0x38
 8012564:	f1aa 0a18 	sub.w	sl, sl, #24
 8012568:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801256c:	2b00      	cmp	r3, #0
 801256e:	f000 80b4 	beq.w	80126da <__kernel_rem_pio2+0x3fa>
 8012572:	4650      	mov	r0, sl
 8012574:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012600 <__kernel_rem_pio2+0x320>
 8012578:	f000 fcea 	bl	8012f50 <scalbn>
 801257c:	00ec      	lsls	r4, r5, #3
 801257e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012580:	191e      	adds	r6, r3, r4
 8012582:	ec59 8b10 	vmov	r8, r9, d0
 8012586:	f106 0a08 	add.w	sl, r6, #8
 801258a:	462f      	mov	r7, r5
 801258c:	2f00      	cmp	r7, #0
 801258e:	f280 80df 	bge.w	8012750 <__kernel_rem_pio2+0x470>
 8012592:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80125f8 <__kernel_rem_pio2+0x318>
 8012596:	f04f 0a00 	mov.w	sl, #0
 801259a:	eba5 030a 	sub.w	r3, r5, sl
 801259e:	2b00      	cmp	r3, #0
 80125a0:	f2c0 810a 	blt.w	80127b8 <__kernel_rem_pio2+0x4d8>
 80125a4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012620 <__kernel_rem_pio2+0x340>
 80125a8:	ec59 8b18 	vmov	r8, r9, d8
 80125ac:	2700      	movs	r7, #0
 80125ae:	e0f5      	b.n	801279c <__kernel_rem_pio2+0x4bc>
 80125b0:	2302      	movs	r3, #2
 80125b2:	9302      	str	r3, [sp, #8]
 80125b4:	e760      	b.n	8012478 <__kernel_rem_pio2+0x198>
 80125b6:	ab0e      	add	r3, sp, #56	; 0x38
 80125b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125bc:	b94d      	cbnz	r5, 80125d2 <__kernel_rem_pio2+0x2f2>
 80125be:	b12b      	cbz	r3, 80125cc <__kernel_rem_pio2+0x2ec>
 80125c0:	a80e      	add	r0, sp, #56	; 0x38
 80125c2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80125c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80125ca:	2301      	movs	r3, #1
 80125cc:	3201      	adds	r2, #1
 80125ce:	461d      	mov	r5, r3
 80125d0:	e759      	b.n	8012486 <__kernel_rem_pio2+0x1a6>
 80125d2:	a80e      	add	r0, sp, #56	; 0x38
 80125d4:	1acb      	subs	r3, r1, r3
 80125d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80125da:	462b      	mov	r3, r5
 80125dc:	e7f6      	b.n	80125cc <__kernel_rem_pio2+0x2ec>
 80125de:	1e62      	subs	r2, r4, #1
 80125e0:	ab0e      	add	r3, sp, #56	; 0x38
 80125e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80125ea:	a90e      	add	r1, sp, #56	; 0x38
 80125ec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80125f0:	e757      	b.n	80124a2 <__kernel_rem_pio2+0x1c2>
 80125f2:	bf00      	nop
 80125f4:	f3af 8000 	nop.w
	...
 8012604:	3ff00000 	.word	0x3ff00000
 8012608:	08013b50 	.word	0x08013b50
 801260c:	40200000 	.word	0x40200000
 8012610:	3ff00000 	.word	0x3ff00000
 8012614:	3e700000 	.word	0x3e700000
 8012618:	41700000 	.word	0x41700000
 801261c:	3fe00000 	.word	0x3fe00000
 8012620:	08013b10 	.word	0x08013b10
 8012624:	1e62      	subs	r2, r4, #1
 8012626:	ab0e      	add	r3, sp, #56	; 0x38
 8012628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801262c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012630:	e7db      	b.n	80125ea <__kernel_rem_pio2+0x30a>
 8012632:	a90e      	add	r1, sp, #56	; 0x38
 8012634:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012638:	3b01      	subs	r3, #1
 801263a:	430a      	orrs	r2, r1
 801263c:	e78b      	b.n	8012556 <__kernel_rem_pio2+0x276>
 801263e:	3301      	adds	r3, #1
 8012640:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012644:	2900      	cmp	r1, #0
 8012646:	d0fa      	beq.n	801263e <__kernel_rem_pio2+0x35e>
 8012648:	9a08      	ldr	r2, [sp, #32]
 801264a:	4422      	add	r2, r4
 801264c:	00d2      	lsls	r2, r2, #3
 801264e:	a922      	add	r1, sp, #136	; 0x88
 8012650:	18e3      	adds	r3, r4, r3
 8012652:	9206      	str	r2, [sp, #24]
 8012654:	440a      	add	r2, r1
 8012656:	9302      	str	r3, [sp, #8]
 8012658:	f10b 0108 	add.w	r1, fp, #8
 801265c:	f102 0308 	add.w	r3, r2, #8
 8012660:	1c66      	adds	r6, r4, #1
 8012662:	910a      	str	r1, [sp, #40]	; 0x28
 8012664:	2500      	movs	r5, #0
 8012666:	930d      	str	r3, [sp, #52]	; 0x34
 8012668:	9b02      	ldr	r3, [sp, #8]
 801266a:	42b3      	cmp	r3, r6
 801266c:	da04      	bge.n	8012678 <__kernel_rem_pio2+0x398>
 801266e:	461c      	mov	r4, r3
 8012670:	e6a6      	b.n	80123c0 <__kernel_rem_pio2+0xe0>
 8012672:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012674:	2301      	movs	r3, #1
 8012676:	e7e3      	b.n	8012640 <__kernel_rem_pio2+0x360>
 8012678:	9b06      	ldr	r3, [sp, #24]
 801267a:	18ef      	adds	r7, r5, r3
 801267c:	ab22      	add	r3, sp, #136	; 0x88
 801267e:	441f      	add	r7, r3
 8012680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012682:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012686:	f7ed ff6d 	bl	8000564 <__aeabi_i2d>
 801268a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801268c:	461c      	mov	r4, r3
 801268e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012690:	e9c7 0100 	strd	r0, r1, [r7]
 8012694:	eb03 0b05 	add.w	fp, r3, r5
 8012698:	2700      	movs	r7, #0
 801269a:	f04f 0800 	mov.w	r8, #0
 801269e:	f04f 0900 	mov.w	r9, #0
 80126a2:	9b07      	ldr	r3, [sp, #28]
 80126a4:	429f      	cmp	r7, r3
 80126a6:	dd08      	ble.n	80126ba <__kernel_rem_pio2+0x3da>
 80126a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80126aa:	aa72      	add	r2, sp, #456	; 0x1c8
 80126ac:	18eb      	adds	r3, r5, r3
 80126ae:	4413      	add	r3, r2
 80126b0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80126b4:	3601      	adds	r6, #1
 80126b6:	3508      	adds	r5, #8
 80126b8:	e7d6      	b.n	8012668 <__kernel_rem_pio2+0x388>
 80126ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80126be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80126c2:	f7ed ffb9 	bl	8000638 <__aeabi_dmul>
 80126c6:	4602      	mov	r2, r0
 80126c8:	460b      	mov	r3, r1
 80126ca:	4640      	mov	r0, r8
 80126cc:	4649      	mov	r1, r9
 80126ce:	f7ed fdfd 	bl	80002cc <__adddf3>
 80126d2:	3701      	adds	r7, #1
 80126d4:	4680      	mov	r8, r0
 80126d6:	4689      	mov	r9, r1
 80126d8:	e7e3      	b.n	80126a2 <__kernel_rem_pio2+0x3c2>
 80126da:	3d01      	subs	r5, #1
 80126dc:	e741      	b.n	8012562 <__kernel_rem_pio2+0x282>
 80126de:	f1ca 0000 	rsb	r0, sl, #0
 80126e2:	ec47 6b10 	vmov	d0, r6, r7
 80126e6:	f000 fc33 	bl	8012f50 <scalbn>
 80126ea:	ec57 6b10 	vmov	r6, r7, d0
 80126ee:	2200      	movs	r2, #0
 80126f0:	4b99      	ldr	r3, [pc, #612]	; (8012958 <__kernel_rem_pio2+0x678>)
 80126f2:	ee10 0a10 	vmov	r0, s0
 80126f6:	4639      	mov	r1, r7
 80126f8:	f7ee fa24 	bl	8000b44 <__aeabi_dcmpge>
 80126fc:	b1f8      	cbz	r0, 801273e <__kernel_rem_pio2+0x45e>
 80126fe:	2200      	movs	r2, #0
 8012700:	4b96      	ldr	r3, [pc, #600]	; (801295c <__kernel_rem_pio2+0x67c>)
 8012702:	4630      	mov	r0, r6
 8012704:	4639      	mov	r1, r7
 8012706:	f7ed ff97 	bl	8000638 <__aeabi_dmul>
 801270a:	f7ee fa45 	bl	8000b98 <__aeabi_d2iz>
 801270e:	4680      	mov	r8, r0
 8012710:	f7ed ff28 	bl	8000564 <__aeabi_i2d>
 8012714:	2200      	movs	r2, #0
 8012716:	4b90      	ldr	r3, [pc, #576]	; (8012958 <__kernel_rem_pio2+0x678>)
 8012718:	f7ed ff8e 	bl	8000638 <__aeabi_dmul>
 801271c:	460b      	mov	r3, r1
 801271e:	4602      	mov	r2, r0
 8012720:	4639      	mov	r1, r7
 8012722:	4630      	mov	r0, r6
 8012724:	f7ed fdd0 	bl	80002c8 <__aeabi_dsub>
 8012728:	f7ee fa36 	bl	8000b98 <__aeabi_d2iz>
 801272c:	1c65      	adds	r5, r4, #1
 801272e:	ab0e      	add	r3, sp, #56	; 0x38
 8012730:	f10a 0a18 	add.w	sl, sl, #24
 8012734:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012738:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801273c:	e719      	b.n	8012572 <__kernel_rem_pio2+0x292>
 801273e:	4630      	mov	r0, r6
 8012740:	4639      	mov	r1, r7
 8012742:	f7ee fa29 	bl	8000b98 <__aeabi_d2iz>
 8012746:	ab0e      	add	r3, sp, #56	; 0x38
 8012748:	4625      	mov	r5, r4
 801274a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801274e:	e710      	b.n	8012572 <__kernel_rem_pio2+0x292>
 8012750:	ab0e      	add	r3, sp, #56	; 0x38
 8012752:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012756:	f7ed ff05 	bl	8000564 <__aeabi_i2d>
 801275a:	4642      	mov	r2, r8
 801275c:	464b      	mov	r3, r9
 801275e:	f7ed ff6b 	bl	8000638 <__aeabi_dmul>
 8012762:	2200      	movs	r2, #0
 8012764:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012768:	4b7c      	ldr	r3, [pc, #496]	; (801295c <__kernel_rem_pio2+0x67c>)
 801276a:	4640      	mov	r0, r8
 801276c:	4649      	mov	r1, r9
 801276e:	f7ed ff63 	bl	8000638 <__aeabi_dmul>
 8012772:	3f01      	subs	r7, #1
 8012774:	4680      	mov	r8, r0
 8012776:	4689      	mov	r9, r1
 8012778:	e708      	b.n	801258c <__kernel_rem_pio2+0x2ac>
 801277a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801277e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012782:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012786:	f7ed ff57 	bl	8000638 <__aeabi_dmul>
 801278a:	4602      	mov	r2, r0
 801278c:	460b      	mov	r3, r1
 801278e:	4640      	mov	r0, r8
 8012790:	4649      	mov	r1, r9
 8012792:	f7ed fd9b 	bl	80002cc <__adddf3>
 8012796:	3701      	adds	r7, #1
 8012798:	4680      	mov	r8, r0
 801279a:	4689      	mov	r9, r1
 801279c:	9b04      	ldr	r3, [sp, #16]
 801279e:	429f      	cmp	r7, r3
 80127a0:	dc01      	bgt.n	80127a6 <__kernel_rem_pio2+0x4c6>
 80127a2:	45ba      	cmp	sl, r7
 80127a4:	dae9      	bge.n	801277a <__kernel_rem_pio2+0x49a>
 80127a6:	ab4a      	add	r3, sp, #296	; 0x128
 80127a8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80127ac:	e9c3 8900 	strd	r8, r9, [r3]
 80127b0:	f10a 0a01 	add.w	sl, sl, #1
 80127b4:	3e08      	subs	r6, #8
 80127b6:	e6f0      	b.n	801259a <__kernel_rem_pio2+0x2ba>
 80127b8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80127ba:	2b03      	cmp	r3, #3
 80127bc:	d85b      	bhi.n	8012876 <__kernel_rem_pio2+0x596>
 80127be:	e8df f003 	tbb	[pc, r3]
 80127c2:	264a      	.short	0x264a
 80127c4:	0226      	.short	0x0226
 80127c6:	ab9a      	add	r3, sp, #616	; 0x268
 80127c8:	441c      	add	r4, r3
 80127ca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80127ce:	46a2      	mov	sl, r4
 80127d0:	46ab      	mov	fp, r5
 80127d2:	f1bb 0f00 	cmp.w	fp, #0
 80127d6:	dc6c      	bgt.n	80128b2 <__kernel_rem_pio2+0x5d2>
 80127d8:	46a2      	mov	sl, r4
 80127da:	46ab      	mov	fp, r5
 80127dc:	f1bb 0f01 	cmp.w	fp, #1
 80127e0:	f300 8086 	bgt.w	80128f0 <__kernel_rem_pio2+0x610>
 80127e4:	2000      	movs	r0, #0
 80127e6:	2100      	movs	r1, #0
 80127e8:	2d01      	cmp	r5, #1
 80127ea:	f300 80a0 	bgt.w	801292e <__kernel_rem_pio2+0x64e>
 80127ee:	9b02      	ldr	r3, [sp, #8]
 80127f0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80127f4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	f040 809e 	bne.w	801293a <__kernel_rem_pio2+0x65a>
 80127fe:	9b01      	ldr	r3, [sp, #4]
 8012800:	e9c3 7800 	strd	r7, r8, [r3]
 8012804:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012808:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801280c:	e033      	b.n	8012876 <__kernel_rem_pio2+0x596>
 801280e:	3408      	adds	r4, #8
 8012810:	ab4a      	add	r3, sp, #296	; 0x128
 8012812:	441c      	add	r4, r3
 8012814:	462e      	mov	r6, r5
 8012816:	2000      	movs	r0, #0
 8012818:	2100      	movs	r1, #0
 801281a:	2e00      	cmp	r6, #0
 801281c:	da3a      	bge.n	8012894 <__kernel_rem_pio2+0x5b4>
 801281e:	9b02      	ldr	r3, [sp, #8]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d03d      	beq.n	80128a0 <__kernel_rem_pio2+0x5c0>
 8012824:	4602      	mov	r2, r0
 8012826:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801282a:	9c01      	ldr	r4, [sp, #4]
 801282c:	e9c4 2300 	strd	r2, r3, [r4]
 8012830:	4602      	mov	r2, r0
 8012832:	460b      	mov	r3, r1
 8012834:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012838:	f7ed fd46 	bl	80002c8 <__aeabi_dsub>
 801283c:	ae4c      	add	r6, sp, #304	; 0x130
 801283e:	2401      	movs	r4, #1
 8012840:	42a5      	cmp	r5, r4
 8012842:	da30      	bge.n	80128a6 <__kernel_rem_pio2+0x5c6>
 8012844:	9b02      	ldr	r3, [sp, #8]
 8012846:	b113      	cbz	r3, 801284e <__kernel_rem_pio2+0x56e>
 8012848:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801284c:	4619      	mov	r1, r3
 801284e:	9b01      	ldr	r3, [sp, #4]
 8012850:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012854:	e00f      	b.n	8012876 <__kernel_rem_pio2+0x596>
 8012856:	ab9a      	add	r3, sp, #616	; 0x268
 8012858:	441c      	add	r4, r3
 801285a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801285e:	2000      	movs	r0, #0
 8012860:	2100      	movs	r1, #0
 8012862:	2d00      	cmp	r5, #0
 8012864:	da10      	bge.n	8012888 <__kernel_rem_pio2+0x5a8>
 8012866:	9b02      	ldr	r3, [sp, #8]
 8012868:	b113      	cbz	r3, 8012870 <__kernel_rem_pio2+0x590>
 801286a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801286e:	4619      	mov	r1, r3
 8012870:	9b01      	ldr	r3, [sp, #4]
 8012872:	e9c3 0100 	strd	r0, r1, [r3]
 8012876:	9b06      	ldr	r3, [sp, #24]
 8012878:	f003 0007 	and.w	r0, r3, #7
 801287c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012880:	ecbd 8b02 	vpop	{d8}
 8012884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012888:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801288c:	f7ed fd1e 	bl	80002cc <__adddf3>
 8012890:	3d01      	subs	r5, #1
 8012892:	e7e6      	b.n	8012862 <__kernel_rem_pio2+0x582>
 8012894:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012898:	f7ed fd18 	bl	80002cc <__adddf3>
 801289c:	3e01      	subs	r6, #1
 801289e:	e7bc      	b.n	801281a <__kernel_rem_pio2+0x53a>
 80128a0:	4602      	mov	r2, r0
 80128a2:	460b      	mov	r3, r1
 80128a4:	e7c1      	b.n	801282a <__kernel_rem_pio2+0x54a>
 80128a6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80128aa:	f7ed fd0f 	bl	80002cc <__adddf3>
 80128ae:	3401      	adds	r4, #1
 80128b0:	e7c6      	b.n	8012840 <__kernel_rem_pio2+0x560>
 80128b2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80128b6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80128ba:	4640      	mov	r0, r8
 80128bc:	ec53 2b17 	vmov	r2, r3, d7
 80128c0:	4649      	mov	r1, r9
 80128c2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80128c6:	f7ed fd01 	bl	80002cc <__adddf3>
 80128ca:	4602      	mov	r2, r0
 80128cc:	460b      	mov	r3, r1
 80128ce:	4606      	mov	r6, r0
 80128d0:	460f      	mov	r7, r1
 80128d2:	4640      	mov	r0, r8
 80128d4:	4649      	mov	r1, r9
 80128d6:	f7ed fcf7 	bl	80002c8 <__aeabi_dsub>
 80128da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128de:	f7ed fcf5 	bl	80002cc <__adddf3>
 80128e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80128e6:	e9ca 0100 	strd	r0, r1, [sl]
 80128ea:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80128ee:	e770      	b.n	80127d2 <__kernel_rem_pio2+0x4f2>
 80128f0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80128f4:	ed3a 7b02 	vldmdb	sl!, {d7}
 80128f8:	4630      	mov	r0, r6
 80128fa:	ec53 2b17 	vmov	r2, r3, d7
 80128fe:	4639      	mov	r1, r7
 8012900:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012904:	f7ed fce2 	bl	80002cc <__adddf3>
 8012908:	4602      	mov	r2, r0
 801290a:	460b      	mov	r3, r1
 801290c:	4680      	mov	r8, r0
 801290e:	4689      	mov	r9, r1
 8012910:	4630      	mov	r0, r6
 8012912:	4639      	mov	r1, r7
 8012914:	f7ed fcd8 	bl	80002c8 <__aeabi_dsub>
 8012918:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801291c:	f7ed fcd6 	bl	80002cc <__adddf3>
 8012920:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012924:	e9ca 0100 	strd	r0, r1, [sl]
 8012928:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801292c:	e756      	b.n	80127dc <__kernel_rem_pio2+0x4fc>
 801292e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012932:	f7ed fccb 	bl	80002cc <__adddf3>
 8012936:	3d01      	subs	r5, #1
 8012938:	e756      	b.n	80127e8 <__kernel_rem_pio2+0x508>
 801293a:	9b01      	ldr	r3, [sp, #4]
 801293c:	9a01      	ldr	r2, [sp, #4]
 801293e:	601f      	str	r7, [r3, #0]
 8012940:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012944:	605c      	str	r4, [r3, #4]
 8012946:	609d      	str	r5, [r3, #8]
 8012948:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801294c:	60d3      	str	r3, [r2, #12]
 801294e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012952:	6110      	str	r0, [r2, #16]
 8012954:	6153      	str	r3, [r2, #20]
 8012956:	e78e      	b.n	8012876 <__kernel_rem_pio2+0x596>
 8012958:	41700000 	.word	0x41700000
 801295c:	3e700000 	.word	0x3e700000

08012960 <__kernel_sin>:
 8012960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012964:	ec55 4b10 	vmov	r4, r5, d0
 8012968:	b085      	sub	sp, #20
 801296a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801296e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012972:	ed8d 1b00 	vstr	d1, [sp]
 8012976:	9002      	str	r0, [sp, #8]
 8012978:	da06      	bge.n	8012988 <__kernel_sin+0x28>
 801297a:	ee10 0a10 	vmov	r0, s0
 801297e:	4629      	mov	r1, r5
 8012980:	f7ee f90a 	bl	8000b98 <__aeabi_d2iz>
 8012984:	2800      	cmp	r0, #0
 8012986:	d051      	beq.n	8012a2c <__kernel_sin+0xcc>
 8012988:	4622      	mov	r2, r4
 801298a:	462b      	mov	r3, r5
 801298c:	4620      	mov	r0, r4
 801298e:	4629      	mov	r1, r5
 8012990:	f7ed fe52 	bl	8000638 <__aeabi_dmul>
 8012994:	4682      	mov	sl, r0
 8012996:	468b      	mov	fp, r1
 8012998:	4602      	mov	r2, r0
 801299a:	460b      	mov	r3, r1
 801299c:	4620      	mov	r0, r4
 801299e:	4629      	mov	r1, r5
 80129a0:	f7ed fe4a 	bl	8000638 <__aeabi_dmul>
 80129a4:	a341      	add	r3, pc, #260	; (adr r3, 8012aac <__kernel_sin+0x14c>)
 80129a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129aa:	4680      	mov	r8, r0
 80129ac:	4689      	mov	r9, r1
 80129ae:	4650      	mov	r0, sl
 80129b0:	4659      	mov	r1, fp
 80129b2:	f7ed fe41 	bl	8000638 <__aeabi_dmul>
 80129b6:	a33f      	add	r3, pc, #252	; (adr r3, 8012ab4 <__kernel_sin+0x154>)
 80129b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129bc:	f7ed fc84 	bl	80002c8 <__aeabi_dsub>
 80129c0:	4652      	mov	r2, sl
 80129c2:	465b      	mov	r3, fp
 80129c4:	f7ed fe38 	bl	8000638 <__aeabi_dmul>
 80129c8:	a33c      	add	r3, pc, #240	; (adr r3, 8012abc <__kernel_sin+0x15c>)
 80129ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ce:	f7ed fc7d 	bl	80002cc <__adddf3>
 80129d2:	4652      	mov	r2, sl
 80129d4:	465b      	mov	r3, fp
 80129d6:	f7ed fe2f 	bl	8000638 <__aeabi_dmul>
 80129da:	a33a      	add	r3, pc, #232	; (adr r3, 8012ac4 <__kernel_sin+0x164>)
 80129dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129e0:	f7ed fc72 	bl	80002c8 <__aeabi_dsub>
 80129e4:	4652      	mov	r2, sl
 80129e6:	465b      	mov	r3, fp
 80129e8:	f7ed fe26 	bl	8000638 <__aeabi_dmul>
 80129ec:	a337      	add	r3, pc, #220	; (adr r3, 8012acc <__kernel_sin+0x16c>)
 80129ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f2:	f7ed fc6b 	bl	80002cc <__adddf3>
 80129f6:	9b02      	ldr	r3, [sp, #8]
 80129f8:	4606      	mov	r6, r0
 80129fa:	460f      	mov	r7, r1
 80129fc:	b9db      	cbnz	r3, 8012a36 <__kernel_sin+0xd6>
 80129fe:	4602      	mov	r2, r0
 8012a00:	460b      	mov	r3, r1
 8012a02:	4650      	mov	r0, sl
 8012a04:	4659      	mov	r1, fp
 8012a06:	f7ed fe17 	bl	8000638 <__aeabi_dmul>
 8012a0a:	a325      	add	r3, pc, #148	; (adr r3, 8012aa0 <__kernel_sin+0x140>)
 8012a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a10:	f7ed fc5a 	bl	80002c8 <__aeabi_dsub>
 8012a14:	4642      	mov	r2, r8
 8012a16:	464b      	mov	r3, r9
 8012a18:	f7ed fe0e 	bl	8000638 <__aeabi_dmul>
 8012a1c:	4602      	mov	r2, r0
 8012a1e:	460b      	mov	r3, r1
 8012a20:	4620      	mov	r0, r4
 8012a22:	4629      	mov	r1, r5
 8012a24:	f7ed fc52 	bl	80002cc <__adddf3>
 8012a28:	4604      	mov	r4, r0
 8012a2a:	460d      	mov	r5, r1
 8012a2c:	ec45 4b10 	vmov	d0, r4, r5
 8012a30:	b005      	add	sp, #20
 8012a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a36:	2200      	movs	r2, #0
 8012a38:	4b1b      	ldr	r3, [pc, #108]	; (8012aa8 <__kernel_sin+0x148>)
 8012a3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012a3e:	f7ed fdfb 	bl	8000638 <__aeabi_dmul>
 8012a42:	4632      	mov	r2, r6
 8012a44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a48:	463b      	mov	r3, r7
 8012a4a:	4640      	mov	r0, r8
 8012a4c:	4649      	mov	r1, r9
 8012a4e:	f7ed fdf3 	bl	8000638 <__aeabi_dmul>
 8012a52:	4602      	mov	r2, r0
 8012a54:	460b      	mov	r3, r1
 8012a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012a5a:	f7ed fc35 	bl	80002c8 <__aeabi_dsub>
 8012a5e:	4652      	mov	r2, sl
 8012a60:	465b      	mov	r3, fp
 8012a62:	f7ed fde9 	bl	8000638 <__aeabi_dmul>
 8012a66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a6a:	f7ed fc2d 	bl	80002c8 <__aeabi_dsub>
 8012a6e:	a30c      	add	r3, pc, #48	; (adr r3, 8012aa0 <__kernel_sin+0x140>)
 8012a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a74:	4606      	mov	r6, r0
 8012a76:	460f      	mov	r7, r1
 8012a78:	4640      	mov	r0, r8
 8012a7a:	4649      	mov	r1, r9
 8012a7c:	f7ed fddc 	bl	8000638 <__aeabi_dmul>
 8012a80:	4602      	mov	r2, r0
 8012a82:	460b      	mov	r3, r1
 8012a84:	4630      	mov	r0, r6
 8012a86:	4639      	mov	r1, r7
 8012a88:	f7ed fc20 	bl	80002cc <__adddf3>
 8012a8c:	4602      	mov	r2, r0
 8012a8e:	460b      	mov	r3, r1
 8012a90:	4620      	mov	r0, r4
 8012a92:	4629      	mov	r1, r5
 8012a94:	f7ed fc18 	bl	80002c8 <__aeabi_dsub>
 8012a98:	e7c6      	b.n	8012a28 <__kernel_sin+0xc8>
 8012a9a:	bf00      	nop
 8012a9c:	f3af 8000 	nop.w
 8012aa0:	55555549 	.word	0x55555549
 8012aa4:	3fc55555 	.word	0x3fc55555
 8012aa8:	3fe00000 	.word	0x3fe00000
 8012aac:	5acfd57c 	.word	0x5acfd57c
 8012ab0:	3de5d93a 	.word	0x3de5d93a
 8012ab4:	8a2b9ceb 	.word	0x8a2b9ceb
 8012ab8:	3e5ae5e6 	.word	0x3e5ae5e6
 8012abc:	57b1fe7d 	.word	0x57b1fe7d
 8012ac0:	3ec71de3 	.word	0x3ec71de3
 8012ac4:	19c161d5 	.word	0x19c161d5
 8012ac8:	3f2a01a0 	.word	0x3f2a01a0
 8012acc:	1110f8a6 	.word	0x1110f8a6
 8012ad0:	3f811111 	.word	0x3f811111
 8012ad4:	00000000 	.word	0x00000000

08012ad8 <atan>:
 8012ad8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012adc:	ec55 4b10 	vmov	r4, r5, d0
 8012ae0:	4bc3      	ldr	r3, [pc, #780]	; (8012df0 <atan+0x318>)
 8012ae2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012ae6:	429e      	cmp	r6, r3
 8012ae8:	46ab      	mov	fp, r5
 8012aea:	dd18      	ble.n	8012b1e <atan+0x46>
 8012aec:	4bc1      	ldr	r3, [pc, #772]	; (8012df4 <atan+0x31c>)
 8012aee:	429e      	cmp	r6, r3
 8012af0:	dc01      	bgt.n	8012af6 <atan+0x1e>
 8012af2:	d109      	bne.n	8012b08 <atan+0x30>
 8012af4:	b144      	cbz	r4, 8012b08 <atan+0x30>
 8012af6:	4622      	mov	r2, r4
 8012af8:	462b      	mov	r3, r5
 8012afa:	4620      	mov	r0, r4
 8012afc:	4629      	mov	r1, r5
 8012afe:	f7ed fbe5 	bl	80002cc <__adddf3>
 8012b02:	4604      	mov	r4, r0
 8012b04:	460d      	mov	r5, r1
 8012b06:	e006      	b.n	8012b16 <atan+0x3e>
 8012b08:	f1bb 0f00 	cmp.w	fp, #0
 8012b0c:	f340 8131 	ble.w	8012d72 <atan+0x29a>
 8012b10:	a59b      	add	r5, pc, #620	; (adr r5, 8012d80 <atan+0x2a8>)
 8012b12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012b16:	ec45 4b10 	vmov	d0, r4, r5
 8012b1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b1e:	4bb6      	ldr	r3, [pc, #728]	; (8012df8 <atan+0x320>)
 8012b20:	429e      	cmp	r6, r3
 8012b22:	dc14      	bgt.n	8012b4e <atan+0x76>
 8012b24:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8012b28:	429e      	cmp	r6, r3
 8012b2a:	dc0d      	bgt.n	8012b48 <atan+0x70>
 8012b2c:	a396      	add	r3, pc, #600	; (adr r3, 8012d88 <atan+0x2b0>)
 8012b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b32:	ee10 0a10 	vmov	r0, s0
 8012b36:	4629      	mov	r1, r5
 8012b38:	f7ed fbc8 	bl	80002cc <__adddf3>
 8012b3c:	2200      	movs	r2, #0
 8012b3e:	4baf      	ldr	r3, [pc, #700]	; (8012dfc <atan+0x324>)
 8012b40:	f7ee f80a 	bl	8000b58 <__aeabi_dcmpgt>
 8012b44:	2800      	cmp	r0, #0
 8012b46:	d1e6      	bne.n	8012b16 <atan+0x3e>
 8012b48:	f04f 3aff 	mov.w	sl, #4294967295
 8012b4c:	e02b      	b.n	8012ba6 <atan+0xce>
 8012b4e:	f000 f963 	bl	8012e18 <fabs>
 8012b52:	4bab      	ldr	r3, [pc, #684]	; (8012e00 <atan+0x328>)
 8012b54:	429e      	cmp	r6, r3
 8012b56:	ec55 4b10 	vmov	r4, r5, d0
 8012b5a:	f300 80bf 	bgt.w	8012cdc <atan+0x204>
 8012b5e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8012b62:	429e      	cmp	r6, r3
 8012b64:	f300 80a0 	bgt.w	8012ca8 <atan+0x1d0>
 8012b68:	ee10 2a10 	vmov	r2, s0
 8012b6c:	ee10 0a10 	vmov	r0, s0
 8012b70:	462b      	mov	r3, r5
 8012b72:	4629      	mov	r1, r5
 8012b74:	f7ed fbaa 	bl	80002cc <__adddf3>
 8012b78:	2200      	movs	r2, #0
 8012b7a:	4ba0      	ldr	r3, [pc, #640]	; (8012dfc <atan+0x324>)
 8012b7c:	f7ed fba4 	bl	80002c8 <__aeabi_dsub>
 8012b80:	2200      	movs	r2, #0
 8012b82:	4606      	mov	r6, r0
 8012b84:	460f      	mov	r7, r1
 8012b86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012b8a:	4620      	mov	r0, r4
 8012b8c:	4629      	mov	r1, r5
 8012b8e:	f7ed fb9d 	bl	80002cc <__adddf3>
 8012b92:	4602      	mov	r2, r0
 8012b94:	460b      	mov	r3, r1
 8012b96:	4630      	mov	r0, r6
 8012b98:	4639      	mov	r1, r7
 8012b9a:	f7ed fe77 	bl	800088c <__aeabi_ddiv>
 8012b9e:	f04f 0a00 	mov.w	sl, #0
 8012ba2:	4604      	mov	r4, r0
 8012ba4:	460d      	mov	r5, r1
 8012ba6:	4622      	mov	r2, r4
 8012ba8:	462b      	mov	r3, r5
 8012baa:	4620      	mov	r0, r4
 8012bac:	4629      	mov	r1, r5
 8012bae:	f7ed fd43 	bl	8000638 <__aeabi_dmul>
 8012bb2:	4602      	mov	r2, r0
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	4680      	mov	r8, r0
 8012bb8:	4689      	mov	r9, r1
 8012bba:	f7ed fd3d 	bl	8000638 <__aeabi_dmul>
 8012bbe:	a374      	add	r3, pc, #464	; (adr r3, 8012d90 <atan+0x2b8>)
 8012bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bc4:	4606      	mov	r6, r0
 8012bc6:	460f      	mov	r7, r1
 8012bc8:	f7ed fd36 	bl	8000638 <__aeabi_dmul>
 8012bcc:	a372      	add	r3, pc, #456	; (adr r3, 8012d98 <atan+0x2c0>)
 8012bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd2:	f7ed fb7b 	bl	80002cc <__adddf3>
 8012bd6:	4632      	mov	r2, r6
 8012bd8:	463b      	mov	r3, r7
 8012bda:	f7ed fd2d 	bl	8000638 <__aeabi_dmul>
 8012bde:	a370      	add	r3, pc, #448	; (adr r3, 8012da0 <atan+0x2c8>)
 8012be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012be4:	f7ed fb72 	bl	80002cc <__adddf3>
 8012be8:	4632      	mov	r2, r6
 8012bea:	463b      	mov	r3, r7
 8012bec:	f7ed fd24 	bl	8000638 <__aeabi_dmul>
 8012bf0:	a36d      	add	r3, pc, #436	; (adr r3, 8012da8 <atan+0x2d0>)
 8012bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bf6:	f7ed fb69 	bl	80002cc <__adddf3>
 8012bfa:	4632      	mov	r2, r6
 8012bfc:	463b      	mov	r3, r7
 8012bfe:	f7ed fd1b 	bl	8000638 <__aeabi_dmul>
 8012c02:	a36b      	add	r3, pc, #428	; (adr r3, 8012db0 <atan+0x2d8>)
 8012c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c08:	f7ed fb60 	bl	80002cc <__adddf3>
 8012c0c:	4632      	mov	r2, r6
 8012c0e:	463b      	mov	r3, r7
 8012c10:	f7ed fd12 	bl	8000638 <__aeabi_dmul>
 8012c14:	a368      	add	r3, pc, #416	; (adr r3, 8012db8 <atan+0x2e0>)
 8012c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c1a:	f7ed fb57 	bl	80002cc <__adddf3>
 8012c1e:	4642      	mov	r2, r8
 8012c20:	464b      	mov	r3, r9
 8012c22:	f7ed fd09 	bl	8000638 <__aeabi_dmul>
 8012c26:	a366      	add	r3, pc, #408	; (adr r3, 8012dc0 <atan+0x2e8>)
 8012c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c2c:	4680      	mov	r8, r0
 8012c2e:	4689      	mov	r9, r1
 8012c30:	4630      	mov	r0, r6
 8012c32:	4639      	mov	r1, r7
 8012c34:	f7ed fd00 	bl	8000638 <__aeabi_dmul>
 8012c38:	a363      	add	r3, pc, #396	; (adr r3, 8012dc8 <atan+0x2f0>)
 8012c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c3e:	f7ed fb43 	bl	80002c8 <__aeabi_dsub>
 8012c42:	4632      	mov	r2, r6
 8012c44:	463b      	mov	r3, r7
 8012c46:	f7ed fcf7 	bl	8000638 <__aeabi_dmul>
 8012c4a:	a361      	add	r3, pc, #388	; (adr r3, 8012dd0 <atan+0x2f8>)
 8012c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c50:	f7ed fb3a 	bl	80002c8 <__aeabi_dsub>
 8012c54:	4632      	mov	r2, r6
 8012c56:	463b      	mov	r3, r7
 8012c58:	f7ed fcee 	bl	8000638 <__aeabi_dmul>
 8012c5c:	a35e      	add	r3, pc, #376	; (adr r3, 8012dd8 <atan+0x300>)
 8012c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c62:	f7ed fb31 	bl	80002c8 <__aeabi_dsub>
 8012c66:	4632      	mov	r2, r6
 8012c68:	463b      	mov	r3, r7
 8012c6a:	f7ed fce5 	bl	8000638 <__aeabi_dmul>
 8012c6e:	a35c      	add	r3, pc, #368	; (adr r3, 8012de0 <atan+0x308>)
 8012c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c74:	f7ed fb28 	bl	80002c8 <__aeabi_dsub>
 8012c78:	4632      	mov	r2, r6
 8012c7a:	463b      	mov	r3, r7
 8012c7c:	f7ed fcdc 	bl	8000638 <__aeabi_dmul>
 8012c80:	4602      	mov	r2, r0
 8012c82:	460b      	mov	r3, r1
 8012c84:	4640      	mov	r0, r8
 8012c86:	4649      	mov	r1, r9
 8012c88:	f7ed fb20 	bl	80002cc <__adddf3>
 8012c8c:	4622      	mov	r2, r4
 8012c8e:	462b      	mov	r3, r5
 8012c90:	f7ed fcd2 	bl	8000638 <__aeabi_dmul>
 8012c94:	f1ba 3fff 	cmp.w	sl, #4294967295
 8012c98:	4602      	mov	r2, r0
 8012c9a:	460b      	mov	r3, r1
 8012c9c:	d14b      	bne.n	8012d36 <atan+0x25e>
 8012c9e:	4620      	mov	r0, r4
 8012ca0:	4629      	mov	r1, r5
 8012ca2:	f7ed fb11 	bl	80002c8 <__aeabi_dsub>
 8012ca6:	e72c      	b.n	8012b02 <atan+0x2a>
 8012ca8:	ee10 0a10 	vmov	r0, s0
 8012cac:	2200      	movs	r2, #0
 8012cae:	4b53      	ldr	r3, [pc, #332]	; (8012dfc <atan+0x324>)
 8012cb0:	4629      	mov	r1, r5
 8012cb2:	f7ed fb09 	bl	80002c8 <__aeabi_dsub>
 8012cb6:	2200      	movs	r2, #0
 8012cb8:	4606      	mov	r6, r0
 8012cba:	460f      	mov	r7, r1
 8012cbc:	4b4f      	ldr	r3, [pc, #316]	; (8012dfc <atan+0x324>)
 8012cbe:	4620      	mov	r0, r4
 8012cc0:	4629      	mov	r1, r5
 8012cc2:	f7ed fb03 	bl	80002cc <__adddf3>
 8012cc6:	4602      	mov	r2, r0
 8012cc8:	460b      	mov	r3, r1
 8012cca:	4630      	mov	r0, r6
 8012ccc:	4639      	mov	r1, r7
 8012cce:	f7ed fddd 	bl	800088c <__aeabi_ddiv>
 8012cd2:	f04f 0a01 	mov.w	sl, #1
 8012cd6:	4604      	mov	r4, r0
 8012cd8:	460d      	mov	r5, r1
 8012cda:	e764      	b.n	8012ba6 <atan+0xce>
 8012cdc:	4b49      	ldr	r3, [pc, #292]	; (8012e04 <atan+0x32c>)
 8012cde:	429e      	cmp	r6, r3
 8012ce0:	dc1d      	bgt.n	8012d1e <atan+0x246>
 8012ce2:	ee10 0a10 	vmov	r0, s0
 8012ce6:	2200      	movs	r2, #0
 8012ce8:	4b47      	ldr	r3, [pc, #284]	; (8012e08 <atan+0x330>)
 8012cea:	4629      	mov	r1, r5
 8012cec:	f7ed faec 	bl	80002c8 <__aeabi_dsub>
 8012cf0:	2200      	movs	r2, #0
 8012cf2:	4606      	mov	r6, r0
 8012cf4:	460f      	mov	r7, r1
 8012cf6:	4b44      	ldr	r3, [pc, #272]	; (8012e08 <atan+0x330>)
 8012cf8:	4620      	mov	r0, r4
 8012cfa:	4629      	mov	r1, r5
 8012cfc:	f7ed fc9c 	bl	8000638 <__aeabi_dmul>
 8012d00:	2200      	movs	r2, #0
 8012d02:	4b3e      	ldr	r3, [pc, #248]	; (8012dfc <atan+0x324>)
 8012d04:	f7ed fae2 	bl	80002cc <__adddf3>
 8012d08:	4602      	mov	r2, r0
 8012d0a:	460b      	mov	r3, r1
 8012d0c:	4630      	mov	r0, r6
 8012d0e:	4639      	mov	r1, r7
 8012d10:	f7ed fdbc 	bl	800088c <__aeabi_ddiv>
 8012d14:	f04f 0a02 	mov.w	sl, #2
 8012d18:	4604      	mov	r4, r0
 8012d1a:	460d      	mov	r5, r1
 8012d1c:	e743      	b.n	8012ba6 <atan+0xce>
 8012d1e:	462b      	mov	r3, r5
 8012d20:	ee10 2a10 	vmov	r2, s0
 8012d24:	2000      	movs	r0, #0
 8012d26:	4939      	ldr	r1, [pc, #228]	; (8012e0c <atan+0x334>)
 8012d28:	f7ed fdb0 	bl	800088c <__aeabi_ddiv>
 8012d2c:	f04f 0a03 	mov.w	sl, #3
 8012d30:	4604      	mov	r4, r0
 8012d32:	460d      	mov	r5, r1
 8012d34:	e737      	b.n	8012ba6 <atan+0xce>
 8012d36:	4b36      	ldr	r3, [pc, #216]	; (8012e10 <atan+0x338>)
 8012d38:	4e36      	ldr	r6, [pc, #216]	; (8012e14 <atan+0x33c>)
 8012d3a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8012d3e:	4456      	add	r6, sl
 8012d40:	449a      	add	sl, r3
 8012d42:	e9da 2300 	ldrd	r2, r3, [sl]
 8012d46:	f7ed fabf 	bl	80002c8 <__aeabi_dsub>
 8012d4a:	4622      	mov	r2, r4
 8012d4c:	462b      	mov	r3, r5
 8012d4e:	f7ed fabb 	bl	80002c8 <__aeabi_dsub>
 8012d52:	4602      	mov	r2, r0
 8012d54:	460b      	mov	r3, r1
 8012d56:	e9d6 0100 	ldrd	r0, r1, [r6]
 8012d5a:	f7ed fab5 	bl	80002c8 <__aeabi_dsub>
 8012d5e:	f1bb 0f00 	cmp.w	fp, #0
 8012d62:	4604      	mov	r4, r0
 8012d64:	460d      	mov	r5, r1
 8012d66:	f6bf aed6 	bge.w	8012b16 <atan+0x3e>
 8012d6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012d6e:	461d      	mov	r5, r3
 8012d70:	e6d1      	b.n	8012b16 <atan+0x3e>
 8012d72:	a51d      	add	r5, pc, #116	; (adr r5, 8012de8 <atan+0x310>)
 8012d74:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012d78:	e6cd      	b.n	8012b16 <atan+0x3e>
 8012d7a:	bf00      	nop
 8012d7c:	f3af 8000 	nop.w
 8012d80:	54442d18 	.word	0x54442d18
 8012d84:	3ff921fb 	.word	0x3ff921fb
 8012d88:	8800759c 	.word	0x8800759c
 8012d8c:	7e37e43c 	.word	0x7e37e43c
 8012d90:	e322da11 	.word	0xe322da11
 8012d94:	3f90ad3a 	.word	0x3f90ad3a
 8012d98:	24760deb 	.word	0x24760deb
 8012d9c:	3fa97b4b 	.word	0x3fa97b4b
 8012da0:	a0d03d51 	.word	0xa0d03d51
 8012da4:	3fb10d66 	.word	0x3fb10d66
 8012da8:	c54c206e 	.word	0xc54c206e
 8012dac:	3fb745cd 	.word	0x3fb745cd
 8012db0:	920083ff 	.word	0x920083ff
 8012db4:	3fc24924 	.word	0x3fc24924
 8012db8:	5555550d 	.word	0x5555550d
 8012dbc:	3fd55555 	.word	0x3fd55555
 8012dc0:	2c6a6c2f 	.word	0x2c6a6c2f
 8012dc4:	bfa2b444 	.word	0xbfa2b444
 8012dc8:	52defd9a 	.word	0x52defd9a
 8012dcc:	3fadde2d 	.word	0x3fadde2d
 8012dd0:	af749a6d 	.word	0xaf749a6d
 8012dd4:	3fb3b0f2 	.word	0x3fb3b0f2
 8012dd8:	fe231671 	.word	0xfe231671
 8012ddc:	3fbc71c6 	.word	0x3fbc71c6
 8012de0:	9998ebc4 	.word	0x9998ebc4
 8012de4:	3fc99999 	.word	0x3fc99999
 8012de8:	54442d18 	.word	0x54442d18
 8012dec:	bff921fb 	.word	0xbff921fb
 8012df0:	440fffff 	.word	0x440fffff
 8012df4:	7ff00000 	.word	0x7ff00000
 8012df8:	3fdbffff 	.word	0x3fdbffff
 8012dfc:	3ff00000 	.word	0x3ff00000
 8012e00:	3ff2ffff 	.word	0x3ff2ffff
 8012e04:	40037fff 	.word	0x40037fff
 8012e08:	3ff80000 	.word	0x3ff80000
 8012e0c:	bff00000 	.word	0xbff00000
 8012e10:	08013b80 	.word	0x08013b80
 8012e14:	08013b60 	.word	0x08013b60

08012e18 <fabs>:
 8012e18:	ec51 0b10 	vmov	r0, r1, d0
 8012e1c:	ee10 2a10 	vmov	r2, s0
 8012e20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012e24:	ec43 2b10 	vmov	d0, r2, r3
 8012e28:	4770      	bx	lr
 8012e2a:	0000      	movs	r0, r0
 8012e2c:	0000      	movs	r0, r0
	...

08012e30 <floor>:
 8012e30:	ec51 0b10 	vmov	r0, r1, d0
 8012e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8012e3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012e40:	2e13      	cmp	r6, #19
 8012e42:	460c      	mov	r4, r1
 8012e44:	ee10 5a10 	vmov	r5, s0
 8012e48:	4680      	mov	r8, r0
 8012e4a:	dc34      	bgt.n	8012eb6 <floor+0x86>
 8012e4c:	2e00      	cmp	r6, #0
 8012e4e:	da16      	bge.n	8012e7e <floor+0x4e>
 8012e50:	a335      	add	r3, pc, #212	; (adr r3, 8012f28 <floor+0xf8>)
 8012e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e56:	f7ed fa39 	bl	80002cc <__adddf3>
 8012e5a:	2200      	movs	r2, #0
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	f7ed fe7b 	bl	8000b58 <__aeabi_dcmpgt>
 8012e62:	b148      	cbz	r0, 8012e78 <floor+0x48>
 8012e64:	2c00      	cmp	r4, #0
 8012e66:	da59      	bge.n	8012f1c <floor+0xec>
 8012e68:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012e6c:	4a30      	ldr	r2, [pc, #192]	; (8012f30 <floor+0x100>)
 8012e6e:	432b      	orrs	r3, r5
 8012e70:	2500      	movs	r5, #0
 8012e72:	42ab      	cmp	r3, r5
 8012e74:	bf18      	it	ne
 8012e76:	4614      	movne	r4, r2
 8012e78:	4621      	mov	r1, r4
 8012e7a:	4628      	mov	r0, r5
 8012e7c:	e025      	b.n	8012eca <floor+0x9a>
 8012e7e:	4f2d      	ldr	r7, [pc, #180]	; (8012f34 <floor+0x104>)
 8012e80:	4137      	asrs	r7, r6
 8012e82:	ea01 0307 	and.w	r3, r1, r7
 8012e86:	4303      	orrs	r3, r0
 8012e88:	d01f      	beq.n	8012eca <floor+0x9a>
 8012e8a:	a327      	add	r3, pc, #156	; (adr r3, 8012f28 <floor+0xf8>)
 8012e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e90:	f7ed fa1c 	bl	80002cc <__adddf3>
 8012e94:	2200      	movs	r2, #0
 8012e96:	2300      	movs	r3, #0
 8012e98:	f7ed fe5e 	bl	8000b58 <__aeabi_dcmpgt>
 8012e9c:	2800      	cmp	r0, #0
 8012e9e:	d0eb      	beq.n	8012e78 <floor+0x48>
 8012ea0:	2c00      	cmp	r4, #0
 8012ea2:	bfbe      	ittt	lt
 8012ea4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012ea8:	fa43 f606 	asrlt.w	r6, r3, r6
 8012eac:	19a4      	addlt	r4, r4, r6
 8012eae:	ea24 0407 	bic.w	r4, r4, r7
 8012eb2:	2500      	movs	r5, #0
 8012eb4:	e7e0      	b.n	8012e78 <floor+0x48>
 8012eb6:	2e33      	cmp	r6, #51	; 0x33
 8012eb8:	dd0b      	ble.n	8012ed2 <floor+0xa2>
 8012eba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012ebe:	d104      	bne.n	8012eca <floor+0x9a>
 8012ec0:	ee10 2a10 	vmov	r2, s0
 8012ec4:	460b      	mov	r3, r1
 8012ec6:	f7ed fa01 	bl	80002cc <__adddf3>
 8012eca:	ec41 0b10 	vmov	d0, r0, r1
 8012ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ed2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8012ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8012eda:	fa23 f707 	lsr.w	r7, r3, r7
 8012ede:	4207      	tst	r7, r0
 8012ee0:	d0f3      	beq.n	8012eca <floor+0x9a>
 8012ee2:	a311      	add	r3, pc, #68	; (adr r3, 8012f28 <floor+0xf8>)
 8012ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ee8:	f7ed f9f0 	bl	80002cc <__adddf3>
 8012eec:	2200      	movs	r2, #0
 8012eee:	2300      	movs	r3, #0
 8012ef0:	f7ed fe32 	bl	8000b58 <__aeabi_dcmpgt>
 8012ef4:	2800      	cmp	r0, #0
 8012ef6:	d0bf      	beq.n	8012e78 <floor+0x48>
 8012ef8:	2c00      	cmp	r4, #0
 8012efa:	da02      	bge.n	8012f02 <floor+0xd2>
 8012efc:	2e14      	cmp	r6, #20
 8012efe:	d103      	bne.n	8012f08 <floor+0xd8>
 8012f00:	3401      	adds	r4, #1
 8012f02:	ea25 0507 	bic.w	r5, r5, r7
 8012f06:	e7b7      	b.n	8012e78 <floor+0x48>
 8012f08:	2301      	movs	r3, #1
 8012f0a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012f0e:	fa03 f606 	lsl.w	r6, r3, r6
 8012f12:	4435      	add	r5, r6
 8012f14:	4545      	cmp	r5, r8
 8012f16:	bf38      	it	cc
 8012f18:	18e4      	addcc	r4, r4, r3
 8012f1a:	e7f2      	b.n	8012f02 <floor+0xd2>
 8012f1c:	2500      	movs	r5, #0
 8012f1e:	462c      	mov	r4, r5
 8012f20:	e7aa      	b.n	8012e78 <floor+0x48>
 8012f22:	bf00      	nop
 8012f24:	f3af 8000 	nop.w
 8012f28:	8800759c 	.word	0x8800759c
 8012f2c:	7e37e43c 	.word	0x7e37e43c
 8012f30:	bff00000 	.word	0xbff00000
 8012f34:	000fffff 	.word	0x000fffff

08012f38 <matherr>:
 8012f38:	2000      	movs	r0, #0
 8012f3a:	4770      	bx	lr
 8012f3c:	0000      	movs	r0, r0
	...

08012f40 <nan>:
 8012f40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012f48 <nan+0x8>
 8012f44:	4770      	bx	lr
 8012f46:	bf00      	nop
 8012f48:	00000000 	.word	0x00000000
 8012f4c:	7ff80000 	.word	0x7ff80000

08012f50 <scalbn>:
 8012f50:	b570      	push	{r4, r5, r6, lr}
 8012f52:	ec55 4b10 	vmov	r4, r5, d0
 8012f56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012f5a:	4606      	mov	r6, r0
 8012f5c:	462b      	mov	r3, r5
 8012f5e:	b9aa      	cbnz	r2, 8012f8c <scalbn+0x3c>
 8012f60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012f64:	4323      	orrs	r3, r4
 8012f66:	d03b      	beq.n	8012fe0 <scalbn+0x90>
 8012f68:	4b31      	ldr	r3, [pc, #196]	; (8013030 <scalbn+0xe0>)
 8012f6a:	4629      	mov	r1, r5
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	ee10 0a10 	vmov	r0, s0
 8012f72:	f7ed fb61 	bl	8000638 <__aeabi_dmul>
 8012f76:	4b2f      	ldr	r3, [pc, #188]	; (8013034 <scalbn+0xe4>)
 8012f78:	429e      	cmp	r6, r3
 8012f7a:	4604      	mov	r4, r0
 8012f7c:	460d      	mov	r5, r1
 8012f7e:	da12      	bge.n	8012fa6 <scalbn+0x56>
 8012f80:	a327      	add	r3, pc, #156	; (adr r3, 8013020 <scalbn+0xd0>)
 8012f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f86:	f7ed fb57 	bl	8000638 <__aeabi_dmul>
 8012f8a:	e009      	b.n	8012fa0 <scalbn+0x50>
 8012f8c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012f90:	428a      	cmp	r2, r1
 8012f92:	d10c      	bne.n	8012fae <scalbn+0x5e>
 8012f94:	ee10 2a10 	vmov	r2, s0
 8012f98:	4620      	mov	r0, r4
 8012f9a:	4629      	mov	r1, r5
 8012f9c:	f7ed f996 	bl	80002cc <__adddf3>
 8012fa0:	4604      	mov	r4, r0
 8012fa2:	460d      	mov	r5, r1
 8012fa4:	e01c      	b.n	8012fe0 <scalbn+0x90>
 8012fa6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012faa:	460b      	mov	r3, r1
 8012fac:	3a36      	subs	r2, #54	; 0x36
 8012fae:	4432      	add	r2, r6
 8012fb0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012fb4:	428a      	cmp	r2, r1
 8012fb6:	dd0b      	ble.n	8012fd0 <scalbn+0x80>
 8012fb8:	ec45 4b11 	vmov	d1, r4, r5
 8012fbc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013028 <scalbn+0xd8>
 8012fc0:	f7fc fb24 	bl	800f60c <copysign>
 8012fc4:	a318      	add	r3, pc, #96	; (adr r3, 8013028 <scalbn+0xd8>)
 8012fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fca:	ec51 0b10 	vmov	r0, r1, d0
 8012fce:	e7da      	b.n	8012f86 <scalbn+0x36>
 8012fd0:	2a00      	cmp	r2, #0
 8012fd2:	dd08      	ble.n	8012fe6 <scalbn+0x96>
 8012fd4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012fd8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012fdc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012fe0:	ec45 4b10 	vmov	d0, r4, r5
 8012fe4:	bd70      	pop	{r4, r5, r6, pc}
 8012fe6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012fea:	da0d      	bge.n	8013008 <scalbn+0xb8>
 8012fec:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012ff0:	429e      	cmp	r6, r3
 8012ff2:	ec45 4b11 	vmov	d1, r4, r5
 8012ff6:	dce1      	bgt.n	8012fbc <scalbn+0x6c>
 8012ff8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013020 <scalbn+0xd0>
 8012ffc:	f7fc fb06 	bl	800f60c <copysign>
 8013000:	a307      	add	r3, pc, #28	; (adr r3, 8013020 <scalbn+0xd0>)
 8013002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013006:	e7e0      	b.n	8012fca <scalbn+0x7a>
 8013008:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801300c:	3236      	adds	r2, #54	; 0x36
 801300e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013012:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013016:	4620      	mov	r0, r4
 8013018:	4629      	mov	r1, r5
 801301a:	2200      	movs	r2, #0
 801301c:	4b06      	ldr	r3, [pc, #24]	; (8013038 <scalbn+0xe8>)
 801301e:	e7b2      	b.n	8012f86 <scalbn+0x36>
 8013020:	c2f8f359 	.word	0xc2f8f359
 8013024:	01a56e1f 	.word	0x01a56e1f
 8013028:	8800759c 	.word	0x8800759c
 801302c:	7e37e43c 	.word	0x7e37e43c
 8013030:	43500000 	.word	0x43500000
 8013034:	ffff3cb0 	.word	0xffff3cb0
 8013038:	3c900000 	.word	0x3c900000

0801303c <_init>:
 801303c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801303e:	bf00      	nop
 8013040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013042:	bc08      	pop	{r3}
 8013044:	469e      	mov	lr, r3
 8013046:	4770      	bx	lr

08013048 <_fini>:
 8013048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801304a:	bf00      	nop
 801304c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801304e:	bc08      	pop	{r3}
 8013050:	469e      	mov	lr, r3
 8013052:	4770      	bx	lr
