{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682865470393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682865470394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 17:37:50 2023 " "Processing started: Sun Apr 30 17:37:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682865470394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865470394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pr_ov7670_1 -c pr_ov7670_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pr_ov7670_1 -c pr_ov7670_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865470394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682865470850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682865470851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_ov7670_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pr_ov7670_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr_ov7670_1 " "Found entity 1: pr_ov7670_1" {  } { { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_wrp " "Found entity 1: cam_wrp" {  } { { "cam_wrp.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_global.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_global.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_global " "Found entity 1: fsm_global" {  } { { "fsm_global.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fsm_global.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478073 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_cntr.v(335) " "Verilog HDL warning at sdram_cntr.v(335): extended using \"x\" or \"z\"" {  } { { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682865478074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cntr " "Found entity 1: sdram_cntr" {  } { { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync " "Found entity 1: hvsync" {  } { { "hvsync.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_rg.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_rg.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_rg " "Found entity 1: delay_rg" {  } { { "delay_rg.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/delay_rg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_configure.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "camera_configure.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_read.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "camera_read.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_read.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "OV7670_config.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/OV7670_config.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "OV7670_config_rom.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/OV7670_config_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sccb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "SCCB_interface.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/SCCB_interface.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fif0_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file fif0_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fif0_1024x16 " "Found entity 1: fif0_1024x16" {  } { { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_for_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_for_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_sdram " "Found entity 1: pll_for_sdram" {  } { { "pll_for_sdram.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pr_ov7670_1 " "Elaborating entity \"pr_ov7670_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682865478337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_sdram pll_for_sdram:pll_for_sdram_0 " "Elaborating entity \"pll_for_sdram\" for hierarchy \"pll_for_sdram:pll_for_sdram_0\"" {  } { { "pr_ov7670_1.v" "pll_for_sdram_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll_for_sdram.v" "altpll_component" { Text "C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll_for_sdram.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component " "Instantiated megafunction \"pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_for_sdram " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_for_sdram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478535 ""}  } { { "pll_for_sdram.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682865478535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_for_sdram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_for_sdram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_sdram_altpll " "Found entity 1: pll_for_sdram_altpll" {  } { { "db/pll_for_sdram_altpll.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/pll_for_sdram_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865478601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865478601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_sdram_altpll pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component\|pll_for_sdram_altpll:auto_generated " "Elaborating entity \"pll_for_sdram_altpll\" for hierarchy \"pll_for_sdram:pll_for_sdram_0\|altpll:altpll_component\|pll_for_sdram_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_wrp cam_wrp:cam_wrp_0 " "Elaborating entity \"cam_wrp\" for hierarchy \"cam_wrp:cam_wrp_0\"" {  } { { "pr_ov7670_1.v" "cam_wrp_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fif0_1024x16 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo " "Elaborating entity \"fif0_1024x16\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\"" {  } { { "cam_wrp.v" "input_fifo" { Text "C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "fif0_1024x16.v" "dcfifo_component" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865478961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682865478961 ""}  } { { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682865478961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ijk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ijk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ijk1 " "Found entity 1: dcfifo_ijk1" {  } { { "db/dcfifo_ijk1.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ijk1 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated " "Elaborating entity \"dcfifo_ijk1\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_gray2bin_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ijk1.tdf" "rdptr_g_gray2bin" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_sh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_ijk1.tdf" "rdptr_g1p" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_ovb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_ijk1.tdf" "wrptr_g1p" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc61 " "Found entity 1: altsyncram_uc61" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uc61 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram " "Elaborating entity \"altsyncram_uc61\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\"" {  } { { "db/dcfifo_ijk1.tdf" "fifo_ram" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ijk1.tdf" "rs_brp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_ijk1.tdf" "rs_dgwp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_ijk1.tdf" "ws_dgrp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ei5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ei5 " "Found entity 1: cmpr_ei5" {  } { { "db/cmpr_ei5.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/cmpr_ei5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682865479382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865479382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|cmpr_ei5:rdempty_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|cmpr_ei5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ijk1.tdf" "rdempty_eq_comp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync hvsync:hvsync_0 " "Elaborating entity \"hvsync\" for hierarchy \"hvsync:hvsync_0\"" {  } { { "pr_ov7670_1.v" "hvsync_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_rg hvsync:hvsync_0\|delay_rg:delay_rg_0 " "Elaborating entity \"delay_rg\" for hierarchy \"hvsync:hvsync_0\|delay_rg:delay_rg_0\"" {  } { { "hvsync.v" "delay_rg_0" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cntr sdram_cntr:sdram_cntr_0 " "Elaborating entity \"sdram_cntr\" for hierarchy \"sdram_cntr:sdram_cntr_0\"" {  } { { "pr_ov7670_1.v" "sdram_cntr_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_global fsm_global:fsm_global_0 " "Elaborating entity \"fsm_global\" for hierarchy \"fsm_global:fsm_global_0\"" {  } { { "pr_ov7670_1.v" "fsm_global_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_configure camera_configure:camera_configure_0 " "Elaborating entity \"camera_configure\" for hierarchy \"camera_configure:camera_configure_0\"" {  } { { "pr_ov7670_1.v" "camera_configure_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config_rom camera_configure:camera_configure_0\|OV7670_config_rom:rom1 " "Elaborating entity \"OV7670_config_rom\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\"" {  } { { "camera_configure.v" "rom1" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config camera_configure:camera_configure_0\|OV7670_config:config_1 " "Elaborating entity \"OV7670_config\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config:config_1\"" {  } { { "camera_configure.v" "config_1" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_interface camera_configure:camera_configure_0\|SCCB_interface:SCCB1 " "Elaborating entity \"SCCB_interface\" for hierarchy \"camera_configure:camera_configure_0\|SCCB_interface:SCCB1\"" {  } { { "camera_configure.v" "SCCB1" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865479767 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\] " "Synthesized away node \"hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf" 426 2 0 } } { "db/dcfifo_ijk1.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } } { "hvsync.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 86 0 0 } } { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682865479954 "|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[13\] " "Synthesized away node \"hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf" 458 2 0 } } { "db/dcfifo_ijk1.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } } { "hvsync.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 86 0 0 } } { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682865479954 "|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[14\] " "Synthesized away node \"hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf" 490 2 0 } } { "db/dcfifo_ijk1.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } } { "hvsync.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 86 0 0 } } { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682865479954 "|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[15\] " "Synthesized away node \"hvsync:hvsync_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf" 522 2 0 } } { "db/dcfifo_ijk1.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } } { "hvsync.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 86 0 0 } } { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682865479954 "|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682865479954 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682865479954 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682865480729 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 19 -1 0 } } { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 20 -1 0 } } { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 21 -1 0 } } { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 22 -1 0 } } { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 37 -1 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_sh6.tdf" 33 2 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_ovb.tdf" 33 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_sh6.tdf" 47 2 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_ovb.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682865480761 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682865480761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ba\[1\] GND " "Pin \"ba\[1\]\" is stuck at GND" {  } { { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682865480999 "|pr_ov7670_1|ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cke VCC " "Pin \"Cke\" is stuck at VCC" {  } { { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682865480999 "|pr_ov7670_1|Cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682865480999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682865481087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682865482035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Masters/pr_ov7670_1/output_files/pr_ov7670_1.map.smsg " "Generated suppressed messages file C:/FPGA/Masters/pr_ov7670_1/output_files/pr_ov7670_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865482180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682865482415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682865482415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1039 " "Implemented 1039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682865482653 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682865482653 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682865482653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "939 " "Implemented 939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682865482653 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682865482653 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682865482653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682865482653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682865482677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 17:38:02 2023 " "Processing ended: Sun Apr 30 17:38:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682865482677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682865482677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682865482677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682865482677 ""}
