

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_34_17'
================================================================
* Date:           Thu May 22 16:58:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      136|      136|  1.360 us|  1.360 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |      134|      134|         8|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln34 = store i8 0, i8 %i" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 12 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i179"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_4 = load i8 %i" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 14 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%icmp_ln34 = icmp_eq  i8 %i_4, i8 128" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 15 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln34 = add i8 %i_4, i8 1" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 17 'add' 'add_ln34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc.i179.split, void %load-store-loop.preheader.exitStub" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 18 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %i_4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 19 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %zext_ln34" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 20 'getelementptr' 'vec_tmp_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 21 'load' 'vec_tmp_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stat_C_addr = getelementptr i32 %stat_C, i64 0, i64 %zext_ln34" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 22 'getelementptr' 'stat_C_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%stat_C_load = load i7 %stat_C_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 23 'load' 'stat_C_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln34 = store i8 %add_ln34, i8 %i" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 24 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] ( I:3.25ns O:3.25ns )   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 25 'load' 'vec_tmp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%stat_C_load = load i7 %stat_C_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 26 'load' 'stat_C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 27 [5/5] (7.25ns)   --->   "%add_i8 = fadd i32 %stat_C_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 27 'fadd' 'add_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 28 [4/5] (7.25ns)   --->   "%add_i8 = fadd i32 %stat_C_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 28 'fadd' 'add_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 29 [3/5] (7.25ns)   --->   "%add_i8 = fadd i32 %stat_C_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 29 'fadd' 'add_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 30 [2/5] (7.25ns)   --->   "%add_i8 = fadd i32 %stat_C_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 30 'fadd' 'add_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 31 [1/5] (7.25ns)   --->   "%add_i8 = fadd i32 %stat_C_load, i32 %vec_tmp_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 31 'fadd' 'add_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 32 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 33 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln35 = store i32 %add_i8, i7 %stat_C_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126]   --->   Operation 34 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.i179" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126]   --->   Operation 35 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126) of constant 0 on local variable 'i', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126 [4]  (1.588 ns)
	'load' operation 8 bit ('i', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126) on local variable 'i', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126 [7]  (0.000 ns)
	'add' operation 8 bit ('add_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126) [10]  (1.915 ns)
	'store' operation 0 bit ('store_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126) of variable 'add_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126 on local variable 'i', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:126 [22]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_tmp_load', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) on array 'vec_tmp' [17]  (3.254 ns)

 <State 3>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i8', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) [20]  (7.256 ns)

 <State 4>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i8', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) [20]  (7.256 ns)

 <State 5>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i8', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) [20]  (7.256 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i8', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) [20]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i8', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) [20]  (7.256 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126) of variable 'add_i8', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:126 on array 'stat_C' [21]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
