{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683000145530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683000145531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  1 22:02:25 2023 " "Processing started: Mon May  1 22:02:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683000145531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683000145531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logica -c Logica " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logica -c Logica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683000145531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683000145861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683000145861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Logica " "Found entity 1: Logica" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683000151646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683000151646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logica " "Elaborating entity \"Logica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683000151673 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Logica.sv(88) " "Verilog HDL Case Statement warning at Logica.sv(88): incomplete case statement has no default case item" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 88 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683000151694 "|Logica"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Logica.sv(88) " "Verilog HDL Case Statement information at Logica.sv(88): all case item expressions in this case statement are onehot" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683000151694 "|Logica"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Logica.sv(30) " "Verilog HDL Case Statement warning at Logica.sv(30): incomplete case statement has no default case item" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683000151718 "|Logica"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Logica.sv(30) " "Verilog HDL Case Statement information at Logica.sv(30): all case item expressions in this case statement are onehot" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683000151718 "|Logica"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hacer_sumas.matrixVer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hacer_sumas.matrixVer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683000151739 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hacer_sumas.matrixSum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hacer_sumas.matrixSum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683000151739 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mover_nums.matrixVer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mover_nums.matrixVer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683000151739 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mover_nums.matrixMov " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mover_nums.matrixMov\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683000151739 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrixWork " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrixWork\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683000151739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683000151994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683000152060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683000152060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "movement\[0\] " "No output dependent on input pin \"movement\[0\]\"" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683000152078 "|Logica|movement[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "movement\[1\] " "No output dependent on input pin \"movement\[1\]\"" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683000152078 "|Logica|movement[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "movement\[2\] " "No output dependent on input pin \"movement\[2\]\"" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683000152078 "|Logica|movement[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "movement\[3\] " "No output dependent on input pin \"movement\[3\]\"" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683000152078 "|Logica|movement[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683000152078 "|Logica|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Logica.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Logica/Logica.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683000152078 "|Logica|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683000152078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683000152078 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683000152078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683000152078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683000152086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  1 22:02:32 2023 " "Processing ended: Mon May  1 22:02:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683000152086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683000152086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683000152086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683000152086 ""}
