// Seed: 1384325895
module module_0 (
    input supply1 id_0,
    input tri1 id_1
);
  wire id_3;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output supply0 id_2
    , id_8,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6
);
  task id_9;
    id_8 = 1;
  endtask
  assign id_3 = 1 - id_1;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.type_0 = 0;
  wire id_11;
endmodule
module module_2 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input logic id_3,
    input uwire id_4,
    output logic id_5,
    output supply0 id_6,
    output tri id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11
);
  always @(1 or posedge id_4) begin : LABEL_0
    id_5 <= id_3;
  end
  module_0 modCall_1 (
      id_10,
      id_4
  );
endmodule
