version 3
E:/Programs/VHDL/UART_FINAL/UART_Receiver.vhd
UART_Receiver
VHDL
VHDL
Test_TBW.xwv
Clocked
-
-
6000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
10000000
10000000
1000000
1000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
ERROR
CLK
OUT16O
CLK
RESET
CLK
SER_IN
CLK
statusOUT
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
ERROR_DIFF
OUT16O_DIFF
statusOUT_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
RESET
SER_IN
ERROR
statusOUT
OUT16O
SIGNAL_ORDER_END
-X-X-X-

