<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2121" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2121{left:96px;bottom:48px;letter-spacing:-0.13px;}
#t2_2121{left:332px;bottom:48px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3_2121{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_2121{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2121{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2121{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:0.01px;}
#t7_2121{left:96px;bottom:934px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t8_2121{left:96px;bottom:916px;letter-spacing:0.13px;}
#t9_2121{left:96px;bottom:892px;letter-spacing:0.11px;word-spacing:0.02px;}
#ta_2121{left:96px;bottom:873px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tb_2121{left:96px;bottom:855px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tc_2121{left:96px;bottom:830px;letter-spacing:0.13px;}
#td_2121{left:96px;bottom:812px;letter-spacing:0.13px;word-spacing:0.01px;}
#te_2121{left:96px;bottom:794px;letter-spacing:0.13px;}
#tf_2121{left:96px;bottom:769px;letter-spacing:0.13px;word-spacing:0.01px;}
#tg_2121{left:96px;bottom:751px;letter-spacing:0.09px;word-spacing:0.01px;}
#th_2121{left:96px;bottom:733px;letter-spacing:0.12px;word-spacing:-0.23px;}
#ti_2121{left:96px;bottom:714px;letter-spacing:0.09px;word-spacing:-0.03px;}
#tj_2121{left:96px;bottom:690px;letter-spacing:0.13px;word-spacing:0.01px;}
#tk_2121{left:96px;bottom:664px;letter-spacing:-0.16px;}
#tl_2121{left:96px;bottom:636px;letter-spacing:0.12px;word-spacing:-0.2px;}
#tm_2121{left:96px;bottom:618px;letter-spacing:0.13px;}
#tn_2121{left:96px;bottom:592px;letter-spacing:-0.16px;}
#to_2121{left:96px;bottom:565px;letter-spacing:0.11px;word-spacing:0.03px;}
#tp_2121{left:96px;bottom:540px;letter-spacing:0.12px;word-spacing:-0.2px;}
#tq_2121{left:96px;bottom:522px;letter-spacing:0.13px;}
#tr_2121{left:96px;bottom:485px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ts_2121{left:96px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.3px;}
#tt_2121{left:96px;bottom:354px;letter-spacing:-0.05px;word-spacing:0.1px;}
#tu_2121{left:96px;bottom:317px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tv_2121{left:96px;bottom:140px;letter-spacing:0.15px;word-spacing:-0.04px;}
#tw_2121{left:96px;bottom:112px;letter-spacing:0.2px;word-spacing:0.01px;}
#tx_2121{left:96px;bottom:1016px;letter-spacing:0.32px;}
#ty_2121{left:96px;bottom:987px;letter-spacing:0.32px;}
#tz_2121{left:680px;bottom:1016px;letter-spacing:0.25px;word-spacing:-0.01px;}
#t10_2121{left:504px;bottom:987px;letter-spacing:0.24px;word-spacing:-0.02px;}
#t11_2121{left:148px;bottom:452px;letter-spacing:0.18px;}
#t12_2121{left:244px;bottom:452px;letter-spacing:0.15px;}
#t13_2121{left:527px;bottom:452px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t14_2121{left:111px;bottom:429px;letter-spacing:0.19px;}
#t15_2121{left:250px;bottom:429px;letter-spacing:0.2px;}
#t16_2121{left:307px;bottom:429px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t17_2121{left:106px;bottom:406px;letter-spacing:0.2px;}
#t18_2121{left:255px;bottom:406px;letter-spacing:-0.38px;}
#t19_2121{left:307px;bottom:406px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1a_2121{left:99px;bottom:285px;letter-spacing:0.17px;}
#t1b_2121{left:363px;bottom:285px;letter-spacing:0.17px;}
#t1c_2121{left:602px;bottom:285px;letter-spacing:0.14px;}
#t1d_2121{left:99px;bottom:263px;letter-spacing:0.18px;}
#t1e_2121{left:216px;bottom:263px;letter-spacing:0.2px;}
#t1f_2121{left:257px;bottom:263px;}
#t1g_2121{left:266px;bottom:263px;letter-spacing:0.2px;}
#t1h_2121{left:354px;bottom:263px;letter-spacing:0.11px;}
#t1i_2121{left:452px;bottom:263px;letter-spacing:0.12px;}
#t1j_2121{left:726px;bottom:263px;letter-spacing:0.19px;}
#t1k_2121{left:772px;bottom:263px;letter-spacing:0.1px;}
#t1l_2121{left:452px;bottom:245px;letter-spacing:0.2px;}
#t1m_2121{left:497px;bottom:245px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1n_2121{left:741px;bottom:244px;letter-spacing:0.17px;}
#t1o_2121{left:795px;bottom:245px;}
#t1p_2121{left:99px;bottom:221px;letter-spacing:0.17px;}
#t1q_2121{left:620px;bottom:221px;letter-spacing:0.15px;}
#t1r_2121{left:478px;bottom:198px;letter-spacing:0.2px;}
#t1s_2121{left:525px;bottom:198px;letter-spacing:0.15px;}
#t1t_2121{left:665px;bottom:198px;letter-spacing:-0.06px;}
#t1u_2121{left:773px;bottom:198px;letter-spacing:0.16px;}
#t1v_2121{left:99px;bottom:175px;letter-spacing:0.18px;}
#t1w_2121{left:226px;bottom:175px;letter-spacing:0.19px;}
#t1x_2121{left:267px;bottom:175px;}
#t1y_2121{left:276px;bottom:175px;letter-spacing:0.19px;}
#t1z_2121{left:484px;bottom:175px;letter-spacing:0.24px;}
#t20_2121{left:546px;bottom:175px;letter-spacing:0.17px;}
#t21_2121{left:577px;bottom:175px;letter-spacing:0.14px;}
#t22_2121{left:669px;bottom:175px;letter-spacing:-0.21px;}
#t23_2121{left:786px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t24_2121{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2121{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2121{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2121{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2121{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_2121{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s6_2121{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s7_2121{font-size:15px;font-family:Arial_62w;color:#000;}
.s8_2121{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2121{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2121" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2121Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2121" style="-webkit-user-select: none;"><object width="935" height="1210" data="2121/2121.svg" type="image/svg+xml" id="pdf2121" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2121" class="t s1_2121">160 </span><span id="t2_2121" class="t s1_2121">MASKMOVDQU, VMASKMOVDQU </span><span id="t3_2121" class="t s1_2121">Instruction Reference </span>
<span id="t4_2121" class="t s1_2121">AMD64 Technology </span><span id="t5_2121" class="t s1_2121">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2121" class="t s2_2121">Moves bytes from the first source operand to a memory location specified by the DS:rDI register. </span>
<span id="t7_2121" class="t s2_2121">Bytes are selected by mask bits in the second source operand. The memory location may be </span>
<span id="t8_2121" class="t s2_2121">unaligned. </span>
<span id="t9_2121" class="t s2_2121">The mask consists of the most significant bit of each byte of the second source register. </span>
<span id="ta_2121" class="t s2_2121">When a mask bit = 1, the corresponding byte of the first source register is written to the destination; </span>
<span id="tb_2121" class="t s2_2121">when a mask bit = 0, the corresponding byte is not written. </span>
<span id="tc_2121" class="t s2_2121">Exception and trap behavior for elements not selected for storage to memory is implementation </span>
<span id="td_2121" class="t s2_2121">dependent. For instance, a given implementation may signal a data breakpoint or a page fault for </span>
<span id="te_2121" class="t s2_2121">bytes that are zero-masked and not actually written. </span>
<span id="tf_2121" class="t s2_2121">The instruction implicitly uses weakly-ordered, write-combining buffering for the data, as described </span>
<span id="tg_2121" class="t s2_2121">in “Buffering and Combining Memory Writes” in Volume 2. For data that is shared by multiple pro- </span>
<span id="th_2121" class="t s2_2121">cessors, this instruction should be used together with a fence instruction in order to ensure data coher- </span>
<span id="ti_2121" class="t s2_2121">ency (see “Cache and TLB Management” in Volume 2). </span>
<span id="tj_2121" class="t s2_2121">There are legacy and extended forms of the instruction: </span>
<span id="tk_2121" class="t s3_2121">MASKMOVDQU </span>
<span id="tl_2121" class="t s2_2121">The first source operand is an XMM register and the second source operand is an XMM register. The </span>
<span id="tm_2121" class="t s2_2121">destination is a 128-bit memory location. </span>
<span id="tn_2121" class="t s3_2121">VMASKMOVDQU </span>
<span id="to_2121" class="t s2_2121">The extended form of the instruction has a 128-bit encoding only. </span>
<span id="tp_2121" class="t s2_2121">The first source operand is an XMM register and the second source operand is an XMM register. The </span>
<span id="tq_2121" class="t s2_2121">destination is a 128-bit memory location. </span>
<span id="tr_2121" class="t s4_2121">Instruction Support </span>
<span id="ts_2121" class="t s2_2121">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="tt_2121" class="t s2_2121">dix E of Volume 3. </span>
<span id="tu_2121" class="t s4_2121">Instruction Encoding </span>
<span id="tv_2121" class="t s4_2121">Related Instructions </span>
<span id="tw_2121" class="t s2_2121">(V)MASKMOVPD, (V)MASKMOVPS </span>
<span id="tx_2121" class="t s5_2121">MASKMOVDQU </span>
<span id="ty_2121" class="t s5_2121">VMASKMOVDQU </span>
<span id="tz_2121" class="t s5_2121">Masked Move </span>
<span id="t10_2121" class="t s5_2121">Double Quadword Unaligned </span>
<span id="t11_2121" class="t s6_2121">Form </span><span id="t12_2121" class="t s6_2121">Subset </span><span id="t13_2121" class="t s6_2121">Feature Flag </span>
<span id="t14_2121" class="t s7_2121">MASKMOVDQU </span><span id="t15_2121" class="t s7_2121">SSE2 </span><span id="t16_2121" class="t s7_2121">CPUID Fn0000_0001_EDX[SSE2] (bit 26) </span>
<span id="t17_2121" class="t s7_2121">VMASKMOVDQU </span><span id="t18_2121" class="t s7_2121">AVX </span><span id="t19_2121" class="t s7_2121">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1a_2121" class="t s6_2121">Mnemonic </span><span id="t1b_2121" class="t s6_2121">Opcode </span><span id="t1c_2121" class="t s6_2121">Description </span>
<span id="t1d_2121" class="t s7_2121">MASKMOVDQU </span><span id="t1e_2121" class="t s8_2121">xmm1</span><span id="t1f_2121" class="t s7_2121">, </span><span id="t1g_2121" class="t s8_2121">xmm2 </span><span id="t1h_2121" class="t s7_2121">66 0F F7 /r </span><span id="t1i_2121" class="t s7_2121">Move bytes selected by a mask value in </span><span id="t1j_2121" class="t s8_2121">xmm2 </span><span id="t1k_2121" class="t s7_2121">from </span>
<span id="t1l_2121" class="t s8_2121">xmm1 </span><span id="t1m_2121" class="t s7_2121">to the memory location specified by </span><span id="t1n_2121" class="t s2_2121">DS:rDI</span><span id="t1o_2121" class="t s7_2121">. </span>
<span id="t1p_2121" class="t s6_2121">Mnemonic </span><span id="t1q_2121" class="t s6_2121">Encoding </span>
<span id="t1r_2121" class="t s6_2121">VEX </span><span id="t1s_2121" class="t s6_2121">RXB.map_select </span><span id="t1t_2121" class="t s6_2121">W.vvvv.L.pp </span><span id="t1u_2121" class="t s6_2121">Opcode </span>
<span id="t1v_2121" class="t s7_2121">VMASKMOVDQU </span><span id="t1w_2121" class="t s8_2121">xmm1</span><span id="t1x_2121" class="t s7_2121">, </span><span id="t1y_2121" class="t s8_2121">xmm2 </span><span id="t1z_2121" class="t s7_2121">C4 </span><span id="t20_2121" class="t s7_2121">RXB </span><span id="t21_2121" class="t s7_2121">.00001 </span><span id="t22_2121" class="t s7_2121">X.1111.0.01 </span><span id="t23_2121" class="t s7_2121">F7 /r </span>
<span id="t24_2121" class="t s9_2121">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
