*********************************************************************************
Commit: 9bd7d0c32d3ce01b8f175f27f4763110fcaf1a10 
*********************************************************************************

[SiliconPkg]

  [LNL] Enable Per dram special settings for 8533 2R memories
  
  [Feature Description]
  Adding dedicated settings for better Rx/Tx margins at 8533/2R
  For selected DRAMs at 8533/2R:
  - Provide EV-tuned initial values for PHY side:
  - RCOMP targets
  - DqTco
  - RxEq Tap0
  - Provide EV-tuned initial values for DRAM side:
  - DIMM RttWr
  - SOC ODT
  - PDDS
  - Pre-Emphasis
  - WCK DCA WR, WCK DCA RD
  - DIMM DFE
  - Skip these training steps for selected DRAMs at 8533/2R:
  - Pre Emphasis
  - DIMM DFE
  - WriteEqDs
  - ReadODT
  - ReadEq
  
  Package/Module: OneSiliconPkg/MemoryInit
  
  [Impacted Platform] all
  
  Hsd-es-id: 13012106859
  Change-Id: I2bd95e5acbc4bdb6cf25065843ef3ef6301bb066
  Original commit hash: c13ac64680e7abede4d430b209265759da71135d
  
  OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
  OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
  OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
  OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
  OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessingDefs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

################################################################################

Report Summary: Backstop found 1 suspect commits for review 

Warnings Found:
  Commit: 9bd7d0c    --Commit Message Contains Key Word: step
