digraph "CFG for 'suffix_requires_dir_check' function" {
	label="CFG for 'suffix_requires_dir_check' function";

	Node0x21f86b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i8*, align 8\l  store i8* %0, i8** %3, align 8, !tbaa !1873\l  call void @llvm.dbg.declare(metadata i8** %3, metadata !1872, metadata\l... !DIExpression()), !dbg !1877\l  br label %4, !dbg !1878\l}"];
	Node0x21f86b0 -> Node0x21fdbf0;
	Node0x21fdbf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%4:\l4:                                                \l  %5 = load i8*, i8** %3, align 8, !dbg !1879, !tbaa !1873\l  %6 = load i8, i8* %5, align 1, !dbg !1879, !tbaa !1880\l  %7 = sext i8 %6 to i32, !dbg !1879\l  %8 = icmp eq i32 %7, 47, !dbg !1879\l  br i1 %8, label %9, label %47, !dbg !1878\l|{<s0>T|<s1>F}}"];
	Node0x21fdbf0:s0 -> Node0x21fdcd0;
	Node0x21fdbf0:s1 -> Node0x21fe090;
	Node0x21fdcd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%9:\l9:                                                \l  br label %10, !dbg !1881\l}"];
	Node0x21fdcd0 -> Node0x21fdd20;
	Node0x21fdd20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i8*, i8** %3, align 8, !dbg !1883, !tbaa !1873\l  %12 = getelementptr inbounds i8, i8* %11, i32 1, !dbg !1883\l  store i8* %12, i8** %3, align 8, !dbg !1883, !tbaa !1873\l  br label %13, !dbg !1884\l}"];
	Node0x21fdd20 -> Node0x21fdd70;
	Node0x21fdd70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  %14 = load i8*, i8** %3, align 8, !dbg !1885, !tbaa !1873\l  %15 = load i8, i8* %14, align 1, !dbg !1885, !tbaa !1880\l  %16 = sext i8 %15 to i32, !dbg !1885\l  %17 = icmp eq i32 %16, 47, !dbg !1885\l  br i1 %17, label %10, label %18, !dbg !1884, !llvm.loop !1886\l|{<s0>T|<s1>F}}"];
	Node0x21fdd70:s0 -> Node0x21fdd20;
	Node0x21fdd70:s1 -> Node0x21fddc0;
	Node0x21fddc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%18:\l18:                                               \l  %19 = load i8*, i8** %3, align 8, !dbg !1890, !tbaa !1873\l  %20 = getelementptr inbounds i8, i8* %19, i32 1, !dbg !1890\l  store i8* %20, i8** %3, align 8, !dbg !1890, !tbaa !1873\l  %21 = load i8, i8* %19, align 1, !dbg !1891, !tbaa !1880\l  %22 = sext i8 %21 to i32, !dbg !1891\l  switch i32 %22, label %23 [\l    i32 0, label %24\l    i32 46, label %25\l  ], !dbg !1892\l|{<s0>def|<s1>0|<s2>46}}"];
	Node0x21fddc0:s0 -> Node0x21fde10;
	Node0x21fddc0:s1 -> Node0x21fde60;
	Node0x21fddc0:s2 -> Node0x21fdeb0;
	Node0x21fde10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%23:\l23:                                               \l  store i1 false, i1* %2, align 1, !dbg !1893\l  br label %48, !dbg !1893\l}"];
	Node0x21fde10 -> Node0x21fe0e0;
	Node0x21fde60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%24:\l24:                                               \l  store i1 true, i1* %2, align 1, !dbg !1895\l  br label %48, !dbg !1895\l}"];
	Node0x21fde60 -> Node0x21fe0e0;
	Node0x21fdeb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%25:\l25:                                               \l  %26 = load i8*, i8** %3, align 8, !dbg !1896, !tbaa !1873\l  %27 = load i8, i8* %26, align 1, !dbg !1898, !tbaa !1880\l  %28 = icmp ne i8 %27, 0, !dbg !1898\l  br i1 %28, label %29, label %45, !dbg !1899\l|{<s0>T|<s1>F}}"];
	Node0x21fdeb0:s0 -> Node0x21fdf00;
	Node0x21fdeb0:s1 -> Node0x21fdff0;
	Node0x21fdf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%29:\l29:                                               \l  %30 = load i8*, i8** %3, align 8, !dbg !1900, !tbaa !1873\l  %31 = load i8, i8* %30, align 1, !dbg !1901, !tbaa !1880\l  %32 = sext i8 %31 to i32, !dbg !1901\l  %33 = icmp eq i32 %32, 46, !dbg !1902\l  br i1 %33, label %34, label %46, !dbg !1903\l|{<s0>T|<s1>F}}"];
	Node0x21fdf00:s0 -> Node0x21fdf50;
	Node0x21fdf00:s1 -> Node0x21fe040;
	Node0x21fdf50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%34:\l34:                                               \l  %35 = load i8*, i8** %3, align 8, !dbg !1904, !tbaa !1873\l  %36 = getelementptr inbounds i8, i8* %35, i64 1, !dbg !1904\l  %37 = load i8, i8* %36, align 1, !dbg !1904, !tbaa !1880\l  %38 = icmp ne i8 %37, 0, !dbg !1904\l  br i1 %38, label %39, label %45, !dbg !1905\l|{<s0>T|<s1>F}}"];
	Node0x21fdf50:s0 -> Node0x21fdfa0;
	Node0x21fdf50:s1 -> Node0x21fdff0;
	Node0x21fdfa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%39:\l39:                                               \l  %40 = load i8*, i8** %3, align 8, !dbg !1906, !tbaa !1873\l  %41 = getelementptr inbounds i8, i8* %40, i64 1, !dbg !1906\l  %42 = load i8, i8* %41, align 1, !dbg !1906, !tbaa !1880\l  %43 = sext i8 %42 to i32, !dbg !1906\l  %44 = icmp eq i32 %43, 47, !dbg !1906\l  br i1 %44, label %45, label %46, !dbg !1907\l|{<s0>T|<s1>F}}"];
	Node0x21fdfa0:s0 -> Node0x21fdff0;
	Node0x21fdfa0:s1 -> Node0x21fe040;
	Node0x21fdff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%45:\l45:                                               \l  store i1 true, i1* %2, align 1, !dbg !1908\l  br label %48, !dbg !1908\l}"];
	Node0x21fdff0 -> Node0x21fe0e0;
	Node0x21fe040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%46:\l46:                                               \l  br label %4, !dbg !1878, !llvm.loop !1909\l}"];
	Node0x21fe040 -> Node0x21fdbf0;
	Node0x21fe090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%47:\l47:                                               \l  store i1 false, i1* %2, align 1, !dbg !1911\l  br label %48, !dbg !1911\l}"];
	Node0x21fe090 -> Node0x21fe0e0;
	Node0x21fe0e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%48:\l48:                                               \l  %49 = load i1, i1* %2, align 1, !dbg !1912\l  ret i1 %49, !dbg !1912\l}"];
}
