<stg><name>load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block</name>


<trans_list>

<trans id="389" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %dst_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="dst_block"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %zext_ln130_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %zext_ln137_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_14

]]></Node>
<StgValue><ssdm name="zext_ln137_14_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %zext_ln137_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_13

]]></Node>
<StgValue><ssdm name="zext_ln137_13_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %zext_ln137_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_12

]]></Node>
<StgValue><ssdm name="zext_ln137_12_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln137_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_11

]]></Node>
<StgValue><ssdm name="zext_ln137_11_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %zext_ln137_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_10

]]></Node>
<StgValue><ssdm name="zext_ln137_10_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %zext_ln137_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_9

]]></Node>
<StgValue><ssdm name="zext_ln137_9_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %zext_ln137_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_8

]]></Node>
<StgValue><ssdm name="zext_ln137_8_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln137_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_7

]]></Node>
<StgValue><ssdm name="zext_ln137_7_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %zext_ln137_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_6

]]></Node>
<StgValue><ssdm name="zext_ln137_6_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln137_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_5

]]></Node>
<StgValue><ssdm name="zext_ln137_5_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %zext_ln137_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_4

]]></Node>
<StgValue><ssdm name="zext_ln137_4_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %zext_ln137_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_3

]]></Node>
<StgValue><ssdm name="zext_ln137_3_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %zext_ln137_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="zext_ln137_2_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %zext_ln137_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln137_1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %zext_ln137_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln137

]]></Node>
<StgValue><ssdm name="zext_ln137_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %bias_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias_src

]]></Node>
<StgValue><ssdm name="bias_src_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:18 %zext_ln130_cast = zext i8 %zext_ln130_read

]]></Node>
<StgValue><ssdm name="zext_ln130_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:19 %zext_ln137_14_cast = zext i8 %zext_ln137_14_read

]]></Node>
<StgValue><ssdm name="zext_ln137_14_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:20 %zext_ln137_13_cast = zext i8 %zext_ln137_13_read

]]></Node>
<StgValue><ssdm name="zext_ln137_13_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:21 %zext_ln137_12_cast = zext i8 %zext_ln137_12_read

]]></Node>
<StgValue><ssdm name="zext_ln137_12_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:22 %zext_ln137_11_cast = zext i8 %zext_ln137_11_read

]]></Node>
<StgValue><ssdm name="zext_ln137_11_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:23 %zext_ln137_10_cast = zext i8 %zext_ln137_10_read

]]></Node>
<StgValue><ssdm name="zext_ln137_10_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:24 %zext_ln137_9_cast = zext i8 %zext_ln137_9_read

]]></Node>
<StgValue><ssdm name="zext_ln137_9_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:25 %zext_ln137_8_cast = zext i8 %zext_ln137_8_read

]]></Node>
<StgValue><ssdm name="zext_ln137_8_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %zext_ln137_7_cast = zext i8 %zext_ln137_7_read

]]></Node>
<StgValue><ssdm name="zext_ln137_7_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:27 %zext_ln137_6_cast = zext i8 %zext_ln137_6_read

]]></Node>
<StgValue><ssdm name="zext_ln137_6_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:28 %zext_ln137_5_cast = zext i8 %zext_ln137_5_read

]]></Node>
<StgValue><ssdm name="zext_ln137_5_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:29 %zext_ln137_4_cast = zext i8 %zext_ln137_4_read

]]></Node>
<StgValue><ssdm name="zext_ln137_4_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:30 %zext_ln137_3_cast = zext i8 %zext_ln137_3_read

]]></Node>
<StgValue><ssdm name="zext_ln137_3_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:31 %zext_ln137_2_cast = zext i8 %zext_ln137_2_read

]]></Node>
<StgValue><ssdm name="zext_ln137_2_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:32 %zext_ln137_1_cast = zext i8 %zext_ln137_1_read

]]></Node>
<StgValue><ssdm name="zext_ln137_1_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:33 %zext_ln137_cast = zext i8 %zext_ln137_read

]]></Node>
<StgValue><ssdm name="zext_ln137_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i4 0, i4 %dst_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body16:0 %next_dst_block = load i4 %dst_block

]]></Node>
<StgValue><ssdm name="next_dst_block"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16:1 %icmp_ln130 = icmp_eq  i4 %next_dst_block, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16:3 %add_ln142 = add i4 %next_dst_block, i4 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:4 %br_ln130 = br i1 %icmp_ln130, void %for.body16.split, void %for.end31.exitStub

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.body16.split:3 %shl_ln137_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %next_dst_block, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln137_s"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:4 %zext_ln137_15 = zext i9 %shl_ln137_s

]]></Node>
<StgValue><ssdm name="zext_ln137_15"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:5 %add_ln137 = add i64 %zext_ln137_15, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:6 %trunc_ln137_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_s"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:166 %store_ln130 = store i4 %add_ln142, i4 %dst_block

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:7 %sext_ln137 = sext i59 %trunc_ln137_s

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:8 %weights_addr = getelementptr i256 %weights, i64 %sext_ln137

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:12 %or_ln137 = or i9 %shl_ln137_s, i9 2

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:13 %zext_ln137_16 = zext i9 %or_ln137

]]></Node>
<StgValue><ssdm name="zext_ln137_16"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:14 %add_ln137_1 = add i64 %zext_ln137_16, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:15 %trunc_ln137_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:16 %sext_ln137_1 = sext i59 %trunc_ln137_1

]]></Node>
<StgValue><ssdm name="sext_ln137_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:17 %weights_addr_52 = getelementptr i256 %weights, i64 %sext_ln137_1

]]></Node>
<StgValue><ssdm name="weights_addr_52"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:21 %or_ln137_1 = or i9 %shl_ln137_s, i9 4

]]></Node>
<StgValue><ssdm name="or_ln137_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:22 %zext_ln137_17 = zext i9 %or_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln137_17"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:23 %add_ln137_2 = add i64 %zext_ln137_17, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:24 %trunc_ln137_2 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_2, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="90" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:25 %sext_ln137_2 = sext i59 %trunc_ln137_2

]]></Node>
<StgValue><ssdm name="sext_ln137_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:26 %weights_addr_53 = getelementptr i256 %weights, i64 %sext_ln137_2

]]></Node>
<StgValue><ssdm name="weights_addr_53"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:30 %or_ln137_2 = or i9 %shl_ln137_s, i9 6

]]></Node>
<StgValue><ssdm name="or_ln137_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:31 %zext_ln137_18 = zext i9 %or_ln137_2

]]></Node>
<StgValue><ssdm name="zext_ln137_18"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:32 %add_ln137_3 = add i64 %zext_ln137_18, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:33 %trunc_ln137_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_3, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="99" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:34 %sext_ln137_3 = sext i59 %trunc_ln137_3

]]></Node>
<StgValue><ssdm name="sext_ln137_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:35 %weights_addr_54 = getelementptr i256 %weights, i64 %sext_ln137_3

]]></Node>
<StgValue><ssdm name="weights_addr_54"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:39 %or_ln137_3 = or i9 %shl_ln137_s, i9 8

]]></Node>
<StgValue><ssdm name="or_ln137_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:40 %zext_ln137_19 = zext i9 %or_ln137_3

]]></Node>
<StgValue><ssdm name="zext_ln137_19"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:41 %add_ln137_4 = add i64 %zext_ln137_19, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:42 %trunc_ln137_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_4, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="109" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:43 %sext_ln137_4 = sext i59 %trunc_ln137_4

]]></Node>
<StgValue><ssdm name="sext_ln137_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:44 %weights_addr_55 = getelementptr i256 %weights, i64 %sext_ln137_4

]]></Node>
<StgValue><ssdm name="weights_addr_55"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:48 %or_ln137_4 = or i9 %shl_ln137_s, i9 10

]]></Node>
<StgValue><ssdm name="or_ln137_4"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:49 %zext_ln137_20 = zext i9 %or_ln137_4

]]></Node>
<StgValue><ssdm name="zext_ln137_20"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:50 %add_ln137_5 = add i64 %zext_ln137_20, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_5"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:51 %trunc_ln137_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_5, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="120" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:52 %sext_ln137_5 = sext i59 %trunc_ln137_5

]]></Node>
<StgValue><ssdm name="sext_ln137_5"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:53 %weights_addr_56 = getelementptr i256 %weights, i64 %sext_ln137_5

]]></Node>
<StgValue><ssdm name="weights_addr_56"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:57 %or_ln137_5 = or i9 %shl_ln137_s, i9 12

]]></Node>
<StgValue><ssdm name="or_ln137_5"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:58 %zext_ln137_21 = zext i9 %or_ln137_5

]]></Node>
<StgValue><ssdm name="zext_ln137_21"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:59 %add_ln137_6 = add i64 %zext_ln137_21, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_6"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:60 %trunc_ln137_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_6, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="132" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body16.split:9 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:61 %sext_ln137_6 = sext i59 %trunc_ln137_6

]]></Node>
<StgValue><ssdm name="sext_ln137_6"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:62 %weights_addr_57 = getelementptr i256 %weights, i64 %sext_ln137_6

]]></Node>
<StgValue><ssdm name="weights_addr_57"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:66 %or_ln137_6 = or i9 %shl_ln137_s, i9 14

]]></Node>
<StgValue><ssdm name="or_ln137_6"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:67 %zext_ln137_22 = zext i9 %or_ln137_6

]]></Node>
<StgValue><ssdm name="zext_ln137_22"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:68 %add_ln137_7 = add i64 %zext_ln137_22, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_7"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:69 %trunc_ln137_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_7, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="145" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body16.split:10 %weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_addr_read"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:18 %weights_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_70_req"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:70 %sext_ln137_7 = sext i59 %trunc_ln137_7

]]></Node>
<StgValue><ssdm name="sext_ln137_7"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:71 %weights_addr_58 = getelementptr i256 %weights, i64 %sext_ln137_7

]]></Node>
<StgValue><ssdm name="weights_addr_58"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:75 %or_ln137_7 = or i9 %shl_ln137_s, i9 16

]]></Node>
<StgValue><ssdm name="or_ln137_7"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:76 %zext_ln137_23 = zext i9 %or_ln137_7

]]></Node>
<StgValue><ssdm name="zext_ln137_23"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:77 %add_ln137_8 = add i64 %zext_ln137_23, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_8"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:78 %trunc_ln137_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_8, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_8"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0">
<![CDATA[
for.end31.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="159" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:11 %lshr_ln137 = lshr i256 %weights_addr_read, i256 %zext_ln137_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:19 %weights_addr_52_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_52

]]></Node>
<StgValue><ssdm name="weights_addr_52_read"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:27 %weights_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_71_req"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:79 %sext_ln137_8 = sext i59 %trunc_ln137_8

]]></Node>
<StgValue><ssdm name="sext_ln137_8"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:80 %weights_addr_59 = getelementptr i256 %weights, i64 %sext_ln137_8

]]></Node>
<StgValue><ssdm name="weights_addr_59"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:84 %or_ln137_8 = or i9 %shl_ln137_s, i9 18

]]></Node>
<StgValue><ssdm name="or_ln137_8"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:85 %zext_ln137_24 = zext i9 %or_ln137_8

]]></Node>
<StgValue><ssdm name="zext_ln137_24"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:86 %add_ln137_9 = add i64 %zext_ln137_24, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_9"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:87 %trunc_ln137_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_9, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_9"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:147 %trunc_ln838 = trunc i256 %lshr_ln137

]]></Node>
<StgValue><ssdm name="trunc_ln838"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="175" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:20 %lshr_ln137_1 = lshr i256 %weights_addr_52_read, i256 %zext_ln137_1_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_1"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:28 %weights_addr_53_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_53

]]></Node>
<StgValue><ssdm name="weights_addr_53_read"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:36 %weights_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_72_req"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:88 %sext_ln137_9 = sext i59 %trunc_ln137_9

]]></Node>
<StgValue><ssdm name="sext_ln137_9"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:89 %weights_addr_60 = getelementptr i256 %weights, i64 %sext_ln137_9

]]></Node>
<StgValue><ssdm name="weights_addr_60"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:93 %or_ln137_9 = or i9 %shl_ln137_s, i9 20

]]></Node>
<StgValue><ssdm name="or_ln137_9"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:94 %zext_ln137_25 = zext i9 %or_ln137_9

]]></Node>
<StgValue><ssdm name="zext_ln137_25"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:95 %add_ln137_10 = add i64 %zext_ln137_25, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_10"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:96 %trunc_ln137_10 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_10, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_10"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:148 %trunc_ln838_1 = trunc i256 %lshr_ln137_1

]]></Node>
<StgValue><ssdm name="trunc_ln838_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="191" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:29 %lshr_ln137_2 = lshr i256 %weights_addr_53_read, i256 %zext_ln137_2_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_2"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:37 %weights_addr_54_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_54

]]></Node>
<StgValue><ssdm name="weights_addr_54_read"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:45 %weights_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_73_req"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:97 %sext_ln137_10 = sext i59 %trunc_ln137_10

]]></Node>
<StgValue><ssdm name="sext_ln137_10"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:98 %weights_addr_61 = getelementptr i256 %weights, i64 %sext_ln137_10

]]></Node>
<StgValue><ssdm name="weights_addr_61"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:102 %or_ln137_10 = or i9 %shl_ln137_s, i9 22

]]></Node>
<StgValue><ssdm name="or_ln137_10"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:103 %zext_ln137_26 = zext i9 %or_ln137_10

]]></Node>
<StgValue><ssdm name="zext_ln137_26"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:104 %add_ln137_11 = add i64 %zext_ln137_26, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_11"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:105 %trunc_ln137_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_11, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_11"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:149 %trunc_ln838_2 = trunc i256 %lshr_ln137_2

]]></Node>
<StgValue><ssdm name="trunc_ln838_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="207" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:38 %lshr_ln137_3 = lshr i256 %weights_addr_54_read, i256 %zext_ln137_3_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_3"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:46 %weights_addr_55_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_55

]]></Node>
<StgValue><ssdm name="weights_addr_55_read"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:54 %weights_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_74_req"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:106 %sext_ln137_11 = sext i59 %trunc_ln137_11

]]></Node>
<StgValue><ssdm name="sext_ln137_11"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:107 %weights_addr_62 = getelementptr i256 %weights, i64 %sext_ln137_11

]]></Node>
<StgValue><ssdm name="weights_addr_62"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:111 %or_ln137_11 = or i9 %shl_ln137_s, i9 24

]]></Node>
<StgValue><ssdm name="or_ln137_11"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:112 %zext_ln137_27 = zext i9 %or_ln137_11

]]></Node>
<StgValue><ssdm name="zext_ln137_27"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:113 %add_ln137_12 = add i64 %zext_ln137_27, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_12"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:114 %trunc_ln137_12 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_12, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_12"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:150 %trunc_ln838_3 = trunc i256 %lshr_ln137_3

]]></Node>
<StgValue><ssdm name="trunc_ln838_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="223" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:47 %lshr_ln137_4 = lshr i256 %weights_addr_55_read, i256 %zext_ln137_4_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_4"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:55 %weights_addr_56_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_56

]]></Node>
<StgValue><ssdm name="weights_addr_56_read"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:63 %weights_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_75_req"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:115 %sext_ln137_12 = sext i59 %trunc_ln137_12

]]></Node>
<StgValue><ssdm name="sext_ln137_12"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:116 %weights_addr_63 = getelementptr i256 %weights, i64 %sext_ln137_12

]]></Node>
<StgValue><ssdm name="weights_addr_63"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:120 %or_ln137_12 = or i9 %shl_ln137_s, i9 26

]]></Node>
<StgValue><ssdm name="or_ln137_12"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:121 %zext_ln137_28 = zext i9 %or_ln137_12

]]></Node>
<StgValue><ssdm name="zext_ln137_28"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:122 %add_ln137_13 = add i64 %zext_ln137_28, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_13"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:123 %trunc_ln137_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_13, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_13"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:151 %trunc_ln838_4 = trunc i256 %lshr_ln137_4

]]></Node>
<StgValue><ssdm name="trunc_ln838_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="239" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:56 %lshr_ln137_5 = lshr i256 %weights_addr_56_read, i256 %zext_ln137_5_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_5"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:64 %weights_addr_57_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_57

]]></Node>
<StgValue><ssdm name="weights_addr_57_read"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:72 %weights_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_76_req"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:124 %sext_ln137_13 = sext i59 %trunc_ln137_13

]]></Node>
<StgValue><ssdm name="sext_ln137_13"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:125 %weights_addr_64 = getelementptr i256 %weights, i64 %sext_ln137_13

]]></Node>
<StgValue><ssdm name="weights_addr_64"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:129 %or_ln137_13 = or i9 %shl_ln137_s, i9 28

]]></Node>
<StgValue><ssdm name="or_ln137_13"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:130 %zext_ln137_29 = zext i9 %or_ln137_13

]]></Node>
<StgValue><ssdm name="zext_ln137_29"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:131 %add_ln137_14 = add i64 %zext_ln137_29, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_14"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:132 %trunc_ln137_14 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_14, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_14"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:152 %trunc_ln838_5 = trunc i256 %lshr_ln137_5

]]></Node>
<StgValue><ssdm name="trunc_ln838_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="255" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:65 %lshr_ln137_6 = lshr i256 %weights_addr_57_read, i256 %zext_ln137_6_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_6"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:73 %weights_addr_58_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_58

]]></Node>
<StgValue><ssdm name="weights_addr_58_read"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:81 %weights_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_77_req"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:133 %sext_ln137_14 = sext i59 %trunc_ln137_14

]]></Node>
<StgValue><ssdm name="sext_ln137_14"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:134 %weights_addr_65 = getelementptr i256 %weights, i64 %sext_ln137_14

]]></Node>
<StgValue><ssdm name="weights_addr_65"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:138 %or_ln137_14 = or i9 %shl_ln137_s, i9 30

]]></Node>
<StgValue><ssdm name="or_ln137_14"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="9">
<![CDATA[
for.body16.split:139 %zext_ln137_30 = zext i9 %or_ln137_14

]]></Node>
<StgValue><ssdm name="zext_ln137_30"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body16.split:140 %add_ln137_15 = add i64 %zext_ln137_30, i64 %bias_src_read

]]></Node>
<StgValue><ssdm name="add_ln137_15"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split:141 %trunc_ln137_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln137_15, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln137_15"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:153 %trunc_ln838_6 = trunc i256 %lshr_ln137_6

]]></Node>
<StgValue><ssdm name="trunc_ln838_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="271" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:74 %lshr_ln137_7 = lshr i256 %weights_addr_58_read, i256 %zext_ln137_7_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_7"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:82 %weights_addr_59_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_59

]]></Node>
<StgValue><ssdm name="weights_addr_59_read"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:90 %weights_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_78_req"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="59">
<![CDATA[
for.body16.split:142 %sext_ln137_15 = sext i59 %trunc_ln137_15

]]></Node>
<StgValue><ssdm name="sext_ln137_15"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body16.split:143 %weights_addr_66 = getelementptr i256 %weights, i64 %sext_ln137_15

]]></Node>
<StgValue><ssdm name="weights_addr_66"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:154 %trunc_ln838_7 = trunc i256 %lshr_ln137_7

]]></Node>
<StgValue><ssdm name="trunc_ln838_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="283" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:83 %lshr_ln137_8 = lshr i256 %weights_addr_59_read, i256 %zext_ln137_8_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_8"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:91 %weights_addr_60_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_60

]]></Node>
<StgValue><ssdm name="weights_addr_60_read"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:99 %weights_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_79_req"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:155 %trunc_ln838_8 = trunc i256 %lshr_ln137_8

]]></Node>
<StgValue><ssdm name="trunc_ln838_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="292" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:92 %lshr_ln137_9 = lshr i256 %weights_addr_60_read, i256 %zext_ln137_9_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_9"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:100 %weights_addr_61_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_61

]]></Node>
<StgValue><ssdm name="weights_addr_61_read"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:108 %weights_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_80_req"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:156 %trunc_ln838_9 = trunc i256 %lshr_ln137_9

]]></Node>
<StgValue><ssdm name="trunc_ln838_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="300" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:101 %lshr_ln137_10 = lshr i256 %weights_addr_61_read, i256 %zext_ln137_10_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_10"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:109 %weights_addr_62_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_62

]]></Node>
<StgValue><ssdm name="weights_addr_62_read"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:117 %weights_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_81_req"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:157 %trunc_ln838_10 = trunc i256 %lshr_ln137_10

]]></Node>
<StgValue><ssdm name="trunc_ln838_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="307" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:110 %lshr_ln137_11 = lshr i256 %weights_addr_62_read, i256 %zext_ln137_11_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_11"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:118 %weights_addr_63_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_63

]]></Node>
<StgValue><ssdm name="weights_addr_63_read"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:126 %weights_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_82_req"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:158 %trunc_ln838_11 = trunc i256 %lshr_ln137_11

]]></Node>
<StgValue><ssdm name="trunc_ln838_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="313" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:119 %lshr_ln137_12 = lshr i256 %weights_addr_63_read, i256 %zext_ln137_12_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_12"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:127 %weights_addr_64_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_64

]]></Node>
<StgValue><ssdm name="weights_addr_64_read"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:135 %weights_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_83_req"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:159 %trunc_ln838_12 = trunc i256 %lshr_ln137_12

]]></Node>
<StgValue><ssdm name="trunc_ln838_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="318" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:128 %lshr_ln137_13 = lshr i256 %weights_addr_64_read, i256 %zext_ln137_13_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_13"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:136 %weights_addr_65_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_65

]]></Node>
<StgValue><ssdm name="weights_addr_65_read"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16.split:144 %weights_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_84_req"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:160 %trunc_ln838_13 = trunc i256 %lshr_ln137_13

]]></Node>
<StgValue><ssdm name="trunc_ln838_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="322" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:137 %lshr_ln137_14 = lshr i256 %weights_addr_65_read, i256 %zext_ln137_14_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_14"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split:145 %weights_addr_66_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_66

]]></Node>
<StgValue><ssdm name="weights_addr_66_read"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:161 %trunc_ln838_14 = trunc i256 %lshr_ln137_14

]]></Node>
<StgValue><ssdm name="trunc_ln838_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
for.body16.split:0 %zext_ln130_1 = zext i4 %next_dst_block

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body16.split:1 %specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln132"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split:2 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body16.split:146 %lshr_ln137_15 = lshr i256 %weights_addr_66_read, i256 %zext_ln130_cast

]]></Node>
<StgValue><ssdm name="lshr_ln137_15"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="256">
<![CDATA[
for.body16.split:162 %trunc_ln838_15 = trunc i256 %lshr_ln137_15

]]></Node>
<StgValue><ssdm name="trunc_ln838_15"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split:163 %bias_dst_addr = getelementptr i288 %bias_dst, i64 0, i64 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="bias_dst_addr"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="288" op_0_bw="288" op_1_bw="16" op_2_bw="2" op_3_bw="16" op_4_bw="2" op_5_bw="16" op_6_bw="2" op_7_bw="16" op_8_bw="2" op_9_bw="16" op_10_bw="2" op_11_bw="16" op_12_bw="2" op_13_bw="16" op_14_bw="2" op_15_bw="16" op_16_bw="2" op_17_bw="16" op_18_bw="2" op_19_bw="16" op_20_bw="2" op_21_bw="16" op_22_bw="2" op_23_bw="16" op_24_bw="2" op_25_bw="16" op_26_bw="2" op_27_bw="16" op_28_bw="2" op_29_bw="16" op_30_bw="2" op_31_bw="16" op_32_bw="2">
<![CDATA[
for.body16.split:164 %or_ln152_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2.i16.i2, i16 %trunc_ln838_15, i2 0, i16 %trunc_ln838_14, i2 0, i16 %trunc_ln838_13, i2 0, i16 %trunc_ln838_12, i2 0, i16 %trunc_ln838_11, i2 0, i16 %trunc_ln838_10, i2 0, i16 %trunc_ln838_9, i2 0, i16 %trunc_ln838_8, i2 0, i16 %trunc_ln838_7, i2 0, i16 %trunc_ln838_6, i2 0, i16 %trunc_ln838_5, i2 0, i16 %trunc_ln838_4, i2 0, i16 %trunc_ln838_3, i2 0, i16 %trunc_ln838_2, i2 0, i16 %trunc_ln838_1, i2 0, i16 %trunc_ln838, i2 0

]]></Node>
<StgValue><ssdm name="or_ln152_s"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="288" op_1_bw="6">
<![CDATA[
for.body16.split:165 %store_ln152 = store i288 %or_ln152_s, i6 %bias_dst_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
for.body16.split:167 %br_ln130 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
