# compile vhdl design source files
vhdl xil_defaultlib  \
"C:/Users/tany3/Downloads/registerfile/registerfile/components/dec3_8.vhd" \
"C:/Users/tany3/Downloads/registerfile/registerfile/tb/dec3_8_tb.vhd" \

# Do not sort compile order
nosort
