{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711875008993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711875008995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 01:50:08 2024 " "Processing started: Sun Mar 31 01:50:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711875008995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875008995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875008995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711875011308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711875011308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/fsm_wr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fsm_wr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_wr-fsm " "Found design unit 1: fsm_wr-fsm" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075674 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_wr " "Found entity 1: fsm_wr" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075686 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ram_dual.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_package " "Found design unit 1: ram_package" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_dual-rtl " "Found design unit 2: ram_dual-rtl" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075695 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dual " "Found entity 1: ram_dual" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/affd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/affd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFFD-fsm " "Found design unit 1: AFFD-fsm" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075706 ""} { "Info" "ISGN_ENTITY_NAME" "1 AFFD " "Found entity 1: AFFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_N-simple " "Found design unit 1: FFD_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075715 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_N " "Found entity 1: FFD_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_proyects/pll_400mhz/pll_400mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_proyects/pll_400mhz/pll_400mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_400mhz-SYN " "Found design unit 1: pll_400mhz-SYN" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075728 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ " "Found entity 1: PLL_400MHZ" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_n-aritmetica " "Found design unit 1: restador_n-aritmetica" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075739 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Count-Behavioral " "Found design unit 1: Zero_Count-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Count " "Found entity 1: Zero_Count" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timestamp-Behavioral " "Found design unit 1: Timestamp-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timestamp " "Found entity 1: Timestamp" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/tdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/tdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDC-Behavioral " "Found design unit 1: TDC-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075776 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDC " "Found entity 1: TDC" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-Behavioral " "Found design unit 1: Synchronizer-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifters-Behavioral " "Found design unit 1: Shifters-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifters " "Found entity 1: Shifters" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left-Behavioral " "Found design unit 1: Shift_Left-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left " "Found entity 1: Shift_Left" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs-Behavioral " "Found design unit 1: Regs-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075815 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/global_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/global_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global_P-Behavioral " "Found design unit 1: Global_P-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Global_P " "Found entity 1: Global_P" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-Behavioral " "Found design unit 1: Reg_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-Behavioral " "Found design unit 1: PLL-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075848 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1-simple " "Found design unit 1: mux_2a1-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075858 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2a1 " "Found entity 1: mux_2a1" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/freg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/freg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FReg-Behavioral " "Found design unit 1: FReg-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075868 ""} { "Info" "ISGN_ENTITY_NAME" "1 FReg " "Found entity 1: FReg" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fine_Counter-simple " "Found design unit 1: Fine_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fine_Counter " "Found entity 1: Fine_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-simple " "Found design unit 1: FFD-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075890 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_N-simple " "Found design unit 1: Counter_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_N " "Found entity 1: Counter_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Coarse_Counter-simple " "Found design unit 1: Coarse_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Coarse_Counter " "Found entity 1: Coarse_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Chain_N-Behavioral " "Found design unit 1: Carry_Chain_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Chain_N " "Found entity 1: Carry_Chain_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875075920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875075920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timestamp " "Elaborating entity \"Timestamp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711875076222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TStop Timestamp.vhd(145) " "Verilog HDL or VHDL warning at Timestamp.vhd(145): object \"TStop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711875076229 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start Timestamp.vhd(145) " "Verilog HDL or VHDL warning at Timestamp.vhd(145): object \"Start\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711875076229 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Stop Timestamp.vhd(145) " "Verilog HDL or VHDL warning at Timestamp.vhd(145): object \"Stop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711875076229 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RT1 Timestamp.vhd(148) " "Verilog HDL or VHDL warning at Timestamp.vhd(148): object \"RT1\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711875076231 "|Timestamp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDC TDC:sc0 " "Elaborating entity \"TDC\" for hierarchy \"TDC:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer TDC:sc0\|Synchronizer:sc0 " "Elaborating entity \"Synchronizer\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD TDC:sc0\|Synchronizer:sc0\|FFD:sc0 " "Elaborating entity \"FFD\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_N TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1 " "Elaborating entity \"FFD_N\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fine_Counter TDC:sc0\|Fine_Counter:sc1 " "Elaborating entity \"Fine_Counter\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Chain_N TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0 " "Elaborating entity \"Carry_Chain_N\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs TDC:sc0\|Regs:sc2 " "Elaborating entity \"Regs\" for hierarchy \"TDC:sc0\|Regs:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FReg TDC:sc0\|Regs:sc2\|FReg:sc1 " "Elaborating entity \"FReg\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Count TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1 " "Elaborating entity \"Zero_Count\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076470 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Zero_Count.vhd(19) " "VHDL Process Statement warning at Zero_Count.vhd(19): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Zero_Count.vhd(23) " "Inferred latch for \"count\[0\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Zero_Count.vhd(23) " "Inferred latch for \"count\[1\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Zero_Count.vhd(23) " "Inferred latch for \"count\[2\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Zero_Count.vhd(23) " "Inferred latch for \"count\[3\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Zero_Count.vhd(23) " "Inferred latch for \"count\[4\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Zero_Count.vhd(23) " "Inferred latch for \"count\[5\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Zero_Count.vhd(23) " "Inferred latch for \"count\[6\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Zero_Count.vhd(23) " "Inferred latch for \"count\[7\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875076476 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n TDC:sc0\|restador_n:sc3 " "Elaborating entity \"restador_n\" for hierarchy \"TDC:sc0\|restador_n:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AFFD TDC:sc0\|AFFD:sc5 " "Elaborating entity \"AFFD\" for hierarchy \"TDC:sc0\|AFFD:sc5\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc5" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Global_P Global_P:sc1 " "Elaborating entity \"Global_P\" for hierarchy \"Global_P:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coarse_Counter Global_P:sc1\|Coarse_Counter:sc0 " "Elaborating entity \"Coarse_Counter\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0 " "Elaborating entity \"Counter_N\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:sc2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ PLL:sc2\|PLL_400MHZ:sc0 " "Elaborating entity \"PLL_400MHZ\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "altpll_component" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875076737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Instantiated megafunction \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_400MHZ " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_400MHZ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875076740 ""}  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711875076740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ_altpll " "Found entity 1: PLL_400MHZ_altpll" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875077079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875077079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ_altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated " "Elaborating entity \"PLL_400MHZ_altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875077082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2a1 PLL:sc2\|mux_2a1:sc1 " "Elaborating entity \"mux_2a1\" for hierarchy \"PLL:sc2\|mux_2a1:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875077099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left Shift_Left:sc3 " "Elaborating entity \"Shift_Left\" for hierarchy \"Shift_Left:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875077108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual ram_dual:sc5 " "Elaborating entity \"ram_dual\" for hierarchy \"ram_dual:sc5\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc5" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875077124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:sc6 " "Elaborating entity \"uart\" for hierarchy \"uart:sc6\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc6" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875077134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711875077144 "|Timestamp|uart:sc6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_wr fsm_wr:sc7 " "Elaborating entity \"fsm_wr\" for hierarchy \"fsm_wr:sc7\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc7" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875077150 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_dual:sc5\|ram_block_rtl_0 " "Inferred dual-clock RAM node \"ram_dual:sc5\|ram_block_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1711875081194 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_dual:sc5\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_dual:sc5\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 21 " "Parameter WIDTHAD_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600000 " "Parameter NUMWORDS_A set to 1600000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 21 " "Parameter WIDTHAD_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1600000 " "Parameter NUMWORDS_B set to 1600000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711875084893 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711875084893 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711875084893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dual:sc5\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875128117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dual:sc5\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 21 " "Parameter \"WIDTHAD_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600000 " "Parameter \"NUMWORDS_A\" = \"1600000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 21 " "Parameter \"WIDTHAD_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1600000 " "Parameter \"NUMWORDS_B\" = \"1600000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875128118 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711875128118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khd1 " "Found entity 1: altsyncram_khd1" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875136308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875136308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_80b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_80b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_80b " "Found entity 1: decode_80b" {  } { { "db/decode_80b.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/decode_80b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875153921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875153921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1ca " "Found entity 1: decode_1ca" {  } { { "db/decode_1ca.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/decode_1ca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875154779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875154779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5sb " "Found entity 1: mux_5sb" {  } { { "db/mux_5sb.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/mux_5sb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711875158169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875158169 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 46 -1 0 } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711875200668 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711875200669 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711875330028 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc8\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc8\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711875348122 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TDC:sc0\|AFFD:sc5\|qp\[0\] High " "Register TDC:sc0\|AFFD:sc5\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711875348122 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc7\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc7\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711875348122 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1711875348122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711875508370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711875508370 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875523331 "|Timestamp|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711875523331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6656 " "Implemented 6656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711875523334 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711875523334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3900 " "Implemented 3900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711875523334 ""} { "Info" "ICUT_CUT_TM_RAMS" "2744 " "Implemented 2744 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711875523334 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711875523334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711875523334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711875524219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 01:58:44 2024 " "Processing ended: Sun Mar 31 01:58:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711875524219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:36 " "Elapsed time: 00:08:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711875524219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:13 " "Total CPU time (on all processors): 00:07:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711875524219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711875524219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711875534654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711875534657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 01:58:50 2024 " "Processing started: Sun Mar 31 01:58:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711875534657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711875534657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711875534658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711875535398 ""}
{ "Info" "0" "" "Project  = Timestamp" {  } {  } 0 0 "Project  = Timestamp" 0 0 "Fitter" 0 0 1711875535403 ""}
{ "Info" "0" "" "Revision = Timestamp" {  } {  } 0 0 "Revision = Timestamp" 0 0 "Fitter" 0 0 1711875535404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711875538926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711875538928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timestamp EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Timestamp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711875541193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711875541770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711875541771 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711875543049 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711875543049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711875548804 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711875548850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711875553669 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711875553669 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 93397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711875553845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 93399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711875553845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 93401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711875553845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 93403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711875553845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 93405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711875553845 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711875553845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711875553868 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711875563487 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Trigger Trigger(n) " "Pin \"Trigger\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Trigger(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Trigger } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Trigger" } { 0 "Trigger(n)" } } } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Trigger(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875571992 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Hit Hit(n) " "Pin \"Hit\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Hit(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Hit } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hit" } { 0 "Hit(n)" } } } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Hit(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1711875571992 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1711875571992 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 11 " "No exact pin location assignment(s) for 2 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711875579398 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timestamp.sdc " "Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711875599917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711875599921 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711875600226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711875602574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711875602598 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711875602663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK0~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node CLK0~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623059 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 93388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623060 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:sc6\|tx_busy  " "Automatically promoted node uart:sc6\|tx_busy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_wr:sc7\|c1~1 " "Destination node fsm_wr:sc7\|c1~1" {  } { { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_wr:sc7\|c1~3 " "Destination node fsm_wr:sc7\|c1~3" {  } { { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_wr:sc7\|Mux46~0 " "Destination node fsm_wr:sc7\|Mux46~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:sc6\|tx_busy~0 " "Destination node uart:sc6\|tx_busy~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711875623062 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TDC:sc0\|WR  " "Automatically promoted node TDC:sc0\|WR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_wr:sc7\|Mux46~3 " "Destination node fsm_wr:sc7\|Mux46~3" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711875623063 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc2\|mux_2a1:sc1\|Y  " "Automatically promoted node PLL:sc2\|mux_2a1:sc1\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|qp\[0\] " "Destination node TDC:sc0\|AFFD:sc5\|qp\[0\]" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|qp\[1\] " "Destination node TDC:sc0\|AFFD:sc5\|qp\[1\]" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711875623065 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TDC:sc0\|FFD:sc4\|Q  " "Automatically promoted node TDC:sc0\|FFD:sc4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|HRST~0 " "Destination node TDC:sc0\|HRST~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|Mux1~0 " "Destination node TDC:sc0\|AFFD:sc5\|Mux1~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|Mux2~0 " "Destination node TDC:sc0\|AFFD:sc5\|Mux2~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 7669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711875623068 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Global_P:sc1\|FFD:sc5\|Q  " "Automatically promoted node Global_P:sc1\|FFD:sc5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711875623070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Global_P:sc1\|AFFD:sc7\|Mux1~0 " "Destination node Global_P:sc1\|AFFD:sc7\|Mux1~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 10147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Global_P:sc1\|AFFD:sc7\|Mux2~0 " "Destination node Global_P:sc1\|AFFD:sc7\|Mux2~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 10148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711875623070 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711875623070 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711875623070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711875652201 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711875652294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711875652312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711875652509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711875652713 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711875652952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711875652952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711875653005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711875666551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711875666608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711875666608 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711875667120 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711875667120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711875667120 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 6 52 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 70 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711875667135 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711875667135 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711875667135 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[0\] " "Node \"RR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[1\] " "Node \"RR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[2\] " "Node \"RR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[3\] " "Node \"RR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[4\] " "Node \"RR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[5\] " "Node \"RR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[6\] " "Node \"RR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RR\[7\] " "Node \"RR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC\[0\] " "Node \"RTC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC\[1\] " "Node \"RTC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC\[2\] " "Node \"RTC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC\[3\] " "Node \"RTC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC\[4\] " "Node \"RTC\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC\[5\] " "Node \"RTC\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711875681747 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711875681747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:12 " "Fitter preparation operations ending: elapsed time is 00:02:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711875681752 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711875681885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711875721232 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "432 M9K " "Selected device has 432 RAM location(s) of type M9K.  However, the current design needs more than 432 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2715 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2715\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2714 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2714\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2713 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2713\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2712 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2712\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2711 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2711\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2710 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2710\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2709 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2709\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2708 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2708\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2707 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2707\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2706 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2706\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2705 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2705\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2704 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2704\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2703 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2703\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2702 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2702\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2701 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2701\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2700 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2700\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2699 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2699\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2698 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2698\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2697 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2697\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2696 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2696\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2695 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2695\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2694 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2694\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2693 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2693\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2692 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2692\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2691 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2691\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2690 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2690\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2689 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2689\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2688 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2688\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2743 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2743\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2742 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2742\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2741 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2741\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2740 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2740\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2739 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2739\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2738 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2738\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2737 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2737\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2736 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2736\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2735 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2735\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2734 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2734\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2733 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2733\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2732 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2732\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 82010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2731 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2731\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2730 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2730\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2729 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2729\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2728 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2728\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2727 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2727\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2726 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2726\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2725 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2725\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2724 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2724\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2723 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2723\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2722 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2722\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2721 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2721\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2720 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2720\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2719 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2719\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2718 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2718\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2717 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2717\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2716 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2716\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 81530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1651 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1650 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1649 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1648 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1647 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1646 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1645 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1644 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1643 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1642 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1641 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1640 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1639 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1638 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1637 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1636 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1635 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1634 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1633 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1632 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1631 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1630 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1629 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1628 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1627 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1626 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1625 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1624 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1679 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1678 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1677 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1676 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1675 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1674 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1673 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1672 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1671 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1670 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1669 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1668 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1667 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1666 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1665 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1664 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1663 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1662 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1661 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1660 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1659 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1658 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1657 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1656 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1655 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1654 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1653 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1652 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 49610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1791 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1790 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1789 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1788 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1787 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1786 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1785 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1784 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1783 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1782 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1781 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1780 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1779 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1778 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1777 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1776 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1775 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1774 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1773 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1772 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1771 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1770 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1769 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1768 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1767 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1766 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1765 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1764 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1763 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1762 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1761 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1760 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1759 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1758 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1757 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1756 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1755 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1754 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1753 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1752 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1751 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1750 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1749 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1748 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1747 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1746 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1745 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1744 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1743 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1742 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1741 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1740 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1739 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1738 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1737 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1736 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1623 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1622 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1621 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1620 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1619 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1618 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1617 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1616 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1615 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1614 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1613 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1612 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1611 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1610 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1609 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1608 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1607 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1606 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1605 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1604 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1603 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1602 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1601 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1600 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1599 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 48020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1598 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1597 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1596 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1595 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1594 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1593 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1592 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1591 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1590 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1589 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1588 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1587 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1586 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1585 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1584 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1583 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1582 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1581 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1580 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1579 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1578 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1577 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1576 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1575 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1574 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1573 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1572 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1571 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1570 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1569 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1568 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1707 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1706 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1705 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1704 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1703 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1702 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1701 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1700 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1699 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1698 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1697 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1696 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1695 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1694 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1693 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1692 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1691 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1690 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1689 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1688 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1687 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1686 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1685 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1684 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1683 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1682 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1681 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1680 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1735 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1734 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1733 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1732 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 52010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1731 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1730 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1729 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1728 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1727 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1726 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1725 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1724 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1723 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1722 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1721 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1720 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1719 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1718 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1717 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1716 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1715 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1714 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1713 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1712 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1711 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1710 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1709 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1708 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 51290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1259 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1258 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1257 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1256 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1255 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1254 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1253 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1252 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1251 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1250 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1249 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1248 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1247 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1246 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1245 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1244 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1243 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1242 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1241 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1240 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1239 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1238 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1237 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1236 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1235 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1234 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1233 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1232 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1287 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1286 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1285 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1284 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1283 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1282 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1281 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1280 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1279 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1278 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1277 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1276 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1275 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1274 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1273 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1272 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1271 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1270 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1269 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1268 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1267 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1266 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1265 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1264 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1263 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1262 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1261 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1260 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 37850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1147 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1146 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1145 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1144 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1143 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1142 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1141 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1140 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1139 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1138 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1137 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1136 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1135 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1134 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1133 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1132 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1131 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1130 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1129 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1128 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1127 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1126 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1125 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1124 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1123 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1122 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1121 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1120 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1175 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1174 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1173 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1172 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1171 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1170 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1169 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1168 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1167 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1166 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1165 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1164 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1163 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1162 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1161 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1160 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1159 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1158 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1157 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1156 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1155 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1154 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1153 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1152 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1151 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1150 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1149 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1148 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 34490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1315 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1314 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1313 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1312 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1311 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1310 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1309 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1308 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1307 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1306 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1305 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1304 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1303 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1302 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1301 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1300 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1299 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1298 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1297 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1296 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1295 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1294 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1293 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1292 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1291 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1290 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1289 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1288 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 38690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1343 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1342 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1341 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1340 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1339 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1338 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1337 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1336 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1335 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1334 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1333 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1332 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1331 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1330 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1329 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1328 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1327 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1326 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1325 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1324 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1323 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1322 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1321 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1320 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1319 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1318 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1317 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1316 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 39530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1203 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1202 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1201 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1200 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1199 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1198 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1197 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1196 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1195 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1194 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1193 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1192 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1191 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1190 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1189 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1188 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1187 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1186 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1185 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1184 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1183 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1182 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1181 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1180 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1179 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1178 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1177 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1176 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 35330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1231 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1230 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1229 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1228 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1227 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1226 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1225 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1224 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1223 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1222 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1221 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1220 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1219 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1218 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1217 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1216 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1215 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1214 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1213 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1212 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1211 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1210 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1209 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1208 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1207 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1206 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1205 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1204 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 36170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a979 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a978 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a977 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a976 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a975 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a974 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a973 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a972 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a971 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a970 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a969 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a968 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a967 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a966 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a965 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a964 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a963 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a962 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a961 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a960 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a959 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a958 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a957 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a956 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a955 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a954 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a953 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a952 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1007 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1006 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1005 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1004 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1003 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1002 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1001 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1000 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a999 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a998 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a997 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a996 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a995 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a994 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a993 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a992 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a991 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a990 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a989 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a988 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a987 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a986 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a985 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a984 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a983 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a982 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a981 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a980 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 29450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1035 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1034 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1033 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1032 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1031 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1030 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1029 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1028 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1027 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1026 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1025 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1024 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1023 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1022 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1021 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1020 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1019 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1018 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1017 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1016 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1015 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1014 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1013 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1012 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1011 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1010 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1009 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1008 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 30290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1063 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1063" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1062 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1062" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1061 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1061" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1060 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1060" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1059 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1059" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1058 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1058" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1057 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1057" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1056 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1056" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1055 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1055" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1054 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1054" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1053 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1053" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1052 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1052" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1051 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1051" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1050 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1050" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1049 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1049" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1048 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1048" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1047 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1046 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1045 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1044 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1043 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1042 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1041 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1040 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1039 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1038 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1037 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1036 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a923 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a922 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a921 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a920 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a919 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a918 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a917 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a916 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a915 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a914 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a913 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a912 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a911 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a910 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a909 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a908 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a907 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a906 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a905 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a904 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a903 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a902 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a901 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a900 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a899 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a898 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a897 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a896 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a951 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a950 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a949 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a948 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a947 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a946 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a945 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a944 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a943 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a942 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a941 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a940 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a939 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a938 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a937 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a936 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a935 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a934 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a933 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a932 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 28010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a931 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a930 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a929 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a928 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a927 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a926 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a925 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a924 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 27770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1119 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1118 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1117 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1116 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1115 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1114 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1113 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1112 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1111 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1110 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1109 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1108 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1107 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1106 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1105 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1104 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1103 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1102 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1101 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1100 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1099 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 33020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1099" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1098 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1098" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1097 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1097" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1096 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1096" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1095 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1095" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1094 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1094" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1093 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1093" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1092 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1092" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1091 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1091" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1090 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1090" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1089 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1089" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1088 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1088" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1087 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1087" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1086 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1086" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1085 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1085" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1084 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1084" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1083 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1083" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1082 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1082" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1081 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1081" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1080 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1080" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1079 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1079" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1078 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1078" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1077 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1077" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1076 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1076" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1075 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1075" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1074 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1074" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1073 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1073" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1072 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1072" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1071 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1071" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1070 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1070" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1069 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1069" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1068 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1068" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1067 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1067" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1066 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1066" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1065 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 32000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1065" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1064 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 31970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1064" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1483 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1482 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1481 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1480 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1479 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1478 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1477 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1476 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1475 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1474 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1473 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1472 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1471 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1470 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1469 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1468 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1467 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1466 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1465 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1464 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1463 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1462 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1461 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1460 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1459 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1458 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1457 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1456 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1511 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1510 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1509 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1508 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1507 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1506 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1505 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1504 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1503 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1502 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1501 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1500 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1499 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1498 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1497 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1496 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1495 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1494 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1493 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1492 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1491 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1490 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1489 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1488 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1487 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1486 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1485 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1484 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 44570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1371 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1370 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1369 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1368 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1367 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1366 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1365 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1364 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1363 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1362 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1361 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1360 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1359 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1358 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1357 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1356 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1355 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1354 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1353 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1352 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1351 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1350 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1349 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1348 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1347 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1346 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1345 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1344 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 40370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1399 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1398 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1397 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1396 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1395 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1394 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1393 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1392 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1391 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1390 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1389 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1388 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1387 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1386 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1385 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1384 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1383 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1382 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1381 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1380 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1379 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1378 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1377 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1376 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1375 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1374 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1373 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1372 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 41210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1539 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1538 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1537 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1536 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1535 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1534 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1533 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1532 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1531 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1530 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1529 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1528 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1527 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1526 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1525 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1524 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1523 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1522 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1521 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1520 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1519 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1518 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1517 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1516 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1515 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1514 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1513 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1512 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 45410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1567 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1566 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1565 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 47000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1564 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1563 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1562 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1561 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1560 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1559 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1558 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1557 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1556 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1555 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1554 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1553 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1552 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1551 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1550 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1549 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1548 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1547 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1546 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1545 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1544 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1543 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1542 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1541 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1540 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 46250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1427 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1426 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1425 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1424 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1423 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1422 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1421 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1420 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1419 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1418 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1417 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1416 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1415 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1414 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1413 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1412 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1411 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1410 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1409 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1408 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1407 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1406 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1405 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1404 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1403 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1402 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1401 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1400 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1455 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1454 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1453 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1452 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1451 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1450 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1449 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1448 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1447 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1446 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1445 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1444 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1443 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1442 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1441 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1440 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1439 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1438 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1437 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1436 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1435 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1434 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1433 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1432 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 43010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1431 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1430 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1429 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1428 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 42890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2155 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2155\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2154 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2154\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2153 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2153\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2152 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2152\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2151 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2151\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2150 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2150\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2149 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2149\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2148 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2148\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2147 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2147\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2146 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2146\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2145 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2145\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2144 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2144\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2143 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2143\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2142 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2142\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2141 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2141\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2140 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2140\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2139 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2139\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2138 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2138\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2137 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2137\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2136 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2136\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2135 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2135\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2134 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2134\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2133 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2133\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2132 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2132\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2131 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2131\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2130 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2130\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2129 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2129\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2128 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2128\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2183 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2183\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2182 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2182\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2181 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2181\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2180 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2180\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2179 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2179\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2178 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2178\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2177 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2177\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2176 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2176\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2175 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2175\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2174 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2174\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2173 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2173\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2172 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2172\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2171 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2171\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2170 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2170\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2169 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2169\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2168 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2168\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2167 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2167\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2166 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2166\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2165 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2165\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2164 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2164\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2163 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2163\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2162 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2162\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2161 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2161\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2160 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2160\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2159 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2159\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2158 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2158\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2157 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2157\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2156 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2156\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 64730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2043 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2043\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2042 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2042\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2041 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2041\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2040 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2040\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2039 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2039\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2038 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2038\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2037 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2037\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2036 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2036\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2035 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2035\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2034 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2034\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2033 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2033\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2032 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2032\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2031 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2031\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2030 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2030\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2029 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2029\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2028 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2028\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2027 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2027\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2026 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2026\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2025 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2025\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2024 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2024\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2023 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2023\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2022 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2022\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2021 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2021\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2020 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2020\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2019 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2019\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2018 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2018\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2017 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2017\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2016 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2016\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2071 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2071\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2071" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2070 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2070\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2070" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2069 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2069\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2069" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2068 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2068\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2068" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2067 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2067\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2067" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2066 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2066\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2066" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2065 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2065\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2065" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2064 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2064\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2064" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2063 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2063\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2063" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2062 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2062\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2062" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2061 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2061\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2061" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2060 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2060\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2060" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2059 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2059\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2059" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2058 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2058\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2058" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2057 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2057\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2057" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2056 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2056\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2056" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2055 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2055\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2055" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2054 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2054\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2054" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2053 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2053\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2053" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2052 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2052\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2052" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2051 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2051\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2051" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2050 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2050\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2050" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2049 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2049\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2049" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2048 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2048\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2048" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2047 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2047\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2046 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2046\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2045 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2045\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2044 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2044\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 61370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2211 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2211\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2210 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2210\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2209 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2209\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2208 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2208\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2207 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2207\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2206 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2206\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2205 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2205\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2204 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2204\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2203 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2203\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2202 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2202\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2201 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2201\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2200 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2200\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2199 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2199\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2198 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2198\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2197 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2197\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2196 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2196\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2195 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2195\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2194 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2194\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2193 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2193\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2192 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2192\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2191 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2191\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2190 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2190\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2189 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2189\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2188 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2188\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727518 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2187 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2187\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2186 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2186\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2185 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2185\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2184 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2184\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 65570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2239 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2239\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2238 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2238\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2237 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2237\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2236 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2236\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2235 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2235\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2234 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2234\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2233 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2233\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2232 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2232\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2231 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2231\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2230 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2230\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2229 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2229\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2228 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2228\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2227 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2227\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2226 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2226\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2225 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2225\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2224 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2224\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2223 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2223\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2222 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2222\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2221 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2221\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2220 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2220\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2219 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2219\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2218 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2218\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2217 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2217\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2216 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2216\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2215 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2215\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2214 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2214\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2213 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2213\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2212 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2212\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 66410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2099 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2099\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2099" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2098 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2098\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2098" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2097 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2097\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2097" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2096 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2096\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2096" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2095 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2095\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2095" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2094 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2094\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2094" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2093 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2093\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2093" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2092 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2092\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2092" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2091 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2091\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2091" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2090 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2090\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2090" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2089 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2089\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2089" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2088 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2088\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2088" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2087 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2087\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2087" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2086 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2086\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2086" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2085 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2085\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2085" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2084 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2084\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2084" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2083 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2083\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2083" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2082 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2082\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2082" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2081 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2081\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2081" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2080 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2080\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2080" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2079 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2079\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2079" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2078 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2078\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2078" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2077 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2077\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2077" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2076 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2076\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2076" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2075 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2075\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2075" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2074 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2074\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2074" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2073 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2073\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2073" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2072 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2072\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 62210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2072" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2127 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2127\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2126 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2126\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2125 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2125\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2124 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2124\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2123 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2123\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2122 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2122\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2121 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2121\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2120 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2120\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2119 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2119\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2118 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2118\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2117 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2117\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2116 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2116\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2115 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2115\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2114 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2114\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2113 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2113\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2112 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2112\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2111 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2111\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2110 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2110\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2109 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2109\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2108 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2108\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2107 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2107\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2106 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2106\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2105 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2105\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2104 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2104\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2103 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2103\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2102 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2102\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2101 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2101\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2100 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2100\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 63050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2547 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2547\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2546 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2546\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2545 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2545\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2544 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2544\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2543 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2543\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2542 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2542\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2541 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2541\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2540 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2540\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2539 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2539\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2538 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2538\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2537 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2537\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2536 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2536\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2535 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2535\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2534 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2534\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2533 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2533\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2532 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2532\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2531 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2531\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2530 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2530\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2529 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2529\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2528 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2528\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2527 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2527\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2526 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2526\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2525 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2525\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2524 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2524\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2523 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2523\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2522 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2522\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2521 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2521\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2520 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2520\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2575 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2575\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2574 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2574\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2573 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2573\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2572 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2572\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2571 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2571\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2570 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2570\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2569 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2569\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2568 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2568\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2567 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2567\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2566 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2566\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2565 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2565\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2564 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2564\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2563 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2563\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2562 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2562\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2561 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2561\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2560 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2560\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2559 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2559\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2558 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2558\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2557 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2557\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2556 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2556\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2555 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2555\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2554 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2554\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2553 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2553\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2552 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2552\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2551 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2551\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2550 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2550\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2549 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2549\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2548 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2548\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 76490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2603 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2603\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2602 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2602\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2601 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2601\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2600 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2600\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2599 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2599\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2598 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2598\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2597 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2597\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2596 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2596\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2595 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2595\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2594 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2594\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2593 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2593\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2592 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2592\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2591 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2591\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2590 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2590\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2589 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2589\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2588 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2588\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2587 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2587\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2586 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2586\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2585 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2585\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2584 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2584\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2583 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2583\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2582 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2582\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2581 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2581\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2580 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2580\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2579 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2579\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2578 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2578\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2577 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2577\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2576 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2576\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 77330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2631 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2631\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2630 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2630\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2629 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2629\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2628 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2628\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2627 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2627\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2626 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2626\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2625 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2625\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2624 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2624\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2623 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2623\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2622 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2622\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2621 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2621\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2620 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2620\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2619 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2619\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2618 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2618\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2617 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2617\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2616 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2616\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2615 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2615\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2614 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2614\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2613 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2613\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2612 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2612\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2611 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2611\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2610 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2610\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2609 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2609\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2608 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2608\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2607 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2607\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2606 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2606\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2605 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2605\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2604 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2604\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 78170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2491 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2491\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2490 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2490\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2489 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2489\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2488 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2488\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2487 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2487\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2486 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2486\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2485 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2485\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2484 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2484\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2483 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2483\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2482 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2482\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2481 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2481\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2480 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2480\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2479 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2479\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2478 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2478\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2477 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2477\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2476 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2476\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2475 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2475\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2474 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2474\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2473 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2473\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2472 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2472\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2471 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2471\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2470 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2470\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2469 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2469\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2468 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2468\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2467 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2467\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2466 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2466\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2465 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2465\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2464 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2464\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2519 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2519\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2518 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2518\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2517 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2517\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2516 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2516\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2515 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2515\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2514 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2514\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2513 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2513\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2512 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2512\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2511 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2511\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2510 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2510\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2509 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2509\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2508 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2508\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2507 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2507\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2506 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2506\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2505 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2505\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2504 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2504\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2503 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2503\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2502 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2502\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2501 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2501\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2500 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2500\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2499 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2499\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 75020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2498 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2498\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2497 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2497\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2496 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2496\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2495 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2495\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2494 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2494\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2493 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2493\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2492 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2492\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 74810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2659 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2659\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2658 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2658\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2657 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2657\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2656 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2656\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2655 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2655\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2654 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2654\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2653 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2653\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2652 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2652\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2651 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2651\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2650 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2650\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2649 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2649\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2648 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2648\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2647 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2647\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2646 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2646\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2645 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2645\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2644 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2644\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2643 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2643\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2642 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2642\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2641 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2641\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2640 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2640\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2639 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2639\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2638 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2638\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2637 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2637\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2636 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2636\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2635 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2635\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2634 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2634\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2633 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2633\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2632 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2632\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2687 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2687\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2686 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2686\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2685 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2685\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2684 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2684\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2683 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2683\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2682 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2682\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2681 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2681\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2680 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2680\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2679 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2679\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2678 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2678\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2677 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2677\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2676 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2676\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2675 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2675\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2674 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2674\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2673 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2673\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2672 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2672\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2671 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2671\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2670 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2670\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2669 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2669\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2668 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2668\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2667 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2667\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2666 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2666\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2665 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2665\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2664 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2664\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2663 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2663\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2662 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2662\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2661 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2661\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2660 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2660\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 79850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1875 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1874 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1873 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1872 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1871 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1870 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1869 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1868 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1867 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1866 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1865 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1864 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1863 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1862 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1861 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1860 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1859 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1858 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1857 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1856 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1855 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1854 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1853 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1852 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1851 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1850 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1849 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1848 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1903 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1902 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1901 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1900 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1899 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1898 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1897 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1896 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1895 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1894 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1893 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1892 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1891 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1890 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1889 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1888 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1887 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1886 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1885 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1884 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1883 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1882 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1881 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1880 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1879 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1878 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1877 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1876 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 56330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1987 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1986 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1985 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1984 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1983 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1982 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1981 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1980 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1979 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1978 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1977 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1976 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1975 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1974 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1973 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1972 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1971 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1970 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1969 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1968 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1967 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1966 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1965 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1964 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1963 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1962 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1961 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1960 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2015 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2014 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2013 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2012 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2011 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2010 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2009 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2008 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2007 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2006 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2005 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2004 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2003 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2002 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2001 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2000 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1999 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 60020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1998 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1997 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1996 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1995 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1994 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1993 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1992 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1991 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1990 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1989 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1988 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 59690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1819 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1818 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1817 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1816 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1815 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1814 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1813 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1812 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1811 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1810 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1809 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1808 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1807 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1806 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1805 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1804 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1803 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1802 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1801 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1800 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1799 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1798 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1797 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1796 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1795 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1794 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1793 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1792 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 53810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1847 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1846 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1845 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1844 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1843 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1842 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1841 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1840 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1839 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1838 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1837 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1836 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1835 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1834 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1833 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1832 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 55010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1831 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1830 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1829 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1828 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1827 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1826 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1825 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1824 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1823 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1822 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1821 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1820 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 54650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1931 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1930 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1929 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1928 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1927 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1926 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1925 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1924 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1923 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1922 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1921 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1920 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1919 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1918 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1917 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1916 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1915 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1914 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1913 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1912 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1911 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1910 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1909 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1908 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1907 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1906 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1905 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1904 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 57170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1959 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1958 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1957 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1956 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1955 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1954 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1953 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1952 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1951 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1950 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1949 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1948 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1947 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1946 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1945 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1944 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1943 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1942 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1941 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1940 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1939 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1938 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1937 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1936 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1935 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1934 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1933 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1932 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 58010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2323 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2323\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2322 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2322\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2321 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2321\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2320 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2320\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2319 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2319\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2318 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2318\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2317 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2317\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2316 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2316\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2315 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2315\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2314 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2314\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2313 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2313\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2312 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2312\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2311 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2311\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2310 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2310\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2309 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2309\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2308 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2308\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2307 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2307\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2306 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2306\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2305 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2305\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2304 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2304\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2303 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2303\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2302 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2302\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2301 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2301\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2300 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2300\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2299 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2299\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2298 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2298\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2297 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2297\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2296 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2296\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2351 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2351\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2350 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2350\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2349 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2349\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2348 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2348\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2347 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2347\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2346 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2346\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2345 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2345\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2344 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2344\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2343 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2343\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2342 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2342\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2341 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2341\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2340 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2340\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2339 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2339\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2338 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2338\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2337 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2337\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2336 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2336\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2335 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2335\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2334 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2334\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2333 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2333\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2332 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2332\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2331 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2331\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2330 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2330\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2329 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2329\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2328 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2328\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2327 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2327\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2326 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2326\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2325 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2325\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2324 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2324\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 69770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2435 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2435\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2434 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2434\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2433 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2433\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2432 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2432\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2431 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2431\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2430 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2430\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2429 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2429\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2428 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2428\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2427 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2427\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2426 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2426\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2425 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2425\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2424 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2424\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2423 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2423\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2422 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2422\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2421 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2421\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2420 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2420\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2419 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2419\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2418 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2418\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2417 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2417\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2416 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2416\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2415 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2415\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2414 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2414\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2413 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2413\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2412 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2412\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2411 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2411\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2410 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2410\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2409 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2409\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2408 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2408\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2463 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2463\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2462 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2462\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2461 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2461\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2460 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2460\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2459 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2459\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2458 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2458\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2457 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2457\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2456 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2456\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2455 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2455\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2454 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2454\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2453 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2453\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2452 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2452\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2451 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2451\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2450 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2450\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2449 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2449\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2448 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2448\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2447 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2447\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2446 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2446\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2445 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2445\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2444 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2444\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2443 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2443\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2442 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2442\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2441 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2441\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2440 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2440\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2439 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2439\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2438 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2438\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2437 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2437\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2436 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2436\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 73130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2267 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2267\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2266 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2266\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2265 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2265\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2264 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2264\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2263 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2263\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2262 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2262\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2261 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2261\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2260 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2260\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2259 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2259\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2258 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2258\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2257 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2257\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2256 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2256\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2255 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2255\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2254 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2254\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2253 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2253\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2252 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2252\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2251 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2251\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2250 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2250\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2249 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2249\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2248 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2248\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2247 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2247\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2246 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2246\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2245 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2245\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2244 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2244\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2243 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2243\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2242 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2242\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2241 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2241\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2240 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2240\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 67250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2295 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2295\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2294 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2294\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2293 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2293\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2292 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2292\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2291 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2291\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2290 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2290\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2289 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2289\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2288 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2288\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2287 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2287\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2286 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2286\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2285 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2285\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2284 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2284\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2283 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2283\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2282 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2282\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2281 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2281\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2280 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2280\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2279 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2279\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2278 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2278\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2277 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2277\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2276 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2276\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2275 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2275\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2274 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2274\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2273 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2273\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2272 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2272\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2271 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2271\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2270 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2270\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2269 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2269\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2268 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2268\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 68090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2379 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2379\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2378 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2378\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2377 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2377\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2376 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2376\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2375 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2375\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2374 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2374\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2373 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2373\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2372 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2372\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2371 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2371\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2370 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2370\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2369 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2369\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2368 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2368\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2367 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2367\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2366 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2366\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2365 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2365\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2364 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2364\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2363 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2363\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2362 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2362\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2361 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2361\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2360 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2360\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2359 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2359\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2358 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2358\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2357 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2357\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2356 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2356\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2355 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2355\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2354 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2354\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2353 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2353\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2352 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2352\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 70610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2407 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2407\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2406 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2406\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2405 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2405\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2404 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2404\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2403 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2403\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2402 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2402\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2401 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2401\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2400 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2400\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2399 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2399\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 72020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2398 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2398\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2397 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2397\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2396 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2396\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2395 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2395\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2394 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2394\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2393 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2393\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2392 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2392\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2391 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2391\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2390 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2390\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2389 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2389\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2388 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2388\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2387 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2387\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2386 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2386\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2385 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2385\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2384 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2384\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2383 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2383\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2382 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2382\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2381 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2381\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2380 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2380\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 71450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a307 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a306 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a305 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a304 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a303 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a302 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a301 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a300 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a299 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a298 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a297 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a296 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a295 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a294 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a293 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a292 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a291 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a290 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a289 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a288 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a287 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a286 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a285 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a284 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a283 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a282 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a281 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a280 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a335 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a334 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a333 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a332 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a331 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a330 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a329 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a328 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a327 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a326 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a325 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a324 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a323 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a322 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a321 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a320 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a319 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a318 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a317 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a316 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a315 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a314 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a313 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a312 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a311 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a310 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a309 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a308 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 9290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a363 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a362 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a361 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a360 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a359 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a358 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a357 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a356 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a355 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a354 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a353 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a352 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a351 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a350 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a349 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a348 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a347 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a346 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a345 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a344 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a343 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a342 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a341 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a340 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a339 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a338 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a337 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a336 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a391 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a390 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a389 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a388 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a387 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a386 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a385 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a384 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a383 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a382 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a381 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a380 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a379 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a378 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a377 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a376 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a375 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a374 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a373 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a372 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a371 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a370 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a369 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a368 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a367 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a366 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a365 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a364 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 10970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a251 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a250 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a249 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a248 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a247 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a246 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a245 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a244 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a243 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a242 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a241 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a240 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a239 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a238 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a237 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a236 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a235 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a234 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a233 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a232 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a231 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a230 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a229 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a228 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a227 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a226 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a225 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a224 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a279 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a278 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a277 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a276 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a275 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a274 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a273 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a272 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a271 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a270 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a269 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a268 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a267 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a266 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a265 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 8000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a264 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a263 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a262 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a261 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a260 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a259 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a258 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a257 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a256 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a255 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a254 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a253 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a252 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 7610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a419 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a418 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a417 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a416 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a415 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a414 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a413 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a412 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a411 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a410 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a409 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a408 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a407 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a406 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a405 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a404 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a403 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a402 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a401 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a400 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a399 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a398 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a397 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a396 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a395 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a394 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a393 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a392 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 11810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a447 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a446 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a445 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a444 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a443 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a442 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a441 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a440 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a439 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a438 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a437 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a436 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a435 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a434 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a433 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a432 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a431 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a430 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a429 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a428 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a427 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a426 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a425 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a424 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a423 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a422 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a421 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a420 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 12650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a83 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a82 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a81 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a80 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a79 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a78 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a77 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a76 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a75 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a74 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a73 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a72 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a71 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a70 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a69 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a68 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a67 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a66 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a65 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a64 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a63 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a62 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a61 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a60 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a59 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a58 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a57 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a56 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a111 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a110 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a109 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a108 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a107 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a106 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a105 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a104 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a103 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a102 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a101 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a100 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a99 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a98 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a97 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a96 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a95 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a94 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a93 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a92 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a91 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a90 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a89 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a88 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a87 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a86 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a85 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a84 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 2570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a139 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a138 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a137 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a136 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a135 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a134 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a133 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a132 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a131 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a130 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a129 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a128 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a127 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a126 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a125 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a124 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a123 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a122 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a121 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a120 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a119 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a118 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a117 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a116 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a115 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a114 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a113 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a112 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 3410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a167 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a166 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a165 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a164 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a163 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a162 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a161 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a160 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a159 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a158 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a157 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a156 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a155 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a154 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a153 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a152 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a151 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a150 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a149 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a148 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a147 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a146 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a145 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a144 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a143 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a142 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a141 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a140 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 4250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a27 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a26 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a25 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a24 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a23 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a22 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a21 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a20 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a19 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a18 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a17 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a16 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a15 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a14 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a13 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a12 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a11 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a10 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727519 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a9 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a8 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a7 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a6 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a5 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a4 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a3 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 80 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a0 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 50 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a55 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a54 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a53 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a52 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a51 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a50 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a49 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a48 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a47 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a46 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a45 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a44 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a43 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a42 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a41 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a40 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a39 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a38 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a37 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a36 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a35 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a34 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a33 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a32 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 1010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a31 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a30 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a29 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a28 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a195 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a194 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a193 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a192 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a191 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a190 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a189 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a188 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a187 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a186 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a185 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a184 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a183 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a182 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a181 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a180 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a179 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a178 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a177 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a176 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a175 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a174 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a173 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a172 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a171 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a170 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a169 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a168 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a223 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a222 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a221 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a220 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a219 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a218 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a217 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a216 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a215 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a214 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a213 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a212 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a211 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a210 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a209 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a208 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a207 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a206 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a205 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a204 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a203 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a202 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a201 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a200 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a199 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 6020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a198 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a197 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a196 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 5930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a587 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a586 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a585 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a584 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a583 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a582 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a581 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a580 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a579 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a578 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a577 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a576 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a575 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a574 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a573 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a572 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a571 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a570 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a569 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a568 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a567 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a566 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a565 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a564 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a563 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a562 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a561 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a560 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a615 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a614 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a613 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a612 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a611 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a610 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a609 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a608 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a607 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a606 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a605 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a604 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a603 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a602 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a601 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a600 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a599 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a598 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a597 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a596 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a595 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a594 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a593 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a592 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a591 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a590 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a589 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a588 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 17690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a475 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a474 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a473 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a472 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a471 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a470 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a469 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a468 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a467 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a466 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a465 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a464 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a463 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a462 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a461 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a460 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a459 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a458 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a457 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a456 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a455 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a454 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a453 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a452 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a451 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a450 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a449 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a448 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 13490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a503 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a502 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a501 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a500 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a499 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a498 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a497 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a496 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a495 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a494 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a493 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a492 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a491 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a490 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a489 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a488 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a487 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a486 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a485 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a484 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a483 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a482 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a481 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a480 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a479 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a478 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a477 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a476 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 14330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a643 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a642 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a641 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a640 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a639 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a638 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a637 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a636 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a635 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a634 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a633 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a632 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a631 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a630 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a629 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a628 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a627 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a626 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a625 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a624 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a623 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a622 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a621 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a620 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a619 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a618 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a617 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a616 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 18530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a671 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a670 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a669 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a668 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a667 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a666 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a665 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a664 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a663 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a662 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a661 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a660 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a659 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a658 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a657 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a656 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a655 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a654 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a653 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a652 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a651 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a650 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a649 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a648 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a647 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a646 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a645 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a644 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 19370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a531 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a530 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a529 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a528 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a527 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a526 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a525 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a524 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a523 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a522 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a521 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a520 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a519 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a518 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a517 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a516 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a515 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a514 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a513 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a512 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a511 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a510 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a509 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a508 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a507 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a506 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a505 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a504 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 15170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a559 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a558 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a557 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a556 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a555 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a554 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a553 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a552 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a551 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a550 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a549 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a548 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a547 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a546 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a545 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a544 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a543 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a542 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a541 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a540 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a539 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a538 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a537 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a536 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a535 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a534 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a533 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a532 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 16010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a755 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a754 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a753 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a752 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a751 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a750 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a749 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a748 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a747 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a746 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a745 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a744 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a743 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a742 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a741 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a740 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a739 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a738 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a737 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a736 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a735 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a734 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a733 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a732 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a731 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a730 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a729 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a728 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a783 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a782 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a781 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a780 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a779 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a778 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a777 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a776 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a775 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a774 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a773 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a772 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a771 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a770 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a769 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a768 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a767 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a766 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a765 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a764 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a763 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a762 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a761 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a760 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a759 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a758 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a757 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a756 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 22730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a811 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a810 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a809 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a808 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a807 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a806 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a805 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a804 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a803 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a802 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a801 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a800 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a799 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a798 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a797 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a796 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a795 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a794 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a793 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a792 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a791 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a790 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a789 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a788 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a787 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a786 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a785 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a784 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 23570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a839 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25220 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a838 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25190 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a837 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25160 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a836 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25130 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a835 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25100 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a834 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25070 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a833 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25040 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a832 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25010 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a831 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24980 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a830 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24950 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a829 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24920 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a828 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24890 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a827 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a826 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a825 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a824 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a823 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a822 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a821 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a820 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a819 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a818 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a817 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a816 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a815 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a814 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a813 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a812 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 24410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a699 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21020 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a698 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20990 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a697 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20960 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a696 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20930 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a695 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a694 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a693 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a692 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a691 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a690 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a689 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a688 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a687 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a686 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a685 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a684 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a683 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a682 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a681 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a680 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a679 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a678 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a677 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a676 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a675 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a674 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a673 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a672 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 20210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a727 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21860 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a726 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21830 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a725 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21800 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a724 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21770 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a723 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21740 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a722 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21710 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a721 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21680 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a720 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21650 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a719 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21620 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a718 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21590 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a717 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21560 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a716 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21530 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a715 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21500 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a714 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21470 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a713 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21440 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a712 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21410 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a711 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21380 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a710 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21350 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a709 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21320 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a708 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21290 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a707 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21260 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a706 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21230 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a705 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21200 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a704 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21170 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a703 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21140 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a702 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21110 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a701 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21080 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a700 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 21050 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a867 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26060 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a866 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26030 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a865 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26000 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a864 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25970 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a863 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25940 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a862 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25910 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a861 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25880 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a860 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25850 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a859 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25820 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a858 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25790 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a857 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25760 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a856 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25730 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a855 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25700 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a854 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25670 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a853 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25640 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a852 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25610 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a851 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25580 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a850 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25550 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a849 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25520 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a848 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25490 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a847 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25460 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a846 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25430 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a845 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25400 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a844 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25370 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a843 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25340 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a842 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25310 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a841 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25280 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a840 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 25250 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a895 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26900 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a894 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26870 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a893 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26840 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a892 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26810 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a891 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26780 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a890 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26750 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a889 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26720 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a888 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26690 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a887 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26660 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a886 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26630 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a885 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26600 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a884 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26570 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a883 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26540 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a882 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26510 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a881 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26480 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a880 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26450 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a879 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26420 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a878 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26390 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a877 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26360 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a876 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26330 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a875 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26300 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a874 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26270 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a873 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26240 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a872 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26210 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a871 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26180 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a870 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26150 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a869 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26120 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a868 " "Node \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_khd1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_khd1.tdf" 26090 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dual:sc5\|altsyncram:ram_block_rtl_0\|altsyncram_khd1:auto_generated\|ram_block1a868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711875727520 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1711875727518 ""}  } { { "c:/intelfpga_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Quartus_Proyects/Timestamp/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1711875727518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711875728093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.29 " "Total time spent on timing analysis during the Fitter is 2.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711875728094 ""}
