

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_4  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln8_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln8"   --->   Operation 11 'read' 'trunc_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln62_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %trunc_ln62_1"   --->   Operation 12 'read' 'trunc_ln62_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln62_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln62"   --->   Operation 14 'read' 'sext_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln62_cast = sext i62 %sext_ln62_read"   --->   Operation 15 'sext' 'sext_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [src/spmm_device_fpga.cpp:64]   --->   Operation 19 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i31 %j_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 20 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp_slt  i32 %zext_ln62, i32 %K_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 21 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln62 = add i31 %j_1, i31 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 22 'add' 'add_ln62' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc42.loopexit.exitStub, void %for.inc37.split" [src/spmm_device_fpga.cpp:62]   --->   Operation 23 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i31 %j_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 24 'trunc' 'trunc_ln62' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %j_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 25 'trunc' 'trunc_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%add_ln64 = add i20 %trunc_ln62, i20 %trunc_ln62_1_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 26 'add' 'add_ln64' <Predicate = (icmp_ln62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln64, i32 3, i32 19" [src/spmm_device_fpga.cpp:64]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln64_1 = add i3 %trunc_ln64, i3 %trunc_ln8_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 28 'add' 'add_ln64_1' <Predicate = (icmp_ln62)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.34ns)   --->   "%switch_ln64 = switch i3 %add_ln64_1, void %arrayidx369.case.7, i3 0, void %arrayidx369.case.0, i3 1, void %arrayidx369.case.1, i3 2, void %arrayidx369.case.2, i3 3, void %arrayidx369.case.3, i3 4, void %arrayidx369.case.4, i3 5, void %arrayidx369.case.5, i3 6, void %arrayidx369.case.6" [src/spmm_device_fpga.cpp:64]   --->   Operation 29 'switch' 'switch_ln64' <Predicate = (icmp_ln62)> <Delay = 0.34>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln62 = store i31 %add_ln62, i31 %j" [src/spmm_device_fpga.cpp:62]   --->   Operation 30 'store' 'store_ln62' <Predicate = (icmp_ln62)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc37" [src/spmm_device_fpga.cpp:62]   --->   Operation 31 'br' 'br_ln62' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln62_cast" [src/spmm_device_fpga.cpp:62]   --->   Operation 32 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 33 'read' 'gmem1_addr_read' <Predicate = (icmp_ln62)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 34 [4/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 34 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 35 [3/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 35 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 36 [2/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 36 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 37 [1/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 37 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:63]   --->   Operation 38 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/spmm_device_fpga.cpp:62]   --->   Operation 39 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i17 %lshr_ln" [src/spmm_device_fpga.cpp:64]   --->   Operation 40 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%dense_ptr_0_addr = getelementptr i32 %dense_ptr_0, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 41 'getelementptr' 'dense_ptr_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%dense_ptr_1_addr = getelementptr i32 %dense_ptr_1, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 42 'getelementptr' 'dense_ptr_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%dense_ptr_2_addr = getelementptr i32 %dense_ptr_2, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 43 'getelementptr' 'dense_ptr_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%dense_ptr_3_addr = getelementptr i32 %dense_ptr_3, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 44 'getelementptr' 'dense_ptr_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%dense_ptr_4_addr = getelementptr i32 %dense_ptr_4, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 45 'getelementptr' 'dense_ptr_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%dense_ptr_5_addr = getelementptr i32 %dense_ptr_5, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 46 'getelementptr' 'dense_ptr_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%dense_ptr_6_addr = getelementptr i32 %dense_ptr_6, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 47 'getelementptr' 'dense_ptr_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%dense_ptr_7_addr = getelementptr i32 %dense_ptr_7, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 48 'getelementptr' 'dense_ptr_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_6_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 49 'store' 'store_ln64' <Predicate = (add_ln64_1 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = (add_ln64_1 == 6)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_5_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 51 'store' 'store_ln64' <Predicate = (add_ln64_1 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 52 'br' 'br_ln64' <Predicate = (add_ln64_1 == 5)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_4_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 53 'store' 'store_ln64' <Predicate = (add_ln64_1 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 54 'br' 'br_ln64' <Predicate = (add_ln64_1 == 4)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_3_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 55 'store' 'store_ln64' <Predicate = (add_ln64_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 56 'br' 'br_ln64' <Predicate = (add_ln64_1 == 3)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_2_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 57 'store' 'store_ln64' <Predicate = (add_ln64_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 58 'br' 'br_ln64' <Predicate = (add_ln64_1 == 2)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_1_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 59 'store' 'store_ln64' <Predicate = (add_ln64_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 60 'br' 'br_ln64' <Predicate = (add_ln64_1 == 1)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_0_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 61 'store' 'store_ln64' <Predicate = (add_ln64_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 62 'br' 'br_ln64' <Predicate = (add_ln64_1 == 0)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_7_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 63 'store' 'store_ln64' <Predicate = (add_ln64_1 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 64 'br' 'br_ln64' <Predicate = (add_ln64_1 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('j') [14]  (0 ns)
	'load' operation ('j', src/spmm_device_fpga.cpp:64) on local variable 'j' [24]  (0 ns)
	'add' operation ('add_ln62', src/spmm_device_fpga.cpp:62) [28]  (0.874 ns)
	'store' operation ('store_ln62', src/spmm_device_fpga.cpp:62) of variable 'add_ln62', src/spmm_device_fpga.cpp:62 on local variable 'j' [75]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', src/spmm_device_fpga.cpp:62) [25]  (0 ns)
	bus read operation ('gmem1_addr_read') on port 'gmem1' [34]  (2.92 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv', src/spmm_device_fpga.cpp:64) [35]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv', src/spmm_device_fpga.cpp:64) [35]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv', src/spmm_device_fpga.cpp:64) [35]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv', src/spmm_device_fpga.cpp:64) [35]  (2.66 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_ptr_0_addr', src/spmm_device_fpga.cpp:64) [40]  (0 ns)
	'store' operation ('store_ln64', src/spmm_device_fpga.cpp:64) of variable 'conv', src/spmm_device_fpga.cpp:64 on array 'dense_ptr_0' [69]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
