// Seed: 4047459781
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wire id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11
    , id_16 = 1,
    output wor id_12
    , id_17,
    input tri0 id_13,
    output supply1 id_14
);
  always id_2 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_21,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri0 id_14
    , id_22,
    input wire id_15,
    output wire id_16,
    output wire id_17,
    input uwire id_18,
    input uwire id_19
);
  assign id_16 = id_6;
  wire id_23;
  module_0(
      id_5, id_16, id_5, id_10, id_11, id_7, id_7, id_19, id_5, id_9, id_7, id_8, id_7, id_14, id_7
  );
  wire id_24, id_25, id_26;
endmodule
