<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2141" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2141{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2141{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2141{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2141{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2141{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t6_2141{left:360px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2141{left:70px;bottom:671px;letter-spacing:-0.12px;}
#t8_2141{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_2141{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_2141{left:70px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_2141{left:70px;bottom:591px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_2141{left:70px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_2141{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_2141{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_2141{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_2141{left:70px;bottom:495px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#th_2141{left:70px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_2141{left:70px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_2141{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_2141{left:70px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_2141{left:70px;bottom:399px;letter-spacing:-0.15px;word-spacing:-1px;}
#tm_2141{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_2141{left:70px;bottom:365px;letter-spacing:-0.14px;}
#to_2141{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_2141{left:70px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_2141{left:96px;bottom:275px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tr_2141{left:197px;bottom:282px;letter-spacing:-0.05px;}
#ts_2141{left:211px;bottom:275px;letter-spacing:-0.18px;}
#tt_2141{left:351px;bottom:282px;}
#tu_2141{left:360px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tv_2141{left:96px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_2141{left:96px;bottom:226px;letter-spacing:-0.17px;}
#tx_2141{left:70px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_2141{left:213px;bottom:210px;}
#tz_2141{left:226px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_2141{left:70px;bottom:180px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_2141{left:70px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t12_2141{left:96px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t13_2141{left:96px;bottom:114px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t14_2141{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t15_2141{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t16_2141{left:317px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-1.2px;}
#t17_2141{left:317px;bottom:1050px;letter-spacing:-0.18px;}
#t18_2141{left:361px;bottom:1065px;letter-spacing:-0.12px;}
#t19_2141{left:361px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-0.61px;}
#t1a_2141{left:361px;bottom:1034px;letter-spacing:-0.15px;}
#t1b_2141{left:436px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_2141{left:436px;bottom:1050px;letter-spacing:-0.12px;}
#t1d_2141{left:436px;bottom:1034px;letter-spacing:-0.12px;}
#t1e_2141{left:520px;bottom:1065px;letter-spacing:-0.13px;}
#t1f_2141{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1g_2141{left:79px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_2141{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1i_2141{left:317px;bottom:1011px;}
#t1j_2141{left:361px;bottom:1011px;letter-spacing:-0.12px;}
#t1k_2141{left:436px;bottom:1011px;letter-spacing:-0.17px;}
#t1l_2141{left:436px;bottom:995px;letter-spacing:-0.16px;}
#t1m_2141{left:520px;bottom:1011px;letter-spacing:-0.11px;}
#t1n_2141{left:520px;bottom:995px;letter-spacing:-0.12px;}
#t1o_2141{left:520px;bottom:978px;letter-spacing:-0.11px;}
#t1p_2141{left:520px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_2141{left:79px;bottom:938px;letter-spacing:-0.12px;}
#t1r_2141{left:79px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_2141{left:79px;bottom:904px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_2141{left:317px;bottom:938px;}
#t1u_2141{left:361px;bottom:938px;letter-spacing:-0.12px;}
#t1v_2141{left:436px;bottom:938px;letter-spacing:-0.17px;}
#t1w_2141{left:436px;bottom:921px;letter-spacing:-0.16px;}
#t1x_2141{left:520px;bottom:938px;letter-spacing:-0.11px;}
#t1y_2141{left:520px;bottom:921px;letter-spacing:-0.12px;}
#t1z_2141{left:520px;bottom:904px;letter-spacing:-0.11px;}
#t20_2141{left:520px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_2141{left:79px;bottom:865px;letter-spacing:-0.12px;}
#t22_2141{left:79px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_2141{left:79px;bottom:831px;letter-spacing:-0.14px;}
#t24_2141{left:317px;bottom:865px;}
#t25_2141{left:361px;bottom:865px;letter-spacing:-0.13px;}
#t26_2141{left:436px;bottom:865px;letter-spacing:-0.16px;}
#t27_2141{left:521px;bottom:865px;letter-spacing:-0.11px;}
#t28_2141{left:520px;bottom:848px;letter-spacing:-0.12px;}
#t29_2141{left:520px;bottom:831px;letter-spacing:-0.11px;}
#t2a_2141{left:520px;bottom:814px;letter-spacing:-0.12px;}
#t2b_2141{left:78px;bottom:733px;letter-spacing:-0.14px;}
#t2c_2141{left:140px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2d_2141{left:270px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2e_2141{left:430px;bottom:733px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2f_2141{left:592px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2g_2141{left:744px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2h_2141{left:92px;bottom:709px;}
#t2i_2141{left:164px;bottom:709px;letter-spacing:-0.12px;}
#t2j_2141{left:259px;bottom:709px;letter-spacing:-0.13px;}
#t2k_2141{left:421px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_2141{left:608px;bottom:709px;letter-spacing:-0.14px;}
#t2m_2141{left:765px;bottom:709px;letter-spacing:-0.16px;}

.s1_2141{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2141{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2141{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2141{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2141{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2141{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2141{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_2141{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_2141{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2141" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2141Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2141" style="-webkit-user-select: none;"><object width="935" height="1210" data="2141/2141.svg" type="image/svg+xml" id="pdf2141" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2141" class="t s1_2141">VRNDSCALEPS—Round Packed Float32 Values to Include a Given Number of Fraction Bits </span>
<span id="t2_2141" class="t s2_2141">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2141" class="t s1_2141">Vol. 2C </span><span id="t4_2141" class="t s1_2141">5-665 </span>
<span id="t5_2141" class="t s3_2141">VRNDSCALEPS—Round Packed Float32 Values to Include a Given Number of Fraction Bits </span>
<span id="t6_2141" class="t s4_2141">Instruction Operand Encoding </span>
<span id="t7_2141" class="t s5_2141">Description </span>
<span id="t8_2141" class="t s6_2141">Round the single-precision floating-point values in the source operand by the rounding mode specified in the </span>
<span id="t9_2141" class="t s6_2141">immediate operand (see Figure 5-29) and places the result in the destination operand. </span>
<span id="ta_2141" class="t s6_2141">The destination operand (the first operand) is a ZMM register conditionally updated according to the writemask. </span>
<span id="tb_2141" class="t s6_2141">The source operand (the second operand) can be a ZMM register, a 512-bit memory location, or a 512-bit vector </span>
<span id="tc_2141" class="t s6_2141">broadcasted from a 32-bit memory location. </span>
<span id="td_2141" class="t s6_2141">The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by </span>
<span id="te_2141" class="t s6_2141">imm8[7:4] (to be included in the result) and returns the result as a single-precision floating-point value. </span>
<span id="tf_2141" class="t s6_2141">It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by </span>
<span id="tg_2141" class="t s6_2141">the imm8[7:4] value). </span>
<span id="th_2141" class="t s6_2141">The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and </span>
<span id="ti_2141" class="t s6_2141">shown in the “Immediate Control Description” figure below. Bit 3 of the immediate byte controls the processor </span>
<span id="tj_2141" class="t s6_2141">behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky </span>
<span id="tk_2141" class="t s6_2141">rounding-mode value (immediate control table below lists the encoded values for rounding-mode field). </span>
<span id="tl_2141" class="t s6_2141">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="tm_2141" class="t s6_2141">SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before </span>
<span id="tn_2141" class="t s6_2141">rounding. </span>
<span id="to_2141" class="t s6_2141">The sign of the result of this instruction is preserved, including the sign of zero. </span>
<span id="tp_2141" class="t s6_2141">The formula of the operation on each data element for VRNDSCALEPS is </span>
<span id="tq_2141" class="t s6_2141">ROUND(x) = 2 </span>
<span id="tr_2141" class="t s7_2141">-M </span>
<span id="ts_2141" class="t s6_2141">*Round_to_INT(x*2 </span>
<span id="tt_2141" class="t s7_2141">M </span>
<span id="tu_2141" class="t s6_2141">, round_ctrl), </span>
<span id="tv_2141" class="t s6_2141">round_ctrl = imm[3:0]; </span>
<span id="tw_2141" class="t s6_2141">M=imm[7:4]; </span>
<span id="tx_2141" class="t s6_2141">The operation of x*2 </span>
<span id="ty_2141" class="t s7_2141">M </span>
<span id="tz_2141" class="t s6_2141">is computed as if the exponent range is unlimited (i.e., no overflow ever occurs). </span>
<span id="t10_2141" class="t s6_2141">VRNDSCALEPS is a more general form of the VEX-encoded VROUNDPS instruction. In VROUNDPS, the formula of </span>
<span id="t11_2141" class="t s6_2141">the operation on each element is </span>
<span id="t12_2141" class="t s6_2141">ROUND(x) = Round_to_INT(x, round_ctrl), </span>
<span id="t13_2141" class="t s6_2141">round_ctrl = imm[3:0]; </span>
<span id="t14_2141" class="t s8_2141">Opcode/ </span>
<span id="t15_2141" class="t s8_2141">Instruction </span>
<span id="t16_2141" class="t s8_2141">Op / </span>
<span id="t17_2141" class="t s8_2141">En </span>
<span id="t18_2141" class="t s8_2141">64/32 </span>
<span id="t19_2141" class="t s8_2141">bit Mode </span>
<span id="t1a_2141" class="t s8_2141">Support </span>
<span id="t1b_2141" class="t s8_2141">CPUID </span>
<span id="t1c_2141" class="t s8_2141">Feature </span>
<span id="t1d_2141" class="t s8_2141">Flag </span>
<span id="t1e_2141" class="t s8_2141">Description </span>
<span id="t1f_2141" class="t s9_2141">EVEX.128.66.0F3A.W0 08 /r ib </span>
<span id="t1g_2141" class="t s9_2141">VRNDSCALEPS xmm1 {k1}{z}, </span>
<span id="t1h_2141" class="t s9_2141">xmm2/m128/m32bcst, imm8 </span>
<span id="t1i_2141" class="t s9_2141">A </span><span id="t1j_2141" class="t s9_2141">V/V </span><span id="t1k_2141" class="t s9_2141">AVX512VL </span>
<span id="t1l_2141" class="t s9_2141">AVX512F </span>
<span id="t1m_2141" class="t s9_2141">Rounds packed single-precision floating-point values in </span>
<span id="t1n_2141" class="t s9_2141">xmm2/m128/m32bcst to a number of fraction bits </span>
<span id="t1o_2141" class="t s9_2141">specified by the imm8 field. Stores the result in xmm1 </span>
<span id="t1p_2141" class="t s9_2141">register. Under writemask. </span>
<span id="t1q_2141" class="t s9_2141">EVEX.256.66.0F3A.W0 08 /r ib </span>
<span id="t1r_2141" class="t s9_2141">VRNDSCALEPS ymm1 {k1}{z}, </span>
<span id="t1s_2141" class="t s9_2141">ymm2/m256/m32bcst, imm8 </span>
<span id="t1t_2141" class="t s9_2141">A </span><span id="t1u_2141" class="t s9_2141">V/V </span><span id="t1v_2141" class="t s9_2141">AVX512VL </span>
<span id="t1w_2141" class="t s9_2141">AVX512F </span>
<span id="t1x_2141" class="t s9_2141">Rounds packed single-precision floating-point values in </span>
<span id="t1y_2141" class="t s9_2141">ymm2/m256/m32bcst to a number of fraction bits </span>
<span id="t1z_2141" class="t s9_2141">specified by the imm8 field. Stores the result in ymm1 </span>
<span id="t20_2141" class="t s9_2141">register. Under writemask. </span>
<span id="t21_2141" class="t s9_2141">EVEX.512.66.0F3A.W0 08 /r ib </span>
<span id="t22_2141" class="t s9_2141">VRNDSCALEPS zmm1 {k1}{z}, </span>
<span id="t23_2141" class="t s9_2141">zmm2/m512/m32bcst{sae}, imm8 </span>
<span id="t24_2141" class="t s9_2141">A </span><span id="t25_2141" class="t s9_2141">V/V </span><span id="t26_2141" class="t s9_2141">AVX512F </span><span id="t27_2141" class="t s9_2141">Rounds packed single-precision floating-point values in </span>
<span id="t28_2141" class="t s9_2141">zmm2/m512/m32bcst to a number of fraction bits </span>
<span id="t29_2141" class="t s9_2141">specified by the imm8 field. Stores the result in zmm1 </span>
<span id="t2a_2141" class="t s9_2141">register using writemask. </span>
<span id="t2b_2141" class="t s8_2141">Op/En </span><span id="t2c_2141" class="t s8_2141">Tuple Type </span><span id="t2d_2141" class="t s8_2141">Operand 1 </span><span id="t2e_2141" class="t s8_2141">Operand 2 </span><span id="t2f_2141" class="t s8_2141">Operand 3 </span><span id="t2g_2141" class="t s8_2141">Operand 4 </span>
<span id="t2h_2141" class="t s9_2141">A </span><span id="t2i_2141" class="t s9_2141">Full </span><span id="t2j_2141" class="t s9_2141">ModRM:reg (w) </span><span id="t2k_2141" class="t s9_2141">ModRM:r/m (r) </span><span id="t2l_2141" class="t s9_2141">imm8 </span><span id="t2m_2141" class="t s9_2141">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
