<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: RISCVGDBCore Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classRISCVGDBCore-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RISCVGDBCore Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This class is the brige between <a class="el" href="structRISCV.html">RISCV</a> architecture and gdbserver.  
 <a href="classRISCVGDBCore.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for RISCVGDBCore:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVGDBCore__inherit__graph.png" border="0" usemap="#RISCVGDBCore_inherit__map" alt="Inheritance graph"/></div>
<map name="RISCVGDBCore_inherit__map" id="RISCVGDBCore_inherit__map">
<area shape="rect" title="This class is the brige between RISCV architecture and gdbserver." alt="" coords="12,95,132,121"/>
<area shape="rect" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html" title="provides to architecture dependent registers as defined by gdb" alt="" coords="5,5,139,47"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for RISCVGDBCore:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVGDBCore__coll__graph.png" border="0" usemap="#RISCVGDBCore_coll__map" alt="Collaboration graph"/></div>
<map name="RISCVGDBCore_coll__map" id="RISCVGDBCore_coll__map">
<area shape="rect" title="This class is the brige between RISCV architecture and gdbserver." alt="" coords="12,185,132,212"/>
<area shape="rect" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html" title="provides to architecture dependent registers as defined by gdb" alt="" coords="5,95,139,136"/>
<area shape="rect" title=" " alt="" coords="31,5,113,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a67050571b5a1e030aefe765bcfdfe48b"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVGDBCore.html#a67050571b5a1e030aefe765bcfdfe48b">mapRegister</a> (unsigned index)</td></tr>
<tr class="memdesc:a67050571b5a1e030aefe765bcfdfe48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">the returned string identifies the register at the given index as defined by gdb.  <a href="classRISCVGDBCore.html#a67050571b5a1e030aefe765bcfdfe48b">More...</a><br /></td></tr>
<tr class="separator:a67050571b5a1e030aefe765bcfdfe48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95da580647480cb6ae9a567f4fce455"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVGDBCore.html#ab95da580647480cb6ae9a567f4fce455">mapRegister</a> (std::string <a class="el" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>)</td></tr>
<tr class="memdesc:ab95da580647480cb6ae9a567f4fce455"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the index of the given register name in the list of registers as defined by gdb.  <a href="classRISCVGDBCore.html#ab95da580647480cb6ae9a567f4fce455">More...</a><br /></td></tr>
<tr class="separator:ab95da580647480cb6ae9a567f4fce455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf8800c105e63d257f3d20531b13cbb"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVGDBCore.html#aecf8800c105e63d257f3d20531b13cbb">mappedRegisterCount</a> ()</td></tr>
<tr class="memdesc:aecf8800c105e63d257f3d20531b13cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the number of registers in the gdb defined register list  <a href="classRISCVGDBCore.html#aecf8800c105e63d257f3d20531b13cbb">More...</a><br /></td></tr>
<tr class="separator:aecf8800c105e63d257f3d20531b13cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d1f1488ba243f78b54483e4e483523"><td class="memItemLeft" align="right" valign="top"><a class="el" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVGDBCore.html#a40d1f1488ba243f78b54483e4e483523">getInstructionPointer</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a40d1f1488ba243f78b54483e4e483523"><td class="mdescLeft">&#160;</td><td class="mdescRight">allows to calculate the index of the instruction to be executed for breakpoint checks.  <a href="classRISCVGDBCore.html#a40d1f1488ba243f78b54483e4e483523">More...</a><br /></td></tr>
<tr class="separator:a40d1f1488ba243f78b54483e4e483523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95da48f1419dfc9d0fd0eec161ecef9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVGDBCore.html#a95da48f1419dfc9d0fd0eec161ecef9f">isLittleEndian</a> ()</td></tr>
<tr class="memdesc:a95da48f1419dfc9d0fd0eec161ecef9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns true if the values are expected to be little endian  <a href="classRISCVGDBCore.html#a95da48f1419dfc9d0fd0eec161ecef9f">More...</a><br /></td></tr>
<tr class="separator:a95da48f1419dfc9d0fd0eec161ecef9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1plugin_1_1gdb_1_1GDBCore"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1plugin_1_1gdb_1_1GDBCore')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a></td></tr>
<tr class="memitem:a1b0848456247ababdb043839a3248125 inherit pub_methods_classetiss_1_1plugin_1_1gdb_1_1GDBCore"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#a1b0848456247ababdb043839a3248125">~GDBCore</a> ()</td></tr>
<tr class="separator:a1b0848456247ababdb043839a3248125 inherit pub_methods_classetiss_1_1plugin_1_1gdb_1_1GDBCore"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_attribs_classetiss_1_1plugin_1_1gdb_1_1GDBCore"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classetiss_1_1plugin_1_1gdb_1_1GDBCore')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a></td></tr>
<tr class="memitem:a2d3b689f8553cde4f0988d89a4d41025 inherit pub_static_attribs_classetiss_1_1plugin_1_1gdb_1_1GDBCore"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#a2d3b689f8553cde4f0988d89a4d41025">INVALIDMAPPING</a> = (unsigned)-1</td></tr>
<tr class="separator:a2d3b689f8553cde4f0988d89a4d41025 inherit pub_static_attribs_classetiss_1_1plugin_1_1gdb_1_1GDBCore"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class is the brige between <a class="el" href="structRISCV.html">RISCV</a> architecture and gdbserver. </p>
<p>Gdbserver integrated in ETISS calls GDBCore to read/write registers via virtualStrruct The index in <a class="el" href="classRISCVGDBCore.html#a67050571b5a1e030aefe765bcfdfe48b" title="the returned string identifies the register at the given index as defined by gdb.">mapRegister()</a> should strictly follow the <a class="el" href="structRISCV.html">RISCV</a> gdb tool defined register order. Because gdbserver will send raw register data sequentially in strict order over RSP -&gt;TCP/IP -&gt;RSP protocal</p>
<p>Check the order with gdb command:  info all-registers which lists all registers supported and its order.</p>
<p>By default only general purpose register and instruction pointer are supported. Further Special Function Register/Control and Status Register could be added manually. Meanwhile virtualStruct in <a class="el" href="RISCVArch_8cpp.html">RISCVArch.cpp</a> should be modified as well as well </p>

<p class="definition">Definition at line <a class="el" href="RISCVGDBCore_8h_source.html#l00070">70</a> of file <a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a40d1f1488ba243f78b54483e4e483523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d1f1488ba243f78b54483e4e483523">&#9670;&nbsp;</a></span>getInstructionPointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> RISCVGDBCore::getInstructionPointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>allows to calculate the index of the instruction to be executed for breakpoint checks. </p>
<p>returns cpu-&gt;instructionPointer by default.</p>
<p>the <a class="el" href="structOR1K.html">OR1K</a> architecture uses this to account for an invalid instruction pointer in case of a delay slot instruction </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#a5571cbfeeb46bbc4819113fd61b865da">etiss::plugin::gdb::GDBCore</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVGDBCore_8h_source.html#l00101">101</a> of file <a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>.</p>

<p class="reference">References <a class="el" href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00092">ETISS_CPU::instructionPointer</a>.</p>

</div>
</div>
<a id="a95da48f1419dfc9d0fd0eec161ecef9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95da48f1419dfc9d0fd0eec161ecef9f">&#9670;&nbsp;</a></span>isLittleEndian()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> RISCVGDBCore::isLittleEndian </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>returns true if the values are expected to be little endian </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#af6d2c2e9240b8a3bfd8322e643b86f57">etiss::plugin::gdb::GDBCore</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVGDBCore_8h_source.html#l00103">103</a> of file <a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>.</p>

</div>
</div>
<a id="aecf8800c105e63d257f3d20531b13cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf8800c105e63d257f3d20531b13cbb">&#9670;&nbsp;</a></span>mappedRegisterCount()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned RISCVGDBCore::mappedRegisterCount </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>returns the number of registers in the gdb defined register list </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#ac25bd672584aee82dceb420a273ff0f5">etiss::plugin::gdb::GDBCore</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVGDBCore_8h_source.html#l00096">96</a> of file <a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>.</p>

</div>
</div>
<a id="ab95da580647480cb6ae9a567f4fce455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95da580647480cb6ae9a567f4fce455">&#9670;&nbsp;</a></span>mapRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned RISCVGDBCore::mapRegister </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>returns the index of the given register name in the list of registers as defined by gdb. </p>
<p>max return INVALIDMAPPING if the passed name is not in the list </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#a54a1a14767365cce22c16ce6d9db5462">etiss::plugin::gdb::GDBCore</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVGDBCore_8h_source.html#l00095">95</a> of file <a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>.</p>

<p class="reference">References <a class="el" href="GDBCore_8h_source.html#l00107">etiss::plugin::gdb::GDBCore::INVALIDMAPPING</a>.</p>

</div>
</div>
<a id="a67050571b5a1e030aefe765bcfdfe48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67050571b5a1e030aefe765bcfdfe48b">&#9670;&nbsp;</a></span>mapRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string RISCVGDBCore::mapRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>the returned string identifies the register at the given index as defined by gdb. </p>
<p>the returned string must match the get/setRegisterXX() functions of <a class="el" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture">etiss::CPUArch</a> </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html#ac302dbbd9e73ef8e13f1d02aecb5c1dd">etiss::plugin::gdb::GDBCore</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVGDBCore_8h_source.html#l00073">73</a> of file <a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV/<a class="el" href="RISCVGDBCore_8h_source.html">RISCVGDBCore.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:24 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
