{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1725360107185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725360107185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 18:41:47 2024 " "Processing started: Tue Sep 03 18:41:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725360107185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1725360107185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1725360107185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1725360107492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/micro_rom_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/micro_rom_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_Rom_wire " "Found entity 1: micro_Rom_wire" {  } { { "../user/src/micro_Rom_wire.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_wire.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/micro_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/micro_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_Rom_reg " "Found entity 1: micro_Rom_reg" {  } { { "../user/src/micro_Rom_reg.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_reg.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107524 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROGREM_SRAM_me.v(15) " "Verilog HDL information at PROGREM_SRAM_me.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/PROGREM_SRAM_me.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/PROGREM_SRAM_me.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725360107526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/progrem_sram_me.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/progrem_sram_me.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGREM_SRAM_me " "Found entity 1: PROGREM_SRAM_me" {  } { { "../user/src/PROGREM_SRAM_me.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/PROGREM_SRAM_me.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_test " "Found entity 1: tb_test" {  } { { "../user/sim/tb_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_test.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/test2.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "../user/src/test2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/test2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/test_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/test_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_1 " "Found entity 1: test_1" {  } { { "../user/src/test_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/test_1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristimulus_8 " "Found entity 1: tristimulus_8" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/tristimulus_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tristimulus_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristimulus_1 " "Found entity 1: tristimulus_1" {  } { { "../user/src/tristimulus_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_p_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_p_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_p_test " "Found entity 1: tb_p_test" {  } { { "../user/sim/tb_p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_p_test.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/p_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/p_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_test " "Found entity 1: p_test" {  } { { "../user/src/p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/p_test.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../user/src/tb_top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tb_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_ir_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_ir_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IR_register " "Found entity 1: tb_IR_register" {  } { { "../user/sim/tb_IR_register.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_IR_register.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_pro_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_pro_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PRO_SRAM " "Found entity 1: tb_PRO_SRAM" {  } { { "../user/sim/tb_PRO_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_PRO_SRAM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(142) " "Verilog HDL information at top.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725360107542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(181) " "Verilog HDL information at top.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725360107542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_B alu_b top.v(57) " "Verilog HDL Declaration information at top.v(57): object \"ALU_B\" differs only in case from object \"alu_b\" in the same scope" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1725360107542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_tristimulus " "Found entity 1: tb_tristimulus" {  } { { "../user/sim/tb_tristimulus.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/ir_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/ir_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_register " "Found entity 1: IR_register" {  } { { "../user/src/IR_register.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/IR_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_data_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_data_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DATA_SRAM " "Found entity 1: tb_DATA_SRAM" {  } { { "../user/sim/tb_DATA_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_DATA_SRAM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DATA_SRAM.v(12) " "Verilog HDL information at DATA_SRAM.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/DATA_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/DATA_SRAM.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725360107548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/data_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/data_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_SRAM " "Found entity 1: DATA_SRAM" {  } { { "../user/src/DATA_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/DATA_SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107549 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "the_mux_switch_2 the_mux_switch_2.v(8) " "Verilog Module Declaration warning at the_mux_switch_2.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"the_mux_switch_2\"" {  } { { "../user/src/the_mux_switch_2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360107550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_mux_switch_2 " "Found entity 1: the_mux_switch_2" {  } { { "../user/src/the_mux_switch_2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107550 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "the_mux_switch_1 the_mux_switch_1.v(9) " "Verilog Module Declaration warning at the_mux_switch_1.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"the_mux_switch_1\"" {  } { { "../user/src/the_mux_switch_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360107552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_mux_switch_1 " "Found entity 1: the_mux_switch_1" {  } { { "../user/src/the_mux_switch_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107552 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_stack.v(39) " "Verilog HDL information at register_stack.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/register_stack.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/register_stack.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725360107554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/register_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/register_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_stack " "Found entity 1: register_stack" {  } { { "../user/src/register_stack.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/register_stack.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_counter " "Found entity 1: PC_counter" {  } { { "../user/src/PC_counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/PC_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin_notuse " "Found entity 1: fenpin_notuse" {  } { { "../user/src/fenpin_notuse.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../user/src/counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107558 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(20) " "Verilog HDL information at ALU.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/ALU.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/ALU.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725360107560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../user/src/ALU.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/addr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/addr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_reg " "Found entity 1: addr_reg" {  } { { "../user/src/addr_reg.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/addr_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_the_mux_switch_2 " "Found entity 1: tb_the_mux_switch_2" {  } { { "../user/sim/tb_the_mux_switch_2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_the_mux_switch_1 " "Found entity 1: tb_the_mux_switch_1" {  } { { "../user/sim/tb_the_mux_switch_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register_stack " "Found entity 1: tb_register_stack" {  } { { "../user/sim/tb_register_stack.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_counter " "Found entity 1: tb_pc_counter" {  } { { "../user/sim/tb_pc_counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fenpin " "Found entity 1: tb_fenpin" {  } { { "../user/sim/tb_fenpin.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counter " "Found entity 1: tb_counter" {  } { { "../user/sim/tb_counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "../user/sim/tb_ALU.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/program_ram_16_256/program_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/program_ram_16_256/program_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_RAM " "Found entity 1: PROGRAM_RAM" {  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/dataram_ram_8_256/dataram_ram_8_256.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/dataram_ram_8_256/dataram_ram_8_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATARAM_RAM_8_256 " "Found entity 1: DATARAM_RAM_8_256" {  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1725360107602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_SRAM_CS_D top.v(40) " "Verilog HDL or VHDL warning at top.v(40): object \"DATA_SRAM_CS_D\" assigned a value but never read" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1725360107605 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "have_after_beat top.v(71) " "Verilog HDL or VHDL warning at top.v(71): object \"have_after_beat\" assigned a value but never read" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1725360107605 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristimulus_1 tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1 " "Elaborating entity \"tristimulus_1\" for hierarchy \"tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1\"" {  } { { "../user/src/top.v" "u_PROGREM_RAM_out_CS_D_tristimulus_1" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_test p_test:u_p_test " "Elaborating entity \"p_test\" for hierarchy \"p_test:u_p_test\"" {  } { { "../user/src/top.v" "u_p_test" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107609 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "p_test.v(58) " "Verilog HDL Case Statement information at p_test.v(58): all case item expressions in this case statement are onehot" {  } { { "../user/src/p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/p_test.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1725360107610 "|top|p_test:u_p_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_Rom_wire micro_Rom_wire:u_micro " "Elaborating entity \"micro_Rom_wire\" for hierarchy \"micro_Rom_wire:u_micro\"" {  } { { "../user/src/top.v" "u_micro" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_ALU\"" {  } { { "../user/src/top.v" "u_ALU" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_stack register_stack:u_register_stack " "Elaborating entity \"register_stack\" for hierarchy \"register_stack:u_register_stack\"" {  } { { "../user/src/top.v" "u_register_stack" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_mux_switch_1 the_mux_switch_1:u_the_mux_switch_1 " "Elaborating entity \"the_mux_switch_1\" for hierarchy \"the_mux_switch_1:u_the_mux_switch_1\"" {  } { { "../user/src/top.v" "u_the_mux_switch_1" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_mux_switch_2 the_mux_switch_2:u_the_mux_switch_2 " "Elaborating entity \"the_mux_switch_2\" for hierarchy \"the_mux_switch_2:u_the_mux_switch_2\"" {  } { { "../user/src/top.v" "u_the_mux_switch_2" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_reg addr_reg:u_addr_reg " "Elaborating entity \"addr_reg\" for hierarchy \"addr_reg:u_addr_reg\"" {  } { { "../user/src/top.v" "u_addr_reg" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATARAM_RAM_8_256 DATARAM_RAM_8_256:u_DATARAM_RAM_8_256 " "Elaborating entity \"DATARAM_RAM_8_256\" for hierarchy \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\"" {  } { { "../user/src/top.v" "u_DATARAM_RAM_8_256" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "altsyncram_component" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107655 ""}  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1725360107655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6g1 " "Found entity 1: altsyncram_l6g1" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6g1 DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated " "Elaborating entity \"altsyncram_l6g1\" for hierarchy \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter PC_counter:u_PC_counter " "Elaborating entity \"PC_counter\" for hierarchy \"PC_counter:u_PC_counter\"" {  } { { "../user/src/top.v" "u_PC_counter" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_RAM PROGRAM_RAM:u_PROGRAM_RAM " "Elaborating entity \"PROGRAM_RAM\" for hierarchy \"PROGRAM_RAM:u_PROGRAM_RAM\"" {  } { { "../user/src/top.v" "u_PROGRAM_RAM" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "altsyncram_component" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107711 ""}  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1725360107711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lf1 " "Found entity 1: altsyncram_7lf1" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725360107754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725360107754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7lf1 PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\|altsyncram_7lf1:auto_generated " "Elaborating entity \"altsyncram_7lf1\" for hierarchy \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\|altsyncram_7lf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_register IR_register:u_IR_register " "Elaborating entity \"IR_register\" for hierarchy \"IR_register:u_IR_register\"" {  } { { "../user/src/top.v" "u_IR_register" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_coming IR_register.v(12) " "Verilog HDL or VHDL warning at IR_register.v(12): object \"is_coming\" assigned a value but never read" {  } { { "../user/src/IR_register.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/IR_register.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1725360107758 "|top|IR_register:u_IR_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristimulus_8 tristimulus_8:u_ADDR_tristimulus_8 " "Elaborating entity \"tristimulus_8\" for hierarchy \"tristimulus_8:u_ADDR_tristimulus_8\"" {  } { { "../user/src/top.v" "u_ADDR_tristimulus_8" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725360107760 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[7\]\" " "Converted tri-state node \"ABUSI\[7\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[6\]\" " "Converted tri-state node \"ABUSI\[6\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[5\]\" " "Converted tri-state node \"ABUSI\[5\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[4\]\" " "Converted tri-state node \"ABUSI\[4\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[3\]\" " "Converted tri-state node \"ABUSI\[3\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[2\]\" " "Converted tri-state node \"ABUSI\[2\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[1\]\" " "Converted tri-state node \"ABUSI\[1\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[0\]\" " "Converted tri-state node \"ABUSI\[0\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[7\]\" " "Converted tri-state node \"ABUSD\[7\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[6\]\" " "Converted tri-state node \"ABUSD\[6\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[5\]\" " "Converted tri-state node \"ABUSD\[5\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[4\]\" " "Converted tri-state node \"ABUSD\[4\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[3\]\" " "Converted tri-state node \"ABUSD\[3\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[2\]\" " "Converted tri-state node \"ABUSD\[2\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[1\]\" " "Converted tri-state node \"ABUSD\[1\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[0\]\" " "Converted tri-state node \"ABUSD\[0\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725360107915 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1725360107915 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[0\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[0\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[1\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[1\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[2\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[2\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[3\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[3\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[4\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[4\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[5\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[5\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[6\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[6\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[7\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[7\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725360108144 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1725360108144 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../user/src/p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/p_test.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1725360108146 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1725360108147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1725360108285 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1725360108434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.map.smsg " "Generated suppressed messages file E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1725360108482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1725360108568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360108568 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PROGREM_SRAM_out_CS_D " "No output dependent on input pin \"PROGREM_SRAM_out_CS_D\"" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360108601 "|top|PROGREM_SRAM_out_CS_D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_RAM_SRAM_out_CS_D " "No output dependent on input pin \"DATA_RAM_SRAM_out_CS_D\"" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725360108601 "|top|DATA_RAM_SRAM_out_CS_D"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1725360108601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1725360108603 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1725360108603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1725360108603 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1725360108603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1725360108603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725360108625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:41:48 2024 " "Processing ended: Tue Sep 03 18:41:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725360108625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725360108625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725360108625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1725360108625 ""}
