#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000172bd88ddb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000172bdcb0cc0 .scope package, "snn_soc_pkg" "snn_soc_pkg" 3 34;
 .timescale -9 -12;
P_00000172bdde73b0 .param/l "ADC_BITS" 0 3 66, +C4<00000000000000000000000000001000>;
P_00000172bdde73e8 .param/l "ADC_CHANNELS" 0 3 59, +C4<00000000000000000000000000010100>;
P_00000172bdde7420 .param/l "ADC_MUX_SETTLE_CYCLES" 0 3 113, +C4<00000000000000000000000000000010>;
P_00000172bdde7458 .param/l "ADC_SAMPLE_CYCLES" 0 3 114, +C4<00000000000000000000000000000011>;
P_00000172bdde7490 .param/l "ADDR_DATA_BASE" 1 3 143, C4<00000000000000010000000000000000>;
P_00000172bdde74c8 .param/l "ADDR_DATA_END" 1 3 144, C4<00000000000000010011111111111111>;
P_00000172bdde7500 .param/l "ADDR_DMA_BASE" 1 3 157, C4<01000000000000000000000100000000>;
P_00000172bdde7538 .param/l "ADDR_DMA_END" 1 3 158, C4<01000000000000000000000111111111>;
P_00000172bdde7570 .param/l "ADDR_FIFO_BASE" 1 3 169, C4<01000000000000000000010000000000>;
P_00000172bdde75a8 .param/l "ADDR_FIFO_END" 1 3 170, C4<01000000000000000000010011111111>;
P_00000172bdde75e0 .param/l "ADDR_INSTR_BASE" 1 3 138, C4<00000000000000000000000000000000>;
P_00000172bdde7618 .param/l "ADDR_INSTR_END" 1 3 139, C4<00000000000000000011111111111111>;
P_00000172bdde7650 .param/l "ADDR_REG_BASE" 1 3 153, C4<01000000000000000000000000000000>;
P_00000172bdde7688 .param/l "ADDR_REG_END" 1 3 154, C4<01000000000000000000000011111111>;
P_00000172bdde76c0 .param/l "ADDR_SPI_BASE" 1 3 165, C4<01000000000000000000001100000000>;
P_00000172bdde76f8 .param/l "ADDR_SPI_END" 1 3 166, C4<01000000000000000000001111111111>;
P_00000172bdde7730 .param/l "ADDR_UART_BASE" 1 3 161, C4<01000000000000000000001000000000>;
P_00000172bdde7768 .param/l "ADDR_UART_END" 1 3 162, C4<01000000000000000000001011111111>;
P_00000172bdde77a0 .param/l "ADDR_WEIGHT_BASE" 1 3 148, C4<00000000000000110000000000000000>;
P_00000172bdde77d8 .param/l "ADDR_WEIGHT_END" 1 3 149, C4<00000000000000110011111111111111>;
P_00000172bdde7810 .param/l "CIM_LATENCY_CYCLES" 0 3 111, +C4<00000000000000000000000000001010>;
P_00000172bdde7848 .param/l "DAC_LATENCY_CYCLES" 0 3 110, +C4<00000000000000000000000000000101>;
P_00000172bdde7880 .param/l "DATA_SRAM_BYTES" 1 3 134, C4<00000000000000000100000000000000>;
P_00000172bdde78b8 .param/l "INPUT_FIFO_DEPTH" 0 3 104, +C4<00000000000000000000000100000000>;
P_00000172bdde78f0 .param/l "INSTR_SRAM_BYTES" 1 3 133, C4<00000000000000000100000000000000>;
P_00000172bdde7928 .param/l "LIF_MEM_WIDTH" 0 3 78, +C4<00000000000000000000000000100000>;
P_00000172bdde7960 .param/l "NEURON_DATA_WIDTH" 0 3 71, +C4<00000000000000000000000000001001>;
P_00000172bdde7998 .param/l "NUM_INPUTS" 0 3 42, +C4<00000000000000000000000001000000>;
P_00000172bdde79d0 .param/l "NUM_OUTPUTS" 0 3 45, +C4<00000000000000000000000000001010>;
P_00000172bdde7a08 .param/l "OUTPUT_FIFO_DEPTH" 0 3 105, +C4<00000000000000000000000100000000>;
P_00000172bdde7a40 .param/l "PIXEL_BITS" 0 3 62, +C4<00000000000000000000000000001000>;
P_00000172bdde7a78 .param/l "THRESHOLD_DEFAULT" 0 3 95, +C4<00000000000000000010011111011000>;
P_00000172bdde7ab0 .param/l "THRESHOLD_RATIO_DEFAULT" 0 3 86, +C4<00000000000000000000000000000100>;
P_00000172bdde7ae8 .param/l "TIMESTEPS_DEFAULT" 0 3 90, +C4<00000000000000000000000000001010>;
P_00000172bdde7b20 .param/l "WEIGHT_SRAM_BYTES" 1 3 135, C4<00000000000000000100000000000000>;
P_00000172bdde7b58 .param/l "WL_GROUP_COUNT" 0 3 53, +C4<00000000000000000000000000001000>;
P_00000172bdde7b90 .param/l "WL_GROUP_WIDTH" 0 3 52, +C4<00000000000000000000000000001000>;
S_00000172bdcb0e50 .scope module, "chip_top" "chip_top" 4 28;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_pad";
    .port_info 1 /INPUT 1 "rst_n_pad";
    .port_info 2 /INPUT 1 "uart_rx_pad";
    .port_info 3 /OUTPUT 1 "uart_tx_pad";
    .port_info 4 /OUTPUT 1 "spi_cs_n_pad";
    .port_info 5 /OUTPUT 1 "spi_sck_pad";
    .port_info 6 /OUTPUT 1 "spi_mosi_pad";
    .port_info 7 /INPUT 1 "spi_miso_pad";
    .port_info 8 /INPUT 1 "jtag_tck_pad";
    .port_info 9 /INPUT 1 "jtag_tms_pad";
    .port_info 10 /INPUT 1 "jtag_tdi_pad";
    .port_info 11 /OUTPUT 1 "jtag_tdo_pad";
    .port_info 12 /OUTPUT 8 "wl_data_pad";
    .port_info 13 /OUTPUT 3 "wl_group_sel_pad";
    .port_info 14 /OUTPUT 1 "wl_latch_pad";
    .port_info 15 /OUTPUT 1 "cim_start_pad";
    .port_info 16 /INPUT 1 "cim_done_pad";
    .port_info 17 /OUTPUT 5 "bl_sel_pad";
    .port_info 18 /INPUT 8 "bl_data_pad";
o00000172bddeefb8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000172bdd98680 .functor XOR 1, o00000172bddeefb8, L_00000172bde66dd0, C4<0>, C4<0>;
v00000172bde5fa10_0 .net *"_ivl_11", 0 0, L_00000172bde66dd0;  1 drivers
v00000172bde60690_0 .net "_unused_chip_top", 0 0, L_00000172bdd98680;  1 drivers
o00000172bddeef58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000172bde60a50_0 .net "bl_data_pad", 7 0, o00000172bddeef58;  0 drivers
L_00000172bde70e50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000172bde5fab0_0 .net "bl_sel_pad", 4 0, L_00000172bde70e50;  1 drivers
v00000172bde61130_0 .net "cim_done_pad", 0 0, o00000172bddeefb8;  0 drivers
L_00000172bde70e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde60c30_0 .net "cim_start_pad", 0 0, L_00000172bde70e08;  1 drivers
o00000172bdde7c08 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde60190_0 .net "clk_pad", 0 0, o00000172bdde7c08;  0 drivers
o00000172bddec168 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde61a90_0 .net "jtag_tck_pad", 0 0, o00000172bddec168;  0 drivers
o00000172bddec198 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde60d70_0 .net "jtag_tdi_pad", 0 0, o00000172bddec198;  0 drivers
L_00000172bde70ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde614f0_0 .net "jtag_tdo_pad", 0 0, L_00000172bde70ce8;  1 drivers
o00000172bddec1f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde60cd0_0 .net "jtag_tms_pad", 0 0, o00000172bddec1f8;  0 drivers
o00000172bdde7ff8 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde5ff10_0 .net "rst_n_pad", 0 0, o00000172bdde7ff8;  0 drivers
L_00000172bde70c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000172bde61e50_0 .net "spi_cs_n_pad", 0 0, L_00000172bde70c10;  1 drivers
o00000172bddedc08 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde604b0_0 .net "spi_miso_pad", 0 0, o00000172bddedc08;  0 drivers
L_00000172bde70ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde61bd0_0 .net "spi_mosi_pad", 0 0, L_00000172bde70ca0;  1 drivers
L_00000172bde70c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde60e10_0 .net "spi_sck_pad", 0 0, L_00000172bde70c58;  1 drivers
o00000172bddee0e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000172bde5fd30_0 .net "uart_rx_pad", 0 0, o00000172bddee0e8;  0 drivers
L_00000172bde70b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000172bde5ffb0_0 .net "uart_tx_pad", 0 0, L_00000172bde70b80;  1 drivers
L_00000172bde70d30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000172bde611d0_0 .net "wl_data_pad", 7 0, L_00000172bde70d30;  1 drivers
L_00000172bde70d78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000172bde613b0_0 .net "wl_group_sel_pad", 2 0, L_00000172bde70d78;  1 drivers
L_00000172bde70dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde60730_0 .net "wl_latch_pad", 0 0, L_00000172bde70dc0;  1 drivers
L_00000172bde66dd0 .reduce/xor o00000172bddeef58;
S_00000172bd8ae1d0 .scope module, "u_soc_core" "snn_soc_top" 4 55, 5 56 0, S_00000172bdcb0e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /OUTPUT 1 "spi_cs_n";
    .port_info 5 /OUTPUT 1 "spi_sck";
    .port_info 6 /OUTPUT 1 "spi_mosi";
    .port_info 7 /INPUT 1 "spi_miso";
    .port_info 8 /INPUT 1 "jtag_tck";
    .port_info 9 /INPUT 1 "jtag_tms";
    .port_info 10 /INPUT 1 "jtag_tdi";
    .port_info 11 /OUTPUT 1 "jtag_tdo";
L_00000172bdd976c0 .functor XOR 1, L_00000172bdd991e0, L_00000172bde60eb0, C4<0>, C4<0>;
L_00000172bdd98140 .functor XOR 1, L_00000172bdd976c0, v00000172bde3d150_0, C4<0>, C4<0>;
L_00000172bdd97260 .functor XOR 1, L_00000172bdd98140, v00000172bde3c930_0, C4<0>, C4<0>;
L_00000172bdd96bd0 .functor XOR 1, L_00000172bdd97260, v00000172bde494a0_0, C4<0>, C4<0>;
L_00000172bdd96c40 .functor XOR 1, L_00000172bdd96bd0, v00000172bde48820_0, C4<0>, C4<0>;
L_00000172bdd96d90 .functor XOR 1, L_00000172bde607d0, L_00000172bde61090, C4<0>, C4<0>;
L_00000172bdd97730 .functor XOR 1, L_00000172bdd96d90, L_00000172bddd55e0, C4<0>, C4<0>;
L_00000172bdd973b0 .functor XOR 1, L_00000172bdd97730, v00000172bde4c1f0_0, C4<0>, C4<0>;
v00000172bde4dc30_0 .net *"_ivl_1", 0 0, L_00000172bde60eb0;  1 drivers
v00000172bde4e130_0 .net *"_ivl_13", 0 0, L_00000172bde607d0;  1 drivers
v00000172bde4d9b0_0 .net *"_ivl_15", 0 0, L_00000172bde61090;  1 drivers
v00000172bde4e590_0 .net *"_ivl_16", 0 0, L_00000172bdd96d90;  1 drivers
v00000172bde4e270_0 .net *"_ivl_18", 0 0, L_00000172bdd97730;  1 drivers
v00000172bde4e3b0_0 .net *"_ivl_2", 0 0, L_00000172bdd976c0;  1 drivers
v00000172bde4e8b0_0 .net *"_ivl_4", 0 0, L_00000172bdd98140;  1 drivers
v00000172bde4e310_0 .net *"_ivl_6", 0 0, L_00000172bdd97260;  1 drivers
v00000172bde4ed10_0 .net *"_ivl_8", 0 0, L_00000172bdd96bd0;  1 drivers
v00000172bde4ebd0_0 .net "_unused_top", 0 0, L_00000172bdd96c40;  1 drivers
v00000172bde4e450_0 .net "_unused_wl_mux", 0 0, L_00000172bdd973b0;  1 drivers
v00000172bde4da50_0 .net "adc_done", 0 0, L_00000172bde663d0;  1 drivers
v00000172bde4e810_0 .net "adc_done_hw", 0 0, v00000172bde4ad00_0;  1 drivers
v00000172bde4dd70_0 .var "adc_done_test", 0 0;
v00000172bde4eb30_0 .net "adc_kick_pulse", 0 0, v00000172bde36180_0;  1 drivers
v00000172bde4e6d0_0 .net "adc_sat_high", 15 0, v00000172bddd4820_0;  1 drivers
v00000172bde4dff0_0 .net "adc_sat_low", 15 0, v00000172bddd57c0_0;  1 drivers
v00000172bde4e1d0_0 .net "adc_start", 0 0, v00000172bddd5180_0;  1 drivers
v00000172bde4deb0_0 .net "bitplane_shift", 2 0, v00000172bde35e60_0;  1 drivers
v00000172bde4e9f0_0 .net "bl_data", 7 0, L_00000172bde66a10;  1 drivers
v00000172bde4e770_0 .net "bl_data_hw", 7 0, v00000172bde4abc0_0;  1 drivers
v00000172bde4e950_0 .net "bl_sel", 4 0, v00000172bddd4960_0;  1 drivers
v00000172bde4d690_0 .net "cim_done", 0 0, L_00000172bde64990;  1 drivers
v00000172bde4d730_0 .net "cim_done_hw", 0 0, v00000172bde49cc0_0;  1 drivers
v00000172bde4e090_0 .var "cim_done_test", 0 0;
v00000172bde4e4f0_0 .net "cim_start_pulse", 0 0, v00000172bde37080_0;  1 drivers
v00000172bde4daf0_0 .net "cim_test_data", 7 0, v00000172bde48b40_0;  1 drivers
v00000172bde4e630_0 .net "cim_test_mode", 0 0, v00000172bde47880_0;  1 drivers
v00000172bde4dcd0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde4ea90_0 .net "dac_done_pulse", 0 0, v00000172bde38ff0_0;  1 drivers
v00000172bde4ec70_0 .net "dac_valid", 0 0, v00000172bde37d30_0;  1 drivers
v00000172bde4d7d0_0 .net "data_rdata", 31 0, L_00000172bdd98e60;  1 drivers
v00000172bde4db90_0 .net "data_req_addr", 31 0, L_00000172bde61450;  1 drivers
v00000172bde4de10_0 .net "data_req_valid", 0 0, L_00000172bdd97960;  1 drivers
v00000172bde5ecb0_0 .net "data_req_wdata", 31 0, L_00000172bdd99800;  1 drivers
v00000172bde5ddb0_0 .net "data_req_write", 0 0, L_00000172bdd99cd0;  1 drivers
v00000172bde5da90_0 .net "data_req_wstrb", 3 0, L_00000172bdd98bc0;  1 drivers
v00000172bde5e3f0_0 .var "dbg_cim_cycle_cnt", 15 0;
v00000172bde5e7b0_0 .var "dbg_dma_frame_cnt", 15 0;
v00000172bde5e8f0_0 .var "dbg_spike_cnt", 15 0;
v00000172bde5e530_0 .var "dbg_wl_stall_cnt", 15 0;
v00000172bde5ead0_0 .net "dma_rd_addr", 31 0, v00000172bde38190_0;  1 drivers
v00000172bde5df90_0 .net "dma_rd_data", 31 0, L_00000172bde5f970;  1 drivers
v00000172bde5db30_0 .net "dma_rd_en", 0 0, v00000172bde385f0_0;  1 drivers
v00000172bde5ec10_0 .net "dma_rdata", 31 0, v00000172bde3a1a0_0;  1 drivers
v00000172bde5e490_0 .net "dma_req_addr", 31 0, L_00000172bde61b30;  1 drivers
v00000172bde5e350_0 .net "dma_req_valid", 0 0, L_00000172bdd97ab0;  1 drivers
v00000172bde5dc70_0 .net "dma_req_wdata", 31 0, L_00000172bdd98a70;  1 drivers
v00000172bde5e170_0 .net "dma_req_write", 0 0, L_00000172bdd99aa0;  1 drivers
v00000172bde5ed50_0 .net "dma_req_wstrb", 3 0, L_00000172bdd996b0;  1 drivers
v00000172bde5d6d0_0 .net "fifo_rdata", 31 0, v00000172bde3ace0_0;  1 drivers
v00000172bde5d770_0 .net "fifo_req_addr", 31 0, L_00000172bde61590;  1 drivers
v00000172bde5de50_0 .net "fifo_req_valid", 0 0, L_00000172bdd97ce0;  1 drivers
v00000172bde5e5d0_0 .net "fifo_req_wdata", 31 0, L_00000172bdd98b50;  1 drivers
v00000172bde5ea30_0 .net "fifo_req_write", 0 0, L_00000172bdd99f00;  1 drivers
v00000172bde5e210_0 .net "fifo_req_wstrb", 3 0, L_00000172bdd99480;  1 drivers
v00000172bde5dd10_0 .net "in_fifo_count", 8 0, v00000172bde3a740_0;  1 drivers
v00000172bde5e030_0 .net "in_fifo_empty", 0 0, L_00000172bde62cb0;  1 drivers
v00000172bde5d810_0 .net "in_fifo_full", 0 0, L_00000172bde62850;  1 drivers
v00000172bde5e670_0 .net "in_fifo_overflow", 0 0, v00000172bde3d150_0;  1 drivers
v00000172bde5dbd0_0 .net "in_fifo_pop", 0 0, v00000172bde37120_0;  1 drivers
v00000172bde5eb70_0 .net "in_fifo_push", 0 0, v00000172bde3b1e0_0;  1 drivers
v00000172bde5e0d0_0 .net "in_fifo_rdata", 63 0, L_00000172bdd98d80;  1 drivers
v00000172bde5e990_0 .net "in_fifo_underflow", 0 0, v00000172bde3c930_0;  1 drivers
v00000172bde5e710_0 .net "in_fifo_wdata", 63 0, v00000172bde3b5a0_0;  1 drivers
v00000172bde5d8b0_0 .net "instr_rdata", 31 0, L_00000172bdd98c30;  1 drivers
v00000172bde5e850_0 .net "instr_req_addr", 31 0, L_00000172bde60550;  1 drivers
v00000172bde5def0_0 .net "instr_req_valid", 0 0, L_00000172bdd96e70;  1 drivers
v00000172bde5d950_0 .net "instr_req_wdata", 31 0, L_00000172bdd99100;  1 drivers
v00000172bde5d9f0_0 .net "instr_req_write", 0 0, L_00000172bdd97e30;  1 drivers
v00000172bde5e2b0_0 .net "instr_req_wstrb", 3 0, L_00000172bdd98fb0;  1 drivers
v00000172bde5bd30_0 .net "jtag_tck", 0 0, o00000172bddec168;  alias, 0 drivers
v00000172bde5b0b0_0 .net "jtag_tdi", 0 0, o00000172bddec198;  alias, 0 drivers
v00000172bde5bfb0_0 .net "jtag_tdo", 0 0, L_00000172bde70ce8;  alias, 1 drivers
v00000172bde5c550_0 .net "jtag_tms", 0 0, o00000172bddec1f8;  alias, 0 drivers
v00000172bde5c370_0 .net "neuron_in_data", 89 0, v00000172bddd4b40_0;  1 drivers
v00000172bde5d130_0 .net "neuron_in_valid", 0 0, v00000172bddd5d60_0;  1 drivers
v00000172bde5d1d0_0 .net "neuron_threshold", 31 0, v00000172bde48be0_0;  1 drivers
v00000172bde5d090_0 .net "out_fifo_count", 8 0, v00000172bde47600_0;  1 drivers
v00000172bde5c050_0 .net "out_fifo_empty", 0 0, L_00000172bde62c10;  1 drivers
v00000172bde5bb50_0 .net "out_fifo_full", 0 0, L_00000172bde63390;  1 drivers
v00000172bde5c730_0 .net "out_fifo_overflow", 0 0, v00000172bde494a0_0;  1 drivers
v00000172bde5ce10_0 .net "out_fifo_pop", 0 0, v00000172bde47920_0;  1 drivers
v00000172bde5ca50_0 .net "out_fifo_push", 0 0, v00000172bde4a620_0;  1 drivers
v00000172bde5b470_0 .net "out_fifo_rdata", 3 0, L_00000172bdd99330;  1 drivers
v00000172bde5aed0_0 .net "out_fifo_underflow", 0 0, v00000172bde48820_0;  1 drivers
v00000172bde5d3b0_0 .net "out_fifo_wdata", 3 0, v00000172bde4aa80_0;  1 drivers
v00000172bde5bc90_0 .net "reg_rdata", 31 0, v00000172bde47ba0_0;  1 drivers
v00000172bde5af70_0 .net "reg_req_addr", 31 0, L_00000172bde60870;  1 drivers
v00000172bde5b970_0 .net "reg_req_valid", 0 0, L_00000172bdd97030;  1 drivers
v00000172bde5c4b0_0 .net "reg_req_wdata", 31 0, L_00000172bdd99e20;  1 drivers
v00000172bde5b830_0 .net "reg_req_write", 0 0, L_00000172bdd99a30;  1 drivers
v00000172bde5c870_0 .net "reg_req_wstrb", 3 0, L_00000172bdd99870;  1 drivers
v00000172bde5d630_0 .net "reg_resp_addr", 31 0, L_00000172bdd99560;  1 drivers
v00000172bde5cf50_0 .net "reg_resp_read_pulse", 0 0, L_00000172bdd991e0;  1 drivers
v00000172bde5d270_0 .net "reset_mode", 0 0, v00000172bde47c40_0;  1 drivers
v00000172bde5bf10_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde5b510_0 .net "snn_busy", 0 0, v00000172bde36a40_0;  1 drivers
v00000172bde5cc30_0 .net "snn_done_pulse", 0 0, v00000172bde36b80_0;  1 drivers
v00000172bde5ba10_0 .net "snn_soft_reset_pulse", 0 0, v00000172bde48000_0;  1 drivers
v00000172bde5bdd0_0 .net "snn_start_pulse", 0 0, v00000172bde480a0_0;  1 drivers
v00000172bde5b790_0 .net "spi_cs_n", 0 0, L_00000172bde70c10;  alias, 1 drivers
v00000172bde5c9b0_0 .net "spi_miso", 0 0, o00000172bddedc08;  alias, 0 drivers
v00000172bde5c5f0_0 .net "spi_mosi", 0 0, L_00000172bde70ca0;  alias, 1 drivers
v00000172bde5c410_0 .net "spi_rdata", 31 0, v00000172bde4c510_0;  1 drivers
v00000172bde5b5b0_0 .net "spi_req_addr", 31 0, L_00000172bde60af0;  1 drivers
v00000172bde5d450_0 .net "spi_req_valid", 0 0, L_00000172bdd97c00;  1 drivers
v00000172bde5c910_0 .net "spi_req_wdata", 31 0, L_00000172bdd98ae0;  1 drivers
v00000172bde5c690_0 .net "spi_req_write", 0 0, L_00000172bdd98a00;  1 drivers
v00000172bde5d4f0_0 .net "spi_req_wstrb", 3 0, L_00000172bdd987d0;  1 drivers
v00000172bde5c0f0_0 .net "spi_sck", 0 0, L_00000172bde70c58;  alias, 1 drivers
v00000172bde5d590_0 .var "test_adc_busy", 0 0;
v00000172bde5b010_0 .var "test_adc_cnt", 3 0;
v00000172bde5bab0_0 .var "test_cim_busy", 0 0;
v00000172bde5c190_0 .var "test_cim_cnt", 3 0;
v00000172bde5caf0_0 .net "timestep_counter", 7 0, v00000172bde35c80_0;  1 drivers
v00000172bde5c230_0 .net "timesteps", 7 0, v00000172bde46f20_0;  1 drivers
v00000172bde5bbf0_0 .net "uart_rdata", 31 0, v00000172bde4bcf0_0;  1 drivers
v00000172bde5be70_0 .net "uart_req_addr", 31 0, L_00000172bde61c70;  1 drivers
v00000172bde5b150_0 .net "uart_req_valid", 0 0, L_00000172bdd97b90;  1 drivers
v00000172bde5c7d0_0 .net "uart_req_wdata", 31 0, L_00000172bdd99b10;  1 drivers
v00000172bde5b6f0_0 .net "uart_req_write", 0 0, L_00000172bdd99410;  1 drivers
v00000172bde5c2d0_0 .net "uart_req_wstrb", 3 0, L_00000172bdd9a0c0;  1 drivers
v00000172bde5cb90_0 .net "uart_rx", 0 0, o00000172bddee0e8;  alias, 0 drivers
v00000172bde5b8d0_0 .net "uart_tx", 0 0, L_00000172bde70b80;  alias, 1 drivers
v00000172bde5b1f0_0 .net "weight_rdata", 31 0, L_00000172bdd99090;  1 drivers
v00000172bde5ccd0_0 .net "weight_req_addr", 31 0, L_00000172bde61950;  1 drivers
v00000172bde5cd70_0 .net "weight_req_valid", 0 0, L_00000172bdd97dc0;  1 drivers
v00000172bde5ceb0_0 .net "weight_req_wdata", 31 0, L_00000172bdd99fe0;  1 drivers
v00000172bde5cff0_0 .net "weight_req_write", 0 0, L_00000172bdd998e0;  1 drivers
v00000172bde5b650_0 .net "weight_req_wstrb", 3 0, L_00000172bdd9a050;  1 drivers
v00000172bde5d310_0 .net "wl_bitmap", 63 0, L_00000172bdd99f70;  1 drivers
v00000172bde5b290_0 .net "wl_bitmap_wrapped", 63 0, L_00000172bdd98840;  1 drivers
v00000172bde5b330_0 .net "wl_data", 7 0, v00000172bde4c330_0;  1 drivers
v00000172bde5b3d0_0 .net "wl_group_sel", 2 0, v00000172bde4b6b0_0;  1 drivers
v00000172bde61630_0 .net "wl_latch", 0 0, L_00000172bddd55e0;  1 drivers
v00000172bde618b0_0 .net "wl_mux_busy", 0 0, v00000172bde4c1f0_0;  1 drivers
v00000172bde60050_0 .net "wl_spike", 63 0, L_00000172bdd9a130;  1 drivers
v00000172bde600f0_0 .net "wl_valid_pulse", 0 0, v00000172bde36040_0;  1 drivers
v00000172bde60ff0_0 .net "wl_valid_pulse_wrapped", 0 0, v00000172bde4df50_0;  1 drivers
L_00000172bde60eb0 .reduce/and L_00000172bdd99560;
L_00000172bde607d0 .reduce/xor v00000172bde4c330_0;
L_00000172bde61090 .reduce/xor v00000172bde4b6b0_0;
L_00000172bde64990 .functor MUXZ 1, v00000172bde49cc0_0, v00000172bde4e090_0, v00000172bde47880_0, C4<>;
L_00000172bde663d0 .functor MUXZ 1, v00000172bde4ad00_0, v00000172bde4dd70_0, v00000172bde47880_0, C4<>;
L_00000172bde66a10 .functor MUXZ 8, v00000172bde4abc0_0, v00000172bde48b40_0, v00000172bde47880_0, C4<>;
S_00000172bd8ae360 .scope module, "bus_if" "bus_simple_if" 5 94, 6 47 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
L_00000172bdd97340 .functor BUFZ 1, o00000172bdde7c08, C4<0>, C4<0>, C4<0>;
v00000172bddd5040_0 .net "_unused_clk", 0 0, L_00000172bdd97340;  1 drivers
v00000172bddd43c0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bddd5fe0_0 .var "m_addr", 31 0;
v00000172bddd5220_0 .net "m_rdata", 31 0, L_00000172bdd99020;  1 drivers
v00000172bddd54a0_0 .net "m_ready", 0 0, L_00000172bdd9a1a0;  1 drivers
v00000172bddd5cc0_0 .net "m_rvalid", 0 0, L_00000172bdd98f40;  1 drivers
v00000172bddd46e0_0 .var "m_valid", 0 0;
v00000172bddd4fa0_0 .var "m_wdata", 31 0;
v00000172bddd4780_0 .var "m_write", 0 0;
v00000172bddd4be0_0 .var "m_wstrb", 3 0;
S_00000172bd8a82f0 .scope module, "u_adc" "adc_ctrl" 5 735, 7 40 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "adc_kick_pulse";
    .port_info 3 /OUTPUT 1 "adc_start";
    .port_info 4 /INPUT 1 "adc_done";
    .port_info 5 /INPUT 8 "bl_data";
    .port_info 6 /OUTPUT 5 "bl_sel";
    .port_info 7 /OUTPUT 1 "neuron_in_valid";
    .port_info 8 /OUTPUT 90 "neuron_in_data";
    .port_info 9 /OUTPUT 16 "adc_sat_high";
    .port_info 10 /OUTPUT 16 "adc_sat_low";
P_00000172bdccd7a0 .param/l "BL_SEL_MAX" 1 7 66, C4<10011>;
P_00000172bdccd7d8 .param/l "BL_SEL_WIDTH" 1 7 61, +C4<00000000000000000000000000000101>;
P_00000172bdccd810 .param/l "SETTLE_CNT_W" 1 7 87, +C4<00000000000000000000000000000010>;
enum00000172bdd1a630 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SEL" 2'b01,
   "ST_WAIT" 2'b10,
   "ST_DONE" 2'b11
 ;
v00000172bddd5680_0 .net "adc_done", 0 0, L_00000172bde663d0;  alias, 1 drivers
v00000172bddd5720_0 .net "adc_kick_pulse", 0 0, v00000172bde36180_0;  alias, 1 drivers
v00000172bddd4820_0 .var "adc_sat_high", 15 0;
v00000172bddd57c0_0 .var "adc_sat_low", 15 0;
v00000172bddd5180_0 .var "adc_start", 0 0;
v00000172bddd48c0_0 .net "bl_data", 7 0, L_00000172bde66a10;  alias, 1 drivers
v00000172bddd4960_0 .var "bl_sel", 4 0;
v00000172bddd5a40_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bddd4b40_0 .var "neuron_in_data", 89 0;
v00000172bddd5d60_0 .var "neuron_in_valid", 0 0;
v00000172bddd52c0_0 .var "raw_data", 159 0;
v00000172bddd5e00_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bdda8640_0 .var "sel_idx", 4 0;
v00000172bdda77e0_0 .var "settle_cnt", 1 0;
v00000172bdda8780_0 .var "state", 1 0;
E_00000172bdd73870 .event posedge, v00000172bddd43c0_0;
E_00000172bdd73770/0 .event negedge, v00000172bddd5e00_0;
E_00000172bdd73770/1 .event posedge, v00000172bddd43c0_0;
E_00000172bdd73770 .event/or E_00000172bdd73770/0, E_00000172bdd73770/1;
S_00000172bd8a8480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 227, 7 227 0, S_00000172bd8a82f0;
 .timescale -9 -12;
v00000172bddd50e0_0 .var/2s "i", 31 0;
S_00000172bdcbd160 .scope module, "u_bus_interconnect" "bus_interconnect" 5 360, 8 72 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "m_valid";
    .port_info 3 /INPUT 1 "m_write";
    .port_info 4 /INPUT 32 "m_addr";
    .port_info 5 /INPUT 32 "m_wdata";
    .port_info 6 /INPUT 4 "m_wstrb";
    .port_info 7 /OUTPUT 1 "m_ready";
    .port_info 8 /OUTPUT 32 "m_rdata";
    .port_info 9 /OUTPUT 1 "m_rvalid";
    .port_info 10 /OUTPUT 1 "instr_req_valid";
    .port_info 11 /OUTPUT 1 "instr_req_write";
    .port_info 12 /OUTPUT 32 "instr_req_addr";
    .port_info 13 /OUTPUT 32 "instr_req_wdata";
    .port_info 14 /OUTPUT 4 "instr_req_wstrb";
    .port_info 15 /INPUT 32 "instr_rdata";
    .port_info 16 /OUTPUT 1 "data_req_valid";
    .port_info 17 /OUTPUT 1 "data_req_write";
    .port_info 18 /OUTPUT 32 "data_req_addr";
    .port_info 19 /OUTPUT 32 "data_req_wdata";
    .port_info 20 /OUTPUT 4 "data_req_wstrb";
    .port_info 21 /INPUT 32 "data_rdata";
    .port_info 22 /OUTPUT 1 "weight_req_valid";
    .port_info 23 /OUTPUT 1 "weight_req_write";
    .port_info 24 /OUTPUT 32 "weight_req_addr";
    .port_info 25 /OUTPUT 32 "weight_req_wdata";
    .port_info 26 /OUTPUT 4 "weight_req_wstrb";
    .port_info 27 /INPUT 32 "weight_rdata";
    .port_info 28 /OUTPUT 1 "reg_req_valid";
    .port_info 29 /OUTPUT 1 "reg_req_write";
    .port_info 30 /OUTPUT 32 "reg_req_addr";
    .port_info 31 /OUTPUT 32 "reg_req_wdata";
    .port_info 32 /OUTPUT 4 "reg_req_wstrb";
    .port_info 33 /INPUT 32 "reg_rdata";
    .port_info 34 /OUTPUT 1 "reg_resp_read_pulse";
    .port_info 35 /OUTPUT 32 "reg_resp_addr";
    .port_info 36 /OUTPUT 1 "dma_req_valid";
    .port_info 37 /OUTPUT 1 "dma_req_write";
    .port_info 38 /OUTPUT 32 "dma_req_addr";
    .port_info 39 /OUTPUT 32 "dma_req_wdata";
    .port_info 40 /OUTPUT 4 "dma_req_wstrb";
    .port_info 41 /INPUT 32 "dma_rdata";
    .port_info 42 /OUTPUT 1 "uart_req_valid";
    .port_info 43 /OUTPUT 1 "uart_req_write";
    .port_info 44 /OUTPUT 32 "uart_req_addr";
    .port_info 45 /OUTPUT 32 "uart_req_wdata";
    .port_info 46 /OUTPUT 4 "uart_req_wstrb";
    .port_info 47 /INPUT 32 "uart_rdata";
    .port_info 48 /OUTPUT 1 "spi_req_valid";
    .port_info 49 /OUTPUT 1 "spi_req_write";
    .port_info 50 /OUTPUT 32 "spi_req_addr";
    .port_info 51 /OUTPUT 32 "spi_req_wdata";
    .port_info 52 /OUTPUT 4 "spi_req_wstrb";
    .port_info 53 /INPUT 32 "spi_rdata";
    .port_info 54 /OUTPUT 1 "fifo_req_valid";
    .port_info 55 /OUTPUT 1 "fifo_req_write";
    .port_info 56 /OUTPUT 32 "fifo_req_addr";
    .port_info 57 /OUTPUT 32 "fifo_req_wdata";
    .port_info 58 /OUTPUT 4 "fifo_req_wstrb";
    .port_info 59 /INPUT 32 "fifo_rdata";
P_00000172bdcbd2f0 .param/l "SEL_DATA" 1 8 211, C4<0010>;
P_00000172bdcbd328 .param/l "SEL_DMA" 1 8 214, C4<0101>;
P_00000172bdcbd360 .param/l "SEL_FIFO" 1 8 217, C4<1000>;
P_00000172bdcbd398 .param/l "SEL_INSTR" 1 8 210, C4<0001>;
P_00000172bdcbd3d0 .param/l "SEL_NONE" 1 8 209, C4<0000>;
P_00000172bdcbd408 .param/l "SEL_REG" 1 8 213, C4<0100>;
P_00000172bdcbd440 .param/l "SEL_SPI" 1 8 216, C4<0111>;
P_00000172bdcbd478 .param/l "SEL_UART" 1 8 215, C4<0110>;
P_00000172bdcbd4b0 .param/l "SEL_WEIGHT" 1 8 212, C4<0011>;
L_00000172bdd96e70 .functor AND 1, v00000172bde36220_0, L_00000172bde60b90, C4<1>, C4<1>;
L_00000172bdd97960 .functor AND 1, v00000172bde36220_0, L_00000172bde5fdd0, C4<1>, C4<1>;
L_00000172bdd97dc0 .functor AND 1, v00000172bde36220_0, L_00000172bde60f50, C4<1>, C4<1>;
L_00000172bdd97030 .functor AND 1, v00000172bde36220_0, L_00000172bde5fe70, C4<1>, C4<1>;
L_00000172bdd97ab0 .functor AND 1, v00000172bde36220_0, L_00000172bde60230, C4<1>, C4<1>;
L_00000172bdd97b90 .functor AND 1, v00000172bde36220_0, L_00000172bde5f790, C4<1>, C4<1>;
L_00000172bdd97c00 .functor AND 1, v00000172bde36220_0, L_00000172bde61270, C4<1>, C4<1>;
L_00000172bdd97ce0 .functor AND 1, v00000172bde36220_0, L_00000172bde61310, C4<1>, C4<1>;
L_00000172bdd97e30 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd99cd0 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd998e0 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd99a30 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd99aa0 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd99410 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd98a00 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd99f00 .functor BUFZ 1, v00000172bde364a0_0, C4<0>, C4<0>, C4<0>;
L_00000172bdd99100 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd99800 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd99fe0 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd99e20 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd98a70 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd99b10 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd98ae0 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd98b50 .functor BUFZ 32, v00000172bde36680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd98fb0 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd98bc0 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd9a050 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd99870 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd996b0 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd9a0c0 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd987d0 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd99480 .functor BUFZ 4, v00000172bde36e00_0, C4<0000>, C4<0000>, C4<0000>;
L_00000172bdd9a1a0 .functor AND 1, v00000172bde36220_0, v00000172bde364a0_0, C4<1>, C4<1>;
L_00000172bdd98f40 .functor AND 1, v00000172bde36220_0, L_00000172bde602d0, C4<1>, C4<1>;
L_00000172bdd99020 .functor BUFZ 32, v00000172bde34490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bdd99170 .functor AND 1, v00000172bde36220_0, L_00000172bde60370, C4<1>, C4<1>;
L_00000172bdd991e0 .functor AND 1, L_00000172bdd99170, L_00000172bde5fb50, C4<1>, C4<1>;
L_00000172bdd99560 .functor BUFZ 32, v00000172bde34170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172bde70088 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000172bdda7380_0 .net/2u *"_ivl_0", 3 0, L_00000172bde70088;  1 drivers
L_00000172bde70118 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000172bdda8320_0 .net/2u *"_ivl_12", 3 0, L_00000172bde70118;  1 drivers
v00000172bdda6c00_0 .net *"_ivl_131", 0 0, L_00000172bde602d0;  1 drivers
v00000172bdda6f20_0 .net *"_ivl_137", 0 0, L_00000172bde60370;  1 drivers
v00000172bdda7880_0 .net *"_ivl_139", 0 0, L_00000172bdd99170;  1 drivers
v00000172bdda71a0_0 .net *"_ivl_14", 0 0, L_00000172bde60f50;  1 drivers
L_00000172bde70508 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v00000172bdda7d80_0 .net/2u *"_ivl_140", 3 0, L_00000172bde70508;  1 drivers
v00000172bdda7240_0 .net *"_ivl_142", 0 0, L_00000172bde5fb50;  1 drivers
L_00000172bde70160 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v00000172bdda7560_0 .net/2u *"_ivl_18", 3 0, L_00000172bde70160;  1 drivers
v00000172bdda7a60_0 .net *"_ivl_2", 0 0, L_00000172bde60b90;  1 drivers
v00000172bdda7ec0_0 .net *"_ivl_20", 0 0, L_00000172bde5fe70;  1 drivers
L_00000172bde701a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v00000172bdda7f60_0 .net/2u *"_ivl_24", 3 0, L_00000172bde701a8;  1 drivers
v00000172bdda8140_0 .net *"_ivl_26", 0 0, L_00000172bde60230;  1 drivers
L_00000172bde701f0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v00000172bdd71c40_0 .net/2u *"_ivl_30", 3 0, L_00000172bde701f0;  1 drivers
v00000172bdd70a20_0 .net *"_ivl_32", 0 0, L_00000172bde5f790;  1 drivers
L_00000172bde70238 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v00000172bdd717e0_0 .net/2u *"_ivl_36", 3 0, L_00000172bde70238;  1 drivers
v00000172bdd700c0_0 .net *"_ivl_38", 0 0, L_00000172bde61270;  1 drivers
L_00000172bde70280 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v00000172bdd71380_0 .net/2u *"_ivl_42", 3 0, L_00000172bde70280;  1 drivers
v00000172bdd70200_0 .net *"_ivl_44", 0 0, L_00000172bde61310;  1 drivers
L_00000172bde700d0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000172bdd70b60_0 .net/2u *"_ivl_6", 3 0, L_00000172bde700d0;  1 drivers
L_00000172bde702c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000172bdd71100_0 .net/2u *"_ivl_64", 31 0, L_00000172bde702c8;  1 drivers
L_00000172bde70310 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v00000172bdd711a0_0 .net/2u *"_ivl_68", 31 0, L_00000172bde70310;  1 drivers
L_00000172bde70358 .functor BUFT 1, C4<00000000000000110000000000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde35110_0 .net/2u *"_ivl_72", 31 0, L_00000172bde70358;  1 drivers
L_00000172bde703a0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde33ef0_0 .net/2u *"_ivl_76", 31 0, L_00000172bde703a0;  1 drivers
v00000172bde35390_0 .net *"_ivl_8", 0 0, L_00000172bde5fdd0;  1 drivers
L_00000172bde703e8 .functor BUFT 1, C4<01000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v00000172bde35570_0 .net/2u *"_ivl_80", 31 0, L_00000172bde703e8;  1 drivers
L_00000172bde70430 .functor BUFT 1, C4<01000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde33db0_0 .net/2u *"_ivl_84", 31 0, L_00000172bde70430;  1 drivers
L_00000172bde70478 .functor BUFT 1, C4<01000000000000000000001100000000>, C4<0>, C4<0>, C4<0>;
v00000172bde35610_0 .net/2u *"_ivl_88", 31 0, L_00000172bde70478;  1 drivers
L_00000172bde704c0 .functor BUFT 1, C4<01000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde359d0_0 .net/2u *"_ivl_92", 31 0, L_00000172bde704c0;  1 drivers
v00000172bde348f0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde35a70_0 .net "data_rdata", 31 0, L_00000172bdd98e60;  alias, 1 drivers
v00000172bde351b0_0 .net "data_req_addr", 31 0, L_00000172bde61450;  alias, 1 drivers
v00000172bde34e90_0 .net "data_req_valid", 0 0, L_00000172bdd97960;  alias, 1 drivers
v00000172bde34670_0 .net "data_req_wdata", 31 0, L_00000172bdd99800;  alias, 1 drivers
v00000172bde34530_0 .net "data_req_write", 0 0, L_00000172bdd99cd0;  alias, 1 drivers
v00000172bde34a30_0 .net "data_req_wstrb", 3 0, L_00000172bdd98bc0;  alias, 1 drivers
v00000172bde345d0_0 .net "dma_rdata", 31 0, v00000172bde3a1a0_0;  alias, 1 drivers
v00000172bde34990_0 .net "dma_req_addr", 31 0, L_00000172bde61b30;  alias, 1 drivers
v00000172bde33e50_0 .net "dma_req_valid", 0 0, L_00000172bdd97ab0;  alias, 1 drivers
v00000172bde34c10_0 .net "dma_req_wdata", 31 0, L_00000172bdd98a70;  alias, 1 drivers
v00000172bde342b0_0 .net "dma_req_write", 0 0, L_00000172bdd99aa0;  alias, 1 drivers
v00000172bde34ad0_0 .net "dma_req_wstrb", 3 0, L_00000172bdd996b0;  alias, 1 drivers
v00000172bde34710_0 .net "fifo_rdata", 31 0, v00000172bde3ace0_0;  alias, 1 drivers
v00000172bde34210_0 .net "fifo_req_addr", 31 0, L_00000172bde61590;  alias, 1 drivers
v00000172bde343f0_0 .net "fifo_req_valid", 0 0, L_00000172bdd97ce0;  alias, 1 drivers
v00000172bde357f0_0 .net "fifo_req_wdata", 31 0, L_00000172bdd98b50;  alias, 1 drivers
v00000172bde35250_0 .net "fifo_req_write", 0 0, L_00000172bdd99f00;  alias, 1 drivers
v00000172bde35070_0 .net "fifo_req_wstrb", 3 0, L_00000172bdd99480;  alias, 1 drivers
v00000172bde34cb0_0 .net "instr_rdata", 31 0, L_00000172bdd98c30;  alias, 1 drivers
v00000172bde35b10_0 .net "instr_req_addr", 31 0, L_00000172bde60550;  alias, 1 drivers
v00000172bde356b0_0 .net "instr_req_valid", 0 0, L_00000172bdd96e70;  alias, 1 drivers
v00000172bde34350_0 .net "instr_req_wdata", 31 0, L_00000172bdd99100;  alias, 1 drivers
v00000172bde352f0_0 .net "instr_req_write", 0 0, L_00000172bdd97e30;  alias, 1 drivers
v00000172bde34b70_0 .net "instr_req_wstrb", 3 0, L_00000172bdd98fb0;  alias, 1 drivers
v00000172bde35430_0 .net "m_addr", 31 0, v00000172bddd5fe0_0;  1 drivers
v00000172bde347b0_0 .net "m_rdata", 31 0, L_00000172bdd99020;  alias, 1 drivers
v00000172bde35750_0 .net "m_ready", 0 0, L_00000172bdd9a1a0;  alias, 1 drivers
v00000172bde34850_0 .net "m_rvalid", 0 0, L_00000172bdd98f40;  alias, 1 drivers
v00000172bde34030_0 .net "m_valid", 0 0, v00000172bddd46e0_0;  1 drivers
v00000172bde34d50_0 .net "m_wdata", 31 0, v00000172bddd4fa0_0;  1 drivers
v00000172bde34df0_0 .net "m_write", 0 0, v00000172bddd4780_0;  1 drivers
v00000172bde33f90_0 .net "m_wstrb", 3 0, v00000172bddd4be0_0;  1 drivers
v00000172bde354d0_0 .net "reg_rdata", 31 0, v00000172bde47ba0_0;  alias, 1 drivers
v00000172bde34fd0_0 .net "reg_req_addr", 31 0, L_00000172bde60870;  alias, 1 drivers
v00000172bde35890_0 .net "reg_req_valid", 0 0, L_00000172bdd97030;  alias, 1 drivers
v00000172bde35930_0 .net "reg_req_wdata", 31 0, L_00000172bdd99e20;  alias, 1 drivers
v00000172bde34f30_0 .net "reg_req_write", 0 0, L_00000172bdd99a30;  alias, 1 drivers
v00000172bde340d0_0 .net "reg_req_wstrb", 3 0, L_00000172bdd99870;  alias, 1 drivers
v00000172bde33c70_0 .net "reg_resp_addr", 31 0, L_00000172bdd99560;  alias, 1 drivers
v00000172bde33d10_0 .net "reg_resp_read_pulse", 0 0, L_00000172bdd991e0;  alias, 1 drivers
v00000172bde34170_0 .var "req_addr", 31 0;
v00000172bde34490_0 .var "req_rdata", 31 0;
v00000172bde35d20_0 .var "req_sel", 3 0;
v00000172bde36220_0 .var "req_valid", 0 0;
v00000172bde36680_0 .var "req_wdata", 31 0;
v00000172bde364a0_0 .var "req_write", 0 0;
v00000172bde36e00_0 .var "req_wstrb", 3 0;
v00000172bde37580_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde369a0_0 .net "spi_rdata", 31 0, v00000172bde4c510_0;  alias, 1 drivers
v00000172bde362c0_0 .net "spi_req_addr", 31 0, L_00000172bde60af0;  alias, 1 drivers
v00000172bde36720_0 .net "spi_req_valid", 0 0, L_00000172bdd97c00;  alias, 1 drivers
v00000172bde37940_0 .net "spi_req_wdata", 31 0, L_00000172bdd98ae0;  alias, 1 drivers
v00000172bde35f00_0 .net "spi_req_write", 0 0, L_00000172bdd98a00;  alias, 1 drivers
v00000172bde37620_0 .net "spi_req_wstrb", 3 0, L_00000172bdd987d0;  alias, 1 drivers
v00000172bde367c0_0 .net "uart_rdata", 31 0, v00000172bde4bcf0_0;  alias, 1 drivers
v00000172bde376c0_0 .net "uart_req_addr", 31 0, L_00000172bde61c70;  alias, 1 drivers
v00000172bde37760_0 .net "uart_req_valid", 0 0, L_00000172bdd97b90;  alias, 1 drivers
v00000172bde373a0_0 .net "uart_req_wdata", 31 0, L_00000172bdd99b10;  alias, 1 drivers
v00000172bde36c20_0 .net "uart_req_write", 0 0, L_00000172bdd99410;  alias, 1 drivers
v00000172bde36860_0 .net "uart_req_wstrb", 3 0, L_00000172bdd9a0c0;  alias, 1 drivers
v00000172bde379e0_0 .net "weight_rdata", 31 0, L_00000172bdd99090;  alias, 1 drivers
v00000172bde37800_0 .net "weight_req_addr", 31 0, L_00000172bde61950;  alias, 1 drivers
v00000172bde378a0_0 .net "weight_req_valid", 0 0, L_00000172bdd97dc0;  alias, 1 drivers
v00000172bde35dc0_0 .net "weight_req_wdata", 31 0, L_00000172bdd99fe0;  alias, 1 drivers
v00000172bde36ae0_0 .net "weight_req_write", 0 0, L_00000172bdd998e0;  alias, 1 drivers
v00000172bde36cc0_0 .net "weight_req_wstrb", 3 0, L_00000172bdd9a050;  alias, 1 drivers
E_00000172bdd73bb0/0 .event anyedge, v00000172bde35d20_0, v00000172bde34cb0_0, v00000172bde35a70_0, v00000172bde379e0_0;
E_00000172bdd73bb0/1 .event anyedge, v00000172bde354d0_0, v00000172bde345d0_0, v00000172bde367c0_0, v00000172bde369a0_0;
E_00000172bdd73bb0/2 .event anyedge, v00000172bde34710_0;
E_00000172bdd73bb0 .event/or E_00000172bdd73bb0/0, E_00000172bdd73bb0/1, E_00000172bdd73bb0/2;
E_00000172bdd73070 .event anyedge, v00000172bde34170_0;
L_00000172bde60b90 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde70088;
L_00000172bde5fdd0 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde700d0;
L_00000172bde60f50 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde70118;
L_00000172bde5fe70 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde70160;
L_00000172bde60230 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde701a8;
L_00000172bde5f790 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde701f0;
L_00000172bde61270 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde70238;
L_00000172bde61310 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde70280;
L_00000172bde60550 .arith/sub 32, v00000172bde34170_0, L_00000172bde702c8;
L_00000172bde61450 .arith/sub 32, v00000172bde34170_0, L_00000172bde70310;
L_00000172bde61950 .arith/sub 32, v00000172bde34170_0, L_00000172bde70358;
L_00000172bde60870 .arith/sub 32, v00000172bde34170_0, L_00000172bde703a0;
L_00000172bde61b30 .arith/sub 32, v00000172bde34170_0, L_00000172bde703e8;
L_00000172bde61c70 .arith/sub 32, v00000172bde34170_0, L_00000172bde70430;
L_00000172bde60af0 .arith/sub 32, v00000172bde34170_0, L_00000172bde70478;
L_00000172bde61590 .arith/sub 32, v00000172bde34170_0, L_00000172bde704c0;
L_00000172bde602d0 .reduce/nor v00000172bde364a0_0;
L_00000172bde60370 .reduce/nor v00000172bde364a0_0;
L_00000172bde5fb50 .cmp/eq 4, v00000172bde35d20_0, L_00000172bde70508;
S_00000172bd8c2680 .scope autofunction.vec4.s1, "in_range" "in_range" 8 252, 8 252 0, S_00000172bdcbd160;
 .timescale -9 -12;
v00000172bdda8960_0 .var "addr", 31 0;
v00000172bdda7060_0 .var "base", 31 0;
; Variable in_range is vec4 return value of scope S_00000172bd8c2680
v00000172bdda7ce0_0 .var "last", 31 0;
TD_chip_top.u_soc_core.u_bus_interconnect.in_range ;
    %load/vec4 v00000172bdda7060_0;
    %load/vec4 v00000172bdda8960_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.0, 5;
    %load/vec4 v00000172bdda8960_0;
    %load/vec4 v00000172bdda7ce0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.0;
    %ret/vec4 0, 0, 1;  Assign to in_range (store_vec4_to_lval)
    %end;
S_00000172bd8c2490 .scope module, "u_cim_ctrl" "cim_array_ctrl" 5 651, 9 54 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "soft_reset_pulse";
    .port_info 3 /INPUT 1 "start_pulse";
    .port_info 4 /INPUT 8 "timesteps";
    .port_info 5 /INPUT 64 "in_fifo_rdata";
    .port_info 6 /INPUT 1 "in_fifo_empty";
    .port_info 7 /OUTPUT 1 "in_fifo_pop";
    .port_info 8 /OUTPUT 64 "wl_bitmap";
    .port_info 9 /OUTPUT 1 "wl_valid_pulse";
    .port_info 10 /INPUT 1 "dac_done_pulse";
    .port_info 11 /OUTPUT 1 "cim_start_pulse";
    .port_info 12 /INPUT 1 "cim_done";
    .port_info 13 /OUTPUT 1 "adc_kick_pulse";
    .port_info 14 /INPUT 1 "neuron_in_valid";
    .port_info 15 /OUTPUT 1 "busy";
    .port_info 16 /OUTPUT 1 "done_pulse";
    .port_info 17 /OUTPUT 8 "timestep_counter";
    .port_info 18 /OUTPUT 3 "bitplane_shift";
P_00000172bdd17920 .param/l "BITPLANE_MAX" 1 9 94, C4<111>;
P_00000172bdd17958 .param/l "BITPLANE_W" 1 9 90, +C4<00000000000000000000000000000011>;
enum00000172bdd18440 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_FETCH" 3'b001,
   "ST_DAC" 3'b010,
   "ST_CIM" 3'b011,
   "ST_ADC" 3'b100,
   "ST_INC" 3'b101,
   "ST_DONE" 3'b110
 ;
L_00000172bdd99f70 .functor BUFZ 64, v00000172bde374e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000172bde36180_0 .var "adc_kick_pulse", 0 0;
v00000172bde36ea0_0 .var "adc_sent", 0 0;
v00000172bde35e60_0 .var "bitplane_shift", 2 0;
v00000172bde36a40_0 .var "busy", 0 0;
v00000172bde36fe0_0 .net "cim_done", 0 0, L_00000172bde64990;  alias, 1 drivers
v00000172bde37a80_0 .var "cim_sent", 0 0;
v00000172bde37080_0 .var "cim_start_pulse", 0 0;
v00000172bde36900_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde36f40_0 .net "dac_done_pulse", 0 0, v00000172bde38ff0_0;  alias, 1 drivers
v00000172bde36360_0 .var "dac_sent", 0 0;
v00000172bde36b80_0 .var "done_pulse", 0 0;
v00000172bde36d60_0 .net "in_fifo_empty", 0 0, L_00000172bde62cb0;  alias, 1 drivers
v00000172bde37120_0 .var "in_fifo_pop", 0 0;
v00000172bde36540_0 .net "in_fifo_rdata", 63 0, L_00000172bdd98d80;  alias, 1 drivers
v00000172bde371c0_0 .net "neuron_in_valid", 0 0, v00000172bddd5d60_0;  alias, 1 drivers
v00000172bde37b20_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde360e0_0 .net "soft_reset_pulse", 0 0, v00000172bde48000_0;  alias, 1 drivers
v00000172bde37260_0 .net "start_pulse", 0 0, v00000172bde480a0_0;  alias, 1 drivers
v00000172bde37300_0 .var "state", 2 0;
v00000172bde35c80_0 .var "timestep_counter", 7 0;
v00000172bde35fa0_0 .net "timesteps", 7 0, v00000172bde46f20_0;  alias, 1 drivers
v00000172bde37440_0 .net "wl_bitmap", 63 0, L_00000172bdd99f70;  alias, 1 drivers
v00000172bde374e0_0 .var "wl_reg", 63 0;
v00000172bde36040_0 .var "wl_valid_pulse", 0 0;
S_00000172bdccf7f0 .scope module, "u_dac" "dac_ctrl" 5 699, 10 58 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_bitmap";
    .port_info 3 /INPUT 1 "wl_valid_pulse";
    .port_info 4 /OUTPUT 64 "wl_spike";
    .port_info 5 /OUTPUT 1 "dac_valid";
    .port_info 6 /OUTPUT 1 "dac_done_pulse";
enum00000172bdd1a590 .enum4 (1)
   "ST_IDLE" 1'b0,
   "ST_LAT" 1'b1
 ;
L_00000172bdd9a130 .functor BUFZ 64, v00000172bde387d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000172bde365e0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde38ff0_0 .var "dac_done_pulse", 0 0;
v00000172bde37d30_0 .var "dac_valid", 0 0;
v00000172bde38af0_0 .var "lat_cnt", 7 0;
v00000172bde39b30_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde38cd0_0 .var "state", 0 0;
v00000172bde39310_0 .net "wl_bitmap", 63 0, L_00000172bdd98840;  alias, 1 drivers
v00000172bde387d0_0 .var "wl_reg", 63 0;
v00000172bde39090_0 .net "wl_spike", 63 0, L_00000172bdd9a130;  alias, 1 drivers
v00000172bde38f50_0 .net "wl_valid_pulse", 0 0, v00000172bde4df50_0;  alias, 1 drivers
S_00000172bd8dd8a0 .scope module, "u_data_sram" "sram_simple_dp" 5 459, 11 56 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "dma_rd_en";
    .port_info 9 /INPUT 32 "dma_rd_addr";
    .port_info 10 /OUTPUT 32 "dma_rdata";
P_00000172bdccf320 .param/l "ADDR_BITS" 1 11 82, +C4<00000000000000000000000000001100>;
P_00000172bdccf358 .param/l "MEM_BYTES" 0 11 57, +C4<00000000000000000100000000000000>;
P_00000172bdccf390 .param/l "WORDS" 1 11 81, +C4<00000000000000000001000000000000>;
L_00000172bdd98e60 .functor BUFZ 32, L_00000172bde61810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000172bde38d70_0 .net *"_ivl_10", 31 0, L_00000172bde61810;  1 drivers
v00000172bde39270_0 .net *"_ivl_12", 13 0, L_00000172bde5fc90;  1 drivers
L_00000172bde70628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde37c90_0 .net *"_ivl_15", 1 0, L_00000172bde70628;  1 drivers
v00000172bde398b0_0 .net *"_ivl_18", 31 0, L_00000172bde5f830;  1 drivers
v00000172bde38a50_0 .net *"_ivl_20", 13 0, L_00000172bde5f8d0;  1 drivers
L_00000172bde70670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde39450_0 .net *"_ivl_23", 1 0, L_00000172bde70670;  1 drivers
L_00000172bde706b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde37f10_0 .net/2u *"_ivl_24", 31 0, L_00000172bde706b8;  1 drivers
L_00000172bde705e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde393b0_0 .net/2u *"_ivl_4", 0 0, L_00000172bde705e0;  1 drivers
v00000172bde38050_0 .net *"_ivl_6", 65 0, L_00000172bde61770;  1 drivers
v00000172bde382d0_0 .net "_unused", 0 0, L_00000172bde5f6f0;  1 drivers
v00000172bde39810_0 .net "bus_word_addr", 11 0, L_00000172bde609b0;  1 drivers
v00000172bde394f0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde39950_0 .net "dma_rd_addr", 31 0, v00000172bde38190_0;  alias, 1 drivers
v00000172bde38370_0 .net "dma_rd_en", 0 0, v00000172bde385f0_0;  alias, 1 drivers
v00000172bde39590_0 .net "dma_rdata", 31 0, L_00000172bde5f970;  alias, 1 drivers
v00000172bde38e10_0 .net "dma_word_addr", 11 0, L_00000172bde61db0;  1 drivers
v00000172bde37dd0 .array "mem", 4095 0, 31 0;
v00000172bde38690_0 .net "rdata", 31 0, L_00000172bdd98e60;  alias, 1 drivers
v00000172bde38870_0 .net "req_addr", 31 0, L_00000172bde61450;  alias, 1 drivers
v00000172bde38730_0 .net "req_valid", 0 0, L_00000172bdd97960;  alias, 1 drivers
v00000172bde38c30_0 .net "req_wdata", 31 0, L_00000172bdd99800;  alias, 1 drivers
v00000172bde38910_0 .net "req_write", 0 0, L_00000172bdd99cd0;  alias, 1 drivers
v00000172bde39630_0 .net "req_wstrb", 3 0, L_00000172bdd98bc0;  alias, 1 drivers
v00000172bde396d0_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
L_00000172bde609b0 .part L_00000172bde61450, 2, 12;
L_00000172bde61db0 .part v00000172bde38190_0, 2, 12;
L_00000172bde61770 .concat [ 32 32 1 1], v00000172bde38190_0, L_00000172bde61450, o00000172bdde7ff8, L_00000172bde705e0;
L_00000172bde5f6f0 .reduce/and L_00000172bde61770;
L_00000172bde61810 .array/port v00000172bde37dd0, L_00000172bde5fc90;
L_00000172bde5fc90 .concat [ 12 2 0 0], L_00000172bde609b0, L_00000172bde70628;
L_00000172bde5f830 .array/port v00000172bde37dd0, L_00000172bde5f8d0;
L_00000172bde5f8d0 .concat [ 12 2 0 0], L_00000172bde61db0, L_00000172bde70670;
L_00000172bde5f970 .functor MUXZ 32, L_00000172bde706b8, L_00000172bde5f830, v00000172bde385f0_0, C4<>;
S_00000172bd8dda30 .scope module, "u_dma" "dma_engine" 5 499, 12 64 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /OUTPUT 1 "dma_rd_en";
    .port_info 9 /OUTPUT 32 "dma_rd_addr";
    .port_info 10 /INPUT 32 "dma_rd_data";
    .port_info 11 /OUTPUT 1 "in_fifo_push";
    .port_info 12 /OUTPUT 64 "in_fifo_wdata";
    .port_info 13 /INPUT 1 "in_fifo_full";
P_00000172bdcce980 .param/l "REG_DMA_CTRL" 1 12 99, C4<00001000>;
P_00000172bdcce9b8 .param/l "REG_LEN_WORDS" 1 12 98, C4<00000100>;
P_00000172bdcce9f0 .param/l "REG_SRC_ADDR" 1 12 97, C4<00000000>;
enum00000172bdd15d30 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_SETUP" 3'b001,
   "ST_RD0" 3'b010,
   "ST_RD1" 3'b011,
   "ST_PUSH" 3'b100
 ;
L_00000172bdd99e90 .functor AND 1, L_00000172bdd97ab0, L_00000172bdd99aa0, C4<1>, C4<1>;
v00000172bde37e70_0 .net *"_ivl_14", 29 0, L_00000172bde63430;  1 drivers
L_00000172bde707d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde39130_0 .net *"_ivl_16", 1 0, L_00000172bde707d8;  1 drivers
v00000172bde389b0_0 .net *"_ivl_18", 31 0, L_00000172bde620d0;  1 drivers
L_00000172bde70820 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000172bde38b90_0 .net/2u *"_ivl_20", 31 0, L_00000172bde70820;  1 drivers
v00000172bde38550_0 .net *"_ivl_25", 1 0, L_00000172bde63110;  1 drivers
L_00000172bde70868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde38eb0_0 .net/2u *"_ivl_26", 1 0, L_00000172bde70868;  1 drivers
L_00000172bde70790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde380f0_0 .net/2u *"_ivl_4", 0 0, L_00000172bde70790;  1 drivers
v00000172bde38410_0 .net *"_ivl_7", 23 0, L_00000172bde62350;  1 drivers
v00000172bde384b0_0 .net *"_ivl_8", 24 0, L_00000172bde63570;  1 drivers
v00000172bde391d0_0 .net "_unused", 0 0, L_00000172bde61ef0;  1 drivers
v00000172bde39770_0 .net "addr_align_ok", 0 0, L_00000172bde62670;  1 drivers
v00000172bde399f0_0 .net "addr_offset", 7 0, L_00000172bde625d0;  1 drivers
v00000172bde39a90_0 .var "addr_ptr", 31 0;
v00000172bde37fb0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde38190_0 .var "dma_rd_addr", 31 0;
v00000172bde38230_0 .net "dma_rd_data", 31 0, L_00000172bde5f970;  alias, 1 drivers
v00000172bde385f0_0 .var "dma_rd_en", 0 0;
v00000172bde39e80_0 .var "done_sticky", 0 0;
v00000172bde3a7e0_0 .net "end_addr", 31 0, L_00000172bde627b0;  1 drivers
v00000172bde3a880_0 .net "end_overflow", 0 0, L_00000172bde628f0;  1 drivers
v00000172bde3a9c0_0 .var "err_sticky", 0 0;
v00000172bde3a240_0 .net "in_fifo_full", 0 0, L_00000172bde62850;  alias, 1 drivers
v00000172bde3b1e0_0 .var "in_fifo_push", 0 0;
v00000172bde3b5a0_0 .var "in_fifo_wdata", 63 0;
v00000172bde3b3c0_0 .net "len_bytes", 31 0, L_00000172bde62e90;  1 drivers
v00000172bde3a920_0 .var "len_words_reg", 31 0;
v00000172bde3a1a0_0 .var "rdata", 31 0;
v00000172bde3ae20_0 .net "req_addr", 31 0, L_00000172bde61b30;  alias, 1 drivers
v00000172bde39de0_0 .net "req_valid", 0 0, L_00000172bdd97ab0;  alias, 1 drivers
v00000172bde3baa0_0 .net "req_wdata", 31 0, L_00000172bdd98a70;  alias, 1 drivers
v00000172bde3b280_0 .net "req_write", 0 0, L_00000172bdd99aa0;  alias, 1 drivers
v00000172bde3a100_0 .net "req_wstrb", 3 0, L_00000172bdd996b0;  alias, 1 drivers
v00000172bde39f20_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde3b0a0_0 .var "src_addr_reg", 31 0;
v00000172bde3aec0_0 .var "state", 2 0;
v00000172bde3a2e0_0 .var "word0_reg", 31 0;
v00000172bde3a420_0 .var "word1_reg", 31 0;
v00000172bde3ad80_0 .var "words_rem", 31 0;
v00000172bde3b320_0 .net "write_en", 0 0, L_00000172bdd99e90;  1 drivers
E_00000172bdd738b0/0 .event anyedge, v00000172bde399f0_0, v00000172bde3b0a0_0, v00000172bde3a920_0, v00000172bde39e80_0;
E_00000172bdd738b0/1 .event anyedge, v00000172bde3a9c0_0, v00000172bde3aec0_0;
E_00000172bdd738b0 .event/or E_00000172bdd738b0/0, E_00000172bdd738b0/1;
E_00000172bdd737b0 .event anyedge, v00000172bde3aec0_0, v00000172bde3a240_0, v00000172bde3a420_0, v00000172bde3a2e0_0;
E_00000172bdd73970 .event anyedge, v00000172bde39a90_0, v00000172bde3aec0_0;
L_00000172bde625d0 .part L_00000172bde61b30, 0, 8;
L_00000172bde62350 .part L_00000172bde61b30, 8, 24;
L_00000172bde63570 .concat [ 24 1 0 0], L_00000172bde62350, L_00000172bde70790;
L_00000172bde61ef0 .reduce/and L_00000172bde63570;
L_00000172bde63430 .part v00000172bde3a920_0, 0, 30;
L_00000172bde62e90 .concat [ 2 30 0 0], L_00000172bde707d8, L_00000172bde63430;
L_00000172bde620d0 .arith/sum 32, v00000172bde3b0a0_0, L_00000172bde62e90;
L_00000172bde627b0 .arith/sub 32, L_00000172bde620d0, L_00000172bde70820;
L_00000172bde63110 .part v00000172bde3b0a0_0, 0, 2;
L_00000172bde62670 .cmp/eq 2, L_00000172bde63110, L_00000172bde70868;
L_00000172bde628f0 .cmp/gt 32, v00000172bde3b0a0_0, L_00000172bde627b0;
S_00000172bd8e67f0 .scope module, "u_fifo_regs" "fifo_regs" 5 615, 13 39 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "req_valid";
    .port_info 1 /INPUT 1 "req_write";
    .port_info 2 /INPUT 32 "req_addr";
    .port_info 3 /INPUT 32 "req_wdata";
    .port_info 4 /INPUT 4 "req_wstrb";
    .port_info 5 /OUTPUT 32 "rdata";
    .port_info 6 /INPUT 9 "in_fifo_count";
    .port_info 7 /INPUT 9 "out_fifo_count";
    .port_info 8 /INPUT 1 "in_fifo_empty";
    .port_info 9 /INPUT 1 "in_fifo_full";
    .port_info 10 /INPUT 1 "out_fifo_empty";
    .port_info 11 /INPUT 1 "out_fifo_full";
P_00000172bdccefb0 .param/l "REG_IN_COUNT" 1 13 61, C4<00000000>;
P_00000172bdccefe8 .param/l "REG_OUT_COUNT" 1 13 62, C4<00000100>;
P_00000172bdccf020 .param/l "REG_STATUS" 1 13 63, C4<00001000>;
L_00000172bde70aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde3a380_0 .net/2u *"_ivl_2", 0 0, L_00000172bde70aa8;  1 drivers
v00000172bde3aa60_0 .net *"_ivl_5", 23 0, L_00000172bde62530;  1 drivers
v00000172bde3b460_0 .net *"_ivl_6", 62 0, L_00000172bde62fd0;  1 drivers
v00000172bde3b500_0 .net "_unused", 0 0, L_00000172bde62710;  1 drivers
v00000172bde3b6e0_0 .net "addr_offset", 7 0, L_00000172bde63070;  1 drivers
v00000172bde3a4c0_0 .net "in_fifo_count", 8 0, v00000172bde3a740_0;  alias, 1 drivers
v00000172bde3b820_0 .net "in_fifo_empty", 0 0, L_00000172bde62cb0;  alias, 1 drivers
v00000172bde3b640_0 .net "in_fifo_full", 0 0, L_00000172bde62850;  alias, 1 drivers
v00000172bde3b000_0 .net "out_fifo_count", 8 0, v00000172bde47600_0;  alias, 1 drivers
v00000172bde3a560_0 .net "out_fifo_empty", 0 0, L_00000172bde62c10;  alias, 1 drivers
v00000172bde3ab00_0 .net "out_fifo_full", 0 0, L_00000172bde63390;  alias, 1 drivers
v00000172bde3ace0_0 .var "rdata", 31 0;
v00000172bde3af60_0 .net "req_addr", 31 0, L_00000172bde61590;  alias, 1 drivers
v00000172bde3b780_0 .net "req_valid", 0 0, L_00000172bdd97ce0;  alias, 1 drivers
v00000172bde3aba0_0 .net "req_wdata", 31 0, L_00000172bdd98b50;  alias, 1 drivers
v00000172bde3b140_0 .net "req_write", 0 0, L_00000172bdd99f00;  alias, 1 drivers
v00000172bde3a600_0 .net "req_wstrb", 3 0, L_00000172bdd99480;  alias, 1 drivers
E_00000172bdd72eb0/0 .event anyedge, v00000172bde3b6e0_0, v00000172bde3a4c0_0, v00000172bde3b000_0, v00000172bde36d60_0;
E_00000172bdd72eb0/1 .event anyedge, v00000172bde3a240_0, v00000172bde3a560_0, v00000172bde3ab00_0;
E_00000172bdd72eb0 .event/or E_00000172bdd72eb0/0, E_00000172bdd72eb0/1;
L_00000172bde63070 .part L_00000172bde61590, 0, 8;
L_00000172bde62530 .part L_00000172bde61590, 8, 24;
LS_00000172bde62fd0_0_0 .concat [ 4 32 24 1], L_00000172bdd99480, L_00000172bdd98b50, L_00000172bde62530, L_00000172bdd99f00;
LS_00000172bde62fd0_0_4 .concat [ 1 1 0 0], L_00000172bdd97ce0, L_00000172bde70aa8;
L_00000172bde62fd0 .concat [ 61 2 0 0], LS_00000172bde62fd0_0_0, LS_00000172bde62fd0_0_4;
L_00000172bde62710 .reduce/and L_00000172bde62fd0;
S_00000172bd907610 .scope module, "u_input_fifo" "fifo_sync" 5 527, 14 86 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 64 "push_data";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 64 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 9 "count";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
P_00000172bdddcfe0 .param/l "ADDR_BITS" 1 14 112, +C4<00000000000000000000000000001000>;
P_00000172bdddd018 .param/l "COUNT_W" 1 14 113, +C4<00000000000000000000000000001001>;
P_00000172bdddd050 .param/l "DEPTH" 0 14 88, +C4<00000000000000000000000100000000>;
P_00000172bdddd088 .param/l "DEPTH_VAL" 1 14 114, C4<100000000>;
P_00000172bdddd0c0 .param/l "WIDTH" 0 14 87, +C4<00000000000000000000000001000000>;
L_00000172bdd99b80 .functor OR 1, L_00000172bde63250, v00000172bde37120_0, C4<0>, C4<0>;
L_00000172bdd99bf0 .functor AND 1, v00000172bde3b1e0_0, L_00000172bdd99b80, C4<1>, C4<1>;
L_00000172bdd99250 .functor AND 1, v00000172bde37120_0, L_00000172bde62170, C4<1>, C4<1>;
L_00000172bdd98d80 .functor BUFZ 64, L_00000172bde62a30, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000172bde3b8c0_0 .net *"_ivl_1", 0 0, L_00000172bde63250;  1 drivers
L_00000172bde708b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde3ac40_0 .net/2u *"_ivl_10", 8 0, L_00000172bde708b0;  1 drivers
L_00000172bde708f8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v00000172bde3b960_0 .net/2u *"_ivl_14", 8 0, L_00000172bde708f8;  1 drivers
v00000172bde3a6a0_0 .net *"_ivl_18", 63 0, L_00000172bde62a30;  1 drivers
v00000172bde3ba00_0 .net *"_ivl_20", 9 0, L_00000172bde62990;  1 drivers
L_00000172bde70940 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde3bb40_0 .net *"_ivl_23", 1 0, L_00000172bde70940;  1 drivers
v00000172bde39ca0_0 .net *"_ivl_3", 0 0, L_00000172bdd99b80;  1 drivers
v00000172bde39d40_0 .net *"_ivl_7", 0 0, L_00000172bde62170;  1 drivers
v00000172bde39fc0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde3a740_0 .var "count", 8 0;
v00000172bde3a060_0 .net "empty", 0 0, L_00000172bde62cb0;  alias, 1 drivers
v00000172bde3bd50_0 .net "full", 0 0, L_00000172bde62850;  alias, 1 drivers
v00000172bde3d650 .array "mem", 255 0, 63 0;
v00000172bde3d150_0 .var "overflow", 0 0;
v00000172bde3da10_0 .net "pop", 0 0, v00000172bde37120_0;  alias, 1 drivers
v00000172bde3c4d0_0 .net "pop_fire", 0 0, L_00000172bdd99250;  1 drivers
v00000172bde3cd90_0 .net "push", 0 0, v00000172bde3b1e0_0;  alias, 1 drivers
v00000172bde3c390_0 .net "push_data", 63 0, v00000172bde3b5a0_0;  alias, 1 drivers
v00000172bde3dab0_0 .net "push_fire", 0 0, L_00000172bdd99bf0;  1 drivers
v00000172bde3db50_0 .net "rd_data", 63 0, L_00000172bdd98d80;  alias, 1 drivers
v00000172bde3d6f0_0 .var "rd_ptr", 7 0;
v00000172bde3d970_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde3c930_0 .var "underflow", 0 0;
v00000172bde3bf30_0 .var "wr_ptr", 7 0;
L_00000172bde63250 .reduce/nor L_00000172bde62850;
L_00000172bde62170 .reduce/nor L_00000172bde62cb0;
L_00000172bde62cb0 .cmp/eq 9, v00000172bde3a740_0, L_00000172bde708b0;
L_00000172bde62850 .cmp/eq 9, v00000172bde3a740_0, L_00000172bde708f8;
L_00000172bde62a30 .array/port v00000172bde3d650, L_00000172bde62990;
L_00000172bde62990 .concat [ 8 2 0 0], v00000172bde3d6f0_0, L_00000172bde70940;
S_00000172bd9077a0 .scope module, "u_instr_sram" "sram_simple" 5 444, 15 55 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
P_00000172bdccef00 .param/l "ADDR_BITS" 1 15 73, +C4<00000000000000000000000000001100>;
P_00000172bdccef38 .param/l "MEM_BYTES" 0 15 58, +C4<00000000000000000100000000000000>;
P_00000172bdccef70 .param/l "WORDS" 1 15 72, +C4<00000000000000000001000000000000>;
L_00000172bdd98c30 .functor BUFZ 32, L_00000172bde5fbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000172bde3c9d0_0 .net *"_ivl_10", 13 0, L_00000172bde60910;  1 drivers
L_00000172bde70598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde3bcb0_0 .net *"_ivl_13", 1 0, L_00000172bde70598;  1 drivers
L_00000172bde70550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde3d010_0 .net/2u *"_ivl_2", 0 0, L_00000172bde70550;  1 drivers
v00000172bde3d330_0 .net *"_ivl_4", 69 0, L_00000172bde61d10;  1 drivers
v00000172bde3cbb0_0 .net *"_ivl_8", 31 0, L_00000172bde5fbf0;  1 drivers
v00000172bde3c110_0 .net "_unused", 0 0, L_00000172bde616d0;  1 drivers
v00000172bde3ca70_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde3d470 .array "mem", 4095 0, 31 0;
v00000172bde3c570_0 .net "rdata", 31 0, L_00000172bdd98c30;  alias, 1 drivers
v00000172bde3c430_0 .net "req_addr", 31 0, L_00000172bde60550;  alias, 1 drivers
v00000172bde3bdf0_0 .net "req_valid", 0 0, L_00000172bdd96e70;  alias, 1 drivers
v00000172bde3c750_0 .net "req_wdata", 31 0, L_00000172bdd99100;  alias, 1 drivers
v00000172bde3c610_0 .net "req_write", 0 0, L_00000172bdd97e30;  alias, 1 drivers
v00000172bde3c7f0_0 .net "req_wstrb", 3 0, L_00000172bdd98fb0;  alias, 1 drivers
v00000172bde3be90_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde3ced0_0 .net "word_addr", 11 0, L_00000172bde605f0;  1 drivers
L_00000172bde605f0 .part L_00000172bde60550, 2, 12;
LS_00000172bde61d10_0_0 .concat [ 4 32 32 1], L_00000172bdd98fb0, L_00000172bdd99100, L_00000172bde60550, o00000172bdde7ff8;
LS_00000172bde61d10_0_4 .concat [ 1 0 0 0], L_00000172bde70550;
L_00000172bde61d10 .concat [ 69 1 0 0], LS_00000172bde61d10_0_0, LS_00000172bde61d10_0_4;
L_00000172bde616d0 .reduce/and L_00000172bde61d10;
L_00000172bde5fbf0 .array/port v00000172bde3d470, L_00000172bde60910;
L_00000172bde60910 .concat [ 12 2 0 0], L_00000172bde605f0, L_00000172bde70598;
S_00000172bde3dc70 .scope module, "u_jtag" "jtag_stub" 5 935, 16 36 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jtag_tck";
    .port_info 1 /INPUT 1 "jtag_tms";
    .port_info 2 /INPUT 1 "jtag_tdi";
    .port_info 3 /OUTPUT 1 "jtag_tdo";
L_00000172bdd99640 .functor XOR 1, o00000172bddec168, o00000172bddec1f8, C4<0>, C4<0>;
L_00000172bdd999c0 .functor XOR 1, L_00000172bdd99640, o00000172bddec198, C4<0>, C4<0>;
v00000172bde3c6b0_0 .net *"_ivl_0", 0 0, L_00000172bdd99640;  1 drivers
v00000172bde3ccf0_0 .net "_unused", 0 0, L_00000172bdd999c0;  1 drivers
v00000172bde3bfd0_0 .net "jtag_tck", 0 0, o00000172bddec168;  alias, 0 drivers
v00000172bde3c070_0 .net "jtag_tdi", 0 0, o00000172bddec198;  alias, 0 drivers
v00000172bde3cb10_0 .net "jtag_tdo", 0 0, L_00000172bde70ce8;  alias, 1 drivers
v00000172bde3c1b0_0 .net "jtag_tms", 0 0, o00000172bddec1f8;  alias, 0 drivers
S_00000172bde3e170 .scope module, "u_lif" "lif_neurons" 5 759, 17 59 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "soft_reset_pulse";
    .port_info 3 /INPUT 1 "neuron_in_valid";
    .port_info 4 /INPUT 90 "neuron_in_data";
    .port_info 5 /INPUT 3 "bitplane_shift";
    .port_info 6 /INPUT 32 "threshold";
    .port_info 7 /INPUT 1 "reset_mode";
    .port_info 8 /OUTPUT 1 "out_fifo_push";
    .port_info 9 /OUTPUT 4 "out_fifo_wdata";
    .port_info 10 /INPUT 1 "out_fifo_full";
P_00000172bdddd580 .param/l "BITPLANE_MAX" 1 17 89, C4<111>;
P_00000172bdddd5b8 .param/l "BITPLANE_W" 1 17 87, +C4<00000000000000000000000000000011>;
P_00000172bdddd5f0 .param/l "MEM_W" 1 17 86, +C4<00000000000000000000000000100000>;
P_00000172bdddd628 .param/l "QADDR_BITS" 1 17 120, +C4<00000000000000000000000000000101>;
P_00000172bdddd660 .param/l "QDEPTH" 1 17 119, +C4<00000000000000000000000000100000>;
L_00000172bdd99db0 .functor BUFZ 1, v00000172bde4a260_0, C4<0>, C4<0>, C4<0>;
v00000172bde3c2f0_0 .net "_unused_queue_overflow", 0 0, L_00000172bdd99db0;  1 drivers
v00000172bde3d1f0_0 .net "bitplane_shift", 2 0, v00000172bde35e60_0;  alias, 1 drivers
v00000172bde3d290_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde3d3d0_0 .var/i "i", 31 0;
v00000172bde3d830 .array/s "membrane", 9 0, 31 0;
v00000172bde3d5b0_0 .net "neuron_in_data", 89 0, v00000172bddd4b40_0;  alias, 1 drivers
v00000172bde3d790_0 .net "neuron_in_valid", 0 0, v00000172bddd5d60_0;  alias, 1 drivers
v00000172bde3d8d0_0 .net "out_fifo_full", 0 0, L_00000172bde63390;  alias, 1 drivers
v00000172bde4a620_0 .var "out_fifo_push", 0 0;
v00000172bde4aa80_0 .var "out_fifo_wdata", 3 0;
v00000172bde4a300_0 .var "q_count", 5 0;
v00000172bde4a260_0 .var "queue_overflow", 0 0;
v00000172bde4ab20_0 .var "rd_ptr", 4 0;
v00000172bde49f40_0 .net "reset_mode", 0 0, v00000172bde47c40_0;  alias, 1 drivers
v00000172bde4a6c0_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde49720_0 .net "soft_reset_pulse", 0 0, v00000172bde48000_0;  alias, 1 drivers
v00000172bde499a0 .array "spike_q", 31 0, 3 0;
v00000172bde4a3a0_0 .net "threshold", 31 0, v00000172bde48be0_0;  alias, 1 drivers
v00000172bde4a440_0 .net/s "threshold_ext", 31 0, L_00000172bde64fd0;  1 drivers
v00000172bde4a9e0_0 .var "wr_ptr", 4 0;
L_00000172bde64fd0 .concat [ 32 0 0 0], v00000172bde48be0_0;
S_00000172bde3ec60 .scope begin, "lif_ff" "lif_ff" 17 139, 17 139 0, S_00000172bde3e170;
 .timescale -9 -12;
v00000172bde3c890_0 .var/s "addend", 31 0;
v00000172bde3cc50_0 .var/s "new_mem", 31 0;
v00000172bde3ce30_0 .var/s "signed_in", 8 0;
v00000172bde3c250_0 .var "spike", 0 0;
v00000172bde3cf70_0 .var/2s "temp_count", 31 0;
v00000172bde3d0b0_0 .var/2s "temp_rd_ptr", 31 0;
v00000172bde3d510_0 .var/2s "temp_wr_ptr", 31 0;
S_00000172bde3de50 .scope module, "u_macro" "cim_macro_blackbox" 5 715, 18 103 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_spike";
    .port_info 3 /INPUT 1 "dac_valid";
    .port_info 4 /INPUT 1 "cim_start";
    .port_info 5 /OUTPUT 1 "cim_done";
    .port_info 6 /INPUT 1 "adc_start";
    .port_info 7 /OUTPUT 1 "adc_done";
    .port_info 8 /INPUT 5 "bl_sel";
    .port_info 9 /OUTPUT 8 "bl_data";
P_00000172bd8ddbc0 .param/l "ADC_CH_MAX" 1 18 141, C4<10100>;
P_00000172bd8ddbf8 .param/l "BL_SEL_W" 1 18 135, +C4<00000000000000000000000000000101>;
P_00000172bd8ddc30 .param/l "P_ADC_CHANNELS" 0 18 105, +C4<00000000000000000000000000010100>;
P_00000172bd8ddc68 .param/l "P_NUM_INPUTS" 0 18 104, +C4<00000000000000000000000001000000>;
v00000172bde497c0_0 .var "adc_busy", 0 0;
v00000172bde49860_0 .var "adc_cnt", 7 0;
v00000172bde4ad00_0 .var "adc_done", 0 0;
v00000172bde49c20_0 .net "adc_start", 0 0, v00000172bddd5180_0;  alias, 1 drivers
v00000172bde4abc0_0 .var "bl_data", 7 0;
v00000172bde49ae0_0 .var "bl_data_internal", 159 0;
v00000172bde4a800_0 .net "bl_sel", 4 0, v00000172bddd4960_0;  alias, 1 drivers
v00000172bde49b80_0 .var "cim_busy", 0 0;
v00000172bde49900_0 .var "cim_cnt", 7 0;
v00000172bde49cc0_0 .var "cim_done", 0 0;
v00000172bde49ea0_0 .net "cim_start", 0 0, v00000172bde37080_0;  alias, 1 drivers
v00000172bde49d60_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde49fe0_0 .net "dac_valid", 0 0, v00000172bde37d30_0;  alias, 1 drivers
v00000172bde4a4e0_0 .var "pop_count", 7 0;
v00000172bde4a1c0_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde4ac60_0 .var "wl_latched", 63 0;
v00000172bde4a580_0 .net "wl_spike", 63 0, L_00000172bdd9a130;  alias, 1 drivers
E_00000172bdd737f0 .event anyedge, v00000172bddd4960_0, v00000172bde49ae0_0;
E_00000172bdd73c30 .event anyedge, v00000172bde4ac60_0;
S_00000172bde3e300 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 18 288, 18 288 0, S_00000172bde3de50;
 .timescale -9 -12;
v00000172bde49680_0 .var/2s "j", 31 0;
S_00000172bde3e490 .scope autofunction.vec4.s8, "popcount_fn" "popcount_fn" 18 172, 18 172 0, S_00000172bde3de50;
 .timescale -9 -12;
v00000172bde4a760_0 .var/i "k", 31 0;
; Variable popcount_fn is vec4 return value of scope S_00000172bde3e490
v00000172bde49a40_0 .var "v", 63 0;
TD_chip_top.u_soc_core.u_macro.popcount_fn ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to popcount_fn (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4a760_0, 0, 32;
T_1.1 ;
    %load/vec4 v00000172bde4a760_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.2, 5;
    %retload/vec4 0; Load popcount_fn (draw_signal_vec4)
    %load/vec4 v00000172bde49a40_0;
    %load/vec4 v00000172bde4a760_0;
    %part/s 1;
    %pad/u 8;
    %add;
    %ret/vec4 0, 0, 8;  Assign to popcount_fn (store_vec4_to_lval)
    %load/vec4 v00000172bde4a760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000172bde4a760_0, 0, 32;
    %jmp T_1.1;
T_1.2 ;
    %end;
S_00000172bde3e620 .scope module, "u_output_fifo" "fifo_sync" 5 544, 14 86 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 4 "push_data";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 4 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 9 "count";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
P_00000172bdddd6a0 .param/l "ADDR_BITS" 1 14 112, +C4<00000000000000000000000000001000>;
P_00000172bdddd6d8 .param/l "COUNT_W" 1 14 113, +C4<00000000000000000000000000001001>;
P_00000172bdddd710 .param/l "DEPTH" 0 14 88, +C4<00000000000000000000000100000000>;
P_00000172bdddd748 .param/l "DEPTH_VAL" 1 14 114, C4<100000000>;
P_00000172bdddd780 .param/l "WIDTH" 0 14 87, +C4<00000000000000000000000000000100>;
L_00000172bdd992c0 .functor OR 1, L_00000172bde61f90, v00000172bde47920_0, C4<0>, C4<0>;
L_00000172bdd99d40 .functor AND 1, v00000172bde4a620_0, L_00000172bdd992c0, C4<1>, C4<1>;
L_00000172bdd99c60 .functor AND 1, v00000172bde47920_0, L_00000172bde62d50, C4<1>, C4<1>;
L_00000172bdd99330 .functor BUFZ 4, L_00000172bde62b70, C4<0000>, C4<0000>, C4<0000>;
v00000172bde4a8a0_0 .net *"_ivl_1", 0 0, L_00000172bde61f90;  1 drivers
L_00000172bde70988 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000172bde4a940_0 .net/2u *"_ivl_10", 8 0, L_00000172bde70988;  1 drivers
L_00000172bde709d0 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v00000172bde4a080_0 .net/2u *"_ivl_14", 8 0, L_00000172bde709d0;  1 drivers
v00000172bde4a120_0 .net *"_ivl_18", 3 0, L_00000172bde62b70;  1 drivers
v00000172bde485a0_0 .net *"_ivl_20", 9 0, L_00000172bde634d0;  1 drivers
L_00000172bde70a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde47100_0 .net *"_ivl_23", 1 0, L_00000172bde70a18;  1 drivers
v00000172bde47740_0 .net *"_ivl_3", 0 0, L_00000172bdd992c0;  1 drivers
v00000172bde47ce0_0 .net *"_ivl_7", 0 0, L_00000172bde62d50;  1 drivers
v00000172bde47f60_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde47600_0 .var "count", 8 0;
v00000172bde48140_0 .net "empty", 0 0, L_00000172bde62c10;  alias, 1 drivers
v00000172bde47d80_0 .net "full", 0 0, L_00000172bde63390;  alias, 1 drivers
v00000172bde48c80 .array "mem", 255 0, 3 0;
v00000172bde494a0_0 .var "overflow", 0 0;
v00000172bde47a60_0 .net "pop", 0 0, v00000172bde47920_0;  alias, 1 drivers
v00000172bde47560_0 .net "pop_fire", 0 0, L_00000172bdd99c60;  1 drivers
v00000172bde48640_0 .net "push", 0 0, v00000172bde4a620_0;  alias, 1 drivers
v00000172bde49040_0 .net "push_data", 3 0, v00000172bde4aa80_0;  alias, 1 drivers
v00000172bde48320_0 .net "push_fire", 0 0, L_00000172bdd99d40;  1 drivers
v00000172bde477e0_0 .net "rd_data", 3 0, L_00000172bdd99330;  alias, 1 drivers
v00000172bde47420_0 .var "rd_ptr", 7 0;
v00000172bde471a0_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde48820_0 .var "underflow", 0 0;
v00000172bde47e20_0 .var "wr_ptr", 7 0;
L_00000172bde61f90 .reduce/nor L_00000172bde63390;
L_00000172bde62d50 .reduce/nor L_00000172bde62c10;
L_00000172bde62c10 .cmp/eq 9, v00000172bde47600_0, L_00000172bde70988;
L_00000172bde63390 .cmp/eq 9, v00000172bde47600_0, L_00000172bde709d0;
L_00000172bde62b70 .array/port v00000172bde48c80, L_00000172bde634d0;
L_00000172bde634d0 .concat [ 8 2 0 0], v00000172bde47420_0, L_00000172bde70a18;
S_00000172bde3e7b0 .scope module, "u_reg_bank" "reg_bank" 5 573, 19 96 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "snn_busy";
    .port_info 9 /INPUT 1 "snn_done_pulse";
    .port_info 10 /INPUT 8 "timestep_counter";
    .port_info 11 /INPUT 1 "in_fifo_empty";
    .port_info 12 /INPUT 1 "in_fifo_full";
    .port_info 13 /INPUT 1 "out_fifo_empty";
    .port_info 14 /INPUT 1 "out_fifo_full";
    .port_info 15 /INPUT 4 "out_fifo_rdata";
    .port_info 16 /INPUT 9 "out_fifo_count";
    .port_info 17 /INPUT 16 "adc_sat_high";
    .port_info 18 /INPUT 16 "adc_sat_low";
    .port_info 19 /INPUT 16 "dbg_dma_frame_cnt";
    .port_info 20 /INPUT 16 "dbg_cim_cycle_cnt";
    .port_info 21 /INPUT 16 "dbg_spike_cnt";
    .port_info 22 /INPUT 16 "dbg_wl_stall_cnt";
    .port_info 23 /OUTPUT 32 "neuron_threshold";
    .port_info 24 /OUTPUT 8 "timesteps";
    .port_info 25 /OUTPUT 1 "reset_mode";
    .port_info 26 /OUTPUT 1 "start_pulse";
    .port_info 27 /OUTPUT 1 "soft_reset_pulse";
    .port_info 28 /OUTPUT 1 "cim_test_mode";
    .port_info 29 /OUTPUT 8 "cim_test_data";
    .port_info 30 /OUTPUT 1 "out_fifo_pop";
P_00000172bd92ddb0 .param/l "REG_ADC_SAT_COUNT" 1 19 173, C4<00101000>;
P_00000172bd92dde8 .param/l "REG_CIM_CTRL" 1 19 162, C4<00010100>;
P_00000172bd92de20 .param/l "REG_CIM_TEST" 1 19 175, C4<00101100>;
P_00000172bd92de58 .param/l "REG_DBG_CNT_0" 1 19 177, C4<00110000>;
P_00000172bd92de90 .param/l "REG_DBG_CNT_1" 1 19 178, C4<00110100>;
P_00000172bd92dec8 .param/l "REG_NUM_INPUTS" 1 19 159, C4<00001000>;
P_00000172bd92df00 .param/l "REG_NUM_OUTPUTS" 1 19 160, C4<00001100>;
P_00000172bd92df38 .param/l "REG_OUT_COUNT" 1 19 165, C4<00100000>;
P_00000172bd92df70 .param/l "REG_OUT_DATA" 1 19 164, C4<00011100>;
P_00000172bd92dfa8 .param/l "REG_RESET_MODE" 1 19 161, C4<00010000>;
P_00000172bd92dfe0 .param/l "REG_STATUS" 1 19 163, C4<00011000>;
P_00000172bd92e018 .param/l "REG_THRESHOLD" 1 19 157, C4<00000000>;
P_00000172bd92e050 .param/l "REG_THRESHOLD_RATIO" 1 19 171, C4<00100100>;
P_00000172bd92e088 .param/l "REG_TIMESTEPS" 1 19 158, C4<00000100>;
L_00000172bdd994f0 .functor AND 1, L_00000172bdd97030, L_00000172bdd99a30, C4<1>, C4<1>;
v00000172bde48460_0 .net *"_ivl_10", 26 0, L_00000172bde62210;  1 drivers
L_00000172bde70a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde490e0_0 .net/2u *"_ivl_4", 0 0, L_00000172bde70a60;  1 drivers
v00000172bde48500_0 .net *"_ivl_7", 23 0, L_00000172bde62030;  1 drivers
v00000172bde48aa0_0 .net *"_ivl_9", 1 0, L_00000172bde62f30;  1 drivers
v00000172bde48d20_0 .net "_unused", 0 0, L_00000172bde623f0;  1 drivers
v00000172bde486e0_0 .net "adc_sat_high", 15 0, v00000172bddd4820_0;  alias, 1 drivers
v00000172bde49180_0 .net "adc_sat_low", 15 0, v00000172bddd57c0_0;  alias, 1 drivers
v00000172bde474c0_0 .net "addr_offset", 7 0, L_00000172bde62df0;  1 drivers
v00000172bde48b40_0 .var "cim_test_data", 7 0;
v00000172bde47880_0 .var "cim_test_mode", 0 0;
v00000172bde48960_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde48f00_0 .net "dbg_cim_cycle_cnt", 15 0, v00000172bde5e3f0_0;  1 drivers
v00000172bde483c0_0 .net "dbg_dma_frame_cnt", 15 0, v00000172bde5e7b0_0;  1 drivers
v00000172bde476a0_0 .net "dbg_spike_cnt", 15 0, v00000172bde5e8f0_0;  1 drivers
v00000172bde49360_0 .net "dbg_wl_stall_cnt", 15 0, v00000172bde5e530_0;  1 drivers
v00000172bde49220_0 .var "done_sticky", 0 0;
v00000172bde48780_0 .net "in_fifo_empty", 0 0, L_00000172bde62cb0;  alias, 1 drivers
v00000172bde49540_0 .net "in_fifo_full", 0 0, L_00000172bde62850;  alias, 1 drivers
v00000172bde48be0_0 .var "neuron_threshold", 31 0;
v00000172bde48280_0 .net "out_fifo_count", 8 0, v00000172bde47600_0;  alias, 1 drivers
v00000172bde495e0_0 .net "out_fifo_empty", 0 0, L_00000172bde62c10;  alias, 1 drivers
v00000172bde488c0_0 .net "out_fifo_full", 0 0, L_00000172bde63390;  alias, 1 drivers
v00000172bde47920_0 .var "out_fifo_pop", 0 0;
v00000172bde47ec0_0 .net "out_fifo_rdata", 3 0, L_00000172bdd99330;  alias, 1 drivers
v00000172bde48a00_0 .var "pop_pending", 0 0;
v00000172bde47ba0_0 .var "rdata", 31 0;
v00000172bde479c0_0 .net "req_addr", 31 0, L_00000172bde60870;  alias, 1 drivers
v00000172bde48dc0_0 .net "req_valid", 0 0, L_00000172bdd97030;  alias, 1 drivers
v00000172bde492c0_0 .net "req_wdata", 31 0, L_00000172bdd99e20;  alias, 1 drivers
v00000172bde47b00_0 .net "req_write", 0 0, L_00000172bdd99a30;  alias, 1 drivers
v00000172bde472e0_0 .net "req_wstrb", 3 0, L_00000172bdd99870;  alias, 1 drivers
v00000172bde47c40_0 .var "reset_mode", 0 0;
v00000172bde46e80_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde48fa0_0 .net "snn_busy", 0 0, v00000172bde36a40_0;  alias, 1 drivers
v00000172bde48e60_0 .net "snn_done_pulse", 0 0, v00000172bde36b80_0;  alias, 1 drivers
v00000172bde48000_0 .var "soft_reset_pulse", 0 0;
v00000172bde480a0_0 .var "start_pulse", 0 0;
v00000172bde481e0_0 .var "threshold_ratio", 7 0;
v00000172bde49400_0 .net "timestep_counter", 7 0, v00000172bde35c80_0;  alias, 1 drivers
v00000172bde46f20_0 .var "timesteps", 7 0;
v00000172bde46fc0_0 .net "write_en", 0 0, L_00000172bdd994f0;  1 drivers
E_00000172bdd73c70/0 .event anyedge, v00000172bde474c0_0, v00000172bde4a3a0_0, v00000172bde35fa0_0, v00000172bde49f40_0;
E_00000172bdd73c70/1 .event anyedge, v00000172bde49220_0, v00000172bde36a40_0, v00000172bde36d60_0, v00000172bde3a240_0;
E_00000172bdd73c70/2 .event anyedge, v00000172bde3a560_0, v00000172bde3ab00_0, v00000172bde35c80_0, v00000172bde477e0_0;
E_00000172bdd73c70/3 .event anyedge, v00000172bde3b000_0, v00000172bde481e0_0, v00000172bddd57c0_0, v00000172bddd4820_0;
E_00000172bdd73c70/4 .event anyedge, v00000172bde48b40_0, v00000172bde47880_0, v00000172bde48f00_0, v00000172bde483c0_0;
E_00000172bdd73c70/5 .event anyedge, v00000172bde49360_0, v00000172bde476a0_0;
E_00000172bdd73c70 .event/or E_00000172bdd73c70/0, E_00000172bdd73c70/1, E_00000172bdd73c70/2, E_00000172bdd73c70/3, E_00000172bdd73c70/4, E_00000172bdd73c70/5;
L_00000172bde62df0 .part L_00000172bde60870, 0, 8;
L_00000172bde62030 .part L_00000172bde60870, 8, 24;
L_00000172bde62f30 .part L_00000172bdd99870, 2, 2;
L_00000172bde62210 .concat [ 2 24 1 0], L_00000172bde62f30, L_00000172bde62030, L_00000172bde70a60;
L_00000172bde623f0 .reduce/and L_00000172bde62210;
S_00000172bde3ead0 .scope module, "u_spi" "spi_stub" 5 917, 20 41 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /OUTPUT 1 "spi_cs_n";
    .port_info 9 /OUTPUT 1 "spi_sck";
    .port_info 10 /OUTPUT 1 "spi_mosi";
    .port_info 11 /INPUT 1 "spi_miso";
P_00000172bd87c800 .param/l "REG_CTRL" 1 20 61, C4<00000000>;
P_00000172bd87c838 .param/l "REG_RXDATA" 1 20 64, C4<00001100>;
P_00000172bd87c870 .param/l "REG_STATUS" 1 20 62, C4<00000100>;
P_00000172bd87c8a8 .param/l "REG_TXDATA" 1 20 63, C4<00001000>;
L_00000172bdd98610 .functor AND 1, L_00000172bdd97c00, L_00000172bdd98a00, C4<1>, C4<1>;
L_00000172bde70bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde47060_0 .net/2u *"_ivl_4", 0 0, L_00000172bde70bc8;  1 drivers
v00000172bde47240_0 .net *"_ivl_7", 23 0, L_00000172bde66d30;  1 drivers
v00000172bde47380_0 .net *"_ivl_8", 29 0, L_00000172bde66bf0;  1 drivers
v00000172bde4b250_0 .net "_unused", 0 0, L_00000172bde66470;  1 drivers
v00000172bde4af30_0 .net "addr_offset", 7 0, L_00000172bde657f0;  1 drivers
v00000172bde4c3d0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde4d230_0 .var "ctrl_reg", 31 0;
v00000172bde4c510_0 .var "rdata", 31 0;
v00000172bde4ce70_0 .net "req_addr", 31 0, L_00000172bde60af0;  alias, 1 drivers
v00000172bde4d2d0_0 .net "req_valid", 0 0, L_00000172bdd97c00;  alias, 1 drivers
v00000172bde4d5f0_0 .net "req_wdata", 31 0, L_00000172bdd98ae0;  alias, 1 drivers
v00000172bde4ca10_0 .net "req_write", 0 0, L_00000172bdd98a00;  alias, 1 drivers
v00000172bde4afd0_0 .net "req_wstrb", 3 0, L_00000172bdd987d0;  alias, 1 drivers
v00000172bde4b4d0_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde4cf10_0 .net "spi_cs_n", 0 0, L_00000172bde70c10;  alias, 1 drivers
v00000172bde4b750_0 .net "spi_miso", 0 0, o00000172bddedc08;  alias, 0 drivers
v00000172bde4c970_0 .net "spi_mosi", 0 0, L_00000172bde70ca0;  alias, 1 drivers
v00000172bde4cb50_0 .net "spi_sck", 0 0, L_00000172bde70c58;  alias, 1 drivers
v00000172bde4cab0_0 .var "status_reg", 31 0;
v00000172bde4d190_0 .var "txdata_reg", 31 0;
v00000172bde4c470_0 .net "write_en", 0 0, L_00000172bdd98610;  1 drivers
E_00000172bdd730f0 .event anyedge, v00000172bde4af30_0, v00000172bde4d230_0, v00000172bde4cab0_0, v00000172bde4d190_0;
L_00000172bde657f0 .part L_00000172bde60af0, 0, 8;
L_00000172bde66d30 .part L_00000172bde60af0, 8, 24;
L_00000172bde66bf0 .concat [ 1 4 24 1], o00000172bddedc08, L_00000172bdd987d0, L_00000172bde66d30, L_00000172bde70bc8;
L_00000172bde66470 .reduce/and L_00000172bde66bf0;
S_00000172bde3e940 .scope module, "u_uart" "uart_stub" 5 902, 21 33 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "uart_rx";
    .port_info 9 /OUTPUT 1 "uart_tx";
P_00000172bd90bf20 .param/l "REG_CTRL" 1 21 56, C4<00001100>;
P_00000172bd90bf58 .param/l "REG_RXDATA" 1 21 54, C4<00000100>;
P_00000172bd90bf90 .param/l "REG_STATUS" 1 21 55, C4<00001000>;
P_00000172bd90bfc8 .param/l "REG_TXDATA" 1 21 53, C4<00000000>;
L_00000172bdd995d0 .functor AND 1, L_00000172bdd97b90, L_00000172bdd99410, C4<1>, C4<1>;
L_00000172bde70b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde4cbf0_0 .net/2u *"_ivl_4", 0 0, L_00000172bde70b38;  1 drivers
v00000172bde4d410_0 .net *"_ivl_7", 23 0, L_00000172bde66c90;  1 drivers
v00000172bde4b070_0 .net *"_ivl_8", 29 0, L_00000172bde65d90;  1 drivers
v00000172bde4cc90_0 .net "_unused", 0 0, L_00000172bde65570;  1 drivers
v00000172bde4d4b0_0 .net "addr_offset", 7 0, L_00000172bde668d0;  1 drivers
v00000172bde4c5b0_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde4cd30_0 .var "ctrl_reg", 31 0;
v00000172bde4bcf0_0 .var "rdata", 31 0;
v00000172bde4c790_0 .net "req_addr", 31 0, L_00000172bde61c70;  alias, 1 drivers
v00000172bde4c6f0_0 .net "req_valid", 0 0, L_00000172bdd97b90;  alias, 1 drivers
v00000172bde4cdd0_0 .net "req_wdata", 31 0, L_00000172bdd99b10;  alias, 1 drivers
v00000172bde4b930_0 .net "req_write", 0 0, L_00000172bdd99410;  alias, 1 drivers
v00000172bde4c650_0 .net "req_wstrb", 3 0, L_00000172bdd9a0c0;  alias, 1 drivers
v00000172bde4c8d0_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde4d370_0 .var "status_reg", 31 0;
v00000172bde4cfb0_0 .var "txdata_reg", 31 0;
v00000172bde4b1b0_0 .net "uart_rx", 0 0, o00000172bddee0e8;  alias, 0 drivers
v00000172bde4b9d0_0 .net "uart_tx", 0 0, L_00000172bde70b80;  alias, 1 drivers
v00000172bde4be30_0 .net "write_en", 0 0, L_00000172bdd995d0;  1 drivers
E_00000172bdd73cb0 .event anyedge, v00000172bde4d4b0_0, v00000172bde4cfb0_0, v00000172bde4d370_0, v00000172bde4cd30_0;
L_00000172bde668d0 .part L_00000172bde61c70, 0, 8;
L_00000172bde66c90 .part L_00000172bde61c70, 8, 24;
L_00000172bde65d90 .concat [ 1 4 24 1], o00000172bddee0e8, L_00000172bdd9a0c0, L_00000172bde66c90, L_00000172bde70b38;
L_00000172bde65570 .reduce/and L_00000172bde65d90;
S_00000172bde3dfe0 .scope module, "u_weight_sram" "sram_simple" 5 478, 15 55 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
P_00000172bdccdb10 .param/l "ADDR_BITS" 1 15 73, +C4<00000000000000000000000000001100>;
P_00000172bdccdb48 .param/l "MEM_BYTES" 0 15 58, +C4<00000000000000000100000000000000>;
P_00000172bdccdb80 .param/l "WORDS" 1 15 72, +C4<00000000000000000001000000000000>;
L_00000172bdd99090 .functor BUFZ 32, L_00000172bde631b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000172bde4b2f0_0 .net *"_ivl_10", 13 0, L_00000172bde62490;  1 drivers
L_00000172bde70748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000172bde4b570_0 .net *"_ivl_13", 1 0, L_00000172bde70748;  1 drivers
L_00000172bde70700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000172bde4b110_0 .net/2u *"_ivl_2", 0 0, L_00000172bde70700;  1 drivers
v00000172bde4c830_0 .net *"_ivl_4", 69 0, L_00000172bde632f0;  1 drivers
v00000172bde4d050_0 .net *"_ivl_8", 31 0, L_00000172bde631b0;  1 drivers
v00000172bde4d550_0 .net "_unused", 0 0, L_00000172bde62ad0;  1 drivers
v00000172bde4ae90_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde4d0f0 .array "mem", 4095 0, 31 0;
v00000172bde4ba70_0 .net "rdata", 31 0, L_00000172bdd99090;  alias, 1 drivers
v00000172bde4b390_0 .net "req_addr", 31 0, L_00000172bde61950;  alias, 1 drivers
v00000172bde4bbb0_0 .net "req_valid", 0 0, L_00000172bdd97dc0;  alias, 1 drivers
v00000172bde4bb10_0 .net "req_wdata", 31 0, L_00000172bdd99fe0;  alias, 1 drivers
v00000172bde4b430_0 .net "req_write", 0 0, L_00000172bdd998e0;  alias, 1 drivers
v00000172bde4bed0_0 .net "req_wstrb", 3 0, L_00000172bdd9a050;  alias, 1 drivers
v00000172bde4b610_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde4b890_0 .net "word_addr", 11 0, L_00000172bde622b0;  1 drivers
L_00000172bde622b0 .part L_00000172bde61950, 2, 12;
LS_00000172bde632f0_0_0 .concat [ 4 32 32 1], L_00000172bdd9a050, L_00000172bdd99fe0, L_00000172bde61950, o00000172bdde7ff8;
LS_00000172bde632f0_0_4 .concat [ 1 0 0 0], L_00000172bde70700;
L_00000172bde632f0 .concat [ 69 1 0 0], LS_00000172bde632f0_0_0, LS_00000172bde632f0_0_4;
L_00000172bde62ad0 .reduce/and L_00000172bde632f0;
L_00000172bde631b0 .array/port v00000172bde4d0f0, L_00000172bde62490;
L_00000172bde62490 .concat [ 12 2 0 0], L_00000172bde622b0, L_00000172bde70748;
S_00000172bde58eb0 .scope module, "u_wl_mux_wrapper" "wl_mux_wrapper" 5 681, 22 103 0, S_00000172bd8ae1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_bitmap_in";
    .port_info 3 /INPUT 1 "wl_valid_pulse_in";
    .port_info 4 /OUTPUT 64 "wl_bitmap_out";
    .port_info 5 /OUTPUT 1 "wl_valid_pulse_out";
    .port_info 6 /OUTPUT 8 "wl_data";
    .port_info 7 /OUTPUT 3 "wl_group_sel";
    .port_info 8 /OUTPUT 1 "wl_latch";
    .port_info 9 /OUTPUT 1 "wl_busy";
P_00000172bd90c010 .param/l "GROUPS" 1 22 137, +C4<00000000000000000000000000001000>;
P_00000172bd90c048 .param/l "GROUP_W_SEL" 1 22 138, +C4<00000000000000000000000000000011>;
P_00000172bd90c080 .param/l "P_GROUP_W" 0 22 105, +C4<00000000000000000000000000001000>;
P_00000172bd90c0b8 .param/l "P_NUM_INPUTS" 0 22 104, +C4<00000000000000000000000001000000>;
enum00000172bdd184e0 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SEND" 2'b01,
   "ST_DONE" 2'b10
 ;
L_00000172bdd98840 .functor BUFZ 64, v00000172bde4c150_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000172bde70af0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000172bde4b7f0_0 .net/2u *"_ivl_4", 1 0, L_00000172bde70af0;  1 drivers
v00000172bde4bf70_0 .net "clk", 0 0, o00000172bdde7c08;  alias, 0 drivers
v00000172bde4b6b0_0 .var "grp_idx", 2 0;
v00000172bde4bc50_0 .net "rst_n", 0 0, o00000172bdde7ff8;  alias, 0 drivers
v00000172bde4bd90_0 .var "state", 1 0;
v00000172bde4c010_0 .net "wl_bitmap_in", 63 0, L_00000172bdd99f70;  alias, 1 drivers
v00000172bde4c0b0_0 .net "wl_bitmap_out", 63 0, L_00000172bdd98840;  alias, 1 drivers
v00000172bde4c150_0 .var "wl_buf", 63 0;
v00000172bde4c1f0_0 .var "wl_busy", 0 0;
v00000172bde4c330_0 .var "wl_data", 7 0;
v00000172bde4c290_0 .net "wl_group_sel", 2 0, v00000172bde4b6b0_0;  alias, 1 drivers
v00000172bde4d870_0 .net "wl_latch", 0 0, L_00000172bddd55e0;  alias, 1 drivers
v00000172bde4d910_0 .net "wl_valid_pulse_in", 0 0, v00000172bde36040_0;  alias, 1 drivers
v00000172bde4df50_0 .var "wl_valid_pulse_out", 0 0;
E_00000172bdd736f0 .event anyedge, v00000172bde4b6b0_0, v00000172bde4c150_0;
L_00000172bddd55e0 .cmp/eq 2, v00000172bde4bd90_0, L_00000172bde70af0;
    .scope S_00000172bdcbd160;
T_2 ;
Ewait_0 .event/or E_00000172bdd73070, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 16383, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 65536, 0, 32;
    %pushi/vec4 81919, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 196608, 0, 32;
    %pushi/vec4 212991, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 1073741824, 0, 32;
    %pushi/vec4 1073742079, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 1073742080, 0, 32;
    %pushi/vec4 1073742335, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 1073742336, 0, 32;
    %pushi/vec4 1073742591, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 1073742592, 0, 32;
    %pushi/vec4 1073742847, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %alloc S_00000172bd8c2680;
    %load/vec4 v00000172bde34170_0;
    %pushi/vec4 1073742848, 0, 32;
    %pushi/vec4 1073743103, 0, 32;
    %store/vec4 v00000172bdda7ce0_0, 0, 32;
    %store/vec4 v00000172bdda7060_0, 0, 32;
    %store/vec4 v00000172bdda8960_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_00000172bd8c2680;
    %free S_00000172bd8c2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000172bde35d20_0, 0, 4;
T_2.14 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000172bdcbd160;
T_3 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde37580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde364a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde34170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde36680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000172bde36e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000172bde34030_0;
    %assign/vec4 v00000172bde36220_0, 0;
    %load/vec4 v00000172bde34030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000172bde34df0_0;
    %assign/vec4 v00000172bde364a0_0, 0;
    %load/vec4 v00000172bde35430_0;
    %assign/vec4 v00000172bde34170_0, 0;
    %load/vec4 v00000172bde34d50_0;
    %assign/vec4 v00000172bde36680_0, 0;
    %load/vec4 v00000172bde33f90_0;
    %assign/vec4 v00000172bde36e00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000172bdcbd160;
T_4 ;
Ewait_1 .event/or E_00000172bdd73bb0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %load/vec4 v00000172bde35d20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000172bde34cb0_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000172bde35a70_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000172bde379e0_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000172bde354d0_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000172bde345d0_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000172bde367c0_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000172bde369a0_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000172bde34710_0;
    %store/vec4 v00000172bde34490_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000172bd9077a0;
T_5 ;
    %wait E_00000172bdd73870;
    %load/vec4 v00000172bde3bdf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000172bde3c610_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000172bde3c7f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v00000172bde3c750_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000172bde3ced0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d470, 0, 4;
T_5.3 ;
    %load/vec4 v00000172bde3c7f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v00000172bde3c750_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000172bde3ced0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d470, 4, 5;
T_5.5 ;
    %load/vec4 v00000172bde3c7f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v00000172bde3c750_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000172bde3ced0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d470, 4, 5;
T_5.7 ;
    %load/vec4 v00000172bde3c7f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v00000172bde3c750_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000172bde3ced0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d470, 4, 5;
T_5.9 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000172bd8dd8a0;
T_6 ;
    %wait E_00000172bdd73870;
    %load/vec4 v00000172bde38730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v00000172bde38910_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000172bde39630_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v00000172bde38c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000172bde39810_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde37dd0, 0, 4;
T_6.3 ;
    %load/vec4 v00000172bde39630_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v00000172bde38c30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000172bde39810_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde37dd0, 4, 5;
T_6.5 ;
    %load/vec4 v00000172bde39630_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v00000172bde38c30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000172bde39810_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde37dd0, 4, 5;
T_6.7 ;
    %load/vec4 v00000172bde39630_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v00000172bde38c30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000172bde39810_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde37dd0, 4, 5;
T_6.9 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000172bde3dfe0;
T_7 ;
    %wait E_00000172bdd73870;
    %load/vec4 v00000172bde4bbb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000172bde4b430_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000172bde4bed0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v00000172bde4bb10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000172bde4b890_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde4d0f0, 0, 4;
T_7.3 ;
    %load/vec4 v00000172bde4bed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v00000172bde4bb10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000172bde4b890_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde4d0f0, 4, 5;
T_7.5 ;
    %load/vec4 v00000172bde4bed0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v00000172bde4bb10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000172bde4b890_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde4d0f0, 4, 5;
T_7.7 ;
    %load/vec4 v00000172bde4bed0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v00000172bde4bb10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000172bde4b890_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde4d0f0, 4, 5;
T_7.9 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000172bd8dda30;
T_8 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde39f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde3b0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde3a920_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000172bde3b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000172bde399f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3b0a0_0, 4, 5;
T_8.8 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3b0a0_0, 4, 5;
T_8.10 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3b0a0_0, 4, 5;
T_8.12 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3b0a0_0, 4, 5;
T_8.14 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3a920_0, 4, 5;
T_8.16 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3a920_0, 4, 5;
T_8.18 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3a920_0, 4, 5;
T_8.20 ;
    %load/vec4 v00000172bde3a100_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde3a920_0, 4, 5;
T_8.22 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000172bd8dda30;
T_9 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde39f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde39a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde3ad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde3a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde3a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde3a9c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000172bde3b320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v00000172bde399f0_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
T_9.5 ;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde3a9c0_0, 0;
T_9.7 ;
T_9.2 ;
    %load/vec4 v00000172bde3aec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v00000172bde3b320_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.19, 10;
    %load/vec4 v00000172bde399f0_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.18, 9;
    %load/vec4 v00000172bde3baa0_0;
    %parti/s 1, 0, 2;
    %and;
T_9.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v00000172bde3a920_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde3a9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v00000172bde3a920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v00000172bde39770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde3a9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v00000172bde3b0a0_0;
    %cmpi/u 65536, 0, 32;
    %jmp/1 T_9.29, 5;
    %flag_mov 8, 5;
    %load/vec4 v00000172bde3a880_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_9.29;
    %jmp/1 T_9.28, 5;
    %flag_mov 8, 5;
    %load/vec4 v00000172bde3a7e0_0;
    %cmpi/u 81919, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_9.28;
    %jmp/0xz  T_9.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde3a9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde3a9c0_0, 0;
    %load/vec4 v00000172bde3b0a0_0;
    %subi 65536, 0, 32;
    %assign/vec4 v00000172bde39a90_0, 0;
    %load/vec4 v00000172bde3a920_0;
    %assign/vec4 v00000172bde3ad80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
T_9.27 ;
T_9.25 ;
T_9.23 ;
T_9.21 ;
T_9.16 ;
    %jmp T_9.15;
T_9.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v00000172bde38230_0;
    %assign/vec4 v00000172bde3a2e0_0, 0;
    %load/vec4 v00000172bde39a90_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000172bde39a90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v00000172bde38230_0;
    %assign/vec4 v00000172bde3a420_0, 0;
    %load/vec4 v00000172bde39a90_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000172bde39a90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %load/vec4 v00000172bde3a240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %load/vec4 v00000172bde3ad80_0;
    %subi 2, 0, 32;
    %assign/vec4 v00000172bde3ad80_0, 0;
    %load/vec4 v00000172bde3ad80_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.32, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde39e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000172bde3aec0_0, 0;
T_9.33 ;
T_9.30 ;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000172bd8dda30;
T_10 ;
Ewait_2 .event/or E_00000172bdd73970, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172bde385f0_0, 0, 1;
    %load/vec4 v00000172bde39a90_0;
    %store/vec4 v00000172bde38190_0, 0, 32;
    %load/vec4 v00000172bde3aec0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172bde385f0_0, 0, 1;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000172bde385f0_0, 0, 1;
    %load/vec4 v00000172bde39a90_0;
    %store/vec4 v00000172bde38190_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000172bde385f0_0, 0, 1;
    %load/vec4 v00000172bde39a90_0;
    %store/vec4 v00000172bde38190_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000172bd8dda30;
T_11 ;
Ewait_3 .event/or E_00000172bdd737b0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172bde3b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000172bde3b5a0_0, 0, 64;
    %load/vec4 v00000172bde3aec0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v00000172bde3a240_0;
    %nor/r;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000172bde3b1e0_0, 0, 1;
    %load/vec4 v00000172bde3a420_0;
    %load/vec4 v00000172bde3a2e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde3b5a0_0, 0, 64;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000172bd8dda30;
T_12 ;
Ewait_4 .event/or E_00000172bdd738b0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3a1a0_0, 0, 32;
    %load/vec4 v00000172bde399f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3a1a0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000172bde3b0a0_0;
    %store/vec4 v00000172bde3a1a0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000172bde3a920_0;
    %store/vec4 v00000172bde3a1a0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000172bde39e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3a1a0_0, 4, 1;
    %load/vec4 v00000172bde3a9c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3a1a0_0, 4, 1;
    %load/vec4 v00000172bde3aec0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3a1a0_0, 4, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000172bd907610;
T_13 ;
    %end;
    .thread T_13;
    .scope S_00000172bd907610;
T_14 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde3d970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde3d6f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde3bf30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000172bde3a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde3d150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde3c930_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000172bde3cd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.3, 9;
    %load/vec4 v00000172bde3bd50_0;
    %and;
T_14.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v00000172bde3da10_0;
    %nor/r;
    %and;
T_14.2;
    %assign/vec4 v00000172bde3d150_0, 0;
    %load/vec4 v00000172bde3da10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v00000172bde3a060_0;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v00000172bde3cd90_0;
    %nor/r;
    %and;
T_14.4;
    %assign/vec4 v00000172bde3c930_0, 0;
    %load/vec4 v00000172bde3dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v00000172bde3c390_0;
    %load/vec4 v00000172bde3bf30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d650, 0, 4;
    %load/vec4 v00000172bde3bf30_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000172bde3bf30_0, 0;
T_14.6 ;
    %load/vec4 v00000172bde3c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v00000172bde3d6f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000172bde3d6f0_0, 0;
T_14.8 ;
    %load/vec4 v00000172bde3dab0_0;
    %load/vec4 v00000172bde3c4d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %load/vec4 v00000172bde3a740_0;
    %assign/vec4 v00000172bde3a740_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %load/vec4 v00000172bde3a740_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000172bde3a740_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %load/vec4 v00000172bde3a740_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000172bde3a740_0, 0;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000172bde3e620;
T_15 ;
    %end;
    .thread T_15;
    .scope S_00000172bde3e620;
T_16 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde471a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde47420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde47e20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000172bde47600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde494a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde48820_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000172bde48640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.3, 9;
    %load/vec4 v00000172bde47d80_0;
    %and;
T_16.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v00000172bde47a60_0;
    %nor/r;
    %and;
T_16.2;
    %assign/vec4 v00000172bde494a0_0, 0;
    %load/vec4 v00000172bde47a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v00000172bde48140_0;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.4, 8;
    %load/vec4 v00000172bde48640_0;
    %nor/r;
    %and;
T_16.4;
    %assign/vec4 v00000172bde48820_0, 0;
    %load/vec4 v00000172bde48320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v00000172bde49040_0;
    %load/vec4 v00000172bde47e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde48c80, 0, 4;
    %load/vec4 v00000172bde47e20_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000172bde47e20_0, 0;
T_16.6 ;
    %load/vec4 v00000172bde47560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v00000172bde47420_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000172bde47420_0, 0;
T_16.8 ;
    %load/vec4 v00000172bde48320_0;
    %load/vec4 v00000172bde47560_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %load/vec4 v00000172bde47600_0;
    %assign/vec4 v00000172bde47600_0, 0;
    %jmp T_16.13;
T_16.10 ;
    %load/vec4 v00000172bde47600_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000172bde47600_0, 0;
    %jmp T_16.13;
T_16.11 ;
    %load/vec4 v00000172bde47600_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000172bde47600_0, 0;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000172bde3e7b0;
T_17 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde46e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 10200, 0, 32;
    %assign/vec4 v00000172bde48be0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v00000172bde46f20_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000172bde481e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde47c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde480a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde48000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde49220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde47880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde48b40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde480a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde48000_0, 0;
    %load/vec4 v00000172bde48e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde49220_0, 0;
T_17.2 ;
    %load/vec4 v00000172bde46fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v00000172bde474c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %jmp T_17.13;
T_17.6 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde48be0_0, 4, 5;
T_17.14 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde48be0_0, 4, 5;
T_17.16 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde48be0_0, 4, 5;
T_17.18 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172bde48be0_0, 4, 5;
T_17.20 ;
    %jmp T_17.13;
T_17.7 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000172bde46f20_0, 0;
T_17.22 ;
    %jmp T_17.13;
T_17.8 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000172bde47c40_0, 0;
T_17.24 ;
    %jmp T_17.13;
T_17.9 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000172bde481e0_0, 0;
T_17.26 ;
    %jmp T_17.13;
T_17.10 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000172bde47880_0, 0;
T_17.28 ;
    %load/vec4 v00000172bde472e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v00000172bde48b40_0, 0;
T_17.30 ;
    %jmp T_17.13;
T_17.11 ;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde480a0_0, 0;
T_17.32 ;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde48000_0, 0;
T_17.34 ;
    %load/vec4 v00000172bde492c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde49220_0, 0;
T_17.36 ;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000172bde3e7b0;
T_18 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde46e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde48a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde47920_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000172bde48a00_0;
    %assign/vec4 v00000172bde47920_0, 0;
    %load/vec4 v00000172bde48dc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.4, 10;
    %load/vec4 v00000172bde47b00_0;
    %nor/r;
    %and;
T_18.4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.3, 9;
    %load/vec4 v00000172bde474c0_0;
    %pushi/vec4 28, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v00000172bde495e0_0;
    %nor/r;
    %and;
T_18.2;
    %assign/vec4 v00000172bde48a00_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000172bde3e7b0;
T_19 ;
Ewait_5 .event/or E_00000172bdd73c70, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %load/vec4 v00000172bde474c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.0 ;
    %load/vec4 v00000172bde48be0_0;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000172bde46f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.2 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.3 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000172bde47c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %load/vec4 v00000172bde49220_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 1;
    %jmp T_19.15;
T_19.6 ;
    %load/vec4 v00000172bde48fa0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 1;
    %load/vec4 v00000172bde48780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 1;
    %load/vec4 v00000172bde49540_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 1;
    %load/vec4 v00000172bde495e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 1;
    %load/vec4 v00000172bde488c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 1;
    %load/vec4 v00000172bde49400_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde47ba0_0, 4, 8;
    %jmp T_19.15;
T_19.7 ;
    %load/vec4 v00000172bde495e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v00000172bde47ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
T_19.17 ;
    %jmp T_19.15;
T_19.8 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v00000172bde48280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000172bde481e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.10 ;
    %load/vec4 v00000172bde49180_0;
    %load/vec4 v00000172bde486e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.11 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000172bde48b40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 7;
    %load/vec4 v00000172bde47880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.12 ;
    %load/vec4 v00000172bde48f00_0;
    %load/vec4 v00000172bde483c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.13 ;
    %load/vec4 v00000172bde49360_0;
    %load/vec4 v00000172bde476a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde47ba0_0, 0, 32;
    %jmp T_19.15;
T_19.15 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000172bd8e67f0;
T_20 ;
Ewait_6 .event/or E_00000172bdd72eb0, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3ace0_0, 0, 32;
    %load/vec4 v00000172bde3b6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3ace0_0, 0, 32;
    %jmp T_20.4;
T_20.0 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v00000172bde3a4c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde3ace0_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v00000172bde3b000_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000172bde3ace0_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v00000172bde3b820_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3ace0_0, 4, 1;
    %load/vec4 v00000172bde3b640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3ace0_0, 4, 1;
    %load/vec4 v00000172bde3a560_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3ace0_0, 4, 1;
    %load/vec4 v00000172bde3ab00_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000172bde3ace0_0, 4, 1;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000172bd8c2490;
T_21 ;
    %end;
    .thread T_21;
    .scope S_00000172bd8c2490;
T_22 ;
    %wait E_00000172bdd73870;
    %load/vec4 v00000172bde37b20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v00000172bde36a40_0;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v00000172bde35e60_0;
    %cmpi/u 7, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_22.3, 5;
    %jmp T_22.4;
T_22.3 ;
    %vpi_call/w 9 148 "$fatal", 32'sb00000000000000000000000000000001, "[cim_array_ctrl] bitplane_shift \350\266\212\347\225\214: %0d", v00000172bde35e60_0 {0 0 0};
T_22.4 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000172bd8c2490;
T_23 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde37b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000172bde374e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36b80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde35c80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000172bde35e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36ea0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36b80_0, 0;
    %load/vec4 v00000172bde360e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde35c80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000172bde35e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36ea0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000172bde37300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %jmp T_23.12;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36a40_0, 0;
    %load/vec4 v00000172bde37260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %load/vec4 v00000172bde35fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde35c80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000172bde35e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36b80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %jmp T_23.16;
T_23.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde35c80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000172bde35e60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
T_23.16 ;
T_23.13 ;
    %jmp T_23.12;
T_23.5 ;
    %load/vec4 v00000172bde36d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v00000172bde36540_0;
    %assign/vec4 v00000172bde374e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde37120_0, 0;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000172bde374e0_0, 0;
T_23.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36360_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %jmp T_23.12;
T_23.6 ;
    %load/vec4 v00000172bde36360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36360_0, 0;
T_23.19 ;
    %load/vec4 v00000172bde36f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37a80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
T_23.21 ;
    %jmp T_23.12;
T_23.7 ;
    %load/vec4 v00000172bde37a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde37080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde37a80_0, 0;
T_23.23 ;
    %load/vec4 v00000172bde36fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36ea0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
T_23.25 ;
    %jmp T_23.12;
T_23.8 ;
    %load/vec4 v00000172bde36ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36ea0_0, 0;
T_23.27 ;
    %load/vec4 v00000172bde371c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.29, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
T_23.29 ;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v00000172bde35e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.31, 4;
    %load/vec4 v00000172bde35fa0_0;
    %pad/u 32;
    %load/vec4 v00000172bde35c80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.33, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %jmp T_23.34;
T_23.33 ;
    %load/vec4 v00000172bde35c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000172bde35c80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000172bde35e60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
T_23.34 ;
    %jmp T_23.32;
T_23.31 ;
    %load/vec4 v00000172bde35e60_0;
    %subi 1, 0, 3;
    %assign/vec4 v00000172bde35e60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
T_23.32 ;
    %jmp T_23.12;
T_23.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde36a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde36b80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde37300_0, 0;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000172bde58eb0;
T_24 ;
Ewait_7 .event/or E_00000172bdd736f0, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000172bde4c330_0, 0, 8;
    %load/vec4 v00000172bde4c150_0;
    %load/vec4 v00000172bde4b6b0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v00000172bde4c330_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000172bde58eb0;
T_25 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde4bc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bde4bd90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000172bde4c150_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde4b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4df50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4c1f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4df50_0, 0;
    %load/vec4 v00000172bde4bd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bde4bd90_0, 0;
    %jmp T_25.6;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4c1f0_0, 0;
    %load/vec4 v00000172bde4d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %load/vec4 v00000172bde4c010_0;
    %assign/vec4 v00000172bde4c150_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000172bde4b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4c1f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000172bde4bd90_0, 0;
T_25.7 ;
    %jmp T_25.6;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4c1f0_0, 0;
    %load/vec4 v00000172bde4b6b0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_25.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000172bde4bd90_0, 0;
    %jmp T_25.10;
T_25.9 ;
    %load/vec4 v00000172bde4b6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000172bde4b6b0_0, 0;
T_25.10 ;
    %jmp T_25.6;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4df50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bde4bd90_0, 0;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
    %load/vec4 v00000172bde4d910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.13, 9;
    %load/vec4 v00000172bde4bd90_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %vpi_call/w 22 248 "$warning", "[wl_mux_wrapper] \346\224\266\345\210\260\351\207\215\345\205\245 wl_valid_pulse_in\357\274\214\345\275\223\345\211\215\345\270\247\345\260\232\346\234\252\345\256\214\346\210\220\345\217\221\351\200\201" {0 0 0};
T_25.11 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000172bde58eb0;
T_26 ;
    %end;
    .thread T_26;
    .scope S_00000172bdccf7f0;
T_27 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde39b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde38cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde38ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde38af0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000172bde387d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde38ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde37d30_0, 0;
    %load/vec4 v00000172bde38cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde38cd0_0, 0;
    %jmp T_27.5;
T_27.2 ;
    %load/vec4 v00000172bde38f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v00000172bde39310_0;
    %assign/vec4 v00000172bde387d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde37d30_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000172bde38af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde38cd0_0, 0;
T_27.6 ;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v00000172bde38af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde38ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde38cd0_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v00000172bde38af0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000172bde38af0_0, 0;
T_27.9 ;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000172bde3de50;
T_28 ;
Ewait_8 .event/or E_00000172bdd73c30, E_0x0;
    %wait Ewait_8;
    %alloc S_00000172bde3e490;
    %load/vec4 v00000172bde4ac60_0;
    %store/vec4 v00000172bde49a40_0, 0, 64;
    %callf/vec4 TD_chip_top.u_soc_core.u_macro.popcount_fn, S_00000172bde3e490;
    %free S_00000172bde3e490;
    %store/vec4 v00000172bde4a4e0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000172bde3de50;
T_29 ;
Ewait_9 .event/or E_00000172bdd737f0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v00000172bde4a800_0;
    %cmpi/u 20, 0, 5;
    %jmp/0xz  T_29.0, 5;
    %load/vec4 v00000172bde49ae0_0;
    %load/vec4 v00000172bde4a800_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %part/u 8;
    %store/vec4 v00000172bde4abc0_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000172bde4abc0_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000172bde3de50;
T_30 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde4a1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000172bde4ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde49cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde49900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000172bde49860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde49b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde497c0_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v00000172bde49ae0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde49cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4ad00_0, 0;
    %load/vec4 v00000172bde49fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000172bde4a580_0;
    %assign/vec4 v00000172bde4ac60_0, 0;
T_30.2 ;
    %load/vec4 v00000172bde49ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v00000172bde49b80_0;
    %nor/r;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde49b80_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v00000172bde49900_0, 0;
T_30.4 ;
    %load/vec4 v00000172bde49b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v00000172bde49900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde49cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde49b80_0, 0;
    %jmp T_30.10;
T_30.9 ;
    %load/vec4 v00000172bde49900_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000172bde49900_0, 0;
T_30.10 ;
T_30.7 ;
    %load/vec4 v00000172bde49c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.13, 9;
    %load/vec4 v00000172bde497c0_0;
    %nor/r;
    %and;
T_30.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde497c0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000172bde49860_0, 0;
T_30.11 ;
    %load/vec4 v00000172bde497c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v00000172bde49860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4ad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde497c0_0, 0;
    %fork t_1, S_00000172bde3e300;
    %jmp t_0;
    .scope S_00000172bde3e300;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde49680_0, 0, 32;
T_30.18 ;
    %load/vec4 v00000172bde49680_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_30.19, 5;
    %load/vec4 v00000172bde49680_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz  T_30.20, 5;
    %load/vec4 v00000172bde4a4e0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %load/vec4 v00000172bde49680_0;
    %add;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v00000172bde49680_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000172bde49ae0_0, 4, 5;
    %jmp T_30.21;
T_30.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000172bde4a4e0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000172bde49680_0;
    %subi 10, 0, 32;
    %add;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v00000172bde49680_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000172bde49ae0_0, 4, 5;
T_30.21 ;
    %load/vec4 v00000172bde49680_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000172bde49680_0, 0, 32;
    %jmp T_30.18;
T_30.19 ;
    %end;
    .scope S_00000172bde3de50;
t_0 %join;
    %jmp T_30.17;
T_30.16 ;
    %load/vec4 v00000172bde49860_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000172bde49860_0, 0;
T_30.17 ;
T_30.14 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000172bde3de50;
T_31 ;
    %wait E_00000172bdd73870;
    %vpi_func 18 318 "$isunknown" 1, v00000172bde4a800_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000172bde4a800_0;
    %cmpi/u 20, 0, 5;
    %jmp/0xz  T_31.2, 5;
    %jmp T_31.3;
T_31.2 ;
    %vpi_call/w 18 323 "$error", "[cim_macro] bl_sel \350\266\212\347\225\214: bl_sel=%0d, ADC_CHANNELS=%0d", v00000172bde4a800_0, P_00000172bd8ddc30 {0 0 0};
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000172bd8a82f0;
T_32 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bddd5e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bdda8640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bddd4960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bdda77e0_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v00000172bddd52c0_0, 0;
    %pushi/vec4 0, 0, 90;
    %assign/vec4 v00000172bddd4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bddd5d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bddd5180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bddd4820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bddd57c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bddd5180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bddd5d60_0, 0;
    %load/vec4 v00000172bdda8640_0;
    %assign/vec4 v00000172bddd4960_0, 0;
    %load/vec4 v00000172bdda8780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v00000172bddd5720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bdda8640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bddd4960_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v00000172bddd52c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bddd4820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bddd57c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000172bdda77e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
T_32.8 ;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v00000172bdda8640_0;
    %assign/vec4 v00000172bddd4960_0, 0;
    %load/vec4 v00000172bdda77e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bddd5180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %load/vec4 v00000172bdda77e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000172bdda77e0_0, 0;
T_32.11 ;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v00000172bdda8640_0;
    %assign/vec4 v00000172bddd4960_0, 0;
    %load/vec4 v00000172bddd5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v00000172bddd48c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000172bdda8640_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %ix/vec4 4;
    %assign/vec4/off/d v00000172bddd52c0_0, 4, 5;
    %load/vec4 v00000172bddd48c0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_32.14, 4;
    %load/vec4 v00000172bddd4820_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000172bddd4820_0, 0;
T_32.14 ;
    %load/vec4 v00000172bddd48c0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_32.16, 4;
    %load/vec4 v00000172bddd57c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000172bddd57c0_0, 0;
T_32.16 ;
    %load/vec4 v00000172bdda8640_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_32.18, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
    %jmp T_32.19;
T_32.18 ;
    %load/vec4 v00000172bdda8640_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000172bdda8640_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000172bdda77e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
T_32.19 ;
T_32.12 ;
    %jmp T_32.7;
T_32.5 ;
    %fork t_3, S_00000172bd8a8480;
    %jmp t_2;
    .scope S_00000172bd8a8480;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bddd50e0_0, 0, 32;
T_32.20 ;
    %load/vec4 v00000172bddd50e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_32.21, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000172bddd52c0_0;
    %load/vec4 v00000172bddd50e0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000172bddd52c0_0;
    %load/vec4 v00000172bddd50e0_0;
    %addi 10, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v00000172bddd50e0_0;
    %pad/s 36;
    %muli 9, 0, 36;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000172bddd4b40_0, 4, 5;
    %load/vec4 v00000172bddd50e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000172bddd50e0_0, 0, 32;
    %jmp T_32.20;
T_32.21 ;
    %end;
    .scope S_00000172bd8a82f0;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bddd5d60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000172bdda8780_0, 0;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000172bd8a82f0;
T_33 ;
    %wait E_00000172bdd73870;
    %vpi_func 7 252 "$isunknown" 1, v00000172bdda8640_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v00000172bdda8640_0;
    %cmpi/u 19, 0, 5;
    %flag_or 5, 4;
    %jmp/0xz  T_33.2, 5;
    %jmp T_33.3;
T_33.2 ;
    %vpi_call/w 7 254 "$error", "[adc_ctrl] sel_idx overflow! sel_idx=%0d, ADC_CHANNELS=%0d", v00000172bdda8640_0, P_00000172bdde73e8 {0 0 0};
T_33.3 ;
T_33.0 ;
    %vpi_func 7 259 "$isunknown" 1, v00000172bddd4960_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v00000172bddd4960_0;
    %cmpi/u 19, 0, 5;
    %flag_or 5, 4;
    %jmp/0xz  T_33.6, 5;
    %jmp T_33.7;
T_33.6 ;
    %vpi_call/w 7 261 "$error", "[adc_ctrl] bl_sel overflow! bl_sel=%0d, ADC_CHANNELS=%0d", v00000172bddd4960_0, P_00000172bdde73e8 {0 0 0};
T_33.7 ;
T_33.4 ;
    %load/vec4 v00000172bddd5d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %vpi_func 7 267 "$past" 32, v00000172bdda8780_0 {0 0 0};
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_33.10, 4;
    %jmp T_33.11;
T_33.10 ;
    %vpi_call/w 7 268 "$warning", "[adc_ctrl] neuron_in_valid asserted outside ST_DONE state" {0 0 0};
T_33.11 ;
T_33.8 ;
    %load/vec4 v00000172bddd5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %load/vec4 v00000172bdda8780_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_33.14, 4;
    %jmp T_33.15;
T_33.14 ;
    %vpi_call/w 7 275 "$warning", "[adc_ctrl] adc_done asserted outside ST_WAIT state" {0 0 0};
T_33.15 ;
T_33.12 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000172bde3e170;
T_34 ;
    %end;
    .thread T_34;
    .scope S_00000172bde3e170;
T_35 ;
    %wait E_00000172bdd73770;
    %fork t_5, S_00000172bde3ec60;
    %jmp t_4;
    .scope S_00000172bde3ec60;
t_5 ;
    %load/vec4 v00000172bde4a6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3d3d0_0, 0, 32;
T_35.2 ;
    %load/vec4 v00000172bde3d3d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000172bde3d3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d830, 0, 4;
    %load/vec4 v00000172bde3d3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000172bde3d3d0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bde4ab20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bde4a9e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000172bde4a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4a620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000172bde4aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4a260_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4a260_0, 0;
    %load/vec4 v00000172bde49720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3d3d0_0, 0, 32;
T_35.6 ;
    %load/vec4 v00000172bde3d3d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000172bde3d3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d830, 0, 4;
    %load/vec4 v00000172bde3d3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000172bde3d3d0_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bde4ab20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000172bde4a9e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000172bde4a300_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v00000172bde4a300_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v00000172bde3cf70_0, 0, 32;
    %load/vec4 v00000172bde4ab20_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v00000172bde3d0b0_0, 0, 32;
    %load/vec4 v00000172bde4a9e0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v00000172bde3d510_0, 0, 32;
    %load/vec4 v00000172bde3cf70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_35.10, 5;
    %load/vec4 v00000172bde3d8d0_0;
    %nor/r;
    %and;
T_35.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4a620_0, 0;
    %ix/getv/s 4, v00000172bde3d0b0_0;
    %load/vec4a v00000172bde499a0, 4;
    %assign/vec4 v00000172bde4aa80_0, 0;
    %load/vec4 v00000172bde3d0b0_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_35.12, 8;
T_35.11 ; End of true expr.
    %load/vec4 v00000172bde3d0b0_0;
    %addi 1, 0, 32;
    %jmp/0 T_35.12, 8;
 ; End of false expr.
    %blend;
T_35.12;
    %cast2;
    %store/vec4 v00000172bde3d0b0_0, 0, 32;
    %load/vec4 v00000172bde3cf70_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v00000172bde3cf70_0, 0, 32;
T_35.8 ;
    %load/vec4 v00000172bde3d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.13, 8;
    %load/vec4 v00000172bde3d1f0_0;
    %cmpi/u 7, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_35.15, 5;
    %jmp T_35.16;
T_35.15 ;
    %vpi_call/w 17 206 "$fatal", 32'sb00000000000000000000000000000001, "[lif_neurons] bitplane_shift \350\266\212\347\225\214: %0d", v00000172bde3d1f0_0 {0 0 0};
T_35.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3d3d0_0, 0, 32;
T_35.17 ;
    %load/vec4 v00000172bde3d3d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.18, 5;
    %load/vec4 v00000172bde3d5b0_0;
    %load/vec4 v00000172bde3d3d0_0;
    %pad/s 36;
    %muli 9, 0, 36;
    %part/s 9;
    %store/vec4 v00000172bde3ce30_0, 0, 9;
    %load/vec4 v00000172bde3ce30_0;
    %pad/s 32;
    %ix/getv 4, v00000172bde3d1f0_0;
    %shiftl 4;
    %store/vec4 v00000172bde3c890_0, 0, 32;
    %ix/getv/s 4, v00000172bde3d3d0_0;
    %load/vec4a v00000172bde3d830, 4;
    %load/vec4 v00000172bde3c890_0;
    %add;
    %store/vec4 v00000172bde3cc50_0, 0, 32;
    %load/vec4 v00000172bde4a440_0;
    %load/vec4 v00000172bde3cc50_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_35.19, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000172bde3c250_0, 0, 1;
    %load/vec4 v00000172bde49f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde3cc50_0, 0, 32;
    %jmp T_35.22;
T_35.21 ;
    %load/vec4 v00000172bde3cc50_0;
    %load/vec4 v00000172bde4a440_0;
    %sub;
    %store/vec4 v00000172bde3cc50_0, 0, 32;
T_35.22 ;
    %jmp T_35.20;
T_35.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172bde3c250_0, 0, 1;
T_35.20 ;
    %load/vec4 v00000172bde3cc50_0;
    %ix/getv/s 3, v00000172bde3d3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde3d830, 0, 4;
    %load/vec4 v00000172bde3c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.23, 8;
    %load/vec4 v00000172bde3cf70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz  T_35.25, 5;
    %load/vec4 v00000172bde3d3d0_0;
    %parti/s 4, 0, 2;
    %ix/getv/s 3, v00000172bde3d510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172bde499a0, 0, 4;
    %load/vec4 v00000172bde3d510_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_35.28, 8;
T_35.27 ; End of true expr.
    %load/vec4 v00000172bde3d510_0;
    %addi 1, 0, 32;
    %jmp/0 T_35.28, 8;
 ; End of false expr.
    %blend;
T_35.28;
    %cast2;
    %store/vec4 v00000172bde3d510_0, 0, 32;
    %load/vec4 v00000172bde3cf70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000172bde3cf70_0, 0, 32;
    %jmp T_35.26;
T_35.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4a260_0, 0;
T_35.26 ;
T_35.23 ;
    %load/vec4 v00000172bde3d3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000172bde3d3d0_0, 0, 32;
    %jmp T_35.17;
T_35.18 ;
T_35.13 ;
    %load/vec4 v00000172bde3d0b0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v00000172bde4ab20_0, 0;
    %load/vec4 v00000172bde3d510_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v00000172bde4a9e0_0, 0;
    %load/vec4 v00000172bde3cf70_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000172bde4a300_0, 0;
T_35.5 ;
T_35.1 ;
    %end;
    .scope S_00000172bde3e170;
t_4 %join;
    %jmp T_35;
    .thread T_35;
    .scope S_00000172bde3e940;
T_36 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde4c8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde4cfb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde4cd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde4d370_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000172bde4be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v00000172bde4d4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v00000172bde4cdd0_0;
    %assign/vec4 v00000172bde4cfb0_0, 0;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v00000172bde4cdd0_0;
    %assign/vec4 v00000172bde4cd30_0, 0;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000172bde3e940;
T_37 ;
Ewait_10 .event/or E_00000172bdd73cb0, E_0x0;
    %wait Ewait_10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4bcf0_0, 0, 32;
    %load/vec4 v00000172bde4d4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4bcf0_0, 0, 32;
    %jmp T_37.5;
T_37.0 ;
    %load/vec4 v00000172bde4cfb0_0;
    %store/vec4 v00000172bde4bcf0_0, 0, 32;
    %jmp T_37.5;
T_37.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4bcf0_0, 0, 32;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v00000172bde4d370_0;
    %store/vec4 v00000172bde4bcf0_0, 0, 32;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v00000172bde4cd30_0;
    %store/vec4 v00000172bde4bcf0_0, 0, 32;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000172bde3ead0;
T_38 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde4b4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde4d230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde4cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172bde4d190_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000172bde4c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v00000172bde4af30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v00000172bde4d5f0_0;
    %assign/vec4 v00000172bde4d230_0, 0;
    %jmp T_38.7;
T_38.5 ;
    %load/vec4 v00000172bde4d5f0_0;
    %assign/vec4 v00000172bde4d190_0, 0;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00000172bde3ead0;
T_39 ;
Ewait_11 .event/or E_00000172bdd730f0, E_0x0;
    %wait Ewait_11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4c510_0, 0, 32;
    %load/vec4 v00000172bde4af30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4c510_0, 0, 32;
    %jmp T_39.5;
T_39.0 ;
    %load/vec4 v00000172bde4d230_0;
    %store/vec4 v00000172bde4c510_0, 0, 32;
    %jmp T_39.5;
T_39.1 ;
    %load/vec4 v00000172bde4cab0_0;
    %store/vec4 v00000172bde4c510_0, 0, 32;
    %jmp T_39.5;
T_39.2 ;
    %load/vec4 v00000172bde4d190_0;
    %store/vec4 v00000172bde4c510_0, 0, 32;
    %jmp T_39.5;
T_39.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bde4c510_0, 0, 32;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000172bd8ae1d0;
T_40 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde5bf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4dd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000172bde5c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde5bab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000172bde5b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde5d590_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde4dd70_0, 0;
    %load/vec4 v00000172bde4e4f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v00000172bde5bab0_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde5bab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000172bde5c190_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v00000172bde5bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v00000172bde5c190_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_40.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde5bab0_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v00000172bde5c190_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000172bde5c190_0, 0;
T_40.8 ;
T_40.5 ;
T_40.3 ;
    %load/vec4 v00000172bde4e1d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.11, 9;
    %load/vec4 v00000172bde5d590_0;
    %nor/r;
    %and;
T_40.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde5d590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000172bde5b010_0, 0;
    %jmp T_40.10;
T_40.9 ;
    %load/vec4 v00000172bde5d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v00000172bde5b010_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bde4dd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bde5d590_0, 0;
    %jmp T_40.15;
T_40.14 ;
    %load/vec4 v00000172bde5b010_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000172bde5b010_0, 0;
T_40.15 ;
T_40.12 ;
T_40.10 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000172bd8ae1d0;
T_41 ;
    %wait E_00000172bdd73770;
    %load/vec4 v00000172bde5bf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bde5e7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bde5e3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bde5e8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000172bde5e530_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000172bde5eb70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v00000172bde5e7b0_0;
    %and/r;
    %nor/r;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v00000172bde5e7b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000172bde5e7b0_0, 0;
T_41.2 ;
    %load/vec4 v00000172bde5b510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.7, 9;
    %load/vec4 v00000172bde5e3f0_0;
    %and/r;
    %nor/r;
    %and;
T_41.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v00000172bde5e3f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000172bde5e3f0_0, 0;
T_41.5 ;
    %load/vec4 v00000172bde5ca50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.10, 9;
    %load/vec4 v00000172bde5e8f0_0;
    %and/r;
    %nor/r;
    %and;
T_41.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.8, 8;
    %load/vec4 v00000172bde5e8f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000172bde5e8f0_0, 0;
T_41.8 ;
    %load/vec4 v00000172bde600f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_41.14, 10;
    %load/vec4 v00000172bde618b0_0;
    %and;
T_41.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.13, 9;
    %load/vec4 v00000172bde5e530_0;
    %and/r;
    %nor/r;
    %and;
T_41.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.11, 8;
    %load/vec4 v00000172bde5e530_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000172bde5e530_0, 0;
T_41.11 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/top/snn_soc_pkg.sv";
    "../rtl/top/chip_top.sv";
    "../rtl/top/snn_soc_top.sv";
    "../rtl/bus/bus_simple_if.sv";
    "../rtl/snn/adc_ctrl.sv";
    "../rtl/bus/bus_interconnect.sv";
    "../rtl/snn/cim_array_ctrl.sv";
    "../rtl/snn/dac_ctrl.sv";
    "../rtl/mem/sram_simple_dp.sv";
    "../rtl/dma/dma_engine.sv";
    "../rtl/reg/fifo_regs.sv";
    "../rtl/mem/fifo_sync.sv";
    "../rtl/mem/sram_simple.sv";
    "../rtl/periph/jtag_stub.sv";
    "../rtl/snn/lif_neurons.sv";
    "../rtl/snn/cim_macro_blackbox.sv";
    "../rtl/reg/reg_bank.sv";
    "../rtl/periph/spi_stub.sv";
    "../rtl/periph/uart_stub.sv";
    "../rtl/snn/wl_mux_wrapper.sv";
