# ğŸš€ Week 1 â€“ RISC-V Reference SoC Tapeout Program  

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Basics-purple?style=for-the-badge&logo=riscv)  
![Open Source](https://img.shields.io/badge/Open--Source-EDA-red?style=for-the-badge&logo=opensourceinitiative)  
![Week 1](https://img.shields.io/badge/Week-1-yellow?style=for-the-badge)  
![Hands On](https://img.shields.io/badge/Learning-Hands%20On-brightgreen?style=for-the-badge)  

</div>  

---

## ğŸ“„ Description  
Week 1 covers environment setup, open-source EDA tool installation, and Verilog RTL basics. Participants explore **iverilog, GTKWave, and Yosys** with Sky130 PDKs, running labs from RTL coding to synthesis, building the foundation for digital design.  

---

## ğŸ“… Topics & Repository Links  

<div align="center">

| ğŸ“† Day | ğŸ¯ Focus Area | ğŸ“‚ Repo Folder |
|--------|---------------|----------------|
| **Day 1** | ğŸ–¥ï¸ Linux Environment & Setup | [Day-1](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-1) |
| **Day 2** | âš™ï¸ Installing Open-Source Tools | [Day-2](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-2) |
| **Day 3** | ğŸ“œ Verilog RTL Fundamentals | [Day-3](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-3) |
| **Day 4** | ğŸ§ª Simulation & Testbenches (iverilog + GTKWave) | [Day-4](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-4) |
| **Day 5** | ğŸ”§ RTL Synthesis using Yosys & Sky130 | [Day-5](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-5) |

</div>

---

## ğŸ¯ Learning Outcomes  

- âœ… Understand **basics of Verilog RTL design** and simulation flow  
- âœ… Write **testbenches** and simulate using **iverilog**  
- âœ… Visualize simulation outputs with **GTKWave**  
- âœ… Perform **logic synthesis using Yosys** with Sky130 PDKs  
- âœ… Analyze synthesized netlists and recognize **gate-level representations**  
- âœ… Build confidence in moving from **RTL â†’ simulation â†’ synthesis**  

---

## ğŸŒŸ Week 1 Highlights  

- ğŸš€ First exposure to **open-source digital design tools**  
- ğŸ“ Hands-on labs with **iverilog** and **GTKWave** for simulation & debugging  
- ğŸ”§ Practical experience using **Yosys** for RTL synthesis  
- ğŸ—ï¸ Designed and synthesized a **2:1 multiplexer** with Sky130 libraries  
- ğŸ” Understood the importance of **testbenches and waveform analysis**  
- ğŸ§© Strong foundation for **RTL-to-GDSII flow** in later weeks  

---

## ğŸ™ Acknowledgements  

- **Program Mentors**: [Kunal Ghosh](https://github.com/kunalg123) & VSD Team  
- **Institutional Support**:  
  - ğŸŒ RISC-V International â€” Open ISA leadership  
  - ğŸ‡®ğŸ‡³ India Semiconductor Mission (ISM) â€” National semiconductor initiatives  
  - ğŸ­ VLSI Society of India â€” Professional development & guidance  
  - ğŸ”§ [Efabless](https://github.com/efabless) â€” Open-source silicon & tapeout  

---

## ğŸ”— Useful Links  

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)  

---

## ğŸ‘¨â€ğŸ’» Participant  

**Senbagaseelan V**  
ğŸ“§ senbagaseelan2005@gmail.com  

> Documenting my journey through RISC-V SoC Tapeout using open-source VSD tools, with weekly progress, task documentation, and hands-on SoC design experience.  
