==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 10435 ; free virtual = 29264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 10435 ; free virtual = 29264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:82) on function 'log_2_16bit'' (FBTA64_0/top.cc:41) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:130).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 10428 ; free virtual = 29260
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:166: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 10400 ; free virtual = 29233
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:158) in function 'Allocator' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (FBTA64_0/top.cc:177) in function 'Allocator' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:170:8) to (FBTA64_0/top.cc:172:43) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:26) to (FBTA64_0/top.cc:201:57) in function 'Allocator'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:207:44) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:124:25) in function 'Allocator'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:189:18) to (FBTA64_0/top.cc:195:27) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:30) to (FBTA64_0/top.cc:145:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:71)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 10383 ; free virtual = 29218
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 10364 ; free virtual = 29199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:191) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.4 seconds; current allocated memory: 117.466 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 119.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10138 ; free virtual = 29017
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10138 ; free virtual = 29017
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:82) on function 'log_2_16bit'' (FBTA64_0/top.cc:41) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:130).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.305 ; gain = 128.746 ; free physical = 10114 ; free virtual = 28995
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:166: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.305 ; gain = 128.746 ; free physical = 10103 ; free virtual = 28985
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:158) in function 'Allocator' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (FBTA64_0/top.cc:177) in function 'Allocator' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:170:8) to (FBTA64_0/top.cc:172:43) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:26) to (FBTA64_0/top.cc:201:57) in function 'Allocator'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:207:44) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:124:25) in function 'Allocator'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:189:18) to (FBTA64_0/top.cc:195:27) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:30) to (FBTA64_0/top.cc:145:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:71)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.305 ; gain = 128.746 ; free physical = 10086 ; free virtual = 28970
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.305 ; gain = 128.746 ; free physical = 10066 ; free virtual = 28951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:191) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 117.529 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 119.581 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9864 ; free virtual = 28835
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9864 ; free virtual = 28835
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:83) on function 'log_2_16bit'' (FBTA64_0/top.cc:42) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:130).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9840 ; free virtual = 28813
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:161: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9830 ; free virtual = 28804
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:190:26) to (FBTA64_0/top.cc:190:57) in function 'Allocator'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:116:18) to (FBTA64_0/top.cc:125:25) in function 'Allocator'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:184:27) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:72)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9796 ; free virtual = 28773
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9794 ; free virtual = 28771
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:180) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:161) of variable '__Result__', FBTA64_0/top.cc:161 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:161) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9871 ; free virtual = 28846
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9871 ; free virtual = 28846
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:83) on function 'log_2_16bit'' (FBTA64_0/top.cc:42) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:130).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.312 ; gain = 128.754 ; free physical = 9846 ; free virtual = 28824
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:161: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.312 ; gain = 128.754 ; free physical = 9835 ; free virtual = 28814
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:190:26) to (FBTA64_0/top.cc:190:57) in function 'Allocator'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:116:18) to (FBTA64_0/top.cc:125:25) in function 'Allocator'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:184:27) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:72)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.312 ; gain = 128.754 ; free physical = 9801 ; free virtual = 28782
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.312 ; gain = 128.754 ; free physical = 9799 ; free virtual = 28780
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:180) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_1', FBTA64_0/top.cc:184) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:190) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:161) of variable '__Result__', FBTA64_0/top.cc:161 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:161) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9530 ; free virtual = 28509
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9530 ; free virtual = 28509
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:123).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:84) on function 'log_2_16bit'' (FBTA64_0/top.cc:42) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9488 ; free virtual = 28470
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:162: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9477 ; free virtual = 28460
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:191:26) to (FBTA64_0/top.cc:191:57) in function 'Allocator'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:117:18) to (FBTA64_0/top.cc:126:25) in function 'Allocator'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:185:27) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:147:30) to (FBTA64_0/top.cc:147:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:72)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9445 ; free virtual = 28430
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9443 ; free virtual = 28428
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:181) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:185) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:185) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', FBTA64_0/top.cc:185) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_1', FBTA64_0/top.cc:185) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:197) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:197) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_3', FBTA64_0/top.cc:197) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_3', FBTA64_0/top.cc:197) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:191) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_2', FBTA64_0/top.cc:191) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_2', FBTA64_0/top.cc:191) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:191) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:162) of variable '__Result__', FBTA64_0/top.cc:162 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:162) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9243 ; free virtual = 28281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9243 ; free virtual = 28281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:119).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:80) on function 'log_2_16bit'' (FBTA64_0/top.cc:41) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:128).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:127).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:126).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9219 ; free virtual = 28260
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:158: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9207 ; free virtual = 28249
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:158:31) to (FBTA64_0/top.cc:158:31) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:165:39) to (FBTA64_0/top.cc:165:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:26) to (FBTA64_0/top.cc:187:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:44) to (FBTA64_0/top.cc:193:44) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:113:18) to (FBTA64_0/top.cc:122:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:175:18) to (FBTA64_0/top.cc:181:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:30) to (FBTA64_0/top.cc:143:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:70)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9174 ; free virtual = 28219
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 9172 ; free virtual = 28217
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:177) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:181) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:181) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:193) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:193) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:187) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:187) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.78 seconds; current allocated memory: 113.550 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 115.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_idle' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 8787 ; free virtual = 27875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 8787 ; free virtual = 27875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:119).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:80) on function 'log_2_16bit'' (FBTA64_0/top.cc:41) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:128).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:127).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:126).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 8764 ; free virtual = 27855
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:159: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 8769 ; free virtual = 27862
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:156:8) to (FBTA64_0/top.cc:159:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:166:39) to (FBTA64_0/top.cc:166:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:26) to (FBTA64_0/top.cc:188:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:194:44) to (FBTA64_0/top.cc:194:44) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:113:18) to (FBTA64_0/top.cc:122:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:176:18) to (FBTA64_0/top.cc:182:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:30) to (FBTA64_0/top.cc:143:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:70)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 8719 ; free virtual = 27813
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.320 ; gain = 128.754 ; free physical = 8715 ; free virtual = 27810
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:178) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:182) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:182) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:194) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:194) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:188) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:188) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.96 seconds; current allocated memory: 113.608 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 115.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 8547 ; free virtual = 27635
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 8547 ; free virtual = 27635
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:119).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:80) on function 'log_2_16bit'' (FBTA64_0/top.cc:41) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:128).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:127).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:126).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8522 ; free virtual = 27614
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:159: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8529 ; free virtual = 27621
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:156:8) to (FBTA64_0/top.cc:159:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:166:39) to (FBTA64_0/top.cc:166:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:26) to (FBTA64_0/top.cc:188:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:196:39) to (FBTA64_0/top.cc:196:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:113:18) to (FBTA64_0/top.cc:122:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:176:18) to (FBTA64_0/top.cc:182:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:30) to (FBTA64_0/top.cc:143:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:70)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8478 ; free virtual = 27573
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8476 ; free virtual = 27571
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 113.681 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 115.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_idle' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_0' to 'Allocator_buddy_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_addr_layer_map_V' to 'Allocator_addr_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_mux_32_64_1_1' to 'Allocator_mux_32_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Allocator_mux_32_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Allocator'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 117.916 MB.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tcud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 8542 ; free virtual = 27630
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 8542 ; free virtual = 27630
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:119).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:80) on function 'log_2_16bit'' (FBTA64_0/top.cc:41) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:128).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:127).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:126).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8519 ; free virtual = 27611
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:159: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8508 ; free virtual = 27601
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:159:31) to (FBTA64_0/top.cc:159:31) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:166:39) to (FBTA64_0/top.cc:166:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:26) to (FBTA64_0/top.cc:188:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:196:44) to (FBTA64_0/top.cc:196:44) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:113:18) to (FBTA64_0/top.cc:122:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:176:18) to (FBTA64_0/top.cc:182:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:30) to (FBTA64_0/top.cc:143:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:70)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8491 ; free virtual = 27586
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.316 ; gain = 128.754 ; free physical = 8471 ; free virtual = 27567
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:178) on array 'addr_layer_map_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:182) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:182) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:196) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:188) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section8': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:188) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 113.551 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 115.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_idle' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 8437 ; free virtual = 27527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 8437 ; free virtual = 27527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:115).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8418 ; free virtual = 27511
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8406 ; free virtual = 27500
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:8) to (FBTA64_0/top.cc:146:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:153:39) to (FBTA64_0/top.cc:153:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:175:26) to (FBTA64_0/top.cc:175:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:183:39) to (FBTA64_0/top.cc:183:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:109:18) to (FBTA64_0/top.cc:118:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:163:18) to (FBTA64_0/top.cc:169:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:130:30) to (FBTA64_0/top.cc:130:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8373 ; free virtual = 27469
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8365 ; free virtual = 27461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.63 seconds; current allocated memory: 109.912 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_idle' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_0' to 'Allocator_buddy_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_addr_layer_map_V' to 'Allocator_addr_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_mux_32_64_1_1' to 'Allocator_mux_32_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Allocator_mux_32_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Allocator'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 114.145 MB.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tcud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9928 ; free virtual = 28773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9928 ; free virtual = 28773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:116).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:38) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 9906 ; free virtual = 28753
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 9897 ; free virtual = 28745
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:8) to (FBTA64_0/top.cc:146:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:153:39) to (FBTA64_0/top.cc:153:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:175:26) to (FBTA64_0/top.cc:175:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:183:39) to (FBTA64_0/top.cc:183:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:110:18) to (FBTA64_0/top.cc:119:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:163:18) to (FBTA64_0/top.cc:169:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:131:30) to (FBTA64_0/top.cc:131:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 9863 ; free virtual = 28713
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 9862 ; free virtual = 28713
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.51 seconds; current allocated memory: 109.930 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_idle' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_0' to 'Allocator_buddy_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_addr_layer_map_V' to 'Allocator_addr_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_mux_32_64_1_1' to 'Allocator_mux_32_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Allocator/alloc_free_target' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Allocator/alloc_free_target_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9722 ; free virtual = 28974
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9722 ; free virtual = 28974
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:116).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:38) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 9682 ; free virtual = 28937
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 9673 ; free virtual = 28929
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:8) to (FBTA64_0/top.cc:146:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:153:39) to (FBTA64_0/top.cc:153:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:175:26) to (FBTA64_0/top.cc:175:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:183:39) to (FBTA64_0/top.cc:183:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:110:18) to (FBTA64_0/top.cc:119:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:163:18) to (FBTA64_0/top.cc:169:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:131:30) to (FBTA64_0/top.cc:131:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 9657 ; free virtual = 28914
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 9655 ; free virtual = 28914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.54 seconds; current allocated memory: 109.966 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_idle' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_0' to 'Allocator_buddy_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_addr_layer_map_V' to 'Allocator_addr_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_mux_32_64_1_1' to 'Allocator_mux_32_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Allocator_mux_32_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Allocator'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 114.158 MB.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 8697 ; free virtual = 28178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 8697 ; free virtual = 28178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:122).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:121).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8675 ; free virtual = 28159
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:143: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8684 ; free virtual = 28168
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:8) to (FBTA64_0/top.cc:143:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:150:39) to (FBTA64_0/top.cc:150:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:172:26) to (FBTA64_0/top.cc:172:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:180:39) to (FBTA64_0/top.cc:180:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:116:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:160:18) to (FBTA64_0/top.cc:166:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:128:30) to (FBTA64_0/top.cc:128:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8655 ; free virtual = 28141
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 8653 ; free virtual = 28140
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.71 seconds; current allocated memory: 109.929 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_0' to 'Allocator_buddy_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_addr_layer_map_V' to 'Allocator_addr_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_mux_32_64_1_1' to 'Allocator_mux_32_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Allocator_mux_32_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Allocator'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 114.094 MB.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 8677 ; free virtual = 28264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 8677 ; free virtual = 28264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'Allocator' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:122).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:121).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Allocator' (FBTA64_0/top.cc:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 8656 ; free virtual = 28245
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:143: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 8647 ; free virtual = 28238
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:8) to (FBTA64_0/top.cc:143:25) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:150:39) to (FBTA64_0/top.cc:150:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:172:26) to (FBTA64_0/top.cc:172:57) in function 'Allocator'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:180:39) to (FBTA64_0/top.cc:180:39) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:116:25) in function 'Allocator'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:160:18) to (FBTA64_0/top.cc:166:27) in function 'Allocator'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:128:30) to (FBTA64_0/top.cc:128:30) in function 'Allocator'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Allocator' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 8660 ; free virtual = 28252
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 8641 ; free virtual = 28234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Allocator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.81 seconds; current allocated memory: 109.919 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Allocator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Allocator/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Allocator' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_1' to 'Allocator_buddy_tbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_buddy_tree_V_0' to 'Allocator_buddy_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_addr_layer_map_V' to 'Allocator_addr_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Allocator_mux_32_64_1_1' to 'Allocator_mux_32_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Allocator_mux_32_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Allocator'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 114.084 MB.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Allocator_buddy_tcud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7493 ; free virtual = 27212
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7493 ; free virtual = 27212
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7463 ; free virtual = 27184
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:143: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7454 ; free virtual = 27177
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:8) to (FBTA64_0/top.cc:143:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:150:39) to (FBTA64_0/top.cc:150:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:172:26) to (FBTA64_0/top.cc:172:57) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:180:39) to (FBTA64_0/top.cc:180:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:116:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:160:18) to (FBTA64_0/top.cc:166:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:128:30) to (FBTA64_0/top.cc:128:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7421 ; free virtual = 27145
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7436 ; free virtual = 27161
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.47 seconds; current allocated memory: 109.927 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_32_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 114.076 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7167 ; free virtual = 27055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7167 ; free virtual = 27055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7135 ; free virtual = 27026
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7127 ; free virtual = 27018
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:8) to (FBTA64_0/top.cc:148:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:155:39) to (FBTA64_0/top.cc:155:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:195:26) to (FBTA64_0/top.cc:195:57) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:39) to (FBTA64_0/top.cc:203:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:119:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:189:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:133:30) to (FBTA64_0/top.cc:133:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7111 ; free virtual = 27004
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7109 ; free virtual = 27003
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_1_load_7') on array 'buddy_tree_V_1' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_0' (combination delay: 11.103 ns) to honor II or Latency constraint in region 'Loop 4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:148) of variable '__Result__', FBTA64_0/top.cc:148 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', FBTA64_0/top.cc:148) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (11.103ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0' (3.25 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:203) (0 ns)
	'or' operation ('r.V', FBTA64_0/top.cc:203) (4.59 ns)
	'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.82 seconds; current allocated memory: 111.733 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 113.340 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7426 ; free virtual = 27338
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7444 ; free virtual = 27356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7404 ; free virtual = 27319
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7395 ; free virtual = 27311
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:8) to (FBTA64_0/top.cc:148:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:155:39) to (FBTA64_0/top.cc:155:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:195:26) to (FBTA64_0/top.cc:195:57) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:39) to (FBTA64_0/top.cc:203:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:119:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:189:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:133:30) to (FBTA64_0/top.cc:133:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7361 ; free virtual = 27278
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7389 ; free virtual = 27306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_1_load_7') on array 'buddy_tree_V_1' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_0' (combination delay: 11.103 ns) to honor II or Latency constraint in region 'Loop 4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:148) of variable '__Result__', FBTA64_0/top.cc:148 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', FBTA64_0/top.cc:148) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (11.103ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0' (3.25 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:203) (0 ns)
	'or' operation ('r.V', FBTA64_0/top.cc:203) (4.59 ns)
	'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.75 seconds; current allocated memory: 111.278 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 112.861 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7491 ; free virtual = 27383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7491 ; free virtual = 27383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7468 ; free virtual = 27363
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7459 ; free virtual = 27355
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:8) to (FBTA64_0/top.cc:148:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:155:39) to (FBTA64_0/top.cc:155:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:195:26) to (FBTA64_0/top.cc:195:57) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:39) to (FBTA64_0/top.cc:203:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:119:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:189:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:133:30) to (FBTA64_0/top.cc:133:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7452 ; free virtual = 27349
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7467 ; free virtual = 27365
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_1_load_7') on array 'buddy_tree_V_1' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_0' (combination delay: 11.103 ns) to honor II or Latency constraint in region 'Loop 4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:148) of variable '__Result__', FBTA64_0/top.cc:148 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', FBTA64_0/top.cc:148) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (11.103ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0' (3.25 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:203) (0 ns)
	'or' operation ('r.V', FBTA64_0/top.cc:203) (4.59 ns)
	'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.09 seconds; current allocated memory: 111.276 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 112.858 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7460 ; free virtual = 27359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7460 ; free virtual = 27359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7437 ; free virtual = 27340
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7445 ; free virtual = 27349
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:8) to (FBTA64_0/top.cc:148:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:155:39) to (FBTA64_0/top.cc:155:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:195:26) to (FBTA64_0/top.cc:195:57) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:39) to (FBTA64_0/top.cc:203:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:119:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:189:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:133:30) to (FBTA64_0/top.cc:133:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7395 ; free virtual = 27300
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7393 ; free virtual = 27299
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_1_load_7') on array 'buddy_tree_V_1' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_0' (combination delay: 11.103 ns) to honor II or Latency constraint in region 'Loop 4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:148) of variable '__Result__', FBTA64_0/top.cc:148 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', FBTA64_0/top.cc:148) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (11.103ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_6', FBTA64_0/top.cc:203) on array 'buddy_tree_V_0' (3.25 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:203) (0 ns)
	'or' operation ('r.V', FBTA64_0/top.cc:203) (4.59 ns)
	'store' operation (FBTA64_0/top.cc:203) of variable 'r.V', FBTA64_0/top.cc:203 on array 'buddy_tree_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.7 seconds; current allocated memory: 111.280 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 112.862 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7036 ; free virtual = 26940
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7036 ; free virtual = 26940
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7031 ; free virtual = 26938
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7022 ; free virtual = 26929
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:8) to (FBTA64_0/top.cc:148:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:155:39) to (FBTA64_0/top.cc:155:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:194:7) to (FBTA64_0/top.cc:197:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:39) to (FBTA64_0/top.cc:205:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:119:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:189:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:133:30) to (FBTA64_0/top.cc:133:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 6972 ; free virtual = 26881
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 6970 ; free virtual = 26880
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.43 seconds; current allocated memory: 109.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_32_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 4501 ; free virtual = 25492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 4501 ; free virtual = 25492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:113).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 4479 ; free virtual = 25474
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 4488 ; free virtual = 25483
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:145:8) to (FBTA64_0/top.cc:148:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:155:39) to (FBTA64_0/top.cc:155:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:194:7) to (FBTA64_0/top.cc:197:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:39) to (FBTA64_0/top.cc:205:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:107:18) to (FBTA64_0/top.cc:119:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:179:18) to (FBTA64_0/top.cc:189:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:133:30) to (FBTA64_0/top.cc:133:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 4437 ; free virtual = 25434
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 4419 ; free virtual = 25417
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.51 seconds; current allocated memory: 109.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 111.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_32_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 3183 ; free virtual = 24269
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 3183 ; free virtual = 24269
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 3210 ; free virtual = 24301
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 3184 ; free virtual = 24276
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:144:8) to (FBTA64_0/top.cc:147:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:154:39) to (FBTA64_0/top.cc:154:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:39) to (FBTA64_0/top.cc:204:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 3148 ; free virtual = 24242
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 3150 ; free virtual = 24244
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.8 seconds; current allocated memory: 109.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_32_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 1126 ; free virtual = 23559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 1127 ; free virtual = 23559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 1127 ; free virtual = 23543
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 1135 ; free virtual = 23552
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 1086 ; free virtual = 23504
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 1085 ; free virtual = 23504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.08 seconds; current allocated memory: 111.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 113.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_3' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_budddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_2' to 'FBTA64_theta_buddeOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 1041 ; free virtual = 23517
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 1041 ; free virtual = 23517
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 1019 ; free virtual = 23499
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 1026 ; free virtual = 23506
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 975 ; free virtual = 23457
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 973 ; free virtual = 23456
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.3 seconds; current allocated memory: 111.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 113.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_3' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_budddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_2' to 'FBTA64_theta_buddeOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 19476 ; free virtual = 32922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 19476 ; free virtual = 32922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 19449 ; free virtual = 32902
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 19440 ; free virtual = 32894
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 19406 ; free virtual = 32863
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 19403 ; free virtual = 32860
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 19241 ; free virtual = 32698
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 19241 ; free virtual = 32698
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19202 ; free virtual = 32662
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19193 ; free virtual = 32654
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19160 ; free virtual = 32622
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19158 ; free virtual = 32621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (40.0261ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sub' operation ('p_not', FBTA64_0/top.cc:112) (1.92 ns)
	'and' operation ('tmp_3', FBTA64_0/top.cc:112) (0.99 ns)
	'icmp' operation ('sel_tmp13', FBTA64_0/top.cc:112) (1.55 ns)
	'or' operation ('or_cond', FBTA64_0/top.cc:112) (0.978 ns)
	'select' operation ('newSel2', FBTA64_0/top.cc:112) (0.98 ns)
	'select' operation ('newSel4', FBTA64_0/top.cc:112) (0 ns)
	'sub' operation ('ans.V', FBTA64_0/top.cc:112) (1.74 ns)
	'select' operation ('now1.V', FBTA64_0/top.cc:141) (1.02 ns)
	'icmp' operation ('sel_tmp17', FBTA64_0/top.cc:117) (1.3 ns)
	'select' operation ('sel_tmp18', FBTA64_0/top.cc:117) (1.48 ns)
	'select' operation ('sel_tmp20', FBTA64_0/top.cc:117) (0 ns)
	'select' operation ('sel_tmp22', FBTA64_0/top.cc:117) (1.48 ns)
	'select' operation ('sel_tmp24', FBTA64_0/top.cc:117) (0 ns)
	'select' operation ('sel_tmp26', FBTA64_0/top.cc:117) (1.48 ns)
	'select' operation ('sel_tmp28', FBTA64_0/top.cc:117) (0 ns)
	'select' operation ('buddy_tree_V_load_1_s', FBTA64_0/top.cc:117) (1.48 ns)
	'add' operation ('tmp_9', FBTA64_0/top.cc:117) (3.52 ns)
	'and' operation ('tmp_s', FBTA64_0/top.cc:117) (0.99 ns)
	'sub' operation ('tmp.V', FBTA64_0/top.cc:117) (3.52 ns)
	'icmp' operation ('tmp_36', FBTA64_0/top.cc:125) (2.43 ns)
	multiplexor before 'phi' operation ('p_3') (2.23 ns)
	'phi' operation ('p_3') (0 ns)
	'add' operation ('tmp36', FBTA64_0/top.cc:126) (1.83 ns)
	'add' operation ('loc1.V', FBTA64_0/top.cc:126) (1.87 ns)
	'shl' operation ('tmp_39', FBTA64_0/top.cc:132) (3.15 ns)
	multiplexor before 'phi' operation ('__Val2__', FBTA64_0/top.cc:132) with incoming values : ('output_addr_V_cast', FBTA64_0/top.cc:132) (1.77 ns)
	'phi' operation ('__Val2__', FBTA64_0/top.cc:132) with incoming values : ('output_addr_V_cast', FBTA64_0/top.cc:132) (0 ns)
	'getelementptr' operation ('addr_layer_map_V_add', FBTA64_0/top.cc:139) (0 ns)
	'store' operation (FBTA64_0/top.cc:139) of variable 'now1.V', FBTA64_0/top.cc:141 on array 'addr_layer_map_V' (2.32 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 19124 ; free virtual = 32582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 19124 ; free virtual = 32582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19103 ; free virtual = 32564
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19111 ; free virtual = 32572
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 19077 ; free virtual = 32541
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18996 ; free virtual = 32460
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 18560 ; free virtual = 32186
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 18560 ; free virtual = 32186
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:112).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:76) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:125).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18540 ; free virtual = 32168
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18547 ; free virtual = 32177
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:193:7) to (FBTA64_0/top.cc:196:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:106:18) to (FBTA64_0/top.cc:118:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:178:18) to (FBTA64_0/top.cc:188:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:132:30) to (FBTA64_0/top.cc:132:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18515 ; free virtual = 32145
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18495 ; free virtual = 32126
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 18493 ; free virtual = 32121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 18493 ; free virtual = 32121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:119).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:129).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18472 ; free virtual = 32103
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:154: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18480 ; free virtual = 32112
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:200:7) to (FBTA64_0/top.cc:203:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:113:18) to (FBTA64_0/top.cc:125:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:185:18) to (FBTA64_0/top.cc:195:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:139:30) to (FBTA64_0/top.cc:139:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18428 ; free virtual = 32062
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18443 ; free virtual = 32078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18479 ; free virtual = 32110
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18479 ; free virtual = 32110
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:116).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:129).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:128).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:127).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:126).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18475 ; free virtual = 32109
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18449 ; free virtual = 32084
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:197:7) to (FBTA64_0/top.cc:200:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:110:18) to (FBTA64_0/top.cc:122:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:18) to (FBTA64_0/top.cc:192:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:136:30) to (FBTA64_0/top.cc:136:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18416 ; free virtual = 32053
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18413 ; free virtual = 32050
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 18473 ; free virtual = 32105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 18473 ; free virtual = 32105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18452 ; free virtual = 32087
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18444 ; free virtual = 32079
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:87) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:7) to (FBTA64_0/top.cc:204:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:18) to (FBTA64_0/top.cc:196:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18427 ; free virtual = 32064
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 18408 ; free virtual = 32045
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18467 ; free virtual = 32099
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18467 ; free virtual = 32099
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18432 ; free virtual = 32067
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18423 ; free virtual = 32059
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:87) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:7) to (FBTA64_0/top.cc:204:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:18) to (FBTA64_0/top.cc:196:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18421 ; free virtual = 32059
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18394 ; free virtual = 32032
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18694 ; free virtual = 32331
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18694 ; free virtual = 32331
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18672 ; free virtual = 32313
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18680 ; free virtual = 32322
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:87) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:7) to (FBTA64_0/top.cc:204:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:18) to (FBTA64_0/top.cc:196:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18630 ; free virtual = 32273
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18645 ; free virtual = 32288
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18330 ; free virtual = 32213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18330 ; free virtual = 32213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18325 ; free virtual = 32211
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18317 ; free virtual = 32204
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:7) to (FBTA64_0/top.cc:204:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:18) to (FBTA64_0/top.cc:196:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18284 ; free virtual = 32172
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18265 ; free virtual = 32153
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18318 ; free virtual = 32201
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18312 ; free virtual = 32195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18298 ; free virtual = 32183
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18272 ; free virtual = 32159
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:201:7) to (FBTA64_0/top.cc:204:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:18) to (FBTA64_0/top.cc:196:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18280 ; free virtual = 32168
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18243 ; free virtual = 32131
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 110.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 112.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddcud' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18303 ; free virtual = 32186
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 18303 ; free virtual = 32186
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:116).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18282 ; free virtual = 32168
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18273 ; free virtual = 32160
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:117) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:202:7) to (FBTA64_0/top.cc:205:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:116:15) in function 'FBTA64_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:18) to (FBTA64_0/top.cc:197:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18239 ; free virtual = 32128
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 18238 ; free virtual = 32126
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.58 seconds; current allocated memory: 111.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 113.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18286 ; free virtual = 32170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18286 ; free virtual = 32170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:116).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18265 ; free virtual = 32152
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18256 ; free virtual = 32144
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:117) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:202:7) to (FBTA64_0/top.cc:205:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:116:15) in function 'FBTA64_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:18) to (FBTA64_0/top.cc:197:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18222 ; free virtual = 32111
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18220 ; free virtual = 32110
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.58 seconds; current allocated memory: 111.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 113.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18322 ; free virtual = 32206
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 18322 ; free virtual = 32206
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18300 ; free virtual = 32187
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18308 ; free virtual = 32197
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:112) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:202:7) to (FBTA64_0/top.cc:205:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:110:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:18) to (FBTA64_0/top.cc:197:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18275 ; free virtual = 32165
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 18251 ; free virtual = 32141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 111.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 113.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16573 ; free virtual = 31248
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16573 ; free virtual = 31248
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16567 ; free virtual = 31245
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:176: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16553 ; free virtual = 31232
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:112) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:225:7) to (FBTA64_0/top.cc:228:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:110:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:210:18) to (FBTA64_0/top.cc:220:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16504 ; free virtual = 31185
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16519 ; free virtual = 31200
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_0_load_7', FBTA64_0/top.cc:182) on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:182) of variable 'r.V', FBTA64_0/top.cc:182 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.82 seconds; current allocated memory: 113.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 114.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16559 ; free virtual = 31233
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16559 ; free virtual = 31233
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16538 ; free virtual = 31216
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:177: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16496 ; free virtual = 31174
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:112) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:226:7) to (FBTA64_0/top.cc:229:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:110:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:211:18) to (FBTA64_0/top.cc:221:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16463 ; free virtual = 31143
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16461 ; free virtual = 31142
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:177) of variable '__Result__', FBTA64_0/top.cc:177 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.77 seconds; current allocated memory: 112.335 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16477 ; free virtual = 31153
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16477 ; free virtual = 31153
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:79) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16456 ; free virtual = 31135
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16452 ; free virtual = 31132
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:113) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:7) to (FBTA64_0/top.cc:207:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:111:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:189:18) to (FBTA64_0/top.cc:199:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16431 ; free virtual = 31112
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16430 ; free virtual = 31111
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:116) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:116) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load', FBTA64_0/top.cc:116) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load', FBTA64_0/top.cc:116) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:116) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:116) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', FBTA64_0/top.cc:116) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_1', FBTA64_0/top.cc:116) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_tmp_V_0_l', FBTA64_0/top.cc:151) on array 'buddy_tree_tmp_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_tmp_V_1_l', FBTA64_0/top.cc:151) on array 'buddy_tree_tmp_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_tmp_V_2_l', FBTA64_0/top.cc:151) on array 'buddy_tree_tmp_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_tmp_V_3_l', FBTA64_0/top.cc:151) on array 'buddy_tree_tmp_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:128) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:128) on array 'buddy_tree_V_1'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16593 ; free virtual = 31270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16593 ; free virtual = 31270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:79) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16571 ; free virtual = 31250
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:157: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16544 ; free virtual = 31224
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:113) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:7) to (FBTA64_0/top.cc:207:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:111:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:189:18) to (FBTA64_0/top.cc:199:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16512 ; free virtual = 31194
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16526 ; free virtual = 31209
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.64 seconds; current allocated memory: 111.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 113.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_tmp_V_0' to 'FBTA64_theta_buddbkb' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16639 ; free virtual = 31316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16639 ; free virtual = 31316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16634 ; free virtual = 31314
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16609 ; free virtual = 31290
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:111) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:202:7) to (FBTA64_0/top.cc:205:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:109:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:18) to (FBTA64_0/top.cc:197:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16575 ; free virtual = 31257
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16590 ; free virtual = 31273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 111.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 113.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16734 ; free virtual = 31411
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16734 ; free virtual = 31411
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:120).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16730 ; free virtual = 31410
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:155: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16704 ; free virtual = 31385
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:86) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:202:7) to (FBTA64_0/top.cc:205:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:113:18) to (FBTA64_0/top.cc:126:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:18) to (FBTA64_0/top.cc:197:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:140:30) to (FBTA64_0/top.cc:140:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16670 ; free virtual = 31353
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16686 ; free virtual = 31369
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.65 seconds; current allocated memory: 111.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 113.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16796 ; free virtual = 31473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16796 ; free virtual = 31473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16791 ; free virtual = 31471
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16781 ; free virtual = 31463
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:93) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:7) to (FBTA64_0/top.cc:206:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:18) to (FBTA64_0/top.cc:198:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16732 ; free virtual = 31415
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16747 ; free virtual = 31431
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_2'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16797 ; free virtual = 31475
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16797 ; free virtual = 31475
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16776 ; free virtual = 31456
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16750 ; free virtual = 31431
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:93) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:7) to (FBTA64_0/top.cc:206:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:18) to (FBTA64_0/top.cc:198:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16717 ; free virtual = 31400
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16731 ; free virtual = 31415
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_2'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15900 ; free virtual = 30625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15900 ; free virtual = 30625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15860 ; free virtual = 30588
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15851 ; free virtual = 30580
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (FBTA64_0/top.cc:93) in function 'FBTA64_theta' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buddy_tree_tmp.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:153:8) to (FBTA64_0/top.cc:156:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:160:8) to (FBTA64_0/top.cc:163:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:7) to (FBTA64_0/top.cc:206:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:211:7) to (FBTA64_0/top.cc:214:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:18) to (FBTA64_0/top.cc:198:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15818 ; free virtual = 30549
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15816 ; free virtual = 30547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:96) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_3', FBTA64_0/top.cc:96) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section1'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15959 ; free virtual = 30684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15959 ; free virtual = 30684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15953 ; free virtual = 30682
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15928 ; free virtual = 30657
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:153:8) to (FBTA64_0/top.cc:156:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:160:8) to (FBTA64_0/top.cc:163:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:7) to (FBTA64_0/top.cc:206:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:211:7) to (FBTA64_0/top.cc:214:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:18) to (FBTA64_0/top.cc:198:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15911 ; free virtual = 30642
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15893 ; free virtual = 30624
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 109.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 110.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16021 ; free virtual = 30747
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16021 ; free virtual = 30747
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:121).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:77) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15999 ; free virtual = 30728
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:156: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15990 ; free virtual = 30720
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:203:7) to (FBTA64_0/top.cc:206:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:114:18) to (FBTA64_0/top.cc:127:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:18) to (FBTA64_0/top.cc:198:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:141:30) to (FBTA64_0/top.cc:141:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15957 ; free virtual = 30688
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15954 ; free virtual = 30686
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.51 seconds; current allocated memory: 110.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 112.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddcud' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16030 ; free virtual = 30758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16030 ; free virtual = 30758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16008 ; free virtual = 30739
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:157: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15999 ; free virtual = 30730
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:7) to (FBTA64_0/top.cc:207:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:189:18) to (FBTA64_0/top.cc:199:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15966 ; free virtual = 30699
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15964 ; free virtual = 30697
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.49 seconds; current allocated memory: 110.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 112.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddcud' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15937 ; free virtual = 30666
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15937 ; free virtual = 30666
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15913 ; free virtual = 30645
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:181: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15903 ; free virtual = 30636
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:219:7) to (FBTA64_0/top.cc:222:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:18) to (FBTA64_0/top.cc:214:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15870 ; free virtual = 30605
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15869 ; free virtual = 30604
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:175) of variable 'r.V', FBTA64_0/top.cc:175 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:175) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:181) of variable '__Result__', FBTA64_0/top.cc:181 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.57 seconds; current allocated memory: 112.782 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 114.481 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15883 ; free virtual = 30612
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15883 ; free virtual = 30612
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15843 ; free virtual = 30575
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:181: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15849 ; free virtual = 30582
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:219:7) to (FBTA64_0/top.cc:222:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:18) to (FBTA64_0/top.cc:214:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15799 ; free virtual = 30534
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15798 ; free virtual = 30534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:181) of variable '__Result__', FBTA64_0/top.cc:181 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.68 seconds; current allocated memory: 112.769 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 114.471 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddbkb' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15760 ; free virtual = 30489
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15760 ; free virtual = 30489
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15735 ; free virtual = 30468
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15708 ; free virtual = 30441
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'buddy_tree.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:219:51) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:132:11) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:219:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15675 ; free virtual = 30411
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V' (FBTA64_0/top.cc:182:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15692 ; free virtual = 30427
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
WARNING: [SCHED 204-37] Protocol in pipeline region leads to unbalanced paths.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.34 seconds; current allocated memory: 109.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_164_64_1_1' to 'FBTA64_theta_mux_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 113.370 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM_2P_LUTRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_addrcud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15655 ; free virtual = 30396
INFO: [SYSC 207-301] Generating SystemC RTL for FBTA64_theta.
INFO: [VHDL 208-304] Generating VHDL RTL for FBTA64_theta.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15602 ; free virtual = 30331
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15602 ; free virtual = 30331
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15578 ; free virtual = 30311
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15567 ; free virtual = 30301
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'buddy_tree.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:219:51) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:132:11) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:219:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15533 ; free virtual = 30268
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V' (FBTA64_0/top.cc:182:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15532 ; free virtual = 30268
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:176) of constant <constant:_ssdm_op_Write.bram.i64> on array 'buddy_tree_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-37] Protocol in pipeline region leads to unbalanced paths.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.37 seconds; current allocated memory: 109.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_164_64_1_1' to 'FBTA64_theta_mux_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 113.379 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM_2P_LUTRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_addrcud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15575 ; free virtual = 30300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15575 ; free virtual = 30300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15567 ; free virtual = 30296
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15556 ; free virtual = 30286
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'buddy_tree.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:219:51) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:132:11) in function 'FBTA64_theta'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:219:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15523 ; free virtual = 30255
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V' (FBTA64_0/top.cc:182:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15506 ; free virtual = 30238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:176) of constant <constant:_ssdm_op_Write.bram.i64> on array 'buddy_tree_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-37] Protocol in pipeline region leads to unbalanced paths.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.26 seconds; current allocated memory: 109.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_164_64_1_1' to 'FBTA64_theta_mux_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 113.379 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM_2P_LUTRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_addrcud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15591 ; free virtual = 30317
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15591 ; free virtual = 30317
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15572 ; free virtual = 30300
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15573 ; free virtual = 30303
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i3' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15524 ; free virtual = 30256
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15539 ; free virtual = 30271
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15547 ; free virtual = 30273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15547 ; free virtual = 30273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15504 ; free virtual = 30234
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15495 ; free virtual = 30225
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15463 ; free virtual = 30196
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15461 ; free virtual = 30194
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:182) of variable '__Result__', FBTA64_0/top.cc:182 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.26 seconds; current allocated memory: 111.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 112.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15348 ; free virtual = 30083
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15348 ; free virtual = 30083
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15341 ; free virtual = 30079
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15314 ; free virtual = 30052
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15299 ; free virtual = 30039
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15297 ; free virtual = 30037
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_1_load_4') on array 'buddy_tree_V_1' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_0' (combination delay: 9.239 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (9.239ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_1' (2.32 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:176) (0 ns)
	'and' operation ('r.V', FBTA64_0/top.cc:176) (4.59 ns)
	'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.71 seconds; current allocated memory: 110.582 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 112.083 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15429 ; free virtual = 30163
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15429 ; free virtual = 30163
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15389 ; free virtual = 30126
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15415 ; free virtual = 30153
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15401 ; free virtual = 30141
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15382 ; free virtual = 30122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_1_load_5', FBTA64_0/top.cc:182) on array 'buddy_tree_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.97 seconds; current allocated memory: 111.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 112.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_164_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15426 ; free virtual = 30161
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15426 ; free virtual = 30161
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15405 ; free virtual = 30143
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:157: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15396 ; free virtual = 30135
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:154:8) to (FBTA64_0/top.cc:157:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:161:8) to (FBTA64_0/top.cc:164:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15380 ; free virtual = 30120
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15360 ; free virtual = 30101
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.8 seconds; current allocated memory: 109.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 110.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15423 ; free virtual = 30158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15423 ; free virtual = 30158
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15400 ; free virtual = 30138
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:157: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15409 ; free virtual = 30148
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:154:8) to (FBTA64_0/top.cc:157:25) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:161:8) to (FBTA64_0/top.cc:164:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15359 ; free virtual = 30099
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15357 ; free virtual = 30098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.47 seconds; current allocated memory: 109.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 110.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 16329 ; free virtual = 31069
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 16329 ; free virtual = 31069
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 16304 ; free virtual = 31048
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 16311 ; free virtual = 31056
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 16278 ; free virtual = 31024
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 16277 ; free virtual = 31024
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_1_load_4') on array 'buddy_tree_V_1' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_0' (combination delay: 9.239 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (9.239ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_1' (2.32 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:176) (0 ns)
	'and' operation ('r.V', FBTA64_0/top.cc:176) (4.59 ns)
	'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.69 seconds; current allocated memory: 110.590 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 112.090 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16243 ; free virtual = 30983
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16243 ; free virtual = 30983
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16219 ; free virtual = 30962
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16227 ; free virtual = 30971
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16194 ; free virtual = 30940
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16175 ; free virtual = 30922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.67 seconds; current allocated memory: 111.384 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 112.859 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16225 ; free virtual = 30967
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16225 ; free virtual = 30967
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16201 ; free virtual = 30946
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16183 ; free virtual = 30929
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16142 ; free virtual = 30889
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16158 ; free virtual = 30906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:182) of variable '__Result__', FBTA64_0/top.cc:182 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:182) of variable '__Result__', FBTA64_0/top.cc:182 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.75 seconds; current allocated memory: 111.406 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (4) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 112.904 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (4) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16229 ; free virtual = 30971
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 16229 ; free virtual = 30971
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16187 ; free virtual = 30932
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16195 ; free virtual = 30941
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16161 ; free virtual = 30909
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 16144 ; free virtual = 30892
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_1_load_5', FBTA64_0/top.cc:182) on array 'buddy_tree_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.64 seconds; current allocated memory: 111.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 112.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 115.529 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16051 ; free virtual = 30793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16051 ; free virtual = 30793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16026 ; free virtual = 30772
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16033 ; free virtual = 30780
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 16000 ; free virtual = 30749
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'buddy_tree.V.1'.
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15981 ; free virtual = 30730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_1_load_5', FBTA64_0/top.cc:182) on array 'buddy_tree_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.75 seconds; current allocated memory: 111.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 112.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 115.553 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15615 ; free virtual = 30387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15615 ; free virtual = 30387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15606 ; free virtual = 30374
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15584 ; free virtual = 30353
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15530 ; free virtual = 30324
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15507 ; free virtual = 30302
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.51 seconds; current allocated memory: 111.469 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 112.931 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15566 ; free virtual = 30384
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 15566 ; free virtual = 30384
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15542 ; free virtual = 30362
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15531 ; free virtual = 30353
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i64P.i4' into 'FBTA64_theta'.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15499 ; free virtual = 30323
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.566 ; gain = 128.000 ; free physical = 15481 ; free virtual = 30305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:182) of variable '__Result__', FBTA64_0/top.cc:182 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.86 seconds; current allocated memory: 111.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 112.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15494 ; free virtual = 30312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15494 ; free virtual = 30312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15469 ; free virtual = 30291
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15460 ; free virtual = 30282
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15427 ; free virtual = 30251
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15427 ; free virtual = 30251
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_1_load_5', FBTA64_0/top.cc:182) on array 'buddy_tree_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 111.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 112.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 115.634 MB.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FBTA64_theta_buddcud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15491 ; free virtual = 30309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15491 ; free virtual = 30309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15485 ; free virtual = 30306
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15457 ; free virtual = 30279
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15425 ; free virtual = 30249
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15437 ; free virtual = 30262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.72 seconds; current allocated memory: 111.474 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 112.932 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15414 ; free virtual = 30236
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15431 ; free virtual = 30253
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15392 ; free virtual = 30216
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15381 ; free virtual = 30206
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15348 ; free virtual = 30176
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15346 ; free virtual = 30174
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.41 seconds; current allocated memory: 111.464 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 112.923 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15417 ; free virtual = 30239
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 15417 ; free virtual = 30239
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15394 ; free virtual = 30218
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15383 ; free virtual = 30209
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15351 ; free virtual = 30178
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 15349 ; free virtual = 30177
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.91 seconds; current allocated memory: 111.467 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 112.928 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15318 ; free virtual = 30140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15318 ; free virtual = 30140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15294 ; free virtual = 30119
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15267 ; free virtual = 30093
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15251 ; free virtual = 30079
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15250 ; free virtual = 30078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.36 seconds; current allocated memory: 111.627 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 113.093 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15142 ; free virtual = 29969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 15142 ; free virtual = 29969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15136 ; free virtual = 29966
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15110 ; free virtual = 29941
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15077 ; free virtual = 29909
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 15065 ; free virtual = 29898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.07 seconds; current allocated memory: 111.435 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 112.894 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14879 ; free virtual = 29706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14879 ; free virtual = 29706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14849 ; free virtual = 29679
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:181: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14838 ; free virtual = 29668
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:175:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:181:31) to (FBTA64_0/top.cc:181:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:219:7) to (FBTA64_0/top.cc:222:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:227:7) to (FBTA64_0/top.cc:230:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:18) to (FBTA64_0/top.cc:214:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14789 ; free virtual = 29621
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14783 ; free virtual = 29616
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:175) of variable 'r.V', FBTA64_0/top.cc:175 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:175) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.9 seconds; current allocated memory: 111.629 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 113.097 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14506 ; free virtual = 29333
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14506 ; free virtual = 29333
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14499 ; free virtual = 29329
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14471 ; free virtual = 29302
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:220:7) to (FBTA64_0/top.cc:223:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:7) to (FBTA64_0/top.cc:231:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:205:18) to (FBTA64_0/top.cc:215:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:142:30) to (FBTA64_0/top.cc:142:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14456 ; free virtual = 29289
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14437 ; free virtual = 29271
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.53 seconds; current allocated memory: 111.612 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 113.077 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14550 ; free virtual = 29378
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14550 ; free virtual = 29378
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14545 ; free virtual = 29376
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14519 ; free virtual = 29350
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:221:7) to (FBTA64_0/top.cc:224:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:229:7) to (FBTA64_0/top.cc:232:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:206:18) to (FBTA64_0/top.cc:216:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:30) to (FBTA64_0/top.cc:143:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14513 ; free virtual = 29346
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14512 ; free virtual = 29345
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.52 seconds; current allocated memory: 109.662 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.127 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14634 ; free virtual = 29462
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14634 ; free virtual = 29462
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14612 ; free virtual = 29443
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:182: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14620 ; free virtual = 29452
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:176:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:182:31) to (FBTA64_0/top.cc:182:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:221:7) to (FBTA64_0/top.cc:224:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:229:7) to (FBTA64_0/top.cc:232:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:128:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:206:18) to (FBTA64_0/top.cc:216:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:143:30) to (FBTA64_0/top.cc:143:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14571 ; free virtual = 29404
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14585 ; free virtual = 29419
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:176) of variable 'r.V', FBTA64_0/top.cc:176 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:176) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.39 seconds; current allocated memory: 109.676 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.138 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14555 ; free virtual = 29383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14537 ; free virtual = 29366
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14514 ; free virtual = 29346
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:185: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14522 ; free virtual = 29355
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:179:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:185:31) to (FBTA64_0/top.cc:185:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:224:7) to (FBTA64_0/top.cc:227:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:232:7) to (FBTA64_0/top.cc:235:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:209:18) to (FBTA64_0/top.cc:219:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14490 ; free virtual = 29324
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14471 ; free virtual = 29305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:179) of variable 'r.V', FBTA64_0/top.cc:179 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:179) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.36 seconds; current allocated memory: 109.671 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.136 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14605 ; free virtual = 29434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14605 ; free virtual = 29434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14565 ; free virtual = 29396
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:186: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14556 ; free virtual = 29389
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:180:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:31) to (FBTA64_0/top.cc:186:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:225:7) to (FBTA64_0/top.cc:228:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:233:7) to (FBTA64_0/top.cc:236:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:210:18) to (FBTA64_0/top.cc:220:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14541 ; free virtual = 29375
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14522 ; free virtual = 29357
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FBTA64_0/top.cc:180) of variable 'r.V', FBTA64_0/top.cc:180 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_4', FBTA64_0/top.cc:180) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.33 seconds; current allocated memory: 109.658 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 111.120 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14633 ; free virtual = 29462
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14633 ; free virtual = 29462
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14610 ; free virtual = 29442
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:186: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14601 ; free virtual = 29434
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:180:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:186:31) to (FBTA64_0/top.cc:186:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:225:7) to (FBTA64_0/top.cc:228:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:233:7) to (FBTA64_0/top.cc:236:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:210:18) to (FBTA64_0/top.cc:220:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14568 ; free virtual = 29402
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14565 ; free virtual = 29400
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:180) of variable 'r.V', FBTA64_0/top.cc:180 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.35 seconds; current allocated memory: 109.672 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.128 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14454 ; free virtual = 29288
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14454 ; free virtual = 29288
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14449 ; free virtual = 29286
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:187: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14423 ; free virtual = 29261
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:181:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:187:31) to (FBTA64_0/top.cc:187:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:226:7) to (FBTA64_0/top.cc:229:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:234:7) to (FBTA64_0/top.cc:237:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:211:18) to (FBTA64_0/top.cc:221:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14391 ; free virtual = 29230
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14389 ; free virtual = 29228
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:181) of variable 'r.V', FBTA64_0/top.cc:181 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.66 seconds; current allocated memory: 109.668 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.127 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14458 ; free virtual = 29295
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14458 ; free virtual = 29295
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14419 ; free virtual = 29259
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:188: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14428 ; free virtual = 29268
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:182:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:188:31) to (FBTA64_0/top.cc:188:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:227:7) to (FBTA64_0/top.cc:230:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:235:7) to (FBTA64_0/top.cc:238:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:212:18) to (FBTA64_0/top.cc:222:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14394 ; free virtual = 29237
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14392 ; free virtual = 29235
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:182) of variable 'r.V', FBTA64_0/top.cc:182 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.68 seconds; current allocated memory: 109.667 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 111.129 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14252 ; free virtual = 29089
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 14252 ; free virtual = 29089
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14230 ; free virtual = 29071
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:190: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14221 ; free virtual = 29062
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:184:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:190:31) to (FBTA64_0/top.cc:190:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:229:7) to (FBTA64_0/top.cc:232:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:237:7) to (FBTA64_0/top.cc:240:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:214:18) to (FBTA64_0/top.cc:224:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14188 ; free virtual = 29031
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 14186 ; free virtual = 29030
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:184) of variable 'r.V', FBTA64_0/top.cc:184 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.72 seconds; current allocated memory: 109.667 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 111.128 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14222 ; free virtual = 29060
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14222 ; free virtual = 29060
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14200 ; free virtual = 29041
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:190: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14191 ; free virtual = 29032
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:184:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:190:31) to (FBTA64_0/top.cc:190:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:229:7) to (FBTA64_0/top.cc:232:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:237:7) to (FBTA64_0/top.cc:240:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:214:18) to (FBTA64_0/top.cc:224:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14158 ; free virtual = 29001
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14173 ; free virtual = 29017
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:184) of variable 'r.V', FBTA64_0/top.cc:184 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.68 seconds; current allocated memory: 108.752 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 110.213 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14218 ; free virtual = 29056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14218 ; free virtual = 29056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14213 ; free virtual = 29054
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:190: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14187 ; free virtual = 29029
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:184:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:190:31) to (FBTA64_0/top.cc:190:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:229:7) to (FBTA64_0/top.cc:232:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:237:7) to (FBTA64_0/top.cc:240:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:118:10) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:214:18) to (FBTA64_0/top.cc:224:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14153 ; free virtual = 28997
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14152 ; free virtual = 28996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:184) of variable 'r.V', FBTA64_0/top.cc:184 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.63 seconds; current allocated memory: 108.713 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 110.167 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14235 ; free virtual = 29073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14235 ; free virtual = 29073
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:122).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:78) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14196 ; free virtual = 29037
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:190: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14186 ; free virtual = 29028
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:184:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:190:31) to (FBTA64_0/top.cc:190:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:229:7) to (FBTA64_0/top.cc:232:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:237:7) to (FBTA64_0/top.cc:240:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:115:18) to (FBTA64_0/top.cc:130:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:214:18) to (FBTA64_0/top.cc:224:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:146:30) to (FBTA64_0/top.cc:146:30) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FBTA64_theta' (FBTA64_0/top.cc:67)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14153 ; free virtual = 28997
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 14169 ; free virtual = 29013
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:184) of variable 'r.V', FBTA64_0/top.cc:184 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.54 seconds; current allocated memory: 108.751 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 110.212 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13145 ; free virtual = 29293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13145 ; free virtual = 29293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:92) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'FBTA64_theta' (FBTA64_0/top.cc:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 13124 ; free virtual = 29274
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 13115 ; free virtual = 29267
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:198:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:31) to (FBTA64_0/top.cc:204:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:243:7) to (FBTA64_0/top.cc:246:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:251:7) to (FBTA64_0/top.cc:254:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:129:18) to (FBTA64_0/top.cc:144:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:18) to (FBTA64_0/top.cc:238:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:152:14) to (FBTA64_0/top.cc:171:10) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 13083 ; free virtual = 29236
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 13081 ; free virtual = 29234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:198) of variable 'r.V', FBTA64_0/top.cc:198 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.8 seconds; current allocated memory: 103.998 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 105.224 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FBTA64_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FBTA64_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_1' to 'FBTA64_theta_buddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_buddy_tree_V_0' to 'FBTA64_theta_buddcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_addr_layer_map_V' to 'FBTA64_theta_addrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FBTA64_theta_mux_42_64_1_1' to 'FBTA64_theta_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FBTA64_theta_mux_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FBTA64_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 107.454 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'FBTA64_0/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12412 ; free virtual = 28562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12412 ; free virtual = 28561
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_8bit' into 'FBTA64_theta' (FBTA64_0/top.cc:136).
WARNING: [XFORM 203-604] Allocation directive (FBTA64_0/top.cc:92) on function 'log_2_16bit'' (FBTA64_0/top.cc:37) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (FBTA64_0/top.cc:69).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (FBTA64_0/top.cc:68).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (FBTA64_0/top.cc:67).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (FBTA64_0/top.cc:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 12401 ; free virtual = 28554
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] FBTA64_0/top.cc:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 12391 ; free virtual = 28544
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree_tmp.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FBTA64_0/top.cc:198:45) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:204:31) to (FBTA64_0/top.cc:204:31) in function 'FBTA64_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:243:7) to (FBTA64_0/top.cc:246:52) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:251:7) to (FBTA64_0/top.cc:254:39) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:129:18) to (FBTA64_0/top.cc:144:25) in function 'FBTA64_theta'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:228:18) to (FBTA64_0/top.cc:238:27) in function 'FBTA64_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FBTA64_0/top.cc:152:14) to (FBTA64_0/top.cc:171:10) in function 'FBTA64_theta'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (FBTA64_0/top.cc:38:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 12361 ; free virtual = 28516
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 12346 ; free virtual = 28502
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FBTA64_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.53 seconds; current allocated memory: 116.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 116.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FBTA64_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FBTA64_0/top.cc:198) of variable 'r.V', FBTA64_0/top.cc:198 on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 118.006 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 119.038 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 119.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

