Day 6 - 1-to-4 Demultiplexer (DEMUX)

On Day 6 of my 30 Days of Verilog Challenge, I implemented a 1-to-4 Demultiplexer.  
A DEMUX takes a single input and channels it to exactly one of the multiple outputs, based on the select lines.
- Input:`din` (data input)
- Select Lines: `sel[1:0]` (2-bit control)
- Outputs: `y0, y1, y2, y3`

Files
- `demux1to4.v` â†’ Verilog implementation of 1:4 DEMUX  
- `tb_demux1to4.v` â†’ Testbench for simulation and waveform analysis  

ğŸ–¥ï¸ Simulation
- Tool Used: [EDA Playground](https://www.edaplayground.com/)  
- Simulator: Icarus Verilog + EPWave for waveform visualization  
ğŸ“Š Waveform
The waveform shows how the input is routed:
- `sel = 00` â†’ Output = `y0`  
- `sel = 01` â†’ Output = `y1`  
- `sel = 10` â†’ Output = `y2`  
- `sel = 11` â†’ Output = `y3`  
