Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Apr 28 16:08:51 2022
| Host              : cmts1.cmts running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.252ns (8.720%)  route 2.638ns (91.280%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.350 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.366     2.919    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.020     3.350    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]/C
                         clock pessimism              0.000     3.350    
                         clock uncertainty           -0.035     3.315    
    SLICE_X29Y36         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.252ns (8.723%)  route 2.637ns (91.277%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.350 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.365     2.918    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.020     3.350    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]/C
                         clock pessimism              0.000     3.350    
                         clock uncertainty           -0.035     3.315    
    SLICE_X29Y36         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                  0.337    




