0.7
2020.2
Feb 21 2023
20:21:35
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sim_1/imports/Desktop/tb_example23.vhd,1678396270,vhdl,,,,project_tb,,,,,,,,
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sources_1/new/main.vhd,1678396182,vhdl,,,,address_reader;done_generator;mega_mux;output_selector;project_reti_logiche;two_cycles_delay,,,,,,,,
