
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=lc_ctrl_reg_top><h1 id="entity-lc_ctrl_reg_top">Entity: lc_ctrl_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="110" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="105" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1037" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1042" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>alert_test_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>alert_test_fatal_prog_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_state_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_bus_integ_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_ready_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_transition_successful_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_transition_count_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_transition_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_token_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_flash_rma_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_otp_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_state_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_bus_integ_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_otp_partition_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>claim_transition_if_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>claim_transition_if_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>claim_transition_if_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>claim_transition_if_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>transition_regwen_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_cmd_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_cmd_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_0_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_1_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_2_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_2_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_2_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_3_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_token_3_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_token_3_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>transition_target_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_target_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>transition_target_qs</td>
<td>logic [3:0]</td>
<td></td>
</tr>
<tr>
<td>transition_target_wd</td>
<td>logic [3:0]</td>
<td></td>
</tr>
<tr>
<td>otp_test_ctrl_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otp_test_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otp_test_ctrl_val_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>otp_test_ctrl_val_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>otp_test_ctrl_ext_clock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otp_test_ctrl_ext_clock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>lc_state_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>lc_state_qs</td>
<td>logic [3:0]</td>
<td></td>
</tr>
<tr>
<td>lc_transition_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>lc_transition_cnt_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>lc_id_state_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>lc_id_state_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_2_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_2_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_3_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_3_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_4_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_4_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_5_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_5_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_6_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_6_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>device_id_7_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>device_id_7_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [21:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( @(posedge clk_i or negedge rst_ni) )</em></p></li>
<li><p>unnamed: <em>(  )</em></p></li>
<li><p>unnamed: <em>(  )</em><br />
Check sub-word write is permitted</p></li>
</ul>
<p><strong>Description</strong><br />
Check sub-word write is permitted</p>
<ul>
<li>unnamed: <em>(  )</em><br />
Read data return</li>
</ul>
<p><strong>Description</strong><br />
Read data return</p><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p>u_chk: tlul_cmd_intg_chk</p></li>
<li><p>u_rsp_intg_gen: tlul_rsp_intg_gen</p></li>
<li><p>u_reg_if: tlul_adapter_reg</p></li>
<li><p>u_alert_test_fatal_prog_error: prim_subreg_ext<br />
<strong>Description</strong><br />
Register instances<br />
R[alert_test]: V(True)<br />
F[fatal_prog_error]: 0:0</p></li>
<li><p>u_alert_test_fatal_state_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[fatal_state_error]: 1:1</p></li>
<li><p>u_alert_test_fatal_bus_integ_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[fatal_bus_integ_error]: 2:2</p></li>
<li><p>u_status_ready: prim_subreg_ext<br />
<strong>Description</strong><br />
R[status]: V(True)<br />
F[ready]: 0:0</p></li>
<li><p>u_status_transition_successful: prim_subreg_ext<br />
<strong>Description</strong><br />
F[transition_successful]: 1:1</p></li>
<li><p>u_status_transition_count_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[transition_count_error]: 2:2</p></li>
<li><p>u_status_transition_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[transition_error]: 3:3</p></li>
<li><p>u_status_token_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[token_error]: 4:4</p></li>
<li><p>u_status_flash_rma_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[flash_rma_error]: 5:5</p></li>
<li><p>u_status_otp_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[otp_error]: 6:6</p></li>
<li><p>u_status_state_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[state_error]: 7:7</p></li>
<li><p>u_status_bus_integ_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[bus_integ_error]: 8:8</p></li>
<li><p>u_status_otp_partition_error: prim_subreg_ext<br />
<strong>Description</strong><br />
F[otp_partition_error]: 9:9</p></li>
<li><p>u_claim_transition_if: prim_subreg_ext<br />
<strong>Description</strong><br />
R[claim_transition_if]: V(True)</p></li>
<li><p>u_transition_regwen: prim_subreg_ext<br />
<strong>Description</strong><br />
R[transition_regwen]: V(True)</p></li>
<li><p>u_transition_cmd: prim_subreg_ext<br />
<strong>Description</strong><br />
R[transition_cmd]: V(True)</p></li>
<li><p>u_transition_target: prim_subreg_ext<br />
<strong>Description</strong><br />
R[transition_target]: V(True)</p></li>
<li><p>u_otp_test_ctrl_val: prim_subreg_ext<br />
<strong>Description</strong><br />
R[otp_test_ctrl]: V(True)<br />
F[val]: 7:0</p></li>
<li><p>u_otp_test_ctrl_ext_clock: prim_subreg_ext<br />
<strong>Description</strong><br />
F[ext_clock]: 16:16</p></li>
<li><p>u_lc_state: prim_subreg_ext<br />
<strong>Description</strong><br />
R[lc_state]: V(True)</p></li>
<li><p>u_lc_transition_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[lc_transition_cnt]: V(True)</p></li>
<li><p>u_lc_id_state: prim_subreg_ext<br />
<strong>Description</strong><br />
R[lc_id_state]: V(True)</p></li>
</ul><br><br><br><br><br><br>