date thu 21 nov 1996 203246 gmt server ncsa142 contenttype texthtml      northwest laboratory for integrated systems            northwest laboratory  for integrated systems                        department of computer science amp engineering         university of washington      box 352350        seattle wa 981952350 usa                  the department of computer science and engineering at the university of  washington has been engaged in very large scale integration vlsi and  computeraided design cad research development and education since  the late 1970s  today the northwest laboratory for integrated systems  is the focus of a wide variety of vlsi architectures embedded sytems and cad research              current research projects      asynchronous circuits  and verification     time separation of events  specification synthesis and verification of timed asynchronous  circuits       asynchronous circuits   survey of current asynchronous design methodologies as  well as the first fpga for asynchronous circuits        fpgas and rapidprototyping      triptychmontage fpga architectures  development of the triptych and montage fpga   architectures architectures with improved densities over current   commercial fpgas      multifpga systems amp rapidprototyping  development of the springbok rapidprototyping system for  boardlevel designs as well as partitioning pin assignment  and routing topology work for general multifpga systems      emerald  an architectureadaptive toolset for fpgas  a complete set of mapping placement and routing tools can be generated automatically from a description of an fpga architecture  architecturespecific metrics can be incorporated into the various tools to improve the results       embedded systems     the chinook project  a hardwaresoftware codesign cosynthesis and cosimulation  system for embedded applications        performance optimization of synchronous circuits      retiming levelclocked circuits  efficient algorithms for retiming circuits that use levelsensitive latches to improve performance reduce cost and increase tolerance to clock skew      architectural retiming  methods for improving the performance of synchronous circuits that have latency or feedback contraints         network router the chaotic routing project        selftuned systems   selftuned systems are directed by ted kehl     previous research projects      gemini   validating layout by comparing the specification circuit to the  implemented circuit    mactester   a lowcost digital functional tester for chips and circuits  with ttl or cmos voltage levels         
