// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Lenet_HLS_HH_
#define _Lenet_HLS_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Fullc1_Cal.h"
#include "Conv2_Cal.h"
#include "Conv1_Cal.h"
#include "Pool1_Cal.h"
#include "Pool2_Cal.h"
#include "Fullc2_Cal.h"
#include "Flatten_Layer.h"
#include "Lenet_HLS_sitofp_ocq.h"
#include "Lenet_HLS_fpext_3pcA.h"
#include "Lenet_HLS_ddiv_64qcK.h"
#include "Lenet_HLS_layer1_V.h"
#include "Lenet_HLS_layer2_V.h"
#include "Lenet_HLS_layer3_V.h"
#include "Lenet_HLS_layer4_V.h"
#include "Lenet_HLS_layer5_V.h"
#include "Lenet_HLS_flattenlbW.h"
#include "Lenet_HLS_flattenmb6.h"
#include "Lenet_HLS_data_buncg.h"
#include "Lenet_HLS_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Lenet_HLS : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > input_layer_TDATA;
    sc_in< sc_logic > input_layer_TVALID;
    sc_out< sc_logic > input_layer_TREADY;
    sc_in< sc_lv<2> > input_layer_TKEEP;
    sc_in< sc_lv<2> > input_layer_TSTRB;
    sc_in< sc_lv<1> > input_layer_TUSER;
    sc_in< sc_lv<1> > input_layer_TLAST;
    sc_in< sc_lv<1> > input_layer_TID;
    sc_in< sc_lv<1> > input_layer_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    Lenet_HLS(sc_module_name name);
    SC_HAS_PROCESS(Lenet_HLS);

    ~Lenet_HLS();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Lenet_HLS_layer1_V* layer1_V_U;
    Lenet_HLS_layer2_V* layer2_V_U;
    Lenet_HLS_layer3_V* layer3_V_U;
    Lenet_HLS_layer4_V* layer4_V_U;
    Lenet_HLS_layer5_V* layer5_V_U;
    Lenet_HLS_layer5_V* flatten1_V_U;
    Lenet_HLS_flattenlbW* flatten2_V_U;
    Lenet_HLS_flattenmb6* flatten3_V_U;
    Lenet_HLS_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Lenet_HLS_AXILiteS_s_axi_U;
    Lenet_HLS_data_buncg* data_buf_data_V_U;
    Fullc1_Cal* grp_Fullc1_Cal_fu_343;
    Conv2_Cal* grp_Conv2_Cal_fu_359;
    Conv1_Cal* grp_Conv1_Cal_fu_371;
    Pool1_Cal* grp_Pool1_Cal_fu_383;
    Pool2_Cal* grp_Pool2_Cal_fu_391;
    Fullc2_Cal* grp_Fullc2_Cal_fu_399;
    Flatten_Layer* grp_Flatten_Layer_fu_411;
    Lenet_HLS_sitofp_ocq<1,6,32,32>* Lenet_HLS_sitofp_ocq_U34;
    Lenet_HLS_fpext_3pcA<1,2,32,64>* Lenet_HLS_fpext_3pcA_U35;
    Lenet_HLS_ddiv_64qcK<1,31,64,64,64>* Lenet_HLS_ddiv_64qcK_U36;
    regslice_both<16>* regslice_both_input_layer_data_V_U;
    regslice_both<2>* regslice_both_input_layer_keep_V_U;
    regslice_both<2>* regslice_both_input_layer_strb_V_U;
    regslice_both<1>* regslice_both_input_layer_user_V_U;
    regslice_both<1>* regslice_both_input_layer_last_V_U;
    regslice_both<1>* regslice_both_input_layer_id_V_U;
    regslice_both<1>* regslice_both_input_layer_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<63> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > id;
    sc_signal< sc_lv<10> > layer1_V_address0;
    sc_signal< sc_logic > layer1_V_ce0;
    sc_signal< sc_logic > layer1_V_we0;
    sc_signal< sc_lv<12> > layer1_V_d0;
    sc_signal< sc_lv<12> > layer1_V_q0;
    sc_signal< sc_lv<13> > layer2_V_address0;
    sc_signal< sc_logic > layer2_V_ce0;
    sc_signal< sc_logic > layer2_V_we0;
    sc_signal< sc_lv<12> > layer2_V_q0;
    sc_signal< sc_logic > layer2_V_ce1;
    sc_signal< sc_lv<12> > layer2_V_q1;
    sc_signal< sc_lv<11> > layer3_V_address0;
    sc_signal< sc_logic > layer3_V_ce0;
    sc_signal< sc_logic > layer3_V_we0;
    sc_signal< sc_lv<12> > layer3_V_q0;
    sc_signal< sc_lv<11> > layer4_V_address0;
    sc_signal< sc_logic > layer4_V_ce0;
    sc_signal< sc_logic > layer4_V_we0;
    sc_signal< sc_lv<12> > layer4_V_q0;
    sc_signal< sc_logic > layer4_V_ce1;
    sc_signal< sc_lv<12> > layer4_V_q1;
    sc_signal< sc_lv<9> > layer5_V_address0;
    sc_signal< sc_logic > layer5_V_ce0;
    sc_signal< sc_logic > layer5_V_we0;
    sc_signal< sc_lv<12> > layer5_V_q0;
    sc_signal< sc_lv<9> > flatten1_V_address0;
    sc_signal< sc_logic > flatten1_V_ce0;
    sc_signal< sc_logic > flatten1_V_we0;
    sc_signal< sc_lv<12> > flatten1_V_q0;
    sc_signal< sc_lv<7> > flatten2_V_address0;
    sc_signal< sc_logic > flatten2_V_ce0;
    sc_signal< sc_logic > flatten2_V_we0;
    sc_signal< sc_lv<12> > flatten2_V_q0;
    sc_signal< sc_lv<7> > flatten3_V_address0;
    sc_signal< sc_logic > flatten3_V_ce0;
    sc_signal< sc_logic > flatten3_V_we0;
    sc_signal< sc_lv<12> > flatten3_V_q0;
    sc_signal< sc_logic > input_layer_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln233_fu_430_p2;
    sc_signal< sc_lv<11> > i_fu_436_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<6> > i_2_fu_458_p2;
    sc_signal< sc_lv<6> > i_2_reg_1442;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > shl_ln_fu_468_p3;
    sc_signal< sc_lv<10> > shl_ln_reg_1447;
    sc_signal< sc_lv<1> > icmp_ln243_fu_452_p2;
    sc_signal< sc_lv<12> > zext_ln245_1_fu_484_p1;
    sc_signal< sc_lv<12> > zext_ln245_1_reg_1452;
    sc_signal< sc_lv<6> > j_fu_498_p2;
    sc_signal< sc_lv<6> > j_reg_1460;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<12> > add_ln203_fu_513_p2;
    sc_signal< sc_lv<12> > add_ln203_reg_1465;
    sc_signal< sc_lv<1> > icmp_ln245_fu_492_p2;
    sc_signal< sc_lv<16> > data_buf_data_V_q0;
    sc_signal< sc_lv<16> > data_buf_data_V_load_reg_1475;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > grp_fu_419_p1;
    sc_signal< sc_lv<32> > tmp_reg_1485;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > grp_fu_422_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_1490;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > grp_fu_425_p2;
    sc_signal< sc_lv<64> > v_assign_reg_1495;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<64> > ireg_V_fu_527_p1;
    sc_signal< sc_lv<64> > ireg_V_reg_1500;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<1> > p_Result_14_reg_1505;
    sc_signal< sc_lv<12> > zext_ln461_fu_552_p1;
    sc_signal< sc_lv<12> > zext_ln461_reg_1515;
    sc_signal< sc_lv<54> > p_Result_15_fu_568_p1;
    sc_signal< sc_lv<54> > p_Result_15_reg_1520;
    sc_signal< sc_lv<54> > man_V_2_fu_572_p2;
    sc_signal< sc_lv<54> > man_V_2_reg_1525;
    sc_signal< sc_lv<1> > icmp_ln571_fu_578_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1530;
    sc_signal< sc_lv<12> > F2_fu_584_p2;
    sc_signal< sc_lv<12> > F2_reg_1538;
    sc_signal< sc_lv<1> > QUAN_INC_fu_590_p2;
    sc_signal< sc_lv<1> > QUAN_INC_reg_1547;
    sc_signal< sc_lv<12> > sh_amt_fu_608_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1553;
    sc_signal< sc_lv<1> > icmp_ln591_fu_616_p2;
    sc_signal< sc_lv<1> > icmp_ln591_reg_1560;
    sc_signal< sc_lv<1> > icmp_ln598_fu_632_p2;
    sc_signal< sc_lv<1> > icmp_ln598_reg_1565;
    sc_signal< sc_lv<6> > trunc_ln595_fu_638_p1;
    sc_signal< sc_lv<6> > trunc_ln595_reg_1570;
    sc_signal< sc_lv<1> > icmp_ln595_fu_648_p2;
    sc_signal< sc_lv<1> > icmp_ln595_reg_1575;
    sc_signal< sc_lv<32> > sext_ln581_fu_664_p1;
    sc_signal< sc_lv<32> > sext_ln581_reg_1580;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<1> > icmp_ln582_fu_667_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_1585;
    sc_signal< sc_lv<12> > trunc_ln583_fu_672_p1;
    sc_signal< sc_lv<12> > trunc_ln583_reg_1590;
    sc_signal< sc_lv<1> > icmp_ln603_fu_681_p2;
    sc_signal< sc_lv<1> > icmp_ln603_reg_1596;
    sc_signal< sc_lv<1> > p_Result_16_reg_1602;
    sc_signal< sc_lv<12> > p_Val2_5_fu_808_p2;
    sc_signal< sc_lv<12> > p_Val2_5_reg_1608;
    sc_signal< sc_lv<1> > tmp_24_reg_1614;
    sc_signal< sc_lv<1> > and_ln578_fu_828_p2;
    sc_signal< sc_lv<1> > and_ln578_reg_1620;
    sc_signal< sc_lv<1> > icmp_ln578_fu_833_p2;
    sc_signal< sc_lv<1> > icmp_ln578_reg_1626;
    sc_signal< sc_lv<1> > empty_143_fu_851_p2;
    sc_signal< sc_lv<1> > empty_143_reg_1632;
    sc_signal< sc_lv<12> > pos1_fu_857_p2;
    sc_signal< sc_lv<12> > pos1_reg_1638;
    sc_signal< sc_lv<1> > icmp_ln621_fu_875_p2;
    sc_signal< sc_lv<1> > icmp_ln621_reg_1643;
    sc_signal< sc_lv<1> > xor_ln621_1_fu_889_p2;
    sc_signal< sc_lv<1> > xor_ln621_1_reg_1650;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_915_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_1_reg_1657;
    sc_signal< sc_lv<1> > tmp_27_reg_1664;
    sc_signal< sc_lv<1> > icmp_ln631_fu_929_p2;
    sc_signal< sc_lv<1> > icmp_ln631_reg_1669;
    sc_signal< sc_lv<54> > zext_ln635_fu_935_p1;
    sc_signal< sc_lv<54> > zext_ln635_reg_1675;
    sc_signal< sc_lv<54> > Range2_V_1_fu_939_p2;
    sc_signal< sc_lv<54> > Range2_V_1_reg_1680;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_951_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_reg_1686;
    sc_signal< sc_lv<1> > and_ln642_fu_969_p2;
    sc_signal< sc_lv<1> > and_ln642_reg_1691;
    sc_signal< sc_lv<12> > p_Val2_6_fu_1026_p3;
    sc_signal< sc_lv<12> > p_Val2_6_reg_1697;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > select_ln557_fu_1251_p3;
    sc_signal< sc_lv<1> > select_ln557_reg_1704;
    sc_signal< sc_lv<1> > overflow_fu_1281_p2;
    sc_signal< sc_lv<1> > overflow_reg_1710;
    sc_signal< sc_lv<1> > and_ln659_fu_1287_p2;
    sc_signal< sc_lv<1> > and_ln659_reg_1716;
    sc_signal< sc_lv<32> > zext_ln206_fu_1389_p1;
    sc_signal< sc_lv<32> > zext_ln206_reg_1722;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<7> > i_1_fu_1399_p2;
    sc_signal< sc_lv<7> > i_1_reg_1730;
    sc_signal< sc_lv<1> > icmp_ln203_fu_1393_p2;
    sc_signal< sc_lv<12> > select_ln204_fu_1416_p3;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<32> > select_ln204_1_fu_1424_p3;
    sc_signal< sc_lv<10> > data_buf_data_V_address0;
    sc_signal< sc_logic > data_buf_data_V_ce0;
    sc_signal< sc_logic > data_buf_data_V_we0;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_ap_start;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_ap_done;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_ap_idle;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_ap_ready;
    sc_signal< sc_lv<7> > grp_Fullc1_Cal_fu_343_flatten2_V_address0;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_flatten2_V_ce0;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_flatten2_V_we0;
    sc_signal< sc_lv<12> > grp_Fullc1_Cal_fu_343_flatten2_V_d0;
    sc_signal< sc_lv<9> > grp_Fullc1_Cal_fu_343_flatten1_V_address0;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_flatten1_V_ce0;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_ap_start;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_ap_done;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_ap_idle;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_ap_ready;
    sc_signal< sc_lv<11> > grp_Conv2_Cal_fu_359_layer3_V_address0;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_layer3_V_ce0;
    sc_signal< sc_lv<11> > grp_Conv2_Cal_fu_359_layer4_V_address0;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_layer4_V_ce0;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_layer4_V_we0;
    sc_signal< sc_lv<12> > grp_Conv2_Cal_fu_359_layer4_V_d0;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_ap_start;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_ap_done;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_ap_idle;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_ap_ready;
    sc_signal< sc_lv<10> > grp_Conv1_Cal_fu_371_layer1_V_address0;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_layer1_V_ce0;
    sc_signal< sc_lv<13> > grp_Conv1_Cal_fu_371_layer2_V_address0;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_layer2_V_ce0;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_layer2_V_we0;
    sc_signal< sc_lv<12> > grp_Conv1_Cal_fu_371_layer2_V_d0;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_ap_start;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_ap_done;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_ap_idle;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_ap_ready;
    sc_signal< sc_lv<13> > grp_Pool1_Cal_fu_383_layer2_V_address0;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_layer2_V_ce0;
    sc_signal< sc_lv<13> > grp_Pool1_Cal_fu_383_layer2_V_address1;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_layer2_V_ce1;
    sc_signal< sc_lv<11> > grp_Pool1_Cal_fu_383_layer3_V_address0;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_layer3_V_ce0;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_layer3_V_we0;
    sc_signal< sc_lv<12> > grp_Pool1_Cal_fu_383_layer3_V_d0;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_ap_start;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_ap_done;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_ap_idle;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_ap_ready;
    sc_signal< sc_lv<11> > grp_Pool2_Cal_fu_391_layer4_V_address0;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_layer4_V_ce0;
    sc_signal< sc_lv<11> > grp_Pool2_Cal_fu_391_layer4_V_address1;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_layer4_V_ce1;
    sc_signal< sc_lv<9> > grp_Pool2_Cal_fu_391_layer5_V_address0;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_layer5_V_ce0;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_layer5_V_we0;
    sc_signal< sc_lv<12> > grp_Pool2_Cal_fu_391_layer5_V_d0;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_ap_start;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_ap_done;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_ap_idle;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_ap_ready;
    sc_signal< sc_lv<7> > grp_Fullc2_Cal_fu_399_flatten3_V_address0;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_flatten3_V_ce0;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_flatten3_V_we0;
    sc_signal< sc_lv<12> > grp_Fullc2_Cal_fu_399_flatten3_V_d0;
    sc_signal< sc_lv<7> > grp_Fullc2_Cal_fu_399_flatten2_V_address0;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_flatten2_V_ce0;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_ap_start;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_ap_done;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_ap_idle;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_ap_ready;
    sc_signal< sc_lv<9> > grp_Flatten_Layer_fu_411_layer5_V_address0;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_layer5_V_ce0;
    sc_signal< sc_lv<9> > grp_Flatten_Layer_fu_411_flatten1_V_address0;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_flatten1_V_ce0;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_flatten1_V_we0;
    sc_signal< sc_lv<12> > grp_Flatten_Layer_fu_411_flatten1_V_d0;
    sc_signal< sc_lv<11> > i_0_reg_275;
    sc_signal< sc_lv<6> > i1_0_reg_286;
    sc_signal< sc_lv<6> > j_0_reg_297;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<12> > p_04_3_i_reg_308;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<32> > ret_reg_320;
    sc_signal< sc_lv<7> > index_1_reg_332;
    sc_signal< sc_logic > grp_Fullc1_Cal_fu_343_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > grp_Conv2_Cal_fu_359_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > grp_Conv1_Cal_fu_371_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > grp_Pool1_Cal_fu_383_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > grp_Pool2_Cal_fu_391_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > grp_Fullc2_Cal_fu_399_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > grp_Flatten_Layer_fu_411_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<64> > zext_ln234_fu_442_p1;
    sc_signal< sc_lv<64> > zext_ln247_fu_518_p1;
    sc_signal< sc_lv<64> > zext_ln203_9_fu_1293_p1;
    sc_signal< sc_lv<64> > zext_ln204_fu_1405_p1;
    sc_signal< sc_lv<32> > grp_fu_419_p0;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<5> > trunc_ln246_fu_464_p1;
    sc_signal< sc_lv<11> > tmp_s_fu_476_p3;
    sc_signal< sc_lv<10> > zext_ln245_fu_488_p1;
    sc_signal< sc_lv<12> > zext_ln203_fu_509_p1;
    sc_signal< sc_lv<10> > index_fu_504_p2;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_542_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_556_p1;
    sc_signal< sc_lv<53> > tmp_7_fu_560_p3;
    sc_signal< sc_lv<63> > trunc_ln556_fu_530_p1;
    sc_signal< sc_lv<12> > add_ln581_fu_596_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_602_p2;
    sc_signal< sc_lv<9> > tmp_22_fu_622_p4;
    sc_signal< sc_lv<12> > add_ln595_fu_642_p2;
    sc_signal< sc_lv<54> > man_V_fu_659_p3;
    sc_signal< sc_lv<54> > zext_ln586_fu_686_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_690_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_700_p3;
    sc_signal< sc_lv<1> > icmp_ln585_fu_676_p2;
    sc_signal< sc_lv<12> > trunc_ln586_fu_696_p1;
    sc_signal< sc_lv<12> > select_ln588_fu_707_p3;
    sc_signal< sc_lv<12> > add_ln591_fu_723_p2;
    sc_signal< sc_lv<32> > sext_ln591_fu_728_p1;
    sc_signal< sc_lv<1> > p_Result_1_fu_732_p3;
    sc_signal< sc_lv<6> > sub_ln595_fu_746_p2;
    sc_signal< sc_lv<6> > select_ln595_fu_751_p3;
    sc_signal< sc_lv<54> > zext_ln595_fu_758_p1;
    sc_signal< sc_lv<54> > lshr_ln595_fu_762_p2;
    sc_signal< sc_lv<54> > p_Result_s_fu_768_p2;
    sc_signal< sc_lv<1> > icmp_ln595_1_fu_774_p2;
    sc_signal< sc_lv<12> > p_Val2_4_fu_715_p3;
    sc_signal< sc_lv<1> > r_fu_780_p2;
    sc_signal< sc_lv<1> > qb_fu_740_p3;
    sc_signal< sc_lv<1> > or_ln406_fu_793_p2;
    sc_signal< sc_lv<1> > and_ln406_fu_798_p2;
    sc_signal< sc_lv<12> > zext_ln415_fu_804_p1;
    sc_signal< sc_lv<1> > xor_ln582_fu_822_p2;
    sc_signal< sc_lv<12> > tmp63_cast_cast_fu_838_p3;
    sc_signal< sc_lv<12> > exp_V_fu_654_p2;
    sc_signal< sc_lv<12> > empty_142_fu_845_p2;
    sc_signal< sc_lv<12> > pos2_fu_866_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_881_p3;
    sc_signal< sc_lv<32> > sext_ln618_fu_862_p1;
    sc_signal< sc_lv<54> > zext_ln623_fu_895_p1;
    sc_signal< sc_lv<54> > ashr_ln623_fu_899_p2;
    sc_signal< sc_lv<1> > lD_fu_905_p1;
    sc_signal< sc_lv<1> > and_ln621_fu_909_p2;
    sc_signal< sc_lv<32> > sext_ln619_fu_871_p1;
    sc_signal< sc_lv<1> > xor_ln639_1_fu_957_p2;
    sc_signal< sc_lv<1> > icmp_ln642_fu_945_p2;
    sc_signal< sc_lv<1> > or_ln639_fu_963_p2;
    sc_signal< sc_lv<12> > sext_ln581cast_fu_975_p1;
    sc_signal< sc_lv<1> > and_ln403_fu_994_p2;
    sc_signal< sc_lv<12> > select_ln582_fu_988_p3;
    sc_signal< sc_lv<1> > xor_ln403_fu_1005_p2;
    sc_signal< sc_lv<1> > and_ln403_1_fu_1010_p2;
    sc_signal< sc_lv<12> > select_ln403_fu_998_p3;
    sc_signal< sc_lv<1> > and_ln603_fu_1022_p2;
    sc_signal< sc_lv<12> > shl_ln604_fu_978_p2;
    sc_signal< sc_lv<12> > select_ln403_1_fu_1015_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_983_p2;
    sc_signal< sc_lv<1> > and_ln603_1_fu_1040_p2;
    sc_signal< sc_lv<1> > and_ln403_2_fu_1034_p2;
    sc_signal< sc_lv<1> > xor_ln603_fu_1044_p2;
    sc_signal< sc_lv<1> > xor_ln631_fu_1064_p2;
    sc_signal< sc_lv<54> > r_V_fu_1074_p2;
    sc_signal< sc_lv<1> > and_ln631_fu_1069_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_1079_p2;
    sc_signal< sc_lv<1> > select_ln631_fu_1084_p3;
    sc_signal< sc_lv<1> > icmp_ln641_fu_1101_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1106_p2;
    sc_signal< sc_lv<1> > and_ln639_fu_1092_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1096_p2;
    sc_signal< sc_lv<1> > select_ln642_fu_1121_p3;
    sc_signal< sc_lv<1> > or_ln645_fu_1117_p2;
    sc_signal< sc_lv<1> > and_ln641_fu_1111_p2;
    sc_signal< sc_lv<1> > select_ln642_1_fu_1134_p3;
    sc_signal< sc_lv<1> > and_ln603_2_fu_1050_p2;
    sc_signal< sc_lv<1> > select_ln639_fu_1126_p3;
    sc_signal< sc_lv<1> > select_ln639_1_fu_1141_p3;
    sc_signal< sc_lv<1> > xor_ln652_2_fu_1157_p2;
    sc_signal< sc_lv<1> > or_ln652_3_fu_1163_p2;
    sc_signal< sc_lv<1> > or_ln652_2_fu_1168_p2;
    sc_signal< sc_lv<1> > xor_ln652_1_fu_1174_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_1192_p3;
    sc_signal< sc_lv<1> > or_ln652_fu_1180_p2;
    sc_signal< sc_lv<1> > and_ln652_fu_1186_p2;
    sc_signal< sc_lv<1> > or_ln652_1_fu_1199_p2;
    sc_signal< sc_lv<1> > and_ln654_fu_1213_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1205_p3;
    sc_signal< sc_lv<1> > xor_ln621_fu_1225_p2;
    sc_signal< sc_lv<1> > p_Result_17_fu_1056_p3;
    sc_signal< sc_lv<1> > and_ln621_2_fu_1236_p2;
    sc_signal< sc_lv<1> > and_ln557_fu_1247_p2;
    sc_signal< sc_lv<1> > empty_144_fu_1219_p2;
    sc_signal< sc_lv<1> > and_ln621_3_fu_1242_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1149_p3;
    sc_signal< sc_lv<1> > xor_ln658_fu_1259_p2;
    sc_signal< sc_lv<1> > and_ln658_fu_1265_p2;
    sc_signal< sc_lv<1> > or_ln658_fu_1270_p2;
    sc_signal< sc_lv<1> > xor_ln658_1_fu_1276_p2;
    sc_signal< sc_lv<1> > or_ln557_fu_1230_p2;
    sc_signal< sc_lv<1> > xor_ln659_fu_1297_p2;
    sc_signal< sc_lv<1> > underflow_fu_1302_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_1312_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_1317_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_1307_p2;
    sc_signal< sc_lv<1> > or_ln571_fu_1341_p2;
    sc_signal< sc_lv<12> > select_ln571_fu_1334_p3;
    sc_signal< sc_lv<1> > sel_tmp57_demorgan_fu_1353_p2;
    sc_signal< sc_lv<12> > select_ln571_1_fu_1346_p3;
    sc_signal< sc_lv<1> > or_ln340_2_fu_1322_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1364_p2;
    sc_signal< sc_lv<1> > and_ln340_fu_1369_p2;
    sc_signal< sc_lv<1> > and_ln340_1_fu_1375_p2;
    sc_signal< sc_lv<12> > select_ln340_fu_1327_p3;
    sc_signal< sc_lv<12> > sel_tmp58_fu_1357_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_1410_p2;
    sc_signal< sc_lv<63> > ap_NS_fsm;
    sc_signal< sc_logic > regslice_both_input_layer_data_V_U_apdone_blk;
    sc_signal< sc_lv<16> > input_layer_TDATA_int;
    sc_signal< sc_logic > input_layer_TVALID_int;
    sc_signal< sc_logic > input_layer_TREADY_int;
    sc_signal< sc_logic > regslice_both_input_layer_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_input_layer_keep_V_U_apdone_blk;
    sc_signal< sc_lv<2> > input_layer_TKEEP_int;
    sc_signal< sc_logic > regslice_both_input_layer_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_input_layer_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_input_layer_strb_V_U_apdone_blk;
    sc_signal< sc_lv<2> > input_layer_TSTRB_int;
    sc_signal< sc_logic > regslice_both_input_layer_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_input_layer_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_input_layer_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > input_layer_TUSER_int;
    sc_signal< sc_logic > regslice_both_input_layer_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_input_layer_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_input_layer_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > input_layer_TLAST_int;
    sc_signal< sc_logic > regslice_both_input_layer_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_input_layer_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_input_layer_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > input_layer_TID_int;
    sc_signal< sc_logic > regslice_both_input_layer_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_input_layer_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_input_layer_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > input_layer_TDEST_int;
    sc_signal< sc_logic > regslice_both_input_layer_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_input_layer_dest_V_U_ack_in;
    sc_signal< sc_lv<32> > ap_return;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<63> ap_ST_fsm_state1;
    static const sc_lv<63> ap_ST_fsm_state2;
    static const sc_lv<63> ap_ST_fsm_state3;
    static const sc_lv<63> ap_ST_fsm_state4;
    static const sc_lv<63> ap_ST_fsm_state5;
    static const sc_lv<63> ap_ST_fsm_state6;
    static const sc_lv<63> ap_ST_fsm_state7;
    static const sc_lv<63> ap_ST_fsm_state8;
    static const sc_lv<63> ap_ST_fsm_state9;
    static const sc_lv<63> ap_ST_fsm_state10;
    static const sc_lv<63> ap_ST_fsm_state11;
    static const sc_lv<63> ap_ST_fsm_state12;
    static const sc_lv<63> ap_ST_fsm_state13;
    static const sc_lv<63> ap_ST_fsm_state14;
    static const sc_lv<63> ap_ST_fsm_state15;
    static const sc_lv<63> ap_ST_fsm_state16;
    static const sc_lv<63> ap_ST_fsm_state17;
    static const sc_lv<63> ap_ST_fsm_state18;
    static const sc_lv<63> ap_ST_fsm_state19;
    static const sc_lv<63> ap_ST_fsm_state20;
    static const sc_lv<63> ap_ST_fsm_state21;
    static const sc_lv<63> ap_ST_fsm_state22;
    static const sc_lv<63> ap_ST_fsm_state23;
    static const sc_lv<63> ap_ST_fsm_state24;
    static const sc_lv<63> ap_ST_fsm_state25;
    static const sc_lv<63> ap_ST_fsm_state26;
    static const sc_lv<63> ap_ST_fsm_state27;
    static const sc_lv<63> ap_ST_fsm_state28;
    static const sc_lv<63> ap_ST_fsm_state29;
    static const sc_lv<63> ap_ST_fsm_state30;
    static const sc_lv<63> ap_ST_fsm_state31;
    static const sc_lv<63> ap_ST_fsm_state32;
    static const sc_lv<63> ap_ST_fsm_state33;
    static const sc_lv<63> ap_ST_fsm_state34;
    static const sc_lv<63> ap_ST_fsm_state35;
    static const sc_lv<63> ap_ST_fsm_state36;
    static const sc_lv<63> ap_ST_fsm_state37;
    static const sc_lv<63> ap_ST_fsm_state38;
    static const sc_lv<63> ap_ST_fsm_state39;
    static const sc_lv<63> ap_ST_fsm_state40;
    static const sc_lv<63> ap_ST_fsm_state41;
    static const sc_lv<63> ap_ST_fsm_state42;
    static const sc_lv<63> ap_ST_fsm_state43;
    static const sc_lv<63> ap_ST_fsm_state44;
    static const sc_lv<63> ap_ST_fsm_state45;
    static const sc_lv<63> ap_ST_fsm_state46;
    static const sc_lv<63> ap_ST_fsm_state47;
    static const sc_lv<63> ap_ST_fsm_state48;
    static const sc_lv<63> ap_ST_fsm_state49;
    static const sc_lv<63> ap_ST_fsm_state50;
    static const sc_lv<63> ap_ST_fsm_state51;
    static const sc_lv<63> ap_ST_fsm_state52;
    static const sc_lv<63> ap_ST_fsm_state53;
    static const sc_lv<63> ap_ST_fsm_state54;
    static const sc_lv<63> ap_ST_fsm_state55;
    static const sc_lv<63> ap_ST_fsm_state56;
    static const sc_lv<63> ap_ST_fsm_state57;
    static const sc_lv<63> ap_ST_fsm_state58;
    static const sc_lv<63> ap_ST_fsm_state59;
    static const sc_lv<63> ap_ST_fsm_state60;
    static const sc_lv<63> ap_ST_fsm_state61;
    static const sc_lv<63> ap_ST_fsm_state62;
    static const sc_lv<63> ap_ST_fsm_state63;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<64> ap_const_lv64_406FE00000000000;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_6;
    static const sc_lv<12> ap_const_lv12_FFA;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_35;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<12> ap_const_lv12_C;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_FF9;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_5;
    static const sc_lv<12> ap_const_lv12_7;
    static const sc_lv<12> ap_const_lv12_7FF;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_584_p2();
    void thread_QUAN_INC_fu_590_p2();
    void thread_Range1_all_ones_1_fu_915_p2();
    void thread_Range1_all_ones_fu_1096_p2();
    void thread_Range1_all_zeros_1_fu_951_p2();
    void thread_Range1_all_zeros_fu_1106_p2();
    void thread_Range2_V_1_fu_939_p2();
    void thread_Range2_all_ones_fu_1079_p2();
    void thread_add_ln203_fu_513_p2();
    void thread_add_ln581_fu_596_p2();
    void thread_add_ln591_fu_723_p2();
    void thread_add_ln595_fu_642_p2();
    void thread_and_ln340_1_fu_1375_p2();
    void thread_and_ln340_fu_1369_p2();
    void thread_and_ln403_1_fu_1010_p2();
    void thread_and_ln403_2_fu_1034_p2();
    void thread_and_ln403_fu_994_p2();
    void thread_and_ln406_fu_798_p2();
    void thread_and_ln557_fu_1247_p2();
    void thread_and_ln578_fu_828_p2();
    void thread_and_ln603_1_fu_1040_p2();
    void thread_and_ln603_2_fu_1050_p2();
    void thread_and_ln603_fu_1022_p2();
    void thread_and_ln621_2_fu_1236_p2();
    void thread_and_ln621_3_fu_1242_p2();
    void thread_and_ln621_fu_909_p2();
    void thread_and_ln631_fu_1069_p2();
    void thread_and_ln639_fu_1092_p2();
    void thread_and_ln641_fu_1111_p2();
    void thread_and_ln642_fu_969_p2();
    void thread_and_ln652_fu_1186_p2();
    void thread_and_ln654_fu_1213_p2();
    void thread_and_ln658_fu_1265_p2();
    void thread_and_ln659_fu_1287_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ashr_ln586_fu_690_p2();
    void thread_ashr_ln623_fu_899_p2();
    void thread_data_buf_data_V_address0();
    void thread_data_buf_data_V_ce0();
    void thread_data_buf_data_V_we0();
    void thread_deleted_ones_fu_1205_p3();
    void thread_deleted_zeros_fu_1149_p3();
    void thread_empty_142_fu_845_p2();
    void thread_empty_143_fu_851_p2();
    void thread_empty_144_fu_1219_p2();
    void thread_exp_V_fu_654_p2();
    void thread_exp_tmp_V_fu_542_p4();
    void thread_flatten1_V_address0();
    void thread_flatten1_V_ce0();
    void thread_flatten1_V_we0();
    void thread_flatten2_V_address0();
    void thread_flatten2_V_ce0();
    void thread_flatten2_V_we0();
    void thread_flatten3_V_address0();
    void thread_flatten3_V_ce0();
    void thread_flatten3_V_we0();
    void thread_grp_Conv1_Cal_fu_371_ap_start();
    void thread_grp_Conv2_Cal_fu_359_ap_start();
    void thread_grp_Flatten_Layer_fu_411_ap_start();
    void thread_grp_Fullc1_Cal_fu_343_ap_start();
    void thread_grp_Fullc2_Cal_fu_399_ap_start();
    void thread_grp_Pool1_Cal_fu_383_ap_start();
    void thread_grp_Pool2_Cal_fu_391_ap_start();
    void thread_grp_fu_419_p0();
    void thread_i_1_fu_1399_p2();
    void thread_i_2_fu_458_p2();
    void thread_i_fu_436_p2();
    void thread_icmp_ln1495_fu_1410_p2();
    void thread_icmp_ln203_fu_1393_p2();
    void thread_icmp_ln233_fu_430_p2();
    void thread_icmp_ln243_fu_452_p2();
    void thread_icmp_ln245_fu_492_p2();
    void thread_icmp_ln571_fu_578_p2();
    void thread_icmp_ln578_fu_833_p2();
    void thread_icmp_ln582_fu_667_p2();
    void thread_icmp_ln585_fu_676_p2();
    void thread_icmp_ln591_fu_616_p2();
    void thread_icmp_ln595_1_fu_774_p2();
    void thread_icmp_ln595_fu_648_p2();
    void thread_icmp_ln598_fu_632_p2();
    void thread_icmp_ln603_fu_681_p2();
    void thread_icmp_ln621_fu_875_p2();
    void thread_icmp_ln631_fu_929_p2();
    void thread_icmp_ln641_fu_1101_p2();
    void thread_icmp_ln642_fu_945_p2();
    void thread_index_fu_504_p2();
    void thread_input_layer_TDATA_blk_n();
    void thread_input_layer_TREADY();
    void thread_input_layer_TREADY_int();
    void thread_ireg_V_fu_527_p1();
    void thread_j_fu_498_p2();
    void thread_lD_fu_905_p1();
    void thread_layer1_V_address0();
    void thread_layer1_V_ce0();
    void thread_layer1_V_d0();
    void thread_layer1_V_we0();
    void thread_layer2_V_address0();
    void thread_layer2_V_ce0();
    void thread_layer2_V_ce1();
    void thread_layer2_V_we0();
    void thread_layer3_V_address0();
    void thread_layer3_V_ce0();
    void thread_layer3_V_we0();
    void thread_layer4_V_address0();
    void thread_layer4_V_ce0();
    void thread_layer4_V_ce1();
    void thread_layer4_V_we0();
    void thread_layer5_V_address0();
    void thread_layer5_V_ce0();
    void thread_layer5_V_we0();
    void thread_lshr_ln595_fu_762_p2();
    void thread_man_V_2_fu_572_p2();
    void thread_man_V_fu_659_p3();
    void thread_or_ln340_1_fu_1317_p2();
    void thread_or_ln340_2_fu_1322_p2();
    void thread_or_ln340_fu_1307_p2();
    void thread_or_ln406_fu_793_p2();
    void thread_or_ln557_fu_1230_p2();
    void thread_or_ln571_fu_1341_p2();
    void thread_or_ln639_fu_963_p2();
    void thread_or_ln645_fu_1117_p2();
    void thread_or_ln652_1_fu_1199_p2();
    void thread_or_ln652_2_fu_1168_p2();
    void thread_or_ln652_3_fu_1163_p2();
    void thread_or_ln652_fu_1180_p2();
    void thread_or_ln658_fu_1270_p2();
    void thread_overflow_fu_1281_p2();
    void thread_p_Result_15_fu_568_p1();
    void thread_p_Result_17_fu_1056_p3();
    void thread_p_Result_1_fu_732_p3();
    void thread_p_Result_s_fu_768_p2();
    void thread_p_Val2_4_fu_715_p3();
    void thread_p_Val2_5_fu_808_p2();
    void thread_p_Val2_6_fu_1026_p3();
    void thread_pos1_fu_857_p2();
    void thread_pos2_fu_866_p2();
    void thread_qb_fu_740_p3();
    void thread_r_V_fu_1074_p2();
    void thread_r_fu_780_p2();
    void thread_sel_tmp57_demorgan_fu_1353_p2();
    void thread_sel_tmp58_fu_1357_p3();
    void thread_select_ln204_1_fu_1424_p3();
    void thread_select_ln204_fu_1416_p3();
    void thread_select_ln340_fu_1327_p3();
    void thread_select_ln403_1_fu_1015_p3();
    void thread_select_ln403_fu_998_p3();
    void thread_select_ln557_fu_1251_p3();
    void thread_select_ln571_1_fu_1346_p3();
    void thread_select_ln571_fu_1334_p3();
    void thread_select_ln582_fu_988_p3();
    void thread_select_ln588_fu_707_p3();
    void thread_select_ln595_fu_751_p3();
    void thread_select_ln631_fu_1084_p3();
    void thread_select_ln639_1_fu_1141_p3();
    void thread_select_ln639_fu_1126_p3();
    void thread_select_ln642_1_fu_1134_p3();
    void thread_select_ln642_fu_1121_p3();
    void thread_sext_ln581_fu_664_p1();
    void thread_sext_ln581cast_fu_975_p1();
    void thread_sext_ln591_fu_728_p1();
    void thread_sext_ln618_fu_862_p1();
    void thread_sext_ln619_fu_871_p1();
    void thread_sh_amt_fu_608_p3();
    void thread_shl_ln604_fu_978_p2();
    void thread_shl_ln_fu_468_p3();
    void thread_sub_ln581_fu_602_p2();
    void thread_sub_ln595_fu_746_p2();
    void thread_tmp63_cast_cast_fu_838_p3();
    void thread_tmp_21_fu_700_p3();
    void thread_tmp_22_fu_622_p4();
    void thread_tmp_26_fu_881_p3();
    void thread_tmp_28_fu_1192_p3();
    void thread_tmp_7_fu_560_p3();
    void thread_tmp_s_fu_476_p3();
    void thread_trunc_ln246_fu_464_p1();
    void thread_trunc_ln556_fu_530_p1();
    void thread_trunc_ln565_fu_556_p1();
    void thread_trunc_ln583_fu_672_p1();
    void thread_trunc_ln586_fu_696_p1();
    void thread_trunc_ln595_fu_638_p1();
    void thread_underflow_fu_1302_p2();
    void thread_xor_ln340_fu_1312_p2();
    void thread_xor_ln403_fu_1005_p2();
    void thread_xor_ln416_fu_983_p2();
    void thread_xor_ln571_fu_1364_p2();
    void thread_xor_ln582_fu_822_p2();
    void thread_xor_ln603_fu_1044_p2();
    void thread_xor_ln621_1_fu_889_p2();
    void thread_xor_ln621_fu_1225_p2();
    void thread_xor_ln631_fu_1064_p2();
    void thread_xor_ln639_1_fu_957_p2();
    void thread_xor_ln652_1_fu_1174_p2();
    void thread_xor_ln652_2_fu_1157_p2();
    void thread_xor_ln658_1_fu_1276_p2();
    void thread_xor_ln658_fu_1259_p2();
    void thread_xor_ln659_fu_1297_p2();
    void thread_zext_ln203_9_fu_1293_p1();
    void thread_zext_ln203_fu_509_p1();
    void thread_zext_ln204_fu_1405_p1();
    void thread_zext_ln206_fu_1389_p1();
    void thread_zext_ln234_fu_442_p1();
    void thread_zext_ln245_1_fu_484_p1();
    void thread_zext_ln245_fu_488_p1();
    void thread_zext_ln247_fu_518_p1();
    void thread_zext_ln415_fu_804_p1();
    void thread_zext_ln461_fu_552_p1();
    void thread_zext_ln586_fu_686_p1();
    void thread_zext_ln595_fu_758_p1();
    void thread_zext_ln623_fu_895_p1();
    void thread_zext_ln635_fu_935_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
