<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@2: EP1S40/_HARDCOPY_FPGA_PROTOTYPE (0x020050DD)" sof_file="C:\scuba2_repository\cards\readout_card\test\synth\rc_noise_test.sof">
  <display_attributes active_tab="9"/>
  <instance compilation_mode="incremental" entity_name="sld_multitap" is_auto_node="true" name="auto_lai_0" type="generic">
    <node_ip_info instance_id="0" mfg_id="110" node_id="7" version="0"/>
    <core_parameters bank_count="8" capture_mode="state" clock="adc8_rdy" crc_value="D68B" enable_auto_setup="false" enable_plug_run="false" max_freq="100" pin_count="20" power_up_state="bank0" tdm_rate="1"/>
    <pins>
      <pin io_standard="LVTTL" location="PIN_A11" name="altera_reserved_lai_0_0"/>
      <pin io_standard="LVTTL" location="PIN_B11" name="altera_reserved_lai_0_1"/>
      <pin io_standard="LVTTL" location="PIN_C11" name="altera_reserved_lai_0_2"/>
      <pin io_standard="LVTTL" location="PIN_A10" name="altera_reserved_lai_0_3"/>
      <pin io_standard="LVTTL" location="PIN_B10" name="altera_reserved_lai_0_4"/>
      <pin io_standard="LVTTL" location="PIN_C12" name="altera_reserved_lai_0_5"/>
      <pin io_standard="LVTTL" location="PIN_B12" name="altera_reserved_lai_0_6"/>
      <pin io_standard="LVTTL" location="PIN_C13" name="altera_reserved_lai_0_7"/>
      <pin io_standard="LVTTL" location="PIN_B13" name="altera_reserved_lai_0_8"/>
      <pin io_standard="LVTTL" location="PIN_C10" name="altera_reserved_lai_0_9"/>
      <pin io_standard="LVTTL" location="PIN_D11" name="altera_reserved_lai_0_10"/>
      <pin io_standard="LVTTL" location="PIN_D13" name="altera_reserved_lai_0_11"/>
      <pin io_standard="LVTTL" location="PIN_E13" name="altera_reserved_lai_0_12"/>
      <pin io_standard="LVTTL" location="PIN_D12" name="altera_reserved_lai_0_13"/>
      <pin io_standard="LVTTL" location="PIN_E12" name="altera_reserved_lai_0_14"/>
      <pin io_standard="LVTTL" location="PIN_E10" name="altera_reserved_lai_0_15"/>
      <pin io_standard="LVTTL" location="PIN_A9" name="altera_reserved_lai_0_16"/>
      <pin io_standard="LVTTL" location="PIN_B9" name="altera_reserved_lai_0_17"/>
      <pin io_standard="LVTTL" location="PIN_B8" name="altera_reserved_lai_0_18"/>
      <pin io_standard="LVTTL" location="PIN_C5" name="altera_reserved_lai_0_19"/>
    </pins>
    <banks>
      <bank name="Bank 0">
        <signal name="" type="unused"/>
        <signal name="adc1_ovr" type="input"/>
        <signal name="adc1_dat[0]" type="input"/>
        <signal name="adc1_dat[1]" type="input"/>
        <signal name="adc1_dat[2]" type="input"/>
        <signal name="adc1_dat[3]" type="input"/>
        <signal name="adc1_dat[4]" type="input"/>
        <signal name="adc1_dat[5]" type="input"/>
        <signal name="adc1_dat[6]" type="input"/>
        <signal name="adc1_dat[7]" type="input"/>
        <signal name="adc1_dat[8]" type="input"/>
        <signal name="adc1_dat[9]" type="input"/>
        <signal name="adc1_dat[10]" type="input"/>
        <signal name="adc1_dat[11]" type="input"/>
        <signal name="adc1_dat[12]" type="input"/>
        <signal name="adc1_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc1_rdy" type="input"/>
        <signal name="adc1_rdy" type="input"/>
        <signal name="adc1_rdy" type="input"/>
      </bank>
      <bank name="Bank 1">
        <signal name="" type="unused"/>
        <signal name="adc2_ovr" type="input"/>
        <signal name="adc2_dat[0]" type="input"/>
        <signal name="adc2_dat[1]" type="input"/>
        <signal name="adc2_dat[2]" type="input"/>
        <signal name="adc2_dat[3]" type="input"/>
        <signal name="adc2_dat[4]" type="input"/>
        <signal name="adc2_dat[5]" type="input"/>
        <signal name="adc2_dat[6]" type="input"/>
        <signal name="adc2_dat[7]" type="input"/>
        <signal name="adc2_dat[8]" type="input"/>
        <signal name="adc2_dat[9]" type="input"/>
        <signal name="adc2_dat[10]" type="input"/>
        <signal name="adc2_dat[11]" type="input"/>
        <signal name="adc2_dat[12]" type="input"/>
        <signal name="adc2_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc2_rdy" type="input"/>
        <signal name="adc2_rdy" type="input"/>
        <signal name="adc2_rdy" type="input"/>
      </bank>
      <bank name="Bank 2">
        <signal name="" type="unused"/>
        <signal name="adc3_ovr" type="input"/>
        <signal name="adc3_dat[0]" type="input"/>
        <signal name="adc3_dat[1]" type="input"/>
        <signal name="adc3_dat[2]" type="input"/>
        <signal name="adc3_dat[3]" type="input"/>
        <signal name="adc3_dat[4]" type="input"/>
        <signal name="adc3_dat[5]" type="input"/>
        <signal name="adc3_dat[6]" type="input"/>
        <signal name="adc3_dat[7]" type="input"/>
        <signal name="adc3_dat[8]" type="input"/>
        <signal name="adc3_dat[9]" type="input"/>
        <signal name="adc3_dat[10]" type="input"/>
        <signal name="adc3_dat[11]" type="input"/>
        <signal name="adc3_dat[12]" type="input"/>
        <signal name="adc3_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc3_rdy" type="input"/>
        <signal name="adc3_rdy" type="input"/>
        <signal name="adc3_rdy" type="input"/>
      </bank>
      <bank name="Bank 3">
        <signal name="" type="unused"/>
        <signal name="adc4_ovr" type="input"/>
        <signal name="adc4_dat[0]" type="input"/>
        <signal name="adc4_dat[1]" type="input"/>
        <signal name="adc4_dat[2]" type="input"/>
        <signal name="adc4_dat[3]" type="input"/>
        <signal name="adc4_dat[4]" type="input"/>
        <signal name="adc4_dat[5]" type="input"/>
        <signal name="adc4_dat[6]" type="input"/>
        <signal name="adc4_dat[7]" type="input"/>
        <signal name="adc4_dat[8]" type="input"/>
        <signal name="adc4_dat[9]" type="input"/>
        <signal name="adc4_dat[10]" type="input"/>
        <signal name="adc4_dat[11]" type="input"/>
        <signal name="adc4_dat[12]" type="input"/>
        <signal name="adc4_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc4_rdy" type="input"/>
        <signal name="adc4_rdy" type="input"/>
        <signal name="adc4_rdy" type="input"/>
      </bank>
      <bank name="Bank 4">
        <signal name="" type="unused"/>
        <signal name="adc5_ovr" type="input"/>
        <signal name="adc5_dat[0]" type="input"/>
        <signal name="adc5_dat[1]" type="input"/>
        <signal name="adc5_dat[2]" type="input"/>
        <signal name="adc5_dat[3]" type="input"/>
        <signal name="adc5_dat[4]" type="input"/>
        <signal name="adc5_dat[5]" type="input"/>
        <signal name="adc5_dat[6]" type="input"/>
        <signal name="adc5_dat[7]" type="input"/>
        <signal name="adc5_dat[8]" type="input"/>
        <signal name="adc5_dat[9]" type="input"/>
        <signal name="adc5_dat[10]" type="input"/>
        <signal name="adc5_dat[11]" type="input"/>
        <signal name="adc5_dat[12]" type="input"/>
        <signal name="adc5_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc5_rdy" type="input"/>
        <signal name="adc5_rdy" type="input"/>
        <signal name="adc5_rdy" type="input"/>
      </bank>
      <bank name="Bank 5">
        <signal name="" type="unused"/>
        <signal name="adc6_ovr" type="input"/>
        <signal name="adc6_dat[0]" type="input"/>
        <signal name="adc6_dat[1]" type="input"/>
        <signal name="adc6_dat[2]" type="input"/>
        <signal name="adc6_dat[3]" type="input"/>
        <signal name="adc6_dat[4]" type="input"/>
        <signal name="adc6_dat[5]" type="input"/>
        <signal name="adc6_dat[6]" type="input"/>
        <signal name="adc6_dat[7]" type="input"/>
        <signal name="adc6_dat[8]" type="input"/>
        <signal name="adc6_dat[9]" type="input"/>
        <signal name="adc6_dat[10]" type="input"/>
        <signal name="adc6_dat[11]" type="input"/>
        <signal name="adc6_dat[12]" type="input"/>
        <signal name="adc6_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc6_rdy" type="input"/>
        <signal name="adc6_rdy" type="input"/>
        <signal name="adc6_rdy" type="input"/>
      </bank>
      <bank name="Bank 6">
        <signal name="" type="unused"/>
        <signal name="adc7_ovr" type="input"/>
        <signal name="adc7_dat[0]" type="input"/>
        <signal name="adc7_dat[1]" type="input"/>
        <signal name="adc7_dat[2]" type="input"/>
        <signal name="adc7_dat[3]" type="input"/>
        <signal name="adc7_dat[4]" type="input"/>
        <signal name="adc7_dat[5]" type="input"/>
        <signal name="adc7_dat[6]" type="input"/>
        <signal name="adc7_dat[7]" type="input"/>
        <signal name="adc7_dat[8]" type="input"/>
        <signal name="adc7_dat[9]" type="input"/>
        <signal name="adc7_dat[10]" type="input"/>
        <signal name="adc7_dat[11]" type="input"/>
        <signal name="adc7_dat[12]" type="input"/>
        <signal name="adc7_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc7_rdy" type="input"/>
        <signal name="adc7_rdy" type="input"/>
        <signal name="adc7_rdy" type="input"/>
      </bank>
      <bank name="Bank 7">
        <signal name="" type="unused"/>
        <signal name="adc8_ovr" type="input"/>
        <signal name="adc8_dat[0]" type="input"/>
        <signal name="adc8_dat[1]" type="input"/>
        <signal name="adc8_dat[2]" type="input"/>
        <signal name="adc8_dat[3]" type="input"/>
        <signal name="adc8_dat[4]" type="input"/>
        <signal name="adc8_dat[5]" type="input"/>
        <signal name="adc8_dat[6]" type="input"/>
        <signal name="adc8_dat[7]" type="input"/>
        <signal name="adc8_dat[8]" type="input"/>
        <signal name="adc8_dat[9]" type="input"/>
        <signal name="adc8_dat[10]" type="input"/>
        <signal name="adc8_dat[11]" type="input"/>
        <signal name="adc8_dat[12]" type="input"/>
        <signal name="adc8_dat[13]" type="input"/>
        <signal name="rc_pll:i_rc_pll|altpll:altpll_component|_clk0" type="comb"/>
        <signal name="adc8_rdy" type="input"/>
        <signal name="adc8_rdy" type="input"/>
        <signal name="adc8_rdy" type="input"/>
      </bank>
    </banks>
    <display_attributes connected_bank="7"/>
  </instance>
</session>
