Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 09:02:16 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.321        0.000                      0                 2591        0.064        0.000                      0                 2591        9.020        0.000                       0                  1223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.321        0.000                      0                 2591        0.064        0.000                      0                 2591        9.020        0.000                       0                  1223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.321ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 4.356ns (46.672%)  route 4.977ns (53.328%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.437    10.436    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.560 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15/O
                         net (fo=1, routed)           0.811    11.372    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9/O
                         net (fo=1, routed)           0.000    11.496    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.028 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.362 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.362    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_6
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                 10.321    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 4.335ns (46.552%)  route 4.977ns (53.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.437    10.436    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.560 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15/O
                         net (fo=1, routed)           0.811    11.372    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9/O
                         net (fo=1, routed)           0.000    11.496    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.028 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.341 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.341    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_4
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 10.342    

Slack (MET) :             10.416ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 4.261ns (46.124%)  route 4.977ns (53.876%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.437    10.436    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.560 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15/O
                         net (fo=1, routed)           0.811    11.372    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9/O
                         net (fo=1, routed)           0.000    11.496    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.028 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.267 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.267    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_5
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                 10.416    

Slack (MET) :             10.432ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 4.245ns (46.030%)  route 4.977ns (53.970%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.437    10.436    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.560 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15/O
                         net (fo=1, routed)           0.811    11.372    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9/O
                         net (fo=1, routed)           0.000    11.496    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.028 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.251 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.251    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_7
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 10.432    

Slack (MET) :             10.581ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 4.096ns (45.144%)  route 4.977ns (54.856%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.437    10.436    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.560 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15/O
                         net (fo=1, routed)           0.811    11.372    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9/O
                         net (fo=1, routed)           0.000    11.496    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.102 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.102    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_4
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                 10.581    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 4.037ns (44.785%)  route 4.977ns (55.215%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.437    10.436    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.560 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15/O
                         net (fo=1, routed)           0.811    11.372    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_15_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9/O
                         net (fo=1, routed)           0.000    11.496    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[11]_i_9_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.043 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.043    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_5
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 4.470ns (50.048%)  route 4.461ns (49.952%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.921     9.921    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.045 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.811    10.856    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.980 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000    10.980    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.512 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.960 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.960    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_6
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.834ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 4.359ns (49.419%)  route 4.461ns (50.581%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.921     9.921    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.045 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.811    10.856    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.980 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000    10.980    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.512 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.849 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.849    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_7
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                 10.834    

Slack (MET) :             10.837ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 4.356ns (49.402%)  route 4.461ns (50.598%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.921     9.921    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.045 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.811    10.856    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.980 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000    10.980    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.512 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.846 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.846    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_6
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                 10.837    

Slack (MET) :             10.858ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 4.335ns (49.281%)  route 4.461ns (50.719%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[11]
                         net (fo=6, routed)           1.729     7.212    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[11]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.336 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_i_7_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.886 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.921     9.921    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.045 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.811    10.856    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.980 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000    10.980    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.512 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.512    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_4
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    22.693    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.062    22.683    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 10.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.014%)  route 0.200ns (46.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.200     1.251    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098     1.349 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.654%)  route 0.221ns (51.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=7, routed)           0.221     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[0]
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.337 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X12Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.252%)  route 0.248ns (63.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.248     1.314    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.185%)  route 0.255ns (57.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.255     1.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.348 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.145     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.252%)  route 0.246ns (65.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.246     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][22]
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.017     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.715%)  route 0.221ns (63.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.221     1.273    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.267%)  route 0.270ns (65.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.270     1.336    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.179%)  route 0.178ns (55.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.178     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y34    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y36    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y36    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y36    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y37    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y37    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y37    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK



