Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct 28 21:35:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/andg2.vhd Line: 13
    Info (12023): Found entity 1: andg2 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/andg2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/invg.vhd Line: 11
    Info (12023): Found entity 1: invg File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/invg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/org2.vhd Line: 13
    Info (12023): Found entity 1: org2 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/org2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/xorg2.vhd Line: 12
    Info (12023): Found entity 1: xorg2 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/xorg2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 12
    Info (12023): Found entity 1: ALUcontrol File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/alu.vhd
    Info (12022): Found design unit 1: alu-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 36
    Info (12023): Found entity 1: alu File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/replicator.vhd
    Info (12022): Found design unit 1: replicator-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/replicator.vhd Line: 14
    Info (12023): Found entity 1: replicator File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/ALU/replicator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd
    Info (12022): Found design unit 1: shifter-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd Line: 19
    Info (12023): Found entity 1: shifter File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Control Logic/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Control Logic/control.vhd Line: 25
    Info (12023): Found entity 1: control File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Control Logic/control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd
    Info (12022): Found design unit 1: fetch_logic-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd Line: 22
    Info (12023): Found entity 1: fetch_logic File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd Line: 13
    Info (12023): Found entity 1: mux2t1 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd
    Info (12022): Found design unit 1: pc_dffg-mixed File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd Line: 14
    Info (12023): Found entity 1: pc_dffg File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd
    Info (12022): Found design unit 1: pc_reg-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd Line: 13
    Info (12023): Found entity 1: pc_reg File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/Adder.vhd
    Info (12022): Found design unit 1: Adder-behavior File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/Adder.vhd Line: 35
    Info (12023): Found entity 1: Adder File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/Adder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd
    Info (12022): Found design unit 1: add_sub_N-structure File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd Line: 14
    Info (12023): Found entity 1: add_sub_N File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd
    Info (12022): Found design unit 1: and_32bit-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd Line: 13
    Info (12023): Found entity 1: and_32bit File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd Line: 4
Error (10430): VHDL Primary Unit Declaration error at andg2.vhd(23): primary unit "andg2" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/andg2.vhd Line: 23
Error (10784): HDL error at andg2.vhd(4): see declaration for object "andg2" File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/andg2.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/andg2.vhd
Info (12021): Found 1 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd
    Info (12022): Found design unit 1: bus_6digit File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd Line: 11
    Info (12023): Found entity 1: decoder_5t32 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd
    Info (12022): Found design unit 1: extend16t32-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd Line: 12
    Info (12023): Found entity 1: extend16t32 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-structure File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 12
    Info (12023): Found entity 1: full_adder File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 4
Error (10430): VHDL Primary Unit Declaration error at invg.vhd(23): primary unit "invg" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/invg.vhd Line: 23
Error (10784): HDL error at invg.vhd(4): see declaration for object "invg" File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/invg.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/invg.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd
    Info (12022): Found design unit 1: mux2t1_df-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd Line: 13
    Info (12023): Found entity 1: mux2t1_df File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd
    Info (12022): Found design unit 1: mux32t1_32-Regflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd Line: 45
    Info (12023): Found entity 1: mux32t1_32 File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd
    Info (12022): Found design unit 1: nor_32bit-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd Line: 13
    Info (12023): Found entity 1: nor_32bit File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd
    Info (12022): Found design unit 1: onescomp_N-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd Line: 11
    Info (12023): Found entity 1: onescomp_N File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd
    Info (12022): Found design unit 1: or_32bit-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd Line: 13
    Info (12023): Found entity 1: or_32bit File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd Line: 4
Error (10430): VHDL Primary Unit Declaration error at org2.vhd(23): primary unit "org2" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/org2.vhd Line: 23
Error (10784): HDL error at org2.vhd(4): see declaration for object "org2" File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/org2.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/org2.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/reg_N.vhd
    Info (12022): Found design unit 1: reg_N-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/reg_N.vhd Line: 14
    Info (12023): Found entity 1: reg_N File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/reg_N.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/regfile.vhd
    Info (12022): Found design unit 1: regfile-structural File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 21
    Info (12023): Found entity 1: regfile File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd
    Info (12022): Found design unit 1: ripple_adder_N-structure File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd Line: 14
    Info (12023): Found entity 1: ripple_adder_N File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd
    Info (12022): Found design unit 1: xor_32bit-dataflow File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd Line: 13
    Info (12023): Found entity 1: xor_32bit File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd Line: 4
Error (10430): VHDL Primary Unit Declaration error at xorg2.vhd(23): primary unit "xorg2" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/xorg2.vhd Line: 23
Error (10784): HDL error at xorg2.vhd(4): see declaration for object "xorg2" File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/32-Bit/xorg2.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/Primitives/xorg2.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/jarceo/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 679 megabytes
    Error: Processing ended: Mon Oct 28 21:35:23 2024
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:11
