#include "elfchk.h"
struct versym libm_so_6_1[] = {
#if defined(__i386__)
	{"acos","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"acos","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"acos","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"acos","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"acosf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"acosf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"acosf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"acosf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"acosh","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"acosh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"acosh","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"acosh","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"acoshf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"acoshf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"acoshf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"acoshf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"acoshl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"acoshl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"acoshl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"acoshl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"acosl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"acosl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"acosl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"acosl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"asin","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"asin","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"asin","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"asin","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"asinf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"asinf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"asinf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"asinf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"asinh","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"asinh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"asinh","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"asinh","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"asinhf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"asinhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"asinhf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"asinhf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"asinhl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"asinhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"asinhl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"asinhl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"asinl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"asinl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"asinl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"asinl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atan","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atan","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atan","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atan","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atan2","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atan2","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atan2","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atan2","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atan2f","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atan2f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atan2f","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atan2f","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atan2l","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atan2l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atan2l","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atan2l","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atanf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atanf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atanf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atanf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atanh","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atanh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atanh","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atanh","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atanhf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atanhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atanhf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atanhf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atanhl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atanhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atanhl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atanhl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"atanl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"atanl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"atanl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"atanl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cabs","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cabs","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cabs","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cabs","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cabsf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cabsf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cabsf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cabsf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cabsl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cabsl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cabsl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cabsl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cacos","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cacos","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cacos","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cacos","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cacosf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cacosf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cacosf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cacosf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cacosh","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cacosh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cacosh","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cacosh","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cacoshf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cacoshf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cacoshf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cacoshf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cacoshl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cacoshl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cacoshl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cacoshl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cacosl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cacosl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cacosl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cacosl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"carg","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"carg","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"carg","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"carg","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cargf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cargf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cargf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cargf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cargl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cargl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cargl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cargl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"casin","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"casin","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"casin","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"casin","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"casinf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"casinf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"casinf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"casinf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"casinh","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"casinh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"casinh","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"casinh","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"casinhf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"casinhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"casinhf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"casinhf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"casinhl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"casinhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"casinhl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"casinhl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"casinl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"casinl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"casinl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"casinl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"catan","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"catan","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"catan","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"catan","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"catanf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"catanf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"catanf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"catanf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"catanh","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"catanh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"catanh","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"catanh","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"catanhf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"catanhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"catanhf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"catanhf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"catanhl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"catanhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"catanhl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"catanhl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"catanl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"catanl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"catanl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"catanl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cbrt","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cbrt","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cbrt","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cbrt","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cbrtf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cbrtf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cbrtf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cbrtf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cbrtl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cbrtl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cbrtl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cbrtl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ccos","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ccos","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ccos","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ccos","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ccosf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ccosf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ccosf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ccosf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ccosh","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ccosh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ccosh","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ccosh","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ccoshf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ccoshf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ccoshf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ccoshf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ccoshl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ccoshl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ccoshl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ccoshl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ccosl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ccosl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ccosl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ccosl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ceil","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ceil","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ceil","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ceil","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ceilf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ceilf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ceilf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ceilf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ceill","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ceill","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ceill","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ceill","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cexp","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cexp","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cexp","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cexp","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cexpf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cexpf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cexpf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cexpf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cexpl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cexpl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cexpl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cexpl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cimag","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cimag","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cimag","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cimag","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cimagf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cimagf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cimagf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cimagf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cimagl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cimagl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cimagl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cimagl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"clog","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"clog","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"clog","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"clog","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"clog10","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"clog10","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"clog10","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"clog10","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"clog10f","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"clog10f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"clog10f","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"clog10f","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"clog10l","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"clog10l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"clog10l","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"clog10l","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"clogf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"clogf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"clogf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"clogf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"clogl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"clogl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"clogl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"clogl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"conj","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"conj","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"conj","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"conj","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"conjf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"conjf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"conjf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"conjf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"conjl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"conjl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"conjl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"conjl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"copysign","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"copysign","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"copysign","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"copysign","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"copysignf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"copysignf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"copysignf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"copysignf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"copysignl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"copysignl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"copysignl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"copysignl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cos","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cos","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cos","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cos","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cosf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cosf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cosf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cosf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cosh","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cosh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cosh","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cosh","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"coshf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"coshf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"coshf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"coshf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"coshl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"coshl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"coshl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"coshl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cosl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"cosl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cosl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"cosl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"cpow","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cpow","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cpow","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cpow","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cpowf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cpowf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cpowf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cpowf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cpowl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cpowl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cpowl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cpowl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cproj","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cproj","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cproj","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cproj","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cprojf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cprojf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cprojf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cprojf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"cprojl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"cprojl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"cprojl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"cprojl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"creal","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"creal","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"creal","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"creal","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"crealf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"crealf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"crealf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"crealf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"creall","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"creall","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"creall","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"creall","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csin","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csin","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csin","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csin","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csinf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csinf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csinf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csinf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csinh","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csinh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csinh","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csinh","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csinhf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csinhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csinhf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csinhf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csinhl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csinhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csinhl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csinhl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csinl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csinl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csinl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csinl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csqrt","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csqrt","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csqrt","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csqrt","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csqrtf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csqrtf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csqrtf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csqrtf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"csqrtl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"csqrtl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"csqrtl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"csqrtl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ctan","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ctan","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ctan","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ctan","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ctanf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ctanf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ctanf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ctanf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ctanh","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ctanh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ctanh","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ctanh","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ctanhf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ctanhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ctanhf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ctanhf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ctanhl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ctanhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ctanhl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ctanhl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"ctanl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"ctanl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ctanl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"ctanl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"dremf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"dremf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"dremf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"dremf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"dreml","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"dreml","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"dreml","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"dreml","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"erf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"erf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"erf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"erf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"erfc","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"erfc","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"erfc","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"erfc","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"erfcf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"erfcf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"erfcf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"erfcf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"erfcl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"erfcl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"erfcl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"erfcl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"erff","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"erff","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"erff","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"erff","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"erfl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"erfl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"erfl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"erfl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"exp","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"exp","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"exp","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"exp","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"expm1","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"expm1","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"expm1","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"expm1","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fabs","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"fabs","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fabs","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"fabs","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fabsf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"fabsf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fabsf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"fabsf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fabsl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"fabsl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fabsl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"fabsl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fdim","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fdim","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fdim","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fdim","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fdimf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fdimf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fdimf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fdimf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fdiml","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fdiml","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fdiml","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fdiml","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"feclearexcept","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"feclearexcept","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"feclearexcept","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"feclearexcept","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fegetenv","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fegetenv","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fegetenv","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"fegetenv","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fegetexceptflag","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fegetexceptflag","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fegetexceptflag","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"fegetexceptflag","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fegetround","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fegetround","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fegetround","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fegetround","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"feholdexcept","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"feholdexcept","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"feholdexcept","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"feholdexcept","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"feraiseexcept","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"feraiseexcept","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"feraiseexcept","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"feraiseexcept","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fesetenv","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fesetenv","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fesetenv","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"fesetenv","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fesetexceptflag","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fesetexceptflag","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fesetexceptflag","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"fesetexceptflag","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fesetround","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fesetround","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fesetround","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fesetround","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fetestexcept","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fetestexcept","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fetestexcept","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fetestexcept","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"feupdateenv","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"feupdateenv","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"feupdateenv","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"feupdateenv","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"finite","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"finite","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"finite","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"finite","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"finitef","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"finitef","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"finitef","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"finitef","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"finitel","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"finitel","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"finitel","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"finitel","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"floor","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"floor","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"floor","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"floor","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"floorf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"floorf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"floorf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"floorf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"floorl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"floorl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"floorl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"floorl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fma","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fma","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fma","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fma","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmaf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fmaf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmaf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fmaf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmal","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fmal","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmal","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fmal","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmax","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fmax","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmax","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fmax","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmaxf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fmaxf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmaxf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fmaxf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmaxl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fmaxl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmaxl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fmaxl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmin","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fmin","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmin","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fmin","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fminf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fminf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fminf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fminf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fminl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"fminl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fminl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"fminl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"fmod","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"fmod","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmod","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"fmod","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fmodf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"fmodf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmodf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"fmodf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"fmodl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"fmodl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"fmodl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"fmodl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"frexp","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"frexp","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"frexp","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"frexp","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"frexpf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"frexpf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"frexpf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"frexpf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"frexpl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"frexpl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"frexpl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"frexpl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"gamma","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"gamma","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"gamma","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"gamma","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"gammaf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"gammaf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"gammaf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"gammaf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"gammal","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"gammal","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"gammal","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"gammal","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"hypot","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"hypot","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"hypot","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"hypot","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"hypotf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"hypotf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"hypotf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"hypotf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"hypotl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"hypotl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"hypotl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"hypotl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ilogb","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ilogb","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ilogb","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ilogb","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ilogbf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ilogbf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ilogbf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ilogbf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ilogbl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ilogbl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ilogbl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ilogbl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"j0","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"j0","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"j0","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"j0","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"j0f","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"j0f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"j0f","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"j0f","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"j0l","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"j0l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"j0l","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"j0l","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"j1","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"j1","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"j1","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"j1","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"j1f","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"j1f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"j1f","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"j1f","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"j1l","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"j1l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"j1l","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"j1l","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"jn","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"jn","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"jn","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"jn","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"jnf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"jnf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"jnf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"jnf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"jnl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"jnl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"jnl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"jnl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ldexp","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ldexp","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ldexp","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ldexp","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ldexpf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ldexpf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ldexpf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ldexpf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ldexpl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ldexpl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ldexpl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ldexpl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lgamma","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"lgamma","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lgamma","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"lgamma","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lgamma_r","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"lgamma_r","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lgamma_r","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"lgamma_r","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lgammaf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"lgammaf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lgammaf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"lgammaf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lgammaf_r","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"lgammaf_r","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lgammaf_r","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"lgammaf_r","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lgammal","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"lgammal","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lgammal","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"lgammal","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lgammal_r","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"lgammal_r","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lgammal_r","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"lgammal_r","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"llrint","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"llrint","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"llrint","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"llrint","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"llrintf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"llrintf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"llrintf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"llrintf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"llrintl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"llrintl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"llrintl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"llrintl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"llround","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"llround","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"llround","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"llround","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"llroundf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"llroundf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"llroundf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"llroundf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"llroundl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"llroundl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"llroundl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"llroundl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"log","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"log","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"log","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"log","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"log10","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"log10","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"log10","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"log10","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"log1p","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"log1p","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"log1p","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"log1p","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"logb","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"logb","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"logb","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"logb","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"lrint","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"lrint","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lrint","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"lrint","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"lrintf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"lrintf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lrintf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"lrintf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"lrintl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"lrintl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lrintl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"lrintl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"lround","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"lround","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lround","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"lround","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"lroundf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"lroundf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lroundf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"lroundf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"lroundl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"lroundl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"lroundl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"lroundl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"matherr","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"matherr","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"matherr","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"matherr","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"modf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"modf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"modf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"modf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"modff","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"modff","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"modff","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"modff","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"modfl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"modfl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"modfl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"modfl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"nan","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nan","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nan","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nan","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nanf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nanf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nanf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nanf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nanl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nanl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nanl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nanl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nearbyint","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nearbyint","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nearbyint","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nearbyint","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nearbyintf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nearbyintf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nearbyintf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nearbyintf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nearbyintl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nearbyintl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nearbyintl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nearbyintl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nextafter","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"nextafter","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nextafter","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"nextafter","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"nextafterf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"nextafterf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nextafterf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"nextafterf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"nextafterl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"nextafterl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nextafterl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"nextafterl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"nexttoward","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nexttoward","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nexttoward","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nexttoward","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nexttowardf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nexttowardf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nexttowardf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nexttowardf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"nexttowardl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"nexttowardl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"nexttowardl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"nexttowardl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"pow","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"pow","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"pow","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"pow","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"pow10","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"pow10","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"pow10","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"pow10","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"pow10f","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"pow10f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"pow10f","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"pow10f","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"pow10l","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"pow10l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"pow10l","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"pow10l","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"powf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"powf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"powf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"powf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"powl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"powl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"powl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"powl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"remainder","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"remainder","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"remainder","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"remainder","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"remainderf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"remainderf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"remainderf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"remainderf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"remainderl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"remainderl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"remainderl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"remainderl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"remquo","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"remquo","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"remquo","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"remquo","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"remquof","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"remquof","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"remquof","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"remquof","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"remquol","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"remquol","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"remquol","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"remquol","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"rint","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"rint","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"rint","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"rint","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"rintf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"rintf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"rintf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"rintf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"rintl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"rintl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"rintl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"rintl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"round","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"round","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"round","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"round","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"roundf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"roundf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"roundf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"roundf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"roundl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"roundl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"roundl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"roundl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"scalb","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"scalb","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalb","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"scalb","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"scalbf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"scalbf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalbf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"scalbf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"scalbl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"scalbl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalbl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"scalbl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"scalbln","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"scalbln","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalbln","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"scalbln","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"scalblnf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"scalblnf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalblnf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"scalblnf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"scalblnl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"scalblnl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalblnl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"scalblnl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"scalbn","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"scalbn","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalbn","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"scalbn","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"scalbnf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"scalbnf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalbnf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"scalbnf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"scalbnl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"scalbnl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"scalbnl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"scalbnl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"signgam","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"signgam","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"signgam","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"signgam","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"significand","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"significand","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"significand","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"significand","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"significandf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"significandf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"significandf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"significandf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"significandl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"significandl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"significandl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"significandl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sin","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sin","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sin","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sin","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sincos","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"sincos","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sincos","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"sincos","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"sincosf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"sincosf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sincosf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"sincosf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"sincosl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"sincosl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sincosl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"sincosl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"sinf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sinf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sinf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sinf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sinh","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sinh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sinh","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sinh","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sinhf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sinhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sinhf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sinhf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sinhl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sinhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sinhl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sinhl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sinl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sinl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sinl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sinl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sqrt","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sqrt","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sqrt","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sqrt","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sqrtf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sqrtf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"sqrtf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"sqrtf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"sqrtl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"sqrtl","GLIBC_2.2"},
#endif
#if defined(__s390__)
	{"sqrtl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tan","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"tan","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tan","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"tan","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tanf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"tanf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tanf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"tanf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tanh","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"tanh","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tanh","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"tanh","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tanhf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"tanhf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tanhf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"tanhf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tanhl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"tanhl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tanhl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"tanhl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tanl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"tanl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tanl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"tanl","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"tgamma","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"tgamma","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tgamma","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"tgamma","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"tgammaf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"tgammaf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tgammaf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"tgammaf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"tgammal","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"tgammal","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"tgammal","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"tgammal","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"trunc","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"trunc","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"trunc","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"trunc","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"truncf","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"truncf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"truncf","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"truncf","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"truncl","GLIBC_2.1"},
#endif
#if defined(__ia64__)
	{"truncl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"truncl","GLIBC_2.1"},
#endif
#if defined(__s390__)
	{"truncl","GLIBC_2.1"},
#endif
#if defined(__i386__)
	{"y0","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"y0","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"y0","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"y0","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"y0f","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"y0f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"y0f","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"y0f","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"y0l","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"y0l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"y0l","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"y0l","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"y1","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"y1","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"y1","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"y1","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"y1f","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"y1f","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"y1f","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"y1f","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"y1l","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"y1l","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"y1l","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"y1l","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"yn","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"yn","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"yn","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"yn","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ynf","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ynf","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ynf","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ynf","GLIBC_2.0"},
#endif
#if defined(__i386__)
	{"ynl","GLIBC_2.0"},
#endif
#if defined(__ia64__)
	{"ynl","GLIBC_2.2"},
#endif
#if defined(__powerpc__)
	{"ynl","GLIBC_2.0"},
#endif
#if defined(__s390__)
	{"ynl","GLIBC_2.0"},
#endif
	{0,0}};
