---
title: Impact and applications of silicon wafers in technology
videoId: sIRfWyyOFPg
---

From: [[asianometry]] <br/> 

Silicon is considered the single most studied element on Earth over the past 70 years, with extensive research into ways to cut, etch, grind, clean, crystallize, and polish it <a class="yt-timestamp" data-t="00:00:00">[00:00:00]</a>. Engineers have transformed this abundant, shiny rock into the most impactful piece of technology of the century <a class="yt-timestamp" data-t="00:00:11">[00:00:11]</a>. The wafer industry's achievements in this area are significant <a class="yt-timestamp" data-t="00:00:16">[00:00:16]</a>.

## What is a Silicon Wafer?

The silicon wafer serves as the fundamental building block for semiconductors, microelectromechanical systems (MEMS), and solar cells <a class="yt-timestamp" data-t="00:00:51">[00:00:51]</a>. It functions as a substrate upon which microelectronics devices are constructed <a class="yt-timestamp" data-t="00:00:57">[00:00:57]</a>.

Generally, there are two types of silicon wafers: those graded for producing solar cells and those for integrated circuits <a class="yt-timestamp" data-t="00:01:03">[00:01:03]</a>. Wafers for integrated circuits require a higher grade of purity, specifically "eleven nines" (99.999999999%), compared to "six nines" (99.999%) for solar cells <a class="yt-timestamp" data-t="00:01:10">[00:01:10]</a>.

The industry produces wafers in three common sizes: 150, 200, and 300 millimeters <a class="yt-timestamp" data-t="00:01:20">[00:01:20]</a>. Producing larger wafers is more challenging, but they are significantly more economical if made correctly with a good yield <a class="yt-timestamp" data-t="00:01:27">[00:01:27]</a>.

## The Journey from Sand to Wafer

[[engineering_and_manufacturing_of_silicon_wafers | Wafer manufacturing]] begins with the formation of a single, perfect silicon crystal, or ingot <a class="yt-timestamp" data-t="00:01:38">[00:01:38]</a>.

### Raw Material: High Purity Sand

Modern wafers are made from silicon, the Earth's second most abundant element <a class="yt-timestamp" data-t="00:01:50">[00:01:50]</a>. Silicon is a blue-gray, brittle element in the same group as germanium and carbon on the periodic table <a class="yt-timestamp" data-t="00:01:54">[00:01:54]</a>. Silica, a major component of sand, is the starting point for almost all silicon wafers <a class="yt-timestamp" data-t="00:02:01">[00:02:01]</a>. Sourcing the purest natural sand deposits is economically sensible to minimize additional purification <a class="yt-timestamp" data-t="00:02:08">[00:02:08]</a>. Impurities, such as trace elements, minerals, water, or gas bubbles, can enter the mineral as it grows <a class="yt-timestamp" data-t="00:02:20">[00:02:20]</a>.

The largest source of high-purity quartz comes from Kovia (formerly Unimin Corporation) in the United States, mining from pegmatite deposits near Spruce Pine, North Carolina <a class="yt-timestamp" data-t="00:02:29">[00:02:29]</a>. Another major supplier is Norwegian Crystallites, which mines high-quality quartz from Drag in northern Norway <a class="yt-timestamp" data-t="00:02:46">[00:02:46]</a>. The purest wafer sand currently available boasts a purity of 99.9992%, with trace elements of boron at 40 parts per billion <a class="yt-timestamp" data-t="00:02:54">[00:02:54]</a>. Even this level of purity is insufficient for semiconductors, necessitating further [[purification_and_processing_of_silicon_for_semiconductors_and_solar_cells | purification work]] <a class="yt-timestamp" data-t="00:03:07">[00:03:07]</a>.

### Purification into Polysilicon

The initial purification involves mixing wafer sand with a carbon source (like coke, coal, or wood chips) and heating it in a submerged electrode arc furnace to 1500-2000 degrees Celsius <a class="yt-timestamp" data-t="00:03:15">[00:03:15]</a>. This process converts silicon dioxide (silica) into metallurgical-grade silicon (MG-Si) with a purity of 98-99% <a class="yt-timestamp" data-t="00:03:32">[00:03:32]</a>.

To achieve semiconductor-grade silicon, MG-Si is powdered, combined with hydrochloric acid, and heated to 300 degrees Celsius in a reactor, producing intermediate chemicals <a class="yt-timestamp" data-t="00:04:00">[00:04:00]</a>. These chemicals are then processed into semiconductor-grade polysilicon <a class="yt-timestamp" data-t="00:04:12">[00:04:12]</a>. Trichlorosilane is a commonly chosen intermediate chemical, as its creation process scrapes away traces of iron and aluminum <a class="yt-timestamp" data-t="00:04:17">[00:04:17]</a>.

Once pure trichlorosilane is obtained, it is vaporized and combined with pure hydrogen in a chemical vapor deposition (CVD) reactor <a class="yt-timestamp" data-t="00:04:30">[00:04:30]</a>. Here, the gas decomposes, depositing silicon onto thin silicon rods called slim rods <a class="yt-timestamp" data-t="00:04:38">[00:04:38]</a>. After 200-300 hours of slow growth at 1100 degrees Celsius, a larger rod of semiconductor-grade polysilicon is formed <a class="yt-timestamp" data-t="00:04:44">[00:04:44]</a>. This method, known as the Siemens method, was patented by Siemens in the 1950s <a class="yt-timestamp" data-t="00:04:56">[00:04:56]</a>. While the Siemens method provides desired purity, it only yields about 30% of the input silicon and consumes significant power <a class="yt-timestamp" data-t="00:05:22">[00:05:22]</a>. An alternative using fluid bed reactors is gaining traction due to better economics <a class="yt-timestamp" data-t="00:05:09">[00:05:09]</a>.

For solar-grade polysilicon, the purity requirements are less stringent than for semiconductors, and the solar cell industry is more cost-sensitive <a class="yt-timestamp" data-t="00:05:35">[00:05:35]</a>. Companies have explored methods like acid leaching to process metallurgical silicon for solar cells, though further scientific development is needed <a class="yt-timestamp" data-t="00:06:02">[00:06:02]</a>.

### Crystal Growth: The Cz Method

The next step is to create pure, defect-free silicon crystals <a class="yt-timestamp" data-t="00:06:27">[00:06:27]</a>. Ninety-five percent of the industry's crystals are grown using the Czochralski (Cz) method <a class="yt-timestamp" data-t="00:06:38">[00:06:38]</a>. The Cz method was discovered accidentally in 1916 by Polish metallurgist Jan Czochralski, who pulled a single metal crystal from molten tin after dipping his pen into it <a class="yt-timestamp" data-t="00:06:49">[00:06:49]</a>.

Scientists G.K. Teal and J.B. Little modified the original Cz method to create germanium crystals for the first transistors <a class="yt-timestamp" data-t="00:07:44">[00:07:44]</a>. When the industry transitioned to silicon, they adopted this modified Cz method <a class="yt-timestamp" data-t="00:07:58">[00:07:58]</a>. Teal and Buehler began growing Cz silicon crystals in 1951 <a class="yt-timestamp" data-t="00:08:03">[00:08:03]</a>.

The Cz method involves:
1.  Melting solid polysilicon chunks in a quartz crucible at 1420 degrees Celsius to form a melt, kept at high temperature to prevent air bubbles <a class="yt-timestamp" data-t="00:08:15">[00:08:15]</a>.
2.  Slowly introducing a small seed crystal (a few millimeters large) into the melt <a class="yt-timestamp" data-t="00:08:32">[00:08:32]</a>.
3.  Allowing a small portion of the seed crystal to melt <a class="yt-timestamp" data-t="00:08:41">[00:08:41]</a>.
4.  Pulling the seed out of the melt while twisting it, causing the melt to crystallize under the seed <a class="yt-timestamp" data-t="00:08:45">[00:08:45]</a>.
5.  Controlling the pulling rate and heat temperature to grow the conical and cylindrical parts of the crystal <a class="yt-timestamp" data-t="00:08:57">[00:08:57]</a>.
6.  Creating a tapering cone shape at the end to prevent imperfections from temperature differences and pulling inconsistencies <a class="yt-timestamp" data-t="00:09:05">[00:09:05]</a>.

Early silicon crystals were small (about 8 inches long, 0.75 inches in diameter) and could be handled manually <a class="yt-timestamp" data-t="00:09:29">[00:09:29]</a>. Over time, they grew larger, requiring special equipment; Cz machines in the 1970s were 14 feet high and weighed 30-40 kg, while modern machines are over double in height and weigh over 400 kg <a class="yt-timestamp" data-t="00:09:36">[00:09:36]</a>. Modern machines incorporate heat shields, cameras, and magnetic fields for quality control <a class="yt-timestamp" data-t="00:09:54">[00:09:54]</a>. Decades of research have refined this method to produce crystals as free as possible of impurities and dislocations <a class="yt-timestamp" data-t="00:10:01">[00:10:01]</a>.

### Slicing and Polishing

Once crystals are grown, they are cut into wafers <a class="yt-timestamp" data-t="00:10:09">[00:10:09]</a>. This involves:
1.  Cutting off the crown and tail cones <a class="yt-timestamp" data-t="00:10:14">[00:10:14]</a>.
2.  Sawing the body into sections and grinding them into ingots, with extra material ground down as crystals are grown larger than specific dimensions <a class="yt-timestamp" data-t="00:10:18">[00:10:18]</a>.
3.  Placing notches to guide the saw cuts <a class="yt-timestamp" data-t="00:10:28">[00:10:28]</a>.

Two primary methods are used for sawing ingots:
*   **Diamond Inner Diameter Saw:** This conventional saw cuts one wafer at a time, with cutting edges on the inside diameter <a class="yt-timestamp" data-t="00:10:34">[00:10:34]</a>. Each cut takes several minutes, and blade flexing or imperfections can cause wafer defects <a class="yt-timestamp" data-t="00:10:50">[00:10:50]</a>.
*   **Wire Saw:** Earlier wire saws used a wire to transport a slurry of silicon carbide grit and oil, which did the cutting <a class="yt-timestamp" data-t="00:11:02">[00:11:02]</a>. More recently, diamond abrasive wire saws (steel wire coated with diamonds) are used, cutting faster with less damage to structural integrity <a class="yt-timestamp" data-t="00:11:16">[00:11:16]</a>. Wire saws take longer to cut a single ingot but can make all cuts at once, making them preferred for wafers larger than 150 millimeters due to better yields <a class="yt-timestamp" data-t="00:11:29">[00:11:29]</a>.

After cutting, wafers have imperfections like warped shapes, rectangular edges prone to chipping, and surface contamination <a class="yt-timestamp" data-t="00:12:03">[00:12:03]</a>. The next stages are:
*   **Lapping and Etching:** This removes surface silicon cracked or traumatized by cutting, while maintaining flatness <a class="yt-timestamp" data-t="00:12:22">[00:12:22]</a>.
*   **Polishing:** A chemical mechanical polish (CMP) uses silica slurry and acids to create a damage-free, smooth surface, preparing the wafer for optical photolithography <a class="yt-timestamp" data-t="00:12:33">[00:12:33]</a>.
*   **Washing and Inspection:** The wafer is washed with acids and inspected for issues before being sent to fabs like TSMC, Intel, or Samsung <a class="yt-timestamp" data-t="00:12:50">[00:12:50]</a>.

## Why Silicon?

Early semiconductor wafers were made from germanium <a class="yt-timestamp" data-t="00:14:08">[00:14:08]</a>. However, industrialists found germanium impractical due to:
*   **Heat Tolerances:** Germanium wafers stopped working at 90 degrees Celsius, exhibiting a narrow band gap <a class="yt-timestamp" data-t="00:14:16">[00:14:16]</a>. Silicon, in contrast, has a much wider band gap <a class="yt-timestamp" data-t="00:14:26">[00:14:26]</a>.
*   **Oxidation:** When heated in an oxygen-rich environment, silicon reacts to create a silicon dioxide layer <a class="yt-timestamp" data-t="00:14:30">[00:14:30]</a>. This insulating layer is chemically stable, not water-soluble, protects underlying electronics, and can be easily etched away, making it suitable for photolithography and wet chemical fabrication <a class="yt-timestamp" data-t="00:14:37">[00:14:37]</a>.
*   **Cost and Toxicity:** Silicon is completely non-toxic and 10 times cheaper than germanium <a class="yt-timestamp" data-t="00:14:50">[00:14:50]</a>.

## The Wafer Industry Landscape

The leading silicon wafer suppliers are Japanese companies Shin-Etsu Chemical and Sumco, which together hold about 60% of the market <a class="yt-timestamp" data-t="00:13:00">[00:13:00]</a>. Most of their operations are in Japan, partly due to political reasons and the legacy of the country's past thriving semiconductor industry <a class="yt-timestamp" data-t="00:13:13">[00:13:13]</a>. Throughout the 1980s, Japanese chemical companies like Shin-Etsu invested heavily in R&D to develop semiconductor materials for domestic firms <a class="yt-timestamp" data-t="00:13:22">[00:13:22]</a>. Shin-Etsu and Sumco survived economic downturns by focusing on technically difficult products and exporting them globally <a class="yt-timestamp" data-t="00:13:33">[00:13:33]</a>.

Concerns exist regarding the concentration of silicon wafer production in Japan, as natural disasters like fires or earthquakes can cause supply chain disruptions <a class="yt-timestamp" data-t="00:13:48">[00:13:48]</a>.

## [[challenges_and_future_developments_in_silicon_wafer_industry | Future Developments and Challenges]]

### Larger Wafer Sizes

The current industry standard for wafers is 300 millimeters <a class="yt-timestamp" data-t="00:14:59">[00:14:59]</a>. The transition to this size took 10 years of unprecedented industry coordination, comparable to the transition to [[impact_of_euv_technology_on_semiconductor_fabrication | EUV]] <a class="yt-timestamp" data-t="00:15:02">[00:15:02]</a>. The next proposed step is to migrate to 450-millimeter wafers, an idea that has been discussed for some time <a class="yt-timestamp" data-t="00:15:11">[00:15:11]</a>.

There is a deadlock within the industry regarding this transition:
*   **Proponents:** Intel, TSMC, and Samsung favor 450mm wafers <a class="yt-timestamp" data-t="00:15:19">[00:15:19]</a>. A 450mm wafer has twice the surface area of a 300mm wafer, and while there are photolithography and cleaning considerations, processing equipment would only cost about 30% more <a class="yt-timestamp" data-t="00:15:31">[00:15:31]</a>.
*   **Opponents:** Equipment and wafer suppliers like Shin-Etsu, Lam Research, and Applied Materials are not in favor <a class="yt-timestamp" data-t="00:15:24">[00:15:24]</a>. For them, it means slower throughputs, more spending on silicon, lower yields, and retooling brand new equipment <a class="yt-timestamp" data-t="00:15:48">[00:15:48]</a>.

While there are no technical barriers to 450mm wafers (the first 400mm crystals were grown in 1995) <a class="yt-timestamp" data-t="00:16:01">[00:16:01]</a>, there are substantial economic and [[engineering_and_manufacturing_of_silicon_wafers | engineering]] ones <a class="yt-timestamp" data-t="00:16:01">[00:16:01]</a>. The original roadmap projected 450mm wafers by 2014, but the timeline continues to push back <a class="yt-timestamp" data-t="00:16:08">[00:16:08]</a>.

### Beyond Pure Silicon

Despite discussions about moving away from silicon for future semiconductors, the element is expected to remain dominant for a long time <a class="yt-timestamp" data-t="00:16:18">[00:16:18]</a>. The silicon wafer sector is a $10+ billion industry, forming the foundation of the $400 billion semiconductor world <a class="yt-timestamp" data-t="00:16:30">[00:16:30]</a>. The industry is fiercely competitive, constantly seeking new ways to grow, cut, saw, polish, or process silicon <a class="yt-timestamp" data-t="00:16:39">[00:16:39]</a>.

However, silicon may not be the ultimate answer for all future applications <a class="yt-timestamp" data-t="00:16:50">[00:16:50]</a>. When Moore's Law stalled, the industry adapted by developing methods for better end-user performance <a class="yt-timestamp" data-t="00:16:56">[00:16:56]</a>. A prime example is the system-on-chip (SoC), which integrates different components optimized for specific uses <a class="yt-timestamp" data-t="00:17:04">[00:17:04]</a>.

This trend extends to silicon parts:
*   **Hybrid Materials:** Parts of the chip can be replaced or blended with new materials better suited for certain functions <a class="yt-timestamp" data-t="00:17:21">[00:17:21]</a>.
*   **Gallium Nitride (GaN):** For high-power, high-voltage devices with band gap requirements that silicon cannot meet, Gallium Nitride might be used <a class="yt-timestamp" data-t="00:17:28">[00:17:28]</a>.
*   **Combined Performance:** GaN parts can be matched with traditional silicon to deliver enhanced end-user performance without relying on further transistor scaling <a class="yt-timestamp" data-t="00:17:38">[00:17:38]</a>.

[[technological_advancements_in_semiconductor_manufacturing | Wafer technologies]] will need to adapt to these new developments, adding further [[engineering_and_manufacturing_of_silicon_wafers | engineering]] sophistication to the seemingly plain wafer surface <a class="yt-timestamp" data-t="00:17:48">[00:17:48]</a>.