
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118245                       # Number of seconds simulated
sim_ticks                                118245368759                       # Number of ticks simulated
final_tick                               1176104190072                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47377                       # Simulator instruction rate (inst/s)
host_op_rate                                    59893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2545516                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915104                       # Number of bytes of host memory used
host_seconds                                 46452.41                       # Real time elapsed on the host
sim_insts                                  2200756742                       # Number of instructions simulated
sim_ops                                    2782164746                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       446080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       259840                       # Number of bytes read from this memory
system.physmem.bytes_read::total               708736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       704384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            704384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2030                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5537                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5503                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5503                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3772494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2197464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5993774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12990                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              23815                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5956969                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5956969                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5956969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3772494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2197464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11950743                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141951224                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23170338                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19080867                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932984                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9355217                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8665582                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437110                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87700                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104462901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128033856                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23170338                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11102692                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27186570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6260811                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4332930                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102550                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140278355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113091785     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782090      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362325      1.68%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379726      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268552      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1122527      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779365      0.56%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979768      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512217      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140278355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163227                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.901957                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103302084                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5738504                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839120                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109143                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4289495                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730344                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6460                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154437080                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51139                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4289495                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103815780                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3324303                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1269726                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423857                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1155186                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152988425                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401130                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       620679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         6166                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214051128                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713098413                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713098413                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45791903                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33690                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17668                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3787299                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309970                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692042                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149120811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139180208                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107496                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25195750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57164987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1646                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140278355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82917937     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23711478     16.90%     76.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11947965      8.52%     84.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811045      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901797      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2707379      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065371      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119708      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95675      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140278355                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976441     74.71%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157806     12.07%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172729     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114951741     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012158      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14355849     10.31%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844438      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139180208                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980479                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306976                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009391                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420053243                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174350916                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135066941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140487184                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201029                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972147                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159873                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4289495                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2677661                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       246944                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149154501                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165888                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184276                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901543                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17668                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        196765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12982                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085951                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234742                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136805311                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14106044                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374897                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21949059                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19289292                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843015                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.963749                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135073617                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135066941                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81509042                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221132667                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.951502                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368598                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26739713                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    135988860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.900235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86892350     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501490     16.55%     80.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809022      7.95%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817306      3.54%     91.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767274      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536902      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561835      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095600      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007081      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    135988860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007081                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282143408                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302613042                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1672869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.419512                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.419512                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704467                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704467                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618210896                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186380298                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145804130                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141951224                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22190022                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18291512                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1981453                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9119944                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8516047                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2329675                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87610                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108166489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121884565                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22190022                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10845722                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25479118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5858761                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2707886                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12548241                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1640440                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140197842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.067607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.487515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114718724     81.83%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1323883      0.94%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1877709      1.34%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2461919      1.76%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2761026      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2052038      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1185845      0.85%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1741776      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12074922      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140197842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156321                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.858637                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106976085                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4295810                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25023431                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58398                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3844117                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3545403                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147094761                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1306                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3844117                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107713130                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1048148                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1922541                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24347628                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1322272                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146121925                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          283                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        266315                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          118                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    203770868                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    682648866                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    682648866                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166551523                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37219327                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38565                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22306                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3994880                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13884699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7215882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119419                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1571865                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142017240                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132932835                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26471                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20388355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48084927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140197842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.948180                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506861                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83941354     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22662577     16.16%     76.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12553170      8.95%     84.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8091825      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7427855      5.30%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2960073      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1798916      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       513414      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       248658      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140197842                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64002     22.78%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93663     33.34%     56.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123253     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111605062     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2027368      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16259      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12123618      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7160528      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132932835                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.936468                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             280918                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    406370896                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162444441                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130392390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133213753                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       324500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2894016                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171209                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3844117                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         785827                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108495                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142055759                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1320701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13884699                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7215882                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22261                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82941                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1166795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1116290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2283085                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131133186                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11958386                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1799644                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19117544                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18377759                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7159158                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.923790                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130392660                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130392390                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76374333                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207462817                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.918572                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368135                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97540936                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119882052                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22182835                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2013795                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136353725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.879199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87757509     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23365085     17.14%     81.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9179128      6.73%     88.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4719886      3.46%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4120709      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1979607      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1714569      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       807088      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2710144      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136353725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97540936                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119882052                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18035353                       # Number of memory references committed
system.switch_cpus1.commit.loads             10990680                       # Number of loads committed
system.switch_cpus1.commit.membars              16258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17193853                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108057472                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2446115                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2710144                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           275708468                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          287973942                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1753382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97540936                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119882052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97540936                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.455299                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.455299                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.687144                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.687144                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590883968                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180911057                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137778162                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32516                       # number of misc regfile writes
system.l20.replacements                          3495                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1180751                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69031                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.104649                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43904.851946                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.645037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1812.340086                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.345089                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19649.817841                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669935                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000147                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027654                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299832                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        92849                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  92849                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43509                       # number of Writeback hits
system.l20.Writeback_hits::total                43509                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        92849                       # number of demand (read+write) hits
system.l20.demand_hits::total                   92849                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        92849                       # number of overall hits
system.l20.overall_hits::total                  92849                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3485                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3495                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3485                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3495                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3485                       # number of overall misses
system.l20.overall_misses::total                 3495                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2302785                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    795317585                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      797620370                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2302785                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    795317585                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       797620370                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2302785                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    795317585                       # number of overall miss cycles
system.l20.overall_miss_latency::total      797620370                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96334                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96344                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43509                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43509                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96334                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96344                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96334                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96344                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036176                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036276                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036176                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036276                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036176                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036276                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 230278.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 228211.645624                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 228217.559371                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 230278.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 228211.645624                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 228217.559371                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 230278.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 228211.645624                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 228217.559371                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3471                       # number of writebacks
system.l20.writebacks::total                     3471                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3485                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3495                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3485                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3495                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3485                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3495                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1704752                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    586244683                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    587949435                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1704752                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    586244683                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    587949435                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1704752                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    586244683                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    587949435                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036176                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036276                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036176                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036276                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036176                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036276                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 170475.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 168219.421234                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 168225.875536                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 170475.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 168219.421234                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 168225.875536                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 170475.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 168219.421234                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 168225.875536                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2042                       # number of replacements
system.l21.tagsinuse                     65535.975776                       # Cycle average of tags in use
system.l21.total_refs                          783073                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67578                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.587691                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42893.554114                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.996553                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1043.644399                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           138.798722                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21447.981989                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.654504                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000183                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.015925                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002118                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.327270                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        48981                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48983                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28157                       # number of Writeback hits
system.l21.Writeback_hits::total                28157                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        48981                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48983                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        48981                       # number of overall hits
system.l21.overall_hits::total                  48983                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2025                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2037                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2030                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2042                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2030                       # number of overall misses
system.l21.overall_misses::total                 2042                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3033531                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    558863590                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      561897121                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1247238                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1247238                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3033531                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    560110828                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       563144359                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3033531                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    560110828                       # number of overall miss cycles
system.l21.overall_miss_latency::total      563144359                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51006                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51020                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28157                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28157                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51011                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51025                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51011                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51025                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.857143                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.039701                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.039926                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.857143                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.039795                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040020                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.857143                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.039795                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040020                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252794.250000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 275982.019753                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 275845.420226                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 249447.600000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 249447.600000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252794.250000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 275916.664039                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 275780.783056                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252794.250000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 275916.664039                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 275780.783056                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2032                       # number of writebacks
system.l21.writebacks::total                     2032                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2025                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2037                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2030                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2042                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2030                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2042                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2314727                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    437185046                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    439499773                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       946541                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       946541                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2314727                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    438131587                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    440446314                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2314727                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    438131587                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    440446314                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.857143                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039701                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.039926                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.857143                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.039795                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040020                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.857143                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.039795                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040020                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192893.916667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215893.849877                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215758.356897                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 189308.200000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 189308.200000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 192893.916667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215828.367980                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215693.591577                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 192893.916667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215828.367980                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215693.591577                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645032                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110201                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840200.365455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645032                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880841                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102540                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102540                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102540                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102540                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102540                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2490785                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2490785                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2490785                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2490785                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2490785                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2490785                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102550                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102550                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102550                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 249078.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 249078.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 249078.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 249078.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 249078.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 249078.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2385785                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2385785                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2385785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2385785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2385785                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2385785                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 238578.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 238578.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 238578.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 238578.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 238578.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 238578.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96334                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227268                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96590                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1979.783290                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915988                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084012                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10962738                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10962738                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17276                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17276                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672148                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672148                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672148                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672148                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       397720                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       397720                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       397835                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        397835                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       397835                       # number of overall misses
system.cpu0.dcache.overall_misses::total       397835                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33214086292                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33214086292                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13563047                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13563047                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33227649339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33227649339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33227649339                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33227649339                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11360458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11360458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19069983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19069983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19069983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19069983                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020862                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020862                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 83511.229740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83511.229740                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 117939.539130                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 117939.539130                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83521.181744                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83521.181744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83521.181744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83521.181744                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43509                       # number of writebacks
system.cpu0.dcache.writebacks::total            43509                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301386                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301386                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301501                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301501                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96334                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96334                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96334                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96334                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7043309248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7043309248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7043309248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7043309248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7043309248                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7043309248                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005052                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005052                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005052                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005052                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73113.430855                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73113.430855                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73113.430855                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73113.430855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73113.430855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73113.430855                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995863                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015771646                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043806.128773                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995863                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12548225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12548225                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12548225                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12548225                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12548225                       # number of overall hits
system.cpu1.icache.overall_hits::total       12548225                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3600317                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3600317                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3600317                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3600317                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3600317                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3600317                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12548241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12548241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12548241                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12548241                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12548241                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12548241                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 225019.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 225019.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 225019.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 225019.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 225019.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 225019.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3261331                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3261331                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3261331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3261331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3261331                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3261331                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 232952.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 232952.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 232952.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 232952.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 232952.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 232952.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51011                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172415090                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51267                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3363.081319                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.206134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.793866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8904556                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8904556                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7007981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7007981                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17134                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15912537                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15912537                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15912537                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15912537                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       147875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       147875                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3191                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151066                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151066                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151066                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151066                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12860563217                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12860563217                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    694606729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    694606729                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13555169946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13555169946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13555169946                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13555169946                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9052431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9052431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7011172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7011172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16063603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16063603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16063603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16063603                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016335                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000455                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000455                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009404                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 86969.151087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86969.151087                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 217676.818866                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 217676.818866                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89730.117604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89730.117604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89730.117604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89730.117604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1837077                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 131219.785714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28157                       # number of writebacks
system.cpu1.dcache.writebacks::total            28157                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        96869                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        96869                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3186                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3186                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100055                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100055                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100055                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100055                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51006                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51011                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51011                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51011                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51011                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3778504076                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3778504076                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1288738                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1288738                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3779792814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3779792814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3779792814                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3779792814                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74079.599969                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74079.599969                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 257747.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 257747.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74097.602752                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74097.602752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74097.602752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74097.602752                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
