0.7
2020.2
May 22 2024
19:03:11
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/AESL_automem_M.v,1740426271,systemVerilog,,,,AESL_automem_M,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort.autotb.v,1740426271,systemVerilog,,,C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/fifo_para.vh,apatb_bubble_sort_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort.v,1740426242,systemVerilog,,,,bubble_sort,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_21_4.v,1740426240,systemVerilog,,,,bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_21_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_39_6.v,1740426241,systemVerilog,,,,bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_39_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_61_1.v,1740426242,systemVerilog,,,,bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_61_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v,1740426242,systemVerilog,,,,bubble_sort_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/csv_file_dump.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/dataflow_monitor.sv,1740426271,systemVerilog,C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/nodf_module_interface.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/seq_loop_interface.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/upc_loop_interface.svh,,C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/dump_file_agent.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/csv_file_dump.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/sample_agent.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/loop_sample_agent.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/sample_manager.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/nodf_module_interface.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/nodf_module_monitor.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/seq_loop_interface.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/seq_loop_monitor.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/upc_loop_interface.svh;C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/dump_file_agent.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/fifo_para.vh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/loop_sample_agent.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/nodf_module_interface.svh,1740426271,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/nodf_module_monitor.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/sample_agent.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/sample_manager.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/seq_loop_interface.svh,1740426271,verilog,,,,seq_loop_intf,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/seq_loop_monitor.svh,1740426271,verilog,,,,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/upc_loop_interface.svh,1740426271,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/upc_loop_monitor.svh,1740426271,verilog,,,,,,,,,,,,
