         # FIR Filter Using Vedic Multipliers in Verilog

## ğŸŒŸ Project Overview

This project implements a 32-tap Finite Impulse Response (FIR) Filter** in Verilog HDL, utilizing custom-designed Vedic multipliers and ripple carry adders. The design is fully pipelined and suitable for high-performance digital signal processing applications.

The filter leverages a 32-stage delay line using D Flip-Flops. Each delayed input is multiplied with a corresponding coefficient using hierarchical Vedic multipliers (2x2 â†’ 4x4 â†’ 8x8), and accumulated using 4-bit, 8-bit, and 16-bit ripple carry adders.


## ğŸ”§ Key Features

* ğŸ”¹ **Hierarchical Vedic Multipliers** (2x2, 4x4, 8x8)
* ğŸ”¹ **Custom Ripple Carry Adders** (4-bit, 8-bit, 16-bit)
* ğŸ”¹ **Pipelined FIR Filter** with 32 D Flip-Flops as delay elements
* ğŸ”¹ Fully modular, reusable Verilog design


## ğŸ“Š Applications

* Audio/Video Digital Filters
* FPGA/SoC Signal Processing Units
* Communication Systems


## ğŸ”¹ Repository Structure

fir-filter-vedic-verilog/
â”œâ”€â”€ src/                      # RTL Verilog source files
â”‚   â”œâ”€â”€ fir_filter.v
â”‚   â”œâ”€â”€ vedic_multiplier_2x2.v
â”‚   â”œâ”€â”€ vedic_multiplier_4x4.v
â”‚   â”œâ”€â”€ vedic_multiplier_8x8.v
â”‚   â”œâ”€â”€ adder_4bit.v
â”‚   â”œâ”€â”€ adder_8bit.v
â”‚   â”œâ”€â”€ adder_16bit.v
â”‚   â””â”€â”€ d_flipflop.v
â”‚
â”œâ”€â”€ tb/                       # Testbenches
â”‚   â”œâ”€â”€ tb_fir_filter.v
â”‚   â”œâ”€â”€ tb_vedic_multiplier.v
â”‚   â””â”€â”€ tb_adders.v
â”‚
â”œâ”€â”€ docs/                     # Documentation and diagrams
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ timing_diagram.png
â”‚   â””â”€â”€ architecture.md
â”‚
â”œâ”€â”€ waveform/                 # Simulation waveforms
â”‚   â”œâ”€â”€ fir_output.vcd
â”‚   â””â”€â”€ fir_waveform.png
â”‚
â”œâ”€â”€ .gitignore                # Ignored temp/sim files
|
â””â”€â”€ README.md                 # Project overview and usage guide



## ğŸ“‰ Block Diagram


<img width="1040" height="128" alt="image" src="https://github.com/user-attachments/assets/5d26f14f-6551-4b86-98ec-f641dc93d4ab" />




## â–¶ï¸ How to Run

1. Open the design in your preferred Verilog simulator (e.g., ModelSim, Icarus Verilog, Vivado).
2. Compile the source files in `src/` and the testbench files in `tb/`.
3. Run simulation and observe waveforms using GTKWave or ModelSim.
4. Modify FIR coefficients as needed in `fir_filter.v`.



## âœ¨ Author

**Sakinala Sreehitha**

*https://www.linkedin.com/in/sreehitha-sakinala-68a157220
      
*https://github.com/SreehithaSakinala


## Results
  <img width="1137" height="478" alt="image" src="https://github.com/user-attachments/assets/368baf9d-ad3e-426a-b325-dda6c50cdd27" />

