INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sources_1/imports/CO_LAB2/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srcs/sim_1/imports/CO_LAB2/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
