digraph "0_qemu_f153b563f8cf121aebf5a2fff5f0110faf58ccb3" {
"1000212" [label="(MethodReturn,static void)"];
"1000101" [label="(MethodParameterIn,CirrusVGAState * s)"];
"1000303" [label="(MethodParameterOut,CirrusVGAState * s)"];
"1000102" [label="(MethodParameterIn,int off_begin)"];
"1000304" [label="(MethodParameterOut,int off_begin)"];
"1000117" [label="(Call,bytesperline - 1)"];
"1000118" [label="(Identifier,bytesperline)"];
"1000119" [label="(Literal,1)"];
"1000115" [label="(Call,off_begin -= bytesperline - 1)"];
"1000116" [label="(Identifier,off_begin)"];
"1000121" [label="(Call,y = 0)"];
"1000122" [label="(Identifier,y)"];
"1000123" [label="(Literal,0)"];
"1000124" [label="(Call,y < lines)"];
"1000125" [label="(Identifier,y)"];
"1000126" [label="(Identifier,lines)"];
"1000127" [label="(Call,y++)"];
"1000128" [label="(Identifier,y)"];
"1000129" [label="(Block,)"];
"1000120" [label="(ControlStructure,for (y = 0; y < lines; y++))"];
"1000132" [label="(Identifier,off_begin)"];
"1000130" [label="(Call,off_cur = off_begin)"];
"1000131" [label="(Identifier,off_cur)"];
"1000135" [label="(Call,(off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000136" [label="(Call,off_cur + bytesperline)"];
"1000137" [label="(Identifier,off_cur)"];
"1000138" [label="(Identifier,bytesperline)"];
"1000139" [label="(Call,s->cirrus_addr_mask)"];
"1000140" [label="(Identifier,s)"];
"1000141" [label="(FieldIdentifier,cirrus_addr_mask)"];
"1000133" [label="(Call,off_cur_end = (off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000134" [label="(Identifier,off_cur_end)"];
"1000143" [label="(Call,off_cur_end >= off_cur)"];
"1000144" [label="(Identifier,off_cur_end)"];
"1000145" [label="(Identifier,off_cur)"];
"1000142" [label="(Call,assert(off_cur_end >= off_cur))"];
"1000147" [label="(Call,&s->vga.vram)"];
"1000148" [label="(Call,s->vga.vram)"];
"1000149" [label="(Call,s->vga)"];
"1000150" [label="(Identifier,s)"];
"1000151" [label="(FieldIdentifier,vga)"];
"1000152" [label="(FieldIdentifier,vram)"];
"1000153" [label="(Identifier,off_cur)"];
"1000154" [label="(Call,off_cur_end - off_cur)"];
"1000155" [label="(Identifier,off_cur_end)"];
"1000156" [label="(Identifier,off_cur)"];
"1000146" [label="(Call,memory_region_set_dirty(&s->vga.vram, off_cur, off_cur_end - off_cur))"];
"1000159" [label="(Identifier,off_pitch)"];
"1000157" [label="(Call,off_begin += off_pitch)"];
"1000158" [label="(Identifier,off_begin)"];
"1000104" [label="(MethodParameterIn,int bytesperline)"];
"1000306" [label="(MethodParameterOut,int bytesperline)"];
"1000103" [label="(MethodParameterIn,int off_pitch)"];
"1000305" [label="(MethodParameterOut,int off_pitch)"];
"1000163" [label="(Call,s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000164" [label="(Call,s->vga.vram_ptr)"];
"1000165" [label="(Call,s->vga)"];
"1000166" [label="(Identifier,s)"];
"1000167" [label="(FieldIdentifier,vga)"];
"1000168" [label="(FieldIdentifier,vram_ptr)"];
"1000169" [label="(Call,s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000170" [label="(Call,s->cirrus_blt_dstaddr)"];
"1000171" [label="(Identifier,s)"];
"1000172" [label="(FieldIdentifier,cirrus_blt_dstaddr)"];
"1000161" [label="(Call,dst = s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000162" [label="(Identifier,dst)"];
"1000173" [label="(Call,s->cirrus_addr_mask)"];
"1000174" [label="(Identifier,s)"];
"1000175" [label="(FieldIdentifier,cirrus_addr_mask)"];
"1000178" [label="(Identifier,s)"];
"1000179" [label="(Identifier,false)"];
"1000176" [label="(ControlStructure,if (blit_is_unsafe(s, false)))"];
"1000177" [label="(Call,blit_is_unsafe(s, false))"];
"1000181" [label="(Literal,0)"];
"1000180" [label="(Return,return 0;)"];
"1000183" [label="(Identifier,s)"];
"1000184" [label="(Identifier,dst)"];
"1000185" [label="(Identifier,src)"];
"1000182" [label="(Call,(*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height))"];
"1000186" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000187" [label="(Identifier,s)"];
"1000188" [label="(FieldIdentifier,cirrus_blt_dstpitch)"];
"1000189" [label="(Literal,0)"];
"1000190" [label="(Call,s->cirrus_blt_width)"];
"1000191" [label="(Identifier,s)"];
"1000192" [label="(FieldIdentifier,cirrus_blt_width)"];
"1000193" [label="(Call,s->cirrus_blt_height)"];
"1000194" [label="(Identifier,s)"];
"1000195" [label="(FieldIdentifier,cirrus_blt_height)"];
"1000105" [label="(MethodParameterIn,int lines)"];
"1000307" [label="(MethodParameterOut,int lines)"];
"1000197" [label="(Identifier,s)"];
"1000198" [label="(Call,s->cirrus_blt_dstaddr)"];
"1000199" [label="(Identifier,s)"];
"1000200" [label="(FieldIdentifier,cirrus_blt_dstaddr)"];
"1000196" [label="(Call,cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height))"];
"1000201" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000202" [label="(Identifier,s)"];
"1000203" [label="(FieldIdentifier,cirrus_blt_dstpitch)"];
"1000204" [label="(Call,s->cirrus_blt_width)"];
"1000205" [label="(Identifier,s)"];
"1000206" [label="(FieldIdentifier,cirrus_blt_width)"];
"1000207" [label="(Call,s->cirrus_blt_height)"];
"1000208" [label="(Identifier,s)"];
"1000209" [label="(FieldIdentifier,cirrus_blt_height)"];
"1000211" [label="(Literal,1)"];
"1000210" [label="(Return,return 1;)"];
"1000106" [label="(Block,)"];
"1000113" [label="(Literal,0)"];
"1000114" [label="(Block,)"];
"1000110" [label="(ControlStructure,if (off_pitch < 0))"];
"1000111" [label="(Call,off_pitch < 0)"];
"1000112" [label="(Identifier,off_pitch)"];
"1000212" -> "1000100"  [label="AST: "];
"1000212" -> "1000180"  [label="CFG: "];
"1000212" -> "1000210"  [label="CFG: "];
"1000210" -> "1000212"  [label="DDG: <RET>"];
"1000180" -> "1000212"  [label="DDG: <RET>"];
"1000142" -> "1000212"  [label="DDG: assert(off_cur_end >= off_cur)"];
"1000142" -> "1000212"  [label="DDG: off_cur_end >= off_cur"];
"1000182" -> "1000212"  [label="DDG: src"];
"1000182" -> "1000212"  [label="DDG: dst"];
"1000182" -> "1000212"  [label="DDG: (*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height)"];
"1000163" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr & s->cirrus_addr_mask"];
"1000163" -> "1000212"  [label="DDG: s->vga.vram_ptr"];
"1000105" -> "1000212"  [label="DDG: lines"];
"1000117" -> "1000212"  [label="DDG: bytesperline"];
"1000146" -> "1000212"  [label="DDG: off_cur_end - off_cur"];
"1000146" -> "1000212"  [label="DDG: off_cur"];
"1000146" -> "1000212"  [label="DDG: memory_region_set_dirty(&s->vga.vram, off_cur, off_cur_end - off_cur)"];
"1000146" -> "1000212"  [label="DDG: &s->vga.vram"];
"1000196" -> "1000212"  [label="DDG: s"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_height"];
"1000196" -> "1000212"  [label="DDG: cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height)"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_width"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000136" -> "1000212"  [label="DDG: bytesperline"];
"1000177" -> "1000212"  [label="DDG: s"];
"1000177" -> "1000212"  [label="DDG: false"];
"1000177" -> "1000212"  [label="DDG: blit_is_unsafe(s, false)"];
"1000157" -> "1000212"  [label="DDG: off_pitch"];
"1000157" -> "1000212"  [label="DDG: off_begin"];
"1000115" -> "1000212"  [label="DDG: bytesperline - 1"];
"1000115" -> "1000212"  [label="DDG: off_begin"];
"1000124" -> "1000212"  [label="DDG: lines"];
"1000124" -> "1000212"  [label="DDG: y"];
"1000124" -> "1000212"  [label="DDG: y < lines"];
"1000104" -> "1000212"  [label="DDG: bytesperline"];
"1000154" -> "1000212"  [label="DDG: off_cur_end"];
"1000103" -> "1000212"  [label="DDG: off_pitch"];
"1000102" -> "1000212"  [label="DDG: off_begin"];
"1000111" -> "1000212"  [label="DDG: off_pitch"];
"1000111" -> "1000212"  [label="DDG: off_pitch < 0"];
"1000133" -> "1000212"  [label="DDG: (off_cur + bytesperline) & s->cirrus_addr_mask"];
"1000101" -> "1000212"  [label="DDG: s"];
"1000169" -> "1000212"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000135" -> "1000212"  [label="DDG: off_cur + bytesperline"];
"1000161" -> "1000212"  [label="DDG: s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000161" -> "1000212"  [label="DDG: dst"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000212"  [label="DDG: s"];
"1000101" -> "1000177"  [label="DDG: s"];
"1000101" -> "1000182"  [label="DDG: s"];
"1000101" -> "1000196"  [label="DDG: s"];
"1000303" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000212"  [label="DDG: off_begin"];
"1000102" -> "1000115"  [label="DDG: off_begin"];
"1000102" -> "1000130"  [label="DDG: off_begin"];
"1000102" -> "1000157"  [label="DDG: off_begin"];
"1000304" -> "1000100"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000212"  [label="DDG: bytesperline"];
"1000117" -> "1000115"  [label="DDG: bytesperline"];
"1000117" -> "1000115"  [label="DDG: 1"];
"1000104" -> "1000117"  [label="DDG: bytesperline"];
"1000117" -> "1000135"  [label="DDG: bytesperline"];
"1000117" -> "1000136"  [label="DDG: bytesperline"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000115" -> "1000212"  [label="DDG: bytesperline - 1"];
"1000115" -> "1000212"  [label="DDG: off_begin"];
"1000117" -> "1000115"  [label="DDG: bytesperline"];
"1000117" -> "1000115"  [label="DDG: 1"];
"1000102" -> "1000115"  [label="DDG: off_begin"];
"1000115" -> "1000130"  [label="DDG: off_begin"];
"1000115" -> "1000157"  [label="DDG: off_begin"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000111"  [label="CFG: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000121" -> "1000124"  [label="DDG: y"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000122" -> "1000111"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000124" -> "1000120"  [label="AST: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000131" -> "1000124"  [label="CFG: "];
"1000162" -> "1000124"  [label="CFG: "];
"1000124" -> "1000212"  [label="DDG: lines"];
"1000124" -> "1000212"  [label="DDG: y"];
"1000124" -> "1000212"  [label="DDG: y < lines"];
"1000121" -> "1000124"  [label="DDG: y"];
"1000127" -> "1000124"  [label="DDG: y"];
"1000105" -> "1000124"  [label="DDG: lines"];
"1000124" -> "1000127"  [label="DDG: y"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="CFG: "];
"1000126" -> "1000124"  [label="AST: "];
"1000126" -> "1000125"  [label="CFG: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000127" -> "1000120"  [label="AST: "];
"1000127" -> "1000128"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000127" -> "1000124"  [label="DDG: y"];
"1000124" -> "1000127"  [label="DDG: y"];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000157"  [label="CFG: "];
"1000127" -> "1000128"  [label="CFG: "];
"1000129" -> "1000120"  [label="AST: "];
"1000130" -> "1000129"  [label="AST: "];
"1000133" -> "1000129"  [label="AST: "];
"1000142" -> "1000129"  [label="AST: "];
"1000146" -> "1000129"  [label="AST: "];
"1000157" -> "1000129"  [label="AST: "];
"1000120" -> "1000106"  [label="AST: "];
"1000121" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000127" -> "1000120"  [label="AST: "];
"1000129" -> "1000120"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000134" -> "1000130"  [label="CFG: "];
"1000157" -> "1000130"  [label="DDG: off_begin"];
"1000115" -> "1000130"  [label="DDG: off_begin"];
"1000102" -> "1000130"  [label="DDG: off_begin"];
"1000130" -> "1000135"  [label="DDG: off_cur"];
"1000130" -> "1000136"  [label="DDG: off_cur"];
"1000130" -> "1000143"  [label="DDG: off_cur"];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000124"  [label="CFG: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000135" -> "1000133"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000135" -> "1000212"  [label="DDG: off_cur + bytesperline"];
"1000135" -> "1000133"  [label="DDG: off_cur + bytesperline"];
"1000135" -> "1000133"  [label="DDG: s->cirrus_addr_mask"];
"1000130" -> "1000135"  [label="DDG: off_cur"];
"1000117" -> "1000135"  [label="DDG: bytesperline"];
"1000104" -> "1000135"  [label="DDG: bytesperline"];
"1000135" -> "1000169"  [label="DDG: s->cirrus_addr_mask"];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000140" -> "1000136"  [label="CFG: "];
"1000136" -> "1000212"  [label="DDG: bytesperline"];
"1000130" -> "1000136"  [label="DDG: off_cur"];
"1000117" -> "1000136"  [label="DDG: bytesperline"];
"1000104" -> "1000136"  [label="DDG: bytesperline"];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000134"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000139" -> "1000135"  [label="AST: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000136"  [label="CFG: "];
"1000141" -> "1000140"  [label="CFG: "];
"1000141" -> "1000139"  [label="AST: "];
"1000141" -> "1000140"  [label="CFG: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000133" -> "1000129"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000144" -> "1000133"  [label="CFG: "];
"1000133" -> "1000212"  [label="DDG: (off_cur + bytesperline) & s->cirrus_addr_mask"];
"1000135" -> "1000133"  [label="DDG: off_cur + bytesperline"];
"1000135" -> "1000133"  [label="DDG: s->cirrus_addr_mask"];
"1000133" -> "1000143"  [label="DDG: off_cur_end"];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000130"  [label="CFG: "];
"1000137" -> "1000134"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000145" -> "1000143"  [label="AST: "];
"1000142" -> "1000143"  [label="CFG: "];
"1000143" -> "1000142"  [label="DDG: off_cur_end"];
"1000143" -> "1000142"  [label="DDG: off_cur"];
"1000133" -> "1000143"  [label="DDG: off_cur_end"];
"1000130" -> "1000143"  [label="DDG: off_cur"];
"1000143" -> "1000154"  [label="DDG: off_cur_end"];
"1000143" -> "1000154"  [label="DDG: off_cur"];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000133"  [label="CFG: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000145" -> "1000143"  [label="AST: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000142" -> "1000129"  [label="AST: "];
"1000142" -> "1000143"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000150" -> "1000142"  [label="CFG: "];
"1000142" -> "1000212"  [label="DDG: assert(off_cur_end >= off_cur)"];
"1000142" -> "1000212"  [label="DDG: off_cur_end >= off_cur"];
"1000143" -> "1000142"  [label="DDG: off_cur_end"];
"1000143" -> "1000142"  [label="DDG: off_cur"];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000153" -> "1000147"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000152"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000152" -> "1000148"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000152" -> "1000149"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000142"  [label="CFG: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000152" -> "1000148"  [label="AST: "];
"1000152" -> "1000149"  [label="CFG: "];
"1000148" -> "1000152"  [label="CFG: "];
"1000153" -> "1000146"  [label="AST: "];
"1000153" -> "1000147"  [label="CFG: "];
"1000155" -> "1000153"  [label="CFG: "];
"1000154" -> "1000146"  [label="AST: "];
"1000154" -> "1000156"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000156" -> "1000154"  [label="AST: "];
"1000146" -> "1000154"  [label="CFG: "];
"1000154" -> "1000212"  [label="DDG: off_cur_end"];
"1000154" -> "1000146"  [label="DDG: off_cur"];
"1000154" -> "1000146"  [label="DDG: off_cur_end"];
"1000143" -> "1000154"  [label="DDG: off_cur_end"];
"1000143" -> "1000154"  [label="DDG: off_cur"];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000153"  [label="CFG: "];
"1000156" -> "1000155"  [label="CFG: "];
"1000156" -> "1000154"  [label="AST: "];
"1000156" -> "1000155"  [label="CFG: "];
"1000154" -> "1000156"  [label="CFG: "];
"1000146" -> "1000129"  [label="AST: "];
"1000146" -> "1000154"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000153" -> "1000146"  [label="AST: "];
"1000154" -> "1000146"  [label="AST: "];
"1000158" -> "1000146"  [label="CFG: "];
"1000146" -> "1000212"  [label="DDG: off_cur_end - off_cur"];
"1000146" -> "1000212"  [label="DDG: off_cur"];
"1000146" -> "1000212"  [label="DDG: memory_region_set_dirty(&s->vga.vram, off_cur, off_cur_end - off_cur)"];
"1000146" -> "1000212"  [label="DDG: &s->vga.vram"];
"1000154" -> "1000146"  [label="DDG: off_cur"];
"1000154" -> "1000146"  [label="DDG: off_cur_end"];
"1000159" -> "1000157"  [label="AST: "];
"1000159" -> "1000158"  [label="CFG: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000157" -> "1000129"  [label="AST: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000157"  [label="AST: "];
"1000128" -> "1000157"  [label="CFG: "];
"1000157" -> "1000212"  [label="DDG: off_pitch"];
"1000157" -> "1000212"  [label="DDG: off_begin"];
"1000157" -> "1000130"  [label="DDG: off_begin"];
"1000111" -> "1000157"  [label="DDG: off_pitch"];
"1000103" -> "1000157"  [label="DDG: off_pitch"];
"1000102" -> "1000157"  [label="DDG: off_begin"];
"1000115" -> "1000157"  [label="DDG: off_begin"];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000146"  [label="CFG: "];
"1000159" -> "1000158"  [label="CFG: "];
"1000104" -> "1000100"  [label="AST: "];
"1000104" -> "1000212"  [label="DDG: bytesperline"];
"1000104" -> "1000117"  [label="DDG: bytesperline"];
"1000104" -> "1000135"  [label="DDG: bytesperline"];
"1000104" -> "1000136"  [label="DDG: bytesperline"];
"1000306" -> "1000100"  [label="AST: "];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000212"  [label="DDG: off_pitch"];
"1000103" -> "1000111"  [label="DDG: off_pitch"];
"1000103" -> "1000157"  [label="DDG: off_pitch"];
"1000305" -> "1000100"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000163" -> "1000169"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000169" -> "1000163"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000163" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr & s->cirrus_addr_mask"];
"1000163" -> "1000212"  [label="DDG: s->vga.vram_ptr"];
"1000169" -> "1000163"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000163"  [label="DDG: s->cirrus_addr_mask"];
"1000164" -> "1000163"  [label="AST: "];
"1000164" -> "1000168"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000168" -> "1000164"  [label="AST: "];
"1000171" -> "1000164"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000168" -> "1000165"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000162"  [label="CFG: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000167" -> "1000165"  [label="AST: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000168" -> "1000164"  [label="AST: "];
"1000168" -> "1000165"  [label="CFG: "];
"1000164" -> "1000168"  [label="CFG: "];
"1000169" -> "1000163"  [label="AST: "];
"1000169" -> "1000173"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000173" -> "1000169"  [label="AST: "];
"1000163" -> "1000169"  [label="CFG: "];
"1000169" -> "1000212"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000161"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000161"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000163"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000163"  [label="DDG: s->cirrus_addr_mask"];
"1000135" -> "1000169"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000196"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000170" -> "1000169"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000172" -> "1000170"  [label="AST: "];
"1000174" -> "1000170"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000164"  [label="CFG: "];
"1000172" -> "1000171"  [label="CFG: "];
"1000172" -> "1000170"  [label="AST: "];
"1000172" -> "1000171"  [label="CFG: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000161" -> "1000106"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000178" -> "1000161"  [label="CFG: "];
"1000161" -> "1000212"  [label="DDG: s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000161" -> "1000212"  [label="DDG: dst"];
"1000169" -> "1000161"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000161"  [label="DDG: s->cirrus_addr_mask"];
"1000161" -> "1000182"  [label="DDG: dst"];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000124"  [label="CFG: "];
"1000166" -> "1000162"  [label="CFG: "];
"1000173" -> "1000169"  [label="AST: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000169" -> "1000173"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000170"  [label="CFG: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000175" -> "1000173"  [label="AST: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000161"  [label="CFG: "];
"1000179" -> "1000178"  [label="CFG: "];
"1000179" -> "1000177"  [label="AST: "];
"1000179" -> "1000178"  [label="CFG: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000176" -> "1000106"  [label="AST: "];
"1000177" -> "1000176"  [label="AST: "];
"1000180" -> "1000176"  [label="AST: "];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000183" -> "1000177"  [label="CFG: "];
"1000177" -> "1000212"  [label="DDG: s"];
"1000177" -> "1000212"  [label="DDG: false"];
"1000177" -> "1000212"  [label="DDG: blit_is_unsafe(s, false)"];
"1000101" -> "1000177"  [label="DDG: s"];
"1000177" -> "1000182"  [label="DDG: s"];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000181" -> "1000180"  [label="DDG: 0"];
"1000180" -> "1000176"  [label="AST: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000212" -> "1000180"  [label="CFG: "];
"1000180" -> "1000212"  [label="DDG: <RET>"];
"1000181" -> "1000180"  [label="DDG: 0"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000177"  [label="CFG: "];
"1000184" -> "1000183"  [label="CFG: "];
"1000184" -> "1000182"  [label="AST: "];
"1000184" -> "1000183"  [label="CFG: "];
"1000185" -> "1000184"  [label="CFG: "];
"1000185" -> "1000182"  [label="AST: "];
"1000185" -> "1000184"  [label="CFG: "];
"1000187" -> "1000185"  [label="CFG: "];
"1000182" -> "1000106"  [label="AST: "];
"1000182" -> "1000193"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="AST: "];
"1000185" -> "1000182"  [label="AST: "];
"1000186" -> "1000182"  [label="AST: "];
"1000189" -> "1000182"  [label="AST: "];
"1000190" -> "1000182"  [label="AST: "];
"1000193" -> "1000182"  [label="AST: "];
"1000197" -> "1000182"  [label="CFG: "];
"1000182" -> "1000212"  [label="DDG: src"];
"1000182" -> "1000212"  [label="DDG: dst"];
"1000182" -> "1000212"  [label="DDG: (*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height)"];
"1000177" -> "1000182"  [label="DDG: s"];
"1000101" -> "1000182"  [label="DDG: s"];
"1000161" -> "1000182"  [label="DDG: dst"];
"1000182" -> "1000196"  [label="DDG: s"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_width"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_height"];
"1000186" -> "1000182"  [label="AST: "];
"1000186" -> "1000188"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000188" -> "1000186"  [label="AST: "];
"1000189" -> "1000186"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000185"  [label="CFG: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000188" -> "1000186"  [label="AST: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000186" -> "1000188"  [label="CFG: "];
"1000189" -> "1000182"  [label="AST: "];
"1000189" -> "1000186"  [label="CFG: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000190" -> "1000182"  [label="AST: "];
"1000190" -> "1000192"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000192" -> "1000190"  [label="AST: "];
"1000194" -> "1000190"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000192" -> "1000191"  [label="CFG: "];
"1000192" -> "1000190"  [label="AST: "];
"1000192" -> "1000191"  [label="CFG: "];
"1000190" -> "1000192"  [label="CFG: "];
"1000193" -> "1000182"  [label="AST: "];
"1000193" -> "1000195"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000193"  [label="AST: "];
"1000182" -> "1000193"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000190"  [label="CFG: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000195" -> "1000193"  [label="AST: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000193" -> "1000195"  [label="CFG: "];
"1000105" -> "1000100"  [label="AST: "];
"1000105" -> "1000212"  [label="DDG: lines"];
"1000105" -> "1000124"  [label="DDG: lines"];
"1000307" -> "1000100"  [label="AST: "];
"1000197" -> "1000196"  [label="AST: "];
"1000197" -> "1000182"  [label="CFG: "];
"1000199" -> "1000197"  [label="CFG: "];
"1000198" -> "1000196"  [label="AST: "];
"1000198" -> "1000200"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000200" -> "1000198"  [label="AST: "];
"1000202" -> "1000198"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000197"  [label="CFG: "];
"1000200" -> "1000199"  [label="CFG: "];
"1000200" -> "1000198"  [label="AST: "];
"1000200" -> "1000199"  [label="CFG: "];
"1000198" -> "1000200"  [label="CFG: "];
"1000196" -> "1000106"  [label="AST: "];
"1000196" -> "1000207"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="AST: "];
"1000201" -> "1000196"  [label="AST: "];
"1000204" -> "1000196"  [label="AST: "];
"1000207" -> "1000196"  [label="AST: "];
"1000211" -> "1000196"  [label="CFG: "];
"1000196" -> "1000212"  [label="DDG: s"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_height"];
"1000196" -> "1000212"  [label="DDG: cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height)"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_width"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000182" -> "1000196"  [label="DDG: s"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_width"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_height"];
"1000101" -> "1000196"  [label="DDG: s"];
"1000169" -> "1000196"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000201" -> "1000196"  [label="AST: "];
"1000201" -> "1000203"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000203" -> "1000201"  [label="AST: "];
"1000205" -> "1000201"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000198"  [label="CFG: "];
"1000203" -> "1000202"  [label="CFG: "];
"1000203" -> "1000201"  [label="AST: "];
"1000203" -> "1000202"  [label="CFG: "];
"1000201" -> "1000203"  [label="CFG: "];
"1000204" -> "1000196"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000206" -> "1000204"  [label="AST: "];
"1000208" -> "1000204"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000205" -> "1000201"  [label="CFG: "];
"1000206" -> "1000205"  [label="CFG: "];
"1000206" -> "1000204"  [label="AST: "];
"1000206" -> "1000205"  [label="CFG: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000207" -> "1000196"  [label="AST: "];
"1000207" -> "1000209"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000209" -> "1000207"  [label="AST: "];
"1000196" -> "1000207"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000204"  [label="CFG: "];
"1000209" -> "1000208"  [label="CFG: "];
"1000209" -> "1000207"  [label="AST: "];
"1000209" -> "1000208"  [label="CFG: "];
"1000207" -> "1000209"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000211" -> "1000196"  [label="CFG: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000211" -> "1000210"  [label="DDG: 1"];
"1000210" -> "1000106"  [label="AST: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000212" -> "1000210"  [label="CFG: "];
"1000210" -> "1000212"  [label="DDG: <RET>"];
"1000211" -> "1000210"  [label="DDG: 1"];
"1000106" -> "1000100"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000109" -> "1000106"  [label="AST: "];
"1000110" -> "1000106"  [label="AST: "];
"1000120" -> "1000106"  [label="AST: "];
"1000160" -> "1000106"  [label="AST: "];
"1000161" -> "1000106"  [label="AST: "];
"1000176" -> "1000106"  [label="AST: "];
"1000182" -> "1000106"  [label="AST: "];
"1000196" -> "1000106"  [label="AST: "];
"1000210" -> "1000106"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000114" -> "1000110"  [label="AST: "];
"1000115" -> "1000114"  [label="AST: "];
"1000110" -> "1000106"  [label="AST: "];
"1000111" -> "1000110"  [label="AST: "];
"1000114" -> "1000110"  [label="AST: "];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000116" -> "1000111"  [label="CFG: "];
"1000122" -> "1000111"  [label="CFG: "];
"1000111" -> "1000212"  [label="DDG: off_pitch"];
"1000111" -> "1000212"  [label="DDG: off_pitch < 0"];
"1000103" -> "1000111"  [label="DDG: off_pitch"];
"1000111" -> "1000157"  [label="DDG: off_pitch"];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000100"  [label="CFG: "];
"1000113" -> "1000112"  [label="CFG: "];
}
