--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout0" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1524 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.167ns.
--------------------------------------------------------------------------------

Paths for end point vgaOut/blank (SLICE_X9Y16.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.266 - 0.269)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X9Y16.D1       net (fanout=4)        1.871   vgaOut/vcounter<8>
    SLICE_X9Y16.DMUX     Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X9Y16.C4       net (fanout=1)        0.296   N19
    SLICE_X9Y16.C        Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X9Y16.SR       net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X9Y16.CLK      Tsrck                 0.422   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.402ns logic, 2.636ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.266 - 0.268)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X9Y16.D5       net (fanout=53)       1.540   vgaOut/vcounter<5>
    SLICE_X9Y16.DMUX     Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X9Y16.C4       net (fanout=1)        0.296   N19
    SLICE_X9Y16.C        Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X9Y16.SR       net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X9Y16.CLK      Tsrck                 0.422   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (1.402ns logic, 2.305ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_7 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.266 - 0.268)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_7 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_7
    SLICE_X9Y16.D3       net (fanout=4)        1.521   vgaOut/vcounter<7>
    SLICE_X9Y16.DMUX     Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X9Y16.C4       net (fanout=1)        0.296   N19
    SLICE_X9Y16.C        Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X9Y16.SR       net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X9Y16.CLK      Tsrck                 0.422   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.402ns logic, 2.286ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_9 (SLICE_X12Y30.CIN), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X12Y25.C1      net (fanout=4)        0.956   vgaOut/vcounter<8>
    SLICE_X12Y25.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X12Y25.A2      net (fanout=5)        0.609   N23
    SLICE_X12Y25.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y28.B2      net (fanout=6)        0.803   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y28.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.644ns logic, 2.374ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X12Y25.C1      net (fanout=4)        0.956   vgaOut/vcounter<8>
    SLICE_X12Y25.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X12Y25.A2      net (fanout=5)        0.609   N23
    SLICE_X12Y25.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y29.D2      net (fanout=6)        0.978   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y29.COUT    Topcyd                0.260   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.453ns logic, 2.546ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X12Y25.C1      net (fanout=4)        0.956   vgaOut/vcounter<8>
    SLICE_X12Y25.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X12Y25.A2      net (fanout=5)        0.609   N23
    SLICE_X12Y25.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y29.B3      net (fanout=6)        0.858   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y29.COUT    Topcyb                0.375   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<5>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.568ns logic, 2.426ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_6 (SLICE_X12Y29.CIN), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X12Y25.C1      net (fanout=4)        0.956   vgaOut/vcounter<8>
    SLICE_X12Y25.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X12Y25.A2      net (fanout=5)        0.609   N23
    SLICE_X12Y25.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y28.B2      net (fanout=6)        0.803   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y28.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CLK     Tcinck                0.341   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.580ns logic, 2.371ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_7 (FF)
  Destination:          vgaOut/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_7 to vgaOut/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_7
    SLICE_X12Y25.C2      net (fanout=4)        0.802   vgaOut/vcounter<7>
    SLICE_X12Y25.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X12Y25.A2      net (fanout=5)        0.609   N23
    SLICE_X12Y25.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y28.B2      net (fanout=6)        0.803   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y28.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CLK     Tcinck                0.341   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.580ns logic, 2.217ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X12Y25.C4      net (fanout=53)       0.778   vgaOut/vcounter<5>
    SLICE_X12Y25.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X12Y25.A2      net (fanout=5)        0.609   N23
    SLICE_X12Y25.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y28.B2      net (fanout=6)        0.803   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y28.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y29.CLK     Tcinck                0.341   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (1.580ns logic, 2.193ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_8 (SLICE_X4Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.200   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X4Y16.A6       net (fanout=7)        0.043   vgaOut/hcounter<8>
    SLICE_X4Y16.CLK      Tah         (-Th)    -0.238   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.438ns logic, 0.043ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_3 (SLICE_X12Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/vcounter_3 (FF)
  Destination:          vgaOut/vcounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/vcounter_3 to vgaOut/vcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.200   vgaOut/vcounter<3>
                                                       vgaOut/vcounter_3
    SLICE_X12Y28.D6      net (fanout=63)       0.059   vgaOut/vcounter<3>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.237   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<3>
                                                       vgaOut/Mcount_vcounter_cy<3>
                                                       vgaOut/vcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.437ns logic, 0.059ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_9 (SLICE_X4Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.200   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X4Y16.A6       net (fanout=7)        0.043   vgaOut/hcounter<8>
    SLICE_X4Y16.CLK      Tah         (-Th)    -0.261   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.461ns logic, 0.043ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout1_buf/I0
  Logical resource: CLK_24MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.075ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaOut/hcounter<3>/CLK
  Logical resource: vgaOut/hcounter_0/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout1" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 
nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1332 paths analyzed, 244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.825ns.
--------------------------------------------------------------------------------

Paths for end point segs/currentVal_0 (SLICE_X19Y33.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_4 (FF)
  Destination:          segs/currentVal_0 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.767ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.397 - 1.506)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_4 to segs/currentVal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.391   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_4
    SLICE_X19Y33.A3      net (fanout=15)       1.054   imgbuf/num_lines<4>
    SLICE_X19Y33.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT11
                                                       segs/currentVal_0
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.713ns logic, 1.054ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_1 (SLICE_X19Y33.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_5 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.108ns (1.397 - 1.505)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_5 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AMUX    Tshcko                0.461   imgbuf/num_lines<14>
                                                       imgbuf/num_lines_5
    SLICE_X19Y33.B1      net (fanout=9)        0.833   imgbuf/num_lines<5>
    SLICE_X19Y33.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT21
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.783ns logic, 0.833ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_3 (SLICE_X19Y33.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.397 - 1.511)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.DQ      Tcko                  0.391   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_3
    SLICE_X19Y33.D1      net (fanout=23)       0.861   imgbuf/num_lines<3>
    SLICE_X19Y33.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT41
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.713ns logic, 0.861ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_4 (SLICE_X28Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_4 (FF)
  Destination:          clks/fifo_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_4 to clks/fifo_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.DQ      Tcko                  0.200   clks/fifo_count<4>
                                                       clks/fifo_count_4
    SLICE_X28Y17.D6      net (fanout=2)        0.023   clks/fifo_count<4>
    SLICE_X28Y17.CLK     Tah         (-Th)    -0.190   clks/fifo_count<4>
                                                       clks/Result<4>21
                                                       clks/fifo_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_3 (SLICE_X28Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_3 (FF)
  Destination:          clks/fifo_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_3 to clks/fifo_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.CQ      Tcko                  0.200   clks/fifo_count<4>
                                                       clks/fifo_count_3
    SLICE_X28Y17.C5      net (fanout=3)        0.072   clks/fifo_count<3>
    SLICE_X28Y17.CLK     Tah         (-Th)    -0.190   clks/fifo_count<4>
                                                       clks/Result<3>21
                                                       clks/fifo_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.390ns logic, 0.072ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_15 (SLICE_X32Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/seg_count_15 (FF)
  Destination:          clks/seg_count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/seg_count_15 to clks/seg_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.DQ      Tcko                  0.200   clks/seg_count<15>
                                                       clks/seg_count_15
    SLICE_X32Y16.D6      net (fanout=3)        0.030   clks/seg_count<15>
    SLICE_X32Y16.CLK     Tah         (-Th)    -0.237   clks/seg_count<15>
                                                       clks/seg_count<15>_rt
                                                       clks/Mcount_seg_count_xor<15>
                                                       clks/seg_count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.437ns logic, 0.030ns route)
                                                       (93.6% logic, 6.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_24MHz/clkout1
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------
Slack: 40.263ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK1
  Logical resource: clkfwd0/CK1
  Location pin: OLOGIC_X0Y32.CLK1
  Clock network: clk_24MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout2" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 20.00 to 200 nS  
 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144703 paths analyzed, 10922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.251ns.
--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_572_RAMA (SLICE_X22Y2.CE), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     189.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_5 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMA (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_5 to imgbuf/Mram_pixel_array_572_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.391   imgbuf/pixel<7>
                                                       imgbuf/pixel_5
    SLICE_X17Y35.B1      net (fanout=9)        1.694   imgbuf/pixel<5>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.059ns (1.677ns logic, 8.382ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     189.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_4 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMA (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.431 - 0.453)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_4 to imgbuf/Mram_pixel_array_572_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.DQ      Tcko                  0.447   imgbuf/pixel<4>
                                                       imgbuf/pixel_4
    SLICE_X17Y35.B2      net (fanout=11)       1.629   imgbuf/pixel<4>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.050ns (1.733ns logic, 8.317ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_3 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMA (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.431 - 0.453)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_3 to imgbuf/Mram_pixel_array_572_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   imgbuf/pixel<4>
                                                       imgbuf/pixel_3
    SLICE_X17Y35.B4      net (fanout=11)       1.215   imgbuf/pixel<3>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.636ns (1.733ns logic, 7.903ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_572_RAMB (SLICE_X22Y2.CE), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     189.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_5 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMB (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_5 to imgbuf/Mram_pixel_array_572_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.391   imgbuf/pixel<7>
                                                       imgbuf/pixel_5
    SLICE_X17Y35.B1      net (fanout=9)        1.694   imgbuf/pixel<5>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.059ns (1.677ns logic, 8.382ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     189.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_4 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMB (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.431 - 0.453)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_4 to imgbuf/Mram_pixel_array_572_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.DQ      Tcko                  0.447   imgbuf/pixel<4>
                                                       imgbuf/pixel_4
    SLICE_X17Y35.B2      net (fanout=11)       1.629   imgbuf/pixel<4>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.050ns (1.733ns logic, 8.317ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_3 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMB (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.431 - 0.453)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_3 to imgbuf/Mram_pixel_array_572_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   imgbuf/pixel<4>
                                                       imgbuf/pixel_3
    SLICE_X17Y35.B4      net (fanout=11)       1.215   imgbuf/pixel<3>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.636ns (1.733ns logic, 7.903ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_572_RAMC (SLICE_X22Y2.CE), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     189.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_5 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMC (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.431 - 0.454)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_5 to imgbuf/Mram_pixel_array_572_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.391   imgbuf/pixel<7>
                                                       imgbuf/pixel_5
    SLICE_X17Y35.B1      net (fanout=9)        1.694   imgbuf/pixel<5>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.059ns (1.677ns logic, 8.382ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     189.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_4 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMC (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.431 - 0.453)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_4 to imgbuf/Mram_pixel_array_572_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.DQ      Tcko                  0.447   imgbuf/pixel<4>
                                                       imgbuf/pixel_4
    SLICE_X17Y35.B2      net (fanout=11)       1.629   imgbuf/pixel<4>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.050ns (1.733ns logic, 8.317ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/pixel_3 (FF)
  Destination:          imgbuf/Mram_pixel_array_572_RAMC (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.431 - 0.453)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/pixel_3 to imgbuf/Mram_pixel_array_572_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   imgbuf/pixel<4>
                                                       imgbuf/pixel_3
    SLICE_X17Y35.B4      net (fanout=11)       1.215   imgbuf/pixel<3>
    SLICE_X17Y35.B       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000116
    SLICE_X17Y35.A2      net (fanout=1)        0.765   imgbuf/Mmux_BUS_000115
    SLICE_X17Y35.A       Tilo                  0.259   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X20Y34.C5      net (fanout=8)        0.901   imgbuf/Mmux_BUS_000117
    SLICE_X20Y34.C       Tilo                  0.205   imgbuf/num_lines_1_2
                                                       imgbuf/PWR_21_o_BUS_0001_AND_79_o11
    SLICE_X11Y3.D5       net (fanout=13)       4.128   imgbuf/PWR_21_o_BUS_0001_AND_79_o1
    SLICE_X11Y3.D        Tilo                  0.259   imgbuf/write_ctrl62
                                                       imgbuf/write_ctrl62
    SLICE_X22Y2.CE       net (fanout=3)        0.894   imgbuf/write_ctrl62
    SLICE_X22Y2.CLK      Tceck                 0.304   imgbuf/Mram_pixel_array_572_RAMD_O
                                                       imgbuf/Mram_pixel_array_572_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.636ns (1.733ns logic, 7.903ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout2" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_7 (SLICE_X15Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_7 (FF)
  Destination:          imgbuf/pixel_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_7 to imgbuf/pixel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DQ      Tcko                  0.198   imgbuf/pixel<7>
                                                       imgbuf/pixel_7
    SLICE_X15Y47.D6      net (fanout=8)        0.031   imgbuf/pixel<7>
    SLICE_X15Y47.CLK     Tah         (-Th)    -0.215   imgbuf/pixel<7>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT8
                                                       imgbuf/pixel_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_0 (SLICE_X14Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_0 (FF)
  Destination:          imgbuf/pixel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_0 to imgbuf/pixel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.234   imgbuf/pixel<4>
                                                       imgbuf/pixel_0
    SLICE_X14Y46.A6      net (fanout=10)       0.034   imgbuf/pixel<0>
    SLICE_X14Y46.CLK     Tah         (-Th)    -0.197   imgbuf/pixel<4>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT11
                                                       imgbuf/pixel_0
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.431ns logic, 0.034ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_4 (SLICE_X14Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_4 (FF)
  Destination:          imgbuf/pixel_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_4 to imgbuf/pixel_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.DQ      Tcko                  0.234   imgbuf/pixel<4>
                                                       imgbuf/pixel_4
    SLICE_X14Y46.D6      net (fanout=11)       0.049   imgbuf/pixel<4>
    SLICE_X14Y46.CLK     Tah         (-Th)    -0.197   imgbuf/pixel<4>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT51
                                                       imgbuf/pixel_4
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.431ns logic, 0.049ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout2" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout3_buf/I0
  Logical resource: CLK_24MHz/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkout2
--------------------------------------------------------------------------------
Slack: 198.361ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: FIFO_RCK_OBUF/CLK0
  Logical resource: clkfwd1/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_5MHz
--------------------------------------------------------------------------------
Slack: 198.597ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: FIFO_RCK_OBUF/CLK1
  Logical resource: clkfwd1/CK1
  Location pin: OLOGIC_X0Y34.CLK1
  Clock network: clk_5MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      3.334ns|      2.598ns|            0|            0|            0|       147559|
| CLK_24MHz/clkout0             |     40.000ns|      4.167ns|          N/A|            0|            0|         1524|            0|
| CLK_24MHz/clkout1             |     41.667ns|     10.825ns|          N/A|            0|            0|         1332|            0|
| CLK_24MHz/clkout2             |    200.000ns|     10.251ns|          N/A|            0|            0|       144703|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   10.251|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 147559 paths, 0 nets, and 3729 connections

Design statistics:
   Minimum period:  10.825ns{1}   (Maximum frequency:  92.379MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 03 10:05:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



