<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3804" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3804{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3804{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3804{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3804{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_3804{left:69px;bottom:1061px;}
#t6_3804{left:95px;bottom:1065px;letter-spacing:-0.19px;word-spacing:-1.27px;}
#t7_3804{left:95px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.61px;}
#t8_3804{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_3804{left:121px;bottom:1005px;}
#ta_3804{left:147px;bottom:1007px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tb_3804{left:147px;bottom:982px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3804{left:121px;bottom:956px;}
#td_3804{left:147px;bottom:958px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#te_3804{left:147px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3804{left:69px;bottom:907px;}
#tg_3804{left:95px;bottom:910px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#th_3804{left:69px;bottom:884px;}
#ti_3804{left:95px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tj_3804{left:69px;bottom:861px;}
#tk_3804{left:95px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_3804{left:95px;bottom:848px;letter-spacing:-0.31px;word-spacing:-0.26px;}
#tm_3804{left:69px;bottom:822px;}
#tn_3804{left:95px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3804{left:69px;bottom:799px;}
#tp_3804{left:95px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3804{left:95px;bottom:785px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tr_3804{left:95px;bottom:768px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ts_3804{left:95px;bottom:752px;letter-spacing:-0.11px;}
#tt_3804{left:69px;bottom:725px;}
#tu_3804{left:95px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tv_3804{left:95px;bottom:712px;letter-spacing:-0.17px;word-spacing:-0.55px;}
#tw_3804{left:95px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_3804{left:95px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_3804{left:69px;bottom:610px;letter-spacing:0.16px;}
#tz_3804{left:150px;bottom:610px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t10_3804{left:69px;bottom:551px;letter-spacing:0.13px;}
#t11_3804{left:151px;bottom:551px;letter-spacing:0.15px;word-spacing:0.01px;}
#t12_3804{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3804{left:69px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t14_3804{left:69px;bottom:486px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t15_3804{left:69px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_3804{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3804{left:69px;bottom:435px;letter-spacing:-0.28px;word-spacing:-0.85px;}
#t18_3804{left:218px;bottom:442px;}
#t19_3804{left:232px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1a_3804{left:69px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1b_3804{left:69px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1c_3804{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t1d_3804{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_3804{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_3804{left:542px;bottom:344px;letter-spacing:-0.15px;}
#t1g_3804{left:780px;bottom:344px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1h_3804{left:69px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1i_3804{left:209px;bottom:293px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1j_3804{left:304px;bottom:293px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_3804{left:74px;bottom:273px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1l_3804{left:74px;bottom:250px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1m_3804{left:320px;bottom:250px;letter-spacing:-0.13px;}
#t1n_3804{left:74px;bottom:228px;letter-spacing:-0.15px;}
#t1o_3804{left:320px;bottom:228px;letter-spacing:-0.11px;}
#t1p_3804{left:74px;bottom:205px;letter-spacing:-0.16px;}
#t1q_3804{left:320px;bottom:205px;letter-spacing:-0.14px;}
#t1r_3804{left:74px;bottom:182px;letter-spacing:-0.15px;}
#t1s_3804{left:320px;bottom:182px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_3804{left:74px;bottom:159px;letter-spacing:-0.16px;}
#t1u_3804{left:320px;bottom:159px;letter-spacing:-0.14px;}

.s1_3804{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3804{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3804{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3804{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3804{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3804{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3804{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3804{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_3804{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.sa_3804{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3804{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sc_3804{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3804" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3804Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3804" style="-webkit-user-select: none;"><object width="935" height="1210" data="3804/3804.svg" type="image/svg+xml" id="pdf3804" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3804" class="t s1_3804">20-96 </span><span id="t2_3804" class="t s1_3804">Vol. 3B </span>
<span id="t3_3804" class="t s2_3804">PERFORMANCE MONITORING </span>
<span id="t4_3804" class="t s3_3804">The Off-core Response capability behaves as follows: </span>
<span id="t5_3804" class="t s4_3804">• </span><span id="t6_3804" class="t s3_3804">To specify a complete offcore response filter, software must properly program at least one RequestType and one </span>
<span id="t7_3804" class="t s3_3804">ResponseType. A valid request type must have at least one bit set in the non-reserved bits of 15:0 or 49:44. A </span>
<span id="t8_3804" class="t s3_3804">valid response type must be a non-zero value of one the following expressions: </span>
<span id="t9_3804" class="t s5_3804">• </span><span id="ta_3804" class="t s3_3804">Read requests: </span>
<span id="tb_3804" class="t s3_3804">Any_Response Bit | (‘OR’ of Supplier Info Bits) ‘AND’ ( ‘OR’ of Snoop Info Bits) | Outstanding Bit </span>
<span id="tc_3804" class="t s5_3804">• </span><span id="td_3804" class="t s3_3804">Write requests: </span>
<span id="te_3804" class="t s3_3804">Any_Response Bit | (‘OR’ of Supplier Info Bits) | Outstanding Bit </span>
<span id="tf_3804" class="t s4_3804">• </span><span id="tg_3804" class="t s3_3804">When the ANY_RESPONSE bit in the ResponseType is set, all other response type bits will be ignored. </span>
<span id="th_3804" class="t s4_3804">• </span><span id="ti_3804" class="t s3_3804">True Demand Cacheable Loads include neither L1 Prefetches nor Software Prefetches. </span>
<span id="tj_3804" class="t s4_3804">• </span><span id="tk_3804" class="t s3_3804">Bits 15:0 and Bits 49:44 specifies the request type of a transaction request to the uncore. This is described in </span>
<span id="tl_3804" class="t s3_3804">Table 20-74. </span>
<span id="tm_3804" class="t s4_3804">• </span><span id="tn_3804" class="t s3_3804">Bits 30:16 specifies common supplier information. </span>
<span id="to_3804" class="t s4_3804">• </span><span id="tp_3804" class="t s3_3804">“Outstanding Requests” (bit 63) is only available on MSR_OFFCORE_RSP0; a #GP fault will occur if software </span>
<span id="tq_3804" class="t s3_3804">attempts to write a 1 to this bit in MSR_OFFCORE_RSP1. It is mutually exclusive with any ResponseType. </span>
<span id="tr_3804" class="t s3_3804">Software must guarantee that all other ResponseType bits are set to 0 when the “Outstanding Requests” bit is </span>
<span id="ts_3804" class="t s3_3804">set. </span>
<span id="tt_3804" class="t s4_3804">• </span><span id="tu_3804" class="t s3_3804">“Outstanding Requests” bit 63 can enable measurement of the average latency of a specific type of off-core </span>
<span id="tv_3804" class="t s3_3804">transaction; two programmable counters must be used simultaneously and the RequestType programming for </span>
<span id="tw_3804" class="t s3_3804">MSR_OFFCORE_RSP0 and MSR_OFFCORE_RSP1 must be the same when using this Average Latency feature. </span>
<span id="tx_3804" class="t s3_3804">See Section 20.5.2.3 for further details. </span>
<span id="ty_3804" class="t s6_3804">20.6 </span><span id="tz_3804" class="t s6_3804">PERFORMANCE MONITORING (LEGACY INTEL PROCESSORS) </span>
<span id="t10_3804" class="t s7_3804">20.6.1 </span><span id="t11_3804" class="t s7_3804">Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors) </span>
<span id="t12_3804" class="t s3_3804">In Intel Core Solo and Intel Core Duo processors, non-architectural performance monitoring events are </span>
<span id="t13_3804" class="t s3_3804">programmed using the same facilities (see Figure 20-1) used for architectural performance events. </span>
<span id="t14_3804" class="t s3_3804">Non-architectural performance events use event select values that are model-specific. Event mask (Umask) values </span>
<span id="t15_3804" class="t s3_3804">are also specific to event logic units. Some microarchitectural conditions detectable by a Umask value may have </span>
<span id="t16_3804" class="t s3_3804">specificity related to processor topology (see Section 9.6, “Detecting Hardware Multi-Threading Support and </span>
<span id="t17_3804" class="t s3_3804">Topology,” in the Intel </span>
<span id="t18_3804" class="t s8_3804">® </span>
<span id="t19_3804" class="t s3_3804">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). As a result, the unit </span>
<span id="t1a_3804" class="t s3_3804">mask field (for example, IA32_PERFEVTSELx[bits 15:8]) may contain sub-fields that specify topology information </span>
<span id="t1b_3804" class="t s3_3804">of processor cores. </span>
<span id="t1c_3804" class="t s3_3804">The sub-field layout within the Umask field may support two-bit encoding that qualifies the relationship between a </span>
<span id="t1d_3804" class="t s3_3804">microarchitectural condition and the originating core. This data is shown in Table 20-77. The two-bit encoding for </span>
<span id="t1e_3804" class="t s3_3804">core-specificity is only supported for a subset of Umask values (see: </span><span id="t1f_3804" class="t s9_3804">https://perfmon-events.intel.com/ </span><span id="t1g_3804" class="t s3_3804">) and for </span>
<span id="t1h_3804" class="t s3_3804">Intel Core Duo processors. Such events are referred to as core-specific events. </span>
<span id="t1i_3804" class="t sa_3804">Table 20-77. </span><span id="t1j_3804" class="t sa_3804">Core Specificity Encoding within a Non-Architectural Umask </span>
<span id="t1k_3804" class="t sb_3804">IA32_PERFEVTSELx MSRs </span>
<span id="t1l_3804" class="t sb_3804">Bit 15:14 Encoding </span><span id="t1m_3804" class="t sb_3804">Description </span>
<span id="t1n_3804" class="t sc_3804">11B </span><span id="t1o_3804" class="t sc_3804">All cores </span>
<span id="t1p_3804" class="t sc_3804">10B </span><span id="t1q_3804" class="t sc_3804">Reserved </span>
<span id="t1r_3804" class="t sc_3804">01B </span><span id="t1s_3804" class="t sc_3804">This core </span>
<span id="t1t_3804" class="t sc_3804">00B </span><span id="t1u_3804" class="t sc_3804">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
