\hypertarget{union__hw__i2s__rdrn}{}\section{\+\_\+hw\+\_\+i2s\+\_\+rdrn Union Reference}
\label{union__hw__i2s__rdrn}\index{\+\_\+hw\+\_\+i2s\+\_\+rdrn@{\+\_\+hw\+\_\+i2s\+\_\+rdrn}}


H\+W\+\_\+\+I2\+S\+\_\+\+R\+D\+Rn -\/ S\+AI Receive Data Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rdrn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__rdrn_a0f3832f10f1484aaf1aad8f7a18a4ad6}{}\label{union__hw__i2s__rdrn_a0f3832f10f1484aaf1aad8f7a18a4ad6}

\item 
struct \hyperlink{struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rdrn\+::\+\_\+hw\+\_\+i2s\+\_\+rdrn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__rdrn_a6fe6a80c22fc536dd818f9d22ae69d7d}{}\label{union__hw__i2s__rdrn_a6fe6a80c22fc536dd818f9d22ae69d7d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+R\+D\+Rn -\/ S\+AI Receive Data Register (RO) 

Reset value\+: 0x00000000U

Reading this register introduces one additional peripheral clock wait state on each read. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
