

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12'
================================================================
* Date:           Fri Sep 27 19:12:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  5.298 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  134400009|  134400009|  0.712 sec|  0.712 sec|  134400009|  134400009|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |                                                      |    Latency (cycles)   | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |    min    |    max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12  |  134400007|  134400007|        22|         14|         13|  9600000|       yes|
        +------------------------------------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      446|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      516|      934|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      563|    -|
|Register             |        -|     -|      564|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|     1080|     1943|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U34    |fadd_32ns_32ns_32_4_no_dsp_1    |        0|   0|  168|  338|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U33  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_8ns_6ns_13_1_1_U36              |mul_8ns_6ns_13_1_1              |        0|   0|    0|   40|    0|
    |sparsemux_17_3_32_1_1_U37           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U38           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U39           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U40           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U41           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U42           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  516|  934|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_1098_p2          |         +|   0|  0|  20|          13|          13|
    |add_ln110_fu_1058_p2          |         +|   0|  0|  17|          13|          13|
    |add_ln95_1_fu_831_p2          |         +|   0|  0|  31|          24|           1|
    |add_ln95_fu_846_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln96_1_fu_1146_p2         |         +|   0|  0|  23|          16|           1|
    |add_ln96_fu_892_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln97_fu_1140_p2           |         +|   0|  0|  15|           8|           1|
    |empty_27_fu_978_p2            |         +|   0|  0|  20|          13|          13|
    |empty_28_fu_1014_p2           |         +|   0|  0|  17|          13|          13|
    |empty_26_fu_950_p2            |         -|   0|  0|  17|          13|          13|
    |sub_ln102_fu_1122_p2          |         -|   0|  0|  16|           9|           9|
    |sub_ln110_fu_1052_p2          |         -|   0|  0|  17|          13|          13|
    |and_ln95_fu_878_p2            |       and|   0|  0|   2|           1|           1|
    |ap_condition_1149             |       and|   0|  0|   2|           1|           1|
    |ap_condition_1153             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred600_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred638_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred648_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred658_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred668_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred678_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred688_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred698_state14  |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_1116_p2         |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln102_fu_1128_p2         |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln125_fu_1134_p2         |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln95_fu_825_p2           |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln96_fu_852_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln97_fu_872_p2           |      icmp|   0|  0|  15|           8|           7|
    |or_ln94_fu_898_p2             |        or|   0|  0|   2|           1|           1|
    |select_ln94_fu_904_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln95_1_fu_884_p3       |    select|   0|  0|   8|           1|           8|
    |select_ln95_fu_858_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln96_1_fu_1152_p3      |    select|   0|  0|  16|           1|           1|
    |select_ln96_fu_912_p3         |    select|   0|  0|   8|           1|           8|
    |v10_fu_1343_p3                |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln95_fu_866_p2            |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 446|         244|         184|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         15|    1|         15|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |grp_fu_748_p0                |  20|          4|   32|        128|
    |grp_fu_772_p0                |  37|          7|   32|        224|
    |grp_fu_772_p1                |  31|          6|   32|        192|
    |indvar_flatten20_fu_156      |   9|          2|   16|         32|
    |indvar_flatten35_fu_164      |   9|          2|   24|         48|
    |v2_1_address0                |  26|          5|   13|         65|
    |v2_1_d0                      |  14|          3|   32|         96|
    |v2_2_address0                |  26|          5|   13|         65|
    |v2_2_d0                      |  14|          3|   32|         96|
    |v2_3_address0                |  26|          5|   13|         65|
    |v2_3_d0                      |  14|          3|   32|         96|
    |v2_4_address0                |  26|          5|   13|         65|
    |v2_4_d0                      |  14|          3|   32|         96|
    |v2_5_address0                |  26|          5|   13|         65|
    |v2_5_d0                      |  14|          3|   32|         96|
    |v2_6_address0                |  26|          5|   13|         65|
    |v2_6_d0                      |  14|          3|   32|         96|
    |v2_7_address0                |  26|          5|   13|         65|
    |v2_7_d0                      |  14|          3|   32|         96|
    |v2_address0                  |  26|          5|   13|         65|
    |v2_d0                        |  14|          3|   32|         96|
    |v5_fu_144                    |   9|          2|   32|         64|
    |v6_fu_160                    |   9|          2|    8|         16|
    |v7_fu_152                    |   9|          2|    8|         16|
    |v8_fu_148                    |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 563|        116|  557|       2047|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  14|   0|   14|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_predicate_pred600_state14       |   1|   0|    1|          0|
    |ap_predicate_pred638_state14       |   1|   0|    1|          0|
    |ap_predicate_pred648_state14       |   1|   0|    1|          0|
    |ap_predicate_pred658_state14       |   1|   0|    1|          0|
    |ap_predicate_pred668_state14       |   1|   0|    1|          0|
    |ap_predicate_pred678_state14       |   1|   0|    1|          0|
    |ap_predicate_pred688_state14       |   1|   0|    1|          0|
    |ap_predicate_pred698_state14       |   1|   0|    1|          0|
    |icmp_ln100_reg_1699                |   1|   0|    1|          0|
    |icmp_ln102_reg_1704                |   1|   0|    1|          0|
    |icmp_ln125_reg_1708                |   1|   0|    1|          0|
    |icmp_ln125_reg_1708_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln95_reg_1493                 |   1|   0|    1|          0|
    |indvar_flatten20_fu_156            |  16|   0|   16|          0|
    |indvar_flatten35_fu_164            |  24|   0|   24|          0|
    |p_cast3_reg_1550                   |  13|   0|   64|         51|
    |reg_782                            |  32|   0|   32|          0|
    |reg_788                            |  32|   0|   32|          0|
    |tmp_reg_1832                       |  32|   0|   32|          0|
    |trunc_ln95_reg_1497                |   3|   0|    3|          0|
    |trunc_ln96_reg_1542                |   3|   0|    3|          0|
    |trunc_ln96_reg_1542_pp0_iter1_reg  |   3|   0|    3|          0|
    |trunc_ln97_reg_1654                |   3|   0|    3|          0|
    |v12_reg_1717                       |  32|   0|   32|          0|
    |v14_reg_1722                       |  32|   0|   32|          0|
    |v24_reg_1712                       |  32|   0|   32|          0|
    |v2_1_addr_1_reg_1742               |  13|   0|   13|          0|
    |v2_1_addr_reg_1792                 |  13|   0|   13|          0|
    |v2_2_addr_1_reg_1747               |  13|   0|   13|          0|
    |v2_2_addr_reg_1797                 |  13|   0|   13|          0|
    |v2_3_addr_1_reg_1752               |  13|   0|   13|          0|
    |v2_3_addr_reg_1802                 |  13|   0|   13|          0|
    |v2_4_addr_1_reg_1757               |  13|   0|   13|          0|
    |v2_4_addr_reg_1807                 |  13|   0|   13|          0|
    |v2_5_addr_1_reg_1762               |  13|   0|   13|          0|
    |v2_5_addr_reg_1812                 |  13|   0|   13|          0|
    |v2_6_addr_1_reg_1767               |  13|   0|   13|          0|
    |v2_6_addr_reg_1817                 |  13|   0|   13|          0|
    |v2_7_addr_1_reg_1772               |  13|   0|   13|          0|
    |v2_7_addr_reg_1822                 |  13|   0|   13|          0|
    |v2_addr_1_reg_1737                 |  13|   0|   13|          0|
    |v2_addr_reg_1787                   |  13|   0|   13|          0|
    |v5_fu_144                          |  32|   0|   32|          0|
    |v6_fu_160                          |   8|   0|    8|          0|
    |v7_fu_152                          |   8|   0|    8|          0|
    |v8_fu_148                          |   8|   0|    8|          0|
    |zext_ln110_1_reg_1602              |  13|   0|   64|         51|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 564|   0|  666|        102|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12|  return value|
|v4             |   in|   32|     ap_none|                                                                      v4|        scalar|
|v3             |   in|   32|     ap_none|                                                                      v3|        scalar|
|v0_address0    |  out|   13|   ap_memory|                                                                      v0|         array|
|v0_ce0         |  out|    1|   ap_memory|                                                                      v0|         array|
|v0_q0          |   in|   32|   ap_memory|                                                                      v0|         array|
|v0_address1    |  out|   13|   ap_memory|                                                                      v0|         array|
|v0_ce1         |  out|    1|   ap_memory|                                                                      v0|         array|
|v0_q1          |   in|   32|   ap_memory|                                                                      v0|         array|
|v0_1_address0  |  out|   13|   ap_memory|                                                                    v0_1|         array|
|v0_1_ce0       |  out|    1|   ap_memory|                                                                    v0_1|         array|
|v0_1_q0        |   in|   32|   ap_memory|                                                                    v0_1|         array|
|v0_1_address1  |  out|   13|   ap_memory|                                                                    v0_1|         array|
|v0_1_ce1       |  out|    1|   ap_memory|                                                                    v0_1|         array|
|v0_1_q1        |   in|   32|   ap_memory|                                                                    v0_1|         array|
|v0_2_address0  |  out|   13|   ap_memory|                                                                    v0_2|         array|
|v0_2_ce0       |  out|    1|   ap_memory|                                                                    v0_2|         array|
|v0_2_q0        |   in|   32|   ap_memory|                                                                    v0_2|         array|
|v0_2_address1  |  out|   13|   ap_memory|                                                                    v0_2|         array|
|v0_2_ce1       |  out|    1|   ap_memory|                                                                    v0_2|         array|
|v0_2_q1        |   in|   32|   ap_memory|                                                                    v0_2|         array|
|v0_3_address0  |  out|   13|   ap_memory|                                                                    v0_3|         array|
|v0_3_ce0       |  out|    1|   ap_memory|                                                                    v0_3|         array|
|v0_3_q0        |   in|   32|   ap_memory|                                                                    v0_3|         array|
|v0_3_address1  |  out|   13|   ap_memory|                                                                    v0_3|         array|
|v0_3_ce1       |  out|    1|   ap_memory|                                                                    v0_3|         array|
|v0_3_q1        |   in|   32|   ap_memory|                                                                    v0_3|         array|
|v0_4_address0  |  out|   13|   ap_memory|                                                                    v0_4|         array|
|v0_4_ce0       |  out|    1|   ap_memory|                                                                    v0_4|         array|
|v0_4_q0        |   in|   32|   ap_memory|                                                                    v0_4|         array|
|v0_4_address1  |  out|   13|   ap_memory|                                                                    v0_4|         array|
|v0_4_ce1       |  out|    1|   ap_memory|                                                                    v0_4|         array|
|v0_4_q1        |   in|   32|   ap_memory|                                                                    v0_4|         array|
|v0_5_address0  |  out|   13|   ap_memory|                                                                    v0_5|         array|
|v0_5_ce0       |  out|    1|   ap_memory|                                                                    v0_5|         array|
|v0_5_q0        |   in|   32|   ap_memory|                                                                    v0_5|         array|
|v0_5_address1  |  out|   13|   ap_memory|                                                                    v0_5|         array|
|v0_5_ce1       |  out|    1|   ap_memory|                                                                    v0_5|         array|
|v0_5_q1        |   in|   32|   ap_memory|                                                                    v0_5|         array|
|v0_6_address0  |  out|   13|   ap_memory|                                                                    v0_6|         array|
|v0_6_ce0       |  out|    1|   ap_memory|                                                                    v0_6|         array|
|v0_6_q0        |   in|   32|   ap_memory|                                                                    v0_6|         array|
|v0_6_address1  |  out|   13|   ap_memory|                                                                    v0_6|         array|
|v0_6_ce1       |  out|    1|   ap_memory|                                                                    v0_6|         array|
|v0_6_q1        |   in|   32|   ap_memory|                                                                    v0_6|         array|
|v0_7_address0  |  out|   13|   ap_memory|                                                                    v0_7|         array|
|v0_7_ce0       |  out|    1|   ap_memory|                                                                    v0_7|         array|
|v0_7_q0        |   in|   32|   ap_memory|                                                                    v0_7|         array|
|v0_7_address1  |  out|   13|   ap_memory|                                                                    v0_7|         array|
|v0_7_ce1       |  out|    1|   ap_memory|                                                                    v0_7|         array|
|v0_7_q1        |   in|   32|   ap_memory|                                                                    v0_7|         array|
|v1_address0    |  out|   13|   ap_memory|                                                                      v1|         array|
|v1_ce0         |  out|    1|   ap_memory|                                                                      v1|         array|
|v1_q0          |   in|   32|   ap_memory|                                                                      v1|         array|
|v1_address1    |  out|   13|   ap_memory|                                                                      v1|         array|
|v1_ce1         |  out|    1|   ap_memory|                                                                      v1|         array|
|v1_q1          |   in|   32|   ap_memory|                                                                      v1|         array|
|v1_1_address0  |  out|   13|   ap_memory|                                                                    v1_1|         array|
|v1_1_ce0       |  out|    1|   ap_memory|                                                                    v1_1|         array|
|v1_1_q0        |   in|   32|   ap_memory|                                                                    v1_1|         array|
|v1_1_address1  |  out|   13|   ap_memory|                                                                    v1_1|         array|
|v1_1_ce1       |  out|    1|   ap_memory|                                                                    v1_1|         array|
|v1_1_q1        |   in|   32|   ap_memory|                                                                    v1_1|         array|
|v1_2_address0  |  out|   13|   ap_memory|                                                                    v1_2|         array|
|v1_2_ce0       |  out|    1|   ap_memory|                                                                    v1_2|         array|
|v1_2_q0        |   in|   32|   ap_memory|                                                                    v1_2|         array|
|v1_2_address1  |  out|   13|   ap_memory|                                                                    v1_2|         array|
|v1_2_ce1       |  out|    1|   ap_memory|                                                                    v1_2|         array|
|v1_2_q1        |   in|   32|   ap_memory|                                                                    v1_2|         array|
|v1_3_address0  |  out|   13|   ap_memory|                                                                    v1_3|         array|
|v1_3_ce0       |  out|    1|   ap_memory|                                                                    v1_3|         array|
|v1_3_q0        |   in|   32|   ap_memory|                                                                    v1_3|         array|
|v1_3_address1  |  out|   13|   ap_memory|                                                                    v1_3|         array|
|v1_3_ce1       |  out|    1|   ap_memory|                                                                    v1_3|         array|
|v1_3_q1        |   in|   32|   ap_memory|                                                                    v1_3|         array|
|v1_4_address0  |  out|   13|   ap_memory|                                                                    v1_4|         array|
|v1_4_ce0       |  out|    1|   ap_memory|                                                                    v1_4|         array|
|v1_4_q0        |   in|   32|   ap_memory|                                                                    v1_4|         array|
|v1_4_address1  |  out|   13|   ap_memory|                                                                    v1_4|         array|
|v1_4_ce1       |  out|    1|   ap_memory|                                                                    v1_4|         array|
|v1_4_q1        |   in|   32|   ap_memory|                                                                    v1_4|         array|
|v1_5_address0  |  out|   13|   ap_memory|                                                                    v1_5|         array|
|v1_5_ce0       |  out|    1|   ap_memory|                                                                    v1_5|         array|
|v1_5_q0        |   in|   32|   ap_memory|                                                                    v1_5|         array|
|v1_5_address1  |  out|   13|   ap_memory|                                                                    v1_5|         array|
|v1_5_ce1       |  out|    1|   ap_memory|                                                                    v1_5|         array|
|v1_5_q1        |   in|   32|   ap_memory|                                                                    v1_5|         array|
|v1_6_address0  |  out|   13|   ap_memory|                                                                    v1_6|         array|
|v1_6_ce0       |  out|    1|   ap_memory|                                                                    v1_6|         array|
|v1_6_q0        |   in|   32|   ap_memory|                                                                    v1_6|         array|
|v1_6_address1  |  out|   13|   ap_memory|                                                                    v1_6|         array|
|v1_6_ce1       |  out|    1|   ap_memory|                                                                    v1_6|         array|
|v1_6_q1        |   in|   32|   ap_memory|                                                                    v1_6|         array|
|v1_7_address0  |  out|   13|   ap_memory|                                                                    v1_7|         array|
|v1_7_ce0       |  out|    1|   ap_memory|                                                                    v1_7|         array|
|v1_7_q0        |   in|   32|   ap_memory|                                                                    v1_7|         array|
|v1_7_address1  |  out|   13|   ap_memory|                                                                    v1_7|         array|
|v1_7_ce1       |  out|    1|   ap_memory|                                                                    v1_7|         array|
|v1_7_q1        |   in|   32|   ap_memory|                                                                    v1_7|         array|
|v2_address0    |  out|   13|   ap_memory|                                                                      v2|         array|
|v2_ce0         |  out|    1|   ap_memory|                                                                      v2|         array|
|v2_we0         |  out|    1|   ap_memory|                                                                      v2|         array|
|v2_d0          |  out|   32|   ap_memory|                                                                      v2|         array|
|v2_q0          |   in|   32|   ap_memory|                                                                      v2|         array|
|v2_1_address0  |  out|   13|   ap_memory|                                                                    v2_1|         array|
|v2_1_ce0       |  out|    1|   ap_memory|                                                                    v2_1|         array|
|v2_1_we0       |  out|    1|   ap_memory|                                                                    v2_1|         array|
|v2_1_d0        |  out|   32|   ap_memory|                                                                    v2_1|         array|
|v2_1_q0        |   in|   32|   ap_memory|                                                                    v2_1|         array|
|v2_2_address0  |  out|   13|   ap_memory|                                                                    v2_2|         array|
|v2_2_ce0       |  out|    1|   ap_memory|                                                                    v2_2|         array|
|v2_2_we0       |  out|    1|   ap_memory|                                                                    v2_2|         array|
|v2_2_d0        |  out|   32|   ap_memory|                                                                    v2_2|         array|
|v2_2_q0        |   in|   32|   ap_memory|                                                                    v2_2|         array|
|v2_3_address0  |  out|   13|   ap_memory|                                                                    v2_3|         array|
|v2_3_ce0       |  out|    1|   ap_memory|                                                                    v2_3|         array|
|v2_3_we0       |  out|    1|   ap_memory|                                                                    v2_3|         array|
|v2_3_d0        |  out|   32|   ap_memory|                                                                    v2_3|         array|
|v2_3_q0        |   in|   32|   ap_memory|                                                                    v2_3|         array|
|v2_4_address0  |  out|   13|   ap_memory|                                                                    v2_4|         array|
|v2_4_ce0       |  out|    1|   ap_memory|                                                                    v2_4|         array|
|v2_4_we0       |  out|    1|   ap_memory|                                                                    v2_4|         array|
|v2_4_d0        |  out|   32|   ap_memory|                                                                    v2_4|         array|
|v2_4_q0        |   in|   32|   ap_memory|                                                                    v2_4|         array|
|v2_5_address0  |  out|   13|   ap_memory|                                                                    v2_5|         array|
|v2_5_ce0       |  out|    1|   ap_memory|                                                                    v2_5|         array|
|v2_5_we0       |  out|    1|   ap_memory|                                                                    v2_5|         array|
|v2_5_d0        |  out|   32|   ap_memory|                                                                    v2_5|         array|
|v2_5_q0        |   in|   32|   ap_memory|                                                                    v2_5|         array|
|v2_6_address0  |  out|   13|   ap_memory|                                                                    v2_6|         array|
|v2_6_ce0       |  out|    1|   ap_memory|                                                                    v2_6|         array|
|v2_6_we0       |  out|    1|   ap_memory|                                                                    v2_6|         array|
|v2_6_d0        |  out|   32|   ap_memory|                                                                    v2_6|         array|
|v2_6_q0        |   in|   32|   ap_memory|                                                                    v2_6|         array|
|v2_7_address0  |  out|   13|   ap_memory|                                                                    v2_7|         array|
|v2_7_ce0       |  out|    1|   ap_memory|                                                                    v2_7|         array|
|v2_7_we0       |  out|    1|   ap_memory|                                                                    v2_7|         array|
|v2_7_d0        |  out|   32|   ap_memory|                                                                    v2_7|         array|
|v2_7_q0        |   in|   32|   ap_memory|                                                                    v2_7|         array|
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

