// Seed: 3755819994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  [  1  :  1  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout reg id_4;
  inout reg id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = -1;
  logic [-1 'h0 : -1] id_7 = id_3, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_5,
      id_5
  );
  wor id_11 = -1;
  always begin : LABEL_0
    id_4 = id_4 & id_10;
    id_3 <= id_9[1'b0];
  end
endmodule
