# multi-cycle-RISC-processor
This project develops a RISC multi-cycle processor using the Verilog hardware description language and the active-HDL software tool. It implements five stages processor's architecture.
