<profile>

<section name = "Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'" level="0">
<item name = "Date">Thu Jan  5 05:21:23 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">AAHLS_Final_Project_deploy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.194 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">322, 322, 3.220 us, 3.220 us, 322, 322, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_40_5">320, 320, 2, 1, 1, 320, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2384, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 545, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln40_fu_200_p2">+, 0, 0, 14, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln40_fu_194_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="shl_ln42_1_fu_248_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="shl_ln42_2_fu_318_p2">shl, 0, 0, 182, 4, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="i_fu_110">9, 2, 9, 18</column>
<column name="test_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="test_data_d_we0">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_392">9, 0, 9, 0</column>
<column name="i_fu_110">9, 0, 9, 0</column>
<column name="shl_ln42_1_reg_401">512, 0, 512, 0</column>
<column name="valDataCtrl_dest_V_fu_86">1, 0, 1, 0</column>
<column name="valDataCtrl_id_V_fu_90">1, 0, 1, 0</column>
<column name="valDataCtrl_keep_V_fu_106">4, 0, 4, 0</column>
<column name="valDataCtrl_last_V_fu_94">1, 0, 1, 0</column>
<column name="valDataCtrl_strb_V_fu_102">4, 0, 4, 0</column>
<column name="valDataCtrl_user_V_fu_98">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_40_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_40_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_40_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_40_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_40_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_40_5, return value</column>
<column name="test_data_TVALID">in, 1, axis, test_data_V_data_V, pointer</column>
<column name="test_data_TDATA">in, 32, axis, test_data_V_data_V, pointer</column>
<column name="test_data_TREADY">out, 1, axis, test_data_V_dest_V, pointer</column>
<column name="test_data_TDEST">in, 1, axis, test_data_V_dest_V, pointer</column>
<column name="test_data_TKEEP">in, 4, axis, test_data_V_keep_V, pointer</column>
<column name="test_data_TSTRB">in, 4, axis, test_data_V_strb_V, pointer</column>
<column name="test_data_TUSER">in, 1, axis, test_data_V_user_V, pointer</column>
<column name="test_data_TLAST">in, 1, axis, test_data_V_last_V, pointer</column>
<column name="test_data_TID">in, 1, axis, test_data_V_id_V, pointer</column>
<column name="test_data_d_address0">out, 5, ap_memory, test_data_d, array</column>
<column name="test_data_d_ce0">out, 1, ap_memory, test_data_d, array</column>
<column name="test_data_d_we0">out, 64, ap_memory, test_data_d, array</column>
<column name="test_data_d_d0">out, 512, ap_memory, test_data_d, array</column>
<column name="tmp_keep_V_out">out, 4, ap_vld, tmp_keep_V_out, pointer</column>
<column name="tmp_keep_V_out_ap_vld">out, 1, ap_vld, tmp_keep_V_out, pointer</column>
<column name="tmp_strb_V_out">out, 4, ap_vld, tmp_strb_V_out, pointer</column>
<column name="tmp_strb_V_out_ap_vld">out, 1, ap_vld, tmp_strb_V_out, pointer</column>
<column name="tmp_user_V_out">out, 1, ap_vld, tmp_user_V_out, pointer</column>
<column name="tmp_user_V_out_ap_vld">out, 1, ap_vld, tmp_user_V_out, pointer</column>
<column name="tmp_last_V_out">out, 1, ap_vld, tmp_last_V_out, pointer</column>
<column name="tmp_last_V_out_ap_vld">out, 1, ap_vld, tmp_last_V_out, pointer</column>
<column name="tmp_id_V_out">out, 1, ap_vld, tmp_id_V_out, pointer</column>
<column name="tmp_id_V_out_ap_vld">out, 1, ap_vld, tmp_id_V_out, pointer</column>
<column name="tmp_dest_V_out">out, 1, ap_vld, tmp_dest_V_out, pointer</column>
<column name="tmp_dest_V_out_ap_vld">out, 1, ap_vld, tmp_dest_V_out, pointer</column>
</table>
</item>
</section>
</profile>
