// Seed: 2078420253
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_8;
  always
    if (-1) id_9 = -1'h0;
    else id_9 <= 1;
  wire id_10, id_11;
  wire   id_12;
  string id_13 = "";
  wire   id_14;
  wire   id_15;
  parameter id_16 = 1'd0;
endmodule
module module_1 (
    input  logic id_0,
    output wand  id_1,
    id_3
);
  bit id_4;
  id_5 :
  assert property (@(1 or posedge id_0) id_3) id_1 = -1;
  tri id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4
  );
  always begin : LABEL_0
    id_5 <= id_3 - 1'b0 && id_6;
  end
  always {id_5} <= id_4;
  wor id_7, id_8, id_9;
  integer id_10 = id_9;
  wire id_11;
  parameter id_12 = -1;
endmodule
