/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* USB */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 1
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 1
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 1
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 1
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x04
.set USB_ep_1__INTC_NUMBER, 2
.set USB_ep_1__INTC_PRIOR_NUM, 1
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_2__INTC_MASK, 0x08
.set USB_ep_2__INTC_NUMBER, 3
.set USB_ep_2__INTC_PRIOR_NUM, 1
.set USB_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USB_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USB_Vbus_ps_sts_sts_reg__0__MASK, 0x01
.set USB_Vbus_ps_sts_sts_reg__0__POS, 0
.set USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set USB_Vbus_ps_sts_sts_reg__MASK, 0x01
.set USB_Vbus_ps_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set USB_Vbus_ps_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set USB_Vbus_ps_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set USB_Vbus_ps_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* SS_1 */
.set SS_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SS_1__0__MASK, 0x02
.set SS_1__0__PC, CYREG_PRT3_PC1
.set SS_1__0__PORT, 3
.set SS_1__0__SHIFT, 1
.set SS_1__AG, CYREG_PRT3_AG
.set SS_1__AMUX, CYREG_PRT3_AMUX
.set SS_1__BIE, CYREG_PRT3_BIE
.set SS_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS_1__BYP, CYREG_PRT3_BYP
.set SS_1__CTL, CYREG_PRT3_CTL
.set SS_1__DM0, CYREG_PRT3_DM0
.set SS_1__DM1, CYREG_PRT3_DM1
.set SS_1__DM2, CYREG_PRT3_DM2
.set SS_1__DR, CYREG_PRT3_DR
.set SS_1__INP_DIS, CYREG_PRT3_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT3_LCD_EN
.set SS_1__MASK, 0x02
.set SS_1__PORT, 3
.set SS_1__PRT, CYREG_PRT3_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS_1__PS, CYREG_PRT3_PS
.set SS_1__SHIFT, 1
.set SS_1__SLW, CYREG_PRT3_SLW

/* SS_2 */
.set SS_2__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set SS_2__0__MASK, 0x08
.set SS_2__0__PC, CYREG_PRT5_PC3
.set SS_2__0__PORT, 5
.set SS_2__0__SHIFT, 3
.set SS_2__AG, CYREG_PRT5_AG
.set SS_2__AMUX, CYREG_PRT5_AMUX
.set SS_2__BIE, CYREG_PRT5_BIE
.set SS_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SS_2__BYP, CYREG_PRT5_BYP
.set SS_2__CTL, CYREG_PRT5_CTL
.set SS_2__DM0, CYREG_PRT5_DM0
.set SS_2__DM1, CYREG_PRT5_DM1
.set SS_2__DM2, CYREG_PRT5_DM2
.set SS_2__DR, CYREG_PRT5_DR
.set SS_2__INP_DIS, CYREG_PRT5_INP_DIS
.set SS_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SS_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SS_2__LCD_EN, CYREG_PRT5_LCD_EN
.set SS_2__MASK, 0x08
.set SS_2__PORT, 5
.set SS_2__PRT, CYREG_PRT5_PRT
.set SS_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SS_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SS_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SS_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SS_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SS_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SS_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SS_2__PS, CYREG_PRT5_PS
.set SS_2__SHIFT, 3
.set SS_2__SLW, CYREG_PRT5_SLW

/* SS_3 */
.set SS_3__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SS_3__0__MASK, 0x20
.set SS_3__0__PC, CYREG_PRT3_PC5
.set SS_3__0__PORT, 3
.set SS_3__0__SHIFT, 5
.set SS_3__AG, CYREG_PRT3_AG
.set SS_3__AMUX, CYREG_PRT3_AMUX
.set SS_3__BIE, CYREG_PRT3_BIE
.set SS_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS_3__BYP, CYREG_PRT3_BYP
.set SS_3__CTL, CYREG_PRT3_CTL
.set SS_3__DM0, CYREG_PRT3_DM0
.set SS_3__DM1, CYREG_PRT3_DM1
.set SS_3__DM2, CYREG_PRT3_DM2
.set SS_3__DR, CYREG_PRT3_DR
.set SS_3__INP_DIS, CYREG_PRT3_INP_DIS
.set SS_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS_3__LCD_EN, CYREG_PRT3_LCD_EN
.set SS_3__MASK, 0x20
.set SS_3__PORT, 3
.set SS_3__PRT, CYREG_PRT3_PRT
.set SS_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS_3__PS, CYREG_PRT3_PS
.set SS_3__SHIFT, 5
.set SS_3__SLW, CYREG_PRT3_SLW

/* oct1 */
.set oct1__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set oct1__0__MASK, 0x20
.set oct1__0__PC, CYREG_PRT5_PC5
.set oct1__0__PORT, 5
.set oct1__0__SHIFT, 5
.set oct1__AG, CYREG_PRT5_AG
.set oct1__AMUX, CYREG_PRT5_AMUX
.set oct1__BIE, CYREG_PRT5_BIE
.set oct1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set oct1__BYP, CYREG_PRT5_BYP
.set oct1__CTL, CYREG_PRT5_CTL
.set oct1__DM0, CYREG_PRT5_DM0
.set oct1__DM1, CYREG_PRT5_DM1
.set oct1__DM2, CYREG_PRT5_DM2
.set oct1__DR, CYREG_PRT5_DR
.set oct1__INP_DIS, CYREG_PRT5_INP_DIS
.set oct1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set oct1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set oct1__LCD_EN, CYREG_PRT5_LCD_EN
.set oct1__MASK, 0x20
.set oct1__PORT, 5
.set oct1__PRT, CYREG_PRT5_PRT
.set oct1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set oct1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set oct1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set oct1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set oct1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set oct1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set oct1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set oct1__PS, CYREG_PRT5_PS
.set oct1__SHIFT, 5
.set oct1__SLW, CYREG_PRT5_SLW

/* oct2 */
.set oct2__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set oct2__0__MASK, 0x10
.set oct2__0__PC, CYREG_PRT5_PC4
.set oct2__0__PORT, 5
.set oct2__0__SHIFT, 4
.set oct2__AG, CYREG_PRT5_AG
.set oct2__AMUX, CYREG_PRT5_AMUX
.set oct2__BIE, CYREG_PRT5_BIE
.set oct2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set oct2__BYP, CYREG_PRT5_BYP
.set oct2__CTL, CYREG_PRT5_CTL
.set oct2__DM0, CYREG_PRT5_DM0
.set oct2__DM1, CYREG_PRT5_DM1
.set oct2__DM2, CYREG_PRT5_DM2
.set oct2__DR, CYREG_PRT5_DR
.set oct2__INP_DIS, CYREG_PRT5_INP_DIS
.set oct2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set oct2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set oct2__LCD_EN, CYREG_PRT5_LCD_EN
.set oct2__MASK, 0x10
.set oct2__PORT, 5
.set oct2__PRT, CYREG_PRT5_PRT
.set oct2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set oct2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set oct2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set oct2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set oct2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set oct2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set oct2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set oct2__PS, CYREG_PRT5_PS
.set oct2__SHIFT, 4
.set oct2__SLW, CYREG_PRT5_SLW

/* oct3 */
.set oct3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set oct3__0__MASK, 0x80
.set oct3__0__PC, CYREG_PRT1_PC7
.set oct3__0__PORT, 1
.set oct3__0__SHIFT, 7
.set oct3__AG, CYREG_PRT1_AG
.set oct3__AMUX, CYREG_PRT1_AMUX
.set oct3__BIE, CYREG_PRT1_BIE
.set oct3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set oct3__BYP, CYREG_PRT1_BYP
.set oct3__CTL, CYREG_PRT1_CTL
.set oct3__DM0, CYREG_PRT1_DM0
.set oct3__DM1, CYREG_PRT1_DM1
.set oct3__DM2, CYREG_PRT1_DM2
.set oct3__DR, CYREG_PRT1_DR
.set oct3__INP_DIS, CYREG_PRT1_INP_DIS
.set oct3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set oct3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set oct3__LCD_EN, CYREG_PRT1_LCD_EN
.set oct3__MASK, 0x80
.set oct3__PORT, 1
.set oct3__PRT, CYREG_PRT1_PRT
.set oct3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set oct3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set oct3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set oct3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set oct3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set oct3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set oct3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set oct3__PS, CYREG_PRT1_PS
.set oct3__SHIFT, 7
.set oct3__SLW, CYREG_PRT1_SLW

/* oct4 */
.set oct4__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set oct4__0__MASK, 0x40
.set oct4__0__PC, CYREG_PRT1_PC6
.set oct4__0__PORT, 1
.set oct4__0__SHIFT, 6
.set oct4__AG, CYREG_PRT1_AG
.set oct4__AMUX, CYREG_PRT1_AMUX
.set oct4__BIE, CYREG_PRT1_BIE
.set oct4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set oct4__BYP, CYREG_PRT1_BYP
.set oct4__CTL, CYREG_PRT1_CTL
.set oct4__DM0, CYREG_PRT1_DM0
.set oct4__DM1, CYREG_PRT1_DM1
.set oct4__DM2, CYREG_PRT1_DM2
.set oct4__DR, CYREG_PRT1_DR
.set oct4__INP_DIS, CYREG_PRT1_INP_DIS
.set oct4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set oct4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set oct4__LCD_EN, CYREG_PRT1_LCD_EN
.set oct4__MASK, 0x40
.set oct4__PORT, 1
.set oct4__PRT, CYREG_PRT1_PRT
.set oct4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set oct4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set oct4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set oct4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set oct4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set oct4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set oct4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set oct4__PS, CYREG_PRT1_PS
.set oct4__SHIFT, 6
.set oct4__SLW, CYREG_PRT1_SLW

/* DMA_1 */
.set DMA_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_1__DRQ_NUMBER, 0
.set DMA_1__NUMBEROF_TDS, 0
.set DMA_1__PRIORITY, 2
.set DMA_1__TERMIN_EN, 1
.set DMA_1__TERMIN_SEL, 11
.set DMA_1__TERMOUT0_EN, 0
.set DMA_1__TERMOUT0_SEL, 0
.set DMA_1__TERMOUT1_EN, 0
.set DMA_1__TERMOUT1_SEL, 0

/* DMA_2 */
.set DMA_2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_2__DRQ_NUMBER, 1
.set DMA_2__NUMBEROF_TDS, 0
.set DMA_2__PRIORITY, 2
.set DMA_2__TERMIN_EN, 1
.set DMA_2__TERMIN_SEL, 10
.set DMA_2__TERMOUT0_EN, 1
.set DMA_2__TERMOUT0_SEL, 1
.set DMA_2__TERMOUT1_EN, 0
.set DMA_2__TERMOUT1_SEL, 0

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set SCL_1__0__MASK, 0x08
.set SCL_1__0__PC, CYREG_IO_PC_PRT15_PC3
.set SCL_1__0__PORT, 15
.set SCL_1__0__SHIFT, 3
.set SCL_1__AG, CYREG_PRT15_AG
.set SCL_1__AMUX, CYREG_PRT15_AMUX
.set SCL_1__BIE, CYREG_PRT15_BIE
.set SCL_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SCL_1__BYP, CYREG_PRT15_BYP
.set SCL_1__CTL, CYREG_PRT15_CTL
.set SCL_1__DM0, CYREG_PRT15_DM0
.set SCL_1__DM1, CYREG_PRT15_DM1
.set SCL_1__DM2, CYREG_PRT15_DM2
.set SCL_1__DR, CYREG_PRT15_DR
.set SCL_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SCL_1__MASK, 0x08
.set SCL_1__PORT, 15
.set SCL_1__PRT, CYREG_PRT15_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SCL_1__PS, CYREG_PRT15_PS
.set SCL_1__SHIFT, 3
.set SCL_1__SLW, CYREG_PRT15_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set SDA_1__0__MASK, 0x04
.set SDA_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set SDA_1__0__PORT, 15
.set SDA_1__0__SHIFT, 2
.set SDA_1__AG, CYREG_PRT15_AG
.set SDA_1__AMUX, CYREG_PRT15_AMUX
.set SDA_1__BIE, CYREG_PRT15_BIE
.set SDA_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SDA_1__BYP, CYREG_PRT15_BYP
.set SDA_1__CTL, CYREG_PRT15_CTL
.set SDA_1__DM0, CYREG_PRT15_DM0
.set SDA_1__DM1, CYREG_PRT15_DM1
.set SDA_1__DM2, CYREG_PRT15_DM2
.set SDA_1__DR, CYREG_PRT15_DR
.set SDA_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SDA_1__MASK, 0x04
.set SDA_1__PORT, 15
.set SDA_1__PRT, CYREG_PRT15_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SDA_1__PS, CYREG_PRT15_PS
.set SDA_1__SHIFT, 2
.set SDA_1__SLW, CYREG_PRT15_SLW

/* joy_x */
.set joy_x__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set joy_x__0__MASK, 0x04
.set joy_x__0__PC, CYREG_PRT0_PC2
.set joy_x__0__PORT, 0
.set joy_x__0__SHIFT, 2
.set joy_x__AG, CYREG_PRT0_AG
.set joy_x__AMUX, CYREG_PRT0_AMUX
.set joy_x__BIE, CYREG_PRT0_BIE
.set joy_x__BIT_MASK, CYREG_PRT0_BIT_MASK
.set joy_x__BYP, CYREG_PRT0_BYP
.set joy_x__CTL, CYREG_PRT0_CTL
.set joy_x__DM0, CYREG_PRT0_DM0
.set joy_x__DM1, CYREG_PRT0_DM1
.set joy_x__DM2, CYREG_PRT0_DM2
.set joy_x__DR, CYREG_PRT0_DR
.set joy_x__INP_DIS, CYREG_PRT0_INP_DIS
.set joy_x__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set joy_x__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set joy_x__LCD_EN, CYREG_PRT0_LCD_EN
.set joy_x__MASK, 0x04
.set joy_x__PORT, 0
.set joy_x__PRT, CYREG_PRT0_PRT
.set joy_x__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set joy_x__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set joy_x__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set joy_x__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set joy_x__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set joy_x__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set joy_x__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set joy_x__PS, CYREG_PRT0_PS
.set joy_x__SHIFT, 2
.set joy_x__SLW, CYREG_PRT0_SLW

/* joy_y */
.set joy_y__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set joy_y__0__MASK, 0x08
.set joy_y__0__PC, CYREG_PRT0_PC3
.set joy_y__0__PORT, 0
.set joy_y__0__SHIFT, 3
.set joy_y__AG, CYREG_PRT0_AG
.set joy_y__AMUX, CYREG_PRT0_AMUX
.set joy_y__BIE, CYREG_PRT0_BIE
.set joy_y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set joy_y__BYP, CYREG_PRT0_BYP
.set joy_y__CTL, CYREG_PRT0_CTL
.set joy_y__DM0, CYREG_PRT0_DM0
.set joy_y__DM1, CYREG_PRT0_DM1
.set joy_y__DM2, CYREG_PRT0_DM2
.set joy_y__DR, CYREG_PRT0_DR
.set joy_y__INP_DIS, CYREG_PRT0_INP_DIS
.set joy_y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set joy_y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set joy_y__LCD_EN, CYREG_PRT0_LCD_EN
.set joy_y__MASK, 0x08
.set joy_y__PORT, 0
.set joy_y__PRT, CYREG_PRT0_PRT
.set joy_y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set joy_y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set joy_y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set joy_y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set joy_y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set joy_y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set joy_y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set joy_y__PS, CYREG_PRT0_PS
.set joy_y__SHIFT, 3
.set joy_y__SLW, CYREG_PRT0_SLW

/* knob1 */
.set knob1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set knob1__0__MASK, 0x01
.set knob1__0__PC, CYREG_PRT0_PC0
.set knob1__0__PORT, 0
.set knob1__0__SHIFT, 0
.set knob1__AG, CYREG_PRT0_AG
.set knob1__AMUX, CYREG_PRT0_AMUX
.set knob1__BIE, CYREG_PRT0_BIE
.set knob1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set knob1__BYP, CYREG_PRT0_BYP
.set knob1__CTL, CYREG_PRT0_CTL
.set knob1__DM0, CYREG_PRT0_DM0
.set knob1__DM1, CYREG_PRT0_DM1
.set knob1__DM2, CYREG_PRT0_DM2
.set knob1__DR, CYREG_PRT0_DR
.set knob1__INP_DIS, CYREG_PRT0_INP_DIS
.set knob1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set knob1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set knob1__LCD_EN, CYREG_PRT0_LCD_EN
.set knob1__MASK, 0x01
.set knob1__PORT, 0
.set knob1__PRT, CYREG_PRT0_PRT
.set knob1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set knob1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set knob1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set knob1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set knob1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set knob1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set knob1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set knob1__PS, CYREG_PRT0_PS
.set knob1__SHIFT, 0
.set knob1__SLW, CYREG_PRT0_SLW

/* knob2 */
.set knob2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set knob2__0__MASK, 0x02
.set knob2__0__PC, CYREG_PRT0_PC1
.set knob2__0__PORT, 0
.set knob2__0__SHIFT, 1
.set knob2__AG, CYREG_PRT0_AG
.set knob2__AMUX, CYREG_PRT0_AMUX
.set knob2__BIE, CYREG_PRT0_BIE
.set knob2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set knob2__BYP, CYREG_PRT0_BYP
.set knob2__CTL, CYREG_PRT0_CTL
.set knob2__DM0, CYREG_PRT0_DM0
.set knob2__DM1, CYREG_PRT0_DM1
.set knob2__DM2, CYREG_PRT0_DM2
.set knob2__DR, CYREG_PRT0_DR
.set knob2__INP_DIS, CYREG_PRT0_INP_DIS
.set knob2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set knob2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set knob2__LCD_EN, CYREG_PRT0_LCD_EN
.set knob2__MASK, 0x02
.set knob2__PORT, 0
.set knob2__PRT, CYREG_PRT0_PRT
.set knob2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set knob2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set knob2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set knob2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set knob2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set knob2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set knob2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set knob2__PS, CYREG_PRT0_PS
.set knob2__SHIFT, 1
.set knob2__SLW, CYREG_PRT0_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set MISO_1__0__MASK, 0x01
.set MISO_1__0__PC, CYREG_IO_PC_PRT15_PC0
.set MISO_1__0__PORT, 15
.set MISO_1__0__SHIFT, 0
.set MISO_1__AG, CYREG_PRT15_AG
.set MISO_1__AMUX, CYREG_PRT15_AMUX
.set MISO_1__BIE, CYREG_PRT15_BIE
.set MISO_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MISO_1__BYP, CYREG_PRT15_BYP
.set MISO_1__CTL, CYREG_PRT15_CTL
.set MISO_1__DM0, CYREG_PRT15_DM0
.set MISO_1__DM1, CYREG_PRT15_DM1
.set MISO_1__DM2, CYREG_PRT15_DM2
.set MISO_1__DR, CYREG_PRT15_DR
.set MISO_1__INP_DIS, CYREG_PRT15_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT15_LCD_EN
.set MISO_1__MASK, 0x01
.set MISO_1__PORT, 15
.set MISO_1__PRT, CYREG_PRT15_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MISO_1__PS, CYREG_PRT15_PS
.set MISO_1__SHIFT, 0
.set MISO_1__SLW, CYREG_PRT15_SLW

/* MISO_2 */
.set MISO_2__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set MISO_2__0__MASK, 0x01
.set MISO_2__0__PC, CYREG_PRT5_PC0
.set MISO_2__0__PORT, 5
.set MISO_2__0__SHIFT, 0
.set MISO_2__AG, CYREG_PRT5_AG
.set MISO_2__AMUX, CYREG_PRT5_AMUX
.set MISO_2__BIE, CYREG_PRT5_BIE
.set MISO_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MISO_2__BYP, CYREG_PRT5_BYP
.set MISO_2__CTL, CYREG_PRT5_CTL
.set MISO_2__DM0, CYREG_PRT5_DM0
.set MISO_2__DM1, CYREG_PRT5_DM1
.set MISO_2__DM2, CYREG_PRT5_DM2
.set MISO_2__DR, CYREG_PRT5_DR
.set MISO_2__INP_DIS, CYREG_PRT5_INP_DIS
.set MISO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MISO_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MISO_2__LCD_EN, CYREG_PRT5_LCD_EN
.set MISO_2__MASK, 0x01
.set MISO_2__PORT, 5
.set MISO_2__PRT, CYREG_PRT5_PRT
.set MISO_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MISO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MISO_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MISO_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MISO_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MISO_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MISO_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MISO_2__PS, CYREG_PRT5_PS
.set MISO_2__SHIFT, 0
.set MISO_2__SLW, CYREG_PRT5_SLW

/* MISO_3 */
.set MISO_3__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set MISO_3__0__MASK, 0x04
.set MISO_3__0__PC, CYREG_PRT3_PC2
.set MISO_3__0__PORT, 3
.set MISO_3__0__SHIFT, 2
.set MISO_3__AG, CYREG_PRT3_AG
.set MISO_3__AMUX, CYREG_PRT3_AMUX
.set MISO_3__BIE, CYREG_PRT3_BIE
.set MISO_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MISO_3__BYP, CYREG_PRT3_BYP
.set MISO_3__CTL, CYREG_PRT3_CTL
.set MISO_3__DM0, CYREG_PRT3_DM0
.set MISO_3__DM1, CYREG_PRT3_DM1
.set MISO_3__DM2, CYREG_PRT3_DM2
.set MISO_3__DR, CYREG_PRT3_DR
.set MISO_3__INP_DIS, CYREG_PRT3_INP_DIS
.set MISO_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MISO_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MISO_3__LCD_EN, CYREG_PRT3_LCD_EN
.set MISO_3__MASK, 0x04
.set MISO_3__PORT, 3
.set MISO_3__PRT, CYREG_PRT3_PRT
.set MISO_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MISO_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MISO_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MISO_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MISO_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MISO_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MISO_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MISO_3__PS, CYREG_PRT3_PS
.set MISO_3__SHIFT, 2
.set MISO_3__SLW, CYREG_PRT3_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set MOSI_1__0__MASK, 0x02
.set MOSI_1__0__PC, CYREG_IO_PC_PRT15_PC1
.set MOSI_1__0__PORT, 15
.set MOSI_1__0__SHIFT, 1
.set MOSI_1__AG, CYREG_PRT15_AG
.set MOSI_1__AMUX, CYREG_PRT15_AMUX
.set MOSI_1__BIE, CYREG_PRT15_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT15_BYP
.set MOSI_1__CTL, CYREG_PRT15_CTL
.set MOSI_1__DM0, CYREG_PRT15_DM0
.set MOSI_1__DM1, CYREG_PRT15_DM1
.set MOSI_1__DM2, CYREG_PRT15_DM2
.set MOSI_1__DR, CYREG_PRT15_DR
.set MOSI_1__INP_DIS, CYREG_PRT15_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT15_LCD_EN
.set MOSI_1__MASK, 0x02
.set MOSI_1__PORT, 15
.set MOSI_1__PRT, CYREG_PRT15_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT15_PS
.set MOSI_1__SHIFT, 1
.set MOSI_1__SLW, CYREG_PRT15_SLW

/* MOSI_2 */
.set MOSI_2__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set MOSI_2__0__MASK, 0x02
.set MOSI_2__0__PC, CYREG_PRT5_PC1
.set MOSI_2__0__PORT, 5
.set MOSI_2__0__SHIFT, 1
.set MOSI_2__AG, CYREG_PRT5_AG
.set MOSI_2__AMUX, CYREG_PRT5_AMUX
.set MOSI_2__BIE, CYREG_PRT5_BIE
.set MOSI_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MOSI_2__BYP, CYREG_PRT5_BYP
.set MOSI_2__CTL, CYREG_PRT5_CTL
.set MOSI_2__DM0, CYREG_PRT5_DM0
.set MOSI_2__DM1, CYREG_PRT5_DM1
.set MOSI_2__DM2, CYREG_PRT5_DM2
.set MOSI_2__DR, CYREG_PRT5_DR
.set MOSI_2__INP_DIS, CYREG_PRT5_INP_DIS
.set MOSI_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MOSI_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MOSI_2__LCD_EN, CYREG_PRT5_LCD_EN
.set MOSI_2__MASK, 0x02
.set MOSI_2__PORT, 5
.set MOSI_2__PRT, CYREG_PRT5_PRT
.set MOSI_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MOSI_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MOSI_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MOSI_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MOSI_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MOSI_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MOSI_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MOSI_2__PS, CYREG_PRT5_PS
.set MOSI_2__SHIFT, 1
.set MOSI_2__SLW, CYREG_PRT5_SLW

/* MOSI_3 */
.set MOSI_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set MOSI_3__0__MASK, 0x08
.set MOSI_3__0__PC, CYREG_PRT3_PC3
.set MOSI_3__0__PORT, 3
.set MOSI_3__0__SHIFT, 3
.set MOSI_3__AG, CYREG_PRT3_AG
.set MOSI_3__AMUX, CYREG_PRT3_AMUX
.set MOSI_3__BIE, CYREG_PRT3_BIE
.set MOSI_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSI_3__BYP, CYREG_PRT3_BYP
.set MOSI_3__CTL, CYREG_PRT3_CTL
.set MOSI_3__DM0, CYREG_PRT3_DM0
.set MOSI_3__DM1, CYREG_PRT3_DM1
.set MOSI_3__DM2, CYREG_PRT3_DM2
.set MOSI_3__DR, CYREG_PRT3_DR
.set MOSI_3__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSI_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSI_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSI_3__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSI_3__MASK, 0x08
.set MOSI_3__PORT, 3
.set MOSI_3__PRT, CYREG_PRT3_PRT
.set MOSI_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSI_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSI_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSI_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSI_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSI_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSI_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSI_3__PS, CYREG_PRT3_PS
.set MOSI_3__SHIFT, 3
.set MOSI_3__SLW, CYREG_PRT3_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set SCLK_1__0__MASK, 0x01
.set SCLK_1__0__PC, CYREG_PRT3_PC0
.set SCLK_1__0__PORT, 3
.set SCLK_1__0__SHIFT, 0
.set SCLK_1__AG, CYREG_PRT3_AG
.set SCLK_1__AMUX, CYREG_PRT3_AMUX
.set SCLK_1__BIE, CYREG_PRT3_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT3_BYP
.set SCLK_1__CTL, CYREG_PRT3_CTL
.set SCLK_1__DM0, CYREG_PRT3_DM0
.set SCLK_1__DM1, CYREG_PRT3_DM1
.set SCLK_1__DM2, CYREG_PRT3_DM2
.set SCLK_1__DR, CYREG_PRT3_DR
.set SCLK_1__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK_1__MASK, 0x01
.set SCLK_1__PORT, 3
.set SCLK_1__PRT, CYREG_PRT3_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT3_PS
.set SCLK_1__SHIFT, 0
.set SCLK_1__SLW, CYREG_PRT3_SLW

/* SCLK_2 */
.set SCLK_2__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set SCLK_2__0__MASK, 0x04
.set SCLK_2__0__PC, CYREG_PRT5_PC2
.set SCLK_2__0__PORT, 5
.set SCLK_2__0__SHIFT, 2
.set SCLK_2__AG, CYREG_PRT5_AG
.set SCLK_2__AMUX, CYREG_PRT5_AMUX
.set SCLK_2__BIE, CYREG_PRT5_BIE
.set SCLK_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SCLK_2__BYP, CYREG_PRT5_BYP
.set SCLK_2__CTL, CYREG_PRT5_CTL
.set SCLK_2__DM0, CYREG_PRT5_DM0
.set SCLK_2__DM1, CYREG_PRT5_DM1
.set SCLK_2__DM2, CYREG_PRT5_DM2
.set SCLK_2__DR, CYREG_PRT5_DR
.set SCLK_2__INP_DIS, CYREG_PRT5_INP_DIS
.set SCLK_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SCLK_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SCLK_2__LCD_EN, CYREG_PRT5_LCD_EN
.set SCLK_2__MASK, 0x04
.set SCLK_2__PORT, 5
.set SCLK_2__PRT, CYREG_PRT5_PRT
.set SCLK_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SCLK_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SCLK_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SCLK_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SCLK_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SCLK_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SCLK_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SCLK_2__PS, CYREG_PRT5_PS
.set SCLK_2__SHIFT, 2
.set SCLK_2__SLW, CYREG_PRT5_SLW

/* SCLK_3 */
.set SCLK_3__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SCLK_3__0__MASK, 0x10
.set SCLK_3__0__PC, CYREG_PRT3_PC4
.set SCLK_3__0__PORT, 3
.set SCLK_3__0__SHIFT, 4
.set SCLK_3__AG, CYREG_PRT3_AG
.set SCLK_3__AMUX, CYREG_PRT3_AMUX
.set SCLK_3__BIE, CYREG_PRT3_BIE
.set SCLK_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK_3__BYP, CYREG_PRT3_BYP
.set SCLK_3__CTL, CYREG_PRT3_CTL
.set SCLK_3__DM0, CYREG_PRT3_DM0
.set SCLK_3__DM1, CYREG_PRT3_DM1
.set SCLK_3__DM2, CYREG_PRT3_DM2
.set SCLK_3__DR, CYREG_PRT3_DR
.set SCLK_3__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK_3__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK_3__MASK, 0x10
.set SCLK_3__PORT, 3
.set SCLK_3__PRT, CYREG_PRT3_PRT
.set SCLK_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK_3__PS, CYREG_PRT3_PS
.set SCLK_3__SHIFT, 4
.set SCLK_3__SLW, CYREG_PRT3_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB12_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB15_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB15_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x00
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x01
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x01

/* SPIS_1 */
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIS_1_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIS_1_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIS_1_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB07_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB07_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB07_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB07_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB07_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB07_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIS_1_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIS_1_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIS_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIS_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIS_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIS_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_1_IntClock__INDEX, 0x03
.set SPIS_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_1_IntClock__PM_ACT_MSK, 0x08
.set SPIS_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_1_IntClock__PM_STBY_MSK, 0x08

/* SPIS_2 */
.set SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_2_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_2_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_2_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_2_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SPIS_2_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_2_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set SPIS_2_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_2_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIS_2_BSPIS_BitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIS_2_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_2_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIS_2_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_2_BSPIS_RxStsReg__3__POS, 3
.set SPIS_2_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_2_BSPIS_RxStsReg__4__POS, 4
.set SPIS_2_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_2_BSPIS_RxStsReg__5__POS, 5
.set SPIS_2_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_2_BSPIS_RxStsReg__6__POS, 6
.set SPIS_2_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_2_BSPIS_RxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIS_2_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIS_2_BSPIS_RxStsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIS_2_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set SPIS_2_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B1_UDB11_A0
.set SPIS_2_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B1_UDB11_A1
.set SPIS_2_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set SPIS_2_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B1_UDB11_D0
.set SPIS_2_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B1_UDB11_D1
.set SPIS_2_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIS_2_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set SPIS_2_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B1_UDB11_F0
.set SPIS_2_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B1_UDB11_F1
.set SPIS_2_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_2_BSPIS_TxStsReg__0__POS, 0
.set SPIS_2_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_2_BSPIS_TxStsReg__1__POS, 1
.set SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPIS_2_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_2_BSPIS_TxStsReg__2__POS, 2
.set SPIS_2_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_2_BSPIS_TxStsReg__6__POS, 6
.set SPIS_2_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_2_BSPIS_TxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set SPIS_2_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIS_2_BSPIS_TxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set SPIS_2_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIS_2_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIS_2_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIS_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_2_IntClock__INDEX, 0x02
.set SPIS_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_2_IntClock__PM_ACT_MSK, 0x04
.set SPIS_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_2_IntClock__PM_STBY_MSK, 0x04

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* button1 */
.set button1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set button1__0__MASK, 0x04
.set button1__0__PC, CYREG_PRT1_PC2
.set button1__0__PORT, 1
.set button1__0__SHIFT, 2
.set button1__AG, CYREG_PRT1_AG
.set button1__AMUX, CYREG_PRT1_AMUX
.set button1__BIE, CYREG_PRT1_BIE
.set button1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set button1__BYP, CYREG_PRT1_BYP
.set button1__CTL, CYREG_PRT1_CTL
.set button1__DM0, CYREG_PRT1_DM0
.set button1__DM1, CYREG_PRT1_DM1
.set button1__DM2, CYREG_PRT1_DM2
.set button1__DR, CYREG_PRT1_DR
.set button1__INP_DIS, CYREG_PRT1_INP_DIS
.set button1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set button1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set button1__LCD_EN, CYREG_PRT1_LCD_EN
.set button1__MASK, 0x04
.set button1__PORT, 1
.set button1__PRT, CYREG_PRT1_PRT
.set button1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set button1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set button1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set button1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set button1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set button1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set button1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set button1__PS, CYREG_PRT1_PS
.set button1__SHIFT, 2
.set button1__SLW, CYREG_PRT1_SLW

/* button2 */
.set button2__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set button2__0__MASK, 0x08
.set button2__0__PC, CYREG_PRT1_PC3
.set button2__0__PORT, 1
.set button2__0__SHIFT, 3
.set button2__AG, CYREG_PRT1_AG
.set button2__AMUX, CYREG_PRT1_AMUX
.set button2__BIE, CYREG_PRT1_BIE
.set button2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set button2__BYP, CYREG_PRT1_BYP
.set button2__CTL, CYREG_PRT1_CTL
.set button2__DM0, CYREG_PRT1_DM0
.set button2__DM1, CYREG_PRT1_DM1
.set button2__DM2, CYREG_PRT1_DM2
.set button2__DR, CYREG_PRT1_DR
.set button2__INP_DIS, CYREG_PRT1_INP_DIS
.set button2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set button2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set button2__LCD_EN, CYREG_PRT1_LCD_EN
.set button2__MASK, 0x08
.set button2__PORT, 1
.set button2__PRT, CYREG_PRT1_PRT
.set button2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set button2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set button2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set button2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set button2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set button2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set button2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set button2__PS, CYREG_PRT1_PS
.set button2__SHIFT, 3
.set button2__SLW, CYREG_PRT1_SLW

/* button3 */
.set button3__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set button3__0__MASK, 0x10
.set button3__0__PC, CYREG_PRT1_PC4
.set button3__0__PORT, 1
.set button3__0__SHIFT, 4
.set button3__AG, CYREG_PRT1_AG
.set button3__AMUX, CYREG_PRT1_AMUX
.set button3__BIE, CYREG_PRT1_BIE
.set button3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set button3__BYP, CYREG_PRT1_BYP
.set button3__CTL, CYREG_PRT1_CTL
.set button3__DM0, CYREG_PRT1_DM0
.set button3__DM1, CYREG_PRT1_DM1
.set button3__DM2, CYREG_PRT1_DM2
.set button3__DR, CYREG_PRT1_DR
.set button3__INP_DIS, CYREG_PRT1_INP_DIS
.set button3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set button3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set button3__LCD_EN, CYREG_PRT1_LCD_EN
.set button3__MASK, 0x10
.set button3__PORT, 1
.set button3__PRT, CYREG_PRT1_PRT
.set button3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set button3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set button3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set button3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set button3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set button3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set button3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set button3__PS, CYREG_PRT1_PS
.set button3__SHIFT, 4
.set button3__SLW, CYREG_PRT1_SLW

/* button4 */
.set button4__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set button4__0__MASK, 0x20
.set button4__0__PC, CYREG_PRT1_PC5
.set button4__0__PORT, 1
.set button4__0__SHIFT, 5
.set button4__AG, CYREG_PRT1_AG
.set button4__AMUX, CYREG_PRT1_AMUX
.set button4__BIE, CYREG_PRT1_BIE
.set button4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set button4__BYP, CYREG_PRT1_BYP
.set button4__CTL, CYREG_PRT1_CTL
.set button4__DM0, CYREG_PRT1_DM0
.set button4__DM1, CYREG_PRT1_DM1
.set button4__DM2, CYREG_PRT1_DM2
.set button4__DR, CYREG_PRT1_DR
.set button4__INP_DIS, CYREG_PRT1_INP_DIS
.set button4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set button4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set button4__LCD_EN, CYREG_PRT1_LCD_EN
.set button4__MASK, 0x20
.set button4__PORT, 1
.set button4__PRT, CYREG_PRT1_PRT
.set button4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set button4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set button4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set button4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set button4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set button4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set button4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set button4__PS, CYREG_PRT1_PS
.set button4__SHIFT, 5
.set button4__SLW, CYREG_PRT1_SLW

/* quad1_a */
.set quad1_a__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set quad1_a__0__MASK, 0x08
.set quad1_a__0__PC, CYREG_PRT4_PC3
.set quad1_a__0__PORT, 4
.set quad1_a__0__SHIFT, 3
.set quad1_a__AG, CYREG_PRT4_AG
.set quad1_a__AMUX, CYREG_PRT4_AMUX
.set quad1_a__BIE, CYREG_PRT4_BIE
.set quad1_a__BIT_MASK, CYREG_PRT4_BIT_MASK
.set quad1_a__BYP, CYREG_PRT4_BYP
.set quad1_a__CTL, CYREG_PRT4_CTL
.set quad1_a__DM0, CYREG_PRT4_DM0
.set quad1_a__DM1, CYREG_PRT4_DM1
.set quad1_a__DM2, CYREG_PRT4_DM2
.set quad1_a__DR, CYREG_PRT4_DR
.set quad1_a__INP_DIS, CYREG_PRT4_INP_DIS
.set quad1_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set quad1_a__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set quad1_a__LCD_EN, CYREG_PRT4_LCD_EN
.set quad1_a__MASK, 0x08
.set quad1_a__PORT, 4
.set quad1_a__PRT, CYREG_PRT4_PRT
.set quad1_a__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set quad1_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set quad1_a__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set quad1_a__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set quad1_a__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set quad1_a__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set quad1_a__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set quad1_a__PS, CYREG_PRT4_PS
.set quad1_a__SHIFT, 3
.set quad1_a__SLW, CYREG_PRT4_SLW

/* quad1_b */
.set quad1_b__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set quad1_b__0__MASK, 0x04
.set quad1_b__0__PC, CYREG_PRT4_PC2
.set quad1_b__0__PORT, 4
.set quad1_b__0__SHIFT, 2
.set quad1_b__AG, CYREG_PRT4_AG
.set quad1_b__AMUX, CYREG_PRT4_AMUX
.set quad1_b__BIE, CYREG_PRT4_BIE
.set quad1_b__BIT_MASK, CYREG_PRT4_BIT_MASK
.set quad1_b__BYP, CYREG_PRT4_BYP
.set quad1_b__CTL, CYREG_PRT4_CTL
.set quad1_b__DM0, CYREG_PRT4_DM0
.set quad1_b__DM1, CYREG_PRT4_DM1
.set quad1_b__DM2, CYREG_PRT4_DM2
.set quad1_b__DR, CYREG_PRT4_DR
.set quad1_b__INP_DIS, CYREG_PRT4_INP_DIS
.set quad1_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set quad1_b__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set quad1_b__LCD_EN, CYREG_PRT4_LCD_EN
.set quad1_b__MASK, 0x04
.set quad1_b__PORT, 4
.set quad1_b__PRT, CYREG_PRT4_PRT
.set quad1_b__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set quad1_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set quad1_b__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set quad1_b__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set quad1_b__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set quad1_b__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set quad1_b__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set quad1_b__PS, CYREG_PRT4_PS
.set quad1_b__SHIFT, 2
.set quad1_b__SLW, CYREG_PRT4_SLW

/* vBusPin */
.set vBusPin__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set vBusPin__0__MASK, 0x20
.set vBusPin__0__PC, CYREG_PRT0_PC5
.set vBusPin__0__PORT, 0
.set vBusPin__0__SHIFT, 5
.set vBusPin__AG, CYREG_PRT0_AG
.set vBusPin__AMUX, CYREG_PRT0_AMUX
.set vBusPin__BIE, CYREG_PRT0_BIE
.set vBusPin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set vBusPin__BYP, CYREG_PRT0_BYP
.set vBusPin__CTL, CYREG_PRT0_CTL
.set vBusPin__DM0, CYREG_PRT0_DM0
.set vBusPin__DM1, CYREG_PRT0_DM1
.set vBusPin__DM2, CYREG_PRT0_DM2
.set vBusPin__DR, CYREG_PRT0_DR
.set vBusPin__INP_DIS, CYREG_PRT0_INP_DIS
.set vBusPin__INTSTAT, CYREG_PICU0_INTSTAT
.set vBusPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set vBusPin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set vBusPin__LCD_EN, CYREG_PRT0_LCD_EN
.set vBusPin__MASK, 0x20
.set vBusPin__PORT, 0
.set vBusPin__PRT, CYREG_PRT0_PRT
.set vBusPin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set vBusPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set vBusPin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set vBusPin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set vBusPin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set vBusPin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set vBusPin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set vBusPin__PS, CYREG_PRT0_PS
.set vBusPin__SHIFT, 5
.set vBusPin__SLW, CYREG_PRT0_SLW
.set vBusPin__SNAP, CYREG_PICU0_SNAP

/* LED_TEST */
.set LED_TEST__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set LED_TEST__0__MASK, 0x40
.set LED_TEST__0__PC, CYREG_PRT5_PC6
.set LED_TEST__0__PORT, 5
.set LED_TEST__0__SHIFT, 6
.set LED_TEST__AG, CYREG_PRT5_AG
.set LED_TEST__AMUX, CYREG_PRT5_AMUX
.set LED_TEST__BIE, CYREG_PRT5_BIE
.set LED_TEST__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_TEST__BYP, CYREG_PRT5_BYP
.set LED_TEST__CTL, CYREG_PRT5_CTL
.set LED_TEST__DM0, CYREG_PRT5_DM0
.set LED_TEST__DM1, CYREG_PRT5_DM1
.set LED_TEST__DM2, CYREG_PRT5_DM2
.set LED_TEST__DR, CYREG_PRT5_DR
.set LED_TEST__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_TEST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED_TEST__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_TEST__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_TEST__MASK, 0x40
.set LED_TEST__PORT, 5
.set LED_TEST__PRT, CYREG_PRT5_PRT
.set LED_TEST__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_TEST__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_TEST__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_TEST__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_TEST__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_TEST__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_TEST__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_TEST__PS, CYREG_PRT5_PS
.set LED_TEST__SHIFT, 6
.set LED_TEST__SLW, CYREG_PRT5_SLW

/* LED_red1 */
.set LED_red1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set LED_red1__0__MASK, 0x08
.set LED_red1__0__PC, CYREG_PRT12_PC3
.set LED_red1__0__PORT, 12
.set LED_red1__0__SHIFT, 3
.set LED_red1__AG, CYREG_PRT12_AG
.set LED_red1__BIE, CYREG_PRT12_BIE
.set LED_red1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_red1__BYP, CYREG_PRT12_BYP
.set LED_red1__DM0, CYREG_PRT12_DM0
.set LED_red1__DM1, CYREG_PRT12_DM1
.set LED_red1__DM2, CYREG_PRT12_DM2
.set LED_red1__DR, CYREG_PRT12_DR
.set LED_red1__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_red1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_red1__MASK, 0x08
.set LED_red1__PORT, 12
.set LED_red1__PRT, CYREG_PRT12_PRT
.set LED_red1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_red1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_red1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_red1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_red1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_red1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_red1__PS, CYREG_PRT12_PS
.set LED_red1__SHIFT, 3
.set LED_red1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_red1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_red1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_red1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_red1__SLW, CYREG_PRT12_SLW

/* LED_red2 */
.set LED_red2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set LED_red2__0__MASK, 0x40
.set LED_red2__0__PC, CYREG_PRT3_PC6
.set LED_red2__0__PORT, 3
.set LED_red2__0__SHIFT, 6
.set LED_red2__AG, CYREG_PRT3_AG
.set LED_red2__AMUX, CYREG_PRT3_AMUX
.set LED_red2__BIE, CYREG_PRT3_BIE
.set LED_red2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED_red2__BYP, CYREG_PRT3_BYP
.set LED_red2__CTL, CYREG_PRT3_CTL
.set LED_red2__DM0, CYREG_PRT3_DM0
.set LED_red2__DM1, CYREG_PRT3_DM1
.set LED_red2__DM2, CYREG_PRT3_DM2
.set LED_red2__DR, CYREG_PRT3_DR
.set LED_red2__INP_DIS, CYREG_PRT3_INP_DIS
.set LED_red2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED_red2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED_red2__LCD_EN, CYREG_PRT3_LCD_EN
.set LED_red2__MASK, 0x40
.set LED_red2__PORT, 3
.set LED_red2__PRT, CYREG_PRT3_PRT
.set LED_red2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED_red2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED_red2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED_red2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED_red2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED_red2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED_red2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED_red2__PS, CYREG_PRT3_PS
.set LED_red2__SHIFT, 6
.set LED_red2__SLW, CYREG_PRT3_SLW

/* testpin1 */
.set testpin1__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set testpin1__0__MASK, 0x10
.set testpin1__0__PC, CYREG_PRT6_PC4
.set testpin1__0__PORT, 6
.set testpin1__0__SHIFT, 4
.set testpin1__AG, CYREG_PRT6_AG
.set testpin1__AMUX, CYREG_PRT6_AMUX
.set testpin1__BIE, CYREG_PRT6_BIE
.set testpin1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set testpin1__BYP, CYREG_PRT6_BYP
.set testpin1__CTL, CYREG_PRT6_CTL
.set testpin1__DM0, CYREG_PRT6_DM0
.set testpin1__DM1, CYREG_PRT6_DM1
.set testpin1__DM2, CYREG_PRT6_DM2
.set testpin1__DR, CYREG_PRT6_DR
.set testpin1__INP_DIS, CYREG_PRT6_INP_DIS
.set testpin1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set testpin1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set testpin1__LCD_EN, CYREG_PRT6_LCD_EN
.set testpin1__MASK, 0x10
.set testpin1__PORT, 6
.set testpin1__PRT, CYREG_PRT6_PRT
.set testpin1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set testpin1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set testpin1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set testpin1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set testpin1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set testpin1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set testpin1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set testpin1__PS, CYREG_PRT6_PS
.set testpin1__SHIFT, 4
.set testpin1__SLW, CYREG_PRT6_SLW

/* testpin2 */
.set testpin2__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set testpin2__0__MASK, 0x20
.set testpin2__0__PC, CYREG_PRT6_PC5
.set testpin2__0__PORT, 6
.set testpin2__0__SHIFT, 5
.set testpin2__AG, CYREG_PRT6_AG
.set testpin2__AMUX, CYREG_PRT6_AMUX
.set testpin2__BIE, CYREG_PRT6_BIE
.set testpin2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set testpin2__BYP, CYREG_PRT6_BYP
.set testpin2__CTL, CYREG_PRT6_CTL
.set testpin2__DM0, CYREG_PRT6_DM0
.set testpin2__DM1, CYREG_PRT6_DM1
.set testpin2__DM2, CYREG_PRT6_DM2
.set testpin2__DR, CYREG_PRT6_DR
.set testpin2__INP_DIS, CYREG_PRT6_INP_DIS
.set testpin2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set testpin2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set testpin2__LCD_EN, CYREG_PRT6_LCD_EN
.set testpin2__MASK, 0x20
.set testpin2__PORT, 6
.set testpin2__PRT, CYREG_PRT6_PRT
.set testpin2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set testpin2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set testpin2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set testpin2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set testpin2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set testpin2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set testpin2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set testpin2__PS, CYREG_PRT6_PS
.set testpin2__SHIFT, 5
.set testpin2__SLW, CYREG_PRT6_SLW

/* testpin3 */
.set testpin3__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set testpin3__0__MASK, 0x40
.set testpin3__0__PC, CYREG_PRT6_PC6
.set testpin3__0__PORT, 6
.set testpin3__0__SHIFT, 6
.set testpin3__AG, CYREG_PRT6_AG
.set testpin3__AMUX, CYREG_PRT6_AMUX
.set testpin3__BIE, CYREG_PRT6_BIE
.set testpin3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set testpin3__BYP, CYREG_PRT6_BYP
.set testpin3__CTL, CYREG_PRT6_CTL
.set testpin3__DM0, CYREG_PRT6_DM0
.set testpin3__DM1, CYREG_PRT6_DM1
.set testpin3__DM2, CYREG_PRT6_DM2
.set testpin3__DR, CYREG_PRT6_DR
.set testpin3__INP_DIS, CYREG_PRT6_INP_DIS
.set testpin3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set testpin3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set testpin3__LCD_EN, CYREG_PRT6_LCD_EN
.set testpin3__MASK, 0x40
.set testpin3__PORT, 6
.set testpin3__PRT, CYREG_PRT6_PRT
.set testpin3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set testpin3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set testpin3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set testpin3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set testpin3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set testpin3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set testpin3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set testpin3__PS, CYREG_PRT6_PS
.set testpin3__SHIFT, 6
.set testpin3__SLW, CYREG_PRT6_SLW

/* testpin4 */
.set testpin4__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set testpin4__0__MASK, 0x80
.set testpin4__0__PC, CYREG_PRT6_PC7
.set testpin4__0__PORT, 6
.set testpin4__0__SHIFT, 7
.set testpin4__AG, CYREG_PRT6_AG
.set testpin4__AMUX, CYREG_PRT6_AMUX
.set testpin4__BIE, CYREG_PRT6_BIE
.set testpin4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set testpin4__BYP, CYREG_PRT6_BYP
.set testpin4__CTL, CYREG_PRT6_CTL
.set testpin4__DM0, CYREG_PRT6_DM0
.set testpin4__DM1, CYREG_PRT6_DM1
.set testpin4__DM2, CYREG_PRT6_DM2
.set testpin4__DR, CYREG_PRT6_DR
.set testpin4__INP_DIS, CYREG_PRT6_INP_DIS
.set testpin4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set testpin4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set testpin4__LCD_EN, CYREG_PRT6_LCD_EN
.set testpin4__MASK, 0x80
.set testpin4__PORT, 6
.set testpin4__PRT, CYREG_PRT6_PRT
.set testpin4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set testpin4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set testpin4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set testpin4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set testpin4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set testpin4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set testpin4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set testpin4__PS, CYREG_PRT6_PS
.set testpin4__SHIFT, 7
.set testpin4__SLW, CYREG_PRT6_SLW

/* testpin5 */
.set testpin5__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set testpin5__0__MASK, 0x10
.set testpin5__0__PC, CYREG_PRT12_PC4
.set testpin5__0__PORT, 12
.set testpin5__0__SHIFT, 4
.set testpin5__AG, CYREG_PRT12_AG
.set testpin5__BIE, CYREG_PRT12_BIE
.set testpin5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set testpin5__BYP, CYREG_PRT12_BYP
.set testpin5__DM0, CYREG_PRT12_DM0
.set testpin5__DM1, CYREG_PRT12_DM1
.set testpin5__DM2, CYREG_PRT12_DM2
.set testpin5__DR, CYREG_PRT12_DR
.set testpin5__INP_DIS, CYREG_PRT12_INP_DIS
.set testpin5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set testpin5__MASK, 0x10
.set testpin5__PORT, 12
.set testpin5__PRT, CYREG_PRT12_PRT
.set testpin5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set testpin5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set testpin5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set testpin5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set testpin5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set testpin5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set testpin5__PS, CYREG_PRT12_PS
.set testpin5__SHIFT, 4
.set testpin5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set testpin5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set testpin5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set testpin5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set testpin5__SLW, CYREG_PRT12_SLW

/* testpin6 */
.set testpin6__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set testpin6__0__MASK, 0x01
.set testpin6__0__PC, CYREG_PRT2_PC0
.set testpin6__0__PORT, 2
.set testpin6__0__SHIFT, 0
.set testpin6__AG, CYREG_PRT2_AG
.set testpin6__AMUX, CYREG_PRT2_AMUX
.set testpin6__BIE, CYREG_PRT2_BIE
.set testpin6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set testpin6__BYP, CYREG_PRT2_BYP
.set testpin6__CTL, CYREG_PRT2_CTL
.set testpin6__DM0, CYREG_PRT2_DM0
.set testpin6__DM1, CYREG_PRT2_DM1
.set testpin6__DM2, CYREG_PRT2_DM2
.set testpin6__DR, CYREG_PRT2_DR
.set testpin6__INP_DIS, CYREG_PRT2_INP_DIS
.set testpin6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set testpin6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set testpin6__LCD_EN, CYREG_PRT2_LCD_EN
.set testpin6__MASK, 0x01
.set testpin6__PORT, 2
.set testpin6__PRT, CYREG_PRT2_PRT
.set testpin6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set testpin6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set testpin6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set testpin6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set testpin6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set testpin6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set testpin6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set testpin6__PS, CYREG_PRT2_PS
.set testpin6__SHIFT, 0
.set testpin6__SLW, CYREG_PRT2_SLW

/* QuadDec_1 */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* Sleep_isr */
.set Sleep_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Sleep_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Sleep_isr__INTC_MASK, 0x01
.set Sleep_isr__INTC_NUMBER, 0
.set Sleep_isr__INTC_PRIOR_NUM, 7
.set Sleep_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Sleep_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Sleep_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_amber1 */
.set LED_amber1__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set LED_amber1__0__MASK, 0x02
.set LED_amber1__0__PC, CYREG_PRT4_PC1
.set LED_amber1__0__PORT, 4
.set LED_amber1__0__SHIFT, 1
.set LED_amber1__AG, CYREG_PRT4_AG
.set LED_amber1__AMUX, CYREG_PRT4_AMUX
.set LED_amber1__BIE, CYREG_PRT4_BIE
.set LED_amber1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_amber1__BYP, CYREG_PRT4_BYP
.set LED_amber1__CTL, CYREG_PRT4_CTL
.set LED_amber1__DM0, CYREG_PRT4_DM0
.set LED_amber1__DM1, CYREG_PRT4_DM1
.set LED_amber1__DM2, CYREG_PRT4_DM2
.set LED_amber1__DR, CYREG_PRT4_DR
.set LED_amber1__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_amber1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_amber1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_amber1__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_amber1__MASK, 0x02
.set LED_amber1__PORT, 4
.set LED_amber1__PRT, CYREG_PRT4_PRT
.set LED_amber1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_amber1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_amber1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_amber1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_amber1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_amber1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_amber1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_amber1__PS, CYREG_PRT4_PS
.set LED_amber1__SHIFT, 1
.set LED_amber1__SLW, CYREG_PRT4_SLW

/* LED_amber2 */
.set LED_amber2__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set LED_amber2__0__MASK, 0x02
.set LED_amber2__0__PC, CYREG_PRT12_PC1
.set LED_amber2__0__PORT, 12
.set LED_amber2__0__SHIFT, 1
.set LED_amber2__AG, CYREG_PRT12_AG
.set LED_amber2__BIE, CYREG_PRT12_BIE
.set LED_amber2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_amber2__BYP, CYREG_PRT12_BYP
.set LED_amber2__DM0, CYREG_PRT12_DM0
.set LED_amber2__DM1, CYREG_PRT12_DM1
.set LED_amber2__DM2, CYREG_PRT12_DM2
.set LED_amber2__DR, CYREG_PRT12_DR
.set LED_amber2__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_amber2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_amber2__MASK, 0x02
.set LED_amber2__PORT, 12
.set LED_amber2__PRT, CYREG_PRT12_PRT
.set LED_amber2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_amber2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_amber2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_amber2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_amber2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_amber2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_amber2__PS, CYREG_PRT12_PS
.set LED_amber2__SHIFT, 1
.set LED_amber2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_amber2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_amber2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_amber2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_amber2__SLW, CYREG_PRT12_SLW

/* LED_amber3 */
.set LED_amber3__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LED_amber3__0__MASK, 0x01
.set LED_amber3__0__PC, CYREG_PRT12_PC0
.set LED_amber3__0__PORT, 12
.set LED_amber3__0__SHIFT, 0
.set LED_amber3__AG, CYREG_PRT12_AG
.set LED_amber3__BIE, CYREG_PRT12_BIE
.set LED_amber3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_amber3__BYP, CYREG_PRT12_BYP
.set LED_amber3__DM0, CYREG_PRT12_DM0
.set LED_amber3__DM1, CYREG_PRT12_DM1
.set LED_amber3__DM2, CYREG_PRT12_DM2
.set LED_amber3__DR, CYREG_PRT12_DR
.set LED_amber3__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_amber3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_amber3__MASK, 0x01
.set LED_amber3__PORT, 12
.set LED_amber3__PRT, CYREG_PRT12_PRT
.set LED_amber3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_amber3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_amber3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_amber3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_amber3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_amber3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_amber3__PS, CYREG_PRT12_PS
.set LED_amber3__SHIFT, 0
.set LED_amber3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_amber3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_amber3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_amber3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_amber3__SLW, CYREG_PRT12_SLW

/* LED_amber4 */
.set LED_amber4__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set LED_amber4__0__MASK, 0x80
.set LED_amber4__0__PC, CYREG_PRT3_PC7
.set LED_amber4__0__PORT, 3
.set LED_amber4__0__SHIFT, 7
.set LED_amber4__AG, CYREG_PRT3_AG
.set LED_amber4__AMUX, CYREG_PRT3_AMUX
.set LED_amber4__BIE, CYREG_PRT3_BIE
.set LED_amber4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED_amber4__BYP, CYREG_PRT3_BYP
.set LED_amber4__CTL, CYREG_PRT3_CTL
.set LED_amber4__DM0, CYREG_PRT3_DM0
.set LED_amber4__DM1, CYREG_PRT3_DM1
.set LED_amber4__DM2, CYREG_PRT3_DM2
.set LED_amber4__DR, CYREG_PRT3_DR
.set LED_amber4__INP_DIS, CYREG_PRT3_INP_DIS
.set LED_amber4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED_amber4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED_amber4__LCD_EN, CYREG_PRT3_LCD_EN
.set LED_amber4__MASK, 0x80
.set LED_amber4__PORT, 3
.set LED_amber4__PRT, CYREG_PRT3_PRT
.set LED_amber4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED_amber4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED_amber4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED_amber4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED_amber4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED_amber4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED_amber4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED_amber4__PS, CYREG_PRT3_PS
.set LED_amber4__SHIFT, 7
.set LED_amber4__SLW, CYREG_PRT3_SLW

/* LED_green1 */
.set LED_green1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set LED_green1__0__MASK, 0x04
.set LED_green1__0__PC, CYREG_PRT12_PC2
.set LED_green1__0__PORT, 12
.set LED_green1__0__SHIFT, 2
.set LED_green1__AG, CYREG_PRT12_AG
.set LED_green1__BIE, CYREG_PRT12_BIE
.set LED_green1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_green1__BYP, CYREG_PRT12_BYP
.set LED_green1__DM0, CYREG_PRT12_DM0
.set LED_green1__DM1, CYREG_PRT12_DM1
.set LED_green1__DM2, CYREG_PRT12_DM2
.set LED_green1__DR, CYREG_PRT12_DR
.set LED_green1__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_green1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_green1__MASK, 0x04
.set LED_green1__PORT, 12
.set LED_green1__PRT, CYREG_PRT12_PRT
.set LED_green1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_green1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_green1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_green1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_green1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_green1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_green1__PS, CYREG_PRT12_PS
.set LED_green1__SHIFT, 2
.set LED_green1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_green1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_green1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_green1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_green1__SLW, CYREG_PRT12_SLW

/* LED_green2 */
.set LED_green2__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set LED_green2__0__MASK, 0x01
.set LED_green2__0__PC, CYREG_PRT4_PC0
.set LED_green2__0__PORT, 4
.set LED_green2__0__SHIFT, 0
.set LED_green2__AG, CYREG_PRT4_AG
.set LED_green2__AMUX, CYREG_PRT4_AMUX
.set LED_green2__BIE, CYREG_PRT4_BIE
.set LED_green2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_green2__BYP, CYREG_PRT4_BYP
.set LED_green2__CTL, CYREG_PRT4_CTL
.set LED_green2__DM0, CYREG_PRT4_DM0
.set LED_green2__DM1, CYREG_PRT4_DM1
.set LED_green2__DM2, CYREG_PRT4_DM2
.set LED_green2__DR, CYREG_PRT4_DR
.set LED_green2__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_green2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_green2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_green2__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_green2__MASK, 0x01
.set LED_green2__PORT, 4
.set LED_green2__PRT, CYREG_PRT4_PRT
.set LED_green2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_green2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_green2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_green2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_green2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_green2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_green2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_green2__PS, CYREG_PRT4_PS
.set LED_green2__SHIFT, 0
.set LED_green2__SLW, CYREG_PRT4_SLW

/* edit_button */
.set edit_button__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set edit_button__0__MASK, 0x08
.set edit_button__0__PC, CYREG_PRT2_PC3
.set edit_button__0__PORT, 2
.set edit_button__0__SHIFT, 3
.set edit_button__AG, CYREG_PRT2_AG
.set edit_button__AMUX, CYREG_PRT2_AMUX
.set edit_button__BIE, CYREG_PRT2_BIE
.set edit_button__BIT_MASK, CYREG_PRT2_BIT_MASK
.set edit_button__BYP, CYREG_PRT2_BYP
.set edit_button__CTL, CYREG_PRT2_CTL
.set edit_button__DM0, CYREG_PRT2_DM0
.set edit_button__DM1, CYREG_PRT2_DM1
.set edit_button__DM2, CYREG_PRT2_DM2
.set edit_button__DR, CYREG_PRT2_DR
.set edit_button__INP_DIS, CYREG_PRT2_INP_DIS
.set edit_button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set edit_button__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set edit_button__LCD_EN, CYREG_PRT2_LCD_EN
.set edit_button__MASK, 0x08
.set edit_button__PORT, 2
.set edit_button__PRT, CYREG_PRT2_PRT
.set edit_button__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set edit_button__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set edit_button__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set edit_button__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set edit_button__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set edit_button__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set edit_button__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set edit_button__PS, CYREG_PRT2_PS
.set edit_button__SHIFT, 3
.set edit_button__SLW, CYREG_PRT2_SLW

/* isr_SPI1_ss */
.set isr_SPI1_ss__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SPI1_ss__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SPI1_ss__INTC_MASK, 0x20
.set isr_SPI1_ss__INTC_NUMBER, 5
.set isr_SPI1_ss__INTC_PRIOR_NUM, 3
.set isr_SPI1_ss__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_SPI1_ss__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SPI1_ss__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_SPI2_ss */
.set isr_SPI2_ss__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SPI2_ss__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SPI2_ss__INTC_MASK, 0x40
.set isr_SPI2_ss__INTC_NUMBER, 6
.set isr_SPI2_ss__INTC_PRIOR_NUM, 2
.set isr_SPI2_ss__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_SPI2_ss__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SPI2_ss__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* my_Vbus_ISR */
.set my_Vbus_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set my_Vbus_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set my_Vbus_ISR__INTC_MASK, 0x10
.set my_Vbus_ISR__INTC_NUMBER, 4
.set my_Vbus_ISR__INTC_PRIOR_NUM, 6
.set my_Vbus_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set my_Vbus_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set my_Vbus_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* enter_button */
.set enter_button__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set enter_button__0__MASK, 0x10
.set enter_button__0__PC, CYREG_PRT2_PC4
.set enter_button__0__PORT, 2
.set enter_button__0__SHIFT, 4
.set enter_button__AG, CYREG_PRT2_AG
.set enter_button__AMUX, CYREG_PRT2_AMUX
.set enter_button__BIE, CYREG_PRT2_BIE
.set enter_button__BIT_MASK, CYREG_PRT2_BIT_MASK
.set enter_button__BYP, CYREG_PRT2_BYP
.set enter_button__CTL, CYREG_PRT2_CTL
.set enter_button__DM0, CYREG_PRT2_DM0
.set enter_button__DM1, CYREG_PRT2_DM1
.set enter_button__DM2, CYREG_PRT2_DM2
.set enter_button__DR, CYREG_PRT2_DR
.set enter_button__INP_DIS, CYREG_PRT2_INP_DIS
.set enter_button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set enter_button__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set enter_button__LCD_EN, CYREG_PRT2_LCD_EN
.set enter_button__MASK, 0x10
.set enter_button__PORT, 2
.set enter_button__PRT, CYREG_PRT2_PRT
.set enter_button__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set enter_button__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set enter_button__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set enter_button__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set enter_button__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set enter_button__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set enter_button__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set enter_button__PS, CYREG_PRT2_PS
.set enter_button__SHIFT, 4
.set enter_button__SLW, CYREG_PRT2_SLW

/* neck1_button */
.set neck1_button__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set neck1_button__0__MASK, 0x02
.set neck1_button__0__PC, CYREG_PRT2_PC1
.set neck1_button__0__PORT, 2
.set neck1_button__0__SHIFT, 1
.set neck1_button__AG, CYREG_PRT2_AG
.set neck1_button__AMUX, CYREG_PRT2_AMUX
.set neck1_button__BIE, CYREG_PRT2_BIE
.set neck1_button__BIT_MASK, CYREG_PRT2_BIT_MASK
.set neck1_button__BYP, CYREG_PRT2_BYP
.set neck1_button__CTL, CYREG_PRT2_CTL
.set neck1_button__DM0, CYREG_PRT2_DM0
.set neck1_button__DM1, CYREG_PRT2_DM1
.set neck1_button__DM2, CYREG_PRT2_DM2
.set neck1_button__DR, CYREG_PRT2_DR
.set neck1_button__INP_DIS, CYREG_PRT2_INP_DIS
.set neck1_button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set neck1_button__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set neck1_button__LCD_EN, CYREG_PRT2_LCD_EN
.set neck1_button__MASK, 0x02
.set neck1_button__PORT, 2
.set neck1_button__PRT, CYREG_PRT2_PRT
.set neck1_button__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set neck1_button__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set neck1_button__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set neck1_button__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set neck1_button__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set neck1_button__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set neck1_button__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set neck1_button__PS, CYREG_PRT2_PS
.set neck1_button__SHIFT, 1
.set neck1_button__SLW, CYREG_PRT2_SLW

/* neck2_button */
.set neck2_button__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set neck2_button__0__MASK, 0x04
.set neck2_button__0__PC, CYREG_PRT2_PC2
.set neck2_button__0__PORT, 2
.set neck2_button__0__SHIFT, 2
.set neck2_button__AG, CYREG_PRT2_AG
.set neck2_button__AMUX, CYREG_PRT2_AMUX
.set neck2_button__BIE, CYREG_PRT2_BIE
.set neck2_button__BIT_MASK, CYREG_PRT2_BIT_MASK
.set neck2_button__BYP, CYREG_PRT2_BYP
.set neck2_button__CTL, CYREG_PRT2_CTL
.set neck2_button__DM0, CYREG_PRT2_DM0
.set neck2_button__DM1, CYREG_PRT2_DM1
.set neck2_button__DM2, CYREG_PRT2_DM2
.set neck2_button__DR, CYREG_PRT2_DR
.set neck2_button__INP_DIS, CYREG_PRT2_INP_DIS
.set neck2_button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set neck2_button__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set neck2_button__LCD_EN, CYREG_PRT2_LCD_EN
.set neck2_button__MASK, 0x04
.set neck2_button__PORT, 2
.set neck2_button__PRT, CYREG_PRT2_PRT
.set neck2_button__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set neck2_button__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set neck2_button__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set neck2_button__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set neck2_button__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set neck2_button__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set neck2_button__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set neck2_button__PS, CYREG_PRT2_PS
.set neck2_button__SHIFT, 2
.set neck2_button__SLW, CYREG_PRT2_SLW

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB13_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB13_ST
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 2
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 3
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x04
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x10
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x10
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_Seq_1_SAR_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_Seq_1_SAR_Bypass__0__MASK, 0x10
.set ADC_SAR_Seq_1_SAR_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_Seq_1_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT, 4
.set ADC_SAR_Seq_1_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Seq_1_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Seq_1_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Seq_1_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Seq_1_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Seq_1_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Seq_1_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Seq_1_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Seq_1_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Seq_1_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Seq_1_SAR_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Seq_1_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Seq_1_SAR_Bypass__MASK, 0x10
.set ADC_SAR_Seq_1_SAR_Bypass__PORT, 0
.set ADC_SAR_Seq_1_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Seq_1_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Seq_1_SAR_Bypass__SHIFT, 4
.set ADC_SAR_Seq_1_SAR_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 3
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 3
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 3
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* encoder_button */
.set encoder_button__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set encoder_button__0__MASK, 0x80
.set encoder_button__0__PC, CYREG_PRT5_PC7
.set encoder_button__0__PORT, 5
.set encoder_button__0__SHIFT, 7
.set encoder_button__AG, CYREG_PRT5_AG
.set encoder_button__AMUX, CYREG_PRT5_AMUX
.set encoder_button__BIE, CYREG_PRT5_BIE
.set encoder_button__BIT_MASK, CYREG_PRT5_BIT_MASK
.set encoder_button__BYP, CYREG_PRT5_BYP
.set encoder_button__CTL, CYREG_PRT5_CTL
.set encoder_button__DM0, CYREG_PRT5_DM0
.set encoder_button__DM1, CYREG_PRT5_DM1
.set encoder_button__DM2, CYREG_PRT5_DM2
.set encoder_button__DR, CYREG_PRT5_DR
.set encoder_button__INP_DIS, CYREG_PRT5_INP_DIS
.set encoder_button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set encoder_button__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set encoder_button__LCD_EN, CYREG_PRT5_LCD_EN
.set encoder_button__MASK, 0x80
.set encoder_button__PORT, 5
.set encoder_button__PRT, CYREG_PRT5_PRT
.set encoder_button__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set encoder_button__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set encoder_button__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set encoder_button__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set encoder_button__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set encoder_button__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set encoder_button__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set encoder_button__PS, CYREG_PRT5_PS
.set encoder_button__SHIFT, 7
.set encoder_button__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 78000000
.set BCLK__BUS_CLK__KHZ, 78000
.set BCLK__BUS_CLK__MHZ, 78
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008062
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0xf00
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
