/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_7z[4] ? celloutsig_0_7z[1] : celloutsig_0_5z[0]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[1] | celloutsig_1_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_6z | celloutsig_0_11z) & (celloutsig_0_6z | 1'h1));
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= { in_data[52:49], celloutsig_0_1z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= in_data[126:115];
  assign celloutsig_0_4z = _00_[3:1] & { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_10z[3:2], celloutsig_1_9z, celloutsig_1_13z } / { 1'h1, in_data[149:147] };
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, _00_[7:2], celloutsig_0_3z[6:1], in_data[0] };
  assign celloutsig_1_0z = in_data[177:173] == in_data[142:138];
  assign celloutsig_1_9z = { in_data[149:144], celloutsig_1_3z, celloutsig_1_5z } > { celloutsig_1_1z[7:1], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[34:23] <= in_data[14:3];
  assign celloutsig_1_6z = { in_data[159:157], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } <= { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = ! { in_data[185:183], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_13z, _01_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_1_4z = ! { in_data[146:139], celloutsig_1_0z };
  assign celloutsig_0_6z = _00_[8] & ~(celloutsig_0_3z[2]);
  assign celloutsig_1_14z = celloutsig_1_4z & ~(celloutsig_1_5z);
  assign celloutsig_0_13z = { in_data[50:45], 1'h1, celloutsig_0_10z } % { 1'h1, celloutsig_0_3z };
  assign celloutsig_1_10z = celloutsig_1_1z[1] ? celloutsig_1_3z[4:0] : { in_data[134:133], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_7z = - celloutsig_0_5z[4:0];
  assign celloutsig_1_1z = - in_data[180:170];
  assign celloutsig_0_3z = _00_[8:2] | in_data[57:51];
  assign celloutsig_0_1z = in_data[64:62] | in_data[25:23];
  assign celloutsig_1_13z = | { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, _01_, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[177:175], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } << celloutsig_1_1z[10:5];
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_6z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[9] & celloutsig_1_0z) | (celloutsig_1_0z & in_data[137]));
  assign { out_data[131:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
