
*** Running vivado
    with args -log arbiter_puf_fpga_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source arbiter_puf_fpga_v1_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source arbiter_puf_fpga_v1_0.tcl -notrace
Command: open_checkpoint c:/ab/xilinxvivado/projects/arbiter-puf-fpga/arbiter-puf-fpga/aribiter-puf-fpga.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1108.906 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1108.906 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1108.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.906 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/ip_repo/arbiter_puf_fpga_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/ip_repo/arbiter_puf_fpga_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/ip_repo/arbiter_puf_fpga_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/ip_repo/arbiter-puf-fpga_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AB/xilinxvivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/ab/xilinxvivado/projects/arbiter-puf-fpga/arbiter-puf-fpga/aribiter-puf-fpga.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1108.906 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e90a0e25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.707 ; gain = 493.801

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1813.273 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1813.273 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1813.273 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.273 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1813.273 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e90a0e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1813.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.273 ; gain = 704.367
INFO: [Common 17-1381] The checkpoint 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arbiter_puf_fpga_v1_0_drc_opted.rpt -pb arbiter_puf_fpga_v1_0_drc_opted.pb -rpx arbiter_puf_fpga_v1_0_drc_opted.rpx
Command: report_drc -file arbiter_puf_fpga_v1_0_drc_opted.rpt -pb arbiter_puf_fpga_v1_0_drc_opted.pb -rpx arbiter_puf_fpga_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1854.316 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0c798368

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1854.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[15].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[15].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[20].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[20].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[21].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[21].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[22].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[22].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[0].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[0].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[9].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[9].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[63].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[63].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[13].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[13].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[14].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[14].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[11].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[11].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[12].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[12].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[10].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[10].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[1].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[1].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[19].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[19].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[16].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[16].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[17].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[17].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[18].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[18].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[23].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[23].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[24].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[24].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[25].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[25].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[26].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[26].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[27].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[27].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[29].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[29].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[28].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[28].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[2].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[2].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[30].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[30].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[31].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[31].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[41].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[41].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[42].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[42].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[32].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[32].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[33].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[33].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[34].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[34].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[35].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[35].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[36].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[36].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[37].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[37].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[38].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[38].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[3].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[3].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[39].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[39].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[40].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[40].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[59].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[59].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[43].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[43].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[44].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[44].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[45].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[45].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[46].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[46].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[47].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[47].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[48].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[48].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[4].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[4].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[49].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[49].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[50].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[50].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[51].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[51].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[52].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[52].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[53].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[53].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[54].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[54].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[55].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[55].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[56].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[56].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[5].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[5].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[57].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[57].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[58].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[58].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[60].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[60].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[61].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[61].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[62].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[62].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[6].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[6].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[7].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[7].arbiterinst/d0/q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[8].arbiterinst/genblk1[63].arbelinst/o2_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[8].arbiterinst/d0/q_reg {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102ca3819

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16af3a8ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16af3a8ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1854.316 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16af3a8ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16af3a8ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16af3a8ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.394 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 13d3b37a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.316 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13d3b37a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13d3b37a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d0974960

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f7d8b297

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f7d8b297

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1854.316 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.316 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d1e5933f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.316 ; gain = 0.000
Ending Placer Task | Checksum: a45b5d53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1854.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file arbiter_puf_fpga_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1854.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file arbiter_puf_fpga_v1_0_utilization_placed.rpt -pb arbiter_puf_fpga_v1_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file arbiter_puf_fpga_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.316 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1864.152 ; gain = 9.836
INFO: [Common 17-1381] The checkpoint 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 97e1d9eb ConstDB: 0 ShapeSum: c798368 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 153c284d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.852 ; gain = 101.602
Post Restoration Checksum: NetGraph: 749d6771 NumContArr: df251d62 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 153c284d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1984.113 ; gain = 107.863

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 153c284d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1984.113 ; gain = 107.863
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1716fd56f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1996.812 ; gain = 120.562

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4096
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4096
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1716fd56f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266
Phase 3 Initial Routing | Checksum: a275794c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266
Phase 4 Rip-up And Reroute | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266
Phase 6 Post Hold Fix | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0615098 %
  Global Horizontal Routing Utilization  = 0.184077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 2.7027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f30bef1a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ed13ef9c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.516 ; gain = 124.266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2000.516 ; gain = 136.363
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2008.398 ; gain = 7.883
INFO: [Common 17-1381] The checkpoint 'c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arbiter_puf_fpga_v1_0_drc_routed.rpt -pb arbiter_puf_fpga_v1_0_drc_routed.pb -rpx arbiter_puf_fpga_v1_0_drc_routed.rpx
Command: report_drc -file arbiter_puf_fpga_v1_0_drc_routed.rpt -pb arbiter_puf_fpga_v1_0_drc_routed.pb -rpx arbiter_puf_fpga_v1_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file arbiter_puf_fpga_v1_0_methodology_drc_routed.rpt -pb arbiter_puf_fpga_v1_0_methodology_drc_routed.pb -rpx arbiter_puf_fpga_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file arbiter_puf_fpga_v1_0_methodology_drc_routed.rpt -pb arbiter_puf_fpga_v1_0_methodology_drc_routed.pb -rpx arbiter_puf_fpga_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file c:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/Aribiter-PUF-FPGA.tmp/arbiter_puf_fpga_v1_0_project/arbiter_puf_fpga_v1_0_project.runs/impl_1/arbiter_puf_fpga_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file arbiter_puf_fpga_v1_0_power_routed.rpt -pb arbiter_puf_fpga_v1_0_power_summary_routed.pb -rpx arbiter_puf_fpga_v1_0_power_routed.rpx
Command: report_power -file arbiter_puf_fpga_v1_0_power_routed.rpt -pb arbiter_puf_fpga_v1_0_power_summary_routed.pb -rpx arbiter_puf_fpga_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file arbiter_puf_fpga_v1_0_route_status.rpt -pb arbiter_puf_fpga_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file arbiter_puf_fpga_v1_0_timing_summary_routed.rpt -pb arbiter_puf_fpga_v1_0_timing_summary_routed.pb -rpx arbiter_puf_fpga_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file arbiter_puf_fpga_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file arbiter_puf_fpga_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file arbiter_puf_fpga_v1_0_bus_skew_routed.rpt -pb arbiter_puf_fpga_v1_0_bus_skew_routed.pb -rpx arbiter_puf_fpga_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul  8 15:56:47 2025...
