#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008a4e58 .scope module, "bicTestBench" "bicTestBench" 2 3;
 .timescale 0 0;
v008e0dc0_0 .net "seq_complete", 0 0, L_008e42a8;  1 drivers
v008e0b00_0 .net "sr_clock", 0 0, v008a9a50_0;  1 drivers
v008e0cb8_0 .net "trans_en", 0 0, v008a9b98_0;  1 drivers
S_008a4f28 .scope module, "aTester" "Tester" 2 8, 2 19 0, S_008a4e58;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "trans_en"
P_008ac588 .param/l "stimDelay" 0 2 23, +C4<00000000000000000000000000010100>;
v008a9a50_0 .var "clk", 0 0;
v008a9b98_0 .var "trans_en", 0 0;
S_008a3a08 .scope module, "dut" "bic" 2 6, 3 1 0, S_008a4e58;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "seq_complete"
    .port_info 1 /INPUT 1 "sr_clock"
    .port_info 2 /INPUT 1 "trans_en"
L_008e3de0 .functor NOT 1, L_008e0f78, C4<0>, C4<0>, C4<0>;
L_008e45c0 .functor AND 1, L_008e09f8, L_008e3de0, C4<1>, C4<1>;
L_008e3f00 .functor AND 1, L_008e45c0, L_008e0e18, C4<1>, C4<1>;
L_008e42a8 .functor AND 1, L_008e3f00, L_008e0d10, C4<1>, C4<1>;
v008a9bf0_0 .net *"_s1", 0 0, L_008e09f8;  1 drivers
v008a3ad8_0 .net *"_s10", 0 0, L_008e3f00;  1 drivers
v008a3b30_0 .net *"_s13", 0 0, L_008e0d10;  1 drivers
v008a3b88_0 .net *"_s3", 0 0, L_008e0f78;  1 drivers
v008e1998_0 .net *"_s4", 0 0, L_008e3de0;  1 drivers
v008e19f0_0 .net *"_s6", 0 0, L_008e45c0;  1 drivers
v008e1a48_0 .net *"_s9", 0 0, L_008e0e18;  1 drivers
v008e1aa0_0 .var "count", 3 0;
v008e09a0_0 .net "seq_complete", 0 0, L_008e42a8;  alias, 1 drivers
v008e0ec8_0 .net "sr_clock", 0 0, v008a9a50_0;  alias, 1 drivers
v008e0f20_0 .net "trans_en", 0 0, v008a9b98_0;  alias, 1 drivers
E_008ac538 .event posedge, v008a9a50_0;
L_008e09f8 .part v008e1aa0_0, 3, 1;
L_008e0f78 .part v008e1aa0_0, 2, 1;
L_008e0e18 .part v008e1aa0_0, 1, 1;
L_008e0d10 .part v008e1aa0_0, 0, 1;
    .scope S_008a3a08;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v008e1aa0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_008a3a08;
T_1 ;
    %wait E_008ac538;
    %load/vec4 v008e0f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v008e1aa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v008e1aa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v008e1aa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008a4f28;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9b98_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008a9a50_0, 0, 1;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_008a4e58;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "bic.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000001, S_008a3a08 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bicTestbench.v";
    "./bic.v";
