<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM_IP_VALIDATION/ip/hpm_mtg_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_mtg_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_MTG_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_MTG_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        __RW uint32_t CONTROL;                 <span class="comment">/* 0x0: tra_control */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        __RW uint32_t SHIFT;                   <span class="comment">/* 0x4: tra_shift */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        __RW uint32_t LINK;                    <span class="comment">/* 0x8: tra_link */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        __R  uint8_t  RESERVED0[20];           <span class="comment">/* 0xC - 0x1F: Reserved */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;            __RW uint32_t CONTROL;             <span class="comment">/* 0x20: tra_cmd_control */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;            __RW uint32_t REV_PRESET;          <span class="comment">/* 0x24: tra_cmd_rev_preset */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;            __RW uint32_t POS_PRESET;          <span class="comment">/* 0x28: tra_cmd_pos_preset */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;            __RW uint32_t VEL_PRESET;          <span class="comment">/* 0x2C: tra_cmd_vel_preset */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;            __RW uint32_t ACC_PRESET;          <span class="comment">/* 0x30: tra_cmd_acc_preset */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;            __RW uint32_t JER_PRESET;          <span class="comment">/* 0x34: tra_cmd_jer_preset */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;            __R  uint32_t TIMESTAMP;           <span class="comment">/* 0x38: tra_cmd_timestamp */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x3C - 0x3F: Reserved */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structMTG__Type.html#a006e454292fdae373c2c2fe671c4ee77">   27</a></span>&#160;        } CMD[4];</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        __R  uint32_t LOCK_REV;                <span class="comment">/* 0xA0: tra_lock_rev */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        __R  uint32_t LOCK_POS;                <span class="comment">/* 0xA4: tra_lock_pos */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        __R  uint32_t LOCK_VEL;                <span class="comment">/* 0xA8: tra_lock_vel */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        __R  uint32_t LOCK_ACC;                <span class="comment">/* 0xAC: tra_lock_acc */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        __R  uint32_t LOCK_TIME;               <span class="comment">/* 0xB0: tra_lock_time */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        __R  uint8_t  RESERVED1[12];           <span class="comment">/* 0xB4 - 0xBF: Reserved */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        __RW uint32_t STEP_LIMIT_CTRL;         <span class="comment">/* 0xC0: tra_step_limit_ctrl */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        __RW uint32_t VEL_STEP_MAX;            <span class="comment">/* 0xC4: tra_vel_step_max */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        __RW uint32_t VEL_STEP_MIN;            <span class="comment">/* 0xC8: tra_vel_step_min */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        __RW uint32_t POS_STEP_MAX;            <span class="comment">/* 0xCC: tra_pos_step_max */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        __RW uint32_t POS_STEP_MIN;            <span class="comment">/* 0xD0: tra_pos_step_min */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        __RW uint32_t VEL_LIMIT_P;             <span class="comment">/* 0xD4: tra_vel_limit_p */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        __RW uint32_t VEL_LIMIT_N;             <span class="comment">/* 0xD8: tra_vel_limit_n */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        __R  uint8_t  RESERVED2[3876];         <span class="comment">/* 0xDC - 0xFFF: Reserved */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structMTG__Type.html#a04f52644ff12663989b365956934f4ae">   42</a></span>&#160;    } TRA[2];</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        __RW uint32_t CONTROL;                 <span class="comment">/* 0x2000: event_control */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        __RW uint32_t PRESET_0;                <span class="comment">/* 0x2004: event_preset_0 */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        __RW uint32_t PRESET_1;                <span class="comment">/* 0x2008: event_preset_1 */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        __RW uint32_t PRESET_2;                <span class="comment">/* 0x200C: event_preset_2 */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        __RW uint32_t PRESET_3;                <span class="comment">/* 0x2010: event_preset_3 */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        __R  uint32_t TIMESTAMP;               <span class="comment">/* 0x2014: event_timestamp */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        __R  uint8_t  RESERVED0[8];            <span class="comment">/* 0x2018 - 0x201F: Reserved */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structMTG__Type.html#a0bd85149352ef96e110aa7c103ebd858">   51</a></span>&#160;    } EVENT[4];</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    __RW uint32_t SW_EVENT;                    <span class="comment">/* 0x2080: sw_event */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    __W  uint32_t SW_GLB_RESET;                <span class="comment">/* 0x2084: sw_glb_reset */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    __R  uint8_t  RESERVED0[3960];             <span class="comment">/* 0x2088 - 0x2FFF: Reserved */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    __RW uint32_t FILTER_CONTROL;              <span class="comment">/* 0x3000: filter_control */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    __R  uint8_t  RESERVED1[12];               <span class="comment">/* 0x3004 - 0x300F: Reserved */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    __RW uint32_t FILTER_REV_VALUE;            <span class="comment">/* 0x3010: filter_rev_value */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    __RW uint32_t FILTER_POS_VALUE;            <span class="comment">/* 0x3014: filter_pos_value */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    __RW uint32_t FILTER_VEL_VALUE;            <span class="comment">/* 0x3018: filter_vel_value */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    __RW uint32_t FILTER_ACC_VALUE;            <span class="comment">/* 0x301C: filter_acc_value */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    __RW uint32_t FILTER_MOT_SEL;              <span class="comment">/* 0x3020: filter_mot_sel */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    __RW uint32_t FILTER_STAGE_SEL;            <span class="comment">/* 0x3024: filter_stage_sel */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    __RW uint32_t FILTER_TIME_CONSTANT_TP;     <span class="comment">/* 0x3028: filter_time_constant_tp */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    __RW uint32_t FILTER_TIME_CONSTANT_TZ;     <span class="comment">/* 0x302C: filter_time_constant_tz */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    __RW uint32_t FILTER_TIME_CONSTANT_TZ_1;   <span class="comment">/* 0x3030: filter_time_constant_tz_1 */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    __RW uint32_t FILTER_ZERO_TZ_SEL;          <span class="comment">/* 0x3034: filter_zero_tz_sel */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    __RW uint32_t FILTER_GAIN;                 <span class="comment">/* 0x3038: filter_gain */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    __RW uint32_t FILTER_STAGE_SHIFT0;         <span class="comment">/* 0x303C: filter_stage_shift0 */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    __RW uint32_t FILTER_STAGE_SHIFT1;         <span class="comment">/* 0x3040: filter_stage_shift1 */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    __RW uint32_t FILTER_PARAM_SHIFT;          <span class="comment">/* 0x3044: filter_param_shift */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    __RW uint32_t FILTER_TIME_SHIFT;           <span class="comment">/* 0x3048: filter_time_shift */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    __RW uint32_t FILTER_FF_SHIFT;             <span class="comment">/* 0x304C: filter_ff_shift */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    __RW uint32_t FILTER_TIME1_SW_ADJUST;      <span class="comment">/* 0x3050: filter_time1_sw_adjust */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    __RW uint32_t FILTER_TIME0_SW_ADJUST;      <span class="comment">/* 0x3054: filter_time0_sw_adjust */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    __R  uint8_t  RESERVED2[8];                <span class="comment">/* 0x3058 - 0x305F: Reserved */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    __RW uint32_t FILTER_ERROR_LIMIT_L;        <span class="comment">/* 0x3060: filter_error_limit */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    __RW uint32_t FILTER_ERROR_LIMIT_H;        <span class="comment">/* 0x3064: filter_error_limit */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0x3068 - 0x306B: Reserved */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    __RW uint32_t FILTER_TIMEOUT_CNT;          <span class="comment">/* 0x306C: filter_timeout_cnt */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    __R  uint32_t FILTER_REV_LOCK;             <span class="comment">/* 0x3070: filter_rev_lock */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    __R  uint32_t FILTER_POS_LOCK;             <span class="comment">/* 0x3074: filter_pos_lock */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    __R  uint32_t FILTER_VEL_LOCK;             <span class="comment">/* 0x3078: filter_vel_lock */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    __R  uint32_t FILTER_ACC_LOCK;             <span class="comment">/* 0x307C: filter_acc_lock */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;} <a class="code" href="structMTG__Type.html">MTG_Type</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: CONTROL */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * CMD_FAIL_IRQ_EN (RW)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2b26005d20a4b32bece0830bfe747782">   92</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_MASK (0x20U)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab4d6f0913f1dfb1bb0ffb3bbfbb14eb4">   93</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_SHIFT (5U)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afae2849fa7410fd27821ff9eec6a4f59">   94</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_SHIFT) &amp; MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab995be15ca8478bff13a88f29e50f07b">   95</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_MASK) &gt;&gt; MTG_TRA_CONTROL_CMD_FAIL_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * LOCK_IRQ_EN (RW)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5e35a7ae73457727c811cb3c50357f7a">  101</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_EN_MASK (0x10U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4fe1db3197e5d9a9ad208fb73b0d3b68">  102</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_EN_SHIFT (4U)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a13837b17d1c96e2070f17ef9aa5f0ec5">  103</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CONTROL_LOCK_IRQ_EN_SHIFT) &amp; MTG_TRA_CONTROL_LOCK_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5f1634ab9fbf589582daf2596e3bb250">  104</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CONTROL_LOCK_IRQ_EN_MASK) &gt;&gt; MTG_TRA_CONTROL_LOCK_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * CMD_FAIL_IRQ (W1C)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3d73f866e5149e381c78cbf3f74a95f2">  110</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_MASK (0x8U)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3bcd6cb0b9825f7d1a2fab2198283361">  111</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_SHIFT (3U)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adbf85681caa5c02af78923bd7a8ab474">  112</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CONTROL_CMD_FAIL_IRQ_SHIFT) &amp; MTG_TRA_CONTROL_CMD_FAIL_IRQ_MASK)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acb51de715e1424a8e772fb2dce80b42a">  113</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_CMD_FAIL_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CONTROL_CMD_FAIL_IRQ_MASK) &gt;&gt; MTG_TRA_CONTROL_CMD_FAIL_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * LOCK_IRQ (W1C)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3d12b1f9126535dfe03301d1be44e303">  119</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_MASK (0x4U)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6e3f276d089d6d9ff5654b732b8b8ba8">  120</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_SHIFT (2U)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0ab7471ac4662f4cc6807dc50773048b">  121</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CONTROL_LOCK_IRQ_SHIFT) &amp; MTG_TRA_CONTROL_LOCK_IRQ_MASK)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a724b7eab5c60a0046f55b4c7895ab963">  122</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_LOCK_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CONTROL_LOCK_IRQ_MASK) &gt;&gt; MTG_TRA_CONTROL_LOCK_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * SW_LOCK (RW)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aef2a0691f49bdb181c5ee2828aa895f3">  128</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_SW_LOCK_MASK (0x2U)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a166c921eb32838540981034e89af5b5f">  129</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_SW_LOCK_SHIFT (1U)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac5e455c98e50f967f66212a6b5f3b7d7">  130</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_SW_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CONTROL_SW_LOCK_SHIFT) &amp; MTG_TRA_CONTROL_SW_LOCK_MASK)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae5b8a766c750e3251bb6e8a559220a53">  131</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_SW_LOCK_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CONTROL_SW_LOCK_MASK) &gt;&gt; MTG_TRA_CONTROL_SW_LOCK_SHIFT)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * OVALID_CLEAR (RW)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aadfeedac22f509dc6124de4961696932">  137</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_OVALID_CLEAR_MASK (0x1U)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a37f17aa93438e2a7bee85b1517f30955">  138</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_OVALID_CLEAR_SHIFT (0U)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa15b1ed38202e5dcbd06b34abad8c6d7">  139</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_OVALID_CLEAR_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CONTROL_OVALID_CLEAR_SHIFT) &amp; MTG_TRA_CONTROL_OVALID_CLEAR_MASK)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5dab0a4721f24fe97503aa9a4ec0a958">  140</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CONTROL_OVALID_CLEAR_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CONTROL_OVALID_CLEAR_MASK) &gt;&gt; MTG_TRA_CONTROL_OVALID_CLEAR_SHIFT)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: SHIFT */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * ACC_SHIFT_FAIL_IRQ (W1C)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a686d5459f44d72e81c72942c968ac788">  147</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1a06f4aafc97902f3849787c069f324e">  148</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_SHIFT (31U)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9a267f0fbb662c167e64d1ee34dc4c14">  149</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_SHIFT) &amp; MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_MASK)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1903687a836cca7f8bcf142bf957c6d6">  150</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_MASK) &gt;&gt; MTG_TRA_SHIFT_ACC_SHIFT_FAIL_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * VEL_SHIFT_FAIL_IRQ (W1C)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8ab2f727c7001f8458b2745bfd9e99cb">  156</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5a692e3ae23db3fdc8af9d24ac584868">  157</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_SHIFT (30U)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a348f8c10ed8fbbf9415070d378c83114">  158</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_SHIFT) &amp; MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_MASK)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aef5af75dd6d5397adda874583ca997e0">  159</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_MASK) &gt;&gt; MTG_TRA_SHIFT_VEL_SHIFT_FAIL_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * SHIFT_FAIL_EN (RW)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4d52d84939381f67742d19e8f3b3eabc">  165</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_SHIFT_FAIL_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a35b3039cc661722f608ea03a2c48848b">  166</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_SHIFT_FAIL_EN_SHIFT (29U)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2dde706ffc745fae461d3c9cd9505ce9">  167</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_SHIFT_FAIL_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_SHIFT_SHIFT_FAIL_EN_SHIFT) &amp; MTG_TRA_SHIFT_SHIFT_FAIL_EN_MASK)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a666f171f18a3e18dcffa888230b71297">  168</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_SHIFT_FAIL_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_SHIFT_SHIFT_FAIL_EN_MASK) &gt;&gt; MTG_TRA_SHIFT_SHIFT_FAIL_EN_SHIFT)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * JER_SHIFT (RW)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5c330e7631e17a68f90e8712b4a53499">  174</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_JER_SHIFT_MASK (0x700U)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a01b352bd1741b19304fec096e600b171">  175</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_JER_SHIFT_SHIFT (8U)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac8e3ebfff2e84cbe50a2efd52ef89f90">  176</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_JER_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_SHIFT_JER_SHIFT_SHIFT) &amp; MTG_TRA_SHIFT_JER_SHIFT_MASK)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a83a878b51972cacfaab5290f3bd9fca0">  177</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_JER_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_TRA_SHIFT_JER_SHIFT_MASK) &gt;&gt; MTG_TRA_SHIFT_JER_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * ACC_SHIFT (RW)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adc07a5d7c776aee49ebf0e176203a69e">  183</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_MASK (0x70U)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5829e2adb17c0d1765f053ea925d2307">  184</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_SHIFT (4U)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7399fd89aa2f481c14fc78ea3c300321">  185</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_SHIFT_ACC_SHIFT_SHIFT) &amp; MTG_TRA_SHIFT_ACC_SHIFT_MASK)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8a3f47bc4c8b2d13414efa97628b032b">  186</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_ACC_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_TRA_SHIFT_ACC_SHIFT_MASK) &gt;&gt; MTG_TRA_SHIFT_ACC_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * VEL_SHIFT (RW)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a068fcc1ad995b4ff9d0a3b8ee88673d6">  192</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_MASK (0xFU)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab7e1cab5eeedcd8edce900749b7cd7a0">  193</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_SHIFT (0U)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a969ddd84f8d85e70d23057018e3bf174">  194</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_SHIFT_VEL_SHIFT_SHIFT) &amp; MTG_TRA_SHIFT_VEL_SHIFT_MASK)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a55a4a86dec41fe1fdd77e706468176e5">  195</a></span>&#160;<span class="preprocessor">#define MTG_TRA_SHIFT_VEL_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_TRA_SHIFT_VEL_SHIFT_MASK) &gt;&gt; MTG_TRA_SHIFT_VEL_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: LINK */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * LINK_CFG_3 (RW)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afcfb102fbbc575fd174f5359e4fc094c">  202</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_3_MASK (0x7000U)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a01890d7817f5c6ecfc1c1365c5868801">  203</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_3_SHIFT (12U)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae23890b66ed26424e5946d957669e652">  204</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_3_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_LINK_LINK_CFG_3_SHIFT) &amp; MTG_TRA_LINK_LINK_CFG_3_MASK)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7d8f2c440ec5c7f407dd47841075609e">  205</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_3_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LINK_LINK_CFG_3_MASK) &gt;&gt; MTG_TRA_LINK_LINK_CFG_3_SHIFT)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * LINK_CFG_2 (RW)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a594a3f6912a736050038cf8fd2a8a16a">  211</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_2_MASK (0x700U)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aaedcb1bd649785407a9afea81acfdc32">  212</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_2_SHIFT (8U)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9459463468692735e477e3ac41dfa9c1">  213</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_2_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_LINK_LINK_CFG_2_SHIFT) &amp; MTG_TRA_LINK_LINK_CFG_2_MASK)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acc2e306bf49bbeba56974403e30e5e35">  214</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_2_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LINK_LINK_CFG_2_MASK) &gt;&gt; MTG_TRA_LINK_LINK_CFG_2_SHIFT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * LINK_CFG_1 (RW)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a132e2687e72017cfdcc70ad62f534da8">  220</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_1_MASK (0x70U)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af83aa9615fb4a86946d527d3c80fe080">  221</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_1_SHIFT (4U)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7fcc7481474ee61448bd8c425e119acd">  222</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_LINK_LINK_CFG_1_SHIFT) &amp; MTG_TRA_LINK_LINK_CFG_1_MASK)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a551eab29fccc5b491bbebb9cb4428040">  223</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_1_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LINK_LINK_CFG_1_MASK) &gt;&gt; MTG_TRA_LINK_LINK_CFG_1_SHIFT)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * LINK_CFG_0 (RW)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0f40391fdd3fa602a0cce9c43c60358d">  229</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_0_MASK (0x7U)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a34246e3e7165e66f9bec8a0970101f22">  230</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_0_SHIFT (0U)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4212ccc9f5c6db3488fc11ef2edba1fd">  231</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_LINK_LINK_CFG_0_SHIFT) &amp; MTG_TRA_LINK_LINK_CFG_0_MASK)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a101867cad51fca505ca6e27714641891">  232</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LINK_LINK_CFG_0_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LINK_LINK_CFG_0_MASK) &gt;&gt; MTG_TRA_LINK_LINK_CFG_0_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: CONTROL */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * PASS_IRQ (W1C)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4e762c12df5eda43ecfb12b0d91ca093">  239</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a30c7968e669bc2eb85e01751cb766f70">  240</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_SHIFT (31U)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2e7f65d2605aceed405a72bb80b3993f">  241</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_CONTROL_PASS_IRQ_SHIFT) &amp; MTG_TRA_CMD_CONTROL_PASS_IRQ_MASK)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a44c70711e9ba8e3f046a93ea89550234">  242</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_CONTROL_PASS_IRQ_MASK) &gt;&gt; MTG_TRA_CMD_CONTROL_PASS_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * PASS_IRQ_EN (RW)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0b64f05a0e6e75e1f74301eb4c0f28a2">  248</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aabbc45ef1621405b35744767d2bb53b3">  249</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_SHIFT (30U)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae4ba281d4d75f1fb5aa82bec568d4686">  250</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_SHIFT) &amp; MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac0566d2853e07d04cc27ca92bfd68891">  251</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_MASK) &gt;&gt; MTG_TRA_CMD_CONTROL_PASS_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * MODE (RW)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5ec15cf443298f6d770d5bcb447421d4">  257</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_MODE_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8b4e8aa90c452be4e140205633e8fcea">  258</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_MODE_SHIFT (29U)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#addf938c373d9833e64d4498f63a00177">  259</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_CONTROL_MODE_SHIFT) &amp; MTG_TRA_CMD_CONTROL_MODE_MASK)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5c1281fa6e7f200f1f274f9714d10ea5">  260</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_MODE_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_CONTROL_MODE_MASK) &gt;&gt; MTG_TRA_CMD_CONTROL_MODE_SHIFT)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * OBJECT (RW)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8aee3b7b6da3af77dfd61ca053fd0795">  266</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_OBJECT_MASK (0x1FU)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6c52e1bbdd0b6bddb07d7c64e6b4ddd4">  267</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_OBJECT_SHIFT (0U)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9b00b479f31183291bcde4bc12e6aaf7">  268</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_OBJECT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_CONTROL_OBJECT_SHIFT) &amp; MTG_TRA_CMD_CONTROL_OBJECT_MASK)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aac8a8a00f55135f0ac5798896ce3fc1f">  269</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_CONTROL_OBJECT_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_CONTROL_OBJECT_MASK) &gt;&gt; MTG_TRA_CMD_CONTROL_OBJECT_SHIFT)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: REV_PRESET */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * REV_PRESET (RW)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae899e353b28cc65c06332d6273adf62f">  276</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_REV_PRESET_REV_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6877f84d79c8b316c64c3d4fc8a35633">  277</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_REV_PRESET_REV_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac8bdb430751569b94b2dbef233d5831c">  278</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_REV_PRESET_REV_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_REV_PRESET_REV_PRESET_SHIFT) &amp; MTG_TRA_CMD_REV_PRESET_REV_PRESET_MASK)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6ebb29d2d6b4d3cc5313db4bb7a93a32">  279</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_REV_PRESET_REV_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_REV_PRESET_REV_PRESET_MASK) &gt;&gt; MTG_TRA_CMD_REV_PRESET_REV_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: POS_PRESET */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * POS_PRESET (RW)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2db540a5b783234712122efe22925264">  286</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_POS_PRESET_POS_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab0fbff164ab87bd9ca68f74b1e1c04f1">  287</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_POS_PRESET_POS_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a61fe8e25915ee34c20e73df869323a06">  288</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_POS_PRESET_POS_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_POS_PRESET_POS_PRESET_SHIFT) &amp; MTG_TRA_CMD_POS_PRESET_POS_PRESET_MASK)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae24f51b8f25d8c6eeb1d57f8ac9467a7">  289</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_POS_PRESET_POS_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_POS_PRESET_POS_PRESET_MASK) &gt;&gt; MTG_TRA_CMD_POS_PRESET_POS_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: VEL_PRESET */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * VEL_PRESET (RW)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae30f558a6c7fef6a62fc5e2e1fb540ad">  296</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab7acc62805d0d28182069ddad835133b">  297</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac9bae82ebaf7dd960125a92f135d7d88">  298</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_SHIFT) &amp; MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_MASK)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab4e6b5f4f8a2e04d23381dd3fbf961f0">  299</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_MASK) &gt;&gt; MTG_TRA_CMD_VEL_PRESET_VEL_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: ACC_PRESET */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * ACC_PRESET (RW)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa30ad5229e46a309365afa78b3174358">  306</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a93d5f47e34b5505ced33307f233a57ba">  307</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8f9029926106de2326a9f48085324f3b">  308</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_SHIFT) &amp; MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_MASK)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aab29ab387b3d7894735392e8e1b8eb8a">  309</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_MASK) &gt;&gt; MTG_TRA_CMD_ACC_PRESET_ACC_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: JER_PRESET */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * JER_PRESET (RW)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4a312f5c476ff27defba629f2da90dbc">  316</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_JER_PRESET_JER_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2652255a39a98b98dd0a5c5c5671027b">  317</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_JER_PRESET_JER_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4bd4817fefa210f9d3cb681bbeee3dd7">  318</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_JER_PRESET_JER_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_CMD_JER_PRESET_JER_PRESET_SHIFT) &amp; MTG_TRA_CMD_JER_PRESET_JER_PRESET_MASK)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acaaaa31598f3e52a3ba13951c69bbfa3">  319</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_JER_PRESET_JER_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_JER_PRESET_JER_PRESET_MASK) &gt;&gt; MTG_TRA_CMD_JER_PRESET_JER_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: TIMESTAMP */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * TIMESTAMP (RO)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad02dd31f1e9ac39c27143cd49cc240e0">  326</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_TIMESTAMP_TIMESTAMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a783a1af69c19f0515c3e7d164abfad0e">  327</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_TIMESTAMP_TIMESTAMP_SHIFT (0U)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab65f353a40df14a6745dcc654266e4fd">  328</a></span>&#160;<span class="preprocessor">#define MTG_TRA_CMD_TIMESTAMP_TIMESTAMP_GET(x) (((uint32_t)(x) &amp; MTG_TRA_CMD_TIMESTAMP_TIMESTAMP_MASK) &gt;&gt; MTG_TRA_CMD_TIMESTAMP_TIMESTAMP_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: LOCK_REV */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * LOCK_REV (RO)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa76085f1a1c3a27c08f508a2dfa874c0">  335</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_REV_LOCK_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afad0a3cdb66d26267ba9af162987036e">  336</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_REV_LOCK_REV_SHIFT (0U)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a844ac4a97b37557ed0512eebe8c4cf14">  337</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_REV_LOCK_REV_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LOCK_REV_LOCK_REV_MASK) &gt;&gt; MTG_TRA_LOCK_REV_LOCK_REV_SHIFT)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: LOCK_POS */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> * LOCK_POS (RO)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2167c0c77d69b48f1533cb91f8f5b753">  344</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_POS_LOCK_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5393264c5e0d676858c28ee374935e4a">  345</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_POS_LOCK_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a889f94684bacf6024f2d5f1d382f4cf3">  346</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_POS_LOCK_POS_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LOCK_POS_LOCK_POS_MASK) &gt;&gt; MTG_TRA_LOCK_POS_LOCK_POS_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: LOCK_VEL */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * LOCK_VEL (RO)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab635c1418d96d11be101511ddeabb5b8">  353</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_VEL_LOCK_VEL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aaeaacedb7bd70e513984d85afd0ae5ba">  354</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_VEL_LOCK_VEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2e2c6918394330dfe8fb23fb8e16a801">  355</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_VEL_LOCK_VEL_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LOCK_VEL_LOCK_VEL_MASK) &gt;&gt; MTG_TRA_LOCK_VEL_LOCK_VEL_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: LOCK_ACC */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * LOCK_ACC (RO)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9725e79c76af55d3d56e38904af39544">  362</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_ACC_LOCK_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae7d6867d0800220b7f070fb8400c2089">  363</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_ACC_LOCK_ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a012b640f99c56fc3abff6cc200a677c3">  364</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_ACC_LOCK_ACC_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LOCK_ACC_LOCK_ACC_MASK) &gt;&gt; MTG_TRA_LOCK_ACC_LOCK_ACC_SHIFT)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: LOCK_TIME */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * LOCK_TIME (RO)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2fed62020c67750ada0bb3580c7f8ac1">  371</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_TIME_LOCK_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9ccb35e5b172f58e381308c479208a86">  372</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_TIME_LOCK_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af28069a785b5e27dd7d9c35234da1a99">  373</a></span>&#160;<span class="preprocessor">#define MTG_TRA_LOCK_TIME_LOCK_TIME_GET(x) (((uint32_t)(x) &amp; MTG_TRA_LOCK_TIME_LOCK_TIME_MASK) &gt;&gt; MTG_TRA_LOCK_TIME_LOCK_TIME_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: STEP_LIMIT_CTRL */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * POS_ONE_WAY_FORCE_MODE (RW)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3b9dc18fa33832582fb8d6d002e403b4">  380</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_MASK (0x1000U)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad0cde6947738636edc43326a909e8e03">  381</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_SHIFT (12U)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac4e7b27b98b8478f81926ca5daee54ae">  382</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_MASK)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a61d284ad9a5f920493ed4451a2d2748c">  383</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_FORCE_MODE_SHIFT)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * POS_ONE_WAY_MODE (RW)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aefd73069f969a09aefb38a79bb6a68ac">  389</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_MASK (0x800U)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9815f348f94a047ef575ce6e1f1aa360">  390</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_SHIFT (11U)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aebe22e00d89916aa987527f73fae4229">  391</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_MASK)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa4fb0c2cc796d4e87abe7ad606d0a828">  392</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_MODE_SHIFT)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * POS_ONE_WAY_EN (RW)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aabc0198d1ff2e18fd88cf9191c6a2f62">  398</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_MASK (0x400U)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adb64fe6ed8cc4ec85e960ac65521e9f2">  399</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_SHIFT (10U)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abbba261c972800c9b8d4987bb5e87aa0">  400</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_MASK)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa562b31bf19d49f90e7d57314a422729">  401</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_POS_ONE_WAY_EN_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * POS_STEP_MODE (RW)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acf8d255ef302e1b3d801402ebd21a1e0">  407</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_MASK (0x200U)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a521e07edce67b80fe433e2dbebbc4fd4">  408</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_SHIFT (9U)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a07bbf9aab8d3dc366a57331660230c01">  409</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_MASK)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5f4a507056b3a4b4d9b85ce296e96682">  410</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_MODE_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * POS_STEP_EN (RW)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab4acd77113a460f62893cb71b1fdf3d6">  416</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_MASK (0x100U)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ada50055550316226f5be78651d1d6c71">  417</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_SHIFT (8U)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa60b1b12f695d5b203cd772d9b9a9acf">  418</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_MASK)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aeebda6ef1fbbdae2377da122454ec4f2">  419</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_POS_STEP_EN_SHIFT)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> * VEL_ONE_WAY_MODE (RW)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aea235419f594b04abb6498980ea1e347">  425</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_MASK (0x4U)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7ea2078fd1c2202d553dc7f23991829d">  426</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_SHIFT (2U)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a64e0c9ae3a87c39e28d9086a541bc763">  427</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_MASK)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afdb414a17224efc48aa71da7cf961921">  428</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_MODE_SHIFT)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * VEL_ONE_WAY_EN (RW)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af6b5e7b2a0f31ec9f9cf9490abacab83">  434</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_MASK (0x2U)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0bcb4ac651058ee6ccaf8c32794c4967">  435</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_SHIFT (1U)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a050d080add487e62b8b0aefd46044c6d">  436</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_MASK)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0a1b1d54875bc60562284620f7cebc73">  437</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_VEL_ONE_WAY_EN_SHIFT)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> * VEL_STEP_EN (RW)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a676ef85ed98c9fcea1a8f0b835bf141a">  443</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9d782ab87e395fdd0bfc235201ec2346">  444</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad204c6525c1286e4eaab469497ca26ff">  445</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_SHIFT) &amp; MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_MASK)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a01c68232ad8892d6118fbcad1a375172">  446</a></span>&#160;<span class="preprocessor">#define MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_MASK) &gt;&gt; MTG_TRA_STEP_LIMIT_CTRL_VEL_STEP_EN_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: VEL_STEP_MAX */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * VEL_STEP_MAX (RW)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac42937a8aec570daa9789d047d5c7058">  453</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9976e2cb062b3c80180b4973212f6f58">  454</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_SHIFT (0U)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abf091bfd5cbba601286b737916ab6e79">  455</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_SHIFT) &amp; MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_MASK)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1b6d997305bc6126401ebe11d82d08b5">  456</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_GET(x) (((uint32_t)(x) &amp; MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_MASK) &gt;&gt; MTG_TRA_VEL_STEP_MAX_VEL_STEP_MAX_SHIFT)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: VEL_STEP_MIN */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * VEL_STEP_MIN (RW)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a71bc9ea42f048c453ed61a6f11860e10">  463</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2939170f6acf1238f1bbda68e4621007">  464</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_SHIFT (0U)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aec64bf06231ffa86a8546525ab8b95fc">  465</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_SHIFT) &amp; MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_MASK)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a07badeca514dd1a7177666279523792d">  466</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_MASK) &gt;&gt; MTG_TRA_VEL_STEP_MIN_VEL_STEP_MIN_SHIFT)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: POS_STEP_MAX */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * POS_STEP_MAX (RW)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac90de50237dfe33c0b7ccc536f03ff84">  473</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a90476b9024f2af39216c49304b031f76">  474</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_SHIFT (0U)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8317f65f3aaae51fc35849845d92a848">  475</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_SHIFT) &amp; MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_MASK)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a29ed2dcca7d0c3e029f48961ae48a187">  476</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_GET(x) (((uint32_t)(x) &amp; MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_MASK) &gt;&gt; MTG_TRA_POS_STEP_MAX_POS_STEP_MAX_SHIFT)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160; </div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: POS_STEP_MIN */</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * POS_STEP_MIN (RW)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a62e8c363424234e3dc5181f00df3dd4b">  483</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab5c00d3d19aab50503657ed2b21c8fe1">  484</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_SHIFT (0U)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4c286dcff9a290b55e7f81bb977dad9d">  485</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_SHIFT) &amp; MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_MASK)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a14b52592990637619cf88b09ec77d28a">  486</a></span>&#160;<span class="preprocessor">#define MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_GET(x) (((uint32_t)(x) &amp; MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_MASK) &gt;&gt; MTG_TRA_POS_STEP_MIN_POS_STEP_MIN_SHIFT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: VEL_LIMIT_P */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> * VEL_LIMIT_P (RW)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aec9bbc79ef39daf5c8b2e8c849a0d447">  493</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a92881429a4a73f36bbf06130f3167f36">  494</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_SHIFT (0U)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab9e61bea20a0722572da884e73fb08d3">  495</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_SHIFT) &amp; MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_MASK)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3ec6b91b4aaadcbf214eaa040c9934ca">  496</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_GET(x) (((uint32_t)(x) &amp; MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_MASK) &gt;&gt; MTG_TRA_VEL_LIMIT_P_VEL_LIMIT_P_SHIFT)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TRA: VEL_LIMIT_N */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * VEL_LIMIT_N (RW)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab0dd767d83b0dc340a7dd3ff79ddb77b">  503</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3fe77aa4184c254d4fee6ed50aefad29">  504</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_SHIFT (0U)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a18836feed8246fa51f0fe77598107044">  505</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_SET(x) (((uint32_t)(x) &lt;&lt; MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_SHIFT) &amp; MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_MASK)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afac63642d1409043c1652899f7209c1c">  506</a></span>&#160;<span class="preprocessor">#define MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_GET(x) (((uint32_t)(x) &amp; MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_MASK) &gt;&gt; MTG_TRA_VEL_LIMIT_N_VEL_LIMIT_N_SHIFT)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* Bitfield definition for register of struct array EVENT: CONTROL */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6bdec4dcd4715fa97d1ca29533e0b908">  513</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_ENABLE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac39768fead231f3adabe6c02b2009aae">  514</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_ENABLE_SHIFT (31U)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa3b8ff87746799866dafabe1190b99b0">  515</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_ENABLE_SHIFT) &amp; MTG_EVENT_CONTROL_ENABLE_MASK)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8f131070abcc1de369f843096a463baa">  516</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_ENABLE_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_ENABLE_MASK) &gt;&gt; MTG_EVENT_CONTROL_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * SOURCE_MUX (RW)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a304a8ce108e07143bf228fb4154ab7ca">  522</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_SOURCE_MUX_MASK (0x78000000UL)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a31b6c5e8eb19619bfbc906a2d64e8d61">  523</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_SOURCE_MUX_SHIFT (27U)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adf69eda1e393a6fc9385db5090e7a216">  524</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_SOURCE_MUX_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_SOURCE_MUX_SHIFT) &amp; MTG_EVENT_CONTROL_SOURCE_MUX_MASK)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac57a0c974ea2897a097bb907d50285dc">  525</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_SOURCE_MUX_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_SOURCE_MUX_MASK) &gt;&gt; MTG_EVENT_CONTROL_SOURCE_MUX_SHIFT)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * OBJECT (RW)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a72cd1b7d898ce7f93f8ff0b15c24e680">  531</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OBJECT_MASK (0x7800000UL)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2103a072c3287bfc73a6d467936378b3">  532</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OBJECT_SHIFT (23U)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adf476e5a5c2348b15bba8c96b95ca6c1">  533</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OBJECT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_OBJECT_SHIFT) &amp; MTG_EVENT_CONTROL_OBJECT_MASK)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7c11330313ad5f56bc189c3edeba1551">  534</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OBJECT_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_OBJECT_MASK) &gt;&gt; MTG_EVENT_CONTROL_OBJECT_SHIFT)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * MODE (RW)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5bca8e310bf567420d6d9d2c909e89cd">  540</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_MODE_MASK (0x780000UL)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aeff47ef5e24cbec48353175e42dac273">  541</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_MODE_SHIFT (19U)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af0f6fd8c557a16340295d8cdf6f30b97">  542</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_MODE_SHIFT) &amp; MTG_EVENT_CONTROL_MODE_MASK)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9af364dfa504a1dfde8ceb358aed220b">  543</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_MODE_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_MODE_MASK) &gt;&gt; MTG_EVENT_CONTROL_MODE_SHIFT)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * DIR (RW)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acc3719a3671b2bb30c90ce929b364193">  549</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_MASK (0x60000UL)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acbe18c9af86b6ca5ed13c5311d0cbcf0">  550</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_SHIFT (17U)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7c8c36033147b3ad7a39490e46325483">  551</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_DIR_SHIFT) &amp; MTG_EVENT_CONTROL_DIR_MASK)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a73feb161545913121f7ddc9bbd7c3f30">  552</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_DIR_MASK) &gt;&gt; MTG_EVENT_CONTROL_DIR_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> * DIR_MODE (RW)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3725ecbcb26ce2070e6a4ca432428ec8">  558</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_MODE_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a586d9c52017f57eae5d165d32ddb11a9">  559</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_MODE_SHIFT (16U)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a39f7b0f3a1ade76760b6c789c03e625a">  560</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_DIR_MODE_SHIFT) &amp; MTG_EVENT_CONTROL_DIR_MODE_MASK)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6fbea28358632a2f2b1d1b0d5e484425">  561</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_DIR_MODE_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_DIR_MODE_MASK) &gt;&gt; MTG_EVENT_CONTROL_DIR_MODE_SHIFT)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> * OVER_MODE_CMP (RW)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2841bbab2448b534f1f1923380d6b4cc">  567</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OVER_MODE_CMP_MASK (0x8000U)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a46e924fb90d2c50c9f565dd07615e1e6">  568</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OVER_MODE_CMP_SHIFT (15U)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3445fbbb50a13df9ebcd5fe1dd229bc5">  569</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OVER_MODE_CMP_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_OVER_MODE_CMP_SHIFT) &amp; MTG_EVENT_CONTROL_OVER_MODE_CMP_MASK)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a764ffebc872b5d4bfdd937709f4a0c6e">  570</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_OVER_MODE_CMP_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_OVER_MODE_CMP_MASK) &gt;&gt; MTG_EVENT_CONTROL_OVER_MODE_CMP_SHIFT)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * TRIG_NUM (RW)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae38611ec8af5a9809709d64c0bf09016">  576</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_TRIG_NUM_MASK (0x4000U)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6511a01f4964318979bf1c819666b262">  577</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_TRIG_NUM_SHIFT (14U)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0388ae0be43b05b19908bee819071ace">  578</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_TRIG_NUM_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_TRIG_NUM_SHIFT) &amp; MTG_EVENT_CONTROL_TRIG_NUM_MASK)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab5c5e09ad1e7cbcba57a82859a8e93c0">  579</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_TRIG_NUM_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_TRIG_NUM_MASK) &gt;&gt; MTG_EVENT_CONTROL_TRIG_NUM_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> * EVENT_OVER_IRQ_EN (RW)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7b446535fd0055ccbce8241e5e540977">  585</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_MASK (0x8U)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a465a7a5c7e978d955403f9f1dac8e6a4">  586</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_SHIFT (3U)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac1555361f53f995a1a49dceb49311703">  587</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_SHIFT) &amp; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab43588a838faf11fb911ce2db366656d">  588</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_MASK) &gt;&gt; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * EVENT_IRQ_EN (RW)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a950db7608fd817c2a87a926c7b19f8ee">  594</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_EN_MASK (0x4U)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a436994d60e0431b09ee0ed0a6cd732d5">  595</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_EN_SHIFT (2U)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa0242a11141b58ea3921973525ec8b63">  596</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_EVENT_IRQ_EN_SHIFT) &amp; MTG_EVENT_CONTROL_EVENT_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abec43dd564c4420117eb14820212a3ba">  597</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_EN_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_EVENT_IRQ_EN_MASK) &gt;&gt; MTG_EVENT_CONTROL_EVENT_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * EVENT_OVER_IRQ (W1C)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8d16298009badf12a5a6674570c842c9">  603</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_MASK (0x2U)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac772a7fb5269503729d903e345f88b2b">  604</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_SHIFT (1U)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1d814b8ae9ea3981da4e2c3d3e1e13e2">  605</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_SHIFT) &amp; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_MASK)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af3b0f78d27c5c815e5f48c880beec74a">  606</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_OVER_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_MASK) &gt;&gt; MTG_EVENT_CONTROL_EVENT_OVER_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * EVENT_IRQ (W1C)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a98d2eed4fab72a5811bced5822fa31f6">  612</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_MASK (0x1U)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a370b147ec6f5b0d5289d669cc8f1ca56">  613</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_SHIFT (0U)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7e774fcd330ce6a5e1cb43051076dbfa">  614</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_CONTROL_EVENT_IRQ_SHIFT) &amp; MTG_EVENT_CONTROL_EVENT_IRQ_MASK)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7fa92e13ab4591ca4b5dc7a13ec0fa6e">  615</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_CONTROL_EVENT_IRQ_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_CONTROL_EVENT_IRQ_MASK) &gt;&gt; MTG_EVENT_CONTROL_EVENT_IRQ_SHIFT)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* Bitfield definition for register of struct array EVENT: PRESET_0 */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * PRESET (RW)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a622aa28ff70cc3bc120e97bda18c8a91">  622</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_0_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a32994b131efc6d747d0841a14832e59a">  623</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_0_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab864b8355e111dcf2a8af165c2871827">  624</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_0_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_PRESET_0_PRESET_SHIFT) &amp; MTG_EVENT_PRESET_0_PRESET_MASK)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a563ab224e4d3c3a1395c3e2548591c0f">  625</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_0_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_PRESET_0_PRESET_MASK) &gt;&gt; MTG_EVENT_PRESET_0_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* Bitfield definition for register of struct array EVENT: PRESET_1 */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * PRESET (RW)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab53c56464c532368181794f115d22139">  632</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_1_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a811396d930efcf8379c431d962c4d981">  633</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_1_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a57c9ae69bdb06c1250b18dd827568a7c">  634</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_1_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_PRESET_1_PRESET_SHIFT) &amp; MTG_EVENT_PRESET_1_PRESET_MASK)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad8f7b7a55dd64edb7e7fd71e370d82c6">  635</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_1_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_PRESET_1_PRESET_MASK) &gt;&gt; MTG_EVENT_PRESET_1_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160; </div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/* Bitfield definition for register of struct array EVENT: PRESET_2 */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> * PRESET (RW)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afad8cbf00f30042c191eadb99f279981">  642</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_2_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abe6fdc5eb527935fb44bd8c77c2c194c">  643</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_2_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afac34fc993ea2881ae402ce4752edb76">  644</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_2_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_PRESET_2_PRESET_SHIFT) &amp; MTG_EVENT_PRESET_2_PRESET_MASK)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a516a67027547f6555e1aeaf9833962ae">  645</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_2_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_PRESET_2_PRESET_MASK) &gt;&gt; MTG_EVENT_PRESET_2_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* Bitfield definition for register of struct array EVENT: PRESET_3 */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> * PRESET (RW)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a69c0343fd78f0f439dc085c3192eb75d">  652</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_3_PRESET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2d5bdd264922184cdd7193e867965187">  653</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_3_PRESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0730b1f09497f4c9dea5b25c8c1e2833">  654</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_3_PRESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_EVENT_PRESET_3_PRESET_SHIFT) &amp; MTG_EVENT_PRESET_3_PRESET_MASK)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0425096beab95d7087d5ee6e07e555d7">  655</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_PRESET_3_PRESET_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_PRESET_3_PRESET_MASK) &gt;&gt; MTG_EVENT_PRESET_3_PRESET_SHIFT)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/* Bitfield definition for register of struct array EVENT: TIMESTAMP */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * TIMESTAMP (RO)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aabcda78976f9172608a1800b27e2e616">  662</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_TIMESTAMP_TIMESTAMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8434a47a7113c5ce2e86099e811dfdad">  663</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_TIMESTAMP_TIMESTAMP_SHIFT (0U)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af6243a0c5ef87df299841bc338188260">  664</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_TIMESTAMP_TIMESTAMP_GET(x) (((uint32_t)(x) &amp; MTG_EVENT_TIMESTAMP_TIMESTAMP_MASK) &gt;&gt; MTG_EVENT_TIMESTAMP_TIMESTAMP_SHIFT)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* Bitfield definition for register: SW_EVENT */</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> * SW_EVENT_TRIG (RW)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a99041075bfb0947aedbfc9ee2f42ef5b">  671</a></span>&#160;<span class="preprocessor">#define MTG_SW_EVENT_SW_EVENT_TRIG_MASK (0x1U)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af4d1588f0cf402366749fa3f23f8176a">  672</a></span>&#160;<span class="preprocessor">#define MTG_SW_EVENT_SW_EVENT_TRIG_SHIFT (0U)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af36740cb4bdec1f32554f9aa15001a08">  673</a></span>&#160;<span class="preprocessor">#define MTG_SW_EVENT_SW_EVENT_TRIG_SET(x) (((uint32_t)(x) &lt;&lt; MTG_SW_EVENT_SW_EVENT_TRIG_SHIFT) &amp; MTG_SW_EVENT_SW_EVENT_TRIG_MASK)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa1180951d08294d89838333aaa4b2767">  674</a></span>&#160;<span class="preprocessor">#define MTG_SW_EVENT_SW_EVENT_TRIG_GET(x) (((uint32_t)(x) &amp; MTG_SW_EVENT_SW_EVENT_TRIG_MASK) &gt;&gt; MTG_SW_EVENT_SW_EVENT_TRIG_SHIFT)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* Bitfield definition for register: SW_GLB_RESET */</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> * SW_GLB_RESET (WO)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adf63c3e58a51e5eb0cb58d4dcfbc43bb">  681</a></span>&#160;<span class="preprocessor">#define MTG_SW_GLB_RESET_SW_GLB_RESET_MASK (0x1U)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a54dc1fb31f67572de69179220ab1ef86">  682</a></span>&#160;<span class="preprocessor">#define MTG_SW_GLB_RESET_SW_GLB_RESET_SHIFT (0U)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3786773eb085621e0c4162fb819bfcff">  683</a></span>&#160;<span class="preprocessor">#define MTG_SW_GLB_RESET_SW_GLB_RESET_SET(x) (((uint32_t)(x) &lt;&lt; MTG_SW_GLB_RESET_SW_GLB_RESET_SHIFT) &amp; MTG_SW_GLB_RESET_SW_GLB_RESET_MASK)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aefdf95763b62bd5f36a48715ec2f95f9">  684</a></span>&#160;<span class="preprocessor">#define MTG_SW_GLB_RESET_SW_GLB_RESET_GET(x) (((uint32_t)(x) &amp; MTG_SW_GLB_RESET_SW_GLB_RESET_MASK) &gt;&gt; MTG_SW_GLB_RESET_SW_GLB_RESET_SHIFT)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_CONTROL */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> * MUL_ERR_IRQ_0 (W1C)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3bf1ffa7ebe7b8d973b3de10a764f8b3">  691</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9ee6bf64fceea1f30e446dbb75c48565">  692</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_SHIFT (31U)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a542cade6cf6801b3eadec153baca1119">  693</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_SHIFT) &amp; MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_MASK)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a86a915f0c90c22258c82ec756dfb6715">  694</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_MASK) &gt;&gt; MTG_FILTER_CONTROL_MUL_ERR_IRQ_0_SHIFT)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> * MUL_ERR_IRQ_1 (W1C)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae5589584aa4a37a975ffa14f39bba70c">  700</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa6774fba6024e1a76f83897821abc954">  701</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_SHIFT (30U)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa81ffce350403ff4629f2104b642fe73">  702</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_SHIFT) &amp; MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_MASK)</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a39a0c0c750b8d377978681c1fb92fe46">  703</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_MASK) &gt;&gt; MTG_FILTER_CONTROL_MUL_ERR_IRQ_1_SHIFT)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> * MUL_ERR_IRQ_EN (RW)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae25ae4b559ed058f0a0ed3f2630922ff">  709</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a47e7d71e610b5f4a0732d3e59b90d23e">  710</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_SHIFT (29U)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2c1ba2ae0efc8ca7ea76a417cb3e35f2">  711</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_SHIFT) &amp; MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0c1d181ae1151125ab6e6db920023fcc">  712</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_MUL_ERR_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> * ERR_BYPASS_STATUS (RO)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acc0573778b8b52e653b61c859cf185ce">  718</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_STATUS_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adc2b57beb39fd5e4f010c6e779b84698">  719</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_STATUS_SHIFT (23U)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4148e34e4a5126c4f4641baac00a75de">  720</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_STATUS_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_STATUS_MASK) &gt;&gt; MTG_FILTER_CONTROL_ERR_BYPASS_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> * ERR_BYPASS_F_I_EN (RW)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a40cea4eb83da8ceda8839135d54ed470">  726</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_MASK (0x400000UL)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a321885d6d24d7f1eaf5a845ee83125bd">  727</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_SHIFT (22U)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afe994085bc7cd573a9b184f0939e3dd5">  728</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_SHIFT) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_MASK)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4ac5b763d54ae1d6f02b50ac7e059fd1">  729</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_ERR_BYPASS_F_I_EN_SHIFT)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> * ERR_BYPASS_I_F_EN (RW)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad6275283b92db03dee91a80d072a8774">  735</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aab90ddc590f0dd24433ed9e6b4dd7ab4">  736</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_SHIFT (21U)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af61647786a86da67ad120af3494964c0">  737</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_SHIFT) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_MASK)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad5e535c8d389d2346cbb227064469bd3">  738</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_ERR_BYPASS_I_F_EN_SHIFT)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> * SW_LOCK (RW)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a744d6ee4ea6c0ecff0d6f6bbf284c172">  744</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SW_LOCK_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a21ee86f3557ad9d2af476ddcae23fca2">  745</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SW_LOCK_SHIFT (20U)</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af0fabc941c13c8095246d077357fc2ab">  746</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SW_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_SW_LOCK_SHIFT) &amp; MTG_FILTER_CONTROL_SW_LOCK_MASK)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abe589723151a744e145635c8061379f5">  747</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SW_LOCK_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_SW_LOCK_MASK) &gt;&gt; MTG_FILTER_CONTROL_SW_LOCK_SHIFT)</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> * TIMEOUT_EN (RW)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac90a4826dcc784b258fbcbe2d63856d5">  753</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_TIMEOUT_EN_MASK (0x80000UL)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5e504148e81e9ee0c919e189bd0676f2">  754</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_TIMEOUT_EN_SHIFT (19U)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab41a898f2c9ef68aafbca7bb37adf7ec">  755</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_TIMEOUT_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_TIMEOUT_EN_SHIFT) &amp; MTG_FILTER_CONTROL_TIMEOUT_EN_MASK)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae579c7d35e71c816e6dac52e16ca001f">  756</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_TIMEOUT_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_TIMEOUT_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_TIMEOUT_EN_SHIFT)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> * REV_INI_MODE (RW)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae558e9592124d0704dd2863c188820a8">  762</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_REV_INI_MODE_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad2854b07d5e18fb1ed18af92a1ef958f">  763</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_REV_INI_MODE_SHIFT (17U)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7b77740fa3b70f083699c0dd20671dae">  764</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_REV_INI_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_REV_INI_MODE_SHIFT) &amp; MTG_FILTER_CONTROL_REV_INI_MODE_MASK)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adf8fbb860a8ad27730c88bc2f751880e">  765</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_REV_INI_MODE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_REV_INI_MODE_MASK) &gt;&gt; MTG_FILTER_CONTROL_REV_INI_MODE_SHIFT)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> * SEL_TIME1 (RW)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa1660cdf42a63c56a23981bc5cd4c5c7">  771</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME1_MASK (0x3000U)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#accbbb205e12e2d3774ce486bc170695a">  772</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME1_SHIFT (12U)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab923f88d50162025e03c7db85420400e">  773</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_SEL_TIME1_SHIFT) &amp; MTG_FILTER_CONTROL_SEL_TIME1_MASK)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6dfe2257e6d64a6ebf4aa5d4961454f7">  774</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_SEL_TIME1_MASK) &gt;&gt; MTG_FILTER_CONTROL_SEL_TIME1_SHIFT)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"> * SEL_TIME0 (RW)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7ae506c96c0ffc3d263f5394722f8427">  780</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME0_MASK (0xC00U)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad278bf34993a50202bc5a583641bcc67">  781</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME0_SHIFT (10U)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1ee90c36aa37166c360ab53ac3f874ef">  782</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_SEL_TIME0_SHIFT) &amp; MTG_FILTER_CONTROL_SEL_TIME0_MASK)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6ccca85b00a51a14406fa9bf63fb6783">  783</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_SEL_TIME0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_SEL_TIME0_MASK) &gt;&gt; MTG_FILTER_CONTROL_SEL_TIME0_SHIFT)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> * EN_TIME1 (RW)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a21228dfbe067b156d83b3146923c1cf6">  789</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME1_MASK (0x200U)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a644353528719c9c9cc38969a9f15861f">  790</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME1_SHIFT (9U)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab385a1882fda2b5e4430872e842b0124">  791</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_EN_TIME1_SHIFT) &amp; MTG_FILTER_CONTROL_EN_TIME1_MASK)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab053cdad585cb2c40751edd6e40edc42">  792</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_EN_TIME1_MASK) &gt;&gt; MTG_FILTER_CONTROL_EN_TIME1_SHIFT)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> * EN_TIME0 (RW)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a550d283b54e401e35fb35e1be760fb1e">  798</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME0_MASK (0x100U)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae8823e22a338e206c2e723f7eba7c5bb">  799</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME0_SHIFT (8U)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4b3996d4262dca90f277aa57328a9d6b">  800</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_EN_TIME0_SHIFT) &amp; MTG_FILTER_CONTROL_EN_TIME0_MASK)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0c3e313945bb92d849f24ae1260d3762">  801</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_EN_TIME0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_EN_TIME0_MASK) &gt;&gt; MTG_FILTER_CONTROL_EN_TIME0_SHIFT)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> * A_EN (RW)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0df27e9b1bbcc45cb3549266084b0d89">  807</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_A_EN_MASK (0x40U)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac0b7c5d2cd06c39aba45bb6a5bd969d4">  808</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_A_EN_SHIFT (6U)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6bbc887eb3b759ed8e31f5b6b1da9a67">  809</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_A_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_A_EN_SHIFT) &amp; MTG_FILTER_CONTROL_A_EN_MASK)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af967f00d477db7ade58c6f37897ec7aa">  810</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_A_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_A_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_A_EN_SHIFT)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> * ERR_INI (RW)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa523af01040bb6315cd063b8cd15f369">  816</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_INI_MASK (0x20U)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2469521d67a125ea8f11817cf501472d">  817</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_INI_SHIFT (5U)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad450ad694a91fa0a1632d60d92b24dfe">  818</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_INI_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_ERR_INI_SHIFT) &amp; MTG_FILTER_CONTROL_ERR_INI_MASK)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a438807439f7b57823ed9c6dd8dadbc35">  819</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_INI_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_ERR_INI_MASK) &gt;&gt; MTG_FILTER_CONTROL_ERR_INI_SHIFT)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160; </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> * ERR_BYPASS_EN (RW)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab4ff0c22e9b33541597c1cb4d4ac2c80">  825</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_EN_MASK (0x10U)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa73cd9cb3385cafc8f47c2a6a7c48119">  826</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_EN_SHIFT (4U)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa8b97a8eed6af09eb9ba52fa7a7fbccc">  827</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_ERR_BYPASS_EN_SHIFT) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_EN_MASK)</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8263f228c35429d53f4e7b0eb400848e">  828</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ERR_BYPASS_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_ERR_BYPASS_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_ERR_BYPASS_EN_SHIFT)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> * FF_MODE (RW)</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a06b47c0c5567d943f39217fc8b92cc6b">  834</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_MODE_MASK (0x8U)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abab7fc65644ca6df4c807c87b96364dd">  835</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_MODE_SHIFT (3U)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4aefd63621183059b57877530818056c">  836</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_FF_MODE_SHIFT) &amp; MTG_FILTER_CONTROL_FF_MODE_MASK)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aefcb8e5f5d76fcedf31dbc8965df57fb">  837</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_MODE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_FF_MODE_MASK) &gt;&gt; MTG_FILTER_CONTROL_FF_MODE_SHIFT)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"> * FF_EN (RW)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0132bb7c4c9b2006215de744e8cc4b26">  843</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_EN_MASK (0x4U)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a040342398362e525b69f08d65eaaa71f">  844</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_EN_SHIFT (2U)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4a9b073d353fdf8f9eda24f1e84785a3">  845</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_FF_EN_SHIFT) &amp; MTG_FILTER_CONTROL_FF_EN_MASK)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a639429b58016d15e82388b8eaa98dbc2">  846</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_FF_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_FF_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_FF_EN_SHIFT)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * INIT_EN (RW)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6fb5905d0b07d2fadc1346ecda8c7ea2">  852</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_INIT_EN_MASK (0x2U)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae2361e3c70cc5e350498a475fc1b7978">  853</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_INIT_EN_SHIFT (1U)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa9ac7ad37826e0956e21ba530c1ef052">  854</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_INIT_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_INIT_EN_SHIFT) &amp; MTG_FILTER_CONTROL_INIT_EN_MASK)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0016f579060e4febf3ca9057da4e41d7">  855</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_INIT_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_INIT_EN_MASK) &gt;&gt; MTG_FILTER_CONTROL_INIT_EN_SHIFT)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af15745bc36e0a74e42c77017e6d52bb4">  861</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8db49fef3b112907e8c7bf089c0b80f0">  862</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abe8e3081eba6cb296ac6f09660d331a7">  863</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_CONTROL_ENABLE_SHIFT) &amp; MTG_FILTER_CONTROL_ENABLE_MASK)</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6f30babec1b7ab85ec01260dc7847c84">  864</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_CONTROL_ENABLE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_CONTROL_ENABLE_MASK) &gt;&gt; MTG_FILTER_CONTROL_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160; </div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_REV_VALUE */</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"> * VALUE (RW)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad54a8e43fa9b7774dbfecf37653697a4">  871</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_VALUE_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5be6d75b6a8c4ca756a0e994f7d678f5">  872</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_VALUE_VALUE_SHIFT (0U)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a985d3e23075942efe94e610e1df1e4ef">  873</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_VALUE_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_REV_VALUE_VALUE_SHIFT) &amp; MTG_FILTER_REV_VALUE_VALUE_MASK)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab63304ceb391ce63baf250a866a448c3">  874</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_VALUE_VALUE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_REV_VALUE_VALUE_MASK) &gt;&gt; MTG_FILTER_REV_VALUE_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_POS_VALUE */</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> * VALUE (RW)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9285a0ed8035bf9642379b2f88ba3270">  881</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_VALUE_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a35878ee5a6546656b10833374c9b080f">  882</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_VALUE_VALUE_SHIFT (0U)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a53e71818d0fc2e90fce4ff44c2c4136a">  883</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_VALUE_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_POS_VALUE_VALUE_SHIFT) &amp; MTG_FILTER_POS_VALUE_VALUE_MASK)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0a7334f2553e9c59d82d960dd600be54">  884</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_VALUE_VALUE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_POS_VALUE_VALUE_MASK) &gt;&gt; MTG_FILTER_POS_VALUE_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_VEL_VALUE */</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> * VALUE (RW)</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5ef84e9b509ef187f9a8fbe71b7880bd">  891</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_VALUE_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6ea3c8bec761f0630cd3197f7ca96eff">  892</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_VALUE_VALUE_SHIFT (0U)</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3e2d7c1c6171baaf3542f8a2fce5c0d2">  893</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_VALUE_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_VEL_VALUE_VALUE_SHIFT) &amp; MTG_FILTER_VEL_VALUE_VALUE_MASK)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab74747a1cc22f91bb6233621e8cb5104">  894</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_VALUE_VALUE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_VEL_VALUE_VALUE_MASK) &gt;&gt; MTG_FILTER_VEL_VALUE_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_ACC_VALUE */</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> * VALUE (RW)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9c538bf28c24993dcda7cd210e287acd">  901</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_VALUE_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af5e30c75acadb0db2e0d9b1e0e7f62ef">  902</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_VALUE_VALUE_SHIFT (0U)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af7bcaf51c06d58afebdcf42796151aeb">  903</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_VALUE_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ACC_VALUE_VALUE_SHIFT) &amp; MTG_FILTER_ACC_VALUE_VALUE_MASK)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad065a85c3be54ccd9d91116b7b025e6a">  904</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_VALUE_VALUE_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ACC_VALUE_VALUE_MASK) &gt;&gt; MTG_FILTER_ACC_VALUE_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_MOT_SEL */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> * OUTPUT_VEL_SEL (RW)</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abcf505c7b6a4a7a9edacdc9218cfb8c8">  911</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_MASK (0x3F000000UL)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a15c84a4b73e863f48431f4e3687dd60e">  912</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_SHIFT (24U)</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a404af97a47db212fe7e1c044f7a168dd">  913</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_SHIFT) &amp; MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_MASK)</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adcc45a772c9f58490c0eef514d83e454">  914</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_MASK) &gt;&gt; MTG_FILTER_MOT_SEL_OUTPUT_VEL_SEL_SHIFT)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> * OUTPUT_ACC_SEL (RW)</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afdedf22f9236e371f3c5383da9f606c6">  920</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_MASK (0x3F0000UL)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a46175fa1953b1872c6265d83d703815d">  921</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a226605ed2910a506521111350ed50a73">  922</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_SHIFT) &amp; MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_MASK)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2a3783d4f1c38486796b498543f9868a">  923</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_MASK) &gt;&gt; MTG_FILTER_MOT_SEL_OUTPUT_ACC_SEL_SHIFT)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> * FILTER_VEL_SEL (RW)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a700ab3972ea44bd0d7848cfd6f05b3ef">  929</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_MASK (0x3F00U)</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af65dfccdeb44f670047264dd2009bd65">  930</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#accb0352620fdaf6925f5d19100f08b90">  931</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_SHIFT) &amp; MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_MASK)</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0e26a542d924582fa62b7e8b39e7d9bf">  932</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_MASK) &gt;&gt; MTG_FILTER_MOT_SEL_FILTER_VEL_SEL_SHIFT)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> * FILTER_ACC_SEL (RW)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3b0196d2dda173ea9d694362112aaaab">  938</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_MASK (0x3FU)</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9579ee1f6027a2dccc292e8b750f91b2">  939</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7a73235f9b3890a42f7e9d4203b6622e">  940</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_SHIFT) &amp; MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_MASK)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7e069e60b861ed360f362694390bd44f">  941</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_MASK) &gt;&gt; MTG_FILTER_MOT_SEL_FILTER_ACC_SEL_SHIFT)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160; </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_STAGE_SEL */</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"> * STAGE5_SEL (RW)</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4f7bf6a424cd48524a512d63dc66a26a">  948</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE5_SEL_MASK (0x3E000000UL)</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6335072492fd21a95bf4488ac1ef7580">  949</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE5_SEL_SHIFT (25U)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6128e44c8f36bcd50cc5abd0b595086c">  950</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE5_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SEL_STAGE5_SEL_SHIFT) &amp; MTG_FILTER_STAGE_SEL_STAGE5_SEL_MASK)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af2153bc6dcfe8500c31ab20ecdaf9671">  951</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE5_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SEL_STAGE5_SEL_MASK) &gt;&gt; MTG_FILTER_STAGE_SEL_STAGE5_SEL_SHIFT)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; </div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"> * STAGE4_SEL (RW)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab3758444706224ed75860bccddc20d6b">  957</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE4_SEL_MASK (0x1F00000UL)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad637c2e6e53e8a96b84267f7489c3002">  958</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE4_SEL_SHIFT (20U)</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa9da335ec94079d9c7bd95b1bf435dce">  959</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE4_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SEL_STAGE4_SEL_SHIFT) &amp; MTG_FILTER_STAGE_SEL_STAGE4_SEL_MASK)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afedbccbf32d503a626d78e3c1c172dca">  960</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE4_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SEL_STAGE4_SEL_MASK) &gt;&gt; MTG_FILTER_STAGE_SEL_STAGE4_SEL_SHIFT)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> * STAGE3_SEL (RW)</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a283218cf6e3674411175953df158cfbf">  966</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE3_SEL_MASK (0xF8000UL)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8a24e6940588baf8565c5d0ea7ce9a89">  967</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE3_SEL_SHIFT (15U)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a45e1fc8d34d8908c4ec77e85e02a757b">  968</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SEL_STAGE3_SEL_SHIFT) &amp; MTG_FILTER_STAGE_SEL_STAGE3_SEL_MASK)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abf429548bd68664aa33561726a963984">  969</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE3_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SEL_STAGE3_SEL_MASK) &gt;&gt; MTG_FILTER_STAGE_SEL_STAGE3_SEL_SHIFT)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> * STAGE2_SEL (RW)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a63bf14579e2307e13810ab5f418f01aa">  975</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE2_SEL_MASK (0x7C00U)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6364cb38553c6714103071937ae9cc8a">  976</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE2_SEL_SHIFT (10U)</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7b3f68c8609666be1e1781eb4b973fb5">  977</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SEL_STAGE2_SEL_SHIFT) &amp; MTG_FILTER_STAGE_SEL_STAGE2_SEL_MASK)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad495949bca23426b3551cc982938a0ac">  978</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE2_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SEL_STAGE2_SEL_MASK) &gt;&gt; MTG_FILTER_STAGE_SEL_STAGE2_SEL_SHIFT)</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"> * STAGE1_SEL (RW)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8926730425a42f62a9228aafb4b5703c">  984</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE1_SEL_MASK (0x3E0U)</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a70a0b3228ebb0030b49d936e36a209ea">  985</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE1_SEL_SHIFT (5U)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a93d0117964f0f7d8875fbec7ddf9e671">  986</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SEL_STAGE1_SEL_SHIFT) &amp; MTG_FILTER_STAGE_SEL_STAGE1_SEL_MASK)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af57fbb4fa26088566f3844558419a61c">  987</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE1_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SEL_STAGE1_SEL_MASK) &gt;&gt; MTG_FILTER_STAGE_SEL_STAGE1_SEL_SHIFT)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160; </div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"> * STAGE0_SEL (RW)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7e08a7e2a1d2d16e85f5c1f01e1e60d8">  993</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE0_SEL_MASK (0x1FU)</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a727ba1c6d7395c2aad322eaf9ea8ea7d">  994</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE0_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a044a246147233133cff1651b0b2a6601">  995</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SEL_STAGE0_SEL_SHIFT) &amp; MTG_FILTER_STAGE_SEL_STAGE0_SEL_MASK)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6aa3693bf261dfc68dfec22e47ea9c99">  996</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SEL_STAGE0_SEL_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SEL_STAGE0_SEL_MASK) &gt;&gt; MTG_FILTER_STAGE_SEL_STAGE0_SEL_SHIFT)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIME_CONSTANT_TP */</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> * TP (RW)</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1a4b73fbe7b87a963177e948f9876188"> 1003</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TP_TP_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa8f1bf6b06d07313879b0357624275d0"> 1004</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TP_TP_SHIFT (0U)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abb88c3221d61c2cd05f72d9fe6cea6f7"> 1005</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TP_TP_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_CONSTANT_TP_TP_SHIFT) &amp; MTG_FILTER_TIME_CONSTANT_TP_TP_MASK)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7e65e9eaad0bb55314f1ccdf9fb4fbfe"> 1006</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TP_TP_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_CONSTANT_TP_TP_MASK) &gt;&gt; MTG_FILTER_TIME_CONSTANT_TP_TP_SHIFT)</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIME_CONSTANT_TZ */</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> * TZ (RW)</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8477ab75a2b84e3670a511d523a47b89"> 1013</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_TZ_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7e4a111fc59b09e3b34f5ceef004e7e3"> 1014</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_TZ_SHIFT (0U)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a496980012d0c62cfaded2bd6217d8c25"> 1015</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_TZ_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_CONSTANT_TZ_TZ_SHIFT) &amp; MTG_FILTER_TIME_CONSTANT_TZ_TZ_MASK)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a87c02a40866ef79e31ada0e7e73e965c"> 1016</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_TZ_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_CONSTANT_TZ_TZ_MASK) &gt;&gt; MTG_FILTER_TIME_CONSTANT_TZ_TZ_SHIFT)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIME_CONSTANT_TZ_1 */</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> * TZ_1 (RW)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2519014c56a1a28fef3aaed16717783b"> 1023</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a22cecebd90d368eea9bb0dc01b800fe1"> 1024</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_SHIFT (0U)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6ec67e199adc9671a790ece1b0246904"> 1025</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_SHIFT) &amp; MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_MASK)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a16b60da6d47fc81f09981f9cf2950bc4"> 1026</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_MASK) &gt;&gt; MTG_FILTER_TIME_CONSTANT_TZ_1_TZ_1_SHIFT)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160; </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_ZERO_TZ_SEL */</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"> * STAGE5 (RW)</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab0893e90c2767e85095659b11fec8bbc"> 1033</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE5_MASK (0x20U)</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a00f9017b66137c7267ef9f86099a4334"> 1034</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE5_SHIFT (5U)</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a22d936b0323d7628ee2fa8a08cb6b581"> 1035</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE5_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ZERO_TZ_SEL_STAGE5_SHIFT) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE5_MASK)</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1ff05a7b41c2ca21c0ab3a26e9bbe79e"> 1036</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE5_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE5_MASK) &gt;&gt; MTG_FILTER_ZERO_TZ_SEL_STAGE5_SHIFT)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160; </div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"> * STAGE4 (RW)</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab2e46752ac321e9c65de4cc4005f58ef"> 1042</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE4_MASK (0x10U)</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aecdf3556d29f2e608ff35747d2bec290"> 1043</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE4_SHIFT (4U)</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afec58b27cdb18e1008ed7f638902d32b"> 1044</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE4_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ZERO_TZ_SEL_STAGE4_SHIFT) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE4_MASK)</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8b4719cfb61f35f699a55281aa5b8214"> 1045</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE4_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE4_MASK) &gt;&gt; MTG_FILTER_ZERO_TZ_SEL_STAGE4_SHIFT)</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"> * STAGE3 (RW)</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae7d0111dc60594284e05dfb5a8e710b3"> 1051</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE3_MASK (0x8U)</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab5ea9146c248fd5e953fb9d40e2ffca1"> 1052</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE3_SHIFT (3U)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a24a545ea02a3c4eb26daf9023f1fd185"> 1053</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE3_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ZERO_TZ_SEL_STAGE3_SHIFT) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE3_MASK)</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6c61970c87a200cf2a530fa2879dc67c"> 1054</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE3_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE3_MASK) &gt;&gt; MTG_FILTER_ZERO_TZ_SEL_STAGE3_SHIFT)</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160; </div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"> * STAGE2 (RW)</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6fb094b81f29bb8eff5d3515c0f72236"> 1060</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE2_MASK (0x4U)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3f23487961f276ce876bd91403d48f39"> 1061</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE2_SHIFT (2U)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9d0ea2c2c5fed6fd3932ea0d951c70e2"> 1062</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE2_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ZERO_TZ_SEL_STAGE2_SHIFT) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE2_MASK)</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3cdd4c5df65985ee90c074f888d5cede"> 1063</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE2_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE2_MASK) &gt;&gt; MTG_FILTER_ZERO_TZ_SEL_STAGE2_SHIFT)</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160; </div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"> * STAGE1 (RW)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9c587a35c0d71d2927329f14eb0a78db"> 1069</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE1_MASK (0x2U)</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aba5ed8787ee1a50aaaab6d59e6fd1a30"> 1070</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE1_SHIFT (1U)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0ede9f16cb5aaf8316f74d5e1dd97f4d"> 1071</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ZERO_TZ_SEL_STAGE1_SHIFT) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE1_MASK)</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa08ccbc99df3f1deb6ac1c0221f0798a"> 1072</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE1_MASK) &gt;&gt; MTG_FILTER_ZERO_TZ_SEL_STAGE1_SHIFT)</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160; </div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"> * STAGE0 (RW)</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa0ff9ae53a5af4f0388469825845e684"> 1078</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE0_MASK (0x1U)</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aaad1da3ddace26a57c1596eed8e9ae23"> 1079</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE0_SHIFT (0U)</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a58e5f4a18fa8e2ad6cd2a8db0ab21d4b"> 1080</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ZERO_TZ_SEL_STAGE0_SHIFT) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE0_MASK)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abc61006d57747e9eff1a1ce9c6fa7b91"> 1081</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ZERO_TZ_SEL_STAGE0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ZERO_TZ_SEL_STAGE0_MASK) &gt;&gt; MTG_FILTER_ZERO_TZ_SEL_STAGE0_SHIFT)</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160; </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_GAIN */</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"> * GAIN_T0_EN (RW)</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a72897d34360a304cffcc6088257cd60f"> 1088</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T0_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac2d13f3a2295b8ebe413aa2277e0f594"> 1089</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T0_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a434dfb4626bc3897e141c24eeacdf9e4"> 1090</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T0_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_GAIN_GAIN_T0_EN_SHIFT) &amp; MTG_FILTER_GAIN_GAIN_T0_EN_MASK)</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#add871a3e1d35ecb7c222b13e51186cf4"> 1091</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T0_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_GAIN_GAIN_T0_EN_MASK) &gt;&gt; MTG_FILTER_GAIN_GAIN_T0_EN_SHIFT)</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160; </div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> * GAIN_T1_EN (RW)</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af1592a14735447e87ba3d5d5beaa7c33"> 1097</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T1_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a498fba7b082206721d90146665bf3ff8"> 1098</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T1_EN_SHIFT (30U)</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afdd49c00d9019cc1cec57608a669d9a7"> 1099</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T1_EN_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_GAIN_GAIN_T1_EN_SHIFT) &amp; MTG_FILTER_GAIN_GAIN_T1_EN_MASK)</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9b656ae13f3acdc39515fa4f9e5b97ad"> 1100</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_GAIN_T1_EN_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_GAIN_GAIN_T1_EN_MASK) &gt;&gt; MTG_FILTER_GAIN_GAIN_T1_EN_SHIFT)</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160; </div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment"> * K (RW)</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aaa4be19725b34d807d2dd241506a9412"> 1106</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_K_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af89e96527f01f6e3cafa93d5a73ba71d"> 1107</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_K_SHIFT (0U)</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6309088d6c0752bcbfa3292be7515a23"> 1108</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_K_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_GAIN_K_SHIFT) &amp; MTG_FILTER_GAIN_K_MASK)</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aea0724d336be91c21b5a117d57a3693f"> 1109</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_GAIN_K_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_GAIN_K_MASK) &gt;&gt; MTG_FILTER_GAIN_K_SHIFT)</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_STAGE_SHIFT0 */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment"> * STAGE3_SHIFT1 (RW)</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae5c0640f5fa42b39b28f2ff02fa3c93e"> 1116</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa345bfe0d635142d79a40598a92fa51c"> 1117</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_SHIFT (28U)</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aba77c1bf27d8f8bcb418234c5a4367be"> 1118</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_MASK)</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae632168a9936583341932d2bb3796179"> 1119</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT1_SHIFT)</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160; </div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"> * STAGE3_SHIFT0 (RW)</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0240fca2848456003bdbe1a6d445b845"> 1125</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad45d1bf9457c15642ba4c6769344a61b"> 1126</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_SHIFT (24U)</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a82806ea34200eb8474bf53e32bd26d9b"> 1127</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_MASK)</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a168b3624b7668898d0bab6b7fb422f6d"> 1128</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE3_SHIFT0_SHIFT)</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160; </div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment"> * STAGE2_SHIFT1 (RW)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac574d596950b0a892edf39ac5353d088"> 1134</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aeca8315f39b3c38a859adc4d21d1dd6d"> 1135</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_SHIFT (20U)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0df3d40dfaf64cbfa8fc1e39baedd3fc"> 1136</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_MASK)</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a10a64286d05efa30b049e7460cb64842"> 1137</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT1_SHIFT)</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment"> * STAGE2_SHIFT0 (RW)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7df065f757af034a8ef73342b7f53339"> 1143</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac38b897f91ccafc402a458666b36c716"> 1144</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_SHIFT (16U)</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6d7d2891d946211707bba783b0759b2f"> 1145</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_MASK)</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af09bab103e02861f9aa447fbfe006c62"> 1146</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE2_SHIFT0_SHIFT)</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160; </div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> * STAGE1_SHIFT1 (RW)</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acb98ec7c2615effadff374cd13e624c9"> 1152</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_MASK (0xF000U)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a55bb15241d26ad2ff639b9bce8205d9d"> 1153</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_SHIFT (12U)</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa4d2c2c58a7d76049ec421276d91c9a8"> 1154</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_MASK)</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1c7604f469d266f2ed41e03294730a16"> 1155</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT1_SHIFT)</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160; </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment"> * STAGE1_SHIFT0 (RW)</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abe6f13a06234b8038d0554eae36a6ebd"> 1161</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_MASK (0xF00U)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3a205c9c32b8aed8c30223ff3c8832fc"> 1162</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_SHIFT (8U)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af586556ad98cfdaef45ddf30179a39d7"> 1163</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_MASK)</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac25c3dd1ac32a5a5f765e55d68cbd489"> 1164</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE1_SHIFT0_SHIFT)</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> * STAGE0_SHIFT1 (RW)</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a34b1f0d43a195c7362ba031290a218fd"> 1170</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_MASK (0xF0U)</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0660d5bd9c1757cac84b3dc1df89db72"> 1171</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_SHIFT (4U)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af5ab5b9f8b59cb7ce6b2d4e2d728293b"> 1172</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_MASK)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a062c77bf2160ccb2cdeb790709ba8b22"> 1173</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT1_SHIFT)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"> * STAGE0_SHIFT0 (RW)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a400acd799d5cceb8ad01b21680358521"> 1179</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_MASK (0xFU)</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a02fb163ac3f8cc31a23c95c12cc53113"> 1180</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_SHIFT (0U)</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa722d59586fef552785adcd6056f0f00"> 1181</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_MASK)</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a53552f7d7dd1dc67b6d00998022295e4"> 1182</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT0_STAGE0_SHIFT0_SHIFT)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160; </div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_STAGE_SHIFT1 */</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"> * STAGE5_SHIFT1 (RW)</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8a49ae161f96d7219c59aa88e797e4d7"> 1189</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_MASK (0xF000U)</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6124800178566a40d1bf090d64edf710"> 1190</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_SHIFT (12U)</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aec2007c90962ebe1f00650d048e90dfd"> 1191</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_MASK)</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8b4f589e48f13c4a2309d21c5e3cac3b"> 1192</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT1_SHIFT)</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment"> * STAGE5_SHIFT0 (RW)</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1bfddd83a3696ebac776d83bb0dcc16c"> 1198</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_MASK (0xF00U)</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7c19c8f26fe99f8b7e6e7edecb359e15"> 1199</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_SHIFT (8U)</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2f1f6dd0595c0d55fb1fea1182eb8547"> 1200</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_MASK)</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a27b54a7c8a9b7c6e1a04753d445af5e2"> 1201</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT1_STAGE5_SHIFT0_SHIFT)</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160; </div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment"> * STAGE4_SHIFT1 (RW)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa3a947de352329191fc887c46747acf4"> 1207</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_MASK (0xF0U)</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#affb9b9658971acbcfb1283dc8d50cde8"> 1208</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_SHIFT (4U)</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae58e82982470519ef8cd840c9cd4d9b8"> 1209</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_MASK)</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9349bdc321808975d5bb9541f4bcb2c6"> 1210</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT1_SHIFT)</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160; </div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"> * STAGE4_SHIFT0 (RW)</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae5c8d788b57456d122ab8f313c7b3acd"> 1216</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_MASK (0xFU)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab184765bcc5f066edfec27eac281650e"> 1217</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_SHIFT (0U)</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a33347c1e52bd0b2c27ee43acbde5bcf7"> 1218</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_SHIFT) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_MASK)</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7335fc5e8384dd03b5c1ef4ec5ae4ef2"> 1219</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_MASK) &gt;&gt; MTG_FILTER_STAGE_SHIFT1_STAGE4_SHIFT0_SHIFT)</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_PARAM_SHIFT */</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment"> * ACC_SHIFT_PARAM (RW)</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a97d9d6761f329d1c2c2f22ced5f9e3a9"> 1226</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9d68d050967e8ad1c8b154d794b409eb"> 1227</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_SHIFT (28U)</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4b0d9464a33a4bfe6ee1457b56e8a49f"> 1228</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_MASK)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad299b091383df1ad202b2255197ce62d"> 1229</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_ACC_SHIFT_PARAM_SHIFT)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160; </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment"> * VEL_SHIFT_PARAM (RW)</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1766bacd4567177ab052edd50402a364"> 1235</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1d2d1f813fb2fe6cd7b29cb11645baad"> 1236</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_SHIFT (24U)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a19adbd63ee7fe0572df69f898a6744b5"> 1237</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_MASK)</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a55ed0484f9ae6d6e69790a959ccdf89d"> 1238</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_VEL_SHIFT_PARAM_SHIFT)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160; </div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"> * GAIN_K_SHIFT (RW)</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abaaaeb66e76a6855ab1acbb12090b5bb"> 1244</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae732fdf00a5e8ad617d16227bc4a657d"> 1245</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_SHIFT (20U)</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af31a47cdc02adea6db8fdc250d181311"> 1246</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_MASK)</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a11fd715af538854a3be722a1b0b6e6be"> 1247</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_GAIN_K_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160; </div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"> * GAIN_T0_SHIFT (RW)</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a032e7d7d94551866e22d4e3c3957e974"> 1253</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a205029af6b8abe9c9788200d6299bd3f"> 1254</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_SHIFT (16U)</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0968f52ea27b437755089446faa3ceb5"> 1255</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_MASK)</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a945a0d7c1d69a34ffe7988ef05860e9e"> 1256</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_GAIN_T0_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"> * GAIN_T1_SHIFT (RW)</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a69b4f5568450c434660445b5d74affe4"> 1262</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_MASK (0xF000U)</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a15b025a3fd3f5aaa2f86197eac2f439e"> 1263</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_SHIFT (12U)</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a4061f784583d59d4d1398dd045461e42"> 1264</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_MASK)</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afefecc3979e2d5cb3a02dc4bb5de6935"> 1265</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_GAIN_T1_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160; </div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> * TP_SHIFT (RW)</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a001ef193925cddb4e7206a13d22a9e14"> 1271</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TP_SHIFT_MASK (0xF00U)</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aad213bf001caf1edf7666a5854f8c8b1"> 1272</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TP_SHIFT_SHIFT (8U)</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a510005e28933d0b73535670a57552a77"> 1273</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TP_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_TP_SHIFT_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_TP_SHIFT_MASK)</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a33bdb6ec6bd09164accdc29b6ea9629e"> 1274</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TP_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_TP_SHIFT_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_TP_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160; </div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"> * TZ_1_SHIFT (RW)</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a28dc2f1997d0781b0e90503f07c51fc1"> 1280</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_MASK (0xF0U)</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a578750aa14a7790fa31f0aed040cda8c"> 1281</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_SHIFT (4U)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab3b75b335756e57a7d8e6d8b60c92d03"> 1282</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_MASK)</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6c5c762449da31f77fb27d3d3cba80fb"> 1283</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_TZ_1_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160; </div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment"> * TZ_SHIFT (RW)</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a55c13d79247ba7553dc037d00474da25"> 1289</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_MASK (0xFU)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae75c73dcc80baadc76227b6a33798a3b"> 1290</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_SHIFT (0U)</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a513e8b2500f25c7106e14dea23ace8f9"> 1291</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_SHIFT) &amp; MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_MASK)</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7e8270228973ba73aa85c40f7f4e4ef6"> 1292</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_MASK) &gt;&gt; MTG_FILTER_PARAM_SHIFT_TZ_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160; </div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIME_SHIFT */</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment"> * ACC_SHIFT_TIME1 (RW)</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a82202633e0445758dc14fd278b420249"> 1299</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_MASK (0xF000U)</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a424c1f3eb3da4774ff4c2ec3552edf65"> 1300</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_SHIFT (12U)</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7954ab05a56b85c338587030b0f861a3"> 1301</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_SHIFT) &amp; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_MASK)</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a65a3c6c0ab900756bbe57fd3edaa82e1"> 1302</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_MASK) &gt;&gt; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME1_SHIFT)</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment"> * VEL_SHIFT_TIME1 (RW)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a02d1a5acf613d14007ef014e7ad5e7c8"> 1308</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_MASK (0xF00U)</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a45dd5b0f2c1d128a1b3936737311ac34"> 1309</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_SHIFT (8U)</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a147ab928037eca9e3510b28bba9582cb"> 1310</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_SHIFT) &amp; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_MASK)</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2780a49ada2cc7bc1d5ffad45e70d79c"> 1311</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_MASK) &gt;&gt; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME1_SHIFT)</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160; </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"> * ACC_SHIFT_TIME0 (RW)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a45031e90413241da93f34c919cf9e43d"> 1317</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_MASK (0xF0U)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2a0116b81f4da0ab03dc7b1236981825"> 1318</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_SHIFT (4U)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a64622ad5b8f2c0055081bf718de93336"> 1319</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_SHIFT) &amp; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_MASK)</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afe10d37dcc8bde02230009abdc51d423"> 1320</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_MASK) &gt;&gt; MTG_FILTER_TIME_SHIFT_ACC_SHIFT_TIME0_SHIFT)</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160; </div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"> * VEL_SHIFT_TIME0 (RW)</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5bcda79d7c6c00a05254c2bd04d38ec0"> 1326</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_MASK (0xFU)</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a39f8e4454044893675d3bf6dc38d69cb"> 1327</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_SHIFT (0U)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a62405553c070b22d30ca65f16244fea2"> 1328</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_SHIFT) &amp; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_MASK)</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9ecabc5998745a0c228102c8a1ca4e62"> 1329</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_MASK) &gt;&gt; MTG_FILTER_TIME_SHIFT_VEL_SHIFT_TIME0_SHIFT)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160; </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_FF_SHIFT */</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"> * OUTPUT_ACC_SHIFT (RW)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a328e2f836b07ab4714ec6111bc139777"> 1336</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_MASK (0xF000U)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a3881ad48cc8ee8db7490972e01c78b3a"> 1337</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_SHIFT (12U)</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a9d343521d525934a4880867ed9a92d98"> 1338</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_SHIFT) &amp; MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_MASK)</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8d3767952f31a9ec66b6a6fd872999f1"> 1339</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_MASK) &gt;&gt; MTG_FILTER_FF_SHIFT_OUTPUT_ACC_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> * FILTER_ACC_SHIFT (RW)</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a44d9bb8095b36368b048ab13ed7c6bff"> 1345</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_MASK (0xF00U)</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1ad71b594e7003f9b8300934d6adcdcc"> 1346</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_SHIFT (8U)</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a19400b42dda7941710db3bce8272760d"> 1347</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_SHIFT) &amp; MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_MASK)</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a99ed603a8f5fc7d34c01061943673f52"> 1348</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_MASK) &gt;&gt; MTG_FILTER_FF_SHIFT_FILTER_ACC_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; </div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> * OUTPUT_VEL_SHIFT (RW)</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a33a0850f0621ddaa539f064a7321e9f6"> 1354</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_MASK (0xF0U)</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ae56a83486e813b96a71f5bbcd02c78c1"> 1355</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_SHIFT (4U)</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a517424030f1cfb5a777980cb44546de4"> 1356</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_SHIFT) &amp; MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_MASK)</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#adf5eb10a5cdf83a5b5b190c57b509a9a"> 1357</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_MASK) &gt;&gt; MTG_FILTER_FF_SHIFT_OUTPUT_VEL_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160; </div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"> * FILTER_VEL_SHIFT (RW)</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad59ba1b32835cd824a724d0bf9c96941"> 1363</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_MASK (0xFU)</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a682c3a932dd9b8fb89a6b53eeab8234f"> 1364</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_SHIFT (0U)</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a79ae6fd57a1d8189d6ad84e8aa689793"> 1365</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_SHIFT) &amp; MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_MASK)</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad77b52456c5db0e15d8441f9e98f7344"> 1366</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_MASK) &gt;&gt; MTG_FILTER_FF_SHIFT_FILTER_VEL_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIME1_SW_ADJUST */</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"> * TIME (RW)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a7f2815dd04e21128e64edab57651af78"> 1373</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME1_SW_ADJUST_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6d44eb61a0760f75a58b07fd07ef51cb"> 1374</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME1_SW_ADJUST_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aede3a653eb8bd5c79abe4d0e8996b397"> 1375</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME1_SW_ADJUST_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME1_SW_ADJUST_TIME_SHIFT) &amp; MTG_FILTER_TIME1_SW_ADJUST_TIME_MASK)</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a95a6e33bea88356d33083ff4b1c48ee7"> 1376</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME1_SW_ADJUST_TIME_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME1_SW_ADJUST_TIME_MASK) &gt;&gt; MTG_FILTER_TIME1_SW_ADJUST_TIME_SHIFT)</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIME0_SW_ADJUST */</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"> * TIME (RW)</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a01888be73eba75f1939873ffb23f3091"> 1383</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME0_SW_ADJUST_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a036cb121696b75318e904880fbc2a9c4"> 1384</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME0_SW_ADJUST_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aba7903ddd9205314e1a641efa2a0c07d"> 1385</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME0_SW_ADJUST_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIME0_SW_ADJUST_TIME_SHIFT) &amp; MTG_FILTER_TIME0_SW_ADJUST_TIME_MASK)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a553589d0aad4b292cf853bfd27f63f81"> 1386</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIME0_SW_ADJUST_TIME_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIME0_SW_ADJUST_TIME_MASK) &gt;&gt; MTG_FILTER_TIME0_SW_ADJUST_TIME_SHIFT)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160; </div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_ERROR_LIMIT_L */</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"> * ERROR_LIMIT_L (RW)</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a57d3da6c0b36c42405b2c663c6b32078"> 1393</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aafd5d6e044689f5c20e0359307c7bafe"> 1394</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_SHIFT (0U)</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a0256ebf8f6bf43586b92ab629060b571"> 1395</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_SHIFT) &amp; MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_MASK)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1f7d343593aec6b99f33ab80e0f4a34d"> 1396</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_MASK) &gt;&gt; MTG_FILTER_ERROR_LIMIT_L_ERROR_LIMIT_L_SHIFT)</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160; </div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_ERROR_LIMIT_H */</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"> * ERROR_LIMIT_H (RW)</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a248cc80cc2071d69e6b2f065a9c8c9eb"> 1403</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a1018497cdb7551713a04072e0da2ca3f"> 1404</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_SHIFT (0U)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a858701713f0583563d1055d5a103973d"> 1405</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_SHIFT) &amp; MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_MASK)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2c797b89fbd836c113fc0520bf97a5be"> 1406</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_MASK) &gt;&gt; MTG_FILTER_ERROR_LIMIT_H_ERROR_LIMIT_H_SHIFT)</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160; </div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_TIMEOUT_CNT */</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment"> * TIMEOUT_CNT (RW)</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a5437f27ea8bd455def804009d390e091"> 1413</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa46dd66cdaa810b97f7ccb5bf2802533"> 1414</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_SHIFT (0U)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa41005cec6dffc6efd5c0698f1bda1c9"> 1415</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_SHIFT) &amp; MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_MASK)</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aefb667fd6f5deff43f1037b0de755aed"> 1416</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_MASK) &gt;&gt; MTG_FILTER_TIMEOUT_CNT_TIMEOUT_CNT_SHIFT)</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160; </div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_REV_LOCK */</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"> * REV_STATUS (RO)</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af6553809a48812a935b4ebb5add19933"> 1423</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_LOCK_REV_STATUS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ad8cfccd540dac2ff1d4e9bbccdcc6e74"> 1424</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_LOCK_REV_STATUS_SHIFT (0U)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac4ff0cc4e96417b98cebfb2e63b43825"> 1425</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_REV_LOCK_REV_STATUS_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_REV_LOCK_REV_STATUS_MASK) &gt;&gt; MTG_FILTER_REV_LOCK_REV_STATUS_SHIFT)</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160; </div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_POS_LOCK */</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"> * POS_STATUS (RO)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a72f3a211fad1bce597cd3f983830a732"> 1432</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_LOCK_POS_STATUS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#acdd10a6e8acd2811f0b0da85c6a9c178"> 1433</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_LOCK_POS_STATUS_SHIFT (0U)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aac449f06d9059cb325bd5e8468500e23"> 1434</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_POS_LOCK_POS_STATUS_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_POS_LOCK_POS_STATUS_MASK) &gt;&gt; MTG_FILTER_POS_LOCK_POS_STATUS_SHIFT)</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160; </div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_VEL_LOCK */</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"> * VEL_STATUS (RO)</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ab1994bbfaa34fc51ab428c360eae9e06"> 1441</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_LOCK_VEL_STATUS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac242c4e2ec79cc9248e8379d525e2b16"> 1442</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_LOCK_VEL_STATUS_SHIFT (0U)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#abd6d180b37bbe2160ea7b89c1b05d04b"> 1443</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_VEL_LOCK_VEL_STATUS_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_VEL_LOCK_VEL_STATUS_MASK) &gt;&gt; MTG_FILTER_VEL_LOCK_VEL_STATUS_SHIFT)</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160; </div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/* Bitfield definition for register: FILTER_ACC_LOCK */</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"> * ACC_STATUS (RO)</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af0d93e8d6643cb408a4cea302995352e"> 1450</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_LOCK_ACC_STATUS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a59f17a81e94ff95e4351494cb033e2e1"> 1451</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_LOCK_ACC_STATUS_SHIFT (0U)</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aa123cd94e745fc0e0d85e012655941cf"> 1452</a></span>&#160;<span class="preprocessor">#define MTG_FILTER_ACC_LOCK_ACC_STATUS_GET(x) (((uint32_t)(x) &amp; MTG_FILTER_ACC_LOCK_ACC_STATUS_MASK) &gt;&gt; MTG_FILTER_ACC_LOCK_ACC_STATUS_SHIFT)</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160; </div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160; </div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160; </div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">/* CMD register group index macro definition */</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#ac4b2a3d951f6815cea48ea054d008ebe"> 1457</a></span>&#160;<span class="preprocessor">#define MTG_CMD_0 (0UL)</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a6a591a817d93962328d8316c5262423d"> 1458</a></span>&#160;<span class="preprocessor">#define MTG_CMD_1 (1UL)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#afd9a3d90fa07269c5297bab828cb6319"> 1459</a></span>&#160;<span class="preprocessor">#define MTG_CMD_2 (2UL)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#af95bb9ace19681743f1095c128fa7c3e"> 1460</a></span>&#160;<span class="preprocessor">#define MTG_CMD_3 (3UL)</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">/* TRA register group index macro definition */</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a8c981acbc9133a39541905463b8324c3"> 1463</a></span>&#160;<span class="preprocessor">#define MTG_TRA_0 (0UL)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a20aaaff76c9cc53354e29c69fecfbe91"> 1464</a></span>&#160;<span class="preprocessor">#define MTG_TRA_1 (1UL)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160; </div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* EVENT register group index macro definition */</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a2fd2c581d7818310e1cb64b2d8b83cf6"> 1467</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_0 (0UL)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aef3a2282726b38d9003faf0fbaaf0bb5"> 1468</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_1 (1UL)</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#aeab52acdf893c9f0a0a9d9468d748f4c"> 1469</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_2 (2UL)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html#a82311a7a2ff57a3d09e8a0d7b050a7dc"> 1470</a></span>&#160;<span class="preprocessor">#define MTG_EVENT_3 (3UL)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160; </div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160; </div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_MTG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMTG__Type_html"><div class="ttname"><a href="structMTG__Type.html">MTG_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_mtg_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3950edce97f50982cc9974a5f2b3beb7.html">HPM_IP_VALIDATION</a></li><li class="navelem"><a class="el" href="dir_5e48043834f7c568b0c7b519050c2b2c.html">ip</a></li><li class="navelem"><a class="el" href="HPM__IP__VALIDATION_2ip_2hpm__mtg__regs_8h.html">hpm_mtg_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
