# Generated by gdsDummy       {now.strftime("%d/%m/%Y %H:%M:%S")}

# inputs
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_act}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_act}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_d_mode_dc}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_clkoff_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_mpw1_dc_b[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_mpw1_dc_b[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_mpw1_dc_b[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_mpw1_dc_b[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_mpw1_dc_b[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_mpw2_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_delay_lclkr_dc[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_delay_lclkr_dc[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_delay_lclkr_dc[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_delay_lclkr_dc[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_delay_lclkr_dc[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/ccflush_dc}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/scan_dis_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/scan_diag_dc}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/func_scan_in}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_sg_0}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_sl_thold_0_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_time_sl_thold_0}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_abst_sl_thold_0}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_ary_nsl_thold_0}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_repr_sl_thold_0}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/time_scan_in}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abst_scan_in}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/repr_scan_in}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_di[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_di[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_di[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_di[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_bw_odd}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_bw_even}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[5]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_wr_adr[6]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_abst_act}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[5]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_rd0_adr[6]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd0_abst_act}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/tc_lbist_ary_wrt_thru_dc}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_ena_1}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_g8t_rd0_comp_ena}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/abist_raw_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/obs0_abist_cmp[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/obs0_abist_cmp[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/obs0_abist_cmp[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/obs0_abist_cmp[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/lcb_bolt_sl_thold_0}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/pc_bo_enable_2}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/pc_bo_reset}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/pc_bo_unload}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/pc_bo_repair}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/pc_bo_shdata}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/pc_bo_select}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/tri_lcb_mpw1_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/tri_lcb_mpw2_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/tri_lcb_delay_lclkr_dc}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/tri_lcb_clkoff_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/tri_lcb_act_dis_dc}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[5]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[6]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[7]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[8]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[9]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[10]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[11]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[12]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[13]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[14]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/bw[15]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[5]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[6]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[7]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/wr_adr[8]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[5]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[6]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[7]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/rd_adr[8]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[0]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[1]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[2]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[3]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[4]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[5]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[6]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[7]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[8]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[9]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[10]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[11]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[12]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[13]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[14]}
set_input_delay -clock clk [expr $clk_period*.9] {iuq.bht2/di[15]}

# outputs
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/func_scan_out}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/time_scan_out}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/abst_scan_out}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/repr_scan_out}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/bo_pc_failout}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/bo_pc_diagloop}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[0]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[1]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[2]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[3]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[4]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[5]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[6]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[7]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[8]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[9]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[10]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[11]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[12]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[13]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[14]}
set_output_delay -clock clk [expr $clk_period*.1] {iuq.bht2/dout[15]}
