-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity exdes_v_tpg_0_tpgBackground is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartX : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartY : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndX : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndY : IN STD_LOGIC_VECTOR (15 downto 0);
    enableInput : IN STD_LOGIC_VECTOR (7 downto 0);
    bckgndId : IN STD_LOGIC_VECTOR (7 downto 0);
    motionSpeed : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormat : IN STD_LOGIC_VECTOR (7 downto 0);
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of exdes_v_tpg_0_tpgBackground is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv14_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_F : STD_LOGIC_VECTOR (13 downto 0) := "00000000001111";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal vBarSel : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hBarSel_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hBarSel_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal vBarSel_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_0_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hBarSel_1_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal rampStart : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal icmp_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_952 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_i276_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_i276_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp6_i279_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp6_i279_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal cmp8_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_reg_997 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_fu_628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_reg_1027 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_reg_1032 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln214_fu_675_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln214_reg_1038 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1496_fu_701_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1496_reg_1043 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub40_i_fu_707_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub40_i_reg_1048 : STD_LOGIC_VECTOR (16 downto 0);
    signal outpix_val_V_68_fu_713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_68_reg_1053 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1404_fu_720_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1404_reg_1058 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1161_fu_726_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1161_reg_1063 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1458_fu_733_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1458_reg_1068 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1473_fu_740_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1473_reg_1073 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_1_reg_1078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal outpix_val_V_load_reg_1086 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln518_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_1_load_reg_1091 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_load_reg_1096 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_3_load_reg_1101 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_4_load_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_5_load_reg_1111 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp59_not_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_not_reg_1116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_reg_1121 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_reg_1126 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_1_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_1_reg_1131 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev265_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev265_reg_1136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_done : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_idle : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_ready : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_srcYUV_read : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_write : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_3_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_3_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_3_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_3_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_11_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_10_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_10_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_9_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_8_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_7_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_6_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_5_0_0_0253494_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_5_0_0_0253494_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_4_0_0_0251492_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_4_0_0_0251492_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_3_0_0_0249490_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_3_0_0_0249490_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_2_0_0_0247488_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_2_0_0_0247488_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_1_0_0_0245486_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_1_0_0_0245486_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_0_0_0_0243484_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_0_0_0_0243484_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_1_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_1_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal hBarSel_0_3_loc_0_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_1_3_loc_0_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal vBarSel_loc_0_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_0_loc_0_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_1_loc_0_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal vBarSel_1_loc_0_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_0_2_loc_0_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_1_2_loc_0_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_5_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_4_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_3_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_5_0_0_0253495_lcssa513_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_4_0_0_0251493_lcssa510_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_3_0_0_0249491_lcssa507_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_0247489_lcssa504_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0245487_lcssa501_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0243485_lcssa498_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1162_fu_506_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln705_fu_813_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln518_fu_759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln518_fu_565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1548_fu_557_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1530_fu_545_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1367_1_fu_537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1367_fu_529_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_478_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1196_fu_639_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1196_fu_643_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1328_fu_659_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1_fu_665_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_624_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1329_fu_681_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_fu_687_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_fu_697_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1196_fu_635_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal loopHeight_cast17_fu_620_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln518_1_fu_750_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcYUV_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        srcYUV_empty_n : IN STD_LOGIC;
        srcYUV_read : OUT STD_LOGIC;
        ovrlayYUV_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_full_n : IN STD_LOGIC;
        ovrlayYUV_write : OUT STD_LOGIC;
        outpix_val_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
        pix_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
        select_ln1161 : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
        bckgndId_load : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp6_i279 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp4_i276 : IN STD_LOGIC_VECTOR (0 downto 0);
        barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
        zext_ln1328 : IN STD_LOGIC_VECTOR (10 downto 0);
        barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        ret_V_4 : IN STD_LOGIC_VECTOR (10 downto 0);
        outpix_val_V_68 : IN STD_LOGIC_VECTOR (7 downto 0);
        select_ln1458 : IN STD_LOGIC_VECTOR (7 downto 0);
        select_ln1473 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub40_i : IN STD_LOGIC_VECTOR (16 downto 0);
        icmp_ln1404_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln1404 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp35_i : IN STD_LOGIC_VECTOR (0 downto 0);
        passthruStartX_load : IN STD_LOGIC_VECTOR (15 downto 0);
        passthruEndX_load : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp59_not : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp68_not : IN STD_LOGIC_VECTOR (0 downto 0);
        hBarSel_0_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_1_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_1_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        vBarSel_1_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_1_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_1_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_0_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_1_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        outpix_val_V_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_11_out_ap_vld : OUT STD_LOGIC;
        outpix_val_V_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_10_out_ap_vld : OUT STD_LOGIC;
        outpix_val_V_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_9_out_ap_vld : OUT STD_LOGIC;
        outpix_val_V_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_8_out_ap_vld : OUT STD_LOGIC;
        outpix_val_V_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_7_out_ap_vld : OUT STD_LOGIC;
        outpix_val_V_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        outpix_val_V_6_out_ap_vld : OUT STD_LOGIC;
        p_0_5_0_0_0253494_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_5_0_0_0253494_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_5_0_0_0253494_out_o_ap_vld : OUT STD_LOGIC;
        p_0_4_0_0_0251492_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_4_0_0_0251492_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_4_0_0_0251492_out_o_ap_vld : OUT STD_LOGIC;
        p_0_3_0_0_0249490_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_3_0_0_0249490_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_3_0_0_0249490_out_o_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_0247488_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0247488_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0247488_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0245486_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0245486_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0245486_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0243484_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0243484_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0243484_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_1_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_1_1_ap_vld : OUT STD_LOGIC;
        hBarSel_0_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_1_ap_vld : OUT STD_LOGIC;
        s : IN STD_LOGIC_VECTOR (31 downto 0);
        hBarSel_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_1_ap_vld : OUT STD_LOGIC;
        hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_0_ap_vld : OUT STD_LOGIC;
        vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
        vBarSel_ap_vld : OUT STD_LOGIC;
        hBarSel_1_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_1_2_ap_vld : OUT STD_LOGIC;
        hBarSel_0_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_0_2_ap_vld : OUT STD_LOGIC;
        vBarSel_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_1_ap_vld : OUT STD_LOGIC );
    end component;


    component exdes_v_tpg_0_tpgBackground_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    blkYuv_U : component exdes_v_tpg_0_tpgBackground_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component exdes_v_tpg_0_tpgBackground_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    blkYuv_1_U : component exdes_v_tpg_0_tpgBackground_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357 : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start,
        ap_done => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_done,
        ap_idle => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_idle,
        ap_ready => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_ready,
        srcYUV_dout => srcYUV_dout,
        srcYUV_num_data_valid => ap_const_lv5_0,
        srcYUV_fifo_cap => ap_const_lv5_0,
        srcYUV_empty_n => srcYUV_empty_n,
        srcYUV_read => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_srcYUV_read,
        ovrlayYUV_din => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_din,
        ovrlayYUV_num_data_valid => ap_const_lv5_0,
        ovrlayYUV_fifo_cap => ap_const_lv5_0,
        ovrlayYUV_full_n => ovrlayYUV_full_n,
        ovrlayYUV_write => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_write,
        outpix_val_V_5 => outpix_val_V_5_load_reg_1111,
        outpix_val_V_4 => outpix_val_V_4_load_reg_1106,
        outpix_val_V_3 => outpix_val_V_3_load_reg_1101,
        outpix_val_V_2 => outpix_val_V_2_load_reg_1096,
        outpix_val_V_1 => outpix_val_V_1_load_reg_1091,
        outpix_val_V => outpix_val_V_load_reg_1086,
        loopWidth => width,
        pix_val_V => pix_val_V_reg_1027,
        select_ln1161 => select_ln1161_reg_1063,
        cmp8 => cmp8_reg_997,
        bckgndId_load => bckgndId,
        cmp6_i279 => cmp6_i279_reg_967,
        cmp4_i276 => cmp4_i276_reg_957,
        barWidth => barWidth_reg_1032,
        zext_ln1328 => barWidth_reg_1032,
        barWidthMinSamples => add_ln214_reg_1038,
        y => y_1_reg_1078,
        ret_V_4 => add_ln1496_reg_1043,
        outpix_val_V_68 => outpix_val_V_68_reg_1053,
        select_ln1458 => select_ln1458_reg_1068,
        select_ln1473 => select_ln1473_reg_1073,
        sub40_i => sub40_i_reg_1048,
        icmp_ln1404_1 => icmp_ln1404_1_reg_1131,
        icmp_ln1404 => icmp_ln1404_reg_1126,
        cmp35_i => icmp_reg_952,
        passthruStartX_load => passthruStartX,
        passthruEndX_load => passthruEndX,
        cmp59_not => cmp59_not_reg_1116,
        cmp68_not => rev265_reg_1136,
        hBarSel_0_3_loc_1_out_i => hBarSel_0_3_loc_0_fu_254,
        hBarSel_0_3_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_3_loc_1_out_o,
        hBarSel_0_3_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_3_loc_1_out_o_ap_vld,
        hBarSel_1_3_loc_1_out_i => hBarSel_1_3_loc_0_fu_250,
        hBarSel_1_3_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_3_loc_1_out_o,
        hBarSel_1_3_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_3_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i => vBarSel_loc_0_fu_246,
        vBarSel_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i => hBarSel_0_loc_0_fu_242,
        hBarSel_0_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_loc_1_out_o_ap_vld,
        hBarSel_1_loc_1_out_i => hBarSel_1_loc_0_fu_238,
        hBarSel_1_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_loc_1_out_o,
        hBarSel_1_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_loc_1_out_o_ap_vld,
        vBarSel_1_loc_1_out_i => vBarSel_1_loc_0_fu_234,
        vBarSel_1_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_loc_1_out_o,
        vBarSel_1_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_loc_1_out_o_ap_vld,
        hBarSel_0_2_loc_1_out_i => hBarSel_0_2_loc_0_fu_230,
        hBarSel_0_2_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_loc_1_out_o,
        hBarSel_0_2_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_loc_1_out_o_ap_vld,
        hBarSel_1_2_loc_1_out_i => hBarSel_1_2_loc_0_fu_226,
        hBarSel_1_2_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_loc_1_out_o,
        hBarSel_1_2_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_loc_1_out_o_ap_vld,
        outpix_val_V_11_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_11_out,
        outpix_val_V_11_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_11_out_ap_vld,
        outpix_val_V_10_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_10_out,
        outpix_val_V_10_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_10_out_ap_vld,
        outpix_val_V_9_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_9_out,
        outpix_val_V_9_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_9_out_ap_vld,
        outpix_val_V_8_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_8_out,
        outpix_val_V_8_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_8_out_ap_vld,
        outpix_val_V_7_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_7_out,
        outpix_val_V_7_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_7_out_ap_vld,
        outpix_val_V_6_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_6_out,
        outpix_val_V_6_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_6_out_ap_vld,
        p_0_5_0_0_0253494_out_i => p_0_5_0_0_0253495_lcssa513_fu_194,
        p_0_5_0_0_0253494_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_5_0_0_0253494_out_o,
        p_0_5_0_0_0253494_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_5_0_0_0253494_out_o_ap_vld,
        p_0_4_0_0_0251492_out_i => p_0_4_0_0_0251493_lcssa510_fu_190,
        p_0_4_0_0_0251492_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_4_0_0_0251492_out_o,
        p_0_4_0_0_0251492_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_4_0_0_0251492_out_o_ap_vld,
        p_0_3_0_0_0249490_out_i => p_0_3_0_0_0249491_lcssa507_fu_186,
        p_0_3_0_0_0249490_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_3_0_0_0249490_out_o,
        p_0_3_0_0_0249490_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_3_0_0_0249490_out_o_ap_vld,
        p_0_2_0_0_0247488_out_i => p_0_2_0_0_0247489_lcssa504_fu_182,
        p_0_2_0_0_0247488_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_2_0_0_0247488_out_o,
        p_0_2_0_0_0247488_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_2_0_0_0247488_out_o_ap_vld,
        p_0_1_0_0_0245486_out_i => p_0_1_0_0_0245487_lcssa501_fu_178,
        p_0_1_0_0_0245486_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_1_0_0_0245486_out_o,
        p_0_1_0_0_0245486_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_1_0_0_0245486_out_o_ap_vld,
        p_0_0_0_0_0243484_out_i => p_0_0_0_0_0243485_lcssa498_fu_174,
        p_0_0_0_0_0243484_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_0_0_0_0243484_out_o,
        p_0_0_0_0_0243484_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_0_0_0_0243484_out_o_ap_vld,
        hBarSel_1_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_1,
        hBarSel_1_1_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_1_ap_vld,
        hBarSel_0_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_1,
        hBarSel_0_1_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_1_ap_vld,
        s => s,
        hBarSel_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1,
        hBarSel_1_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_ap_vld,
        hBarSel_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0,
        hBarSel_0_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_ap_vld,
        vBarSel => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel,
        vBarSel_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_ap_vld,
        hBarSel_1_2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2,
        hBarSel_1_2_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_ap_vld,
        hBarSel_0_2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2,
        hBarSel_0_2_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_ap_vld,
        vBarSel_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1,
        vBarSel_1_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_ready = ap_const_logic_1)) then 
                    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    hBarSel_0_2_loc_0_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_0_2_loc_0_fu_230 <= zext_ln1548_fu_557_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_0_2_loc_0_fu_230 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_0_3_loc_0_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_0_3_loc_0_fu_254 <= hBarSel_0_1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_3_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_0_3_loc_0_fu_254 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_3_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_0_loc_0_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_0_loc_0_fu_242 <= zext_ln1367_1_fu_537_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_0_loc_0_fu_242 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_1_2_loc_0_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_1_2_loc_0_fu_226 <= zext_ln518_fu_565_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_1_2_loc_0_fu_226 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_1_3_loc_0_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_1_3_loc_0_fu_250 <= hBarSel_1_1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_3_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_1_3_loc_0_fu_250 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_3_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_1_loc_0_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_1_loc_0_fu_238 <= zext_ln1530_fu_545_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_1_loc_0_fu_238 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_loc_1_out_o;
            end if; 
        end if;
    end process;

    vBarSel_1_loc_0_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_1_loc_0_fu_234 <= vBarSel_1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                vBarSel_1_loc_0_fu_234 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_loc_1_out_o;
            end if; 
        end if;
    end process;

    vBarSel_loc_0_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_loc_0_fu_246 <= zext_ln1367_fu_529_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                vBarSel_loc_0_fu_246 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_loc_1_out_o;
            end if; 
        end if;
    end process;

    y_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_222 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_0))) then 
                y_fu_222 <= add_ln518_fu_759_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln1404_reg_1058 <= add_ln1404_fu_720_p2;
                add_ln1496_reg_1043 <= add_ln1496_fu_701_p2;
                add_ln214_reg_1038 <= add_ln214_fu_675_p2;
                barWidth_reg_1032 <= add_ln1196_fu_643_p2(13 downto 3);
                cmp8_reg_997 <= cmp8_fu_614_p2;
                    outpix_val_V_68_reg_1053(6 downto 0) <= outpix_val_V_68_fu_713_p3(6 downto 0);
                    pix_val_V_reg_1027(7) <= pix_val_V_fu_628_p3(7);
                select_ln1161_reg_1063 <= select_ln1161_fu_726_p3;
                select_ln1458_reg_1068 <= select_ln1458_fu_733_p3;
                select_ln1473_reg_1073 <= select_ln1473_fu_740_p3;
                sub40_i_reg_1048 <= sub40_i_fu_707_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                cmp4_i276_reg_957 <= cmp4_i276_fu_494_p2;
                cmp6_i279_reg_967 <= cmp6_i279_fu_500_p2;
                icmp_reg_952 <= icmp_fu_488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_0))) then
                cmp59_not_reg_1116 <= cmp59_not_fu_783_p2;
                icmp_ln1404_1_reg_1131 <= icmp_ln1404_1_fu_799_p2;
                icmp_ln1404_reg_1126 <= icmp_ln1404_fu_793_p2;
                outpix_val_V_1_load_reg_1091 <= outpix_val_V_1_fu_202;
                outpix_val_V_2_load_reg_1096 <= outpix_val_V_2_fu_206;
                outpix_val_V_3_load_reg_1101 <= outpix_val_V_3_fu_210;
                outpix_val_V_4_load_reg_1106 <= outpix_val_V_4_fu_214;
                outpix_val_V_5_load_reg_1111 <= outpix_val_V_5_fu_218;
                outpix_val_V_load_reg_1086 <= outpix_val_V_fu_198;
                ult_reg_1121 <= ult_fu_788_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_0_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_0_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_1_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_1_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_hBarSel_1_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_7_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_val_V_1_fu_202 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_8_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_val_V_2_fu_206 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_val_V_3_fu_210 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_10_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_val_V_4_fu_214 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_10_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_11_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_val_V_5_fu_218 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_val_V_fu_198 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_outpix_val_V_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_0_0_0_0243484_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_0_0_0_0243485_lcssa498_fu_174 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_0_0_0_0243484_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_1_0_0_0245486_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_1_0_0_0245487_lcssa501_fu_178 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_1_0_0_0245486_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_2_0_0_0247488_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_2_0_0_0247489_lcssa504_fu_182 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_2_0_0_0247488_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_3_0_0_0249490_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_3_0_0_0249491_lcssa507_fu_186 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_3_0_0_0249490_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_4_0_0_0251492_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_4_0_0_0251493_lcssa510_fu_190 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_4_0_0_0251492_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_5_0_0_0253494_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_5_0_0_0253495_lcssa513_fu_194 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_p_0_5_0_0_0253494_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_1))) then
                rampStart <= add_ln705_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                rev265_reg_1136 <= rev265_fu_825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_vBarSel_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                y_1_reg_1078 <= y_fu_222;
            end if;
        end if;
    end process;
    pix_val_V_reg_1027(6 downto 0) <= "0000000";
    outpix_val_V_68_reg_1053(7) <= '1';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln518_fu_754_p2, grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln1196_fu_643_p2 <= std_logic_vector(unsigned(trunc_ln1196_fu_639_p1) + unsigned(ap_const_lv14_7));
    add_ln1328_fu_659_p2 <= std_logic_vector(unsigned(trunc_ln1196_fu_639_p1) + unsigned(ap_const_lv14_F));
    add_ln1329_fu_681_p2 <= std_logic_vector(unsigned(empty_fu_624_p1) + unsigned(ap_const_lv14_F));
    add_ln1404_fu_720_p2 <= std_logic_vector(unsigned(loopHeight_cast17_fu_620_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln1496_fu_701_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_697_p1) + unsigned(ap_const_lv11_7FF));
    add_ln214_fu_675_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_665_p4) + unsigned(ap_const_lv10_3FE));
    add_ln518_fu_759_p2 <= std_logic_vector(unsigned(y_fu_222) + unsigned(ap_const_lv16_1));
    add_ln705_fu_813_p2 <= std_logic_vector(unsigned(motionSpeed) + unsigned(rampStart));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_done)
    begin
        if ((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln518_fu_754_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    blkYuv_1_address0 <= select_ln1162_fu_506_p3(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= select_ln1162_fu_506_p3(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp4_i276_fu_494_p2 <= "1" when (colorFormat = ap_const_lv8_0) else "0";
    cmp59_not_fu_783_p2 <= "1" when (unsigned(y_fu_222) < unsigned(passthruStartY)) else "0";
    cmp6_i279_fu_500_p2 <= "1" when (colorFormat = ap_const_lv8_1) else "0";
    cmp8_fu_614_p2 <= "0" when (enableInput = ap_const_lv8_0) else "1";
    empty_fu_624_p1 <= height(14 - 1 downto 0);
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ap_start_reg;
    icmp_fu_488_p2 <= "1" when (tmp_fu_478_p4 = ap_const_lv7_0) else "0";
    icmp_ln1404_1_fu_799_p2 <= "1" when (add_ln1404_reg_1058 = zext_ln518_1_fu_750_p1) else "0";
    icmp_ln1404_fu_793_p2 <= "1" when (y_fu_222 = ap_const_lv16_0) else "0";
    icmp_ln518_fu_754_p2 <= "1" when (y_fu_222 = height) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln518_fu_754_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln518_fu_754_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    loopHeight_cast17_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height),17));
    outpix_val_V_68_fu_713_p3 <= 
        ap_const_lv8_FF when (cmp4_i276_reg_957(0) = '1') else 
        ap_const_lv8_80;
    ovrlayYUV_din <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_din;

    ovrlayYUV_write_assign_proc : process(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ovrlayYUV_write <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_ovrlayYUV_write;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_fu_628_p3 <= 
        ap_const_lv8_0 when (cmp4_i276_reg_957(0) = '1') else 
        ap_const_lv8_80;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev265_fu_825_p2 <= (ult_reg_1121 xor ap_const_lv1_1);
    select_ln1161_fu_726_p3 <= 
        ap_const_lv8_0 when (cmp4_i276_reg_957(0) = '1') else 
        blkYuv_q0;
    select_ln1162_fu_506_p3 <= 
        ap_const_lv64_1 when (cmp6_i279_fu_500_p2(0) = '1') else 
        ap_const_lv64_2;
    select_ln1458_fu_733_p3 <= 
        ap_const_lv8_FF when (cmp4_i276_reg_957(0) = '1') else 
        whiYuv_q0;
    select_ln1473_fu_740_p3 <= 
        ap_const_lv8_0 when (cmp4_i276_reg_957(0) = '1') else 
        blkYuv_1_q0;

    srcYUV_read_assign_proc : process(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_srcYUV_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            srcYUV_read <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357_srcYUV_read;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub40_i_fu_707_p2 <= std_logic_vector(unsigned(zext_ln1196_fu_635_p1) + unsigned(ap_const_lv17_1FFFF));
    tmp_3_fu_687_p4 <= add_ln1329_fu_681_p2(13 downto 4);
    tmp_fu_478_p4 <= colorFormat(7 downto 1);
    trunc_ln1196_fu_639_p1 <= width(14 - 1 downto 0);
    trunc_ln1_fu_665_p4 <= add_ln1328_fu_659_p2(13 downto 4);
    ult_fu_788_p2 <= "1" when (unsigned(y_fu_222) < unsigned(passthruEndY)) else "0";
    whiYuv_address0 <= select_ln1162_fu_506_p3(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1196_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width),17));
    zext_ln1367_1_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_0),8));
    zext_ln1367_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vBarSel),8));
    zext_ln1496_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_687_p4),11));
    zext_ln1530_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_1),8));
    zext_ln1548_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_0_2),8));
    zext_ln518_1_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_222),17));
    zext_ln518_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_1_2),8));
end behav;
