<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" >
 <name>XXXX</name>
 <version>1.00</version>
 <description>for test</description>
 <addressUnitBits>8</addressUnitBits>
 <width>32</width>
 <size>32</size>
 <resetValue>0x00000000</resetValue>
 <resetMask>0xFFFFFFFF</resetMask>
 <peripherals>
  <peripheral>
  <name>AHUB</name>
  <description>Audio HUB</description>
  <baseAddress>0x05097000</baseAddress>
  <interrupt>
   <name>AHUB</name>
   <value>56</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>AHUB_RST</name>
    <displayName>AHUB_RST</displayName>
    <description>AHUB Reset</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AHUB_GAT</name>
    <displayName>AHUB_GAT</displayName>
    <description>AHUB Gating</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000010</addressOffset>
    <registers>
     <register>
      <name>APBIF_TXn_CTRL</name>
      <displayName>APBIF_TXn_CTRL</displayName>
      <description>APBIF TXn Control</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_TXnIRQ_CTRL</name>
      <displayName>APBIF_TXnIRQ_CTRL</displayName>
      <description>APBIF TXn DMA &amp; Interrupt Control</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_TXnIRQ_STS</name>
      <displayName>APBIF_TXnIRQ_STS</displayName>
      <description>AHUB APBIF TXn DMA &amp; Interrupt Status</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_TXnFIFO_CTRL</name>
      <displayName>APBIF_TXnFIFO_CTRL</displayName>
      <description>AHUB APBIF TXn FIFO Control</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_TXnFIFO_STS</name>
      <displayName>APBIF_TXnFIFO_STS</displayName>
      <description>APBIF TXn FIFO Status</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_TXnFIFO</name>
      <displayName>APBIF_TXnFIFO</displayName>
      <description>APBIF TXn FIFO</description>
      <addressOffset>0x020</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_TXnFIFO_CNT</name>
      <displayName>APBIF_TXnFIFO_CNT</displayName>
      <description>APBIF TXn FIFO Counter</description>
      <addressOffset>0x024</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x090</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>APBIF_RXn_CTRL</name>
      <displayName>APBIF_RXn_CTRL</displayName>
      <description>APBIF RXn Control</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXnIRQ_CTRL</name>
      <displayName>APBIF_RXnIRQ_CTRL</displayName>
      <description>APBIF RXn DMA &amp; Interrupt Control</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXnIRQ_STS</name>
      <displayName>APBIF_RXnIRQ_STS</displayName>
      <description>APBIF RXn DMA &amp; Interrupt Status</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXnFIFO_CTRL</name>
      <displayName>APBIF_RXnFIFO_CTRL</displayName>
      <description>APBIF RXn FIFO Control</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXnFIFO_STS</name>
      <displayName>APBIF_RXnFIFO_STS</displayName>
      <description>APBIF RX0 FIFO Status</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXn_CONT</name>
      <displayName>APBIF_RXn_CONT</displayName>
      <description>APBIF RXn Contact Select</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXnFIFO</name>
      <displayName>APBIF_RXnFIFO</displayName>
      <description>APBIF RXn FIFO</description>
      <addressOffset>0x020</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>APBIF_RXnFIFO_CNT</name>
      <displayName>APBIF_RXnFIFO_CNT</displayName>
      <description>APBIF RXn FIFO Counter</description>
      <addressOffset>0x024</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x090</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000A00</addressOffset>
    <registers>
     <register>
      <name>DAMn_CTRL</name>
      <displayName>DAMn_CTRL</displayName>
      <description>DAM Control</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000010</addressOffset>
      <register>
       <name>DAMn_RXx_SRC</name>
       <displayName>DAMn_RXx_SRC</displayName>
       <description>DAM RXDIF0..RXDIF2 Source Select</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
     <cluster>
      <dim>8</dim>
      <addressOffset>0x00000030</addressOffset>
      <register>
       <name>DAMn_MIX_CTRLx</name>
       <displayName>DAMn_MIX_CTRLx</displayName>
       <description>DAM MIX Control 0..7</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x020</dimIncrement>
     </cluster>
     <cluster>
      <dim>8</dim>
      <addressOffset>0x00000050</addressOffset>
      <register>
       <name>DAMn_GAIN_CTRLx</name>
       <displayName>DAMn_GAIN_CTRLx</displayName>
       <description>DAM GAIN Control 0..7</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x020</dimIncrement>
     </cluster>
    </registers>
    <dimIncrement>0x100</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>AUDIO_CODEC</name>
  <description>Audio Codec</description>
  <baseAddress>0x05096000</baseAddress>
  <interrupt>
   <name>AudioCodec_ADC</name>
   <value>55</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>AudioCodec_DAC</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>AC_DAC_DPC</name>
    <displayName>AC_DAC_DPC</displayName>
    <description>DAC Digital Part Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_FIFOC</name>
    <displayName>AC_DAC_FIFOC</displayName>
    <description>DAC FIFO Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_FIFOS</name>
    <displayName>AC_DAC_FIFOS</displayName>
    <description>DAC FIFO Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_TXDATA</name>
    <displayName>AC_DAC_TXDATA</displayName>
    <description>DAC TX DATA Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_CNT</name>
    <displayName>AC_DAC_CNT</displayName>
    <description>DAC TX FIFO Counter Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DG</name>
    <displayName>AC_DAC_DG</displayName>
    <description>DAC Debug Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DAP_CTRL</name>
    <displayName>AC_DAC_DAP_CTRL</displayName>
    <description>DAC DAP Control Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HHPFC</name>
    <displayName>AC_DAC_DRC_HHPFC</displayName>
    <description>DAC DRC High HPF Coef Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LHPFC</name>
    <displayName>AC_DAC_DRC_LHPFC</displayName>
    <description>DAC DRC Low HPF Coef Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_CTRL</name>
    <displayName>AC_DAC_DRC_CTRL</displayName>
    <description>DAC DRC Control Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFHAT</name>
    <displayName>AC_DAC_DRC_LPFHAT</displayName>
    <description>DAC DRC Left Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFLAT</name>
    <displayName>AC_DAC_DRC_LPFLAT</displayName>
    <description>DAC DRC Left Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFHAT</name>
    <displayName>AC_DAC_DRC_RPFHAT</displayName>
    <description>DAC DRC Right Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFLAT</name>
    <displayName>AC_DAC_DRC_RPFLAT</displayName>
    <description>DAC DRC Right Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFHRT</name>
    <displayName>AC_DAC_DRC_LPFHRT</displayName>
    <description>DAC DRC Left Peak Filter High Release Time Coef Register</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFLRT</name>
    <displayName>AC_DAC_DRC_LPFLRT</displayName>
    <description>DAC DRC Left Peak Filter Low Release Time Coef Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFHRT</name>
    <displayName>AC_DAC_DRC_RPFHRT</displayName>
    <description>DAC DRC Right Peak filter High Release Time Coef Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFLRT</name>
    <displayName>AC_DAC_DRC_RPFLRT</displayName>
    <description>DAC DRC Right Peak filter Low Release Time Coef Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LRMSHAT</name>
    <displayName>AC_DAC_DRC_LRMSHAT</displayName>
    <description>DAC DRC Left RMS Filter High Coef Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LRMSLAT</name>
    <displayName>AC_DAC_DRC_LRMSLAT</displayName>
    <description>DAC DRC Left RMS Filter Low Coef Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RRMSHAT</name>
    <displayName>AC_DAC_DRC_RRMSHAT</displayName>
    <description>DAC DRC Right RMS Filter High Coef Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RRMSLAT</name>
    <displayName>AC_DAC_DRC_RRMSLAT</displayName>
    <description>DAC DRC Right RMS Filter Low Coef Register</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HCT</name>
    <displayName>AC_DAC_DRC_HCT</displayName>
    <description>DAC DRC Compressor Threshold High Setting Register</description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LCT</name>
    <displayName>AC_DAC_DRC_LCT</displayName>
    <description>DAC DRC Compressor Slope High Setting Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKC</name>
    <displayName>AC_DAC_DRC_HKC</displayName>
    <description>DAC DRC Compressor Slope High Setting Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKC</name>
    <displayName>AC_DAC_DRC_LKC</displayName>
    <description>DAC DRC Compressor Slope Low Setting Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HOPC</name>
    <displayName>AC_DAC_DRC_HOPC</displayName>
    <description>DAC DRC Compressor High Output at Compressor Threshold Register</description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LOPC</name>
    <displayName>AC_DAC_DRC_LOPC</displayName>
    <description>DAC DRC Compressor Low Output at Compressor Threshold Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HLT</name>
    <displayName>AC_DAC_DRC_HLT</displayName>
    <description>DAC DRC Limiter Threshold High Setting Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LLT</name>
    <displayName>AC_DAC_DRC_LLT</displayName>
    <description>DAC DRC Limiter Threshold Low Setting Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKl</name>
    <displayName>AC_DAC_DRC_HKl</displayName>
    <description>DAC DRC Limiter Slope High Setting Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKl</name>
    <displayName>AC_DAC_DRC_LKl</displayName>
    <description>DAC DRC Limiter Slope Low Setting Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HOPL</name>
    <displayName>AC_DAC_DRC_HOPL</displayName>
    <description>DAC DRC Limiter High Output at Limiter Threshold</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LOPL</name>
    <displayName>AC_DAC_DRC_LOPL</displayName>
    <description>DAC DRC Limiter Low Output at Limiter Threshold</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HET</name>
    <displayName>AC_DAC_DRC_HET</displayName>
    <description>DAC DRC Expander Threshold High Setting Register</description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LET</name>
    <displayName>AC_DAC_DRC_LET</displayName>
    <description>DAC DRC Expander Threshold Low Setting Register</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKE</name>
    <displayName>AC_DAC_DRC_HKE</displayName>
    <description>DAC DRC Expander Slope High Setting Register</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKE</name>
    <displayName>AC_DAC_DRC_LKE</displayName>
    <description>DAC DRC Expander Slope Low Setting Register</description>
    <addressOffset>0x178</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HOPE</name>
    <displayName>AC_DAC_DRC_HOPE</displayName>
    <description>DAC DRC Expander High Output at Expander Threshold</description>
    <addressOffset>0x17C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LOPE</name>
    <displayName>AC_DAC_DRC_LOPE</displayName>
    <description>DAC DRC Expander Low Output at Expander Threshold</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKN</name>
    <displayName>AC_DAC_DRC_HKN</displayName>
    <description>DAC DRC Linear Slope High Setting Register</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKN</name>
    <displayName>AC_DAC_DRC_LKN</displayName>
    <description>DAC DRC Linear Slope Low Setting Register</description>
    <addressOffset>0x188</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFHAT</name>
    <displayName>AC_DAC_DRC_SFHAT</displayName>
    <description>DAC DRC Smooth Filter</description>
    <addressOffset>0x18C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFLAT</name>
    <displayName>AC_DAC_DRC_SFLAT</displayName>
    <description>DAC DRC Smooth Filter</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFHRT</name>
    <displayName>AC_DAC_DRC_SFHRT</displayName>
    <description>DAC DRC Smooth Filter Gain High Release Time Coef Register</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFLRT</name>
    <displayName>AC_DAC_DRC_SFLRT</displayName>
    <description>DAC DRC Smooth Filter</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MXGHS</name>
    <displayName>AC_DAC_DRC_MXGHS</displayName>
    <description>DAC DRC MAX Gain High Setting Register</description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MXGLS</name>
    <displayName>AC_DAC_DRC_MXGLS</displayName>
    <description>DAC DRC MAX Gain Low Setting Register</description>
    <addressOffset>0x1A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MNGHS</name>
    <displayName>AC_DAC_DRC_MNGHS</displayName>
    <description>DAC DRC MIN Gain High Setting Register</description>
    <addressOffset>0x1A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MNGLS</name>
    <displayName>AC_DAC_DRC_MNGLS</displayName>
    <description>DAC DRC MIN Gain Low Setting Register</description>
    <addressOffset>0x1A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_EPSHC</name>
    <displayName>AC_DAC_DRC_EPSHC</displayName>
    <description>DAC DRC Expander Smooth Time High Coef Register</description>
    <addressOffset>0x1AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_EPSLC</name>
    <displayName>AC_DAC_DRC_EPSLC</displayName>
    <description>DAC DRC Expander Smooth Time Low Coef Register</description>
    <addressOffset>0x1B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HPFHGAIN</name>
    <displayName>AC_DAC_DRC_HPFHGAIN</displayName>
    <description>DAC DRC HPF Gain High Coef Register</description>
    <addressOffset>0x1B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HPFLGAIN</name>
    <displayName>AC_DAC_DRC_HPFLGAIN</displayName>
    <description>DAC DRC HPF Gain Low Coef Register</description>
    <addressOffset>0x1BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_REG</name>
    <displayName>DAC_REG</displayName>
    <description>DAC Analog Control Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MIXER_REG</name>
    <displayName>MIXER_REG</displayName>
    <description>MIXER Analog Control Register</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RAMP_REG</name>
    <displayName>RAMP_REG</displayName>
    <description>RAMP Control Register</description>
    <addressOffset>0x31C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>C0_CPUX_CFG_H616</name>
  <description>H616 Cluster 0 Configuration Register List</description>
  <baseAddress>0x09010000</baseAddress>
  <registers>
   <register>
    <name>C0_RST_CTRL</name>
    <displayName>C0_RST_CTRL</displayName>
    <description>Cluster 0 Reset Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG0</name>
    <displayName>C0_CTRL_REG0</displayName>
    <description>Cluster 0 Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG1</name>
    <displayName>C0_CTRL_REG1</displayName>
    <description>Cluster 0 Control Register1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG2</name>
    <displayName>C0_CTRL_REG2</displayName>
    <description>Cluster 0 Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CACHE_CFG_REG</name>
    <displayName>CACHE_CFG_REG</displayName>
    <description>Cache Configuration Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000040</addressOffset>
    <registers>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>Reset Vector Base Address Registerx_L</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>Reset Vector Base Address Registerx_H</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <register>
    <name>C0_CPU_STATUS</name>
    <displayName>C0_CPU_STATUS</displayName>
    <description>Cluster 0 CPU Status Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_STATUS_REG</name>
    <displayName>L2_STATUS_REG</displayName>
    <description>Cluster 0 L2 Status Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBG_REG0</name>
    <displayName>DBG_REG0</displayName>
    <description>Cluster 0 Debug State Register0</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBG_REG1</name>
    <displayName>DBG_REG1</displayName>
    <description>Cluster 0 Debug State Register1</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>C0_CPUX_CFG_T507</name>
  <description>T507 Cluster 0 Configuration Register List</description>
  <baseAddress>0x09010000</baseAddress>
  <interrupt>
   <name>C0_CTI0</name>
   <value>160</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_CTI1</name>
   <value>161</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_CTI2</name>
   <value>162</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_CTI3</name>
   <value>163</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMTX0</name>
   <value>164</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMTX1</name>
   <value>165</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMTX2</name>
   <value>166</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMTX3</name>
   <value>167</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMRX0</name>
   <value>168</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMRX1</name>
   <value>169</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMRX2</name>
   <value>170</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_COMMRX3</name>
   <value>171</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_PMU0</name>
   <value>172</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_PMU1</name>
   <value>173</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_PMU2</name>
   <value>174</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_PMU3</name>
   <value>175</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>C0_AXI_ERROR</name>
   <value>176</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>AXI_WR_IRQ</name>
   <value>177</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>AXI_RD_IRQ</name>
   <value>178</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>DBGRSTREQ0</name>
   <value>179</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>DBGRSTREQ1</name>
   <value>180</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>DBGRSTREQ2</name>
   <value>181</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>DBGRSTREQ3</name>
   <value>182</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nVCPUMNTIRQ0</name>
   <value>183</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nVCPUMNTIRQ1</name>
   <value>184</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nVCPUMNTIRQ2</name>
   <value>185</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nVCPUMNTIRQ3</name>
   <value>186</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nCOMMIRQ0</name>
   <value>187</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nCOMMIRQ1</name>
   <value>188</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nCOMMIRQ2</name>
   <value>189</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>nCOMMIRQ3</name>
   <value>190</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>DBGPWRUPREQ_out</name>
   <value>191</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>C0_RST_CTRL</name>
    <displayName>C0_RST_CTRL</displayName>
    <description>Cluster 0 Reset Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG0</name>
    <displayName>C0_CTRL_REG0</displayName>
    <description>Cluster 0 Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG1</name>
    <displayName>C0_CTRL_REG1</displayName>
    <description>Cluster 0 Control Register1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG2</name>
    <displayName>C0_CTRL_REG2</displayName>
    <description>Cluster 0 Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CACHE_CFG_REG</name>
    <displayName>CACHE_CFG_REG</displayName>
    <description>Cache Configuration Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000060</addressOffset>
    <register>
     <name>C0_CPUx_CTRL_REG</name>
     <displayName>C0_CPUx_CTRL_REG</displayName>
     <description>Cluster 0 CPU0..CPU03 Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>C0_CPU_STATUS</name>
    <displayName>C0_CPU_STATUS</displayName>
    <description>Cluster 0 CPU Status Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_STATUS_REG</name>
    <displayName>L2_STATUS_REG</displayName>
    <description>Cluster 0 L2 Status Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CCU</name>
  <description>Clock Controller Unit (CCU)</description>
  <baseAddress>0x03001000</baseAddress>
  <interrupt>
   <name>CLK_DET</name>
   <value>73</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>PLL_CPUX_CTRL_REG</name>
    <displayName>PLL_CPUX_CTRL_REG</displayName>
    <description>PLL_CPUX Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_CTRL_REG</name>
    <displayName>PLL_DDR0_CTRL_REG</displayName>
    <description>PLL_DDR0 Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_CTRL_REG</name>
    <displayName>PLL_DDR1_CTRL_REG</displayName>
    <description>PLL_DDR1 Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_CTRL_REG</name>
    <displayName>PLL_PERI0_CTRL_REG</displayName>
    <description>PLL_PERI0 Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_CTRL_REG</name>
    <displayName>PLL_PERI1_CTRL_REG</displayName>
    <description>PLL_PERI1 Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_CTRL_REG</name>
    <displayName>PLL_GPU0_CTRL_REG</displayName>
    <description>PLL_GPU0 Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Control Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_CTRL_REG</name>
    <displayName>PLL_VIDEO2_CTRL_REG</displayName>
    <description>PLL_VIDEO2 Control Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_CTRL_REG</name>
    <displayName>PLL_VE_CTRL_REG</displayName>
    <description>PLL_VE Control Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_CTRL_REG</name>
    <displayName>PLL_DE_CTRL_REG</displayName>
    <description>PLL_DE Control Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_CTRL_REG</name>
    <displayName>PLL_AUDIO_CTRL_REG</displayName>
    <description>PLL_AUDIO Control Register</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CSI_CTRL_REG</name>
    <displayName>PLL_CSI_CTRL_REG</displayName>
    <description>PLL_CSI Control Register</description>
    <addressOffset>0x0E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_PAT_CTRL_REG</name>
    <displayName>PLL_DDR0_PAT_CTRL_REG</displayName>
    <description>PLL_DDR0 Pattern Control Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_PAT_CTRL_REG</name>
    <displayName>PLL_DDR1_PAT_CTRL_REG</displayName>
    <description>PLL_DDR1 Pattern Control Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_PAT0_CTRL_REG</name>
    <displayName>PLL_PERI0_PAT0_CTRL_REG</displayName>
    <description>PLL_PERI0 Pattern0 Control Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_PAT1_CTRL_REG</name>
    <displayName>PLL_PERI0_PAT1_CTRL_REG</displayName>
    <description>PLL_PERI0 Pattern1 Control Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_PAT0_CTRL_REG</name>
    <displayName>PLL_PERI1_PAT0_CTRL_REG</displayName>
    <description>PLL_PERI1 Pattern0 Control Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_PAT1_CTRL_REG</name>
    <displayName>PLL_PERI1_PAT1_CTRL_REG</displayName>
    <description>PLL_PERI1 Pattern1 Control Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_PAT0_CTRL_REG</name>
    <displayName>PLL_GPU0_PAT0_CTRL_REG</displayName>
    <description>PLL_GPU0 Pattern0 Control Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_PAT1_CTRL_REG</name>
    <displayName>PLL_GPU0_PAT1_CTRL_REG</displayName>
    <description>PLL_GPU0 Pattern1 Control Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern0 Control Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern1 Control Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern0 Control Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern1 Control Register</description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO2_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO2 Pattern0 Control Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO2_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO2 Pattern1 Control Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT0_CTRL_REG</name>
    <displayName>PLL_VE_PAT0_CTRL_REG</displayName>
    <description>PLL_VE Pattern0 Control Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT1_CTRL_REG</name>
    <displayName>PLL_VE_PAT1_CTRL_REG</displayName>
    <description>PLL_VE Pattern1 Control Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_PAT0_CTRL_REG</name>
    <displayName>PLL_DE_PAT0_CTRL_REG</displayName>
    <description>PLL_DE Pattern0 Control Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_PAT1_CTRL_REG</name>
    <displayName>PLL_DE_PAT1_CTRL_REG</displayName>
    <description>PLL_DE Pattern1 Control Register</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_PAT0_CTRL_REG</name>
    <displayName>PLL_AUDIO_PAT0_CTRL_REG</displayName>
    <description>PLL_AUDIO Pattern0 Control Register</description>
    <addressOffset>0x178</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_PAT1_CTRL_REG</name>
    <displayName>PLL_AUDIO_PAT1_CTRL_REG</displayName>
    <description>PLL_AUDIO Pattern1 Control Register</description>
    <addressOffset>0x17C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CSI_PAT0_CTRL_REG</name>
    <displayName>PLL_CSI_PAT0_CTRL_REG</displayName>
    <description>PLL_CSI Pattern0 Control Register</description>
    <addressOffset>0x1E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CSI_PAT1_CTRL_REG</name>
    <displayName>PLL_CSI_PAT1_CTRL_REG</displayName>
    <description>PLL_CSI Pattern1 Control Register</description>
    <addressOffset>0x1E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_BIAS_REG</name>
    <displayName>PLL_CPUX_BIAS_REG</displayName>
    <description>PLL_CPUX Bias Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_BIAS_REG</name>
    <displayName>PLL_DDR0_BIAS_REG</displayName>
    <description>PLL_DDR0 Bias Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_BIAS_REG</name>
    <displayName>PLL_DDR1_BIAS_REG</displayName>
    <description>PLL_DDR1 Bias Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_BIAS_REG</name>
    <displayName>PLL_PERI0_BIAS_REG</displayName>
    <description>PLL_PERI0 Bias Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_BIAS_REG</name>
    <displayName>PLL_PERI1_BIAS_REG</displayName>
    <description>PLL_PERI1 Bias Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_BIAS_REG</name>
    <displayName>PLL_GPU0_BIAS_REG</displayName>
    <description>PLL_GPU0 Bias Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_BIAS_REG</name>
    <displayName>PLL_VIDEO0_BIAS_REG</displayName>
    <description>PLL_VIDEO0 Bias Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_BIAS_REG</name>
    <displayName>PLL_VIDEO1_BIAS_REG</displayName>
    <description>PLL_VIDEO1 Bias Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_BIAS_REG</name>
    <displayName>PLL_VE_BIAS_REG</displayName>
    <description>PLL_VE Bias Register</description>
    <addressOffset>0x358</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_BIAS_REG</name>
    <displayName>PLL_DE_BIAS_REG</displayName>
    <description>PLL_DE Bias Register</description>
    <addressOffset>0x360</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_BIAS_REG</name>
    <displayName>PLL_AUDIO_BIAS_REG</displayName>
    <description>PLL_AUDIO Bias Register</description>
    <addressOffset>0x378</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CSI_BIAS_REG</name>
    <displayName>PLL_CSI_BIAS_REG</displayName>
    <description>PLL_CSI Bias Register</description>
    <addressOffset>0x3E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_TUN_REG</name>
    <displayName>PLL_CPUX_TUN_REG</displayName>
    <description>PLL_CPUX Tuning Register</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CPUX_AXI_CFG_REG</name>
    <displayName>CPUX_AXI_CFG_REG</displayName>
    <description>CPUX_AXI Configuration Register</description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PSI_AHB1_AHB2_CFG_REG</name>
    <displayName>PSI_AHB1_AHB2_CFG_REG</displayName>
    <description>PSI_AHB1_AHB2 Configuration Register</description>
    <addressOffset>0x510</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AHB3_CFG_REG</name>
    <displayName>AHB3_CFG_REG</displayName>
    <description>AHB3 Configuration Register</description>
    <addressOffset>0x51C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB1_CFG_REG</name>
    <displayName>APB1_CFG_REG</displayName>
    <description>APB1 Configuration Register</description>
    <addressOffset>0x520</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB2_CFG_REG</name>
    <displayName>APB2_CFG_REG</displayName>
    <description>APB2 Configuration Register</description>
    <addressOffset>0x524</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_CFG_REG</name>
    <displayName>MBUS_CFG_REG</displayName>
    <description>MBUS Configuration Register</description>
    <addressOffset>0x540</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_CLK_REG</name>
    <displayName>DE_CLK_REG</displayName>
    <description>DE Clock Register</description>
    <addressOffset>0x600</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_BGR_REG</name>
    <displayName>DE_BGR_REG</displayName>
    <description>DE Bus Gating Reset Register</description>
    <addressOffset>0x60C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DI_CLK_REG</name>
    <displayName>DI_CLK_REG</displayName>
    <description>DI Clock Register</description>
    <addressOffset>0x620</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DI_BGR_REG</name>
    <displayName>DI_BGR_REG</displayName>
    <description>DI Bus Gating Reset Register</description>
    <addressOffset>0x62C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_CLK_REG</name>
    <displayName>G2D_CLK_REG</displayName>
    <description>G2D Clock Register</description>
    <addressOffset>0x630</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_BGR_REG</name>
    <displayName>G2D_BGR_REG</displayName>
    <description>G2D Bus Gating Reset Register</description>
    <addressOffset>0x63C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_CLK0_REG</name>
    <displayName>GPU_CLK0_REG</displayName>
    <description>GPU Clock0 Register</description>
    <addressOffset>0x670</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_CLK1_REG</name>
    <displayName>GPU_CLK1_REG</displayName>
    <description>GPU Clock1 Register</description>
    <addressOffset>0x674</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_BGR_REG</name>
    <displayName>GPU_BGR_REG</displayName>
    <description>GPU Bus Gating Reset Register</description>
    <addressOffset>0x67C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CLK_REG</name>
    <displayName>CE_CLK_REG</displayName>
    <description>CE Clock Register</description>
    <addressOffset>0x680</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_BGR_REG</name>
    <displayName>CE_BGR_REG</displayName>
    <description>CE Bus Gating Reset Register</description>
    <addressOffset>0x68C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_CLK_REG</name>
    <displayName>VE_CLK_REG</displayName>
    <description>VE Clock Register</description>
    <addressOffset>0x690</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_BGR_REG</name>
    <displayName>VE_BGR_REG</displayName>
    <description>VE Bus Gating Reset Register</description>
    <addressOffset>0x69C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMA_BGR_REG</name>
    <displayName>DMA_BGR_REG</displayName>
    <description>DMA Bus Gating Reset Register</description>
    <addressOffset>0x70C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSTIMER_BGR_REG</name>
    <displayName>HSTIMER_BGR_REG</displayName>
    <description>HSTIMER Bus Gating Reset Register</description>
    <addressOffset>0x73C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CLK_REG</name>
    <displayName>AVS_CLK_REG</displayName>
    <description>AVS Clock Register</description>
    <addressOffset>0x740</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBGSYS_BGR_REG</name>
    <displayName>DBGSYS_BGR_REG</displayName>
    <description>DBGSYS Bus Gating Reset Register</description>
    <addressOffset>0x78C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PSI_BGR_REG</name>
    <displayName>PSI_BGR_REG</displayName>
    <description>PSI Bus Gating Reset Register</description>
    <addressOffset>0x79C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PWM_BGR_REG</name>
    <displayName>PWM_BGR_REG</displayName>
    <description>PWM Bus Gating Reset Register</description>
    <addressOffset>0x7AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_BGR_REG</name>
    <displayName>IOMMU_BGR_REG</displayName>
    <description>IOMMU Bus Gating Reset Register</description>
    <addressOffset>0x7BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_CLK_REG</name>
    <displayName>DRAM_CLK_REG</displayName>
    <description>DRAM Clock Register</description>
    <addressOffset>0x800</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_MAT_CLK_GATING_REG</name>
    <displayName>MBUS_MAT_CLK_GATING_REG</displayName>
    <description>MBUS Master Clock Gating Register</description>
    <addressOffset>0x804</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_BGR_REG</name>
    <displayName>DRAM_BGR_REG</displayName>
    <description>DRAM Bus Gating Reset Register</description>
    <addressOffset>0x80C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND0_0_CLK_REG</name>
    <displayName>NAND0_0_CLK_REG</displayName>
    <description>NAND0_0 Clock Register</description>
    <addressOffset>0x810</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND0_1_CLK_REG</name>
    <displayName>NAND0_1_CLK_REG</displayName>
    <description>NAND0_1 Clock Register</description>
    <addressOffset>0x814</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND_BGR_REG</name>
    <displayName>NAND_BGR_REG</displayName>
    <description>NAND Bus Gating Reset Register</description>
    <addressOffset>0x82C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC0_CLK_REG</name>
    <displayName>SMHC0_CLK_REG</displayName>
    <description>SMHC0 Clock Register</description>
    <addressOffset>0x830</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC1_CLK_REG</name>
    <displayName>SMHC1_CLK_REG</displayName>
    <description>SMHC1 Clock Register</description>
    <addressOffset>0x834</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC2_CLK_REG</name>
    <displayName>SMHC2_CLK_REG</displayName>
    <description>SMHC2 Clock Register</description>
    <addressOffset>0x838</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BGR_REG</name>
    <displayName>SMHC_BGR_REG</displayName>
    <description>SMHC Bus Gating Reset Register</description>
    <addressOffset>0x84C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_BGR_REG</name>
    <displayName>UART_BGR_REG</displayName>
    <description>UART Bus Gating Reset Register</description>
    <addressOffset>0x90C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_BGR_REG</name>
    <displayName>TWI_BGR_REG</displayName>
    <description>TWI Bus Gating Reset Register</description>
    <addressOffset>0x91C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_BGR_REG</name>
    <displayName>SCR_BGR_REG</displayName>
    <description>SCR Bus Gating Reset Register</description>
    <addressOffset>0x93C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI0_CLK_REG</name>
    <displayName>SPI0_CLK_REG</displayName>
    <description>SPI0 Clock Register</description>
    <addressOffset>0x940</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI1_CLK_REG</name>
    <displayName>SPI1_CLK_REG</displayName>
    <description>SPI1 Clock Register</description>
    <addressOffset>0x944</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BGR_REG</name>
    <displayName>SPI_BGR_REG</displayName>
    <description>SPI Bus Gating Reset Register</description>
    <addressOffset>0x96C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EPHY_25M_CLK_REG</name>
    <displayName>EPHY_25M_CLK_REG</displayName>
    <description>EPHY_25M Clock Register</description>
    <addressOffset>0x970</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_BGR_REG</name>
    <displayName>EMAC_BGR_REG</displayName>
    <description>EMAC Bus Gating Reset Register</description>
    <addressOffset>0x97C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TS_CLK_REG</name>
    <displayName>TS_CLK_REG</displayName>
    <description>TS Clock Register</description>
    <addressOffset>0x9B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TS_BGR_REG</name>
    <displayName>TS_BGR_REG</displayName>
    <description>TS Bus Gating Reset Register</description>
    <addressOffset>0x9BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPADC_BGR_REG</name>
    <displayName>GPADC_BGR_REG</displayName>
    <description>GPADC Bus Gating Reset Register</description>
    <addressOffset>0x9EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_BGR_REG</name>
    <displayName>THS_BGR_REG</displayName>
    <description>THS Bus Gating Reset Register</description>
    <addressOffset>0x9FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_CLK_REG</name>
    <displayName>OWA_CLK_REG</displayName>
    <description>OWA Clock Register</description>
    <addressOffset>0xA20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_BGR_REG</name>
    <displayName>OWA_BGR_REG</displayName>
    <description>OWA Bus Gating Reset Register</description>
    <addressOffset>0xA2C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CLK_REG</name>
    <displayName>DMIC_CLK_REG</displayName>
    <description>DMIC Clock Register</description>
    <addressOffset>0xA40</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_BGR_REG</name>
    <displayName>DMIC_BGR_REG</displayName>
    <description>DMIC Bus Gating Reset Register</description>
    <addressOffset>0xA4C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_1X_CLK_REG</name>
    <displayName>AUDIO_CODEC_1X_CLK_REG</displayName>
    <description>AUDIO CODEC 1X Clock Register</description>
    <addressOffset>0xA50</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_4X_CLK_REG</name>
    <displayName>AUDIO_CODEC_4X_CLK_REG</displayName>
    <description>AUDIO CODEC 4X Clock Register</description>
    <addressOffset>0xA54</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_BGR_REG</name>
    <displayName>AUDIO_CODEC_BGR_REG</displayName>
    <description>AUDIO CODEC Bus Gating Reset Register</description>
    <addressOffset>0xA5C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_HUB_CLK_REG</name>
    <displayName>AUDIO_HUB_CLK_REG</displayName>
    <description>AUDIO_HUB Clock Register</description>
    <addressOffset>0xA60</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_HUB_BGR_REG</name>
    <displayName>AUDIO_HUB_BGR_REG</displayName>
    <description>AUDIO_HUB Bus Gating Reset Register</description>
    <addressOffset>0xA6C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB0_CLK_REG</name>
    <displayName>USB0_CLK_REG</displayName>
    <description>USB0 Clock Register</description>
    <addressOffset>0xA70</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB1_CLK_REG</name>
    <displayName>USB1_CLK_REG</displayName>
    <description>USB1 Clock Register</description>
    <addressOffset>0xA74</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB2_CLK_REG</name>
    <displayName>USB2_CLK_REG</displayName>
    <description>USB2 Clock Register</description>
    <addressOffset>0xA78</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB3_CLK_REG</name>
    <displayName>USB3_CLK_REG</displayName>
    <description>USB3 Clock Register</description>
    <addressOffset>0xA7C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_BGR_REG</name>
    <displayName>USB_BGR_REG</displayName>
    <description>USB Bus Gating Reset Register</description>
    <addressOffset>0xA8C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI0_CLK_REG</name>
    <displayName>HDMI0_CLK_REG</displayName>
    <description>HDMI0 Clock Register</description>
    <addressOffset>0xB00</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI0_SLOW_CLK_REG</name>
    <displayName>HDMI0_SLOW_CLK_REG</displayName>
    <description>HDMI0 Slow Clock Register</description>
    <addressOffset>0xB04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_CEC_CLK_REG</name>
    <displayName>HDMI_CEC_CLK_REG</displayName>
    <description>HDMI CEC Clock Register</description>
    <addressOffset>0xB10</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_BGR_REG</name>
    <displayName>HDMI_BGR_REG</displayName>
    <description>HDMI Bus Gating Reset Register</description>
    <addressOffset>0xB1C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DISPLAY_IF_TOP_BGR_REG</name>
    <displayName>DISPLAY_IF_TOP_BGR_REG</displayName>
    <description>DISPLAY_IF_TOP BUS GATING RESET Register</description>
    <addressOffset>0xB5C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_LCD0_CLK_REG</name>
    <displayName>TCON_LCD0_CLK_REG</displayName>
    <description>TCON LCD0 Clock Register</description>
    <addressOffset>0xB60</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_LCD1_CLK_REG</name>
    <displayName>TCON_LCD1_CLK_REG</displayName>
    <description>TCON LCD1 Clock Register</description>
    <addressOffset>0xB64</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_LCD_BGR_REG</name>
    <displayName>TCON_LCD_BGR_REG</displayName>
    <description>TCON LCD BUS GATING RESET Register</description>
    <addressOffset>0xB7C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_TV0_CLK_REG</name>
    <displayName>TCON_TV0_CLK_REG</displayName>
    <description>TCON TV0 Clock Register</description>
    <addressOffset>0xB80</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_TV1_CLK_REG</name>
    <displayName>TCON_TV1_CLK_REG</displayName>
    <description>TCON TV1 Clock Register</description>
    <addressOffset>0xB84</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_TV_BGR_REG</name>
    <displayName>TCON_TV_BGR_REG</displayName>
    <description>TCON TV GATING RESET Register</description>
    <addressOffset>0xB9C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LVDS_BGR_REG</name>
    <displayName>LVDS_BGR_REG</displayName>
    <description>LVDS BUS GATING RESET Register</description>
    <addressOffset>0xBAC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TVE0_CLK_REG</name>
    <displayName>TVE0_CLK_REG</displayName>
    <description>TVE0 Clock Register</description>
    <addressOffset>0xBB0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TVE_BGR_REG</name>
    <displayName>TVE_BGR_REG</displayName>
    <description>TVE BUS GATING RESET Register</description>
    <addressOffset>0xBBC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_TOP_CLK_REG</name>
    <displayName>CSI_TOP_CLK_REG</displayName>
    <description>CSI TOP Clock Register</description>
    <addressOffset>0xC04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_MST_CLK0_REG</name>
    <displayName>CSI_MST_CLK0_REG</displayName>
    <description>CSI_Master Clock0 Register</description>
    <addressOffset>0xC08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_MST_CLK1_REG</name>
    <displayName>CSI_MST_CLK1_REG</displayName>
    <description>CSI_Master Clock1 Register</description>
    <addressOffset>0xC0C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_BGR_REG</name>
    <displayName>CSI_BGR_REG</displayName>
    <description>CSI Bus Gating Reset Register</description>
    <addressOffset>0xC2C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_HDCP_CLK_REG</name>
    <displayName>HDMI_HDCP_CLK_REG</displayName>
    <description>HDMI HDCP Clock Register</description>
    <addressOffset>0xC40</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_HDCP_BGR_REG</name>
    <displayName>HDMI_HDCP_BGR_REG</displayName>
    <description>HDMI HDCP Bus Gating Reset Register</description>
    <addressOffset>0xC4C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_SEC_SWITCH_REG</name>
    <displayName>CCU_SEC_SWITCH_REG</displayName>
    <description>CCU Security Switch Register</description>
    <addressOffset>0xF00</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_LOCK_DBG_CTRL_REG</name>
    <displayName>PLL_LOCK_DBG_CTRL_REG</displayName>
    <description>PLL Lock Debug Control Register</description>
    <addressOffset>0xF04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRE_DET_CTRL_REG</name>
    <displayName>FRE_DET_CTRL_REG</displayName>
    <description>Frequency Detect Control Register</description>
    <addressOffset>0xF08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRE_UP_LIM_REG</name>
    <displayName>FRE_UP_LIM_REG</displayName>
    <description>Frequency Up Limit Register</description>
    <addressOffset>0xF0C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRE_DOWN_LIM_REG</name>
    <displayName>FRE_DOWN_LIM_REG</displayName>
    <description>Frequency Down Limit Register</description>
    <addressOffset>0xF10</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_24M_27M_CLK_OUTPUT_REG</name>
    <displayName>CCU_24M_27M_CLK_OUTPUT_REG</displayName>
    <description>24M or 27M Clock Output Register</description>
    <addressOffset>0xF20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CE_NS</name>
  <description>The Crypto Engine (CE) module</description>
  <baseAddress>0x01904000</baseAddress>
  <interrupt>
   <name>CE_NS</name>
   <value>123</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>CE_S</name>
   <value>124</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>CE_TDA</name>
    <displayName>CE_TDA</displayName>
    <description>Task Descriptor Address</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ICR</name>
    <displayName>CE_ICR</displayName>
    <description>Interrupt Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ISR</name>
    <displayName>CE_ISR</displayName>
    <description>Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TLR</name>
    <displayName>CE_TLR</displayName>
    <description>Task Load Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TSR</name>
    <displayName>CE_TSR</displayName>
    <description>Task Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ESR</name>
    <displayName>CE_ESR</displayName>
    <description>Error Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_SCSA</name>
    <displayName>CE_SCSA</displayName>
    <description>Symmetric Algorithm DMA Current Source Address</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_SCDA</name>
    <displayName>CE_SCDA</displayName>
    <description>Symmetric Algorithm DMA Current Destination Address</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_HCSA</name>
    <displayName>CE_HCSA</displayName>
    <description>HASH Algorithm DMA Current Source Address</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_HCDA</name>
    <displayName>CE_HCDA</displayName>
    <description>HASH Algorithm DMA Current Destination Address</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ACSA</name>
    <displayName>CE_ACSA</displayName>
    <description>Asymmetric Algorithm DMA Current Source Address</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ACDA</name>
    <displayName>CE_ACDA</displayName>
    <description>Asymmetric Algorithm DMA Current Destination Address</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_XCSA</name>
    <displayName>CE_XCSA</displayName>
    <description>XTS Algorithm DMA Current Source Address</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_XCDA</name>
    <displayName>CE_XCDA</displayName>
    <description>XTS Algorithm DMA Current Destination Address</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="CE_NS">
  <name>CE_S</name>
  <baseAddress>0x01904800</baseAddress>
  <interrupt>
   <name>CE_NS</name>
   <value>123</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>CE_S</name>
   <value>124</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>CPU_SUBSYS_CTRL_H616</name>
  <description>H616 CPU Subsystem Control Register List</description>
  <baseAddress>0x08100000</baseAddress>
  <registers>
   <register>
    <name>GENER_CTRL_REG0</name>
    <displayName>GENER_CTRL_REG0</displayName>
    <description>General Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG1</name>
    <displayName>GENER_CTRL_REG1</displayName>
    <description>General Control Register1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GIC_JTAG_RST_CTRL</name>
    <displayName>GIC_JTAG_RST_CTRL</displayName>
    <description>GIC and Jtag Reset Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_INT_EN</name>
    <displayName>C0_INT_EN</displayName>
    <description>Cluster0 Interrupt Enable Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_FIQ_STATUS</name>
    <displayName>IRQ_FIQ_STATUS</displayName>
    <description>IRQ/FIQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG2</name>
    <displayName>GENER_CTRL_REG2</displayName>
    <description>General Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBG_STATE</name>
    <displayName>DBG_STATE</displayName>
    <description>Debug State Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CPU_SUBSYS_CTRL_T507</name>
  <description>T507 CPU Subsystem Control Register List</description>
  <baseAddress>0x08100000</baseAddress>
  <registers>
   <register>
    <name>GENER_CTRL_REG0</name>
    <displayName>GENER_CTRL_REG0</displayName>
    <description>General Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG1</name>
    <displayName>GENER_CTRL_REG1</displayName>
    <description>General Control Register1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GIC_JTAG_RST_CTRL</name>
    <displayName>GIC_JTAG_RST_CTRL</displayName>
    <description>GIC and Jtag Reset Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_INT_EN</name>
    <displayName>C0_INT_EN</displayName>
    <description>Cluster0 Interrupt Enable Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_FIQ_STATUS</name>
    <displayName>IRQ_FIQ_STATUS</displayName>
    <description>IRQ/FIQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG2</name>
    <displayName>GENER_CTRL_REG2</displayName>
    <description>General Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBG_STATE</name>
    <displayName>DBG_STATE</displayName>
    <description>Debug State Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>CPUx_CTRL_REG</name>
     <displayName>CPUx_CTRL_REG</displayName>
     <description>CPU0..CPU3 Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000040</addressOffset>
    <registers>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>Reset Vector Base Address Registerx_L</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>Reset Vector Base Address Registerx_H</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_MIXER0_BLD</name>
  <description>Display Engine (DE) - Blender</description>
  <baseAddress>0x01281000</baseAddress>
  <registers>
   <register>
    <name>BLD_EN_COLOR_CTL</name>
    <displayName>BLD_EN_COLOR_CTL</displayName>
    <description>BLD_FILL_COLOR_CTL Offset 0x000 BLD fill color control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000004</addressOffset>
    <registers>
     <register>
      <name>BLD_FILL_COLOR</name>
      <displayName>BLD_FILL_COLOR</displayName>
      <description>BLD fill color register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BLD_CH_ISIZE</name>
      <displayName>BLD_CH_ISIZE</displayName>
      <description>BLD input memory size register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BLD_CH_OFFSET</name>
      <displayName>BLD_CH_OFFSET</displayName>
      <description>BLD input memory offset register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x060</dimIncrement>
   </cluster>
   <register>
    <name>ROUTE</name>
    <displayName>ROUTE</displayName>
    <description>BLD_CH_RTCTL BLD routing control register (default value 0x00543210)</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PREMULTIPLY</name>
    <displayName>PREMULTIPLY</displayName>
    <description>BLD pre-multiply control register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BKCOLOR</name>
    <displayName>BKCOLOR</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OUTPUT_SIZE</name>
    <displayName>OUTPUT_SIZE</displayName>
    <description></description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000090</addressOffset>
    <register>
     <name>BLD_MODE</name>
     <displayName>BLD_MODE</displayName>
     <description>BLD_CTL SUN8I_MIXER_BLEND_MODE blender0..blaener3 (or more)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <register>
    <name>CK_CTL</name>
    <displayName>CK_CTL</displayName>
    <description></description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CK_CFG</name>
    <displayName>CK_CFG</displayName>
    <description></description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>CK_MAX</name>
     <displayName>CK_MAX</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000E0</addressOffset>
    <register>
     <name>CK_MIN</name>
     <displayName>CK_MIN</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>OUT_CTL</name>
    <displayName>OUT_CTL</displayName>
    <description></description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_CTL</name>
    <displayName>CSC_CTL</displayName>
    <description>SUN50I_MIXER_BLEND_CSC_CTL </description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>12</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>CSC_COEFF</name>
     <displayName>CSC_COEFF</displayName>
     <description>SUN50I_MIXER_BLEND_CSC_COEFF(base, layer, x) ((base) + 0x110 + (layer)*0x30 + (x)*4)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x030</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_MIXER0_BLD">
  <name>DE_MIXER1_BLD</name>
  <baseAddress>0x012A1000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_BLS1</name>
  <description>Blue Level Stretch (BLS)</description>
  <baseAddress>0x01111000</baseAddress>
  <registers>
   <register>
    <name>BLS_CTRL_REG</name>
    <displayName>BLS_CTRL_REG</displayName>
    <description>BLS module control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLS_SIZE_REG</name>
    <displayName>BLS_SIZE_REG</displayName>
    <description>BLS size register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLS_WIN0_REG</name>
    <displayName>BLS_WIN0_REG</displayName>
    <description>BLS window setting register0</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLS_WIN1_REG</name>
    <displayName>BLS_WIN1_REG</displayName>
    <description>BLS window setting register1</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000010</addressOffset>
    <register>
     <name>BLS_ATTLUT_REG</name>
     <displayName>BLS_ATTLUT_REG</displayName>
     <description>0x10+N*0x4 BLS attenuation LUT register, +N*0x4 (N = 0,1,2,3)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>BLS_POS_REG</name>
    <displayName>BLS_POS_REG</displayName>
    <description>BLS blue zone position register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000030</addressOffset>
    <register>
     <name>BLS_GAINLUT_REG</name>
     <displayName>BLS_GAINLUT_REG</displayName>
     <description>0x30+N*0x4 BLS GainLUT access register, +N*0x4, Total 16byte, 16*8bit (N = 0,1,2,3)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_BLS1">
  <name>DE_BLS2</name>
  <baseAddress>0x01131000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_BLS1">
  <name>DE_BLS3</name>
  <baseAddress>0x01151000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_BLS1">
  <name>DE_BLS4</name>
  <baseAddress>0x011D1000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_BLS1">
  <name>DE_BLS5</name>
  <baseAddress>0x011F1000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_BLS1">
  <name>DE_BLS6</name>
  <baseAddress>0x01211000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_DNS1</name>
  <description>Denoise (DNS)</description>
  <baseAddress>0x01114000</baseAddress>
  <registers>
   <register>
    <name>DNS_CTL</name>
    <displayName>DNS_CTL</displayName>
    <description>DNS module control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DNS_SIZE</name>
    <displayName>DNS_SIZE</displayName>
    <description>DNS size register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_DNS1">
  <name>DE_DNS2</name>
  <baseAddress>0x01134000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_DNS1">
  <name>DE_DNS3</name>
  <baseAddress>0x01151400</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_DNS1">
  <name>DE_DNS4</name>
  <baseAddress>0x011D4000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_DNS1">
  <name>DE_DNS5</name>
  <baseAddress>0x011F4000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_DNS1">
  <name>DE_DNS6</name>
  <baseAddress>0x01214000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_FCC1</name>
  <description>Fancy color curvature (FCC)</description>
  <baseAddress>0x01111400</baseAddress>
  <registers>
   <register>
    <name>FCC_CTL_REG</name>
    <displayName>FCC_CTL_REG</displayName>
    <description>FCC Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FCC_INPUT_SIZE_REG</name>
    <displayName>FCC_INPUT_SIZE_REG</displayName>
    <description>FCC Input Size Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FCC_OUTPUT_WIN0_REG</name>
    <displayName>FCC_OUTPUT_WIN0_REG</displayName>
    <description>FCC Output Window0 Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FCC_OUTPUT_WIN1_REG</name>
    <displayName>FCC_OUTPUT_WIN1_REG</displayName>
    <description>FCC Output Window1 Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_FCC1">
  <name>DE_FCC2</name>
  <baseAddress>0x01131400</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCC1">
  <name>DE_FCC3</name>
  <baseAddress>0x01151400</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCC1">
  <name>DE_FCC4</name>
  <baseAddress>0x011D1400</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCC1">
  <name>DE_FCC5</name>
  <baseAddress>0x011F1400</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCC1">
  <name>DE_FCC6</name>
  <baseAddress>0x01211400</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_FCE1</name>
  <description>Fresh and Contrast Enhancement (FCE)</description>
  <baseAddress>0x01110000</baseAddress>
  <registers>
   <register>
    <name>GCTRL_REG</name>
    <displayName>GCTRL_REG</displayName>
    <description>Control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FCE_SIZE_REG</name>
    <displayName>FCE_SIZE_REG</displayName>
    <description>Size setting register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FCE_WIN0_REG</name>
    <displayName>FCE_WIN0_REG</displayName>
    <description>Window setting 0 register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FCE_WIN1_REG</name>
    <displayName>FCE_WIN1_REG</displayName>
    <description>Window setting 1 register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HIST_SUM_REG</name>
    <displayName>HIST_SUM_REG</displayName>
    <description>Histogram sum register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HIST_STATUS_REG</name>
    <displayName>HIST_STATUS_REG</displayName>
    <description>Histogram status register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_STATUS_REG</name>
    <displayName>CE_STATUS_REG</displayName>
    <description>CE LUT status register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CC_REG</name>
    <displayName>CE_CC_REG</displayName>
    <description>CE chroma compensation function setting register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FTC_GAIN_REG</name>
    <displayName>FTC_GAIN_REG</displayName>
    <description>FTC gain setting register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FTD_HUE_THR_REG</name>
    <displayName>FTD_HUE_THR_REG</displayName>
    <description>FTD hue threshold setting register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FTD_CHROMA_THR_REG</name>
    <displayName>FTD_CHROMA_THR_REG</displayName>
    <description>FTD chroma threshold setting register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FTD_SLP_REG</name>
    <displayName>FTD_SLP_REG</displayName>
    <description>FTD slop setting register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_ENABLE_REG</name>
    <displayName>CSC_ENABLE_REG</displayName>
    <description>CSC enable setting register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_D0_REG</name>
    <displayName>CSC_D0_REG</displayName>
    <description>CSC Constant D0 Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_D1_REG</name>
    <displayName>CSC_D1_REG</displayName>
    <description>CSC Constant D1 Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_D2_REG</name>
    <displayName>CSC_D2_REG</displayName>
    <description>CSC Constant D2 Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C00_REG</name>
    <displayName>CSC_C00_REG</displayName>
    <description>CSC Coefficient 00 Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C01_REG</name>
    <displayName>CSC_C01_REG</displayName>
    <description>CSC Coefficient 01 Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C02_REG</name>
    <displayName>CSC_C02_REG</displayName>
    <description>CSC Coefficient 02 Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C03_REG</name>
    <displayName>CSC_C03_REG</displayName>
    <description>CSC Constant 03 Register</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C10_REG</name>
    <displayName>CSC_C10_REG</displayName>
    <description>CSC Coefficient 10 Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C11_REG</name>
    <displayName>CSC_C11_REG</displayName>
    <description>CSC Coefficient 11 Register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C12_REG</name>
    <displayName>CSC_C12_REG</displayName>
    <description>CSC Coefficient 12 Register</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C13_REG</name>
    <displayName>CSC_C13_REG</displayName>
    <description>CSC Constant 13 Register</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C20_REG</name>
    <displayName>CSC_C20_REG</displayName>
    <description>CSC Coefficient 20 Register</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C21_REG</name>
    <displayName>CSC_C21_REG</displayName>
    <description>CSC Coefficient 21 Register</description>
    <addressOffset>0x074</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C22_REG</name>
    <displayName>CSC_C22_REG</displayName>
    <description>CSC Coefficient 22 Register</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSC_C23_REG</name>
    <displayName>CSC_C23_REG</displayName>
    <description>CSC Constant 23 Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>128</dim>
    <addressOffset>0x00000200</addressOffset>
    <register>
     <name>CE_LUT_REGN</name>
     <displayName>CE_LUT_REGN</displayName>
     <description>0x200+N*4 CE LUT register N (N=0:127)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x200</dimIncrement>
   </cluster>
   <cluster>
    <dim>256</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>HIST_CNT_REGN</name>
     <displayName>HIST_CNT_REGN</displayName>
     <description>0x400+N*4 Histogram count register N (N=0:255)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_FCE1">
  <name>DE_FCE2</name>
  <baseAddress>0x01130000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCE1">
  <name>DE_FCE3</name>
  <baseAddress>0x01150000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCE1">
  <name>DE_FCE4</name>
  <baseAddress>0x011D0000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCE1">
  <name>DE_FCE5</name>
  <baseAddress>0x011F0000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_FCE1">
  <name>DE_FCE6</name>
  <baseAddress>0x01210000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_MIXER0_GLB</name>
  <description>Display Engine (DE) - Global Control</description>
  <baseAddress>0x01008100</baseAddress>
  <registers>
   <register>
    <name>GLB_CTL</name>
    <displayName>GLB_CTL</displayName>
    <description>Global control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_STS</name>
    <displayName>GLB_STS</displayName>
    <description>Global status register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_SIZE</name>
    <displayName>GLB_SIZE</displayName>
    <description>Global size register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_CLK</name>
    <displayName>GLB_CLK</displayName>
    <description>Global clock register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_DBUFFER</name>
    <displayName>GLB_DBUFFER</displayName>
    <description>Global double buffer control register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_MIXER0_GLB">
  <name>DE_MIXER1_GLB</name>
  <baseAddress>0x01008140</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_TOP</name>
  <description>Display Engine (DE) TOP (APB)</description>
  <baseAddress>0x01008000</baseAddress>
  <interrupt>
   <name>DE</name>
   <value>120</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DE_SCLK_GATE</name>
    <displayName>DE_SCLK_GATE</displayName>
    <description>DE SCLK Gating Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_HCLK_GATE</name>
    <displayName>DE_HCLK_GATE</displayName>
    <description>DE HCLK Gating Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_AHB_RESET</name>
    <displayName>DE_AHB_RESET</displayName>
    <description>DE AHB Reset Register DE_MBUS_CLOCK_ADDR</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_SCLK_DIV</name>
    <displayName>DE_SCLK_DIV</displayName>
    <description>DE SCLK Division Register </description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE2TCON_MUX</name>
    <displayName>DE2TCON_MUX</displayName>
    <description>DE MUX Register DE2TCON_MUX_OFFSET</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_VER_CTL</name>
    <displayName>DE_VER_CTL</displayName>
    <description>DE_VER_CTL_OFFSET</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_RTWB_MUX</name>
    <displayName>DE_RTWB_MUX</displayName>
    <description>DE_RTWB_MUX_OFFSET</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_CHN2CORE_MUX</name>
    <displayName>DE_CHN2CORE_MUX</displayName>
    <description>DE_CHN2CORE_MUX_OFFSET</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000028</addressOffset>
    <register>
     <name>DE_PORT2CHN_MUX</name>
     <displayName>DE_PORT2CHN_MUX</displayName>
     <description>DE_PORT2CHN_MUX_OFFSET(disp) (0x8028 + (disp) * 0x4)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>DE_DEBUG_CTL</name>
    <displayName>DE_DEBUG_CTL</displayName>
    <description>DE_DEBUG_CTL_OFFSET</description>
    <addressOffset>0x0E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_UI1</name>
  <description>Display Engine (DE) - UI surface</description>
  <baseAddress>0x011C1000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <register>
      <name>ATTR</name>
      <displayName>ATTR</displayName>
      <description></description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SIZE</name>
      <displayName>SIZE</displayName>
      <description></description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>COORD</name>
      <displayName>COORD</displayName>
      <description></description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PITCH</name>
      <displayName>PITCH</displayName>
      <description></description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TOP_LADDR</name>
      <displayName>TOP_LADDR</displayName>
      <description></description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BOT_LADDR</name>
      <displayName>BOT_LADDR</displayName>
      <description></description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>FCOLOR</name>
      <displayName>FCOLOR</displayName>
      <description></description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <register>
    <name>TOP_HADDR</name>
    <displayName>TOP_HADDR</displayName>
    <description></description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BOT_HADDR</name>
    <displayName>BOT_HADDR</displayName>
    <description></description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OVL_SIZE</name>
    <displayName>OVL_SIZE</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_UI1">
  <name>DE_UI2</name>
  <baseAddress>0x011E1000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_UI1">
  <name>DE_UI3</name>
  <baseAddress>0x01201000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_VI1</name>
  <description>Display Engine (DE) - VI surface</description>
  <baseAddress>0x01101000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <register>
      <name>ATTR</name>
      <displayName>ATTR</displayName>
      <description></description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SIZE</name>
      <displayName>SIZE</displayName>
      <description></description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>COORD</name>
      <displayName>COORD</displayName>
      <description></description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x0000000C</addressOffset>
      <register>
       <name>PITCH</name>
       <displayName>PITCH</displayName>
       <description>ix=0: Y, ix=1: U/UV channel, ix=3: V channel </description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000018</addressOffset>
      <register>
       <name>TOP_LADDR</name>
       <displayName>TOP_LADDR</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000024</addressOffset>
      <register>
       <name>BOT_LADDR</name>
       <displayName>BOT_LADDR</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
    </registers>
    <dimIncrement>0x0C0</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>FCOLOR</name>
     <displayName>FCOLOR</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x000000D0</addressOffset>
    <register>
     <name>TOP_HADDR</name>
     <displayName>TOP_HADDR</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x000000DC</addressOffset>
    <register>
     <name>BOT_HADDR</name>
     <displayName>BOT_HADDR</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <register>
    <name>OVL_SIZE</name>
    <displayName>OVL_SIZE</displayName>
    <description>OVL_V overlay window size register</description>
    <addressOffset>0x0E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000F0</addressOffset>
    <register>
     <name>HORI</name>
     <displayName>HORI</displayName>
     <description>OVL_V horizontal down sample control register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000F8</addressOffset>
    <register>
     <name>VERT</name>
     <displayName>VERT</displayName>
     <description>OVL_V vertical down sample control register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <register>
    <name>FBD_V_CTL</name>
    <displayName>FBD_V_CTL</displayName>
    <description>OVL_V FBD control register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_VI1">
  <name>DE_VI2</name>
  <baseAddress>0x01121000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_VI1">
  <name>DE_VI3</name>
  <baseAddress>0x01141000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_VSU1</name>
  <description>Video Scaler Unit (VSU)</description>
  <baseAddress>0x01104000</baseAddress>
  <registers>
   <register>
    <name>VSU_CTRL_REG</name>
    <displayName>VSU_CTRL_REG</displayName>
    <description>VSU Module Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_STATUS_REG</name>
    <displayName>VSU_STATUS_REG</displayName>
    <description>VSU Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_FIELD_CTRL_REG</name>
    <displayName>VSU_FIELD_CTRL_REG</displayName>
    <description>VSU Field Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_SCALE_MODE_REG</name>
    <displayName>VSU_SCALE_MODE_REG</displayName>
    <description>VSU Scale Mode Setting Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_DIRECTION_THR_REG</name>
    <displayName>VSU_DIRECTION_THR_REG</displayName>
    <description>VSU Direction Detection Threshold Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_EDGE_THR_REG</name>
    <displayName>VSU_EDGE_THR_REG</displayName>
    <description>VSU Edge Detection Setting Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_EDSCALER_CTRL_REG</name>
    <displayName>VSU_EDSCALER_CTRL_REG</displayName>
    <description>VSU Edge-Direction Scaler Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_ANGLE_THR_REG</name>
    <displayName>VSU_ANGLE_THR_REG</displayName>
    <description>VSU Angle Reliability Setting Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_SHARP_EN_REG</name>
    <displayName>VSU_SHARP_EN_REG</displayName>
    <description>VSU Sharpness Control Enable Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_SHARP_CORING_REG</name>
    <displayName>VSU_SHARP_CORING_REG</displayName>
    <description>VSU Sharpness Control Coring Setting Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_SHARP_GAIN0_REG</name>
    <displayName>VSU_SHARP_GAIN0_REG</displayName>
    <description>VSU Sharpness Control Gain Setting 0 Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_SHARP_GAIN1_REG</name>
    <displayName>VSU_SHARP_GAIN1_REG</displayName>
    <description>VSU Sharpness Control Gain Setting 1 Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_OUT_SIZE_REG</name>
    <displayName>VSU_OUT_SIZE_REG</displayName>
    <description>VSU Output Size Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_GLOBAL_ALPHA_REG</name>
    <displayName>VSU_GLOBAL_ALPHA_REG</displayName>
    <description></description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_Y_SIZE_REG</name>
    <displayName>VSU_Y_SIZE_REG</displayName>
    <description>VSU Y Channel Size Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_Y_HSTEP_REG</name>
    <displayName>VSU_Y_HSTEP_REG</displayName>
    <description>VSU Y Channel Horizontal Step Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_Y_VSTEP_REG</name>
    <displayName>VSU_Y_VSTEP_REG</displayName>
    <description>VSU Y Channel Vertical Step Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_Y_HPHASE_REG</name>
    <displayName>VSU_Y_HPHASE_REG</displayName>
    <description>VSU Y Channel Horizontal Initial Phase Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_Y_VPHASE0_REG</name>
    <displayName>VSU_Y_VPHASE0_REG</displayName>
    <description>VSU Y Channel Vertical Initial Phase 0 Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_Y_VPHASE1_REG</name>
    <displayName>VSU_Y_VPHASE1_REG</displayName>
    <description>VSU Y Channel Vertical Initial Phase 1 Register</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_C_SIZE_REG</name>
    <displayName>VSU_C_SIZE_REG</displayName>
    <description>VSU C Channel Size Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_C_HSTEP_REG</name>
    <displayName>VSU_C_HSTEP_REG</displayName>
    <description>VSU C Channel Horizontal Step Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_C_VSTEP_REG</name>
    <displayName>VSU_C_VSTEP_REG</displayName>
    <description>VSU C Channel Vertical Step Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_C_HPHASE_REG</name>
    <displayName>VSU_C_HPHASE_REG</displayName>
    <description>VSU C Channel Horizontal Initial Phase Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_C_VPHASE0_REG</name>
    <displayName>VSU_C_VPHASE0_REG</displayName>
    <description>VSU C Channel Vertical Initial Phase 0 Register</description>
    <addressOffset>0x0D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VSU_C_VPHASE1_REG</name>
    <displayName>VSU_C_VPHASE1_REG</displayName>
    <description>VSU C Channel Vertical Initial Phase 1 Register</description>
    <addressOffset>0x0DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000200</addressOffset>
    <register>
     <name>VSU_Y_HCOEF0_REGN</name>
     <displayName>VSU_Y_HCOEF0_REGN</displayName>
     <description>0x200+N*4 VSU Y Channel Horizontal Filter Coefficient0 Register N N = M 1))</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000300</addressOffset>
    <register>
     <name>VSU_Y_HCOEF1_REGN</name>
     <displayName>VSU_Y_HCOEF1_REGN</displayName>
     <description>0x300+N*4 VSU Y Channel Horizontal Filter Coefficient1 Register N N = M 1</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>VSU_Y_VCOEF_REGN</name>
     <displayName>VSU_Y_VCOEF_REGN</displayName>
     <description>0x400+N*4 VSU Y Channel Vertical Filter Coefficient Register N N = M 1))</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000600</addressOffset>
    <register>
     <name>VSU_C_HCOEF0_REGN</name>
     <displayName>VSU_C_HCOEF0_REGN</displayName>
     <description>0x600+N*4 VSU C Channel Horizontal Filter Coefficient0 Register N N = M 1))</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000700</addressOffset>
    <register>
     <name>VSU_C_HCOEF1_REGN</name>
     <displayName>VSU_C_HCOEF1_REGN</displayName>
     <description>0x700+N*4 VSU C Channel Horizontal Filter Co efficient1 Register N N = M 1))</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000800</addressOffset>
    <register>
     <name>VSU_C_VCOEF_REGN</name>
     <displayName>VSU_C_VCOEF_REGN</displayName>
     <description>0x800+N*4 VSU C Channel Vertical Filter Coefficient Register N N = M 1))</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_VSU1">
  <name>DE_VSU2</name>
  <baseAddress>0x01124000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_VSU1">
  <name>DE_VSU3</name>
  <baseAddress>0x01144000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_VSU1">
  <name>DE_VSU4</name>
  <baseAddress>0x011C4000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_VSU1">
  <name>DE_VSU5</name>
  <baseAddress>0x011E1000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_VSU1">
  <name>DE_VSU6</name>
  <baseAddress>0x01204000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DISP_IF_TOP</name>
  <description>display interface top (DISP_IF_TOP)</description>
  <baseAddress>0x06510000</baseAddress>
  <registers>
   <register>
    <name>TV_CLK_SRC_RGB_SRC</name>
    <displayName>TV_CLK_SRC_RGB_SRC</displayName>
    <description>TCON_TV CClock SSelect and RGB Source S Select Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_PORT_PERH_SEL</name>
    <displayName>DE_PORT_PERH_SEL</displayName>
    <description>DE Source Select TCON R Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MODULE_GATING</name>
    <displayName>MODULE_GATING</displayName>
    <description>TCON Output to LVDS/DSI/TVE/HDMI Gating RRegister</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DMAC</name>
  <description></description>
  <baseAddress>0x03002000</baseAddress>
  <interrupt>
   <name>DMAC</name>
   <value>74</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DMAC_IRQ_EN_REG0</name>
    <displayName>DMAC_IRQ_EN_REG0</displayName>
    <description>DMAC IRQ Enable Register 0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_EN_REG1</name>
    <displayName>DMAC_IRQ_EN_REG1</displayName>
    <description>DMAC IRQ Enable Register 1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_PEND_REG0</name>
    <displayName>DMAC_IRQ_PEND_REG0</displayName>
    <description>DMAC IRQ Pending Register 0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_PEND_REG1</name>
    <displayName>DMAC_IRQ_PEND_REG1</displayName>
    <description>DMAC IRQ Pending Register 1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_SEC_REG</name>
    <displayName>DMAC_SEC_REG</displayName>
    <description>DMA Security Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_AUTO_GATE_REG</name>
    <displayName>DMAC_AUTO_GATE_REG</displayName>
    <description>DMAC Auto Gating Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_STA_REG</name>
    <displayName>DMAC_STA_REG</displayName>
    <description>DMAC Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>DMAC_EN_REGN</name>
      <displayName>DMAC_EN_REGN</displayName>
      <description>DMAC Channel Enable Register N (N = 0 to 15) 0x0100 + N*0x0040</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PAU_REGN</name>
      <displayName>DMAC_PAU_REGN</displayName>
      <description>DMAC Channel Pause Register N (N = 0 to 15) 0x0104 + N*0x0040</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_DESC_ADDR_REGN</name>
      <displayName>DMAC_DESC_ADDR_REGN</displayName>
      <description>DMAC Channel Start Address Register N (N = 0 to 15) 0x0108 + N*0x0040</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CFG_REGN</name>
      <displayName>DMAC_CFG_REGN</displayName>
      <description>DMAC Channel Configuration Register N (N = 0 to 15) 0x010C + N*0x0040</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CUR_SRC_REGN</name>
      <displayName>DMAC_CUR_SRC_REGN</displayName>
      <description>DMAC Channel Current Source Register N (N = 0 to 15) 0x0110 + N*0x0040</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CUR_DEST_REGN</name>
      <displayName>DMAC_CUR_DEST_REGN</displayName>
      <description>DMAC Channel Current Destination Register N (N = 0 to 15) 0x0114 + N*0x0040</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_BCNT_LEFT_REGN</name>
      <displayName>DMAC_BCNT_LEFT_REGN</displayName>
      <description>DMAC Channel Byte Counter Left Register N (N = 0 to 15) 0x0118 + N*0x0040</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PARA_REGN</name>
      <displayName>DMAC_PARA_REGN</displayName>
      <description>DMAC Channel Parameter Register N (N = 0 to 15) 0x011C + N*0x0040</description>
      <addressOffset>0x01C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_MODE_REGN</name>
      <displayName>DMAC_MODE_REGN</displayName>
      <description>DMAC Mode Register N (N = 0 to 15) 0x0128 + N*0x0040</description>
      <addressOffset>0x028</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_FDESC_ADDR_REGN</name>
      <displayName>DMAC_FDESC_ADDR_REGN</displayName>
      <description>DMAC Former Descriptor Address Register N (N = 0 to 15) 0x012C + N*0x0040</description>
      <addressOffset>0x02C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PKG_NUM_REGN</name>
      <displayName>DMAC_PKG_NUM_REGN</displayName>
      <description>DMAC Package Number Register N (N = 0 to 15) 0x0130 + N*0x0040</description>
      <addressOffset>0x030</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>DMIC</name>
  <description>Digital Microphone Interface</description>
  <baseAddress>0x05095000</baseAddress>
  <interrupt>
   <name>DMIC</name>
   <value>54</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DMIC_EN</name>
    <displayName>DMIC_EN</displayName>
    <description>DMIC Enable Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_SR</name>
    <displayName>DMIC_SR</displayName>
    <description>DMIC Sample Rate Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CTR</name>
    <displayName>DMIC_CTR</displayName>
    <description>DMIC Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_DATA</name>
    <displayName>DMIC_DATA</displayName>
    <description>DMIC Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_INTC</name>
    <displayName>DMIC_INTC</displayName>
    <description>MIC Interrupt Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_INTS</name>
    <displayName>DMIC_INTS</displayName>
    <description>DMIC Interrupt Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_RXFIFO_CTR</name>
    <displayName>DMIC_RXFIFO_CTR</displayName>
    <description>DMIC RX FIFO Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_RXFIFO_STA</name>
    <displayName>DMIC_RXFIFO_STA</displayName>
    <description>DMIC RX FIFO Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CH_NUM</name>
    <displayName>DMIC_CH_NUM</displayName>
    <description>DMIC Channel Numbers Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CH_MAP</name>
    <displayName>DMIC_CH_MAP</displayName>
    <description>DMIC Channel Mapping Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CNT</name>
    <displayName>DMIC_CNT</displayName>
    <description>DMIC Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DATA0_DATA1_VOL_CTR</name>
    <displayName>DATA0_DATA1_VOL_CTR</displayName>
    <description>Data 0 and Data 1 Volume Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DATA2_DATA3_VOL_CTR</name>
    <displayName>DATA2_DATA3_VOL_CTR</displayName>
    <description>Data 2 and Data 3 Volume Control Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_EN_CTR</name>
    <displayName>HPF_EN_CTR</displayName>
    <description>High Pass Filter Enable Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_COEF_REG</name>
    <displayName>HPF_COEF_REG</displayName>
    <description>High Pass Filter Coef Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_GAIN_REG</name>
    <displayName>HPF_GAIN_REG</displayName>
    <description>High Pass Filter Gain Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>EMAC0</name>
  <description>The Ethernet Medium Access Controller (EMAC) enables a host to transmi</description>
  <baseAddress>0x05020000</baseAddress>
  <interrupt>
   <name>EMAC0</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>EMAC1</name>
   <value>47</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>EMAC_BASIC_CTL0</name>
    <displayName>EMAC_BASIC_CTL0</displayName>
    <description>EMAC Basic Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_BASIC_CTL1</name>
    <displayName>EMAC_BASIC_CTL1</displayName>
    <description>EMAC Basic Control Register1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_INT_STA</name>
    <displayName>EMAC_INT_STA</displayName>
    <description>EMAC Interrupt Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_INT_EN</name>
    <displayName>EMAC_INT_EN</displayName>
    <description>EMAC Interrupt Enable Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CTL0</name>
    <displayName>EMAC_TX_CTL0</displayName>
    <description>EMAC Transmit Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CTL1</name>
    <displayName>EMAC_TX_CTL1</displayName>
    <description></description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_FLOW_CTL</name>
    <displayName>EMAC_TX_FLOW_CTL</displayName>
    <description>EMAC Transmit Flow Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_DMA_DESC_LIST</name>
    <displayName>EMAC_TX_DMA_DESC_LIST</displayName>
    <description>EMAC Transmit Descriptor List Address Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CTL0</name>
    <displayName>EMAC_RX_CTL0</displayName>
    <description>EMAC Receive Control Register0</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CTL1</name>
    <displayName>EMAC_RX_CTL1</displayName>
    <description>EMAC Receive Control Register1</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_DMA_DESC_LIST</name>
    <displayName>EMAC_RX_DMA_DESC_LIST</displayName>
    <description>EMAC Receive Descriptor List Address Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_FRM_FLT</name>
    <displayName>EMAC_RX_FRM_FLT</displayName>
    <description>EMAC Receive Frame Filter Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_HASH0</name>
    <displayName>EMAC_RX_HASH0</displayName>
    <description>EMAC Hash Table Register0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_HASH1</name>
    <displayName>EMAC_RX_HASH1</displayName>
    <description>EMAC Hash Table Register1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_MII_CMD</name>
    <displayName>EMAC_MII_CMD</displayName>
    <description>EMAC Management Interface Command Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_MII_DATA</name>
    <displayName>EMAC_MII_DATA</displayName>
    <description>EMAC Management Interface Data Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000050</addressOffset>
    <registers>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>EMAC MAC Address High Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>EMAC MAC Address Low Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x040</dimIncrement>
   </cluster>
   <register>
    <name>EMAC_TX_DMA_STA</name>
    <displayName>EMAC_TX_DMA_STA</displayName>
    <description>EMAC Transmit DMA Status Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CUR_DESC</name>
    <displayName>EMAC_TX_CUR_DESC</displayName>
    <description>EMAC Current Transmit Descriptor Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CUR_BUF</name>
    <displayName>EMAC_TX_CUR_BUF</displayName>
    <description>EMAC Current Transmit Buffer Address Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_DMA_STA</name>
    <displayName>EMAC_RX_DMA_STA</displayName>
    <description>EMAC Receive DMA Status Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CUR_DESC</name>
    <displayName>EMAC_RX_CUR_DESC</displayName>
    <description>EMAC Current Receive Descriptor Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CUR_BUF</name>
    <displayName>EMAC_RX_CUR_BUF</displayName>
    <description>EMAC Current Receive Buffer Address Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RGMII_STA</name>
    <displayName>EMAC_RGMII_STA</displayName>
    <description>EMAC RGMII Status Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="EMAC0">
  <name>EMAC1</name>
  <baseAddress>0x05030000</baseAddress>
  <interrupt>
   <name>EMAC0</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>EMAC1</name>
   <value>47</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>G2D_MIXER</name>
  <description>Graphic 2D (G2D) Engine Video Mixer</description>
  <baseAddress>0x01480100</baseAddress>
  <registers>
   <register>
    <name>G2D_MIXER_CTRL</name>
    <displayName>G2D_MIXER_CTRL</displayName>
    <description></description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_MIXER_INTERRUPT</name>
    <displayName>G2D_MIXER_INTERRUPT</displayName>
    <description></description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_ROT</name>
  <description>Graphic 2D Rotate</description>
  <baseAddress>0x014A8000</baseAddress>
  <registers>
   <register>
    <name>ROT_CTL</name>
    <displayName>ROT_CTL</displayName>
    <description>ROT_CTL						</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_INT</name>
    <displayName>ROT_INT</displayName>
    <description>ROT_INT				</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_TIMEOUT</name>
    <displayName>ROT_TIMEOUT</displayName>
    <description>ROT_TIMEOUT</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IFMT</name>
    <displayName>ROT_IFMT</displayName>
    <description>Input data attribute register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ISIZE</name>
    <displayName>ROT_ISIZE</displayName>
    <description>Input data size register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IPITCH0</name>
    <displayName>ROT_IPITCH0</displayName>
    <description>Input Y/RGB/ARGB memory pitch register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IPITCH1</name>
    <displayName>ROT_IPITCH1</displayName>
    <description>Input U/UV memory pitch register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IPITCH2</name>
    <displayName>ROT_IPITCH2</displayName>
    <description>Input V memory pitch register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ILADD0</name>
    <displayName>ROT_ILADD0</displayName>
    <description>Input Y/RGB/ARGB memory address register0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IHADD0</name>
    <displayName>ROT_IHADD0</displayName>
    <description>Input Y/RGB/ARGB memory address register1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ILADD1</name>
    <displayName>ROT_ILADD1</displayName>
    <description>Input U/UV memory address register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IHADD1</name>
    <displayName>ROT_IHADD1</displayName>
    <description>Input U/UV memory address register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ILADD2</name>
    <displayName>ROT_ILADD2</displayName>
    <description>Input V memory address register0</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IHADD2</name>
    <displayName>ROT_IHADD2</displayName>
    <description>Input V memory address register1</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OSIZE</name>
    <displayName>ROT_OSIZE</displayName>
    <description>Output data size register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OPITCH0</name>
    <displayName>ROT_OPITCH0</displayName>
    <description>Output Y/RGB/ARGB memory pitch register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OPITCH1</name>
    <displayName>ROT_OPITCH1</displayName>
    <description>Output U/UV memory pitch register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OPITCH2</name>
    <displayName>ROT_OPITCH2</displayName>
    <description>Output V memory pitch register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OLADD0</name>
    <displayName>ROT_OLADD0</displayName>
    <description>Output Y/RGB/ARGB memory address register0</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OHADD0</name>
    <displayName>ROT_OHADD0</displayName>
    <description>Output Y/RGB/ARGB memory address register1</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OLADD1</name>
    <displayName>ROT_OLADD1</displayName>
    <description>Output U/UV memory address register0</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OHADD1</name>
    <displayName>ROT_OHADD1</displayName>
    <description>Output U/UV memory address register1</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OLADD2</name>
    <displayName>ROT_OLADD2</displayName>
    <description>Output V memory address register0</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OHADD2</name>
    <displayName>ROT_OHADD2</displayName>
    <description>Output V memory address register1</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LBC_ENC_CTL</name>
    <displayName>LBC_ENC_CTL</displayName>
    <description>Encode control (bit 31 - is lossy)</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LBC_CTL</name>
    <displayName>LBC_CTL</displayName>
    <description></description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LBC_DEC_CTL</name>
    <displayName>LBC_DEC_CTL</displayName>
    <description>Decode control (bit 31 - is lossy) </description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_TOP</name>
  <description>Graphic 2D top</description>
  <baseAddress>0x01480000</baseAddress>
  <interrupt>
   <name>G2D</name>
   <value>122</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>G2D_SCLK_GATE</name>
    <displayName>G2D_SCLK_GATE</displayName>
    <description></description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_HCLK_GATE</name>
    <displayName>G2D_HCLK_GATE</displayName>
    <description></description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_AHB_RST</name>
    <displayName>G2D_AHB_RST</displayName>
    <description></description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_SCLK_DIV</name>
    <displayName>G2D_SCLK_DIV</displayName>
    <description></description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_VERSION</name>
    <displayName>G2D_VERSION</displayName>
    <description></description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPADC</name>
  <description></description>
  <baseAddress>0x05070000</baseAddress>
  <interrupt>
   <name>GPADC</name>
   <value>50</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>GP_SR_CON</name>
    <displayName>GP_SR_CON</displayName>
    <description>GPADC Sample Rate Configure Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CTRL</name>
    <displayName>GP_CTRL</displayName>
    <description>GPADC Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CS_EN</name>
    <displayName>GP_CS_EN</displayName>
    <description>GPADC</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_INTC</name>
    <displayName>GP_FIFO_INTC</displayName>
    <description>GPADC FIFO Interrupt Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_INTS</name>
    <displayName>GP_FIFO_INTS</displayName>
    <description>GPADC FIFO Interrupt Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_DATA</name>
    <displayName>GP_FIFO_DATA</displayName>
    <description>GPADC FIFO Data Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CDATA</name>
    <displayName>GP_CDATA</displayName>
    <description>GPADC Calibration Data Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAL_INTC</name>
    <displayName>GP_DATAL_INTC</displayName>
    <description>GPADC Data Low Interrupt Configure Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAH_INTC</name>
    <displayName>GP_DATAH_INTC</displayName>
    <description>GPADC Data High Interrupt Configure Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATA_INTC</name>
    <displayName>GP_DATA_INTC</displayName>
    <description>GPADC Data Interrupt Configure Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAL_INTS</name>
    <displayName>GP_DATAL_INTS</displayName>
    <description>GPADC Data Low Interrupt Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAH_INTS</name>
    <displayName>GP_DATAH_INTS</displayName>
    <description>GPADC Data High Interrupt Status Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATA_INTS</name>
    <displayName>GP_DATA_INTS</displayName>
    <description>GPADC Data Interrupt Status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH0_CMP_DATA</name>
    <displayName>GP_CH0_CMP_DATA</displayName>
    <description>GPADC CH0 Compare Data Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH1_CMP_DATA</name>
    <displayName>GP_CH1_CMP_DATA</displayName>
    <description>GPADC CH1 Compare Data Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH2_CMP_DATA</name>
    <displayName>GP_CH2_CMP_DATA</displayName>
    <description>GPADC CH2 Compare Data Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH3_CMP_DATA</name>
    <displayName>GP_CH3_CMP_DATA</displayName>
    <description>GPADC CH3 Compare Data Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH0_DATA</name>
    <displayName>GP_CH0_DATA</displayName>
    <description>GPADC CH0 Data Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH1_DATA</name>
    <displayName>GP_CH1_DATA</displayName>
    <description>GPADC CH1 Data Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH2_DATA</name>
    <displayName>GP_CH2_DATA</displayName>
    <description>GPADC CH2 Data Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH3_DATA</name>
    <displayName>GP_CH3_DATA</displayName>
    <description>GPADC CH3 Data Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPIOA</name>
  <description>Port Controller</description>
  <baseAddress>0x0300B000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>CFG</name>
     <displayName>CFG</displayName>
     <description>Configure Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>DATA</name>
    <displayName>DATA</displayName>
    <description>Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>DRV</name>
     <displayName>DRV</displayName>
     <description>Multi_Driving Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x0000001C</addressOffset>
    <register>
     <name>PULL</name>
     <displayName>PULL</displayName>
     <description>Pull Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOC</name>
  <baseAddress>0x0300B048</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOD</name>
  <baseAddress>0x0300B06C</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOE</name>
  <baseAddress>0x0300B090</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOF</name>
  <baseAddress>0x0300B0B4</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOG</name>
  <baseAddress>0x0300B0D8</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOH</name>
  <baseAddress>0x0300B0FC</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOI</name>
  <baseAddress>0x0300B120</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>R_PIO</name>
  <baseAddress>0x07022000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOL</name>
  <baseAddress>0x07022000</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOBLOCK</name>
  <description>Port Controller</description>
  <baseAddress>0x0300B000</baseAddress>
  <registers>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>CFG</name>
       <displayName>CFG</displayName>
       <description>Configure Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x010</dimIncrement>
     </cluster>
     <register>
      <name>DATA</name>
      <displayName>DATA</displayName>
      <description>Data Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x00000014</addressOffset>
      <register>
       <name>DRV</name>
       <displayName>DRV</displayName>
       <description>Multi_Driving Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x008</dimIncrement>
     </cluster>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x0000001C</addressOffset>
      <register>
       <name>PULL</name>
       <displayName>PULL</displayName>
       <description>Pull Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x008</dimIncrement>
     </cluster>
    </registers>
    <dimIncrement>0x144</dimIncrement>
   </cluster>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000200</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>EINT_CFG</name>
       <displayName>EINT_CFG</displayName>
       <description>External Interrupt Configure Registers</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x010</dimIncrement>
     </cluster>
     <register>
      <name>EINT_CTL</name>
      <displayName>EINT_CTL</displayName>
      <description>External Interrupt Control Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_STATUS</name>
      <displayName>EINT_STATUS</displayName>
      <description>External Interrupt Status Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_DEB</name>
      <displayName>EINT_DEB</displayName>
      <description>External Interrupt Debounce Register</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x120</dimIncrement>
   </cluster>
   <register>
    <name>PIO_POW_MOD_SEL</name>
    <displayName>PIO_POW_MOD_SEL</displayName>
    <description>PIO Group Withstand Voltage Mode Select Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PIO_POW_MS_CTL</name>
    <displayName>PIO_POW_MS_CTL</displayName>
    <description>PIO Group Withstand Voltage Mode Select Control Register</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PIO_POW_VAL</name>
    <displayName>PIO_POW_VAL</displayName>
    <description>PIO Group Power Value Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOBLOCK">
  <name>GPIOBLOCK_L</name>
  <baseAddress>0x01F02C00</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOINTA</name>
  <description></description>
  <baseAddress>0x0300B200</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>EINT_CFG</name>
     <displayName>EINT_CFG</displayName>
     <description>External Interrupt Configure Registers</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>EINT_CTL</name>
    <displayName>EINT_CTL</displayName>
    <description>External Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_STATUS</name>
    <displayName>EINT_STATUS</displayName>
    <description>External Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_DEB</name>
    <displayName>EINT_DEB</displayName>
    <description>External Interrupt Debounce Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTC</name>
  <baseAddress>0x0300B240</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTD</name>
  <baseAddress>0x0300B260</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTF</name>
  <baseAddress>0x0300B2A0</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTG</name>
  <baseAddress>0x0300B2C0</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTH</name>
  <baseAddress>0x0300B2E0</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTI</name>
  <baseAddress>0x0300B300</baseAddress>
  <interrupt>
   <name>GPIOA</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>89</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>GPU_CONTROL</name>
  <description></description>
  <baseAddress>0x01800000</baseAddress>
  <registers>
   <register>
    <name>GPU_ID</name>
    <displayName>GPU_ID</displayName>
    <description>(RO) GPU and revision identifier</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_FEATURES</name>
    <displayName>L2_FEATURES</displayName>
    <description>(RO) Level 2 cache features</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_FEATURES</name>
    <displayName>TILER_FEATURES</displayName>
    <description>(RO) Tiler Features</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEM_FEATURES</name>
    <displayName>MEM_FEATURES</displayName>
    <description>(RO) Memory system features</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MMU_FEATURES</name>
    <displayName>MMU_FEATURES</displayName>
    <description>(RO) MMU features</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AS_PRESENT</name>
    <displayName>AS_PRESENT</displayName>
    <description>(RO) Address space slots present</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_IRQ_RAWSTAT</name>
    <displayName>GPU_IRQ_RAWSTAT</displayName>
    <description>(RW)</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_IRQ_CLEAR</name>
    <displayName>GPU_IRQ_CLEAR</displayName>
    <description>(WO)</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_IRQ_MASK</name>
    <displayName>GPU_IRQ_MASK</displayName>
    <description>(RW)</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_IRQ_STATUS</name>
    <displayName>GPU_IRQ_STATUS</displayName>
    <description>(RO)</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_COMMAND</name>
    <displayName>GPU_COMMAND</displayName>
    <description>(WO)</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_STATUS</name>
    <displayName>GPU_STATUS</displayName>
    <description>(RO)</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_FAULTSTATUS</name>
    <displayName>GPU_FAULTSTATUS</displayName>
    <description>(RO) GPU exception type and fault status</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_FAULTADDRESS_LO</name>
    <displayName>GPU_FAULTADDRESS_LO</displayName>
    <description>(RO) GPU exception fault address, low word</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_FAULTADDRESS_HI</name>
    <displayName>GPU_FAULTADDRESS_HI</displayName>
    <description>(RO) GPU exception fault address, high word</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_CONFIG</name>
    <displayName>L2_CONFIG</displayName>
    <description>(RW) Level 2 cache configuration</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PWR_KEY</name>
    <displayName>PWR_KEY</displayName>
    <description>(WO) Power manager key register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PWR_OVERRIDE0</name>
    <displayName>PWR_OVERRIDE0</displayName>
    <description>(RW) Power manager override settings</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PWR_OVERRIDE1</name>
    <displayName>PWR_OVERRIDE1</displayName>
    <description>(RW) Power manager override settings</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CYCLE_COUNT_LO</name>
    <displayName>CYCLE_COUNT_LO</displayName>
    <description>(RO) Cycle counter, low word</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CYCLE_COUNT_HI</name>
    <displayName>CYCLE_COUNT_HI</displayName>
    <description>(RO) Cycle counter, high word</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TIMESTAMP_LO</name>
    <displayName>TIMESTAMP_LO</displayName>
    <description>(RO) Global time stamp counter, low word</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TIMESTAMP_HI</name>
    <displayName>TIMESTAMP_HI</displayName>
    <description>(RO) Global time stamp counter, high word</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THREAD_MAX_THREADS</name>
    <displayName>THREAD_MAX_THREADS</displayName>
    <description>(RO) Maximum number of threads per core</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THREAD_MAX_WORKGROUP_SIZE</name>
    <displayName>THREAD_MAX_WORKGROUP_SIZE</displayName>
    <description>(RO) Maximum workgroup size</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THREAD_MAX_BARRIER_SIZE</name>
    <displayName>THREAD_MAX_BARRIER_SIZE</displayName>
    <description>(RO) Maximum threads waiting at a barrier</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THREAD_FEATURES</name>
    <displayName>THREAD_FEATURES</displayName>
    <description>(RO) Thread features</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TEXTURE_FEATURES_0</name>
    <displayName>TEXTURE_FEATURES_0</displayName>
    <description>(RO) Support flags for indexed texture formats 0..31</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TEXTURE_FEATURES_1</name>
    <displayName>TEXTURE_FEATURES_1</displayName>
    <description>(RO) Support flags for indexed texture formats 32..63</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TEXTURE_FEATURES_2</name>
    <displayName>TEXTURE_FEATURES_2</displayName>
    <description>(RO) Support flags for indexed texture formats 64..95</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TEXTURE_FEATURES_3</name>
    <displayName>TEXTURE_FEATURES_3</displayName>
    <description>(RO) Support flags for texture order</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PRESENT_LO</name>
    <displayName>SHADER_PRESENT_LO</displayName>
    <description>(RO) Shader core present bitmap, low word</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PRESENT_HI</name>
    <displayName>SHADER_PRESENT_HI</displayName>
    <description>(RO) Shader core present bitmap, high word</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PRESENT_LO</name>
    <displayName>TILER_PRESENT_LO</displayName>
    <description>(RO) Tiler core present bitmap, low word</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PRESENT_HI</name>
    <displayName>TILER_PRESENT_HI</displayName>
    <description>(RO) Tiler core present bitmap, high word</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PRESENT_LO</name>
    <displayName>L2_PRESENT_LO</displayName>
    <description>(RO) Level 2 cache present bitmap, low word</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PRESENT_HI</name>
    <displayName>L2_PRESENT_HI</displayName>
    <description>(RO) Level 2 cache present bitmap, high word</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_READY_LO</name>
    <displayName>SHADER_READY_LO</displayName>
    <description>(RO) Shader core ready bitmap, low word</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_READY_HI</name>
    <displayName>SHADER_READY_HI</displayName>
    <description>(RO) Shader core ready bitmap, high word</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_READY_LO</name>
    <displayName>TILER_READY_LO</displayName>
    <description>(RO) Tiler core ready bitmap, low word</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_READY_HI</name>
    <displayName>TILER_READY_HI</displayName>
    <description>(RO) Tiler core ready bitmap, high word</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_READY_LO</name>
    <displayName>L2_READY_LO</displayName>
    <description>(RO) Level 2 cache ready bitmap, low word</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_READY_HI</name>
    <displayName>L2_READY_HI</displayName>
    <description>(RO) Level 2 cache ready bitmap, high word</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWRON_LO</name>
    <displayName>SHADER_PWRON_LO</displayName>
    <description>(WO) Shader core power on bitmap, low word</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWRON_HI</name>
    <displayName>SHADER_PWRON_HI</displayName>
    <description>(WO) Shader core power on bitmap, high word</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWRON_LO</name>
    <displayName>TILER_PWRON_LO</displayName>
    <description>(WO) Tiler core power on bitmap, low word</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWRON_HI</name>
    <displayName>TILER_PWRON_HI</displayName>
    <description>(WO) Tiler core power on bitmap, high word</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWRON_LO</name>
    <displayName>L2_PWRON_LO</displayName>
    <description>(WO) Level 2 cache power on bitmap, low word</description>
    <addressOffset>0x1A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWRON_HI</name>
    <displayName>L2_PWRON_HI</displayName>
    <description>(WO) Level 2 cache power on bitmap, high word</description>
    <addressOffset>0x1A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWROFF_LO</name>
    <displayName>SHADER_PWROFF_LO</displayName>
    <description>(WO) Shader core power off bitmap, low word</description>
    <addressOffset>0x1C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWROFF_HI</name>
    <displayName>SHADER_PWROFF_HI</displayName>
    <description>(WO) Shader core power off bitmap, high word</description>
    <addressOffset>0x1C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWROFF_LO</name>
    <displayName>TILER_PWROFF_LO</displayName>
    <description>(WO) Tiler core power off bitmap, low word</description>
    <addressOffset>0x1D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWROFF_HI</name>
    <displayName>TILER_PWROFF_HI</displayName>
    <description>(WO) Tiler core power off bitmap, high word</description>
    <addressOffset>0x1D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWROFF_LO</name>
    <displayName>L2_PWROFF_LO</displayName>
    <description>(WO) Level 2 cache power off bitmap, low word</description>
    <addressOffset>0x1E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWROFF_HI</name>
    <displayName>L2_PWROFF_HI</displayName>
    <description>(WO) Level 2 cache power off bitmap, high word</description>
    <addressOffset>0x1E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWRTRANS_LO</name>
    <displayName>SHADER_PWRTRANS_LO</displayName>
    <description>(RO) Shader core power transition bitmap, low word</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWRTRANS_HI</name>
    <displayName>SHADER_PWRTRANS_HI</displayName>
    <description>(RO) Shader core power transition bitmap, high word</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWRTRANS_LO</name>
    <displayName>TILER_PWRTRANS_LO</displayName>
    <description>(RO) Tiler core power transition bitmap, low word</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWRTRANS_HI</name>
    <displayName>TILER_PWRTRANS_HI</displayName>
    <description>(RO) Tiler core power transition bitmap, high word</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWRTRANS_LO</name>
    <displayName>L2_PWRTRANS_LO</displayName>
    <description>(RO) Level 2 cache power transition bitmap, low word</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWRTRANS_HI</name>
    <displayName>L2_PWRTRANS_HI</displayName>
    <description>(RO) Level 2 cache power transition bitmap, high word</description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWRACTIVE_LO</name>
    <displayName>SHADER_PWRACTIVE_LO</displayName>
    <description>(RO) Shader core active bitmap, low word</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_PWRACTIVE_HI</name>
    <displayName>SHADER_PWRACTIVE_HI</displayName>
    <description>(RO) Shader core active bitmap, high word</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWRACTIVE_LO</name>
    <displayName>TILER_PWRACTIVE_LO</displayName>
    <description>(RO) Tiler core active bitmap, low word</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_PWRACTIVE_HI</name>
    <displayName>TILER_PWRACTIVE_HI</displayName>
    <description>(RO) Tiler core active bitmap, high word</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWRACTIVE_LO</name>
    <displayName>L2_PWRACTIVE_LO</displayName>
    <description>(RO) Level 2 cache active bitmap, low word</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_PWRACTIVE_HI</name>
    <displayName>L2_PWRACTIVE_HI</displayName>
    <description>(RO) Level 2 cache active bitmap, high word</description>
    <addressOffset>0x264</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>COHERENCY_FEATURES</name>
    <displayName>COHERENCY_FEATURES</displayName>
    <description>(RO) Coherency features present</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>COHERENCY_ENABLE</name>
    <displayName>COHERENCY_ENABLE</displayName>
    <description>(RW) Coherency enable</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THREAD_TLS_ALLOC</name>
    <displayName>THREAD_TLS_ALLOC</displayName>
    <description>(RO) Number of threads per core that TLS must be allocated for</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PRESENT_LO</name>
    <displayName>STACK_PRESENT_LO</displayName>
    <description>(RO) Core stack present bitmap, low word</description>
    <addressOffset>0xE00</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PRESENT_HI</name>
    <displayName>STACK_PRESENT_HI</displayName>
    <description>(RO) Core stack present bitmap, high word</description>
    <addressOffset>0xE04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_READY_LO</name>
    <displayName>STACK_READY_LO</displayName>
    <description>(RO) Core stack ready bitmap, low word</description>
    <addressOffset>0xE10</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_READY_HI</name>
    <displayName>STACK_READY_HI</displayName>
    <description>(RO) Core stack ready bitmap, high word</description>
    <addressOffset>0xE14</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PWRON_LO</name>
    <displayName>STACK_PWRON_LO</displayName>
    <description>(RO) Core stack power on bitmap, low word</description>
    <addressOffset>0xE20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PWRON_HI</name>
    <displayName>STACK_PWRON_HI</displayName>
    <description>(RO) Core stack power on bitmap, high word</description>
    <addressOffset>0xE24</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PWROFF_LO</name>
    <displayName>STACK_PWROFF_LO</displayName>
    <description>(RO) Core stack power off bitmap, low word</description>
    <addressOffset>0xE30</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PWROFF_HI</name>
    <displayName>STACK_PWROFF_HI</displayName>
    <description>(RO) Core stack power off bitmap, high word</description>
    <addressOffset>0xE34</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PWRTRANS_LO</name>
    <displayName>STACK_PWRTRANS_LO</displayName>
    <description>(RO) Core stack power transition bitmap, low word</description>
    <addressOffset>0xE40</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>STACK_PWRTRANS_HI</name>
    <displayName>STACK_PWRTRANS_HI</displayName>
    <description>(RO) Core stack power transition bitmap, high word</description>
    <addressOffset>0xE44</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SHADER_CONFIG</name>
    <displayName>SHADER_CONFIG</displayName>
    <description>(RW) Shader core configuration (implementation-specific)</description>
    <addressOffset>0xF04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TILER_CONFIG</name>
    <displayName>TILER_CONFIG</displayName>
    <description>(RW) Tiler core configuration (implementation-specific)</description>
    <addressOffset>0xF08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_MMU_CONFIG</name>
    <displayName>L2_MMU_CONFIG</displayName>
    <description>(RW) L2 cache and MMU configuration (implementation-specific)</description>
    <addressOffset>0xF0C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPU_JOB_CONTROL</name>
  <description></description>
  <baseAddress>0x01801000</baseAddress>
  <registers>
   <register>
    <name>JOB_IRQ_RAWSTAT</name>
    <displayName>JOB_IRQ_RAWSTAT</displayName>
    <description>Raw interrupt status register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>JOB_IRQ_CLEAR</name>
    <displayName>JOB_IRQ_CLEAR</displayName>
    <description>Interrupt clear register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>JOB_IRQ_MASK</name>
    <displayName>JOB_IRQ_MASK</displayName>
    <description>Interrupt mask register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>JOB_IRQ_STATUS</name>
    <displayName>JOB_IRQ_STATUS</displayName>
    <description>Interrupt status register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPU_MMU</name>
  <description></description>
  <baseAddress>0x01802000</baseAddress>
  <registers>
   <register>
    <name>MMU_IRQ_RAWSTAT</name>
    <displayName>MMU_IRQ_RAWSTAT</displayName>
    <description>(RW) Raw interrupt status register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MMU_IRQ_CLEAR</name>
    <displayName>MMU_IRQ_CLEAR</displayName>
    <description>(WO) Interrupt clear register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MMU_IRQ_MASK</name>
    <displayName>MMU_IRQ_MASK</displayName>
    <description>(RW) Interrupt mask register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MMU_IRQ_STATUS</name>
    <displayName>MMU_IRQ_STATUS</displayName>
    <description>(RO) Interrupt status register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>AS_TRANSTAB_LO</name>
      <displayName>AS_TRANSTAB_LO</displayName>
      <description>(RW) Translation Table Base Address for address space n, low word</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_TRANSTAB_HI</name>
      <displayName>AS_TRANSTAB_HI</displayName>
      <description>(RW) Translation Table Base Address for address space n, high word</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_MEMATTR_LO</name>
      <displayName>AS_MEMATTR_LO</displayName>
      <description>(RW) Memory attributes for address space n, low word.</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_MEMATTR_HI</name>
      <displayName>AS_MEMATTR_HI</displayName>
      <description>(RW) Memory attributes for address space n, high word.</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_LOCKADDR_LO</name>
      <displayName>AS_LOCKADDR_LO</displayName>
      <description>(RW) Lock region address for address space n, low word</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_LOCKADDR_HI</name>
      <displayName>AS_LOCKADDR_HI</displayName>
      <description>(RW) Lock region address for address space n, high word</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_COMMAND</name>
      <displayName>AS_COMMAND</displayName>
      <description>(WO) MMU command register for address space n</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_FAULTSTATUS</name>
      <displayName>AS_FAULTSTATUS</displayName>
      <description>(RO) MMU fault status register for address space n</description>
      <addressOffset>0x01C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_FAULTADDRESS_LO</name>
      <displayName>AS_FAULTADDRESS_LO</displayName>
      <description>(RO) Fault Address for address space n, low word</description>
      <addressOffset>0x020</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_FAULTADDRESS_HI</name>
      <displayName>AS_FAULTADDRESS_HI</displayName>
      <description>(RO) Fault Address for address space n, high word</description>
      <addressOffset>0x024</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_STATUS</name>
      <displayName>AS_STATUS</displayName>
      <description>(RO) Status flags for address space n</description>
      <addressOffset>0x028</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_TRANSCFG_LO</name>
      <displayName>AS_TRANSCFG_LO</displayName>
      <description>(RW) Translation table configuration for address space n, low word</description>
      <addressOffset>0x030</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_TRANSCFG_HI</name>
      <displayName>AS_TRANSCFG_HI</displayName>
      <description>(RW) Translation table configuration for address space n, high word</description>
      <addressOffset>0x034</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_FAULTEXTRA_LO</name>
      <displayName>AS_FAULTEXTRA_LO</displayName>
      <description>(RO) Secondary fault address for address space n, low word</description>
      <addressOffset>0x038</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>AS_FAULTEXTRA_HI</name>
      <displayName>AS_FAULTEXTRA_HI</displayName>
      <description>(RO) Secondary fault address for address space n, high word</description>
      <addressOffset>0x03C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>HDMI_PHY</name>
  <description></description>
  <baseAddress>0x06010000</baseAddress>
  <registers>
   <register>
    <name>DBG_CTRL</name>
    <displayName>DBG_CTRL</displayName>
    <description>DBG_CTRL</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>REXT_CTRL</name>
    <displayName>REXT_CTRL</displayName>
    <description>REXT_CTRL</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>READ_EN</name>
    <displayName>READ_EN</displayName>
    <description>READ_EN</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UNSCRAMBLE</name>
    <displayName>UNSCRAMBLE</displayName>
    <description>UNSCRAMBLE</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ANA_CFG1</name>
    <displayName>ANA_CFG1</displayName>
    <description>ANA_CFG1</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ANA_CFG2</name>
    <displayName>ANA_CFG2</displayName>
    <description>ANA_CFG2</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ANA_CFG3</name>
    <displayName>ANA_CFG3</displayName>
    <description>ANA_CFG3</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CFG1</name>
    <displayName>PLL_CFG1</displayName>
    <description>ANA_CFG1</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CFG2</name>
    <displayName>PLL_CFG2</displayName>
    <description>PLL_CFG2</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CFG3</name>
    <displayName>PLL_CFG3</displayName>
    <description>PLL_CFG3</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ANA_STS</name>
    <displayName>ANA_STS</displayName>
    <description>ANA_STS</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CEC</name>
    <displayName>CEC</displayName>
    <description>CEC</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CEC_VERSION</name>
    <displayName>CEC_VERSION</displayName>
    <description>Controller Version Register(Default Value: 0x0100_0000)</description>
    <addressOffset>0xFF8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VERSION</name>
    <displayName>VERSION</displayName>
    <description>PHY Version Register(Default Value: 0x0101_0000)</description>
    <addressOffset>0xFFC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>HDMI_TX0</name>
  <description></description>
  <baseAddress>0x06000000</baseAddress>
  <interrupt>
   <name>HDMI_TX0</name>
   <value>95</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>HDMI_TX_INVID0</name>
    <displayName>HDMI_TX_INVID0</displayName>
    <description>TBD</description>
    <addressOffset>0x200</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_TX_INSTUFFING</name>
    <displayName>HDMI_TX_INSTUFFING</displayName>
    <description>TBD</description>
    <addressOffset>0x201</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_VP_STUFF</name>
    <displayName>HDMI_VP_STUFF</displayName>
    <description>TBD</description>
    <addressOffset>0x802</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_VP_CONF</name>
    <displayName>HDMI_VP_CONF</displayName>
    <description>TBD</description>
    <addressOffset>0x804</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INVIDCONF</name>
    <displayName>HDMI_FC_INVIDCONF</displayName>
    <description>TBD</description>
    <addressOffset>0x1000</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INHACTIV0</name>
    <displayName>HDMI_FC_INHACTIV0</displayName>
    <description>TBD</description>
    <addressOffset>0x1001</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INHACTIV1</name>
    <displayName>HDMI_FC_INHACTIV1</displayName>
    <description>TBD</description>
    <addressOffset>0x1002</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INHBLANK0</name>
    <displayName>HDMI_FC_INHBLANK0</displayName>
    <description>TBD</description>
    <addressOffset>0x1003</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INHBLANK1</name>
    <displayName>HDMI_FC_INHBLANK1</displayName>
    <description>TBD</description>
    <addressOffset>0x1004</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INVACTIV0</name>
    <displayName>HDMI_FC_INVACTIV0</displayName>
    <description>TBD</description>
    <addressOffset>0x1005</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INVACTIV1</name>
    <displayName>HDMI_FC_INVACTIV1</displayName>
    <description>TBD</description>
    <addressOffset>0x1006</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_INVBLANK</name>
    <displayName>HDMI_FC_INVBLANK</displayName>
    <description>TBD</description>
    <addressOffset>0x1007</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_HSYNCINDELAY0</name>
    <displayName>HDMI_FC_HSYNCINDELAY0</displayName>
    <description>TBD</description>
    <addressOffset>0x1008</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_HSYNCINDELAY1</name>
    <displayName>HDMI_FC_HSYNCINDELAY1</displayName>
    <description>TBD</description>
    <addressOffset>0x1009</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_HSYNCINWIDTH0</name>
    <displayName>HDMI_FC_HSYNCINWIDTH0</displayName>
    <description>TBD</description>
    <addressOffset>0x100A</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_HSYNCINWIDTH1</name>
    <displayName>HDMI_FC_HSYNCINWIDTH1</displayName>
    <description>TBD</description>
    <addressOffset>0x100B</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_VSYNCINDELAY</name>
    <displayName>HDMI_FC_VSYNCINDELAY</displayName>
    <description>TBD</description>
    <addressOffset>0x100C</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_VSYNCINWIDTH</name>
    <displayName>HDMI_FC_VSYNCINWIDTH</displayName>
    <description>TBD</description>
    <addressOffset>0x100D</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_CTRLDUR</name>
    <displayName>HDMI_FC_CTRLDUR</displayName>
    <description>TBD</description>
    <addressOffset>0x1011</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_EXCTRLDUR</name>
    <displayName>HDMI_FC_EXCTRLDUR</displayName>
    <description>TBD</description>
    <addressOffset>0x1012</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_EXCTRLSPAC</name>
    <displayName>HDMI_FC_EXCTRLSPAC</displayName>
    <description>TBD</description>
    <addressOffset>0x1013</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_CH0PREAM</name>
    <displayName>HDMI_FC_CH0PREAM</displayName>
    <description>TBD</description>
    <addressOffset>0x1014</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_CH1PREAM</name>
    <displayName>HDMI_FC_CH1PREAM</displayName>
    <description>TBD</description>
    <addressOffset>0x1015</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_CH2PREAM</name>
    <displayName>HDMI_FC_CH2PREAM</displayName>
    <description>TBD</description>
    <addressOffset>0x1016</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDIOCONF0</name>
    <displayName>HDMI_FC_AUDIOCONF0</displayName>
    <description>TBD</description>
    <addressOffset>0x1025</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDIOCONF1</name>
    <displayName>HDMI_FC_AUDIOCONF1</displayName>
    <description>TBD</description>
    <addressOffset>0x1026</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDIOCONF2</name>
    <displayName>HDMI_FC_AUDIOCONF2</displayName>
    <description>TBD</description>
    <addressOffset>0x1027</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDIOCONF3</name>
    <displayName>HDMI_FC_AUDIOCONF3</displayName>
    <description>TBD</description>
    <addressOffset>0x1028</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCONF</name>
    <displayName>HDMI_FC_AUDSCONF</displayName>
    <description>TBD</description>
    <addressOffset>0x1063</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSV</name>
    <displayName>HDMI_FC_AUDSV</displayName>
    <description>TBD</description>
    <addressOffset>0x1065</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSU</name>
    <displayName>HDMI_FC_AUDSU</displayName>
    <description>TBD</description>
    <addressOffset>0x1066</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL0</name>
    <displayName>HDMI_FC_AUDSCHNL0</displayName>
    <description>TBD</description>
    <addressOffset>0x1067</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL1</name>
    <displayName>HDMI_FC_AUDSCHNL1</displayName>
    <description>TBD</description>
    <addressOffset>0x1068</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL2</name>
    <displayName>HDMI_FC_AUDSCHNL2</displayName>
    <description>TBD</description>
    <addressOffset>0x1069</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL3</name>
    <displayName>HDMI_FC_AUDSCHNL3</displayName>
    <description>TBD</description>
    <addressOffset>0x106A</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL4</name>
    <displayName>HDMI_FC_AUDSCHNL4</displayName>
    <description>TBD</description>
    <addressOffset>0x106B</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL5</name>
    <displayName>HDMI_FC_AUDSCHNL5</displayName>
    <description>TBD</description>
    <addressOffset>0x106C</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL6</name>
    <displayName>HDMI_FC_AUDSCHNL6</displayName>
    <description>TBD</description>
    <addressOffset>0x106D</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL7</name>
    <displayName>HDMI_FC_AUDSCHNL7</displayName>
    <description>TBD</description>
    <addressOffset>0x106E</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_FC_AUDSCHNL8</name>
    <displayName>HDMI_FC_AUDSCHNL8</displayName>
    <description>TBD</description>
    <addressOffset>0x106F</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_CONF0</name>
    <displayName>HDMI_AUD_CONF0</displayName>
    <description>TBD</description>
    <addressOffset>0x3100</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_CONF1</name>
    <displayName>HDMI_AUD_CONF1</displayName>
    <description>TBD</description>
    <addressOffset>0x3101</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_INT</name>
    <displayName>HDMI_AUD_INT</displayName>
    <description>TBD</description>
    <addressOffset>0x3102</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_CONF2</name>
    <displayName>HDMI_AUD_CONF2</displayName>
    <description>TBD</description>
    <addressOffset>0x3103</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_N1</name>
    <displayName>HDMI_AUD_N1</displayName>
    <description>TBD</description>
    <addressOffset>0x3200</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_N2</name>
    <displayName>HDMI_AUD_N2</displayName>
    <description>TBD</description>
    <addressOffset>0x3201</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_N3</name>
    <displayName>HDMI_AUD_N3</displayName>
    <description>TBD</description>
    <addressOffset>0x3202</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_CTS1</name>
    <displayName>HDMI_AUD_CTS1</displayName>
    <description>TBD</description>
    <addressOffset>0x3203</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_CTS2</name>
    <displayName>HDMI_AUD_CTS2</displayName>
    <description>TBD</description>
    <addressOffset>0x3204</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_CTS3</name>
    <displayName>HDMI_AUD_CTS3</displayName>
    <description>TBD</description>
    <addressOffset>0x3205</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_AUD_INPUTCLKFS</name>
    <displayName>HDMI_AUD_INPUTCLKFS</displayName>
    <description>TBD</description>
    <addressOffset>0x3206</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_MC_CLKDIS</name>
    <displayName>HDMI_MC_CLKDIS</displayName>
    <description>TBD</description>
    <addressOffset>0x4001</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_MC_SWRSTZREQ</name>
    <displayName>HDMI_MC_SWRSTZREQ</displayName>
    <description>TBD</description>
    <addressOffset>0x4002</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_MC_FLOWCTRL</name>
    <displayName>HDMI_MC_FLOWCTRL</displayName>
    <description>TBD</description>
    <addressOffset>0x4004</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>I2S0</name>
  <description></description>
  <baseAddress>0x05097200</baseAddress>
  <registers>
   <register>
    <name>I2Sn_CTL</name>
    <displayName>I2Sn_CTL</displayName>
    <description>I2Sn Control</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_FMT0</name>
    <displayName>I2Sn_FMT0</displayName>
    <description>I2Sn Format 0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_FMT1</name>
    <displayName>I2Sn_FMT1</displayName>
    <description>I2Sn Format 1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_CLKD</name>
    <displayName>I2Sn_CLKD</displayName>
    <description>I2Sn Clock Divide</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_RXDIF_CONT</name>
    <displayName>I2Sn_RXDIF_CONT</displayName>
    <description>I2Sn RXDIF Contact Select</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_CHCFG</name>
    <displayName>I2Sn_CHCFG</displayName>
    <description>I2Sn Channel Configuration</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_IRQ_CTRL</name>
    <displayName>I2Sn_IRQ_CTRL</displayName>
    <description>I2Sn DMA &amp; Interrupt Control</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2Sn_IRQ_STS</name>
    <displayName>I2Sn_IRQ_STS</displayName>
    <description>I2Sn DMA &amp; Interrupt Status</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000030</addressOffset>
    <registers>
     <register>
      <name>I2Sn_SDOUTm_SLOTCTR</name>
      <displayName>I2Sn_SDOUTm_SLOTCTR</displayName>
      <description>(n=0~3)(m=0~3)</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>I2Sn_SDOUTmCHMAP0</name>
      <displayName>I2Sn_SDOUTmCHMAP0</displayName>
      <description>I2Sn SDOUTm Channel Mapping 0</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>I2Sn_SDOUTmCHMAP1</name>
      <displayName>I2Sn_SDOUTmCHMAP1</displayName>
      <description>I2Sn SDOUTm Channel Mapping 1</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x040</dimIncrement>
   </cluster>
   <register>
    <name>I2Sn_SDIN_SLOTCTR</name>
    <displayName>I2Sn_SDIN_SLOTCTR</displayName>
    <description>I2Sn Input Slot Control</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000074</addressOffset>
    <register>
     <name>I2Sn_SDINCHMAP</name>
     <displayName>I2Sn_SDINCHMAP</displayName>
     <description>I2Sn SDIN Channel Mapping 0..3</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S1</name>
  <baseAddress>0x05097300</baseAddress>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S2</name>
  <baseAddress>0x05097400</baseAddress>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S3</name>
  <baseAddress>0x05097500</baseAddress>
  </peripheral>
  <peripheral>
  <name>IOMMU</name>
  <description>IOMMU (I/O Memory management unit)</description>
  <baseAddress>0x030F0000</baseAddress>
  <interrupt>
   <name>IOMMU</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>IOMMU_RESET_REG</name>
    <displayName>IOMMU_RESET_REG</displayName>
    <description>IOMMU ResetRegister</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_ENABLE_REG</name>
    <displayName>IOMMU_ENABLE_REG</displayName>
    <description>IOMMU EnableRegister</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_BYPASS_REG</name>
    <displayName>IOMMU_BYPASS_REG</displayName>
    <description>IOMMU BypassRegister</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_AUTO_GATING_REG</name>
    <displayName>IOMMU_AUTO_GATING_REG</displayName>
    <description>IOMMU Auto GatingRegister</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_WBUF_CTRL_REG</name>
    <displayName>IOMMU_WBUF_CTRL_REG</displayName>
    <description>IOMMU Write Buffer Control Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_OOO_CTRL_REG</name>
    <displayName>IOMMU_OOO_CTRL_REG</displayName>
    <description>IOMMU Out Of Order Control Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_4KB_BDY_PRT_CTRL_REG</name>
    <displayName>IOMMU_4KB_BDY_PRT_CTRL_REG</displayName>
    <description>IOMMU 4KB Boundary Protect Control Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TTB_REG</name>
    <displayName>IOMMU_TTB_REG</displayName>
    <description>IOMMU Translation Table BaseRegister</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_ENABLE_REG</name>
    <displayName>IOMMU_TLB_ENABLE_REG</displayName>
    <description>IOMMU TLB EnableRegister</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_PREFETCH_REG</name>
    <displayName>IOMMU_TLB_PREFETCH_REG</displayName>
    <description>IOMMU TLB PrefetchRegister</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_FLUSH_ENABLE_REG</name>
    <displayName>IOMMU_TLB_FLUSH_ENABLE_REG</displayName>
    <description>IOMMU TLB Flush Enable Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_MODE_SEL_REG</name>
    <displayName>IOMMU_TLB_IVLD_MODE_SEL_REG</displayName>
    <description>IOMMU TLB Invalidation Mode Select Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_STA_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_STA_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation Start Address Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_END_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_END_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation End Address Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation Address Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ADDR_MASK_REG</name>
    <displayName>IOMMU_TLB_IVLD_ADDR_MASK_REG</displayName>
    <description>IOMMU TLB Invalidation Address Mask Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ENABLE_REG</name>
    <displayName>IOMMU_TLB_IVLD_ENABLE_REG</displayName>
    <description>IOMMU TLB Invalidation Enable Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation Address Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_ENABLE_REG</name>
    <displayName>IOMMU_PC_IVLD_ENABLE_REG</displayName>
    <description>IOMMU</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG0</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG0</displayName>
    <description>IOMMU Domain Authority Control Register 0</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG1</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG1</displayName>
    <description>IOMMU Domain Authority Control Register 1</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG2</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG2</displayName>
    <description>IOMMU Domain Authority Control Register 2</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG3</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG3</displayName>
    <description>IOMMU Domain Authority Control Register 3</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG4</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG4</displayName>
    <description>IOMMU Domain Authority Control Register 4</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG5</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG5</displayName>
    <description>IOMMU Domain Authority Control Register 5</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG6</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG6</displayName>
    <description>IOMMU Domain Authority Control Register 6</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL_REG7</name>
    <displayName>IOMMU_DM_AUT_CTRL_REG7</displayName>
    <description>IOMMU Domain Authority Control Register 7</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_OVWT_REG</name>
    <displayName>IOMMU_DM_AUT_OVWT_REG</displayName>
    <description>IOMMU Domain Authority Overwrite Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ENABLE_REG</name>
    <displayName>IOMMU_INT_ENABLE_REG</displayName>
    <description>IOMMU Interrupt Enable Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_CLR_REG</name>
    <displayName>IOMMU_INT_CLR_REG</displayName>
    <description>IOMMU Interrupt Clear Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_STA_REG</name>
    <displayName>IOMMU_INT_STA_REG</displayName>
    <description>IOMMU Interrupt Status Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG0</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG0</displayName>
    <description>IOMMU Interrupt Error Address Register 0</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG1</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG1</displayName>
    <description>IOMMU Interrupt Error Address Register 1</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG2</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG2</displayName>
    <description>IOMMU Interrupt Error Address Register 2</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG3</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG3</displayName>
    <description>IOMMU Interrupt Error Address Register 3</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG4</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG4</displayName>
    <description>IOMMU Interrupt Error Address Register 4</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG5</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG5</displayName>
    <description>IOMMU Interrupt Error Address Register 5</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG6</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG6</displayName>
    <description>IOMMU Interrupt Error Address Register 6</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG7</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG7</displayName>
    <description>IOMMU Interrupt Error Address Register 7</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR_REG8</name>
    <displayName>IOMMU_INT_ERR_ADDR_REG8</displayName>
    <description>IOMMU Interrupt Error Address Register 8</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG0</name>
    <displayName>IOMMU_INT_ERR_DATA_REG0</displayName>
    <description>IOMMU Interrupt Error Data Register 0</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG1</name>
    <displayName>IOMMU_INT_ERR_DATA_REG1</displayName>
    <description>IOMMU Interrupt Error Data Register 1</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG2</name>
    <displayName>IOMMU_INT_ERR_DATA_REG2</displayName>
    <description>IOMMU Interrupt Error Data Register 2</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG3</name>
    <displayName>IOMMU_INT_ERR_DATA_REG3</displayName>
    <description>IOMMU Interrupt Error Data Register 3</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG4</name>
    <displayName>IOMMU_INT_ERR_DATA_REG4</displayName>
    <description>IOMMU Interrupt Error Data Register 4</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG5</name>
    <displayName>IOMMU_INT_ERR_DATA_REG5</displayName>
    <description>IOMMU Interrupt Error Data Register 5</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG6</name>
    <displayName>IOMMU_INT_ERR_DATA_REG6</displayName>
    <description>IOMMU Interrupt Error Data Register 6</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG7</name>
    <displayName>IOMMU_INT_ERR_DATA_REG7</displayName>
    <description>IOMMU Interrupt Error Data Register 7</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA_REG8</name>
    <displayName>IOMMU_INT_ERR_DATA_REG8</displayName>
    <description>IOMMU Interrupt Error Data Register 8</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_L1PG_INT_REG</name>
    <displayName>IOMMU_L1PG_INT_REG</displayName>
    <description>IOMMU L1 Page Table Interrupt Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_L2PG_INT_REG</name>
    <displayName>IOMMU_L2PG_INT_REG</displayName>
    <description>IOMMU L2 Page Table Interrupt Register</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_REG</name>
    <displayName>IOMMU_VA_REG</displayName>
    <description>IOMMU Virtual Address Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_DATA_REG</name>
    <displayName>IOMMU_VA_DATA_REG</displayName>
    <description>IOMMU Virtual Address Data Register</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_CONFIG_REG</name>
    <displayName>IOMMU_VA_CONFIG_REG</displayName>
    <description>IOMMU Virtual Address Configuration Register</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ENABLE_REG</name>
    <displayName>IOMMU_PMU_ENABLE_REG</displayName>
    <description>IOMMU PMU Enable Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_CLR_REG</name>
    <displayName>IOMMU_PMU_CLR_REG</displayName>
    <description>IOMMU PMU Clear Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG0</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG0</displayName>
    <description>IOMMU PMU Access Low Register 0</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG0</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG0</displayName>
    <description>IOMMU PMU Access High Register 0</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG0</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG0</displayName>
    <description>IOMMU PMU Hit Low Register 0</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG0</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG0</displayName>
    <description>IOMMU PMU Hit High Register 0</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG1</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG1</displayName>
    <description>IOMMU PMU Access Low Register 1</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG1</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG1</displayName>
    <description>IOMMU PMU Access High Register 1</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG1</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG1</displayName>
    <description>IOMMU PMU Hit Low Register 1</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG1</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG1</displayName>
    <description>IOMMU PMU Hit High Register 1</description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG2</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG2</displayName>
    <description>IOMMU PMU Access Low Register 2</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG2</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG2</displayName>
    <description>IOMMU PMU Access High Register 2</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG2</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG2</displayName>
    <description>IOMMU PMU Hit Low Register 2</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG2</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG2</displayName>
    <description>IOMMU PMU Hit High Register 2</description>
    <addressOffset>0x25C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG3</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG3</displayName>
    <description>IOMMU PMU Access Low Register 3</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG3</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG3</displayName>
    <description>IOMMU PMU Access High Register 3</description>
    <addressOffset>0x264</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG3</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG3</displayName>
    <description>IOMMU PMU Hit Low Register 3</description>
    <addressOffset>0x268</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG3</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG3</displayName>
    <description>IOMMU PMU Hit High Register 3</description>
    <addressOffset>0x26C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG4</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG4</displayName>
    <description>IOMMU PMU Access Low Register 4</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG4</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG4</displayName>
    <description>IOMMU PMU Access High Register 4</description>
    <addressOffset>0x274</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG4</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG4</displayName>
    <description>IOMMU PMU Hit Low Register 4</description>
    <addressOffset>0x278</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG4</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG4</displayName>
    <description>IOMMU PMU Hit High Register 4</description>
    <addressOffset>0x27C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG5</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG5</displayName>
    <description>IOMMU PMU Access Low Register 5</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG5</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG5</displayName>
    <description>IOMMU PMU Access High Register 5</description>
    <addressOffset>0x284</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG5</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG5</displayName>
    <description>IOMMU PMU Hit Low Register 5</description>
    <addressOffset>0x288</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG5</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG5</displayName>
    <description>IOMMU PMU Hit High Register 5</description>
    <addressOffset>0x28C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG6</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG6</displayName>
    <description>IOMMU PMU Access Low Register 6</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG6</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG6</displayName>
    <description>IOMMU PMU Access High Register 6</description>
    <addressOffset>0x294</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG6</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG6</displayName>
    <description>IOMMU PMU Hit Low Register 6</description>
    <addressOffset>0x298</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG6</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG6</displayName>
    <description>IOMMU PMU Hit High Register 6</description>
    <addressOffset>0x29C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG7</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG7</displayName>
    <description>IOMMU PMU Access Low Register 7</description>
    <addressOffset>0x2D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG7</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG7</displayName>
    <description>IOMMU PMU Access High Register 7</description>
    <addressOffset>0x2D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG7</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG7</displayName>
    <description>IOMMU PMU Hit Low Register 7</description>
    <addressOffset>0x2D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG7</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG7</displayName>
    <description>IOMMU PMU Hit High Register 7</description>
    <addressOffset>0x2DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW_REG8</name>
    <displayName>IOMMU_PMU_ACCESS_LOW_REG8</displayName>
    <description>IOMMU PMU Access Low Register 8</description>
    <addressOffset>0x2E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH_REG8</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH_REG8</displayName>
    <description>IOMMU PMU Access High Register 8</description>
    <addressOffset>0x2E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW_REG8</name>
    <displayName>IOMMU_PMU_HIT_LOW_REG8</displayName>
    <description>IOMMU PMU Hit Low Register 8</description>
    <addressOffset>0x2E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH_REG8</name>
    <displayName>IOMMU_PMU_HIT_HIGH_REG8</displayName>
    <description>IOMMU PMU Hit High Register 8</description>
    <addressOffset>0x2EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG0</name>
    <displayName>IOMMU_PMU_TL_LOW_REG0</displayName>
    <description>IOMMU Total Latency Low Register 0</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG0</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG0</displayName>
    <description>IOMMU Total Latency High Register 0</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG0</name>
    <displayName>IOMMU_PMU_ML_REG0</displayName>
    <description>IOMMU Max Latency Register 0</description>
    <addressOffset>0x308</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG1</name>
    <displayName>IOMMU_PMU_TL_LOW_REG1</displayName>
    <description>IOMMU Total Latency Low Register 1</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG1</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG1</displayName>
    <description>IOMMU Total Latency High Register 1</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG1</name>
    <displayName>IOMMU_PMU_ML_REG1</displayName>
    <description>IOMMU Max Latency Register 1</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG2</name>
    <displayName>IOMMU_PMU_TL_LOW_REG2</displayName>
    <description>IOMMU Total Latency Low Register 2</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG2</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG2</displayName>
    <description>IOMMU Total Latency High Register 2</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG2</name>
    <displayName>IOMMU_PMU_ML_REG2</displayName>
    <description>IOMMU Max Latency Register 2</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG3</name>
    <displayName>IOMMU_PMU_TL_LOW_REG3</displayName>
    <description>IOMMU Total Latency Low Register 3</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG3</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG3</displayName>
    <description>IOMMU Total Latency High Register 3</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG3</name>
    <displayName>IOMMU_PMU_ML_REG3</displayName>
    <description>IOMMU Max Latency Register 3</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG4</name>
    <displayName>IOMMU_PMU_TL_LOW_REG4</displayName>
    <description>IOMMU Total Latency Low Register 4</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG4</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG4</displayName>
    <description>IOMMU Total Latency High Register 4</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG4</name>
    <displayName>IOMMU_PMU_ML_REG4</displayName>
    <description>IOMMU Max Latency Register 4</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG5</name>
    <displayName>IOMMU_PMU_TL_LOW_REG5</displayName>
    <description>IOMMU Total Latency Low Register 5</description>
    <addressOffset>0x350</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG5</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG5</displayName>
    <description>IOMMU Total Latency High Register 5</description>
    <addressOffset>0x354</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG5</name>
    <displayName>IOMMU_PMU_ML_REG5</displayName>
    <description>IOMMU Max Latency Register 5</description>
    <addressOffset>0x358</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW_REG6</name>
    <displayName>IOMMU_PMU_TL_LOW_REG6</displayName>
    <description>IOMMU Total Latency Low Register 6</description>
    <addressOffset>0x360</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH_REG6</name>
    <displayName>IOMMU_PMU_TL_HIGH_REG6</displayName>
    <description>IOMMU Total Latency High Register 6</description>
    <addressOffset>0x364</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML_REG6</name>
    <displayName>IOMMU_PMU_ML_REG6</displayName>
    <description>IOMMU Max Latency Register 6</description>
    <addressOffset>0x368</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>LRADC</name>
  <description></description>
  <baseAddress>0x05070800</baseAddress>
  <interrupt>
   <name>LRADC</name>
   <value>52</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>LRADC_CTRL</name>
    <displayName>LRADC_CTRL</displayName>
    <description>LRADC Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LRADC_INTC</name>
    <displayName>LRADC_INTC</displayName>
    <description>LRADC Interrupt Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LRADC_INTS</name>
    <displayName>LRADC_INTS</displayName>
    <description>LRADC Interrupt Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LRADC_DATA0</name>
    <displayName>LRADC_DATA0</displayName>
    <description>LRADC Data Register0</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>OWA</name>
  <description>One Wire Audio</description>
  <baseAddress>0x05093000</baseAddress>
  <interrupt>
   <name>OWA</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>OWA_GEN_CTL</name>
    <displayName>OWA_GEN_CTL</displayName>
    <description></description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CFIG</name>
    <displayName>OWA_TX_CFIG</displayName>
    <description>OWA TX Configuration Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_ISTA</name>
    <displayName>OWA_ISTA</displayName>
    <description>OWA Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_FCTL</name>
    <displayName>OWA_FCTL</displayName>
    <description>OWA FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_FSTA</name>
    <displayName>OWA_FSTA</displayName>
    <description>OWA FIFO</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_INT</name>
    <displayName>OWA_INT</displayName>
    <description>OWA Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_FIFO</name>
    <displayName>OWA_TX_FIFO</displayName>
    <description>OWA TX FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CNT</name>
    <displayName>OWA_TX_CNT</displayName>
    <description>OWA TX Counter Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CHSTA0</name>
    <displayName>OWA_TX_CHSTA0</displayName>
    <description>OWA TX Channel Status Register0</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CHSTA1</name>
    <displayName>OWA_TX_CHSTA1</displayName>
    <description>OWA TX Channel Status Register1</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>PRCM</name>
  <description>Power Reset Clock Management module</description>
  <baseAddress>0x07010000</baseAddress>
  <registers>
   <register>
    <name>CPUS_CFG_REG</name>
    <displayName>CPUS_CFG_REG</displayName>
    <description>CPUS Configuration Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APBS1_CFG_REG</name>
    <displayName>APBS1_CFG_REG</displayName>
    <description>APBS1 Configuration Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_TWD_BGR_REG</name>
    <displayName>R_TWD_BGR_REG</displayName>
    <description>R_TWD Bus Gating Reset Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_TWI_BGR_REG</name>
    <displayName>R_TWI_BGR_REG</displayName>
    <description>R_TWI Bus Gating Reset Register</description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_CAN_BGR_REG</name>
    <displayName>R_CAN_BGR_REG</displayName>
    <description>R_CAN Bus Gating Reset Register</description>
    <addressOffset>0x1AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_RSB_BGR_REG</name>
    <displayName>R_RSB_BGR_REG</displayName>
    <description>R_RSB Bus Gating Reset Register</description>
    <addressOffset>0x1BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_IR_RX_CLK_REG</name>
    <displayName>R_IR_RX_CLK_REG</displayName>
    <description>R_IR_RX Clock Register</description>
    <addressOffset>0x1C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_IR_RX_BGR_REG</name>
    <displayName>R_IR_RX_BGR_REG</displayName>
    <description>R_IR_RX Bus Gating Reset Register</description>
    <addressOffset>0x1CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_BGR_REG</name>
    <displayName>RTC_BGR_REG</displayName>
    <description>RTC Bus Gating Reset Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CTRL_REG0</name>
    <displayName>PLL_CTRL_REG0</displayName>
    <description>PLL Control Register 0</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CTRL_REG1</name>
    <displayName>PLL_CTRL_REG1</displayName>
    <description>PLL Control Register 1</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDD_SYS_PWROFF_GATING_REG</name>
    <displayName>VDD_SYS_PWROFF_GATING_REG</displayName>
    <description>VDD_SYS Power Off Gating Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_PWROFF_GATING</name>
    <displayName>GPU_PWROFF_GATING</displayName>
    <description>GPU Power Off Gating Register</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_PWROFF_GATING</name>
    <displayName>VE_PWROFF_GATING</displayName>
    <description>VE Power Off Gating Register</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RAM_CFG_REG</name>
    <displayName>RAM_CFG_REG</displayName>
    <description>RAM Configuration Register</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RAM_TEST_CTRL_REG</name>
    <displayName>RAM_TEST_CTRL_REG</displayName>
    <description>RAM Test Control Register</description>
    <addressOffset>0x274</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRCM_SEC_SWITCH_REG</name>
    <displayName>PRCM_SEC_SWITCH_REG</displayName>
    <description>PRCM Security Switch Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES_CAL_CTRL_REG</name>
    <displayName>RES_CAL_CTRL_REG</displayName>
    <description>Resistor Calibration Control Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES200_CTRL_REG</name>
    <displayName>RES200_CTRL_REG</displayName>
    <description>200ohms Resistor Manual Control Register</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES240_CTRL_REG</name>
    <displayName>RES240_CTRL_REG</displayName>
    <description>240ohms Resistor Manual Control Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES_CAL_STATUS_REG</name>
    <displayName>RES_CAL_STATUS_REG</displayName>
    <description>Resistor Calibration Status Register</description>
    <addressOffset>0x31C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NMI_IRQ_CTRL_REG</name>
    <displayName>NMI_IRQ_CTRL_REG</displayName>
    <description>NMI Interrupt Control Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NMI_IRQ_ENABLE_REG</name>
    <displayName>NMI_IRQ_ENABLE_REG</displayName>
    <description>NMI Interrupt Enable Register</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NMI_IRQ_PEND_REG</name>
    <displayName>NMI_IRQ_PEND_REG</displayName>
    <description>NMI Interrupt Pending Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRCM_VERSION_REG</name>
    <displayName>PRCM_VERSION_REG</displayName>
    <description>PRCM Version Register</description>
    <addressOffset>0x3F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>PWM</name>
  <description>Pulse Width Modulation module</description>
  <baseAddress>0x0300A000</baseAddress>
  <interrupt>
   <name>PWM</name>
   <value>48</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>PIER</name>
    <displayName>PIER</displayName>
    <description>PWM IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PISR</name>
    <displayName>PISR</displayName>
    <description>PWM IRQ Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIER</name>
    <displayName>CIER</displayName>
    <description>Capture IRQ Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CISR</name>
    <displayName>CISR</displayName>
    <description>Capture IRQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>PCCR</name>
     <displayName>PCCR</displayName>
     <description>PWM01, PWM23, PWM45 Clock Configuration Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000030</addressOffset>
    <register>
     <name>PDZCR</name>
     <displayName>PDZCR</displayName>
     <description>PWM01, PWM23, PWM45 Dead Zone Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <register>
    <name>PER</name>
    <displayName>PER</displayName>
    <description>PWM Enable Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CER</name>
    <displayName>CER</displayName>
    <description>Capture Enable Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000060</addressOffset>
    <registers>
     <register>
      <name>PCR</name>
      <displayName>PCR</displayName>
      <description>PWM Control Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PPR</name>
      <displayName>PPR</displayName>
      <description>PWM Period Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PCNTR</name>
      <displayName>PCNTR</displayName>
      <description>PWM Count Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CCR</name>
      <displayName>CCR</displayName>
      <description>Capture Control Register</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CRLR</name>
      <displayName>CRLR</displayName>
      <description>Capture Rise Lock Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CFLR</name>
      <displayName>CFLR</displayName>
      <description>Capture Fall Lock Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x0C0</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>RTC</name>
  <description>Real Time Clock</description>
  <baseAddress>0x07000000</baseAddress>
  <interrupt>
   <name>ALARM0</name>
   <value>136</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>LOSC_CTRL_REG</name>
    <displayName>LOSC_CTRL_REG</displayName>
    <description>Low Oscillator Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LOSC_AUTO_SWT_STA_REG</name>
    <displayName>LOSC_AUTO_SWT_STA_REG</displayName>
    <description>LOSC Auto Switch Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>INTOSC_CLK_PRESCAL_REG</name>
    <displayName>INTOSC_CLK_PRESCAL_REG</displayName>
    <description>Internal OSC Clock Prescalar Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>INTOSC_CLK_AUTO_CALI_REG</name>
    <displayName>INTOSC_CLK_AUTO_CALI_REG</displayName>
    <description>Internal OSC Clock Auto Calibration Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_DAY_REG</name>
    <displayName>RTC_DAY_REG</displayName>
    <description>RTC Year-Month-Day Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_HH_MM_SS_REG</name>
    <displayName>RTC_HH_MM_SS_REG</displayName>
    <description>RTC Hour-Minute-Second Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_COUNTER_REG</name>
    <displayName>ALARM0_COUNTER_REG</displayName>
    <description>Alarm 0 Counter Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_CUR_VLU_REG</name>
    <displayName>ALARM0_CUR_VLU_REG</displayName>
    <description>Alarm 0 Counter Current Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_ENABLE_REG</name>
    <displayName>ALARM0_ENABLE_REG</displayName>
    <description>Alarm 0 Enable Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_IRQ_EN</name>
    <displayName>ALARM0_IRQ_EN</displayName>
    <description>Alarm 0 IRQ Enable Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_IRQ_STA_REG</name>
    <displayName>ALARM0_IRQ_STA_REG</displayName>
    <description>Alarm 0 IRQ Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM_CONFIG_REG</name>
    <displayName>ALARM_CONFIG_REG</displayName>
    <description>Alarm Configuration Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>F32K_FANOUT_GATING_REG</name>
    <displayName>F32K_FANOUT_GATING_REG</displayName>
    <description>32k Fanout Output Gating Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000100</addressOffset>
    <register>
     <name>GP_DATA_REG</name>
     <displayName>GP_DATA_REG</displayName>
     <description>General Purpose Register (N=0~15)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x040</dimIncrement>
   </cluster>
   <register>
    <name>DCXO_CTRL_REG</name>
    <displayName>DCXO_CTRL_REG</displayName>
    <description>DCXO Control Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_VIO_REG</name>
    <displayName>RTC_VIO_REG</displayName>
    <description>RTC_VIO Regulate Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IC_CHARA_REG</name>
    <displayName>IC_CHARA_REG</displayName>
    <description>IC Characteristic Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDDOFF_GATING_SOF_REG</name>
    <displayName>VDDOFF_GATING_SOF_REG</displayName>
    <description>VDD To RTC Isolation Software Control Register</description>
    <addressOffset>0x1F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SP_STDBY_FLAG_REG</name>
    <displayName>SP_STDBY_FLAG_REG</displayName>
    <description>Super Standby Flag Register</description>
    <addressOffset>0x1F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SP_STDBY_SOFT_ENTRY_REG</name>
    <displayName>SP_STDBY_SOFT_ENTRY_REG</displayName>
    <description>Super Standby Software Entry Register</description>
    <addressOffset>0x1FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_STBY_CTRL_REG</name>
    <displayName>USB_STBY_CTRL_REG</displayName>
    <description>USB Standby Control Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EFUSE_HV_PWRSWT_CTRL_REG</name>
    <displayName>EFUSE_HV_PWRSWT_CTRL_REG</displayName>
    <description>Efuse High Voltage Power Switch Control Register</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CRY_CONFIG_REG</name>
    <displayName>CRY_CONFIG_REG</displayName>
    <description>Crypt Configuration Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CRY_KEY_REG</name>
    <displayName>CRY_KEY_REG</displayName>
    <description>Crypt Key Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CRY_EN_REG</name>
    <displayName>CRY_EN_REG</displayName>
    <description>Crypt Enable Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>RTWB_RCQ</name>
  <description></description>
  <baseAddress>0x01008200</baseAddress>
  <registers>
   <register>
    <name>RTWB_RCQ_IRQ</name>
    <displayName>RTWB_RCQ_IRQ</displayName>
    <description>RTWB_RCQ_IRQ_OFFSET          (0x8200)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTWB_RCQ_STS</name>
    <displayName>RTWB_RCQ_STS</displayName>
    <description>RTWB_RCQ_STS_OFFSET          (0x8204)</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTWB_RCQ_CTL</name>
    <displayName>RTWB_RCQ_CTL</displayName>
    <description>RTWB_RCQ_CTL_OFFSET          (0x8210)</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>R_CAN0</name>
  <description>Car Area Network controller</description>
  <baseAddress>0x07082000</baseAddress>
  <registers>
   <register>
    <name>CAN_MSEL</name>
    <displayName>CAN_MSEL</displayName>
    <description>CAN mode select register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_CMD</name>
    <displayName>CAN_CMD</displayName>
    <description>CAN command register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_STA</name>
    <displayName>CAN_STA</displayName>
    <description>CAN status register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_INT</name>
    <displayName>CAN_INT</displayName>
    <description>CAN interrupt register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_INTEN</name>
    <displayName>CAN_INTEN</displayName>
    <description>CAN interrupt enable register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_BUSTIME</name>
    <displayName>CAN_BUSTIME</displayName>
    <description>CAN bus timing register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_TEWL</name>
    <displayName>CAN_TEWL</displayName>
    <description>CAN TX error warning limit register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_ERRC</name>
    <displayName>CAN_ERRC</displayName>
    <description>CAN error counter register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_RMCNT</name>
    <displayName>CAN_RMCNT</displayName>
    <description>CAN receive message counter register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_RBUF_SADDR</name>
    <displayName>CAN_RBUF_SADDR</displayName>
    <description>CAN receive buffer start address register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_ACPC</name>
    <displayName>CAN_ACPC</displayName>
    <description>CAN acceptance code 0 register(reset mode)</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_ACPM</name>
    <displayName>CAN_ACPM</displayName>
    <description>CAN acceptance mask 0 register(reset mode)</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>13</dim>
    <addressOffset>0x00000040</addressOffset>
    <register>
     <name>CAN_TRBUF</name>
     <displayName>CAN_TRBUF</displayName>
     <description>CAN TX/RX message buffer N (n=0..12) register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x034</dimIncrement>
   </cluster>
   <cluster>
    <dim>48</dim>
    <addressOffset>0x00000180</addressOffset>
    <register>
     <name>CAN_RBUF_RBACK</name>
     <displayName>CAN_RBUF_RBACK</displayName>
     <description>CAN transmit buffer for read back register (0x0180 ~0x1b0)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x0C0</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>SCR</name>
  <description>Smart Card Reader</description>
  <baseAddress>0x05005000</baseAddress>
  <interrupt>
   <name>SMCARD</name>
   <value>94</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SCR_CSR</name>
    <displayName>SCR_CSR</displayName>
    <description>Smart Card Reader Control and Status Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_INTEN</name>
    <displayName>SCR_INTEN</displayName>
    <description>Smart Card Reader Interrupt Enable Register 1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_INTST</name>
    <displayName>SCR_INTST</displayName>
    <description>Smart Card Reader Interrupt Status Register 1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_FCSR</name>
    <displayName>SCR_FCSR</displayName>
    <description>Smart Card Reader FIFO Control and Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_FCNT</name>
    <displayName>SCR_FCNT</displayName>
    <description>Smart Card Reader RX and TX FIFO Counter Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_RPT</name>
    <displayName>SCR_RPT</displayName>
    <description>Smart Card Reader RX and TX Repeat Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_DIV</name>
    <displayName>SCR_DIV</displayName>
    <description>Smart Card Reader Clock and Baud Divisor Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_LTIM</name>
    <displayName>SCR_LTIM</displayName>
    <description>Smart Card Reader Line Time Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_CTIM</name>
    <displayName>SCR_CTIM</displayName>
    <description>Smart Card Reader Character Time Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_LCTLR</name>
    <displayName>SCR_LCTLR</displayName>
    <description>Smart Card Reader Line Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_FSM</name>
    <displayName>SCR_FSM</displayName>
    <description>Smart Card Reader FSM Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_DT</name>
    <displayName>SCR_DT</displayName>
    <description>Smart Card Reader Debounce Time Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCR_FIFO</name>
    <displayName>SCR_FIFO</displayName>
    <description>Smart Card Reader RX and TX FIFO Access Point</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SID</name>
  <description></description>
  <baseAddress>0x03006000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000200</addressOffset>
    <register>
     <name>SID_DATA</name>
     <displayName>SID_DATA</displayName>
     <description>SID data (xfel display as &apos;sid&apos; replay)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>SMC</name>
  <description></description>
  <baseAddress>0x03007000</baseAddress>
  <interrupt>
   <name>SMC</name>
   <value>79</value>
   <description></description>
  </interrupt>
  <registers>
  </registers>
  </peripheral>
  <peripheral>
  <name>SMHC0</name>
  <description>SD-MMC Host Controller</description>
  <baseAddress>0x04020000</baseAddress>
  <interrupt>
   <name>SMHC0</name>
   <value>67</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC1</name>
   <value>68</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC2</name>
   <value>69</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SMHC_CTRL</name>
    <displayName>SMHC_CTRL</displayName>
    <description>Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CLKDIV</name>
    <displayName>SMHC_CLKDIV</displayName>
    <description>Clock Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TMOUT</name>
    <displayName>SMHC_TMOUT</displayName>
    <description>Time Out Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CTYPE</name>
    <displayName>SMHC_CTYPE</displayName>
    <description>Bus Width Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BLKSIZ</name>
    <displayName>SMHC_BLKSIZ</displayName>
    <description>Block Size Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BYTCNT</name>
    <displayName>SMHC_BYTCNT</displayName>
    <description>Byte Count Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CMD</name>
    <displayName>SMHC_CMD</displayName>
    <description>Command Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CMDARG</name>
    <displayName>SMHC_CMDARG</displayName>
    <description>Command Argument Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP0</name>
    <displayName>SMHC_RESP0</displayName>
    <description>Response 0 Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP1</name>
    <displayName>SMHC_RESP1</displayName>
    <description>Response 1 Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP2</name>
    <displayName>SMHC_RESP2</displayName>
    <description>Response 2 Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP3</name>
    <displayName>SMHC_RESP3</displayName>
    <description>Response 3 Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_INTMASK</name>
    <displayName>SMHC_INTMASK</displayName>
    <description>Interrupt Mask Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_MINTSTS</name>
    <displayName>SMHC_MINTSTS</displayName>
    <description>Masked Interrupt Status Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RINTSTS</name>
    <displayName>SMHC_RINTSTS</displayName>
    <description>Raw Interrupt Status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_STATUS</name>
    <displayName>SMHC_STATUS</displayName>
    <description>Status Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FIFOTH</name>
    <displayName>SMHC_FIFOTH</displayName>
    <description>FIFO Water Level Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FUNS</name>
    <displayName>SMHC_FUNS</displayName>
    <description>FIFO Function Select Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TCBCNT</name>
    <displayName>SMHC_TCBCNT</displayName>
    <description>Transferred Byte Count between Controller and Card</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TBBCNT</name>
    <displayName>SMHC_TBBCNT</displayName>
    <description>Transferred Byte Count between Host Memory and Internal FIFO</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DBGC</name>
    <displayName>SMHC_DBGC</displayName>
    <description>Current Debug Control Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CSDC</name>
    <displayName>SMHC_CSDC</displayName>
    <description>CRC Status Detect Control Register (Only for SMHC2)</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_A12A</name>
    <displayName>SMHC_A12A</displayName>
    <description>Auto Command 12 Argument Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_NTSR</name>
    <displayName>SMHC_NTSR</displayName>
    <description>SD New Timing Set Register (Only for SMHC0, SMHC1)</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_HWRST</name>
    <displayName>SMHC_HWRST</displayName>
    <description>Hardware Reset Register</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDMAC</name>
    <displayName>SMHC_IDMAC</displayName>
    <description>IDMAC Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DLBA</name>
    <displayName>SMHC_DLBA</displayName>
    <description>Descriptor List Base Address Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDST</name>
    <displayName>SMHC_IDST</displayName>
    <description>IDMAC Status Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDIE</name>
    <displayName>SMHC_IDIE</displayName>
    <description>IDMAC Interrupt Enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_THLD</name>
    <displayName>SMHC_THLD</displayName>
    <description>Card Threshold Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_SFC</name>
    <displayName>SMHC_SFC</displayName>
    <description>Sample FIFO Control Register (Only for SMHC2)</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_A23A</name>
    <displayName>SMHC_A23A</displayName>
    <description>Auto Command 23 Argument Register (Only for SMHC2)</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMMC_DDR_SBIT_DET</name>
    <displayName>EMMC_DDR_SBIT_DET</displayName>
    <description>eMMC4.5 DDR Start Bit Detection Control Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RES_CRC</name>
    <displayName>SMHC_RES_CRC</displayName>
    <description>Response CRC from Device (Only for SMHC0, SMHC1)</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000114</addressOffset>
    <register>
     <name>SMHC_D7_D0_CRC</name>
     <displayName>SMHC_D7_D0_CRC</displayName>
     <description>CRC in Data7..Data0 from Device (Only for SMHC0, SMHC1)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <register>
    <name>SMHC_CRC_STA</name>
    <displayName>SMHC_CRC_STA</displayName>
    <description>Write CRC Status Register (Only for SMHC0, SMHC1)</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_EXT_CMD</name>
    <displayName>SMHC_EXT_CMD</displayName>
    <description>Extended Command Register (Only for SMHC2)</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_EXT_RESP</name>
    <displayName>SMHC_EXT_RESP</displayName>
    <description>Extended Response Register (Only for SMHC2)</description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DRV_DL</name>
    <displayName>SMHC_DRV_DL</displayName>
    <description>Drive Delay Control Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_SAMP_DL</name>
    <displayName>SMHC_SAMP_DL</displayName>
    <description>Sample Delay Control Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DS_DL</name>
    <displayName>SMHC_DS_DL</displayName>
    <description>Data Strobe Delay Control Register (Only for SMHC2)</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FIFO</name>
    <displayName>SMHC_FIFO</displayName>
    <description>Read/Write FIFO</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="SMHC0">
  <name>SMHC1</name>
  <baseAddress>0x04021000</baseAddress>
  <interrupt>
   <name>SMHC0</name>
   <value>67</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC1</name>
   <value>68</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC2</name>
   <value>69</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="SMHC0">
  <name>SMHC2</name>
  <baseAddress>0x04022000</baseAddress>
  <interrupt>
   <name>SMHC0</name>
   <value>67</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC1</name>
   <value>68</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC2</name>
   <value>69</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>SPC</name>
  <description></description>
  <baseAddress>0x03008000</baseAddress>
  <registers>
  </registers>
  </peripheral>
  <peripheral>
  <name>SPI0</name>
  <description>Serial Peripheral Interface</description>
  <baseAddress>0x05010000</baseAddress>
  <interrupt>
   <name>SPI0</name>
   <value>44</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SPI1</name>
   <value>45</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SPI_GCR</name>
    <displayName>SPI_GCR</displayName>
    <description>SPI Global Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TCR</name>
    <displayName>SPI_TCR</displayName>
    <description>SPI Transfer Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_IER</name>
    <displayName>SPI_IER</displayName>
    <description>SPI Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_ISR</name>
    <displayName>SPI_ISR</displayName>
    <description>SPI Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FCR</name>
    <displayName>SPI_FCR</displayName>
    <description>SPI FIFO Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FSR</name>
    <displayName>SPI_FSR</displayName>
    <description>SPI FIFO Status Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_WCR</name>
    <displayName>SPI_WCR</displayName>
    <description>SPI Wait Clock Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_SAMP_DL</name>
    <displayName>SPI_SAMP_DL</displayName>
    <description>SPI Sample Delay Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MBC</name>
    <displayName>SPI_MBC</displayName>
    <description>SPI Master Burst Counter Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MTC</name>
    <displayName>SPI_MTC</displayName>
    <description>SPI Master Transmit Counter Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BCC</name>
    <displayName>SPI_BCC</displayName>
    <description>SPI Master Burst Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BATCR</name>
    <displayName>SPI_BATCR</displayName>
    <description>SPI Bit-Aligned Transfer Configure Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_3W_CCR</name>
    <displayName>SPI_3W_CCR</displayName>
    <description>SPI Bit-Aligned Clock Configuration Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TBR</name>
    <displayName>SPI_TBR</displayName>
    <description>SPI TX Bit Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RBR</name>
    <displayName>SPI_RBR</displayName>
    <description>SPI RX Bit Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_NDMA_MODE_CTL</name>
    <displayName>SPI_NDMA_MODE_CTL</displayName>
    <description>SPI Normal DMA Mode Control Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TXD</name>
    <displayName>SPI_TXD</displayName>
    <description>SPI TX Data Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RXD</name>
    <displayName>SPI_RXD</displayName>
    <description>SPI RX Data Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="SPI0">
  <name>SPI1</name>
  <baseAddress>0x05011000</baseAddress>
  <interrupt>
   <name>SPI0</name>
   <value>44</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SPI1</name>
   <value>45</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>SYS_CFG</name>
  <description></description>
  <baseAddress>0x03000000</baseAddress>
  <registers>
   <register>
    <name>MEMMAP_REG</name>
    <displayName>MEMMAP_REG</displayName>
    <description>DE memory control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VER_REG</name>
    <displayName>VER_REG</displayName>
    <description>Version Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_EPHY_CLK_REG0</name>
    <displayName>EMAC_EPHY_CLK_REG0</displayName>
    <description>EMAC-EPHY Clock Register 0</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_EPHY_CLK_REG1</name>
    <displayName>EMAC_EPHY_CLK_REG1</displayName>
    <description>EMAC-EPHY Clock Register 1 (T507 only)</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TCON_LCD0</name>
  <description>Timing Controller_LCD (TCON_LCD)</description>
  <baseAddress>0x06511000</baseAddress>
  <interrupt>
   <name>TCON_LCD0</name>
   <value>96</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TCON_LCD1</name>
   <value>97</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>LCD_GCTL_REG</name>
    <displayName>LCD_GCTL_REG</displayName>
    <description>LCD Global Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_GINT0_REG</name>
    <displayName>LCD_GINT0_REG</displayName>
    <description>LCD Global Interrupt Register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_GINT1_REG</name>
    <displayName>LCD_GINT1_REG</displayName>
    <description>LCD Global Interrupt Register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_FRM_CTL_REG</name>
    <displayName>LCD_FRM_CTL_REG</displayName>
    <description>LCD FRM Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>LCD_FRM_SEED_REG</name>
     <displayName>LCD_FRM_SEED_REG</displayName>
     <description>LCD FRM Seed Register (N=0,1,2,3,4,5) 0x0014+N*0x04</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <register>
    <name>LCD_FRM_TAB_REG</name>
    <displayName>LCD_FRM_TAB_REG</displayName>
    <description>4 LCD FRM Table Reg ister (N=0,1,2,3) 0x002C+N*0x04</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_3D_FIFO_REG</name>
    <displayName>LCD_3D_FIFO_REG</displayName>
    <description>LCD 3D FIFO Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CTL_REG</name>
    <displayName>LCD_CTL_REG</displayName>
    <description>LCD Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_DCLK_REG</name>
    <displayName>LCD_DCLK_REG</displayName>
    <description>LCD Data Clock Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC0_REG</name>
    <displayName>LCD_BASIC0_REG</displayName>
    <description>LCD Basic Timing Register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC1_REG</name>
    <displayName>LCD_BASIC1_REG</displayName>
    <description>LCD Basic Timing Register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC2_REG</name>
    <displayName>LCD_BASIC2_REG</displayName>
    <description>LCD Basic Timing Register2</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC3_REG</name>
    <displayName>LCD_BASIC3_REG</displayName>
    <description>LCD Basic Timing Register3</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_HV_IF_REG</name>
    <displayName>LCD_HV_IF_REG</displayName>
    <description>LCD HV Panel Interface Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_IF_REG</name>
    <displayName>LCD_CPU_IF_REG</displayName>
    <description>LCD CPU Panel Interface Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_WR_REG</name>
    <displayName>LCD_CPU_WR_REG</displayName>
    <description>LCD CPU Panel Write Data Regist er</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_RD0_REG</name>
    <displayName>LCD_CPU_RD0_REG</displayName>
    <description>LCD CPU Panel Read Data Register0</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_RD1_REG</name>
    <displayName>LCD_CPU_RD1_REG</displayName>
    <description>LCD CPU Panel Read Data Register1</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_LVDS_IF_REG</name>
    <displayName>LCD_LVDS_IF_REG</displayName>
    <description>LCD LVDS Configure Register - AKA tcon0_lvds_ctl</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_IO_POL_REG</name>
    <displayName>LCD_IO_POL_REG</displayName>
    <description>LCD IO Polarity Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_IO_TRI_REG</name>
    <displayName>LCD_IO_TRI_REG</displayName>
    <description>LCD IO Control Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_DEBUG_REG</name>
    <displayName>LCD_DEBUG_REG</displayName>
    <description>LCD Debug Register</description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CEU_CTL_REG</name>
    <displayName>LCD_CEU_CTL_REG</displayName>
    <description>LCD CEU Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>1</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>LCD_CEU_COEF_MUL_REG</name>
     <displayName>LCD_CEU_COEF_MUL_REG</displayName>
     <description>LCD CEU Coefficient Register0(N=0..10) 0x0110+N*0x04</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x004</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x0000011C</addressOffset>
    <register>
     <name>LCD_CEU_COEF_ADD_REG</name>
     <displayName>LCD_CEU_COEF_ADD_REG</displayName>
     <description>LCD CEU Coefficient Register1(N=0,1,2) 0x011C+N*0x10</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000140</addressOffset>
    <register>
     <name>LCD_CEU_COEF_RANG_REG</name>
     <displayName>LCD_CEU_COEF_RANG_REG</displayName>
     <description>LCD CEU Coefficient Register2(N=0,1,2) 0x0140+N*0x04</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <register>
    <name>LCD_CPU_TRI0_REG</name>
    <displayName>LCD_CPU_TRI0_REG</displayName>
    <description>LCD CPU Panel Trigger Register0</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI1_REG</name>
    <displayName>LCD_CPU_TRI1_REG</displayName>
    <description>LCD CPU Panel Trigger Register1</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI2_REG</name>
    <displayName>LCD_CPU_TRI2_REG</displayName>
    <description>LCD CPU Panel Trigger Register2</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI3_REG</name>
    <displayName>LCD_CPU_TRI3_REG</displayName>
    <description>LCD CPU Panel Trigger Register3</description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI4_REG</name>
    <displayName>LCD_CPU_TRI4_REG</displayName>
    <description>LCD CPU Panel Trigger Register4</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI5_REG</name>
    <displayName>LCD_CPU_TRI5_REG</displayName>
    <description>LCD CPU Panel Trigger Register5</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_CTL_REG</name>
    <displayName>LCD_CMAP_CTL_REG</displayName>
    <description>LCD Color Map Control Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_ODD0_REG</name>
    <displayName>LCD_CMAP_ODD0_REG</displayName>
    <description>LCD Color Map Odd Line Register0</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_ODD1_REG</name>
    <displayName>LCD_CMAP_ODD1_REG</displayName>
    <description>LCD Color Map Odd Line Register1</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_EVEN0_REG</name>
    <displayName>LCD_CMAP_EVEN0_REG</displayName>
    <description>LCD Color Map Even Line Register0</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_EVEN1_REG</name>
    <displayName>LCD_CMAP_EVEN1_REG</displayName>
    <description>LCD Color Map Even Line Register1</description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_SAFE_PERIOD_REG</name>
    <displayName>LCD_SAFE_PERIOD_REG</displayName>
    <description>LCD Safe Period Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>tcon_mul_ctl</name>
    <displayName>tcon_mul_ctl</displayName>
    <description>https://github.com/qiaoweibiao/T507_Kernel/blob/98fcc7d3f112e51b0edfb71536da89cb2115106f/drivers/video/fbdev/sunxi/disp2/disp/de/lowlevel_sun50iw1/de_lcd_type.h#L691</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000220</addressOffset>
    <register>
     <name>LCD_LVDS_ANA_REG</name>
     <displayName>LCD_LVDS_ANA_REG</displayName>
     <description>LCD LVDS Analog Register 0/1 LCD_LVDS0_ANA_REG LCD_LVDS1_ANA_REG</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <register>
    <name>LCD_FSYNC_GEN_CTRL_REG</name>
    <displayName>LCD_FSYNC_GEN_CTRL_REG</displayName>
    <description>Module Enable and Output Value Register</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_FSYNC_GEN_DLY_REG</name>
    <displayName>LCD_FSYNC_GEN_DLY_REG</displayName>
    <description>Fsync Active Time Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>256</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>LCD_GAMMA_TABLE_REG</name>
     <displayName>LCD_GAMMA_TABLE_REG</displayName>
     <description>LCD Gamma Table Register 0x0400-0x07FF</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
   <register>
    <name>LCD_3D_FIFO_BIST_REG</name>
    <displayName>LCD_3D_FIFO_BIST_REG</displayName>
    <description>LCD 3D FIFO Bist Register</description>
    <addressOffset>0xFF4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_TRI_FIFO_BIST_REG</name>
    <displayName>LCD_TRI_FIFO_BIST_REG</displayName>
    <description>LCD Trigger FIFO Bist Register</description>
    <addressOffset>0xFF8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="TCON_LCD0">
  <name>TCON_LCD1</name>
  <baseAddress>0x06512000</baseAddress>
  <interrupt>
   <name>TCON_LCD0</name>
   <value>96</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TCON_LCD1</name>
   <value>97</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>TCON_TV0</name>
  <description>TV Output</description>
  <baseAddress>0x06515000</baseAddress>
  <interrupt>
   <name>TCON_TV0</name>
   <value>98</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TCON_TV1</name>
   <value>99</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TV_GCTL_REG</name>
    <displayName>TV_GCTL_REG</displayName>
    <description>TV Global Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_GINT0_REG</name>
    <displayName>TV_GINT0_REG</displayName>
    <description>TV Global Interrupt Register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_GINT1_REG</name>
    <displayName>TV_GINT1_REG</displayName>
    <description>TV Global Interrupt Register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_SRC_CTL_REG</name>
    <displayName>TV_SRC_CTL_REG</displayName>
    <description>TV Source Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_IO_POL_REG</name>
    <displayName>TV_IO_POL_REG</displayName>
    <description>TV IO Polarity Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_IO_TRI_REG</name>
    <displayName>TV_IO_TRI_REG</displayName>
    <description>TV IO Control Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_CTL_REG</name>
    <displayName>TV_CTL_REG</displayName>
    <description>TV Control Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC0_REG</name>
    <displayName>TV_BASIC0_REG</displayName>
    <description>TV Basic Timing Register0</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC1_REG</name>
    <displayName>TV_BASIC1_REG</displayName>
    <description>TV Basic Timing Register1</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC2_REG</name>
    <displayName>TV_BASIC2_REG</displayName>
    <description>TV Basic Timing Register2</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC3_REG</name>
    <displayName>TV_BASIC3_REG</displayName>
    <description>TV Basic Timing Regi ster3</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC4_REG</name>
    <displayName>TV_BASIC4_REG</displayName>
    <description>TV Basic Timing Register4</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC5_REG</name>
    <displayName>TV_BASIC5_REG</displayName>
    <description>TV Basic Timing Register5</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_ECC_FIFO_REG</name>
    <displayName>TV_ECC_FIFO_REG</displayName>
    <description>TV ECC FIFO Register</description>
    <addressOffset>0x0F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DEBUG_REG</name>
    <displayName>TV_DEBUG_REG</displayName>
    <description>TV Debug Register</description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_CEU_CTL_REG</name>
    <displayName>TV_CEU_CTL_REG</displayName>
    <description>TV CEU Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>11</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>TV_CEU_COEF_MUL_REG</name>
     <displayName>TV_CEU_COEF_MUL_REG</displayName>
     <description>TV CEU Coefficient MUL R egister (N=0..10)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x02C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000140</addressOffset>
    <register>
     <name>TV_CEU_COEF_RANG_REG</name>
     <displayName>TV_CEU_COEF_RANG_REG</displayName>
     <description>TV CEU Coefficient Range R egister (N=0,1,2)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <register>
    <name>TV_SAFE_PERIOD_REG</name>
    <displayName>TV_SAFE_PERIOD_REG</displayName>
    <description>TV Safe Period Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_FILL_CTL_REG</name>
    <displayName>TV_FILL_CTL_REG</displayName>
    <description>TV Fill Data Control Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000304</addressOffset>
    <registers>
     <register>
      <name>TV_FILL_BEGIN_REG</name>
      <displayName>TV_FILL_BEGIN_REG</displayName>
      <description>TV Fill Data Begin Register 0x0304+N*0x0C(N=0..2)</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TV_FILL_END_REG</name>
      <displayName>TV_FILL_END_REG</displayName>
      <description>TV Fill Data End Register  0x0308+N*0x0C(N=0..2)</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TV_FILL_DATA_REG</name>
      <displayName>TV_FILL_DATA_REG</displayName>
      <description>TV Fill Data Value Register  0x030C+N*0x0C(N=0..2)</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x024</dimIncrement>
   </cluster>
   <register>
    <name>TV_DATA_IO_POL0_REG</name>
    <displayName>TV_DATA_IO_POL0_REG</displayName>
    <description>TV Data IO Polarity0 Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DATA_IO_POL1_REG</name>
    <displayName>TV_DATA_IO_POL1_REG</displayName>
    <description>TV Data IO Polarity1 Register</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DATA_TRI0_REG</name>
    <displayName>TV_DATA_TRI0_REG</displayName>
    <description>TV Data IO Trigger0 Register</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DATA_TRI1_REG</name>
    <displayName>TV_DATA_TRI1_REG</displayName>
    <description>TV Data IO Trigger1 Register</description>
    <addressOffset>0x33C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_PIXELDEPTH_MODE_REG</name>
    <displayName>TV_PIXELDEPTH_MODE_REG</displayName>
    <description>TV Pixel</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="TCON_TV0">
  <name>TCON_TV1</name>
  <baseAddress>0x06516000</baseAddress>
  <interrupt>
   <name>TCON_TV0</name>
   <value>98</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TCON_TV1</name>
   <value>99</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>THS</name>
  <description>Thermal Sensor</description>
  <baseAddress>0x05070400</baseAddress>
  <interrupt>
   <name>THS</name>
   <value>51</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>THS_CTRL</name>
    <displayName>THS_CTRL</displayName>
    <description>THS Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_EN</name>
    <displayName>THS_EN</displayName>
    <description>THS Enable Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_PER</name>
    <displayName>THS_PER</displayName>
    <description>THS Period Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA_INTC</name>
    <displayName>THS_DATA_INTC</displayName>
    <description>THS Data Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUT_INTC</name>
    <displayName>THS_SHUT_INTC</displayName>
    <description>THS Shut Interrupt Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_INTC</name>
    <displayName>THS_ALARM_INTC</displayName>
    <description>THS Alarm Interrupt Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA_INTS</name>
    <displayName>THS_DATA_INTS</displayName>
    <description>THS Data Interrupt Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUT_INTS</name>
    <displayName>THS_SHUT_INTS</displayName>
    <description>THS Shut Interrupt Status Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARMO_INTS</name>
    <displayName>THS_ALARMO_INTS</displayName>
    <description>THS Alarm off Interrupt Status Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_INTS</name>
    <displayName>THS_ALARM_INTS</displayName>
    <description>THS Alarm Interrupt Status Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_FILTER</name>
    <displayName>THS_FILTER</displayName>
    <description>THS Median Filter Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000040</addressOffset>
    <register>
     <name>THSx_ALARM_CTRL</name>
     <displayName>THSx_ALARM_CTRL</displayName>
     <description>THS0..THS3 Alarm Threshold Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000080</addressOffset>
    <register>
     <name>THSx_SHUTDOWN_CTRL</name>
     <displayName>THSx_SHUTDOWN_CTRL</displayName>
     <description>THS0 &amp; THS1, HS2 &amp; THS3  Shutdown Threshold Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000A0</addressOffset>
    <register>
     <name>THSx_CDATA</name>
     <displayName>THSx_CDATA</displayName>
     <description>THS0 &amp; THS1, THS2 &amp; THS3  Calibration Data</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>THSx_DATA</name>
     <displayName>THSx_DATA</displayName>
     <description>THS0..THS3 Data Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>TIMER</name>
  <description></description>
  <baseAddress>0x03009000</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>80</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>81</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>WATCHDOG</name>
   <value>82</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TMR_IRQ_EN_REG</name>
    <displayName>TMR_IRQ_EN_REG</displayName>
    <description>Timer IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR_IRQ_STA_REG</name>
    <displayName>TMR_IRQ_STA_REG</displayName>
    <description>Timer Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_CTRL_REG</name>
    <displayName>TMR0_CTRL_REG</displayName>
    <description>Timer 0 Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_INTV_VALUE_REG</name>
    <displayName>TMR0_INTV_VALUE_REG</displayName>
    <description>Timer 0 Interval Value Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_CUR_VALUE_REG</name>
    <displayName>TMR0_CUR_VALUE_REG</displayName>
    <description>Timer 0 Current Value Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_CTRL_REG</name>
    <displayName>TMR1_CTRL_REG</displayName>
    <description>Timer 1 Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_INTV_VALUE_REG</name>
    <displayName>TMR1_INTV_VALUE_REG</displayName>
    <description>Timer 1 Interval Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_CUR_VALUE_REG</name>
    <displayName>TMR1_CUR_VALUE_REG</displayName>
    <description>Timer 1 Current Value Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_EN_REG</name>
    <displayName>WDOG_IRQ_EN_REG</displayName>
    <description>Watchdog IRQ Enable Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_STA_REG</name>
    <displayName>WDOG_IRQ_STA_REG</displayName>
    <description>Watchdog Status Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CTRL_REG</name>
    <displayName>WDOG_CTRL_REG</displayName>
    <description>Watchdog Control Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CFG_REG</name>
    <displayName>WDOG_CFG_REG</displayName>
    <description>Watchdog Configuration Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_MODE_REG</name>
    <displayName>WDOG_MODE_REG</displayName>
    <description>Watchdog Mode Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_CTL_REG</name>
    <displayName>AVS_CNT_CTL_REG</displayName>
    <description>AVS Control Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT0_REG</name>
    <displayName>AVS_CNT0_REG</displayName>
    <description>AVS Counter 0 Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT1_REG</name>
    <displayName>AVS_CNT1_REG</displayName>
    <description>AVS Counter 1 Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_DIV_REG</name>
    <displayName>AVS_CNT_DIV_REG</displayName>
    <description>AVS Divisor Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TSC</name>
  <description>Transport Stream Controller</description>
  <baseAddress>0x05060000</baseAddress>
  <interrupt>
   <name>TS</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TSC_PCTLR</name>
    <displayName>TSC_PCTLR</displayName>
    <description>TSC Port Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSC_PPARR</name>
    <displayName>TSC_PPARR</displayName>
    <description>TSC Port Parameter Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSC_TSFMUXR</name>
    <displayName>TSC_TSFMUXR</displayName>
    <description>TSC TSF Input Multiplex Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSC_OUTMUXR</name>
    <displayName>TSC_OUTMUXR</displayName>
    <description>TSC Port Output Multiplex Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TSD</name>
  <description>Transport Stream Controller</description>
  <baseAddress>0x05060180</baseAddress>
  <registers>
   <register>
    <name>TSD_CTLR</name>
    <displayName>TSD_CTLR</displayName>
    <description>TSD Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSD_STAR</name>
    <displayName>TSD_STAR</displayName>
    <description>TSD Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSD_CWIR</name>
    <displayName>TSD_CWIR</displayName>
    <description>TSD Control Word Index Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSD_CWR</name>
    <displayName>TSD_CWR</displayName>
    <description>TSD Control Word Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TSF</name>
  <description>Transport Stream Controller</description>
  <baseAddress>0x05060100</baseAddress>
  <registers>
   <register>
    <name>TSF_CTLR</name>
    <displayName>TSF_CTLR</displayName>
    <description>TSF Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_PPR</name>
    <displayName>TSF_PPR</displayName>
    <description>TSF Packet Parameter Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_STAR</name>
    <displayName>TSF_STAR</displayName>
    <description>TSF Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_DIER</name>
    <displayName>TSF_DIER</displayName>
    <description>TSF DMA Interrupt Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_OIER</name>
    <displayName>TSF_OIER</displayName>
    <description>TSF Overlap Interrupt Enable Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_DISR</name>
    <displayName>TSF_DISR</displayName>
    <description>TSF DMA Interrupt Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_OISR</name>
    <displayName>TSF_OISR</displayName>
    <description>TSF Overlap Interrupt Status Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_PCRCR</name>
    <displayName>TSF_PCRCR</displayName>
    <description>TSF PCR Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_PCRDR</name>
    <displayName>TSF_PCRDR</displayName>
    <description>TSF PCR Data Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CENR</name>
    <displayName>TSF_CENR</displayName>
    <description>TSF Channel Enable Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CPER</name>
    <displayName>TSF_CPER</displayName>
    <description>TSF Channel PES Enable Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CDER</name>
    <displayName>TSF_CDER</displayName>
    <description>TSF Channel Descramble Enable Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CINDR</name>
    <displayName>TSF_CINDR</displayName>
    <description>TSF Channel Index Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CCTLR</name>
    <displayName>TSF_CCTLR</displayName>
    <description>TSF Channel Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CSTAR</name>
    <displayName>TSF_CSTAR</displayName>
    <description>TSF Channel Status Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CCWIR</name>
    <displayName>TSF_CCWIR</displayName>
    <description>TSF Channel CW Index Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CPIDR</name>
    <displayName>TSF_CPIDR</displayName>
    <description>TSF Channel PID Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CBBAR</name>
    <displayName>TSF_CBBAR</displayName>
    <description>TSF Channel Buffer Base Address Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CBSZR</name>
    <displayName>TSF_CBSZR</displayName>
    <description>TSF Channel Buffer Size Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CBWPR</name>
    <displayName>TSF_CBWPR</displayName>
    <description>TSF Channel Buffer Write Pointer Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSF_CBRPR</name>
    <displayName>TSF_CBRPR</displayName>
    <description>TSF Channel Buffer Read Pointer Register</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TSG</name>
  <description>Transport Stream Controller</description>
  <baseAddress>0x05060040</baseAddress>
  <registers>
   <register>
    <name>TSG_CTLR</name>
    <displayName>TSG_CTLR</displayName>
    <description>TSG Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSG_PPR</name>
    <displayName>TSG_PPR</displayName>
    <description>TSG Packet Parameter Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSG_STAR</name>
    <displayName>TSG_STAR</displayName>
    <description>TSG Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSG_CCR</name>
    <displayName>TSG_CCR</displayName>
    <description>TSG Clock Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSG_BBAR</name>
    <displayName>TSG_BBAR</displayName>
    <description>TSG Buffer Base Address Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSG_BSZR</name>
    <displayName>TSG_BSZR</displayName>
    <description>TSG Buffer Size Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TSG_BPR</name>
    <displayName>TSG_BPR</displayName>
    <description>TSG Buffer Pointer Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TWI0</name>
  <description></description>
  <baseAddress>0x05002000</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TWI_ADDR</name>
    <displayName>TWI_ADDR</displayName>
    <description>TWI Slave Address Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_XADDR</name>
    <displayName>TWI_XADDR</displayName>
    <description>TWI Extended Slave Address Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DATA</name>
    <displayName>TWI_DATA</displayName>
    <description>TWI Data Byte Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CNTR</name>
    <displayName>TWI_CNTR</displayName>
    <description>TWI Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_STAT</name>
    <displayName>TWI_STAT</displayName>
    <description>TWI Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CCR</name>
    <displayName>TWI_CCR</displayName>
    <description>TWI Clock Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_SRST</name>
    <displayName>TWI_SRST</displayName>
    <description>TWI Software Reset Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_EFR</name>
    <displayName>TWI_EFR</displayName>
    <description>TWI Enhance Feature Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_LCR</name>
    <displayName>TWI_LCR</displayName>
    <description>TWI Line Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_CTRL</name>
    <displayName>TWI_DRV_CTRL</displayName>
    <description>TWI_DRV Control Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_CFG</name>
    <displayName>TWI_DRV_CFG</displayName>
    <description>TWI_DRV Transmission Configuration Register</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_SLV</name>
    <displayName>TWI_DRV_SLV</displayName>
    <description>TWI_DRV Slave ID Register</description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_FMT</name>
    <displayName>TWI_DRV_FMT</displayName>
    <description>TWI_DRV Packet Format Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_BUS_CTRL</name>
    <displayName>TWI_DRV_BUS_CTRL</displayName>
    <description>TWI_DRV Bus Control Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_INT_CTRL</name>
    <displayName>TWI_DRV_INT_CTRL</displayName>
    <description>TWI_DRV Interrupt Control Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_DMA_CFG</name>
    <displayName>TWI_DRV_DMA_CFG</displayName>
    <description>TWI_DRV DMA Configure Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_FIFO_CON</name>
    <displayName>TWI_DRV_FIFO_CON</displayName>
    <description>TWI_DRV FIFO Content Register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_SEND_FIFO_ACC</name>
    <displayName>TWI_DRV_SEND_FIFO_ACC</displayName>
    <description>TWI_DRV Send Data FIFO Access Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_RECV_FIFO_ACC</name>
    <displayName>TWI_DRV_RECV_FIFO_ACC</displayName>
    <description>TWI_DRV Receive Data FIFO Access Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI1</name>
  <baseAddress>0x05002400</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI2</name>
  <baseAddress>0x05002800</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI3</name>
  <baseAddress>0x05002C00</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI4</name>
  <baseAddress>0x05003000</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>R_TWI</name>
  <baseAddress>0x07081400</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>S_TWI0</name>
  <baseAddress>0x07081400</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI4</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>137</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>UART0</name>
  <description></description>
  <baseAddress>0x05000000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>UART_RBR_THR_DLL</name>
    <displayName>UART_RBR_THR_DLL</displayName>
    <description>UART Receive Buffer Register/Transmit Holding Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DLH_IER</name>
    <displayName>UART_DLH_IER</displayName>
    <description></description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_IIR_FCR</name>
    <displayName>UART_IIR_FCR</displayName>
    <description>UART Interrupt Identity Register/UART FIFO Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LCR</name>
    <displayName>UART_LCR</displayName>
    <description>UART Line Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MCR</name>
    <displayName>UART_MCR</displayName>
    <description>UART Modem Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LSR</name>
    <displayName>UART_LSR</displayName>
    <description>UART Line Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MSR</name>
    <displayName>UART_MSR</displayName>
    <description>UART Modem Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_SCH</name>
    <displayName>UART_SCH</displayName>
    <description>UART Scratch Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_USR</name>
    <displayName>UART_USR</displayName>
    <description>UART Status Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_TFL</name>
    <displayName>UART_TFL</displayName>
    <description>UART Transmit FIFO Level Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_RFL</name>
    <displayName>UART_RFL</displayName>
    <description>UART Receive FIFO Level Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_HSK</name>
    <displayName>UART_HSK</displayName>
    <description>UART DMA Handshake Configuration Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLL</name>
    <displayName>UART_DBG_DLL</displayName>
    <description>UART Debug DLL Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLH</name>
    <displayName>UART_DBG_DLH</displayName>
    <description>UART Debug DLH Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_485_CTL</name>
    <displayName>UART_485_CTL</displayName>
    <description>UART RS485 Control and Status Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RS485_ADDR_MATCH</name>
    <displayName>RS485_ADDR_MATCH</displayName>
    <description>UART RS485 Addres Match Register </description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_IDLE_CHECK</name>
    <displayName>BUS_IDLE_CHECK</displayName>
    <description>UART RS485 Bus Idle Check Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TX_DLY</name>
    <displayName>TX_DLY</displayName>
    <description>UART TX Delay Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART1</name>
  <baseAddress>0x05000400</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART2</name>
  <baseAddress>0x05000800</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART3</name>
  <baseAddress>0x05000C00</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART4</name>
  <baseAddress>0x05001000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART5</name>
  <baseAddress>0x05001400</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>R_UART</name>
  <baseAddress>0x07080000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USB20_OTG_DEVICE</name>
  <description>USB OTG Dual-Role Device controller</description>
  <baseAddress>0x05100000</baseAddress>
  <interrupt>
   <name>USB20_OTG_DEVICE</name>
   <value>57</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>USB_EPFIFO</name>
     <displayName>USB_EPFIFO</displayName>
     <description>USB_EPFIFO [0..5] USB FIFO Entry for Endpoint N</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <register>
    <name>USB_GCS</name>
    <displayName>USB_GCS</displayName>
    <description>USB_POWER, USB_DEVCTL, USB_EPINDEX, USB_DMACTL USB Global Control and Status Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTX</name>
    <displayName>USB_INTTX</displayName>
    <description>USB_INTTX USB_EPINTF USB Endpoint Interrupt Flag Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRX</name>
    <displayName>USB_INTRX</displayName>
    <description>USB_INTRX USB_EPINTF</description>
    <addressOffset>0x046</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTXE</name>
    <displayName>USB_INTTXE</displayName>
    <description>USB_INTTXE USB_EPINTE USB Endpoint Interrupt Enable Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRXE</name>
    <displayName>USB_INTRXE</displayName>
    <description>USB_INTRXE USB_EPINTE</description>
    <addressOffset>0x04A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSB</name>
    <displayName>USB_INTUSB</displayName>
    <description>USB_INTUSB USB_BUSINTF USB Bus Interrupt Flag Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSBE</name>
    <displayName>USB_INTUSBE</displayName>
    <description>USB_INTUSBE USB_BUSINTE USB Bus Interrupt Enable Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_FNUM</name>
    <displayName>USB_FNUM</displayName>
    <description>USB Frame Number Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TESTC</name>
    <displayName>USB_TESTC</displayName>
    <description>USB_TESTC USB Test Control Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXMAXP</name>
    <displayName>USB_TXMAXP</displayName>
    <description>USB_TXMAXP USB EP1~5 Tx Control and Status Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXCSRHI</name>
    <displayName>USB_TXCSRHI</displayName>
    <description>[15:8]: USB_TXCSRH, [7:0]: USB_TXCSRL</description>
    <addressOffset>0x082</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXMAXP</name>
    <displayName>USB_RXMAXP</displayName>
    <description>USB_RXMAXP USB EP1~5 Rx Control and Status Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCSRHI</name>
    <displayName>USB_RXCSRHI</displayName>
    <description>USB_RXCSR</description>
    <addressOffset>0x086</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCOUNT</name>
    <displayName>USB_RXCOUNT</displayName>
    <description>USB_RXCOUNT</description>
    <addressOffset>0x088</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXPKTCNT</name>
    <displayName>USB_RXPKTCNT</displayName>
    <description>USB_RXPKTCNT</description>
    <addressOffset>0x08A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_EPATTR</name>
    <displayName>USB_EPATTR</displayName>
    <description>USB_EPATTR USB EP0 Attribute Register, USB EP1~5 Attribute Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXFIFO</name>
    <displayName>USB_TXFIFO</displayName>
    <description>USB_TXFIFO (bits 28:16 Start address of the endpoint FIFO is in units of 8 bytes)</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXFIFO</name>
    <displayName>USB_RXFIFO</displayName>
    <description>USB_RXFIFO (bits 28:16 Start address of the endpoint FIFO is in units of 8 bytes)</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000098</addressOffset>
    <registers>
     <register>
      <name>USB_TXFADDR</name>
      <displayName>USB_TXFADDR</displayName>
      <description>USB_TXFADDR</description>
      <addressOffset>0x000</addressOffset>
      <size>0x10</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHADDR</name>
      <displayName>USB_TXHADDR</displayName>
      <description>USB_TXHADDR</description>
      <addressOffset>0x002</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHUBPORT</name>
      <displayName>USB_TXHUBPORT</displayName>
      <description>USB_TXHUBPORT</description>
      <addressOffset>0x003</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXFADDR</name>
      <displayName>USB_RXFADDR</displayName>
      <description>USB_RXFADDR</description>
      <addressOffset>0x004</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHADDR</name>
      <displayName>USB_RXHADDR</displayName>
      <description>USB_RXHADDR</description>
      <addressOffset>0x006</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHUBPORT</name>
      <displayName>USB_RXHUBPORT</displayName>
      <description>USB_RXHUBPORT</description>
      <addressOffset>0x007</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x070</dimIncrement>
   </cluster>
   <register>
    <name>USB_ISCR</name>
    <displayName>USB_ISCR</displayName>
    <description>HCI Interface Register (HCI_Interface)</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_PHYCTL</name>
    <displayName>USBPHY_PHYCTL</displayName>
    <description>USBPHY_PHYCTL</description>
    <addressOffset>0x404</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register (bist)</description>
    <addressOffset>0x408</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register (PHY_Control)</description>
    <addressOffset>0x410</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_OTGCTL</name>
    <displayName>PHY_OTGCTL</displayName>
    <description>Control PHY routing to EHCI or OTG</description>
    <addressOffset>0x420</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_STATUS</name>
    <displayName>PHY_STATUS</displayName>
    <description>PHY Status Register</description>
    <addressOffset>0x424</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register</description>
    <addressOffset>0x428</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMA_INTE</name>
    <displayName>USB_DMA_INTE</displayName>
    <description>USB DMA Interrupt Enable Register</description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMA_INTS</name>
    <displayName>USB_DMA_INTS</displayName>
    <description>USB DMA Interrupt Status Register</description>
    <addressOffset>0x504</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000540</addressOffset>
    <registers>
     <register>
      <name>CHAN_CFG</name>
      <displayName>CHAN_CFG</displayName>
      <description>USB DMA Channel Configuration Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SDRAM_ADD</name>
      <displayName>SDRAM_ADD</displayName>
      <description>USB DMA Channel Configuration Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BC</name>
      <displayName>BC</displayName>
      <description>USB DMA Byte Counter Register/USB DMA RESIDUAL Byte Counter Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>USB20_OTG_PHYC</name>
  <description>HCI Contgroller and PHY Interface Description</description>
  <baseAddress>0x05100400</baseAddress>
  <registers>
   <register>
    <name>USB_CTRL</name>
    <displayName>USB_CTRL</displayName>
    <description>HCI Interface Register - REG_ISCR 0x00</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register </description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSIC_PHY_tune1</name>
    <displayName>HSIC_PHY_tune1</displayName>
    <description>HSIC PHY Tune1 Register </description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSIC_PHY_tune2</name>
    <displayName>HSIC_PHY_tune2</displayName>
    <description>HSIC PHY Tune2 Register - REG_PHY_OTGCTL 0x20</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSIC_PHY_tune3</name>
    <displayName>HSIC_PHY_tune3</displayName>
    <description>HSIC PHY Tune3 Register </description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register </description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USB20_OTG_PHYC">
  <name>USBPHYC0</name>
  <baseAddress>0x05101800</baseAddress>
  </peripheral>
  <peripheral derivedFrom="USB20_OTG_PHYC">
  <name>USBPHYC1</name>
  <baseAddress>0x05200800</baseAddress>
  </peripheral>
  <peripheral derivedFrom="USB20_OTG_PHYC">
  <name>USBPHYC2</name>
  <baseAddress>0x05310800</baseAddress>
  </peripheral>
  <peripheral derivedFrom="USB20_OTG_PHYC">
  <name>USBPHYC3</name>
  <baseAddress>0x05311800</baseAddress>
  </peripheral>
  <peripheral>
  <name>USB20_HOST0_EHCI</name>
  <description></description>
  <baseAddress>0x05101000</baseAddress>
  <interrupt>
   <name>USB20_HOST0_EHCI</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_EHCI</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_EHCI</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_EHCI</name>
   <value>64</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>HCCAPBASE</name>
    <displayName>HCCAPBASE</displayName>
    <description>EHCI Capability Register (HCIVERSION and CAPLENGTH) register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPARAMS</name>
    <displayName>HCSPARAMS</displayName>
    <description>EHCI Host Control Structural Parameter Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCCPARAMS</name>
    <displayName>HCCPARAMS</displayName>
    <description>EHCI Host Control Capability Parameter Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPPORTROUTE</name>
    <displayName>HCSPPORTROUTE</displayName>
    <description>EHCI Companion Port Route Description</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBCMD</name>
    <displayName>USBCMD</displayName>
    <description>EHCI USB Command Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBSTS</name>
    <displayName>USBSTS</displayName>
    <description>EHCI USB Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBINTR</name>
    <displayName>USBINTR</displayName>
    <description>EHCI USB Interrupt Enable Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRINDEX</name>
    <displayName>FRINDEX</displayName>
    <description>EHCI USB Frame Index Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CTRLDSSEGMENT</name>
    <displayName>CTRLDSSEGMENT</displayName>
    <description>EHCI 4G Segment Selector Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PERIODICLISTBASE</name>
    <displayName>PERIODICLISTBASE</displayName>
    <description>EHCI Frame List Base Address Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASYNCLISTADDR</name>
    <displayName>ASYNCLISTADDR</displayName>
    <description>EHCI Next Asynchronous List Address Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_EHCI">
  <name>USB20_HOST1_EHCI</name>
  <baseAddress>0x05200000</baseAddress>
  <interrupt>
   <name>USB20_HOST0_EHCI</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_EHCI</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_EHCI</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_EHCI</name>
   <value>64</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_EHCI">
  <name>USB20_HOST2_EHCI</name>
  <baseAddress>0x05310000</baseAddress>
  <interrupt>
   <name>USB20_HOST0_EHCI</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_EHCI</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_EHCI</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_EHCI</name>
   <value>64</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_EHCI">
  <name>USB20_HOST3_EHCI</name>
  <baseAddress>0x05311000</baseAddress>
  <interrupt>
   <name>USB20_HOST0_EHCI</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_EHCI</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_EHCI</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_EHCI</name>
   <value>64</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USB20_HOST0_OHCI</name>
  <description></description>
  <baseAddress>0x05101400</baseAddress>
  <interrupt>
   <name>USB20_HOST0_OHCI</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_OHCI</name>
   <value>61</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_OHCI</name>
   <value>63</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_OHCI</name>
   <value>65</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>O_HcRevision</name>
    <displayName>O_HcRevision</displayName>
    <description>OHCI Revision Register (not documented)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControl</name>
    <displayName>O_HcControl</displayName>
    <description>OHCI Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcCommandStatus</name>
    <displayName>O_HcCommandStatus</displayName>
    <description>OHCI Command Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptStatus</name>
    <displayName>O_HcInterruptStatus</displayName>
    <description>OHCI Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptEnable</name>
    <displayName>O_HcInterruptEnable</displayName>
    <description>OHCI Interrupt Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptDisable</name>
    <displayName>O_HcInterruptDisable</displayName>
    <description>OHCI Interrupt Disable Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcHCCA</name>
    <displayName>O_HcHCCA</displayName>
    <description>OHCI HCCA Base</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPeriodCurrentED</name>
    <displayName>O_HcPeriodCurrentED</displayName>
    <description>OHCI Period Current ED Base</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlHeadED</name>
    <displayName>O_HcControlHeadED</displayName>
    <description>OHCI Control Head ED Base</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlCurrentED</name>
    <displayName>O_HcControlCurrentED</displayName>
    <description>OHCI Control Current ED Base</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkHeadED</name>
    <displayName>O_HcBulkHeadED</displayName>
    <description>OHCI Bulk Head ED Base</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkCurrentED</name>
    <displayName>O_HcBulkCurrentED</displayName>
    <description>OHCI Bulk Current ED Base</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcDoneHead</name>
    <displayName>O_HcDoneHead</displayName>
    <description>OHCI Done Head Base</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmInterval</name>
    <displayName>O_HcFmInterval</displayName>
    <description>OHCI Frame Interval Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmRemaining</name>
    <displayName>O_HcFmRemaining</displayName>
    <description>OHCI Frame Remaining Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmNumber</name>
    <displayName>O_HcFmNumber</displayName>
    <description>OHCI Frame Number Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPerioddicStart</name>
    <displayName>O_HcPerioddicStart</displayName>
    <description>OHCI Periodic Start Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcLSThreshold</name>
    <displayName>O_HcLSThreshold</displayName>
    <description>OHCI LS Threshold Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDescriptorA</name>
    <displayName>O_HcRhDescriptorA</displayName>
    <description>OHCI Root Hub Descriptor Register A</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDesriptorB</name>
    <displayName>O_HcRhDesriptorB</displayName>
    <description>OHCI Root Hub Descriptor Register B</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhStatus</name>
    <displayName>O_HcRhStatus</displayName>
    <description>OHCI Root Hub Status Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>1</dim>
    <addressOffset>0x00000054</addressOffset>
    <register>
     <name>O_HcRhPortStatus</name>
     <displayName>O_HcRhPortStatus</displayName>
     <description>OHCI Root Hub Port Status Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x004</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_OHCI">
  <name>USB20_HOST1_OHCI</name>
  <baseAddress>0x05200400</baseAddress>
  <interrupt>
   <name>USB20_HOST0_OHCI</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_OHCI</name>
   <value>61</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_OHCI</name>
   <value>63</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_OHCI</name>
   <value>65</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_OHCI">
  <name>USB20_HOST2_OHCI</name>
  <baseAddress>0x05310400</baseAddress>
  <interrupt>
   <name>USB20_HOST0_OHCI</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_OHCI</name>
   <value>61</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_OHCI</name>
   <value>63</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_OHCI</name>
   <value>65</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_OHCI">
  <name>USB20_HOST3_OHCI</name>
  <baseAddress>0x05311400</baseAddress>
  <interrupt>
   <name>USB20_HOST0_OHCI</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_OHCI</name>
   <value>61</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST2_OHCI</name>
   <value>63</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST3_OHCI</name>
   <value>65</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>VENCODER</name>
  <description>Video Encoding</description>
  <baseAddress>0x01C0E000</baseAddress>
  <interrupt>
   <name>VE</name>
   <value>125</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>VE_CTRL</name>
    <displayName>VE_CTRL</displayName>
    <description></description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_VERSION</name>
    <displayName>VE_VERSION</displayName>
    <description></description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_PIC_HDR</name>
    <displayName>VE_MPEG_PIC_HDR</displayName>
    <description></description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_SIZE</name>
    <displayName>VE_MPEG_SIZE</displayName>
    <description></description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_FRAME_SIZE</name>
    <displayName>VE_MPEG_FRAME_SIZE</displayName>
    <description></description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_CTRL</name>
    <displayName>VE_MPEG_CTRL</displayName>
    <description></description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_TRIGGER</name>
    <displayName>VE_MPEG_TRIGGER</displayName>
    <description></description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_STATUS</name>
    <displayName>VE_MPEG_STATUS</displayName>
    <description></description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_VLD_ADDR</name>
    <displayName>VE_MPEG_VLD_ADDR</displayName>
    <description></description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_VLD_OFFSET</name>
    <displayName>VE_MPEG_VLD_OFFSET</displayName>
    <description></description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_VLD_LEN</name>
    <displayName>VE_MPEG_VLD_LEN</displayName>
    <description></description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_VLD_END</name>
    <displayName>VE_MPEG_VLD_END</displayName>
    <description></description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_REC_LUMA</name>
    <displayName>VE_MPEG_REC_LUMA</displayName>
    <description></description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_REC_CHROMA</name>
    <displayName>VE_MPEG_REC_CHROMA</displayName>
    <description></description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_FWD_LUMA</name>
    <displayName>VE_MPEG_FWD_LUMA</displayName>
    <description></description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_FWD_CHROMA</name>
    <displayName>VE_MPEG_FWD_CHROMA</displayName>
    <description></description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_BACK_LUMA</name>
    <displayName>VE_MPEG_BACK_LUMA</displayName>
    <description></description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_BACK_CHROMA</name>
    <displayName>VE_MPEG_BACK_CHROMA</displayName>
    <description></description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_IQ_MIN_INPUT</name>
    <displayName>VE_MPEG_IQ_MIN_INPUT</displayName>
    <description></description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_JPEG_SIZE</name>
    <displayName>VE_MPEG_JPEG_SIZE</displayName>
    <description></description>
    <addressOffset>0x1B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_JPEG_RES_INT</name>
    <displayName>VE_MPEG_JPEG_RES_INT</displayName>
    <description></description>
    <addressOffset>0x1C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_ROT_LUMA</name>
    <displayName>VE_MPEG_ROT_LUMA</displayName>
    <description></description>
    <addressOffset>0x1CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_ROT_CHROMA</name>
    <displayName>VE_MPEG_ROT_CHROMA</displayName>
    <description></description>
    <addressOffset>0x1D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_SDROT_CTRL</name>
    <displayName>VE_MPEG_SDROT_CTRL</displayName>
    <description></description>
    <addressOffset>0x1D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_RAM_WRITE_PTR</name>
    <displayName>VE_MPEG_RAM_WRITE_PTR</displayName>
    <description></description>
    <addressOffset>0x1E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_MPEG_RAM_WRITE_DATA</name>
    <displayName>VE_MPEG_RAM_WRITE_DATA</displayName>
    <description></description>
    <addressOffset>0x1E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_FRAME_SIZE</name>
    <displayName>VE_H264_FRAME_SIZE</displayName>
    <description></description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_PIC_HDR</name>
    <displayName>VE_H264_PIC_HDR</displayName>
    <description></description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_SLICE_HDR</name>
    <displayName>VE_H264_SLICE_HDR</displayName>
    <description></description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_SLICE_HDR2</name>
    <displayName>VE_H264_SLICE_HDR2</displayName>
    <description></description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_PRED_WEIGHT</name>
    <displayName>VE_H264_PRED_WEIGHT</displayName>
    <description></description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_QP_PARAM</name>
    <displayName>VE_H264_QP_PARAM</displayName>
    <description></description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_CTRL</name>
    <displayName>VE_H264_CTRL</displayName>
    <description></description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_TRIGGER</name>
    <displayName>VE_H264_TRIGGER</displayName>
    <description></description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_STATUS</name>
    <displayName>VE_H264_STATUS</displayName>
    <description></description>
    <addressOffset>0x228</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_CUR_MB_NUM</name>
    <displayName>VE_H264_CUR_MB_NUM</displayName>
    <description></description>
    <addressOffset>0x22C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_VLD_ADDR</name>
    <displayName>VE_H264_VLD_ADDR</displayName>
    <description></description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_VLD_OFFSET</name>
    <displayName>VE_H264_VLD_OFFSET</displayName>
    <description></description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_VLD_LEN</name>
    <displayName>VE_H264_VLD_LEN</displayName>
    <description></description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_VLD_END</name>
    <displayName>VE_H264_VLD_END</displayName>
    <description></description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_SDROT_CTRL</name>
    <displayName>VE_H264_SDROT_CTRL</displayName>
    <description></description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_OUTPUT_FRAME_IDX</name>
    <displayName>VE_H264_OUTPUT_FRAME_IDX</displayName>
    <description></description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_EXTRA_BUFFER1</name>
    <displayName>VE_H264_EXTRA_BUFFER1</displayName>
    <description></description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_EXTRA_BUFFER2</name>
    <displayName>VE_H264_EXTRA_BUFFER2</displayName>
    <description></description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_BASIC_BITS</name>
    <displayName>VE_H264_BASIC_BITS</displayName>
    <description></description>
    <addressOffset>0x2DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_RAM_WRITE_PTR</name>
    <displayName>VE_H264_RAM_WRITE_PTR</displayName>
    <description></description>
    <addressOffset>0x2E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_H264_RAM_WRITE_DATA</name>
    <displayName>VE_H264_RAM_WRITE_DATA</displayName>
    <description></description>
    <addressOffset>0x2E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_SRAM_H264_FRAMEBUFFER_LIST</name>
    <displayName>VE_SRAM_H264_FRAMEBUFFER_LIST</displayName>
    <description></description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_SRAM_H264_REF_LIST0</name>
    <displayName>VE_SRAM_H264_REF_LIST0</displayName>
    <description></description>
    <addressOffset>0x640</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_SRAM_H264_REF_LIST1</name>
    <displayName>VE_SRAM_H264_REF_LIST1</displayName>
    <description></description>
    <addressOffset>0x664</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_SRAM_H264_SCALING_LISTS</name>
    <displayName>VE_SRAM_H264_SCALING_LISTS</displayName>
    <description></description>
    <addressOffset>0x800</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_ISP_PIC_SIZE</name>
    <displayName>VE_ISP_PIC_SIZE</displayName>
    <description></description>
    <addressOffset>0xA00</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_ISP_PIC_STRIDE</name>
    <displayName>VE_ISP_PIC_STRIDE</displayName>
    <description></description>
    <addressOffset>0xA04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_ISP_CTRL</name>
    <displayName>VE_ISP_CTRL</displayName>
    <description></description>
    <addressOffset>0xA08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_ISP_PIC_LUMA</name>
    <displayName>VE_ISP_PIC_LUMA</displayName>
    <description></description>
    <addressOffset>0xA78</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_ISP_PIC_CHROMA</name>
    <displayName>VE_ISP_PIC_CHROMA</displayName>
    <description></description>
    <addressOffset>0xA7C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_PARAM</name>
    <displayName>VE_AVC_PARAM</displayName>
    <description></description>
    <addressOffset>0xB04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_QP</name>
    <displayName>VE_AVC_QP</displayName>
    <description></description>
    <addressOffset>0xB08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_MOTION_EST</name>
    <displayName>VE_AVC_MOTION_EST</displayName>
    <description></description>
    <addressOffset>0xB10</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_CTRL</name>
    <displayName>VE_AVC_CTRL</displayName>
    <description></description>
    <addressOffset>0xB14</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_TRIGGER</name>
    <displayName>VE_AVC_TRIGGER</displayName>
    <description></description>
    <addressOffset>0xB18</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_STATUS</name>
    <displayName>VE_AVC_STATUS</displayName>
    <description></description>
    <addressOffset>0xB1C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_BASIC_BITS</name>
    <displayName>VE_AVC_BASIC_BITS</displayName>
    <description></description>
    <addressOffset>0xB20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_VLE_ADDR</name>
    <displayName>VE_AVC_VLE_ADDR</displayName>
    <description></description>
    <addressOffset>0xB80</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_VLE_END</name>
    <displayName>VE_AVC_VLE_END</displayName>
    <description></description>
    <addressOffset>0xB84</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_VLE_OFFSET</name>
    <displayName>VE_AVC_VLE_OFFSET</displayName>
    <description></description>
    <addressOffset>0xB88</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_VLE_MAX</name>
    <displayName>VE_AVC_VLE_MAX</displayName>
    <description></description>
    <addressOffset>0xB8C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_VLE_LENGTH</name>
    <displayName>VE_AVC_VLE_LENGTH</displayName>
    <description></description>
    <addressOffset>0xB90</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_REF_LUMA</name>
    <displayName>VE_AVC_REF_LUMA</displayName>
    <description></description>
    <addressOffset>0xBA0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_REF_CHROMA</name>
    <displayName>VE_AVC_REF_CHROMA</displayName>
    <description></description>
    <addressOffset>0xBA4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_REC_LUMA</name>
    <displayName>VE_AVC_REC_LUMA</displayName>
    <description></description>
    <addressOffset>0xBB0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_REC_CHROMA</name>
    <displayName>VE_AVC_REC_CHROMA</displayName>
    <description></description>
    <addressOffset>0xBB4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_REF_SLUMA</name>
    <displayName>VE_AVC_REF_SLUMA</displayName>
    <description></description>
    <addressOffset>0xBB8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_REC_SLUMA</name>
    <displayName>VE_AVC_REC_SLUMA</displayName>
    <description></description>
    <addressOffset>0xBBC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_MB_INFO</name>
    <displayName>VE_AVC_MB_INFO</displayName>
    <description></description>
    <addressOffset>0xBC0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_SDRAM_INDEX</name>
    <displayName>VE_AVC_SDRAM_INDEX</displayName>
    <description></description>
    <addressOffset>0xBE0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_AVC_SDRAM_DATA</name>
    <displayName>VE_AVC_SDRAM_DATA</displayName>
    <description></description>
    <addressOffset>0xBE4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
 </peripherals>
 <vendor>
 </vendor>
</device >
