

================================================================
== Vivado HLS Report for 'bit_reverse235'
================================================================
* Date:           Sat Aug  1 16:07:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13313|  14337|  13313|  14337|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  13312|  14336|  13 ~ 14 |          -|          -|  1024|    no    |
        | + Loop 1.1  |     10|     10|         1|          -|          -|    10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:123]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i_15, %._crit_edge ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i11 %input_assign to i10" [src/music.cpp:108->src/music.cpp:124]   --->   Operation 8 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i11 %input_assign to i32" [src/music.cpp:108->src/music.cpp:124]   --->   Operation 9 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln123 = icmp eq i11 %input_assign, -1024" [src/music.cpp:123]   --->   Operation 10 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.63ns)   --->   "%i_15 = add i11 1, %input_assign" [src/music.cpp:123]   --->   Operation 12 'add' 'i_15' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %4, label %.preheader.preheader" [src/music.cpp:123]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [src/music.cpp:110->src/music.cpp:124]   --->   Operation 14 'br' <Predicate = (!icmp_ln123)> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:137]   --->   Operation 15 'ret' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%reversed = phi i32 [ %rev, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'reversed' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_i = phi i10 [ %zext_ln112, %2 ], [ %trunc_ln108, %.preheader.preheader ]" [src/music.cpp:112->src/music.cpp:124]   --->   Operation 18 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln110 = icmp eq i4 %i_0_i, -6" [src/music.cpp:110->src/music.cpp:124]   --->   Operation 19 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 20 'speclooptripcount' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [src/music.cpp:110->src/music.cpp:124]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %reverse_bits.exit, label %2" [src/music.cpp:110->src/music.cpp:124]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %reversed to i31" [src/music.cpp:111->src/music.cpp:124]   --->   Operation 23 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i10 %p_0_i to i1" [src/music.cpp:110->src/music.cpp:124]   --->   Operation 24 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln111, i1 %trunc_ln110)" [src/music.cpp:111->src/music.cpp:124]   --->   Operation 25 'bitconcatenate' 'rev' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%input_assign_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0_i, i32 1, i32 9)" [src/music.cpp:112->src/music.cpp:124]   --->   Operation 26 'partselect' 'input_assign_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i9 %input_assign_1 to i10" [src/music.cpp:112->src/music.cpp:124]   --->   Operation 27 'zext' 'zext_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader" [src/music.cpp:110->src/music.cpp:124]   --->   Operation 28 'br' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln125 = icmp ugt i32 %zext_ln108, %reversed" [src/music.cpp:125]   --->   Operation 29 'icmp' 'icmp_ln125' <Predicate = (icmp_ln110)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %._crit_edge, label %3" [src/music.cpp:125]   --->   Operation 30 'br' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i32 %reversed to i64" [src/music.cpp:128]   --->   Operation 31 'zext' 'zext_ln128' <Predicate = (icmp_ln110 & !icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln128" [src/music.cpp:128]   --->   Operation 32 'getelementptr' 'X_R_addr_1' <Predicate = (icmp_ln110 & !icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_1, align 4" [src/music.cpp:128]   --->   Operation 33 'load' 'X_R_load' <Predicate = (icmp_ln110 & !icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln128" [src/music.cpp:133]   --->   Operation 34 'getelementptr' 'X_I_addr_1' <Predicate = (icmp_ln110 & !icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_1, align 4" [src/music.cpp:133]   --->   Operation 35 'load' 'X_I_load' <Predicate = (icmp_ln110 & !icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i11 %input_assign to i64" [src/music.cpp:127]   --->   Operation 36 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln127" [src/music.cpp:127]   --->   Operation 37 'getelementptr' 'X_R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [src/music.cpp:127]   --->   Operation 38 'load' 'temp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_1, align 4" [src/music.cpp:128]   --->   Operation 39 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%OUT_R_addr = getelementptr [1024 x float]* %OUT_R, i64 0, i64 %zext_ln127" [src/music.cpp:128]   --->   Operation 40 'getelementptr' 'OUT_R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "store float %X_R_load, float* %OUT_R_addr, align 4" [src/music.cpp:128]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln127" [src/music.cpp:132]   --->   Operation 42 'getelementptr' 'X_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [src/music.cpp:132]   --->   Operation 43 'load' 'temp_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_1, align 4" [src/music.cpp:133]   --->   Operation 44 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%OUT_I_addr = getelementptr [1024 x float]* %OUT_I, i64 0, i64 %zext_ln127" [src/music.cpp:133]   --->   Operation 45 'getelementptr' 'OUT_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store float %X_I_load, float* %OUT_I_addr, align 4" [src/music.cpp:133]   --->   Operation 46 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 47 [1/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [src/music.cpp:127]   --->   Operation 47 'load' 'temp' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%OUT_R_addr_1 = getelementptr [1024 x float]* %OUT_R, i64 0, i64 %zext_ln128" [src/music.cpp:129]   --->   Operation 48 'getelementptr' 'OUT_R_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.25ns)   --->   "store float %temp, float* %OUT_R_addr_1, align 4" [src/music.cpp:129]   --->   Operation 49 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [src/music.cpp:132]   --->   Operation 50 'load' 'temp_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%OUT_I_addr_1 = getelementptr [1024 x float]* %OUT_I, i64 0, i64 %zext_ln128" [src/music.cpp:134]   --->   Operation 51 'getelementptr' 'OUT_I_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "store float %temp_1, float* %OUT_I_addr_1, align 4" [src/music.cpp:134]   --->   Operation 52 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/music.cpp:135]   --->   Operation 53 'br' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [src/music.cpp:123]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln123       (br               ) [ 011111]
input_assign   (phi              ) [ 001110]
trunc_ln108    (trunc            ) [ 001111]
zext_ln108     (zext             ) [ 000100]
icmp_ln123     (icmp             ) [ 001111]
empty          (speclooptripcount) [ 000000]
i_15           (add              ) [ 011111]
br_ln123       (br               ) [ 000000]
br_ln110       (br               ) [ 001111]
ret_ln137      (ret              ) [ 000000]
reversed       (phi              ) [ 000100]
i_0_i          (phi              ) [ 000100]
p_0_i          (phi              ) [ 000100]
icmp_ln110     (icmp             ) [ 001111]
empty_183      (speclooptripcount) [ 000000]
i              (add              ) [ 001111]
br_ln110       (br               ) [ 000000]
trunc_ln111    (trunc            ) [ 000000]
trunc_ln110    (trunc            ) [ 000000]
rev            (bitconcatenate   ) [ 001111]
input_assign_1 (partselect       ) [ 000000]
zext_ln112     (zext             ) [ 001111]
br_ln110       (br               ) [ 001111]
icmp_ln125     (icmp             ) [ 001111]
br_ln125       (br               ) [ 000000]
zext_ln128     (zext             ) [ 000011]
X_R_addr_1     (getelementptr    ) [ 000010]
X_I_addr_1     (getelementptr    ) [ 000010]
zext_ln127     (zext             ) [ 000000]
X_R_addr       (getelementptr    ) [ 001101]
X_R_load       (load             ) [ 000000]
OUT_R_addr     (getelementptr    ) [ 000000]
store_ln128    (store            ) [ 000000]
X_I_addr       (getelementptr    ) [ 001101]
X_I_load       (load             ) [ 000000]
OUT_I_addr     (getelementptr    ) [ 000000]
store_ln133    (store            ) [ 000000]
temp           (load             ) [ 000000]
OUT_R_addr_1   (getelementptr    ) [ 000000]
store_ln129    (store            ) [ 000000]
temp_1         (load             ) [ 000000]
OUT_I_addr_1   (getelementptr    ) [ 000000]
store_ln134    (store            ) [ 000000]
br_ln135       (br               ) [ 000000]
br_ln123       (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="X_R_addr_1_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="10" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/3 temp/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="X_I_addr_1_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/3 temp_1/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="X_R_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="OUT_R_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/4 store_ln129/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="X_I_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="OUT_I_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/4 store_ln134/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="OUT_R_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="2"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr_1/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="OUT_I_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="2"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr_1/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="input_assign_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_assign_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="reversed_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reversed (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="reversed_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reversed/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_0_i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_0_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="p_0_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_0_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="10" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln108_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln108_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln123_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_15_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln110_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln111_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln110_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="rev_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="31" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="input_assign_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_assign_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln112_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln125_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln128_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln127_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="2"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="trunc_ln108_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln108 "/>
</bind>
</comp>

<comp id="253" class="1005" name="zext_ln108_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln108 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_15_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="274" class="1005" name="rev_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="279" class="1005" name="zext_ln112_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln125_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="2"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="288" class="1005" name="zext_ln128_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="2"/>
<pin id="290" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln128 "/>
</bind>
</comp>

<comp id="294" class="1005" name="X_R_addr_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="X_I_addr_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="X_R_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="X_I_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="36" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="64" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="45" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="58" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="170"><net_src comp="128" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="128" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="128" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="128" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="151" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="151" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="140" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="161" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="199" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="161" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="140" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="140" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="243"><net_src comp="124" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="251"><net_src comp="167" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="256"><net_src comp="171" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="264"><net_src comp="181" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="272"><net_src comp="193" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="277"><net_src comp="207" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="282"><net_src comp="225" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="287"><net_src comp="229" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="234" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="297"><net_src comp="38" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="302"><net_src comp="51" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="307"><net_src comp="64" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="312"><net_src comp="86" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R | {4 5 }
	Port: OUT_I | {4 5 }
 - Input state : 
	Port: bit_reverse235 : X_R | {3 4 5 }
	Port: bit_reverse235 : X_I | {3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln108 : 1
		zext_ln108 : 1
		icmp_ln123 : 1
		i_15 : 1
		br_ln123 : 2
	State 3
		icmp_ln110 : 1
		i : 1
		br_ln110 : 2
		trunc_ln111 : 1
		trunc_ln110 : 1
		rev : 2
		input_assign_1 : 1
		zext_ln112 : 2
		icmp_ln125 : 1
		br_ln125 : 2
		zext_ln128 : 1
		X_R_addr_1 : 2
		X_R_load : 3
		X_I_addr_1 : 2
		X_I_load : 3
	State 4
		X_R_addr : 1
		temp : 2
		OUT_R_addr : 1
		store_ln128 : 2
		X_I_addr : 1
		temp_1 : 2
		OUT_I_addr : 1
		store_ln133 : 2
	State 5
		store_ln129 : 1
		store_ln134 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln123_fu_175   |    0    |    13   |
|   icmp   |   icmp_ln110_fu_187   |    0    |    9    |
|          |   icmp_ln125_fu_229   |    0    |    18   |
|----------|-----------------------|---------|---------|
|    add   |      i_15_fu_181      |    0    |    13   |
|          |        i_fu_193       |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln108_fu_167  |    0    |    0    |
|   trunc  |   trunc_ln111_fu_199  |    0    |    0    |
|          |   trunc_ln110_fu_203  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln108_fu_171   |    0    |    0    |
|   zext   |   zext_ln112_fu_225   |    0    |    0    |
|          |   zext_ln128_fu_234   |    0    |    0    |
|          |   zext_ln127_fu_240   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       rev_fu_207      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect| input_assign_1_fu_215 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    66   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| X_I_addr_1_reg_299 |   10   |
|  X_I_addr_reg_309  |   10   |
| X_R_addr_1_reg_294 |   10   |
|  X_R_addr_reg_304  |   10   |
|    i_0_i_reg_147   |    4   |
|    i_15_reg_261    |   11   |
|      i_reg_269     |    4   |
| icmp_ln125_reg_284 |    1   |
|input_assign_reg_124|   11   |
|    p_0_i_reg_158   |   10   |
|     rev_reg_274    |   32   |
|  reversed_reg_136  |   32   |
| trunc_ln108_reg_248|   10   |
| zext_ln108_reg_253 |   32   |
| zext_ln112_reg_279 |   10   |
| zext_ln128_reg_288 |   64   |
+--------------------+--------+
|        Total       |   261  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_45   |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_58   |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_79   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_101  |  p0  |   2  |  10  |   20   ||    9    |
| input_assign_reg_124 |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   142  ||  9.028  ||    69   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   69   |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   261  |   135  |
+-----------+--------+--------+--------+
