{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623140358831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623140358844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 11:19:18 2021 " "Processing started: Tue Jun 08 11:19:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623140358844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140358844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140358844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623140359320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_fifo " "Found entity 1: blaster_fifo" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_uart/blaster_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_uart/blaster_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_tx " "Found entity 1: blaster_tx" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_tx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_uart/blaster_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_uart/blaster_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_rx " "Found entity 1: blaster_rx" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/jtag_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/jtag_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_logic " "Found entity 1: jtag_logic" {  } { { "src/blaster_handler_lib/jtag_logic.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/jtag_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_univibrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_univibrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_univibrator " "Found entity 1: blaster_univibrator" {  } { { "src/blaster_handler_lib/blaster_univibrator.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_univibrator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_handler " "Found entity 1: blaster_handler" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/advanced_reset_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/advanced_reset_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 advanced_reset_n " "Found entity 1: advanced_reset_n" {  } { { "src/advanced_reset/advanced_reset_n.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/advanced_reset_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "src/advanced_reset/reset.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/reset.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/sync_async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/sync_async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_async_reset " "Found entity 1: sync_async_reset" {  } { { "src/advanced_reset/sync_async_reset.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/sync_async_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cyclone4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cyclone4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone4_top " "Found entity 1: cyclone4_top" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140368907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclone4_top " "Elaborating entity \"cyclone4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623140368958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "advanced_reset_n advanced_reset_n:RESET_INST " "Elaborating entity \"advanced_reset_n\" for hierarchy \"advanced_reset_n:RESET_INST\"" {  } { { "src/cyclone4_top.sv" "RESET_INST" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset advanced_reset_n:RESET_INST\|reset:software_reset_inst " "Elaborating entity \"reset\" for hierarchy \"advanced_reset_n:RESET_INST\|reset:software_reset_inst\"" {  } { { "src/advanced_reset/advanced_reset_n.sv" "software_reset_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/advanced_reset_n.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_async_reset advanced_reset_n:RESET_INST\|sync_async_reset:CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST " "Elaborating entity \"sync_async_reset\" for hierarchy \"advanced_reset_n:RESET_INST\|sync_async_reset:CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST\"" {  } { { "src/advanced_reset/advanced_reset_n.sv" "CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/advanced_reset_n.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_handler blaster_handler:BLASTER_INST " "Elaborating entity \"blaster_handler\" for hierarchy \"blaster_handler:BLASTER_INST\"" {  } { { "src/cyclone4_top.sv" "BLASTER_INST" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369007 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tck blaster_handler.sv(11) " "Output port \"o_tck\" at blaster_handler.sv(11) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623140369016 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tdi blaster_handler.sv(12) " "Output port \"o_tdi\" at blaster_handler.sv(12) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623140369016 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tms blaster_handler.sv(13) " "Output port \"o_tms\" at blaster_handler.sv(13) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623140369016 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_NCE blaster_handler.sv(18) " "Output port \"o_NCE\" at blaster_handler.sv(18) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623140369016 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_NCS blaster_handler.sv(19) " "Output port \"o_NCS\" at blaster_handler.sv(19) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623140369016 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_led blaster_handler.sv(22) " "Output port \"o_led\" at blaster_handler.sv(22) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623140369016 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_univibrator blaster_handler:BLASTER_INST\|blaster_univibrator:blaster_nivibrator_inst " "Elaborating entity \"blaster_univibrator\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_univibrator:blaster_nivibrator_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_nivibrator_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_tx blaster_handler:BLASTER_INST\|blaster_tx:blaster_tx_inst " "Elaborating entity \"blaster_tx\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_tx:blaster_tx_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_tx_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_fifo blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst " "Elaborating entity \"blaster_fifo\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_fifo_tx_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\"" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "scfifo_component" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\"" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component " "Instantiated megafunction \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623140369207 ""}  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623140369207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vp21 " "Found entity 1: scfifo_vp21" {  } { { "db/scfifo_vp21.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/scfifo_vp21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vp21 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated " "Elaborating entity \"scfifo_vp21\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6031 " "Found entity 1: a_dpfifo_6031" {  } { { "db/a_dpfifo_6031.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6031 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo " "Elaborating entity \"a_dpfifo_6031\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\"" {  } { { "db/scfifo_vp21.tdf" "dpfifo" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/scfifo_vp21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/altsyncram_7bh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_6031.tdf" "FIFOram" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6031.tdf" "almost_full_comparer" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:two_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_6031.tdf" "two_comparison" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6031.tdf" "rd_ptr_msb" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_6031.tdf" "usedw_counter" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140369486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140369486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_6031.tdf" "wr_ptr" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_rx blaster_handler:BLASTER_INST\|blaster_rx:blaster_rx_inst " "Elaborating entity \"blaster_rx\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_rx:blaster_rx_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_rx_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140369501 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623140370152 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_tx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_tx.sv" 9 -1 0 } } { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 23 -1 0 } } { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1623140370152 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1623140370152 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "blaster_handler:BLASTER_INST\|dffe_tx_done blaster_handler:BLASTER_INST\|dffe_tx_done~_emulated blaster_handler:BLASTER_INST\|dffe_tx_done~1 " "Register \"blaster_handler:BLASTER_INST\|dffe_tx_done\" is converted into an equivalent circuit using register \"blaster_handler:BLASTER_INST\|dffe_tx_done~_emulated\" and latch \"blaster_handler:BLASTER_INST\|dffe_tx_done~1\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 47 0 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623140370152 "|cyclone4_top|blaster_handler:BLASTER_INST|dffe_tx_done"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623140370152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_tck GND " "Pin \"o_tck\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140370201 "|cyclone4_top|o_tck"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tdi GND " "Pin \"o_tdi\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140370201 "|cyclone4_top|o_tdi"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tms GND " "Pin \"o_tms\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140370201 "|cyclone4_top|o_tms"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[0\] GND " "Pin \"o_led\[0\]\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140370201 "|cyclone4_top|o_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] VCC " "Pin \"o_led\[1\]\" is stuck at VCC" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140370201 "|cyclone4_top|o_led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623140370201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623140370274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623140370816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140370816 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tdo " "No output dependent on input pin \"i_tdo\"" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140370878 "|cyclone4_top|i_tdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623140370878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623140370880 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623140370880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623140370880 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623140370880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623140370880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623140370895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 11:19:30 2021 " "Processing ended: Tue Jun 08 11:19:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623140370895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623140370895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623140370895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140370895 ""}
