Logic Gates in VHDL
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

This is an easy way to create entities based on Logical gates

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AND Logic gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to our truth table the output should be:

| A Input | B Input | OUTPUT |
| --------------- | ---------------- | --------------- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

With VHDL, it is really easy & simple to create an AND gate along with other gates

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OR Logic gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to our truth table the output should be:

| A Input | B Input | OUTPUT |
| --------------- | ---------------- | --------------- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
XOR Logic gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to our truth table the output should be:

| A Input | B Input | OUTPUT |
| --------------- | ---------------- | --------------- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
INVERTER Logic gate (NOT logic gate)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
The inverter logic gate (or NOT logic gate) takes an input and then inverts it

| A Input | OUTPUT |
| --------------- | --------------- |
| 0 | 1 |
| 1 | 0 |


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3 Input AND Gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
A code to create a 3-input AND gate. According to our truth table the output should be:

| A Input | B Input | C Input| OUTPUT |
| --------------- | ---------------- |---------------- | --------------- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |
