Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/ise_projects/Final/cpu_sim_isim_beh.exe -prj /home/ise/ise_projects/Final/cpu_sim_beh.prj work.cpu_sim work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/Final/../tb.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/Final/../cpu.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95128 KB
Fuse CPU Usage: 1230 ms
Compiling module memory
Compiling module pc
Compiling module control_logic
Compiling module sign_extension
Compiling module reg_file
Compiling module alu
Compiling module flag_reg
Compiling module br_control_unit
Compiling module cpu
Compiling module cpu_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable /home/ise/ise_projects/Final/cpu_sim_isim_beh.exe
Fuse Memory Usage: 100292 KB
Fuse CPU Usage: 1400 ms
GCC CPU Usage: 1580 ms
