<profile>

<section name = "Vivado HLS Report for 'Add_Rectangle'" level="0">
<item name = "Date">Fri Aug 20 09:07:39 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hls_rect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.500 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">924481, 924481, 3.698 ms, 3.698 ms, 924481, 924481, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ROWS">924480, 924480, 1284, -, -, 720, no</column>
<column name=" + COLS">1281, 1281, 3, 1, 1, 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 388, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 252, -</column>
<column name="Register">-, -, 234, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln74_1_fu_494_p2">+, 0, 0, 24, 17, 3</column>
<column name="add_ln74_2_fu_504_p2">+, 0, 0, 24, 17, 3</column>
<column name="add_ln74_3_fu_514_p2">+, 0, 0, 24, 17, 3</column>
<column name="add_ln74_fu_484_p2">+, 0, 0, 24, 17, 3</column>
<column name="i_fu_530_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_fu_600_p2">+, 0, 0, 18, 11, 1</column>
<column name="and_ln74_1_fu_658_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln74_2_fu_663_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln74_3_fu_668_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln74_4_fu_674_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln74_fu_578_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln68_fu_524_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln70_fu_594_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln74_1_fu_545_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="icmp_ln74_2_fu_550_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln74_3_fu_555_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="icmp_ln74_4_fu_606_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln74_5_fu_611_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln74_6_fu_631_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="icmp_ln74_7_fu_642_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln74_8_fu_647_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="icmp_ln74_fu_536_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_1_fu_566_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_2_fu_572_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_3_fu_616_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_4_fu_621_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_5_fu_636_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_6_fu_652_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_fu_560_p2">or, 0, 0, 2, 1, 1</column>
<column name="pix1_val_0_3_fu_680_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix1_val_0_fu_686_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix1_val_1_3_fu_693_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix1_val_1_fu_699_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix1_val_2_3_fu_706_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix1_val_2_fu_712_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln74_fu_584_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="color1_blk_n">9, 2, 1, 2</column>
<column name="color1_out_blk_n">9, 2, 1, 2</column>
<column name="color2_blk_n">9, 2, 1, 2</column>
<column name="color2_out_blk_n">9, 2, 1, 2</column>
<column name="color3_blk_n">9, 2, 1, 2</column>
<column name="color3_out_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_3_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_i_reg_458">9, 2, 10, 20</column>
<column name="j_0_i_reg_469">9, 2, 11, 22</column>
<column name="src_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_3_V_blk_n">9, 2, 1, 2</column>
<column name="xleft_blk_n">9, 2, 1, 2</column>
<column name="xleft_out_blk_n">9, 2, 1, 2</column>
<column name="xright_blk_n">9, 2, 1, 2</column>
<column name="ydown_blk_n">9, 2, 1, 2</column>
<column name="ytop_blk_n">9, 2, 1, 2</column>
<column name="ytop_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln74_1_reg_760">17, 0, 17, 0</column>
<column name="add_ln74_2_reg_765">17, 0, 17, 0</column>
<column name="add_ln74_3_reg_770">17, 0, 17, 0</column>
<column name="add_ln74_reg_755">17, 0, 17, 0</column>
<column name="and_ln74_1_reg_808">1, 0, 1, 0</column>
<column name="and_ln74_4_reg_815">1, 0, 1, 0</column>
<column name="and_ln74_reg_789">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_0_i_reg_458">10, 0, 10, 0</column>
<column name="i_reg_779">10, 0, 10, 0</column>
<column name="icmp_ln70_reg_799">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_799_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_0_i_reg_469">11, 0, 11, 0</column>
<column name="or_ln74_reg_784">1, 0, 1, 0</column>
<column name="pix1_val_0_2_reg_740">8, 0, 8, 0</column>
<column name="pix1_val_0_reg_827">8, 0, 8, 0</column>
<column name="pix1_val_1_2_reg_745">8, 0, 8, 0</column>
<column name="pix1_val_1_reg_832">8, 0, 8, 0</column>
<column name="pix1_val_2_2_reg_750">8, 0, 8, 0</column>
<column name="pix1_val_2_reg_837">8, 0, 8, 0</column>
<column name="tmp_9_reg_822">8, 0, 8, 0</column>
<column name="xleft_read_reg_719">16, 0, 16, 0</column>
<column name="xor_ln74_reg_794">1, 0, 1, 0</column>
<column name="xright_read_reg_724">16, 0, 16, 0</column>
<column name="ydown_read_reg_735">16, 0, 16, 0</column>
<column name="ytop_read_reg_730">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Add_Rectangle, return value</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_1_V_dout">in, 8, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_empty_n">in, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_read">out, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_2_V_dout">in, 8, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_2_V_empty_n">in, 1, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_2_V_read">out, 1, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_3_V_dout">in, 8, ap_fifo, src_data_stream_3_V, pointer</column>
<column name="src_data_stream_3_V_empty_n">in, 1, ap_fifo, src_data_stream_3_V, pointer</column>
<column name="src_data_stream_3_V_read">out, 1, ap_fifo, src_data_stream_3_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_3_V_din">out, 8, ap_fifo, dst_data_stream_3_V, pointer</column>
<column name="dst_data_stream_3_V_full_n">in, 1, ap_fifo, dst_data_stream_3_V, pointer</column>
<column name="dst_data_stream_3_V_write">out, 1, ap_fifo, dst_data_stream_3_V, pointer</column>
<column name="xleft_dout">in, 16, ap_fifo, xleft, pointer</column>
<column name="xleft_empty_n">in, 1, ap_fifo, xleft, pointer</column>
<column name="xleft_read">out, 1, ap_fifo, xleft, pointer</column>
<column name="xright_dout">in, 16, ap_fifo, xright, pointer</column>
<column name="xright_empty_n">in, 1, ap_fifo, xright, pointer</column>
<column name="xright_read">out, 1, ap_fifo, xright, pointer</column>
<column name="ytop_dout">in, 16, ap_fifo, ytop, pointer</column>
<column name="ytop_empty_n">in, 1, ap_fifo, ytop, pointer</column>
<column name="ytop_read">out, 1, ap_fifo, ytop, pointer</column>
<column name="ydown_dout">in, 16, ap_fifo, ydown, pointer</column>
<column name="ydown_empty_n">in, 1, ap_fifo, ydown, pointer</column>
<column name="ydown_read">out, 1, ap_fifo, ydown, pointer</column>
<column name="color1_dout">in, 8, ap_fifo, color1, pointer</column>
<column name="color1_empty_n">in, 1, ap_fifo, color1, pointer</column>
<column name="color1_read">out, 1, ap_fifo, color1, pointer</column>
<column name="color2_dout">in, 8, ap_fifo, color2, pointer</column>
<column name="color2_empty_n">in, 1, ap_fifo, color2, pointer</column>
<column name="color2_read">out, 1, ap_fifo, color2, pointer</column>
<column name="color3_dout">in, 8, ap_fifo, color3, pointer</column>
<column name="color3_empty_n">in, 1, ap_fifo, color3, pointer</column>
<column name="color3_read">out, 1, ap_fifo, color3, pointer</column>
<column name="xleft_out_din">out, 16, ap_fifo, xleft_out, pointer</column>
<column name="xleft_out_full_n">in, 1, ap_fifo, xleft_out, pointer</column>
<column name="xleft_out_write">out, 1, ap_fifo, xleft_out, pointer</column>
<column name="ytop_out_din">out, 16, ap_fifo, ytop_out, pointer</column>
<column name="ytop_out_full_n">in, 1, ap_fifo, ytop_out, pointer</column>
<column name="ytop_out_write">out, 1, ap_fifo, ytop_out, pointer</column>
<column name="color1_out_din">out, 8, ap_fifo, color1_out, pointer</column>
<column name="color1_out_full_n">in, 1, ap_fifo, color1_out, pointer</column>
<column name="color1_out_write">out, 1, ap_fifo, color1_out, pointer</column>
<column name="color2_out_din">out, 8, ap_fifo, color2_out, pointer</column>
<column name="color2_out_full_n">in, 1, ap_fifo, color2_out, pointer</column>
<column name="color2_out_write">out, 1, ap_fifo, color2_out, pointer</column>
<column name="color3_out_din">out, 8, ap_fifo, color3_out, pointer</column>
<column name="color3_out_full_n">in, 1, ap_fifo, color3_out, pointer</column>
<column name="color3_out_write">out, 1, ap_fifo, color3_out, pointer</column>
</table>
</item>
</section>
</profile>
