$comment
	File created using the following command:
		vcd file mbr_div_freq_1b.msim.vcd -direction
$end
$date
	Sun Nov 19 22:30:16 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mbr_div_freq_1b_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " RST $end
$var wire 1 # Q $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + Q~output_o $end
$var wire 1 , CLK~input_o $end
$var wire 1 - inst1|inst~0_combout $end
$var wire 1 . RST~input_o $end
$var wire 1 / inst1|inst~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
1-
1.
0/
$end
#10000
0"
0.
0$
#20000
1!
1,
1$
1/
0-
1+
1#
#40000
0!
0,
0$
#60000
1!
1,
1$
0/
1-
0+
0#
#80000
0!
0,
0$
#100000
1!
1,
1$
1/
0-
1+
1#
#120000
0!
0,
0$
#140000
1!
1,
1$
0/
1-
0+
0#
#160000
0!
0,
0$
#180000
1!
1,
1$
1/
0-
1+
1#
#200000
0!
0,
0$
#220000
1!
1,
1$
0/
1-
0+
0#
#240000
0!
0,
0$
#260000
1!
1,
1$
1/
0-
1+
1#
#280000
0!
0,
0$
#300000
1!
1,
1$
0/
1-
0+
0#
#320000
0!
0,
0$
#340000
1!
1,
1$
1/
0-
1+
1#
#360000
0!
0,
0$
#380000
1!
1,
1$
0/
1-
0+
0#
#400000
0!
0,
0$
#420000
1!
1,
1$
1/
0-
1+
1#
#440000
0!
0,
0$
#460000
1!
1,
1$
0/
1-
0+
0#
#480000
0!
0,
0$
#500000
1!
1,
1$
1/
0-
1+
1#
#520000
0!
0,
0$
#540000
1!
1,
1$
0/
1-
0+
0#
#560000
0!
0,
0$
#580000
1!
1,
1$
1/
0-
1+
1#
#600000
0!
0,
0$
#620000
1!
1,
1$
0/
1-
0+
0#
#640000
0!
0,
0$
#660000
1!
1,
1$
1/
0-
1+
1#
#680000
0!
0,
0$
#700000
1!
1,
1$
0/
1-
0+
0#
#720000
0!
0,
0$
#740000
1!
1,
1$
1/
0-
1+
1#
#760000
0!
0,
0$
#780000
1!
1,
1$
0/
1-
0+
0#
#800000
0!
0,
0$
#820000
1!
1,
1$
1/
0-
1+
1#
#840000
0!
0,
0$
#860000
1!
1,
1$
0/
1-
0+
0#
#880000
0!
0,
0$
#900000
1!
1,
1$
1/
0-
1+
1#
#920000
0!
0,
0$
#940000
1!
1,
1$
0/
1-
0+
0#
#960000
0!
0,
0$
#980000
1!
1,
1$
1/
0-
1+
1#
#1000000
