PROJECT ?= freechips.rocketchip.system
MODEL ?= TestHarness
CONFIG ?= ExampleHwachaConfig
CFG_PROJECT ?= example
GENERATOR_PROJECT ?= hwacha
TOP ?= ExampleRocketSystem
TB ?= TestDriver

JVM_HEAP_SIZE ?= 16G

SCALA_VERSION=2.12.4
SCALA_VERSION_MAJOR=$(basename $(SCALA_VERSION))

ifneq ($(GENERATOR_PROJECT),example)
long_name=$(PROJECT).$(CONFIG)
else
long_name=$(PROJECT).$(MODEL).$(CONFIG)
endif
FIRRTL_FILE  ?=$(build_dir)/$(long_name).fir
ANNO_FILE    ?=$(build_dir)/$(long_name).anno.json
VERILOG_FILE ?=$(build_dir)/$(long_name).top.v
HARNESS_FILE ?=$(build_dir)/$(long_name).harness.v
SMEMS_FILE   ?=$(build_dir)/$(long_name).mems.v
SMEMS_CONF   ?=$(build_dir)/$(long_name).mems.conf

rocketchip_vsrc_dir = $(ROCKETCHIP_DIR)/src/main/resources/vsrc
rocketchip_csrc_dir = $(ROCKETCHIP_DIR)/src/main/resources/csrc

sim_vsrcs = \
	$(VERILOG_FILE) \
	$(HARNESS_FILE) \
	$(SMEMS_FILE) \
	$(rocketchip_vsrc_dir)/AsyncResetReg.v \
	$(rocketchip_vsrc_dir)/plusarg_reader.v \
	$(rocketchip_vsrc_dir)/SimDTM.v \
	$(rocketchip_vsrc_dir)/SimJTAG.v \
	$(rocketchip_vsrc_dir)/ClockDivider2.v \
	$(rocketchip_vsrc_dir)/ClockDivider3.v \
	$(rocketchip_vsrc_dir)/EICG_wrapper.v \
	$(testchip_vsrcs)

sim_csrcs = \
	$(rocketchip_csrc_dir)/SimDTM.cc \
	$(rocketchip_csrc_dir)/SimJTAG.cc \
	$(rocketchip_csrc_dir)/remote_bitbang.cc \
	$(testchip_csrcs)

# Assembly/Benchmark Testing
disasm := 2>
which_disasm := $(shell which spike-dasm 2> /dev/null)
ifneq ($(which_disasm),)
  disasm = 3>&1 1>&2 2>&3 | $(which_disasm) $(DISASM_EXTENSION) >
endif

timeout_cycles = 10000000
bmark_timeout_cycles = 100000000

junk += $(output_dir)
