//Revision 6
//NOTE
// Default template for verilog
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config ClockGen_TB;
design MultiChannel_EMG_TestBench.ClockGen_TB:schematic;
liblist myLib, MultiChannel_EMG_Model;

viewlist behavioral, functional, system, verilog, pld_verilog, lai_verilog, lmsi_verilog, schematic, symbol;
stoplist verilog, pld_verilog, lai_verilog, lmsi_verilog, symbol;


endconfig
