{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554968951523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554968951523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 15:49:11 2019 " "Processing started: Thu Apr 11 15:49:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554968951523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1554968951523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1554968951524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1554968952178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_rob.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_rob.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_rob " "Found entity 1: rv32i_rob" {  } { { "rv32i_rob.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968960087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554968960087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968960089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554968960089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i_rob " "Elaborating entity \"rv32i_rob\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1554968960115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_rob.v(71) " "Verilog HDL assignment warning at rv32i_rob.v(71): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_rob.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554968960117 "|rv32i_rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_rob.v(106) " "Verilog HDL assignment warning at rv32i_rob.v(106): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_rob.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554968960117 "|rv32i_rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_rob.v(107) " "Verilog HDL assignment warning at rv32i_rob.v(107): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_rob.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554968960117 "|rv32i_rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_rob.v(125) " "Verilog HDL assignment warning at rv32i_rob.v(125): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_rob.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554968960117 "|rv32i_rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_tag_val rv32i_rob.v(19) " "Output port \"rd_tag_val\" at rv32i_rob.v(19) has no driver" {  } { { "rv32i_rob.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1554968960118 "|rv32i_rob"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock simple_dual_port_ram_dual_clock:ram_inst0 " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"simple_dual_port_ram_dual_clock:ram_inst0\"" {  } { { "rv32i_rob.v" "ram_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554968960123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554968960160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 15:49:20 2019 " "Processing ended: Thu Apr 11 15:49:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554968960160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554968960160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554968960160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1554968960160 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1554968960832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554968961295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554968961299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 15:49:21 2019 " "Processing started: Thu Apr 11 15:49:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554968961299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1554968961299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim RISC_V RISC_V " "Command: quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim RISC_V RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1554968961299 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim RISC_V RISC_V " "Quartus(args): --rtl_sim RISC_V RISC_V" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1554968961299 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1554968961561 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1554968961643 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1554968961644 ""}
{ "Warning" "0" "" "Warning: File RISC_V_run_msim_rtl_verilog.do already exists - backing up current file as RISC_V_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File RISC_V_run_msim_rtl_verilog.do already exists - backing up current file as RISC_V_run_msim_rtl_verilog.do.bak" 0 0 "Shell" 0 0 1554968961742 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" {  } { { "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" "0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1554968961749 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1554968961750 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1554968961760 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1554968961760 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/RISC_V_nativelink_simulation.rpt" {  } { { "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/RISC_V_nativelink_simulation.rpt" "0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/RISC_V_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/RISC_V_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1554968961760 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1554968961761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554968961761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 15:49:21 2019 " "Processing ended: Thu Apr 11 15:49:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554968961761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554968961761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554968961761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1554968961761 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1554968986826 ""}
