\hypertarget{group___r_c_c___system___clock___source}{}\doxysection{System Clock Source}
\label{group___r_c_c___system___clock___source}\index{System Clock Source@{System Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLRCLK}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\begin{DoxyNote}{Note}
The RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLRCLK parameter is available only for STM32\+F446xx devices. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}\label{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_HSE@{RCC\_SYSCLKSOURCE\_HSE}}
\index{RCC\_SYSCLKSOURCE\_HSE@{RCC\_SYSCLKSOURCE\_HSE}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_HSE}{RCC\_SYSCLKSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}}

\mbox{\Hypertarget{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}\label{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_HSI@{RCC\_SYSCLKSOURCE\_HSI}}
\index{RCC\_SYSCLKSOURCE\_HSI@{RCC\_SYSCLKSOURCE\_HSI}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_HSI}{RCC\_SYSCLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}}

\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}\label{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_PLLCLK@{RCC\_SYSCLKSOURCE\_PLLCLK}}
\index{RCC\_SYSCLKSOURCE\_PLLCLK@{RCC\_SYSCLKSOURCE\_PLLCLK}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_PLLCLK}{RCC\_SYSCLKSOURCE\_PLLCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}}

\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}\label{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_PLLRCLK@{RCC\_SYSCLKSOURCE\_PLLRCLK}}
\index{RCC\_SYSCLKSOURCE\_PLLRCLK@{RCC\_SYSCLKSOURCE\_PLLRCLK}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_PLLRCLK}{RCC\_SYSCLKSOURCE\_PLLRCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLRCLK~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}))}

