{
  "design": {
    "design_info": {
      "boundary_crc": "0x910176BB5F3F6275",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "comparator_27bits_0": "",
      "counter_27bits_0": "",
      "xlconstant_0": "",
      "xlconstant_1": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "z_0": {
        "direction": "O"
      }
    },
    "components": {
      "comparator_27bits_0": {
        "vlnv": "xilinx.com:module_ref:comparator_27bits:1.0",
        "xci_name": "design_1_comparator_27bits_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "comparator_27bits",
          "boundary_crc": "0x0"
        },
        "ports": {
          "x": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "y": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "z": {
            "direction": "O"
          }
        }
      },
      "counter_27bits_0": {
        "vlnv": "xilinx.com:module_ref:counter_27bits:1.0",
        "xci_name": "design_1_counter_27bits_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter_27bits",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "26",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "62500000"
          },
          "CONST_WIDTH": {
            "value": "27"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0"
      }
    },
    "nets": {
      "counter_27bits_0_count": {
        "ports": [
          "counter_27bits_0/count",
          "comparator_27bits_0/x"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "comparator_27bits_0/y"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "counter_27bits_0/en"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "counter_27bits_0/clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "counter_27bits_0/rst"
        ]
      },
      "comparator_27bits_0_z": {
        "ports": [
          "comparator_27bits_0/z",
          "z_0"
        ]
      }
    }
  }
}