// Seed: 1010607996
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  id_9 :
  assert property (@(negedge id_2 or posedge id_1) -1) id_4 = -1 !== 1;
  tri id_10, id_11 = 1;
  always
    if (-1) forever;
    else @(posedge id_2 or posedge 1) id_10 = id_3 ? -1 : id_8 < id_7[-1'b0 :-1];
  assign id_6 = id_8;
  wire id_12;
  wire id_13;
  parameter id_14 = 1 == id_14 !== id_14;
  assign id_9 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  assign id_12.id_1[-1] = 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_7,
      id_5,
      id_8,
      id_12
  );
  wire id_15, id_16;
  wire id_17;
endmodule
