Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  9 23:51:05 2018
| Host         : NekoSaiKouNB running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 4          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_1_i/matrix_processor_ctrl_0/inst/m_reg[5]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[5]_i_1/O, cell design_1_i/matrix_processor_ctrl_0/inst/m_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[3]_i_2/O, cell design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[2]_i_2/O, cell design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/matrix_processor_ctrl_0/inst/tra_rst_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/matrix_processor_ctrl_0/inst/tra_rst_reg_i_2/O, cell design_1_i/matrix_processor_ctrl_0/inst/tra_rst_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


