$date
	Sat Aug 31 21:29:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2_tb $end
$var wire 32 ! y [31:0] $end
$var parameter 32 " WIDTH $end
$var reg 32 # d0 [31:0] $end
$var reg 32 $ d1 [31:0] $end
$var reg 1 % s $end
$scope module uut $end
$var wire 32 & d0 [31:0] $end
$var wire 32 ' d1 [31:0] $end
$var wire 1 % s $end
$var parameter 32 ( WIDTH $end
$var reg 32 ) y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 (
b100000 "
$end
#0
$dumpvars
b10010001101001010101111001101 )
b10101011110011010001001000110100 '
b10010001101001010101111001101 &
0%
b10101011110011010001001000110100 $
b10010001101001010101111001101 #
b10010001101001010101111001101 !
$end
#1
b10101011110011010001001000110100 !
b10101011110011010001001000110100 )
1%
#2
b10010001101001010101111001101 !
b10010001101001010101111001101 )
0%
