# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv" \
"../../../../MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" \
"../../../../MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" \
"../../../../MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" \
"../../../../MNIST_Solver.srcs/sources_1/imports/new/Conv_1_Channel_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
